_uP_all_soft folder	openco		tatus	author	styl clo		sz inst sz	FPGA	repor ter	com	LUTs ALUT	Dff	LUT? mults	blk ram	F max	e tool	MIPS of	lks/ Kii	PS ve	n SOC	src #src code file:		tool chai	fltg pt	max dat	max b inst a	oyte ts adrs #	adr # mod re		start last secondary w e year revis link	b note worthy	comments
Small soft of Opencore and			,	©2	021 Jame	s Brak	efield																									
cpu11 vm80a	https://g		tested 18		PDF 80	211 1	6 16	cyclone-	2		607		4		104						erilog		Y yes	Н	N 64K	64K	Y 70	13	8	2014 2020 2014 2018		es USSR uP, no DEC prototype, proprietary die des se engineered from silicon die, 607 4LUTs, 104MH
myproc	https://g			Raamakrishnan		SC 3	2 32	cyclone-	3		607				104					ve	erilog				4G			3	32	2014 2018	uP for educational purposes: myprod	
reverse-u16 copyblaze	https://g		table A.	T. Idallah Elibrahim		Ilaze 8	8 8 8 18	cylcone- kintex-7-			11224 622		6	60		## 14.7 ## 14.7		4.0 2.0 5	7.5 D	Yvi		zxpoly cp_copyb	Y yes	N I	0 64K	64K	Y		+	2015 2016	SOC project using T80, HDMI general wishbone extras	teretro Z80 based on T80 by Daniel Wallner
verysimplecpu	https://g	ithub.com	/MC2S At	odullah Yıldız	me	m 3	2 32	KIIILEX-7-	James	3 111133111	022		Ü		217	14.7	0.55	2.0 3	7.5	VE	erilog	ср_соруг	Y yes	N I	V 16K	16K	N 8	2		2014 2019 https://github	on educational, 2 address, public version	
y86-64 forwardcom	https://g	ithub.co		fithya Sunil Iner Fog	x8		4 8	atrix-7	Agner	Fog	12026		6		70	## v20.1	1.00	1.0	5 0 X		erilog vstem v 18	ton	Y asm	v	64K	22K	v	-	54	2021 2016 2021 https://github	limited set of x86-64 operations	educational or 16-bit compressed inst, x86 adr modes
sap	https://c		table Ar	med Shahein	acci	um 8		kintex-7-	3 James	s no LU1	48		6		200	## 14.7	0.10			vi	ndl 15	mp_struc	t	N	16	16	Y 5			2012 2017 https://shirish	oir Simple as Possible Computer from M	la https://www.youtube.com/watch?v=prpyEFxZ
blue cardiac	https://c		table Al		acci		6 16	spartan-			1025 557		4			## 14.7	0.67	1.0 4			erilog 16 erilog 16		web Y asm				N 16		2	2009 2010 2013 2019 https://www.i	derived from Caxton Foster's Blue dr CARDboard Illustrative Aid to Compu	http://www.youtube.com/watch?v=dt4zezZP8
one-der	http://w		tested Al		CIS		12	spartan-			g file		4			## 14.7		1.0	5.5 A		erilog 18	topbox							t	2009 2009	The One Instruction Wonder	TTA
eight32 zpuflex	https://g	ithub.com		astair M. Robinso		um 3		cyclone-					4		133		1.00	1.0 10	2.3			eightthirt zpu_core					Y 28 Y 37	-	8	2019 2021 https://retror. 2014 2015 https://github	mb 5-bit op-code & 3-bit reg #	full tool set, see github page for ISA description
amic-0	https://g		table Al	berto Moriconi	sta	ck 3	2 8	zu-3e	James	vivado	622	357	6		250	## v21.1		1.0 40		vł	ndl 8	processo	r				1 37			https://en.wik	ped based on mic-1 by Andrew Tanenbau	ur uCode, usually Java virtual machine
6809_6309 6809_6309	https://c	pencor		ejandro Paz Schr eiandro Paz Schr			8 8	zu-3e stratix-5	James		1690 1711		6 A			## v21.1		3.0 2 3.0 1	1.7 AIL	X B V	erilog 5	MC6809 MC6809	Y yes		N 64K		Y		+	2012 2015 2012 2015	6309 op-codes not implemented 6309 op-codes not implemented	does not match timing results of zynq+
6809_6309	https://c	pencor	beta Al	ejandro Paz Schr	nidt 68	09 8	8 8	kintex-7-	3 James	s Brakef	1997		6		175	## 14.7	0.33	3.0	9.7 AIL	X B ve	erilog 5	MC6809	Yyes	N I	N 64K	64K	Y			2012 2015	6309 op-codes not implemented	
6809_6309 brainfuckcpu	https://c	pencor		ejandro Paz Schr eksander Kamins		09 8	8 8	arria-2 kintex-7-			1680 110		A 6			## q18.0		3.0 2.0 15				MC6809 brainfuck		N I		64K	Y		0	2012 2015 2014 2015 http://www.c	6309 op-codes not implemented	ırı adi prog & data mem size, terrible name
ao486	https://c	pencor	beta Al	eksander Osman	x8	6 3	2 8	zu-2e	James	s Brakef	altera av	alon I	6			## v20.1	1.00	1.0	1	Y sy	stem v 85	ao486	Y yes		4G		Υ		_	2014 2014	complete 486, SoC configuration	non-SoC, no MMU
ao486 ao68000	https://c	pencor		eksander Osman eksander Osman	_	6 3	6 16	cyclone- arria-2	4 James James		36094 3479		4 4 A	47	_	## q13.1 ## q13.1						ao486 ao68000			4G 4G		Y		+	2014 2014 2010 2012	complete 486, SoC configuration uses microcode, instruction prefetch	non-SoC, no MMU
aoocs	https://g	ithub.co	beta Al	eksander Osman	680	000 1	.6 16	cyclone-	2 Aleksa	ander O	26227		4 2	65		## q10.1	0.67	4.0	- 1	Υve	erilog 22	aoOCS	om yes	N	4G	4G	Υ		#	2010 2011	uses ao68000 core, Amiga chip set e	m Wishbone Amiga OCS SoC
aoocs	https://g	ithub.co		eksander Osman eksander Osman		000 1	6 16	kintex-7- arria-2					6 A 2	43		## 14.7	0.67	4.0			erilog 22 erilog 22	aoOCS	om yes om yes	N	4G 4G	4G	Y	\vdash	+	2010 2011 2010 2011	uses ao68000 core, Amiga chip set e uses ao68000 core. Amiga chip set e	
aoocs	https://g		beta Al	eksander Osman	680	000 1		cyclone-	1 James	s Brakef	26009		4 2	67	45	## q18.0	0.67	4.0	D.3 I	Y VE	erilog 22	aoOCS	om yes	N	4G	4G	Y			2010 2011	uses ao68000 core, Amiga chip set e	m Wishbone Amiga OCS SoC
aor3000 aor3000	https://c	pencor		eksander Osman eksander Osman	MI	PS 3 PS 3	2 32	zu-3e kintex-7-	James James	s high FI s Brakef	4199 5307		6 4	8		## v21.1	1.00	1.0 4 1.0 2	1.8 D	(ve	erilog 19	aoR3000 aoR3000	Y yes Y yes	N N	4G 4G		Y	3		5 2014 2015 5 2014 2015	MIPS R3000A compatible, has MMU MIPS R3000A compatible, has MMU	
dlx_calvino	https://g	ithub.com	/aleten Al	essandro Calvino	DL	.Х 3	2 32													vř	ndl		Y yes	N	4G	4G		3	32	2019	masters thesis	also supports Synopsys Design Compiler
dlx_chiara riscv_lowrisc	https://g			essandro Di Chia ex Bradbury		X 3	2 32	kintex-7-	3 James	s Brakef	2915		6	\vdash	90	## 14.7	1.00	1.0 3	0.9 X	Y sc		a-dlx	Y yes	N	4G	4G		3	32	5 2017 2017 2017 http://www.lo	Course project, no RTL comments, V vris version 0.4-lowRISC with tagged mer	
lxp32	https://c	pencor	beta Al	ex Kuznetsov	RIS	SC 3	2 32		3 James		850		6 3	1	196			2.0 11	5.4 AI	X vi	ndl 20	lxp32u_t			V 4G		Y 30	25	56	3 2016 2021 https://lxp32.	thu register file in block RAM	vendor neutral source code, no div inst
lxp32 openfire core	https://c	pencor		ex Kuznetsov ex Marschner. St	enh uBla	SC 3		zu-3e kintex-7-	James James		948 project f		6 4	2	250		1.00		1.9 AI			lxp32u_to openfire_			N 4G		Y 30	25		3 2016 2021 https://lxp32. 2007 2009	thu register file in block RAM OpenFire Processor Core	vendor neutral source code, no div inst "FPGA Proven"
gl85	http://sir		table Al	ex Miczo	80	85 8		kintex-7-				_	6					4.0	Х	vi	ndl 1	i8085	Y yes	N I	N 64K	64K	Y			1993 http://www.fr	a.v also a TTL implementation in VHDL	
riscv_paranut hrm-cpu	https://g	ithub.com		exander Bahle exandre Dumont		-v 3	2 32 8 16						-	\vdash	_		\vdash	-			ndl ~10 erilog	0 paranut	Y yes	N N	4G	4G	Y 16	2 3	32	2021 https://ees.hs 2018 2019	simple simul multi-threading in modelled on "Human Resource Maci	Effic embed Sys group Un of Applied Sciences A hine"
riscv_rvbs	https://g	ithub.com	/CTSRE AI	exandre Joannou	ı risc	:-v 3														bl	uespec 33			N	4G		Υ 10	3		2020	descript of the RISC-V instruction set	in Bluespec, requires bluespec, no verilog code
sayeh_processi an-noc-mpsoc	https://c			ireza Haghdoost, ireza Monemi	Arr RIS	SC 1		kintex-7- zu-3e			479 1079		6 1	1		## 14.7		1.0 22				Sayeh aeMB_to			64K		v	3	32	2008 2009 haghdoost.pe 2014 2019	langig.com choice of Im32, aeMB, mor1kx or or	simple RISC
an-noc-mpsoc	https://c		nature Al	ireza Monemi	uBla	aze 3	2 32	kintex-7-			1164		6 3	1	192	## i14.7	1.00	1.0 16	5.2 X	Y ve	erilog 90	aeMB	Y yes				Y			2014 2017	choice of lm32, aeMB, mor1kx or or	
openxlr8 nios2	https://g	ithub.com pr	Aloriu alı prietar Al	orium technologi tera		/R 8	8 16	stratix-3	Altera	consist	1020		A		290	## a13.1	0.90	1.0 25	5.9 1		erilog		Y ves	opt	4G	4G	Y	3	32	2019 https://www.i	ori AVR clone, Sno and Hinj Arduino con fltg-pt, caches & MMU options	https://www.youtube.com/watch?v=Drr1M92 Nios II/f: fastest version, DMIPS adi, 2.15 CoreN
nios2		pr	prietar Al	tera	Nio	s II 3		stratix-5	Altera	consis	584		Α		420		0.10	1.0 7	1.9 I	pr	roprietary		Y yes	opt	4G	4G	Y	3	32	2004	fltg-pt, caches & MMU options	Nios II/e: min LUTs version, DMIPS adj, 1.68 Co
altium/TSK165	http://te		prietar Al prietar Al	tium tium	PIC		8 12	spartan-			416 2426		4	4	50 50			2.0 1 1.0 2	9.8 AIL 0.6 AIL	р.	roprietary		Y yes Y yes		Y 256 N 4G		Y		+		01 frozen, asm, C, C++, schem, VHDL & to: frozen, asm, C, C++, schem, VHDL &	
altium/TSK51A	http://te	chdocs.or	prietar Al	tium	809	51 8	8 8	spartan-	3 Altium	n	1890		4	1	50		0.33	6.0	1.5 AIL	X pr	roprietary		Y yes	N	N 64K	64K	Y			2004 2017 CR0140.pdf, C	01 frozen, asm, C, C++, schem, VHDL &	V default clock speed is 50MHz
altium/TSK80x zpuino	http://te		prietar Al alpha Al	tium varo Lopes	Z8 for		8 8	spartan- spartan_			2558 2547		4 6 4	12	126	## 14.7	1.00		2.2 AIL	X pr	roprietary	papilio_p	Y yes		4G	64K	Y 37		+	2004 2017 CR0140.pdf, C 2008 2012	01 frozen, asm, C, C++, schem, VHDL & SoC version of modified ZPU	V default clock speed is 50MHz pipelined, removed ucf file
multi-cycle-cpu	https://g	ithub.com	/Amrik Ar	nrik Sadhra	RIS	SC 3	2 32			Drunci	2547		0 4		110	24.7	1.00	4.0 1		vł	ndl 48	top_level	Y		4G	4G	Y 21	3	32	2016 2016 https://www.	out nicely documented with state diagra	r spreadsheet for test programs, ISE project
softavrcore af65k	https://e	pencores ithub.co		ndras Pal ndre Fachat	65i	/R 8	8 16	atrix-7-3 kintex-7-	_	s Brakef	4424		6		69	## 14.7	1.00	4.0	3.9 X		erilog 8	top gecko65l	Y yes	N		64K	Υ		+	2019 2020 https://szofi.n 2011 2019 http://www.6		or 64 bit data
af65k	https://g	ithub.co	alpha Ar	ndre Fachat	651		2 8	zu-3e	James	s vivado	4424		6		69	## v21.1		4.0			ndl 13	gecko65k	Y	N	V					2011 2019 http://www.6	02. extended 6502 AKA 65K with 16, 32	or 64 bit data
riscompatible kpu	https://c	pencor ithub.cr		ndre Soares ndrea Corallo	RIS	SC 3	2 32	kintex-7- kintex-7-			2167 6178		6 3	1	145	## 14.7		3.0 2 1.0		Y ve		riscompa kpu	t Y yes Y yes		Y 4G Y 4G		Υ	1 3		2014 2016 2018 http://andrea	based on RISCO processor by Junque	eira & Suzim 1993 tten used as testbench for the KPU core
schoolmips	https://g	ithub.com	/MIPSf Ar	ndrea Guerrieri	RIS	SC 3	2 32																yes		4G	4G				https://github	on small MIPS CPU core originally based	schoolMIPS has several versions
alwcpu avrtinyx61core	https://c			ndreas Hilvarsson ndreas Hilvarsson	n RIS		.6 16 8 16	kintex-7- kintex-7-			377 1243		6		194	## 14.7 ## 14.7		1.0 34 1.0 5	5.5 IL: 1.5 X		ndl 7	top mcu con	ome e yes		64K		Y 72	3	_	2009 2010 2008 2009	lightweight CPU	maximal features
riscv_pulpino	https://g		tested Ar	ndreas Kurth	risc	-v 3	2 32	arria-2	James	s missing	gfiles		Α			## q18.0				sy	rstem v 9		Y yes	N	4G	4G	Υ	3	32	2015 2020 http://www.p	p-i pulpissimo is single core "pulp" with	
classy_core_17 t51	https://g	pencor	_	ndreas Schweizer ndreas Voggened	_	/R 8	8 16 8 8	spartan- kintex-7-			358 1942		4 6 1	H		## 14.7 ## 14.7		1.0 15 4.0	1.2 6.2 D			top T8032	Y yes Y yes	N I	64K N 64K		Y 72	3	52	2019 https://blog.cl	ssy adjuct to some custom logic 8052 & 8032	Implementing a CPU in VHDL parts 13 8032 SoC
nige_machine	https://g	ithub.co	table Ar	ndrew Read	for	th 3	2 8	kintex-7-			5033		6 8	33	123	## 14.7	1.00	1.0 2	4.5 X		ndl 29	Board	Y yes	N	16M	16M	512			2014	standalone Forth system	https://www.youtube.com/watch?v=PRltE8q62
riscv_rocket or1k_marocch	https://e	ithub.co		ndrew Waterman ndrey Bacherov	n riso	SC 3	2 32					\vdash	-	H	+	-	++	-	+		ala erilog		Y yes Y yes	Y	4G 4G	4G	Y	3		2016 2018 2012 2019 https://github	on continous regression tests	Implements a variant of Tomasulo algorithm
cpu-arm	https://g	ithub.com	/techc∈ Ar	nkit Solanki	AR	M 3	2 32		1.	П					1				1	vř	ndl 18	processo		Υ	4G	4G	Y 80			2018	Design, implementation and simulati	o probably course work
moxie moxielite	nttps://g			nthony Green	RIS		2 32	arria-2 kintex-7-	James James	s missing s Brakef	module 3159		A 3	\vdash	152	## q18.0 ## 14.7	1.00	1.0 4	8.0 X			moxie moxielite	wb	\vdash	4G 4G	4G 4G	Y	1		2009 2017 https://github 2009 2017 https://github	com/atgreen/moxie-cores	four read, two write register file missing
moxielite	https://g		table Ar	nthony Green	RIS	SC 3	2 32	arria-2			2696	-	A 4		_	## q18.0			4.6 X	vi	ndl 11	moxielite		П	4G	4G	Υ	1	_	2009 2017 https://github	com/atgreen/moxie-cores	
microwatt openfire2	https://g	ithub.cc u		ton blanchard ntonio Anton	PP uBla		2 32	kintex-7-	3 James	s Brakef	1201		6 3	2	105	## 14.7	1.00	1.0 8	7.4 X		ndl 37 erilog 27	toplevel openfire	Y yes	N	4G N 4G	4G	Y	3	32	2019 2020 https://openp 2007 2012	we open source PPC from IBM "FPGA Proven"	supports microPython, beta stage derived from Stephen Craven's OpenFire
riscv_engine-v	https://g		itested Ar	ntti Lukats	risc	-v 3	2 32		- Junies	Jiunei	306	-	4			24.7		6.7	Al	L ve	erilog 11		Y yes	N	4G	4G	Y 45	_	_	2018 2018 https://riscv.c	RISC-V contest 2nd place, 8-bit ALU	no source for xilinx, no implementation docs
ladybug stack-cpu	https://g	ithub.cc u		let Ottens let Ottens		02 8 ck 1			1	\vdash				\vdash	+		\vdash	-	¥		erilog 2	cpu	yes	N I	64K	64K	Y 23	\vdash	+	2016 http://ladybus 2017	xs4all.nl/arlet/fpga/6502/ 3 or 4 stacks, load/store with stack d	e xilinx block RAM
verilog-6502	https://g		table Ar	let Ottens	650	02 8	8 8	kintex-7-			407		6	Ħ	200				0.6 X	. ve	erilog 2	cpu	yes	N I	N 64K	64K	Υ 23		t	2007 2018 http://ladybus	xs4all.nl/arlet/fpga/6502/	APPARANCE TO THE
verilog-6502 verilog-65C02	https://g			let Ottens let Ottens		02 8	8 8	zu-3e kintex-7-	James James		475 599	112	6	2			0.33		7.2 X 7.1		erilog 2	cpu gop16			N 64K		Υ	\vdash	+		xs4all.nl/arlet/fpga/6502/ 50316-bit data RAM "bytes"	boot ROM mapped to LUTs?
verilog-65C02	https://g	ithub.co	alpha Ar	let Ottens	650	02 1	6 8	zu-3e	James		327	98	6		370		0.33	3.0 12	4.6 X	V6	erilog 26	cbn	yes	N I	N 64K	64K	Υ	世	t	2011 2018 http://forum. 2011 2021 https://github	on used in 100MHZ 6502 DIP module	rewritten for 6LUTs, spartan6 version has black
ARM_Cortex_A ARM_Cortex_A	https://d	levelope	ASIC AF		ARM	A53 6	4 32	asic arrira V	Xilinx	\vdash	6000 4500		A		1500 1050	+		0.5 ### 1.0 58			sic sic		Y yes Y yes		4G	46	Y 80	1	16	https://en.wik 10 2012 https://en.wik	ped uses pro-rated LC area	dual issue, includes fitg-pt & MMU & caches dual issue, includes fitg-pt & MMU & caches
ARM_Cortex_N	https://v		prietar Af	RM	ARM	M1 3							6				1.00	1.0	Х	er	ncrypted		Y yes	N	4G	4G	Y	1	16	3 2019 https://www.	m. free use on Xilinx Vivado, encrypted	RTL, uses Digilent A7 or S7 board, AIX bus interfac
ARM_Cortex_N ARM_Cortex_R	http://w		prietar AF ASIC AF		ARM		2 16	virtex-5 asic	ARM Xilinx		1900		6 A		200 600			1.0 10 1.0	5.3 AI	X pr	roprietary		Y yes Y yes		4G 4G			1		3 2007 https://en.wik	ped ARM Cortex M0, M1 & M3 avail for I ped uses pro-rated LC area	Fi see xilinx Xcell64 real-time interrupt handling
sayeh_cpu	https://g	ithub.cc u	itested Ar	min Kazemi	RIS	SC 1	6 16										0.67	1.0		vł	ndl		Y asm	N	64K	64K	. 00	6		2017	16-bit MIPS, data flow schematic	64 word reg file?
t400	https://c	pencor	table Ar	nim Laeuger	COP	400 4	4 8	spartan-	2 Arnim	1 Laeuge	643		3	2	60		0.16	4.0	3.7 D	(vi	ndl 36	t400_cor	e Y yes	N	Y 64	1K	Υ	\Box		2006 2009	implementation of National's 4-bit C	OP400 microcontroller

_uP_all_soft folder	opencores or prmary link	status	author	style / g	sz nst sz	FPGA			UTs LUT Df	ff [5]	blk F	tool MIF	PS clks		S src sode	top file	g chai	fltg pt	P max	max by		ir #	pip e year		secondary web	note worthy	comments
t48	https://opencor	stable	Arnim Laeuger	MCS-48	8 8	3 cyclone-1	1 Arnim La	euge	738	4	1 59	0.3				70 t48_core	V asm		256	1K			2004			T48 uController	used in several projects
crisv32 axis et	http://develope		Axis Communications	RISC	32 16	6	Z AI IIII L	euge	730		1 33	0	33 4.		Y proprieta		Y ves			4G '	v	16		2007	http://developer.a	embedded comm	very dated product
softcore-cpu	https://github.c		Aymen Sekhri	RISC										1	vhdl	15 control				4G '		7	2019				32-bit immediates, multi-cycle design
fluid_core	https://opencor		Azmathmoosa	RISC			3 James Bi	akef	956	4	381	## 14.7 0.3	33 1.	0 131.7 X		17 FluidCor	9	N				8	2015			data width adj., mem sizes adj.	
riscv_croyde	https://github.c		Ben Marshall	risc-v	64 32	2									Y system v	35 core_to		N		16Q	Y	32	3 2021	2021		64-bit rv64imck ISA	small, simple yet SOC, see also his tim & vani
riscv_vanilla	https://github.c		Ben Marshall			2 artix-7	Ben Mar		2422	6	150	1.0		0 31.0		26 frv_cpu	a Y yes	N	4G	4G '	Y	32	5	2019		"toy" 5 stage RISC-V CPU, implement	ing the rv32imc
riscv_vanilla	https://github.c		Ben Marshall Ben Marshall		32 32	2 zu-5e	James IC		2422	6		## v21.1 1.0 ## v21.1 0.3		0	verilog	26 frv_cpu_ 15 top	a Y yes	N	4G	4G	Y 50	32	5 2014	2019		"toy" 5 stage RISC-V CPU, implement	ing the rv32imc
b16	nttps://github.c		Bernd Paysan	Misc		zu-3e spartan-6			e synthes 554	6		# 14.7 0.6		0 161.7 IX	verilog		Y yes	N		64K I	r 50	+	2014		https://github.com	TIM: Tiny Instruction Machine, variab two versions: one/15 source files, de	
b16	www.bernd-pay	stable	Bernd Paysan	forth	16 5	Spartailet	James B		334	6	134	14.7 0.6		0 161.7 IX	verilog	1 b16-sma				64K I	<u> </u>	+	2002		https://github.com	two versions: one/15 source files, del	
gnice-fpga	https://gnice-fp		Bernd Ulmann		16 16					+ +			-	-		40 quince_d						1 16		2020	https://github.com	derived from NICE: http://www.vaxm	
magic-1	http://www.hor	nebrewcp	Bill Buzbee	accum	8 8	3									schemati	s	Y yes	N	2M	2M '		7	2004	2014	https://hackaday.i	TTL computer, 6809ish, schematics o	magic-16 planning, 200 TTL chips
riscv_piccolo	https://github.c		BlueSpec	risc-v	32 32	2									bluespec	rerilog	Y yes	N	4G	4G '	Y	32	3 2018	2018		RISC-V CPU, simple 3-stage pipeline, f	or low-end applications (e.g., embedded, IoT),
cd16	http://anycpu.o		Brad Eckert			6 spartan-3			681	4	83	## 14.7 0.6				16 cd16		N	128K	8M			2003		http://web.archive	Spartan-3 block RAM	bare core
cd16	http://anycpu.o	0400.0	Brad Eckert			6 spartan-3			618	4	7 31	2 0			Y vhdl	16 demoso	ext	N	128K			_	2003		http://web.archive	Spartan-3 block RAM	includes stack RAMs & some inst RAM
chad	https://github.c				18 16	6 atrix-7-1				6		## v21.1 0.8	30 1.	0 51.4 XIM	- verilog	33 mcu_art	y Y yes	N		64K I		16		2021		verilog, .f &.c code; fpga project files	max SOC, -1 speed grad
chad	https://github.c		Brad Eckert Brad Eckert	forth forth	18 16	6 atrix-7-3 6 zu-3e			1995 2196 221	11 6		## v21.1 0.8		0 70.4 XIM 0 91.1 XIM		33 mcu_art	y Y yes	N		64K I		16		2021		verilog, .f &.c code; fpga project files verilog, .f &.c code; fpga project files	
chad	https://github.c		Brad Eckert			6 atrix-7-3			1972	6		## v21.1 0.8		0 79.5 XIM				N		64K I		16	-	2021		verilog, .f &.c code; fpga project files	
sc20	http://www.for		Brad Eckert		32 8		Brad Eck		1977	6	150	1.0					1 703	mi	0410	04K 1		10		2010		PDF file, Forth Inc.	min soc, s speca grade
cpus-caddr	https://github.c	untested	Brad Parker		32 48	8	1						-		verilog		Y lisp	H	Y 16M	16K			2011	2016	https://dspace.mit	Verilog FPGA re-implementation of N	uses 48-bit u-code
cpus-pdp11	https://github.c	untested	Brad Parker	PDP11	16 16	6									verilog		Y yes		N 64K	64K	Y	8	2006	2016			disk emulator which uses a IDE disk as a backing
cpus-pdp8	https://github.c		Brad Parker		12 12		3 James Bi		1557	4	1	111 14.7 0.		0 X	Y verilog	15 top	Y yes		N 4K				2004				disk emulator which uses a IDE disk as a backing
pdp11-34verilc	www.heeltoe.co		Brad Parker	PDP11	16 16	6 arria-2			2532	Α		## q13.1 0.6			Y verilog	24 pdp11		N		_	70 1	3 8	2009			boots & runs RT-11, EIS inst & MMU	
pdp8verilog	www.heeltoe.co		Brad Parker	PDP8	12 12		3 James Bi		505	6	366			0 181.3 X			Y yes					8	2005			boots & runs TSS/8 & Basic	
bjx1	nttps://github.c		Brendan Bohannon	Moc	32 16 64 16	O KIIICCA 7	3 James s	ntax err	ors	6		# 14.7 1.0	00 2.	0 X		34 exunit	Υ	Y		4G '	Y C4	32	2017		https://www.	128-bit memory path	based on SH-4, work suspended
btsr1arch btsr1arch	https://github.c		Brendan Bohannon Brendan Bohannon		32 16		3 James Bi	akof .	4762	6	10 167		20 4	5 23.3 X	verilog verilog	149 bjx2	Y yes	Y	N 256T N 64K	256T 1	r 64	32	2018 2018		nttps://www.yout	64-bit regs, 16x inst, 48-bit VM is BtSR1. msp430 like. fltg-pt defined	BJX2 is superset of BtSR1, 4 data sizes 3 data sizes, no (R++) or (R) modes
wb z80	https://opencor		Brewster Porcella		8 8		3 James Bi			6	10 167				verilog	11 bsrexuni 4 z80_cor	yes Y yes	N		64K	y 04	32	2018			derived from Guy Hutchison TV80	Wishbone High Performance Z80
classic HP calc	https://eithub.o		Brian Nemetz		56 10		3 James Bi		1750	6		# 14.7 0.1	_			15 classich		N		4K I		7	2012			processor & ROMs for HP-55, 45 & 3	
risc-16	https://github.c		Bruce Jacob	RISC			1 1	T		T	1 223	0.6		- ^		12 soc	Y yes	N	64K	64K I		8	2000		https://user.eng.u	single cycle, pipeline & OO variants	Little Computer (LC-896) derivative
pancake	https://people.e	stable	Bruce Land	stack	16 5		3 James b		441	6	1 1 128			0 194.8 X	verilog	7 de2_mir	ic Y yes	N			31	ľ	2010		http://www.cs.hire	The Pancake Stack Machine dervied f	Cornell ECE5760
up3	https://people.e		Bruce Land	accum		cyclone-2	2 Bruce La	nd	186	4	1	## q8.0				1 de2_top										Cornell ECE576	basic core is scomp, used by up3 & de2_top'
kraken16	https://people.e		Bruce R. Land		18 18				281	6		## 14.7 0.6		0 662.3 X		1 DE2_TO				256		16		2008	https://people.ece	Cornell course material	
stack_machine	http://people.ed		Bruce R. Land			cyclone1	(James B	akef 5	5101	4	6 29 66	## q18.0 0.6	67 0.	3 25.9 X		9 VGA_sra							2009		https://people.ece	(3) uP cores, Cornell course material	VGA output, uses Nakano's tiny_cpu
riscv_femtoRV p16b	https://github.c		Bruno Levy C. H. Ting		32 32 16 5		3 James c		0.00		255	# 14.7 0.6		0 648.1 X	verilog	45 femtoso 1 cpu16	Y yes	N		4G '	Y 45	32	2020	2021	https://members.l	teach FPGAs to university students, re part of eForth?	data width can be expanded
p16b p24e			C. H. Ting C. H. Ting		24 6		3 James B		367 1175	4	16 51			0 648.1 X 0 36.0 X		1 cpu16 1 p24c	Y asm		2K		28	_	2000			part of eForth?	data width can be expanded data width can be expanded
cpu16	http://www.ultr	stable			16 5		3 James Bi		347	6		# 14.7 0.6		0 30.0 X		1 cpu16	T dSIII			64K I		+	2000	2000		P16 in VHDI	CPU24.vhd with width=16
ep16	https://github.c		C.H. Ting		16 5		3 James B		837	6		# 14.7 0.6		0 203.6 X		5 ep16.vh	1 Y ves			32K I		+	2005		PDF files	initialized Lattice memory blocks	5-bit instructions
ep24			C.H. Ting		24 6		3 James si		1020	6	3 167			0 135.6 X		1 ep24	Y asm			4K	27		2002			room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz
ep32	https://www.an	proprietar	C.H. Ting	forth	32 6		C.H. Ting		3368	4		ispL 1.0	00 1.	0	proprieta								2007	2018	https://wiki.forth-	kindle book & RTL available: EP32 RIS	
ep8080	https://github.c		C.H. Ting			kintex-7-			1276	6		## 14.7 0.3				4 ep80.vh			N 64K		Y		2002		8080 data sheets	initialized Lattice memory blocks	work related to eP16
bytemachine	https://github.c		cOpperdragon	forth	8 8	kintex-7-	3 James Bi	akef	319	6	1 250			0 129.3 IX		7 bytemac	home	N		4K '	Y 30		2016	2017		top is Altera schematic	results are for 2016 bare core
32-bit_MIPS	https://sourcefo		Cairo University				James v	ery slow	synthesis	6	1 100	## v21.1 1.0	00 1.	0		18 mips_m		N		4G '	Y	32	2011			Cairo University EE dept	stopped run in synthesis
swt16	https://github.c		captaindane		16 16											10 swt16-to	p Y asm	N	Y 64K	64K	Y 31	16	-	2020			on in Verilog. Includes assembler, simulator, an
chip8 cast 8051	https://bitbucke http://www.cas	errors proprietar	Carsten Elton Sørenser	RISC	8 8		3 James n			-	2 01	## 14.7 ## 12.1 0.3	33 3.	0 5.0 X	verilog		Y yes	N		64K	,	32	2013	2018	https://en.wikiped	Verilog implementation of the Superi	several versions, FPGA kits
cast_8051 cast_ba22	http://www.cas					6 spartan-6			1800	6	32 72	12.1 0.5		0 5.0 X 0 40.0 X			Y yes			4G	r	32			http://www.cast-ii	Cast has uP related IP Cast has uP related IP	several versions, FPGA kits
ep32	http://forth.org	mature			32 5		U CAST IIIC		1000	- 0	JZ /Z	1.0	50 1.	0 40.0 X		7 ep32	Y forth	N	40	40		32		2012	nttp://www.cast-n	has eForth binary & source	now free
z3	https://opencor		Charles Cole	CISC	8 8	arria-2	James B	akef :	3495	A	2 141	## g18.0 0.3	33 3	0 4.4 1	verilog	3 boss	Y		128K	128K			2014	2014	https://en.wikiped	Infocom Z-Machine V3, youtube vide	http://inform-fiction.org/zmachine/standard
vhdl_cpu	https://github.c		Charles Grassin		8 16	6 spartan-3			203	4		14.7 0.2	20 2.	0		6 compute	r Y asm	N	N 256	256	N 14		2017		http://charleslabs.	educational, very simple	case statement program
octavo	http://fpgacpu.o	beta	Charles LaForest	reg	16 16	6 stratix-4	Charles I	aFor	500	А	1 550	0.6	67 1.	0 737.0 I		18 Octavo	Y asm	N			14	16	10 2012	2019	https://github.com	8 core barrel, adjustable data width	~= performance across word sizes, no call/rtr
riscv_vexriscv	https://github.c	beta	Charles Papon	risc-v	32 32	2 artix-7	Charles I	apon?		6		0.5	52 1.	0 X	vero;pg		Y yes		4M	4M '	Y			2018		verilog source	scala not needed
riscv_vexriscv	https://github.c		Charles Papon	risc-v	32 32	2 artix-7	Charles I		481	6	346	0.5		0 374.1 X		smallest	Y yes			4M '	Y			2018	https://riscv.org/2	preformance #s for 8 configurations	"Briey" is SOC variant
riscv_vexriscv	https://github.c		Charles Papon			2 atrix-7-3	Charles I	apoi :	1399	6	295	1.0	00 1.	0 210.9 X		full no c	c Y yes	N		4G '	Y	32		2018	https://riscv.org/2	preformance #s for 8 configurations	1 ,
propeller	https://propelle		Chip Gracey	RISC											verilog				4G	4G		512	5 2014		https://github.com		ISA: op/ddd/sss format with predication
propeller_p8x3 dlx_palmiero	https://www.pa		Chip Gracey		32 32		3 James Bi		9498	6	20 160			1 134.8 X		9 top	Y yes	N		4G	++	+	2014			eight propellers, clocking from ucf file	
cray1	nttps://gitnub.c		Christian Palmiero Christopher Fenton	DLX CRAY1	54 3		3 James d 3 James Bi			6 100	19 10 127	# 14.7 1.0				41 a-dlx	Y yes Y yes				u 120	536	5 2015 2010		https://www.chris	Course project, VHDL to netlist (STM homebrew Crav1	4 ASIC design 24-bit address registers
crav1	www.chrisfento		Christopher Fenton Christopher Fenton		64 16	6 zu-3e		ndefi 13		6	15 1 127	# v211 60	00 1	0 30.0 A	verilog	46 cray_sys	Y yes	γ	N ANA	4M I	V 128	536	2010	2015	CRAY data sheets	homebrew Cray1	24-bit address registers 24-bit address registers
non-von-1	https://www.ch		Christopher Fenton	accum	8 8		3 James B		230	6	556	# 14.7 0.3	33 1.	0 797.1	verilog	1 nonvont	op no	N			Y 30	220	2010	_013	uota sireets	SIMID in tree structure	A & B regs, instructions broadcast
f18a	http://www.gre		Chuck Moore	forth	十					TÌ			T		proprieta		Y yes	\Box								AKA G144A12: 12x12 array	family of parallel processors
nc4016	https://en.wikic	asic	Chuck Moore	forth	16										proprieta	У										chapter in Koopman	
a_tiny_up	https://www.qu		Chuck Thacker	11100	32 32	2 zu-3e	James n	issing file	es	6		## v20.1 0.6	67 1.	0	verilog	1 TinyCon	p Y asm	N	Y 1K	1K [N 13	128	2007	2007	https://www.cl.ca	104 lines of verilog, Thacker (wikiped	ia) deceased
td4	https://github.c		cielo_ee		8 8				102	1		# 14.7 0.2		0 392.2 X		5 td4_top	1.1	ĻЛ		16	Υ	1.	2012				very small uP
tigli_cpu	https://whi.i		Cleiton Juffo Cliff L. Biffle		16 16 16 16		3 James Bi	акет	636	6	455	# 14.7 0.6	0/ 4.	0 119.7 X	verilog haskell		Y	N N	Y 64K	64K	16	16	2013 2018		https://elb-l-	course project, not pipelined	no LUT RAM for reg file
bfcpu	http://www.cliff		Cliff L. Biffle Clifford Wolf			kintex-7-	3 James D	akef	422	6	345	# 14.7 0.0	01 4.	0 2.0 X		4 cw6671	Y ves	N		64K	y 8	+	2018		https://ciasn-lang.	no accum, data pointer and brackete	alu inst is ucoded, some missing ops
bfcpu	http://www.clif		Clifford Wolf				James v		303	6		## v21.1 0.0					Y yes				, s	+	2003		https://en.wikiped	no accum, data pointer and brackete	
bfcpu	http://www.clift		Clifford Wolf	Turing			James v		387	6		## v21.1 0.0		0 6.5 X		4 cw6671	Y yes	N	N 64K	64K	. 0	+	2003		https://en.wikiped		internal 1-byte data cache doubles performa
riscv_picorv32	https://github.c	beta	Clifford Wolf	risc-v	32 32	2 xcku3p-3	Cliffor si	nall	761	6	769		00 3.	0 336.8 X	Y verilog	1 picorv32	Y yes	N	4G	4G '	Y	32	2016	2020		mimimal features, soc options	designed for minimum LUTs
riscv_picorv32	https://github.c	beta	Clifford Wolf		32 32	2 kintex-U-	: Cliffor si		761	6		## v16.2 1.0		0 198.9 X	Y verilog	1 picorv32	Y yes	N	4G	4G '	Y	32	2016			mimimal features, soc options	LUTs & Fmax for Kintex, Virtex & Ultrascale+
cole_c16	https://www.sci		Cole Design & Develop		16 16		6 James Bi		554	6		## 14.7 0.6		0 51.4 X		1 core	Y asm		64K			8	2002		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	(7) clks per inst, complete SOC	
c16too	https://www.sci		Cole Design and Develo		16 16		James B		510	6		# 14.7 0.6		0 88.9 X		1 core	Y asm	N N		64K I		32	2003		coledd.com/electr	graphics capability	clock/2 and six phases
riscv_rpu tnu	https://github.c	untested	Colin Riley Colin Riley		32 32 16 16	2 artix-7	COIIN Rile	y :	3291	6	12 1 100	## 14.7 1.0	JU 1.	0 30.4		14 core 20 tpu_top	Y yes	N		4G '		32	2015 2016		https://dominhorm	Series of 16 tutorials on uP design, we Test Processing Unit. Or Terrible Processing	of RPU uP, TPU now discarded tessing Unit. A simple 16-bit CPU in VHDL for ed
amber	https://onencor		Conor Santifort	ARM7			James a	rea c	3105 185	57 6	10 169	## v21.1 0.3	75 1	0 40.7 ILX		25 a23 cor	e Y yes	N			y 80	16	3 2010		https://en.wikined	no MMU, shared cache	essing onic. A simple 10-bit CPO in VHDL for ec
amber	https://opencor		Conor Santifort				James a		5066 238		20 175	## v21.1 0.1		0 36.4 ILX		25 a25_cor				4G	Y 80	16	5 2010		https://en.wikiped	no MMU	1
amber	https://opencor		Conor Santifort			2 kintex-7-	3 James Bi		6103	6		## v18.2 1.0		0 21.8 ILX		25 a25_cor	Y yes	N	4G	4G '		16	3 2010		https://en.wikiped	no MMU	
amber	https://opencor	stable	Conor Santifort	ARM7		2 kintex-7-			6409	6	2 82	## 14.7 0.7	75 1.	0 9.6 ILX	verilog	25 a23_cor		N	4G	4G '	Y 80	16	3 2010	2017	https://en.wikiped	no MMU, shared cache	2048 LUTs used as single port RAM
yfcpu	https://github.c		Cory Walker		16 16		3 James d		18	6		# 14.7 0.6			verilog	2 yfcpu	Υ		N 256			16			Colin Mackenzie?	Educational	very simple
tarhi	https://github.c		Dagvadorj Galbadrakh		32 32		3 James e		396	6	1 123	# 14.7 1.0				4 tarhi_co		N		16M I		4	2013			no doc, extremely small RISC	difficulty with timing, try 7.0ns
or1200	https://github.c					2 kintex-7-			5231	6		# 14.7 1.0		0 22.5 X		78 or1200_	td Y yes	Y		4G		32	2010		https://openrisc.ic	best older openrisc implementation	no LUT RAM for reg file
s6soc	https://opencor		Dan Gisselquist Dan Gisselquist			2 spartan-6					1 10 133			0 47.3 X	Y verilog	31 toplevel	+			4G I		16	5 2015 5 2015				uses ZIP CPU uses ZIP CPU
				KISC	34 34	2 spartan-6	Slameria	bilbu	7350	6	4 25 87	# 14.7 1.0	<i>ນ</i> ປ] 1.	UI II.UI X	LUPPINO	toplevel	1 1			411	N 20	16					
xulalx25soc	https://opencor		Dan Gisselquist		32 32				- 1						verilog		Y yes	NI I	N 4C	46	V 2E	16			https://github.c	bare bones variant of zipcpu	autofpga builds complete system

Securing Control of Co	_uP_all_soft folder	opencores or prmary link	status	author	style ,		sz inst sz	FPGA	repor	com	LUTs ALUT	Dff E	blk f	ax i	tool Mil	PS clks/ st inst	KIPS /LUT	ven dor	src #:		e g to	ol ai fltg		nax max dat inst		adr mod	# pip	start I year re		secondary web note worthy comments
Property	zipcpu	https://github.c	cc stable	Dan Gisselquist	RISC	3	2 32	kintex-7-	3 James	Brakef	1687	- 6	2 2	18 #	# 14.7 1.	00 1.0	128.9	Х	verilog	7 zipcpu	Υ	N	N 4	4G 4G	Y 35		16 5	2015 2	021 <u>v</u>	www.librecores.or ISA has chnaged, multiple instruction : http://zipcpu.com/zipcpu/2018/01/01/zipcpu-
Service Servic	v6502	https://github.c	untested	Daniel Loffgren		2 8	8 8	zu-3e	James	bare o	868																			
St. M.	pres		stable				8 8	kintex-7-	3 James	Brakef	301	- 6	3	57 #	# 14.7 0.	33 3.0	130.5									3				
Section 1.			com/scarv/			v 3	2 32							_							e Y ye	s N					32	2019 2	020	
## Company of the Com	riscv_black-par		com/black-									.		70 .			67.4					5 Y	1	6E 16E	Y	-				
Section 1.	uos	nttps://openco																					-			3	4			
See Anthonic Market See An	nnv16	https://openco										1					45.3		vnal :	14 A9051	UU ye					+	32	2002 2	010	
Column March Mar	+65	https://openco																								1 1	_			
Second Content 1	180	https://openco					9 9					1									V vo	- N	N 6				_			
Set Minister 1. App. 1	c88	https://githuh					8 8					1									V asi	n N	1110	8 256	V 10	,	8			
Seminor Semino	c88	https://github./			accun	m 8	8 8	spartan-3	3 James	Dff ger	2664	-								25 C88				8 256	Y 10	,	8			
Section 1.	agcnorm	https://opence			_		_	· -				4	2								Υ	N			N 11		1			
Section 1.	copro6502	https://github.c	cc stable	David Banks	CISC	: 8	8 8			ISE pro	jects for	each cor	e						Y VHDL & Ve	rilog	Y							2014 2	017	https://stardot.org 65C102, Z80, 80286, 6809, PDP11, ARM2 & 32016 cores selectable by DIP switch on
Semination of the Property of	electronfpga	https://github.c	mature	David Banks	6502	2 8	8 8											IX	Y vhdl		Y ye	s N	N 6	64K 64K	Υ					https://en.wikiped Acorn Electron ULA in various FPGAs uses T65 core
The Control of the Co								stratix-4	David	Gallow	140	A	4 1	98	0.	67 1.0	947.6	1		log							32 3			
March Marc	vespa	http://www.arc					2 32	<u> </u>					-	_					verilog							<u> </u>				
Margin M		http://web.arch					8 8	kintex-7-	3 James	Braket	646		1	93 A	# 14.7 0.	33 4.0	24.6	Х	vhdl	5 tree650	12 Y ye	S N	N 6	4K 64K	Y					
Mathematical Math		https://github.c					8 8	Islantos 7. 1	1 1	Darline.	2420		 	55 4	# 447 0	22 2.0	5.0	_	verilog	7 my808	5 Y						8		020	
Mary Mary Mary Mary Mary Mary Mary Mary	пусри	http://www.my			accun	m 8	5 8											^) Y			4IVI 64IVI	· ·	+	+		015	
## 15 19 19 19 19 19 19 19	their anu	https://openco			DISC	٠ ۵	6 64												Pl verilog 3	22 their					-		-	2013 2	013	
Mart		https://www.d					8 8					1	2								V ve	. N	6	4K 64K		1 1	_			
Mary Mary Mary Mary Mary Mary Mary Mary		https://github./				_		1		1		l T		7	1				b. e be te.						N 13	1	32			
1.1. See 1. See		https://openco				m 8	8 8												vhdl 1	L6 proces	or_E asi	n	2	56 256	Y 17			2008 2	009	
Secondary Column		https://openco	r beta	Dinesh Annayya	8051	1 8	-	kintex-7-	3 James	Brakef	1985								verilog 7	74 oc8051	_td Y ye	s N		64K 64K	Y			2011 2	016	includes perpherials
See		https://openco												- "												П				
Section Control Cont		https://openco																	system v 2	27 CoreQu	ad Y ası	n Y	1 4							
See		nttps://openco					_												system v 2	// CoreOr	eV Y ası	n Y	114	4G 4G	-		_			
Max France Park		https://openco																												
See		https://openco										 	72 112 1	00 #	# Q1/.1 4.	00 1.0	14.1	+	system v	7 CoreO	ev f asi	11 Y	++-		_					
The first contribution of the contribution of		https://openco																		27 CoreOr	eV V asi				-	1 1	16			attos://opencores Altera proj. Multicore, P&R results at 437-bit adr. quad issue, caches, 32-64-128 fitg-
See		https://github						cyclone s	Janne.	3.011	30133	H	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	30 1	# Q10.0 4.	2.0	7.2		vhdl 1	12 core	Y				N 20	,	8			
Section Sect	pcycle	https://github.	com/domir	Dominik Salvet	accun	m 4	4 8							\top							Υ	N				!				
Section Sect	risc63	https://github.c	cc alpha	Dominik Salvet	RISC	6	4 16															N			Y 39		16	2	021	tightly packed 16-bit ISA thesis in Chech
See	p16	http://www.ult	tratechnolo				6 5					- 6	i I																	
March Marc		https://openco						kintex-7-	3 James	Brakef	2630	- 6	1 1	32 #	# 14.7 0.	33 1.0	16.5	Х		L8 pavr_c	ont Y ye	s N				_	32 6			
Part		https://github.c	<u>cc</u> alpha	Doug Gilliland					ļ					_					vhdl		Y ası	n N	4	4K 4K	Y 11		8			
		https://github.c	untested	Doug Gilliland			8 8	-	-				+	+				-	+		+	_				-	_			
Margin Composition Property		https://github.c	com/douge			. 1	6 16	kintov 7	2 Iamai	colland	od in co	mnilo 6		+	147 1	00 10		-	uorilog 1	12 mins 1	6 V	N	-	AV CAV	12		0 5	2012 2	021	
planes grown through that planes are through the file of the property of the control of the property of the pr		https://openco	r stable	Dukov				KIIILEX-7	Jaines	Conaps	eameo	iipiie (+				-									0 3		013	
## Section Sec		https://eithub.										- 6	,	\neg				Х	vhdl	4 cpu							8		018	https://hackaday.jo/project/160180-plasma-cortex-open-source-cpu-in-vhdl
Image: I		https://github.c			RISC			kintex-7-	3 James	Brakef	928	- 6	1 2 1	96 #	# 14.7 0.			Х		L7 machin							16			see web archive for doc
mailar to the forward and the state of the s	jimmy	https://github.c			RISC	: 8	8 8											IX	verilog	2 jimmy	Υ	N					4			educational, 4 regs, 8-bit adr spaces vendor neutral source code
emilical to the process comproported emilical corns (## 65-160) 15 15 17 17 18 18 18 19 19 18 18 18		http://www.en	s roprietar	ensilica.com									. 2																	
Part Column Col		http://www.en					2 16					1																		
12		http://www.en					6 16					- 6																		
		http://www.en																IX												
Comme Interference Interference	10 2	http://gitlah.c							3 Jaines	gatele		ltives t						x											002	
State Comman Co		https://github.c							3 James	Brakef		- 6	2	70 #	# 14.7 0.			X									16		020	AKA COSMAC FLE of 1976 Emax is for bare core, runs CamelForth
Stage Column Stag		https://github.					8 8					1	17	87 #	# 14.7 0.			Х			Y asi	n N	N 6	4K 64K	Y 100		16			
## 1999 1.6 1.6 1.5 1.	hive	https://openco	stable	Eric Wallin	stack	k 3	2 16	arria-2	James	Brakef	1420	1	8 24 2	83 #	# q13.1 1.	00 1.0	199.4	ILX	verilog	hive_co	re Y	N					10 8	2013 2	015	4 symetrical stacks, eight threads via pipeline barrel
Product Prod		https://github.c					6 16	kintex-7-	3 James	Brakef	1340	- 6	5 2	86 #				Х	vhdl :	LO ep994a	Y ye	s N					16			
Procedure Process Special Policy Process Special Policy Process		https://github.c					6 16							_	0.	83 3.0		L	verilog 2	29 tms990	0 Y ye	s N			Y		16			
September Sept		https://gist.gith												_																
arm cop date into for first proposition of the controller proposit		https://tams-w																							Y	+				
Proprietary		https://github.c	stable			1		kintex-7-				ct 8, 44 4	-	25 A		_	20.4	٨							r 40	++	16	2016 2	01/	
pet-on-a-to-bittes/ fetting-soc mittes/ fettin		nicus.//gitiiUD.C	nronrieta					20-3E	Jannes	LUIKA	nat ini IL	scotte t	' 	- 1"	π VZ1.1 1.	00 1.0	 	-		-o eop	rye) Y	H-	40	1	+	70	2004	UZI	
tiny_soc https://jethub.com/let22 far homas RISC 8 8 6		https://github/	com/ept??	Ezra Thomas				t	1	\vdash			+++	\dashv	0.	67 2.0		_			Y asi	n N	Y 6	4K 64K	Y 40	5	8 2		021	
matallus SBut, "Https://genegord statle fields of Pereir a scrum" All SBut of		https://github.	com/ept22	Ezra Thomas				i e	1					\top	1 0.	2.0											16			
ahmes		https://openco					3 16	kintex-7-	3 James	Brakef	232		1 1	75 #	# 14.7 0.	11 3.0		Х	verilog :	L2 nataliu	_p Y ası						8			
fp28	ahmes	https://github.c										,	, ,	70 1	11 24.7 0.	33 3.0		Х	B vhdl	3 ahmes		N	N 2			1		2016 2	017	
St. Core https://opencer stable sabrikis fazzino, stable sabrikis	fpz8	https://openco	stable				8 8	cyclone-4	4 James	Brakef	5184	- 4	1 16	A	# 14.7 0.	33 4.0		I	vhdl	4 fpz8_c						ш		2016 2	016	
m1_core https://open.cor htt		https://github.c	com/lebrice				2 32							_[\Box	32 5			
Spatial Commonweign		https://openco										6														-				
urisc errors farhad Mavaddat RSC 16 16 lintex-7-2 lames missing module 6		https://openco										 /			4-0								++-	4G 4G	Y	+	32			
diageness https://peeper beta Feekshiffer RSC 16 16 https://peeper New Feekshiffer RSC 16 16 https://peeper New Feekshiffer RSC 16 16 https://peeper New Feekshiffer RSC New New Feekshiffer RSC New		ntcp://www.spa											1 2 1								v asi		-	AK 6AV	N 1	+	-+			
Spurmark Intro-//replace of the Park Intro-//replace of the		https://opence									3 (1100001) 7 (18	1 1	1 2	_		_		_			Y ac	n N		_	IN 3	+	+		_	
15-10		https://githuh						CA-/=	- June:	JOREI	007	 '	1 1 2	~+ *	24.7 0.	1.0	2-10.3				Y	N	11		Υ	+	\dashv			https://ashet.com/SPU/Mark II instruction set architecture, RISCish cpu that uses the stack machine appr
mc6809 e beta files Weller 6809 s beta files Weller 6809 s 8 8 lintex-7: James gate level primitives 6 6 l 14.7 0.33 3.0 l vhdl 36 core 6804 V vs. N N 64K 64K V l 1999 intitios//www.linec course work, ASIC orientation society and the properties of the properties o	tis-100	https://github.	com/Maste	Felix Queißner															vhdl	2 tis100	Y as	n N	2	56 256	Y 13					https://en.wikiped programming/puzzle video game by Zachtronics Industries
Social S			beta	Flint Weller	6809	9 8	8 8	kintex-7-	3 James	gate le	vel prim	itives e	;		14.7 0.	33 3.0			vhdl 2	26 core_6	309 Y ye	s N	N 6	64K 64K	Υ			1999	ŀ	https://www.linke course work, ASIC orientation
Part		https://github.c												I				_	vhdl 3	34 socdp8	pi Y ye	s N	N 3				8	2019 2		
minimig https://code_eod stable Frederic Requin 68000 32 16 strative Frederic Requin 68000 4 4 180 1.00 6.0 15.8 1 verilog 1 168		https://openco										- 6	5												Υ					
minimigy 68_cg https://jethub.com/fredre Fedéric REQUIN 68000 8 16		https://openco										- 6			# 14.7 0.	33 2.0	113.2									$oxed{\Box}$				
riscy jive https://pithub.com/Tredrel refederic REQUIN riscy 2 32 32 32 32 32 32 32 32 32 32 32 32 3		https://code.go					2 16	stratix-2	Frede	rspeed	1900	4	4 1	80	1.	00 6.0	15.8	1			Y ye	s N				\vdash	16			
Coen_316_cpu https://github.cd alpha G.K.Yaann Monny RSC 32 32 kintexr-7: James does rg 897 6 127 ## 147 1.00 3.0 47.0 X vhdl 8 cpu , dp 5 5 5 5 5 5 5 5 5							3 26	!	1	\vdash		\vdash	+++	+	1 .	00 00 -		\dashv	verilog :	Lb SOC_j68	Yye	5 N	114			++	32			
Appl https://paic.org tu-tu-tu-tu-tu-tu-tu-tu-tu-tu-tu-tu-tu-t								kint = -	2 10	do	007	 ,		27 .				v	verilog :	na line cb	u_t Y ye	s N	114							
https://open.cor beta Gabriel Oshiro, Samue 6502 8 8 8 spartan-6 lames errors 14.7 4.0 verilog 22 t5507lp Y yes N N 64K 64K Y 2009 2010 for use in ATARI 2600 coco3fpga https://pithub.cd mature Gary Becker 6809 8 8 8 verilog 39 verilog 30 ve		https://baioc.c	ithuh io/co	Gabriel de Cant'Anna			6 16											^	vnal	o cpu_dr	Vac			32 32 34 64V	N 20		52			
coco3fpga https://github.cd mature Gary Becker 6809 8 8 8 verilog 39 2007 2015 http://www.davet uses John Kent's 6809 & adds color computer SOC		https://opence	r heta				8 8				3300	1022	. 00		14.7	4.0	10.1			22 t6507h						+	-	2009 2	010	
		https://githuh						.,						+		0		\dashv			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		111	0-41		+	\dashv			
		https://openco				_		cyclone-2	2 James	missing	files	4		#	# q11.1: 0.	67 2.0					Y ye	5 Y	M 4	4G 4G	Υ	\vdash	32			https://openrisc.ic OpenRISC on Terasic DE1 board

The property of the property o	_uP_all_soft folder	opencores or prmary link	status	author	style ,		sz nst sz	FPGA			LUTs ALUT	Dff 🖺	blk F ram max	oot da te		clks/ KIP		SOC	src #src		tool chai	fltg :		max I		adr # mod reg		art las		note worthy	comments
Property	micro nating	https://github.c	mature	Geoff Natin	RISC	16	16											vh	idl 56	processo	final	N	N 64K	64K	N 10	9	2	016 201	microcoded	instruction set processor	r, educational
Series (1988) Control	ignite_ptsc		asic	George Shaw	forth	32	2 8															N	4G	4G					ShBoom clor	ne, fast ASIC with high co	PTSC web site had full documentation
The control of the co	myforthproces	https://openco	r stable				2 8	SP-kintex	James B	rakef	2959	6	6 223	## 14	.7 1.00	1.0 75	5.3 X				Y yes	N	64M	64M	96		2	004 201			
Service of the control of the contro		https://github.c	com/POET				32											blı	uespec ver	ilog											
Martine Mart		https://openco				-							1,3			2.0									Y 72	32					
See		https://openco																ve	rilog 34	mega_co	Yyes	N		128K	Y 72	32	2	017 201	https://git.morgot 8 AVR cores,		
Secondary Mary Secondary Mary		https://openco												## 14	7 1.00	1.0 2/1	.o IA	vii	dl 14				N N				2	003 200	96 eve gen	erates VHDL RISC up	
See		https://openco				32	32					6	0 154).5 D.					m	`				2	015 201			
Self Control of the C	a-z80	https://openco				8	8					6	8				IX					N	N 64K	64K	Υ						Complete implementation of a Sinclair ZX Spec
Column C	a-z80	https://openco	r stable	Goran Devic	Z80	8	8	kintex-7-3	James B	rakef	1186	6	24	## 14.	.7 0.33	3 1.0 6	5.8 IX										2	014 202			Complete implementation of a Sinclair ZX Spec
Part	a-z80	https://openco	r stable	Goran Devic			8	zu-3e	James t	iming	1761			## v21				ve	rilog 24	z80_top_	Y yes	N	N 64K	64K	Υ						Complete implementation of a Sinclair ZX Spec
See No. 1985. A 1995.	a-z80	https://openco	r stable				U	cyclone-2	Goran D	evic	2084	4	29 19	## q11	.1: 0.3	3 1.0 3					Y yes								Bete tere		Complete implementation of a Sinclair ZX Spec
Series Se		https://github.c	com/Grabi				8	1	-	_	_		-								Y						2				based on the IBM 1130, Altera project & PLL
The content of the co		nttps://gitnub.c					32		1		2746		0 70	## -13	1 100	10 21	2 17		p 20							32	F 3				d ISA
The control of the co		http://searle.br						dilld=2	Jaines	iakei	3/10		0 /3	## 413	.1 1.00	1.0 21	1.5 IA	ve	riiog 20	processor	r yes	IN	1 46	40	-	32	3 2				
The control of the co		https://github.c	com/grant				32	max10	Grant W	/ilk	2860	4	50	## a18	.0 1.00	1.0 17	7.5 A	vh	dl 18		Y ves	N	4G	4G	Y	16					
Column C	armv4_uarch	https://github.c	com/grant	Grant Wilk	ARMS	9 32	32	zu-3e	James	rivado d	defaults	6		## v21	.1 1.00	1.0	Α	vh	idl 18		Y yes	N	4G	4G	Υ	16		202	https://grantwilk.ccustom.uarc	h for the ARMv4 ISA on I	Ir course work, Quartus project
Sequence of the property of th	hc11core	http://www.gm	stable	Green Mountain Comp	68HC1	11 8	8	kintex-7-3	James B	rakef	2190	6	127	## 14	.7 0.33	3 4.0 4	1.8 X	vh	ıdl 1	hc11rtl	Y yes	?	N 64K	64K	N 53	8	2 2	000	6811 data sheets restricted us	e license, with correction	ns
See	mc6809	necps.//gienab.c						<u> </u>														N	N 64K	64K	Y						emphasis on cycle accuracy, DIP replacement
State Property P	beri	https://www.cl					32	.						\vdash	_		_			mipstop						32	2				
Def 1 Control 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	apollo_accelera	http://www.ap					16					-	100	HH 11	7 0 3	20 40	6 IV			tu@On	Y yes	N		4G	Y	32	2				
Series 1.0 miles 1.0 miles	cpu86	http://www.ht-					8					6				0.0 20					Y yes	N	N 1M	1M	Y	\vdash				Daniel Waliner's 180, A	
The column Section S						_	-					_				2.0			idl 20	rcore54	Yyes	N	Y 256	4K	Υ					at ht-lab website	
No. 1. Section 1. Sect																				utta_stru	N asm	N	1								bad weblink
Margin M	hicovec	https://openco										6				1.0		vh	ıdl 28	cpu	Y asm	N			Υ		2	008 201			
Seed of the property of the pr	24bit_up	https://github.c	alpha	Harshal Mittal									1 187			1.0 42	2.2 X	ve	rilog 17	processo	1	N									big Dff count, multiple writes to register file
1655 15.		https://openco		-			_	kintex-7-3	James B	rakef	2339	6				1.5 45	.5 ILX	Y ve	rilog 14	cpu	Y yes	N				32					
1655 15.		https://openco										6						Y ve	rilog 24	eco32	Y yes	N				32					
Method M								kintex-7-3				6	1 83	## 14	.7 0.33		2.3 X			mc8051c	Y yes	N	N 256	64K	Υ						
The Confidence of the Confiden		http://www.bit										d c					- V				Y asm	N	64K		14						
See	eage	https://openco						spartan-6	James B	raket	5345	ь	7 1 8	## 14	.7 1.00	1.0 1	1.5 X	ve	rilog 30	edge_cor	e Y yes	N	N 4G	4G	Y	32	5 2				
Second Continue	minicau	http://www.cs						kintov-7-2	lamac l	ots of	122	- 6	1 1 129	## 14	7 0 2	1.0 97	7 7 Y			minicnu		N	4K	AV.	N 26		2				
Max		www.hitechglo					8					4		## 14	.,					ПППСРИ			414	410	14		- 2	700 201		сри	uses riex, bison & Peri to create gcc compiler
sign of the formal count broad from from from a series of the formal count of the form	ez8	https://github.o				_	16					6		## 14						ez8 cpu	1 103						2	014 201	http://zhehaomao.com/		not sure inferred RAM correct?
Second Personal Content Conten	fpg1	https://github.c																Y ve	rilog 31	cpu	Y yes						T f		video display	of PDP-1 console, a mis	
Billing Bill	iDEA	https://github.c			RISC	16	32	virtex-6	Liu Che	ınable	321	6	1 2 405	13	.2 0.67	7 1.0 845								64K	N 24	32	9 2				
## of the control of the Name And Associated Contro	mb-lite_plus	http://www.lat					32	kintex-7-3	James B	rakef	244	6	2 319	## 14	.7 1.00	1.0 ###	## X	B vh	ıdl 34	tumbl	Y yes	N				32	2	010 201			
State Company State Stat	ben_eater_up	https://github.c	com/hsnav	Humberto Silva Naves	accun	n 8	8											ve	rilog 14	compute	asm	N	256	16	Υ		2	015 201	https://eater.net/3 Ben Eater's 8	-bit breadboard comput	te microcode?
Section Sect		https://github.o																			Υ				Y 24	32					
may be a post-property of the		https://www.sc							<u> </u>					\vdash				B sy	stem verilo	og	Υ						_				n possibly same as simplecpu
The Delta Section of Management and More PPC PPC 66 29 Valp 2 Tr. Bees Valp 2 Va		https://openco					-					6								ghdl_pro	Yyes	N	N 64K	64K	Y						
artening. MIPS 22 22 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		https://openco										4	48 63	## q13	.1 0.50	2.0 14	1.4			top	Y yes	N	16E	4K	v	22					
Sec. Part		https://onenco						vusp-z	!	CL IIIes	,	_			_		-			,	V ves	N	4G	4G	V				synthesizahl	narametric IP core sun	
sex concess of the co	riscv shakti	https://github.o					32								1.00	1.0	1				Y ves	N	4G	4G	Y						
No. No. State	riscv_niosv						32	agilex	intel f	astest	1509	А	2 566	## q21	.3 1.00	1.0 375	5.2 I	pr	oprietary		Y yes	N	4G	4G	Υ	32	5	202	free license	, small inst & data mer	RV32IA spec, M20K for reg file, interrupts
1. Colffie 1.	riscv_niosv	https://www.in	toroprieta	Intel			32															N	4G					202			
whithman, 685 Mary Life Monthan, 680 23 16 Inster-3 James Bowland of the property of		https://www.in					32							## q21	.3 1.00								4G	4G	Υ						
werlege-harved from full-plants configured jack-work from great plants configured jack-work from great plants (plants configured jack-work from great plants) (plants) (pla		https://www.sil										4	80	*** 14	_		1.2	_		-											
were partners that professional states of the partners and partners that professional partners are partners that professional partners are partners that professional partners are partners		https://www.jw	errors					KINTEX-7-3	James	io top r	nodule	-		## 14	./ 0.6.	4.0	-			cnu						_					
### Part of the pa		https://github.c	com/jaywo				16	zu-3e	lames r	nulti-d	171	6	357	## v21	.1 0.63	7 1.0 13	99 X			cpu01	Y	N				4					
## Part March Part March March	verilog-harvard	https://github.c	com/jaywo	Jae-Won Chung	RISC	16	16		James	nulti-d	288	6		## v21	.1 0.67	7 1.0	Х	ve	rilog 7	cpu02	Υ	N	N 4G	4G	N 23	4			multi-drive	nets	multi cycle CPU that has an IPC of 1
## Part	verilog-harvard	https://github.c	com/jaywo	Jae-Won Chung	RISC	16	5 16	zu-3e	James r	nulti-dr	iven net	6		## v21	.1 0.6	7 1.0	X	ve	rilog 7	cpu03	Υ	N	Y 4G	4G	N 23	4	5 2	19 201	multi-drive	n nets	5-stage pipelined CPU, same for cpu4 thru cpu
## vertice pharman filters (Fight Score Confessor) as Well on Chunge 1805 16 16 a. a. b.e. 18 ame multi-driven nets 6 18 a. b.e. 18 ame multi-driven nets 18 a. b.e. 18	verilog-harvaro	https://github.c	com/jaywo			16	16		James r	nulti-dr	iven net	6		## v21	.1 0.67	7 1.0	Х	ve	rilog 7	opes.	Υ	N	Y 4G	4G	N 23	4	5 2	19 201	multi-drive	n nets	Data forwarding from the ALU
## Properties of the propertie	verilog-harvard	https://github.o	com/jaywo			16	16		James	nulti-dr	iven net	6	\Box	## v21	.1 0.67	7 1.0	Х	ve	rilog 7	opeco	Υ	N	Y 4G	4G	N 23	4	5 2	19 201	multi-drive	nets	Branch prediction with a BTB with 2-bit satural
entrop harvar of titors / februhus com/javes and entrop harvar of titors / februhus com/javes are when the titors / feb		https://github.c	com/jaywo			16	16		James r	nulti-dr	iven net	6	++-	## v21	.1 0.67	7 1.0		100	rilog 7		Y	N	Y 4G	70	N 23	4			multi-drive	nets	tournament branch predictor
entlog-paraver intostification com/paraver into com/paraver intostification com/parave	verilog-harvard	https://github.c	com/jaywo	Jae-Won Chung		16	16		James r	nulti-dr	iven net	6	++-+-	## V21	1 0.67	7 1.0			rilog 7		Y	N N	Y 4G	4G	N 23	4	5 2	119 201	muiti-drive	nets	instruction cache and data cache
## Van Chung RISC 16 16 10-38 ames Bowman forth 16 16 la-2e lames Bowman forth 16 16 la-2e lames Bowman forth 16 16 lames Bowma	verilog-harvard	httns://github.c	com/jaywo	Jae-Won Chung		16	16		Jaines r	nuici-di nuiti-di	iven net	. 6		## VZ1	1 0.6	7 1.0	X	ve	rilog 0		T V	N	Y 4G	4G	N 23	4 A	5 2	119 201	multi-drive	nets	DMA module and its interrupt mechanism
Interval	verilog-harvard	https://github.c	com/iavwo			16	16		James	nulti-dr	iven net	6		## v21	.1 0.6	7 1.0	X	VP	rilog 10	opees	Y	N	Y 4G	4G	N 23	4					DMA interleaved with instructions that access
1 www.excamers able James Bowman forth 16 15 waze James Jame		https://github.c				16	16			1		Ť		H				ve	rilog 77	mera400	Y yes	N			Y			202			I, Polish, Mera400 was TTL uP
18	J1	www.excamera					16	zu-2e	James a	rea o	253	6	1 336	## v20	.1 0.80	1.0 ###		vh	ıdl 1	j1	Y forth	N					2 2	006 201			
1322 www.excamers stable James Bowman Forth 32 16 kintex-7-3 James DFF ev. 2612 6 1 328 ## 14.7 1.00 1.0 1.0 34.4 X verilog 3 1 Y Forth N 64K 64K 20 2 2006 2017 Ucode inst, dual port block RAM DFF used for 18 2 deep data & return stack 1.0 1.	J1	www.excamera										6																			
12 13 14 15 15 15 15 15 15 15	J1a	www.excamera					_																			\vdash					DFF used for 18 deep data & return stacks
19.16 www.exements stable lames Bowman forth 32 6 kintex-7-2 ames DFF op 1588 6 355 #m 14.7 0.0 1.0 2.24 X vering 3 1.0 vering 3 vering 3 1.0 vering 3 1.0 vering 3 verin	J1a32	www.excamera					16					6							rilog 3							\vdash					
Part	J1b 16	www.excamera					16					6														\vdash					
Description Inter-Process Desc		https://github.c									1208	_					,.+i ^								Y 20						
Em1_9 https://opencord stable James Brakefield accum 1 9 kintex-7-2 James 1 stage 75 6 1 171 ## 145 0.04 1.0 227 1.0 2 kintex-7-2 3 kmss 1 stage 3 4 5 0.04 1.0 227 1.0 2 kintex-7-2 3 kmss 1 stage 3 4 5 0.04 1.0 227 1.0 2 kintex-7-2 3 kmss 3	xpu	http://excamer									preprod						1				11/55	H	3-1.0	- /11							
em1 9m1 https://opencord stable James Brakefield accum 1 9 kintex-7 James I stage 63 6 1 1368 ## 14.5 0.04 1.0 22.72 It.X bydl 3 lem1.9ml Y sam N Y 64 2K N 8 64 1 2003 2009 logic emulation machine in the machine members of the machine machine in the machine machine machine in the machine machine machine machine in the machine machine machine machine machine machine in the machine ma	lem1_9	https://openco					9						1 171	## 14	.5 0.04	1.0 91	.2 IX	vh			Υ	N	Y 32	2K	N 24					time, absolute adrs	
mare Brakefield accum d. 9 lames Brakefield accum d. 9 lam	lem1_9min	https://openco					_					6														64	1 2	003 200	logic emulat	on machine	
Emt 9 https://opencor beta James Brakefield accum 4 9 kintex-7-3 ames stage 144 6 1 195 ## 145 0.16 1.0		https://openco										۰	1 1/0						ıdl 2	lem1_9pt	Υ										
mm4_9tr mm5_st/peencot mm6_strakefield							18					6													- , ,	\vdash					t op-codes coded, untested
mm4 9pr https://opencor beta James Brakefield accum 4 9 kintex-7-2 ames 1 sag 151 5 5 4 1 151 ## 14.5 0.24 1.0 5		https://openco					9	kintex-7-3	James 1	stage		6														\vdash					ode
https://opencor alpha lames Brakefield RISC 24 24 24 22 24 24 24 2		https://openco						kintov-7 3	James 1	stage		_														\vdash					
ois https://opencor alpha James Brakefield RISC 24 24 kintex-7-2 James Brakefield RISC RI	rois	https://openco										۰	1 101													64				angire and annually appears in	
obs https://opencorf alpha James Brakefield RISC 24 24 kintevs-7: James Brakefield stack/acc 12 12 kintevs-7: James Brakefield stack/acc 22 12 12 kintevs-7: James Brakefield stack/acc 24 12 mes April 12 mes April 12 mes Brakefield stack/acc 12 12 kintevs-7: James Brakefield stack/acc 12 12 kint	rois	https://openco										-					3.8 X	vh	idl 2	rois24_24	lmin					64					
ols https://opencor alpha James Brakefield RISC 24 24 24 24 24 24 24 2	rois	https://openco	_									6														64					
he12X_12uP alpha James Brakefield stack/acc 12 12 kintex-7-2 James Brakefi 972 6 1 1 123 ## 14.7 0.50 1.0 63.3 X vhdl 2 the12x_12 Y N 4K 4K N 54 64 1 2015 combo stack/accumulater design load/store arch, not optimized	rois	https://openco				24		zu-2e	James h	nuge li	9000	6	150	## v19	.2 0.83	3 1.0 13	3.9 X	vh	ıdl 2	rois24_24	lup		16M	16M	Y 55		1 2	16 201			
	the12X_12uP					cc 12	12	kintex-7-3	James B	rakef		6	1 1 123	## 14	.7 0.50	1.0 63	3.3 X	vh	ıdl 2	the12x_1	Y)15			
	hamblen_scom	http://hamblen	. stable	James O. Hamblen	accun						80	4	1 204	## q18	.0 0.67	7 2.0 852	2.7	ve	rilog 1	scomp		N	N 256	256	N 4			200	http://hamblen.ec from Hamble	en 2008 "Rapid prototyp	itiny edu, high IO count

_uP_all_soft folder	opencores or prmary link	status	author	style /	data	FPGA	repor	com	LUTs ALUT	Dff E	blk F ram max	g tool MIPS		ven dor	o src #s	rc es top file	tool chai	fitg 5	max m	ax by	rte t ac	dr # pip	start year r		web note worthy	comments
hamblen scorr	httn://hambler	n stable	James O. Hamblen	accum	16	16 cyclone	-1 James	altera	196	4	1 166	## q18.0 0.6	7 2.0 283.5		verilog	DE2_TOP		N N	256 2	56 N	N 4	Inn	2	008 http://ham	blen.ed from Hamblen 2008 "Rapid prototy	pii tiny edu, high IO count
scamp-cpu	http://laithub.		James Stanley	accum			-1 Jailles	saitera	190	- 17	1 100	## Q10.0 0.0	7 2.0 203.3	+ +	verilog 7	6 fpga-cpuir	Vacm	N	64K 6		4	+		021 https://hai	kaday. TTL & Verilog home built, has OS	pictures of TTL version
oldland-cpu	https://gitilub.i		Jamie Iles	RISC	22 1	32 arria-2	lamos	s syntax	orrore			## a18.0 1.0	0 1.0		verilog 7				4G 4			16 5	2015 2		ub.com has caches & MMU	runs on Cyclone V
oldland-cpu	http://jamielle:		Jamie iles Jamie iles		32 3	32 arria-2				A	 	## q18.0 1.00			Y verilog 3				4G 4		· H		2015 2		ub.com has caches & MMU	runs on Cyclone V
s80186	https://github.i		Jamie Iles	x86		8 cyclone				A			7 2.0 11.5		Y system v 5		Y		1M 1				2017 2			implementing the full 80186 ISA
riscv GRVI-pha			Jan Gray	risc-v	22 1	32 virtex-u			320	6			0 1.0 #####	X				N	4G 4				2017 2		w.yout hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P
vr16	http://ipga.org		Jan Gray	RISC	16 3				273	6		## 14.7 0.6			verilog 4	vr16			64K 6		1 43		1999 2		handcrafted instruction set	tool FPGA P&R, speed mode better
XI 10	https://github.i			RISC		16 kintex-7			346	- 0				x		XI16	Y	N	64K 6							tool FPGA P&R, speed mode better
xr16	nttps://gitnub.i		Jan Gray			16 zu-2e		needs		6		## v20.1 0.6					Y					16	1999 2		handcrafted instruction set	
xsoc	http://www.fpj		Jan Gray	RISC	16 3		7-3 James	s very si	371	ь	-	## 14.7 0.6	7 1.0	Х			Y yes	N N	64K 6	4K 1	Y 16 4	16	2000 2		very compact, bare core	similar to xr16
symphony	http://www.ec	ealpha	Jason Yu	vect	32 3	32	_								verilog 4	7 vpu_top							2007 2		vector addon to NIOS	
1410	nttps://gitnub.i	com/cube:	Jay Jaeger	1401	b t	ьх	_	-							vhdl 70		Y	N	16K 1		Y		2019 2	J21 https://wv	w.com superset of IBM1401, gate level vho	
vrisc	https://github.o		Jay Valentine	RISC	32 3		_									1 processor	Υ		/ 4G 4	IG Y	Y 37 6	5 32	2	017	little-endian Harvard architecture R	
	http://nyuzi.or			lisp	32 3		7-3 James	missing	g init file	- 6		## 14.7 1.0	0 1.0		verilog 1	0 ulisp	Υ	N		_						program.hex missing
mitecpu	https://github.i		Jeff Bush	accum						_									256	١			2017 2	017		hiselGPU, LispMicrocontroller, PASC & NyuziP
pasc	https://github.i		Jeff Bush	RISC	16 1										verilog			N	64K 6			2 8	2017 2		ub.con 16 RISC cores	
risc-processor	https://github.i		Jeff Bush	RISC	32 3	32 kintex-7	7-3 James			6		## 14.7 1.0	1.0 111.6	Х		2 fpga_top	Y yes	N	4G 4	IG Y	Y 21	32	2008 2		ub.com two designs with same name	MIT course work
core_aka_sh2	http://www.j-c		Jeff Dionne. Rob Landi		32 1			need to	run mak	e per RE	ADME file				vhdl 13								2014 2			/= Americans in Japan
21	http://www.ult	tr asic	Jeff Fox	forth	21										proprietary								1997 2			e chip & simulator, AKA MuP21 or F21
recon	https://github.o	com/jefflie	jeff lieu	Nios II											verilog		Y yes	opt		IG Y	Y	32		019 https://hai	kaday. NIOS helper files	software helper files also
nack	https://github.i	com/jopdo	Jegor van Opdorp	accum	16 3	16									system veri		Υ		/ 32K 3			2	2	021	SystemVerilog version of the course	materials on hardware design
cpu6502_true_	https://openco	stable	Jens Gutschmidt	6502	8		7-3 James			6	159	## 14.7 0.3		X		7 r6502_tc							2008 2		cycle accurate	
cpu65c02_true	https://openco		Jens Gutschmidt	6502		o operten				6		## 14.7 0.3			vhdl 8				64K 6		Υ		2008 2		cycle accurate	
mips-cpu	https://github.	cc alpha	Jeremiah Mahler	MIPS	32	32 kintex-7	7-3 James	added	596	6	1 244	## 14.7 1.00	1.0 409.2				Y yes		4G 4			32 5	2017 2		Very early stage project, only imple	
microforth	https://github.	com/Forth	Jess Totorica	forth	18	18		┸		T				\Box	Y verilog 3	4 top	Υ	N Y	64K 6				2019 2	020 http://min	works. Arduino-like board/platform based	up AKA F18, educational, loop stack
oopcorn	http://www.fp	gastable	Jeung Joon Lee	accum	8 8	8x kintex-7	7-3 James	s Brakef	267	6	347	## 14.7 0.3	3 1.0 428.4	Х	verilog 4	1 pc			64K 6				1998 2	000	small 8 bit uP	
myblaze	https://openco		Jian Luo	uBlaze	32 3	32 kintex-7	7-3 James	s Brakefi	eld	6		## 14.7 1.00	1.0		myhdl 1		Y yes	N	4G 4	IG Y	Υ	32	2010 2	010	clone, python code generators	
nyblaze	https://openco	mature	Jian Luo	uBlaze	32 3	32 kintex-7	7-3 James	s Brakefi	eld	6		## 14.7 1.00	0 1.0	Πİ	myhdl		Y yes		4G 4			32	2010 2	010	clone, python code generators	
nips32	https://openco		Jin Jifang	MIPS	32	32 kintex-7				6	8 192	## v17.4 1.0	1.0 52.0	Х	verilog 1	7 pipelinem			4G 4	IG V	v I		2017		vivado project	"classic MIPS"
eon2	https://github.i	cc stable	Jiri Gaisler	SPARC	32	32 kintex-7	7-3 James	s Brakef	5992	6	1 12 133	## 14.7 1.0	0 1.0 22.3			2 leon	Y yes	Υ	4G 4				1999 2	003 https://en.	wikiped large config file, rad-hard asic version	
eon2	https://github.		Jiri Gaisler	SPARC	32	32 cyclone			7554	4	42 50			1	vhdl 9	0 leon	Y yes	Υ					1999 2			
eon3	http://www.ga		Jiri Gaisler, Jan Anders	SPARC		32 kintex-7			2920	6			0 1.0 62.7				Y yes		4G 4				2003 2			s, (xls with utilization for all targets
eon3	http://www.ga	is stable	Jiri Gaisler, Jan Anders	risc-v	32 3		38	- T	-520	6			0 1.0 02.7		Y vhdl 10		Y yes	Υ	4G 4				2003 2			-V for microchip & xilinx RAD hard parts
rise	https://onenco		Jlechner etal	RISC	16 :		7-3 James	missing	black box	_	1	14.7 0.6					Y asm		64K 6		+		2006 2		ity.org, ARM style register usage	The second of white trade train parts
scarts	https://openco		Jlechner, Martin Walte	RISC	16				g signal de				7 1.0			8 scarts	yes		64K 6		122		2011 2		Scarts Processor	GCC compiler
dlx superscala	https://www.rs		Joachim Horch	DLX	22 1	32 kintex-7				6		## 14.7 1.0				1 dlx	Y yes	N	4G 4		122		1997 1			
ndn8	https://onenco		Joe Manoilovick, Rob	I PDP8		12 kintex-7				6			2.0 37.5				r yes	NI N					2012 2		Course project, Two inst/clock, doc PDP-8 Processor Core and System	Boots OS/8, runs apps, several variants
Jupo	https://openco			RISC	32 3				1396	6							r yes	N P	32K 3: 128K 12	201						
am	nttps://gitnub.i	cc stable	Johan Thelin etal				7-3 James			- 6			1.0 113.7		vhdl 1	7 cpu_sys	Y						2002 2		serial multiply & divide	took out clock divider
am	nttps://gitnub.i	cc stable	Johan Thelin etal	RISC	_	32 kintex-7			1369	ь			1.0 104.2			7 cpu	Y		128K 12			32 5	2002 2		serial multiply & divide	
risc16f84	https://openco		John Clayton	PIC16		14 kintex-7			375	ь	392	## 14.7 0.3			verilog :		Y yes	N Y	256 4	ik Y	Y		2002 2	018	derived from CQPIC by Sumio Mori	
jca			John Cronin	RISC		32 kintex-7			3287			## 14.7 0.3	3 2.0 25.0		Y verilog 1					_		16			has VGA controller, plays Pong	altera memories
micro16b	http://member		John Kent	accum	16 1	16 kintex-7			205	6		## 14.7 0.3		Х	vhdl :	u16bcpu			64K 4		Y 8	+	2002 2		bers.o very limited inst set	MIPS/clk adj'd, 2 clks/inst
micro8a	http://member	rs beta	John Kent	accum	8 :	16 kintex-7	7 James	s Brakef	531	6	204		3 3.0 42.3	Х	vhdl 1	1 Micro8			1 2K 2		Y		2002 2	002 <u>http://mer</u>	bers.o derived from Tim Boscke's mcpu	also micro8 and micro8b variants
system01	http://member		John Kent, David Burn	6801		8 kintex-7				- 6		14.7 0.3			vhdl		Y yes	N N	64K 6	4K \	Y	-	2003 2			
system05	https://openco		John Kent, David Burn		8		7-3 James		834	6			3 4.0 20.2		Y vhdl 1	0 System05	Y yes	N N	1 64K 6	4K \	Y		2003 2		hbers.optushome.com.au/jekent/	
system09	https://openco	or stable	John Kent, David Burn	6809		8 kintex-7			1631	6					Y vhdl 4	0 cpu09I	Y yes	N N	1 64K 6	4K \	Y		2003 2	021 http://mer	hbers.o from John Kent web page	opencores download URL incorrect, use col
system11	https://openco		John Kent, David Burn	68HC11	8	8 kintex-7				6		## 14.7 0.3				7 cpu11	Y yes	N N	64K 6	4K \	Y		2003 2	009 http://mer	bers.o known bugs & untested instruction	i
system68	https://openco		John Kent, David Burn	6801	8		-3 James	s Brakef	2235	4	4 46	## 14.7 0.3	3 4.0 1.7		Y vhdl 2	1 cpu68	Y yes	N N	64K 6				2003 2	009 http://mer	nbers.optushome.com.au/jekent/	
cray2_reboot	https://openco	or beta	John Kula	CRAY2	64	16									non-EDIF ga	ate & module	Y yes	YN	1 256M 25	6M N	N 128	528	2016 2		3 docs gate level code	32-bit address registers
babyrisc	http://www.sa	n stable	John Rible	RISC	8 :	16 kintex-7	7-3 James	s Brakef	468	6	141	## 14.7 0.3	3 2.0 49.7		verilog 2	L qs5_mix	Y	N	64K 6	4K \	Y 15	8	1997 1	999 http://ww	.sandp part of a three class course	memory rd/wt & ALU per clock
babyrisc	http://www.sa	n stable	John Rible	RISC	8 :	16 zu-3e	James	vivado	249	6		## v21.1 0.3	3 2.0 189.3	Х	verilog 1	L qs5_mix	Υ	N	64K 6			8	1997 1	999 http://ww	sande part of a three class course	memory rd/wt & ALU per clock
qs5-rible	http://www.sa	n stable	John Rible	RISC	8 :	16 kintex-7	7-3 James	s Brakef	468	6	135	## 14.7 0.3	3 1.0 95.3	Х	verilog 2	L qs5_mix		N	256 3	2K \	Y		1998 1	999	used in his class, also uses eP32	
nocpu	https://github.e	cc beta	John Tzonevrakis	RISC	8	8 kintex-7	7-3 James	s Brakef	175	6	243	## 14.7 0.3		Х		5 cpu	N no	N	256 2	56	Y	4			minimal & complete	8 ALU inst, 3 port reg file
jpu16	https://github.e	cc stable	Joksan Alvarado	RISC	16 2	26 kintex-7	7-3 James	missing	RAM file:	s 6		14.7 0.6			vhdl 9	JPU16	Y asm	N	64K 6	4K		16	2012		32 deep call stack, 8 addressing mo	des
mips-lite	https://github.e	cc untested	Jon Craton	MIPS	32 3	32 kintex-7	7-3 James	sinsuffic	ient mem	orv 6		## 14.7 1.0	0 1.0			5 cpu	asm	N				32	2009 2	009		
octagon	https://openco	or beta	Jon Pry	MIPS	32 3		7-3 James			6	4 9 333	## 14.7 1.0		Х		6 octagon	asm		4G 4	IG Y	Y	32	2015 2	015 https://gitl	ub.com 8 thread barrel processor, largely N	IIPS compatible
arm4u	https://openco	res.org/pr	Ionathan Masur	arm	32 :	32 zu-3e		s altera p	orimitives	6		## v21.1 1.0	1.0	Α	vhdl 1	2 cpu	Y ves	Υ	4G 4		y 80	16	2014 2	014	ARMy3 ISA, clones early ARM proce	ssors in functionality
tinycpu	https://openco	r alnha	Jordan Earls	RISC	8		James		136	Ā	384	## q13.1 0.1	7 2.0 235.5			2 tinycpu	asm	N N	1 1K 1	_	12	4	2012 2	012 directory	ontains subset of 6502	MIPS/inst reduced due to few inst
riscy rudoly	https://github.	com/bohh	Jörg Mische	risc-v	32 3		7-3 Jörg N		545	6			1.0 367.0						4G 4			32 0			RISC-V processor for real-time syste	
fx68k	http://fx68k.fx	at untester	Jorge Cwik	68000			200810		5-5	٠Ľ	200	1.0	2.0 307.0	12.11.7	system v			N	4G 4		v	16	2018 2			m.com/viewtopic.php?f=28&t=34730#p3581
sub86	https://onerco		Jose Rissetto	x86	16		7-3 James	Rrabaf	1916	-	172	## 14.7 0.6	7 3.0 20.1	v		L sub86	Y yes		1 64K 6		v	7	2018 2		very small x86 subset core	no segment registers, limited op-codes
v586	https://operico		Jose Rissetto		22	8 kintex-7				6	12 16 102			Ŷ	verilog 2		V voc	N P	1M 1	M N	. 	+++	2012 2		ub.com MMU & caches, branch cache	warm youtube com/shannel/LICAIb
v586	https://openco		Jose Rissetto	x86		8 zu-3e					12 16 102				verilog 2	2 core	V yes	N	1M 1			+	2014 2			www.youtube.com/channel/UCNbm8Bah5
00	https://operico		Jose Ruiz	MIPS	32 :		7-3 James			10		## 14.7 1.0		IX		2 mips_soc	Y yes	N	4G 4			22	2014 2		ub.com new version: moving to MIPS32r1	new version not ready, keeping old numbe
ight52	https://openco		Jose Ruiz	8051		8 kintex-7				6		## 14.7 1.0				light52_m	V yes	N -				32			targeted to balanced	~ 6 clocks/inst
ight8080	https://openco		Jose Ruiz, Moti Litochi	8051	8		7-3 James 7-3 James		1022	10	1 1 154			IX	verilog 5	ignt5Z_m	r yes	N N	1 64K 6	4K)	' 	+	2012 2		ub.com targeted to balanced ub.com targeted to area, includes UART, inf	
Ignitation	nttps://openco		Jose Kuiz, Moti Litochi Josh Friend	8080	8		r== James	з вгакет	202	1 6	1 24/	14.7 0.3	9.0 58.9	X			ryes	IN IN	512 5		V 40	+	2007 2		for class project area, includes UART, int	
ouit-verilog_mc	U haanna //plaha *	stable		accum	33 1	8 zu-2e	James	uming	392	ь	1 500	## VZU.1 U.3:	2.0 210.5	X		ı cpu	+	+	512 5	14	1 10	++			noi class project, small data stack	PB clock, students to add features
flexgripplus	nttps://gitnub.i		Josie Condia	gpgpu	32 3				4754		40				vhdl		\sqcup		644			+ -		020 https://op	ncores GPGPU based on G80 architecture	
c16	nttps://openco	or stable	Jsauermann	С	16	8 spartan	-3 James	s Brakef	1751	4		## 14.7 0.3		X		2 Board_cp	miryes	N	64K 6		Y	5	2003 2		8080 derivative, optional UART, 8-b	
acc	https://github.	cc stable	Juan Gonzalez-Gomez	accum	15	15 kintex-7	7-3 James		88	6	1 227	## 14.7 0.6	7 2.0 865.2	IX	verilog :	L acc2	Y yes	N		1K	$\bot \bot$	\bot	2016 2	016 https://git	ub.com 26 chptr course using Apollo Comm	,
эсс	https://github.	cc stable	Juan Gonzalez-Gomez	accum	15	15 zu-3e	James	s DFF ex	88	6	1	## v21.1 0.6	7 2.0	IX	verilog :	L acc2	Y yes	N		1K		\perp	2016 2	016 https://gitl	ub.con 26 chptr course using Apollo Comm	ar ??why LUT count different from agcnorm
280-fpga	https://github.	com/Obiju	Juan Gonzalez-Gomez	Z80	8			\perp			+			L		5	Y yes		64K 6		Y	\bot	2		Based on iceZ0mb1e by abnoname	
ntmega8_pong	https://fr.wikiv	e stable	Juergen Sauermann	AVR	8 :	16 spartan			2767			## 14.7 0.3	3 1.0 6.3		Y vhdl 3	7 avr_fpga_	Y yes	N	64K 6		Y 17	4	2017 2		several projects using avr core	uses Sauermann core
tmega8_pong	https://fr.wikiv	e stable	Juergen Sauermann	AVR	8		-3 James		2898	4		## 14.7 0.3			Y vhdl 3	7 pacman_f	Y yes	N	64K 6			4	2017 2	017	several projects using avr core	uses Sauermann atmega16 core
vr_fpga	https://openco	or stable	Juergen Sauermann	AVR	8	16 kintex-7	7-3 James	s Brakef	1606	6	1 6 120	## 14.7 0.3		Х	vhdl 2	0 cpu_core	Y yes		64K 12	28K 1	Y 72	32	2009 2	010	extended lecture on FPGA uP design	1
vr_fpga	https://openco	stable	Juergen Sauermann	AVR	8 :	16 kintex-7	7-3 James	s Brakef	1877	6		## 14.7 0.3				0 avr_fpga			64K 12			32	2009 2		ikivers extended lecture on FPGA uP design	missing module in atmega8_pong_vga
vr_fpga	https://openco	or stable	Juergen Sauermann	AVR	8 :	16 zu-3e	James	s vivado	1606	6	1 6	## v21.1 0.3	3 1.0	Χ	vhdl 2	0 cpu_core	Y yes	N	64K 12	28K Y	Y 72	32	2009 2	010	extended lecture on FPGA uP design	1
nvr_fpga	https://openco	or stable	Juergen Sauermann	AVR	8	16 zu-3e	James	s vivado	1877	6	1 6	## v21.1 0.3	3 1.0	Х	Y vhdl 2	0 avr_fpga	Y yes	N	64K 12	28K Y	Y 72	32	2009 2	010 https://fr.v	ikivers extended lecture on FPGA uP design	missing module in atmega8 pong vga
iosprocessor	https://githuh	com/Julien	Julien Malka	Nios II	32	32								\Box	vhdl 2	5 cpu	Y yes	N	4G 4	IG N	Y	32	2019 2	019	Project for Computer Architecture	ouses much Altera source code
nor1kx	https://github.	cc stable	Julius Baxter	OpenRISC	32	32 kintex-7	7-3 James	s Brakef	2718	6	3 3 217	## 14.7 1.0	1.0 80.0	Х	verilog 4	8 mor1kx	Y Ves	N	4G 4	IG V	y I	32	2012 2		w.vout lots of configuration parameters	considered best openrisc design
r1k	https://onenco		Julius Baxter, Stefan K			32 kintex-7				_	3 3 189	1111 14.7 1.01	2.0 00.0	IX	verilog 3	9 mor1kv	Y ves	N A	1 4G 4	IG V	y I		2001 2			cappuccino ALU
исри	https://onenco	or alpha	Jurgen Defurne	RISC	16		-6 James		356	6		## 14.7 1.0		×	Y vhdl 2	5 system_4l	, , , , ,		4K 4	ıĸ	+	+	2015 2		Experimental Unstable CPU	
	httns://ambad	d ctable	Justin Palawski	DISC	0	16 zu-3e	James	country	arrors	6	4 10/	## 4211 02	2 2 0	_^	verilog 3	- 5,546111_41	H	-+	1 -11 4		16	+	2013 2	110	16 inst scranned web name 00 line	of verilog no call/rtn hare core aveallant or
asic-cn//	http://www.bi	tli stable	V Loo	stack	16		7-2 James	schore	atic		+	## 14.7 1.0	1.0	+	schematics	_	Y asm	N	2	2K	10	+	1999 2	007 https://acc	uns god little documentation CDID implem	no. * 1 schematics also moroza
asic-cpu	nccp.//www.bit				16		7-3 James			onts s	++-			IV.					4K 4		++	+			ups.god little documentation, CPLD implem	
	haan Honor		K. Nakano	stack	10		7-3 James		e assignm 110	ents 6			3.0 3 2.0 325.5	X	verilog 1	1 DE2_TINY L kcspm6						+	2007 2			uses Flex, Bison & Perl to create gcc co
mproz tiny_cpu	http://www.cs.									6																
tiny_cpu picoblaze	http://www.cs. https://www.xi	ili stable	Ken Chapman	picoBlaze	e 8 :		7-3 James						2.0 323.3			kc3piiio	1 45111	N	256 2		Y		2003	https://en.		this is the original picoBlaze author
ciny_cpu bicoblaze bicoblaze	http://www.cs. https://www.xi https://www.xi	stable stable	Ken Chapman	picoBlaze	8 3	18 spartan	-3 James	s Brakef	178	4	1 182	## 14.7 0.3	3 2.0 168.9	Х	vhdl :	L kcspm3	Y asm	N	256 2	2K Y	Y		2003	https://en.	wikiped 2 clocks/inst, no prog ROM	this is the original picoBlaze author
tiny_cpu picoblaze		stable ili stable stable	Ken Chapman Ken Chapman		e 8 1	18 spartan 18 kintex-7	-3 James	s Brakef			1 182		3 2.0 168.9	X	vhdl :	kcspm3 kc705_kc	Y asm Y asm	N N	256 2 256 2	2K Y	Y		2003 2003 2003 2015 2	https://en.	wikiped 2 clocks/inst, no prog ROM	this is the original picoBlaze author this is the original picoBlaze author

_uP_all_soft folder	opencores or prmary link	status	author	style /	gata sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	all ran	F n max	tool ver	MIPS clk	s/ KIPS st /LUT	ven dor	src code	#src files top file	tool fltg	Hav'd da	x max byte	# inst	adr # nod reg	pip e start last e year revis	secondary web link	note worthy	comments
tinyfpga	https://github.co	stable	Ken Jordan	accum	8 8	kintex-7-	3 James Brake	f 18	5 6		1 175	## 14.7	0.33 3	.6 86.9	Х	vhdl	12 system	N	N 16	5 16 Y	10	i	2017 2017		educational 8-bitter with 4-bit address	s why use block RAM?
or1k-cf	https://opencor	alpha		OpenRISC		2										confluen	ce						2004 2009			
flexgrip	http://www.ecs.		Kevin Andryc	GPU		atrix-7	James Brake	f 7264		### 119			1.00 0		X	vhdl	46 gpgpu_m	505_top_leve	4		\perp	_	2013 2016	http://www.ecs.ur	eight GPU processors	requested & received source files
gup kan rice	https://opencor		Kevin Phillipson	68HC11 RISC		arria-2	James Brake	ef 92	5 A	1 :	1 127	## q13.1	0.33 4	.0 11.3	1		25 gator_up	Y yes N	N 64		-		2008 2011	https://www.mil.u	top level is schematic	
kgp-risc open8 urisc	https://github.co		Kiran & Aluru Kirk Hays, Jshamlet	RISC	32 32	kintex-7-	² James Brake	ef 69	1 6	1	262	## 14.7	0.22 1	.0 125.6	×	verilog vhdl	9 Open8	Y yes N		6 4G	+ +		2018 2020		only two register fields + shift amoun accum & 8 regs, clone of Vautomatio	
k1	http://mcforth.n		Klaus Kohl-Schoepe	forth	16 16	i kinica 7	- Junies Brake	05	1		203	10 24.7	0.55	.0 123.0	1	verilog	11 K1	Y forth N	64	K 64K	24	Ť	2020		based on J1, Quartus project file	Transc processor, mase
microcore	http://www.pldv		Klaus Schleisiek	forth	12 8	kintex-7-	3 James Brake				1 294			.0 147.4		vhdl	30 ucore110		Y 51				1999 2004	www.microcore.o	indexing into return stack, auto inc/d	only one block RAM? simplest core
microcore	http://www.pldv		Klaus Schleisiek	forth		kintex-7-	3 James Brake	ef 110					0.67 2				17 ucore120		Y 48				1999 2004		indexing into return stack, auto inc/d	e no block RAM?, uses tri-state signals
microcore	https://github.co		Klaus Schleisiek	forth		1		1	6		168		0.67 2		Х		17 ucore	Y asm N Y yes N			\perp	_	2021			1
oks8 core arm	https://opencor		Kongzilee Konrad Eisele		32 32 32 16	kintex-7-	James bad o			H .	2 250		0.67 1 1.00 1		XY	verilog	8 oks8 151 arm_pro			K 64K Y	-	16	2006 2009	http://cfw.sourcef	clone of KS86C4204/C4208/P4208, S	
moncky	https://gitlah.co		Kris Demuvnck		16 16	artix-7	Kris Demuvr		_	3	3 10		0.67 1			verilog		Y yes N Y yes N			32	16	2020 2021	https://hackaday.	intended as educational, all original	missing files found in sourceforge dir, very litt
moncky	https://gitlab.co		Kris Demuynck		16 16	zu-3e	James no m	e 76		J.		## v21.1		.0 218.1			36 Moncky3	Y yes N		K 64K N	32	16	2020 2021	https://hackaday.o	bare CPU	10. Vary 1 3/2, 31 1, 35
moncky	https://gitlab.co		Kris Demuynck	RISC	16 16	zu-3e	James clock			3:			0.67 1			verilog	36 top	Y yes N	64			16	2020 2021	https://hackaday.o	from 16x65K to 64KB RAM	two phase clock, ALU & mem have own phase
riscv_potato	https://github.co		Kristian Skordal	risc-v		kintex-7-	3 James Brake	ef 246	7 6		116	## 14.7	1.00 1	.0 47.1	. Х В	vhdl	24 pp_core	Y yes N	N 40	G 4G Y	30	32	2014 2020		risc-V interger only, no mult	"rocket-core" version at risc.org
riscv_myth	https://github.co		Kubiran Karakaran	risc-v		-			\perp		\perp								Н.		\perp			https://tl-x.org		<u> </u>
riscv_minerva nybbleForth	https://github.co		lambdaconcept Lars Brinkhoff	risc-v forth		Islanton 7	3 James missi		. 6				0.67 1	0		nmigen	1 cpu	Y yes N	46			32	6 2020 2017 2017		microarchitecture of Minerva is large empty design, no init file	ly inspired by the LatticeMico32 processor
riscy lattice	https://github.co		Lars Brinkhoff Lattice Semi	risc-v			3 Lattice Semi			.	4 60		1.00 1		LY	verilog	1 cpu	Y yes N	46		11	32			RV32I ISA, 5 stage pipeline, configure	tiny d & generated using Lattice Propel
latticemico8	http://www.latti		Lattice Semiconductor	RISC		LFE2	Lattice Semi				1 104		0.33 2		ILX	vhdl	10 isp8_core					32	2005 2010	https://en.wikiped	16 deep call stack, four configuration	
ibm360-30	https://github.co	m/ibm20	Lawrence Wilkinson	360	8 16	zu-3e	James error	'S	6			## v21.1	1.00 20	.0	X		72 ibm2030	Y yes	241	M 24M Y	160	16	2012 2021	https://www.ljw.n	gate level clone, emulation only?	original 4Kx55 microcode, 8K RAM
mips_fault_tole	https://opencor		Lazaridis Dimitris	MIPS	32 32		3 James Brake			4 (## 14.7		.0 22.5			40 main		40			32	5 2013 2013		arithmetic includes fault detection	no external memory port?
mipsr2000	https://opencor		Lazaridis Dimitris	MIPS	32 32		James Brake			4 (## 14.7	1.00 1 0.67 3	.0 36.2			35 Dm	Y yes N	N 64		103	32	5 2012 2016	https://www.di	supports almost all instructions of mi	
t180-cpu dragonfly	http://www.lco.		Leonard Brandwein LEOX team	accum	16 8	kintex-7-	3 James bypa: 3 James Brake						0.67 3				23 cpu 6 dgf_core		N 64		182	+	2016 2016	ncps://www.vttot	8-bitter with pc, sp, a, b, c & d regs unusual, uses FIFOs	based on Viktor Toth's 4 bit microcontroller
mips789	https://onencor	stable		MIPS	32 32	kintex-7-				H .			1.00 1				10 mips_core			6 4G Y	+	32	5 2007 2014		supports most MIPSI instructions	1
lwrisc	https://opencor	stable		accum	8 12		James Brake				1 230	## q13.1	0.17 1	.0 443.6	1	verilog	9 risc_core				16	12	2008 2009			absolute addressing only, lowered MIPS/clk
arm9-soft-cpu	https://github.co		Li Xinbing		32 32	zu-3e	James vivad		4 1257 6		167	## v21.1	1.00 1	.0 42.6		verilog	4 arm9_co	Y yes Y	40	6 4G Y			2020		ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz
arm9-soft-cpu	https://github.co		Li Xinbing	ARM9	32 32	zu-3e	James vivad		8 778 6				1.00 1			verilog	4 risclite_m	Y yes Y		4G Y	\Box		2020		ARMv4-compatible CPU core	no interrupts or reg banks
arm9-soft-cpu r8051	https://github.co	m/risclite stable	Li Xinbing	ARM9 8051	32 32	zu-3e	James vivad		7 736 6	1	357	## v21.1	1.00 1 0.33 4	.0 197.6	X	verilog	4 risclite_m 2 r8051	Y yes Y Y yes N		G 4G Y K 64K Y	++	+	2020		ARMv4-compatible CPU core	no mult, interrupts or reg banks
riscy ry3n	https://github.co		Li Xinbing	risc-v	32 32	Killlex-7-	a James Brake	103	1 0	1	139	14.7	0.55 4	.0 11.1	^	verilog		Y yes N	40	3 4G V		32	2013 2019		RV32IMC processor core, which has a	new nineline with "3+N" stages
superscaler-rise	https://github.co			risc-v		<u>. </u>		1									15 ssrv_top			3 4G Y		32	2019 2020		Super-scalar out-of-order RV32IMC	
sp-i586	https://github.co	stable	Lini Mestar	x86	32 8	kintex-7-	3 James Brake	f 3214		4 2		## 14.7			. X	verilog	37 top_sys	Y yes Y	40				2016 2016	http://lmeshoo.ne	gate level dsgn, vivado project also	http://img.youtube.com/vi/2W1guyhCJuE/0.
reonv	https://github.co			risc-v		kintex-7-	3 James many	files	6			## 14.7	1.00 1	.0		vhdl				G 4G Y		32	2017 2018	https://strijar.livej	uses Leon infrastructure with risc-v IS	
riscv_harzad5	https://github.co		Luke Wren	risc-v	32 32	2			\perp		+						18 hazard5_	Y yes N			\perp	32	5 2019 2021	https://github.com	RISC-V processor designed for the RIS	
riscv_riscboy openscale	https://github.co	m/Wrent stable	Luke Wren Lyonel Barthe	risc-v uBlaze	32 32		3 Lyonel Barth	ne 156	3 4		91	142.4	1.00 1	.0 58.2	XY	verilog	54 riscboy_f 26 sb core			G 4G Y	45	32	2018 2021 5 2010 2012		portable games console desgn, PCB d NoC secrethlaze	lsgn, see riscv_hazard3&5 data is for single secretblaze
secretblaze	http://www.lirm	0100.0	Lyonel Barthe	uBlaze			Lyonel Barth				91		1.00 1				26 sb_core	yes yes	40			32		www.limm.ri/AD		data is for sirigle secretolaze
niloofar1	http://ce.sharif.c		Mahdi Amiri		16 16		3 James ran o					## 14.7				verilog	3 nf1	Υ	 		1 22	1		,	derived from risc-16	ASIC, uses Leonardo for synthesis
inst_list_proce:	https://opencor		Mahesh Palve	accum		kintex-7-	3 James using	x 78					0.33 1			verilog	34 top	Y N	12	8 1K	32		2014		pipelined, state machine	UART, SPI & timer included
8bit_piped_prc	https://opencor		Mahesh Sukhdeo Palve	RISC	8 16		3 James swap						0.33 1			verilog		Υ	Ш		20	16	2013 2017	https://github.com	uses Perl as assembler	use Perl to generate ROM file
8bit_piped_prc xthundercore	http://forum.ga		Mahesh Sukhdeo Palve majordomo	RISC	8 16	zu-3e	James vivad		0 1822 6			## v21.1	1.00 1	.0 110.0	X	verilog vhdl	28 top 49 xtc	om ves N	Y 40	1G	20	16 16	2013 2017 5 2014	http://www.ythun	uses Perl as assembler Gadget Factory Forum thread	use Perl to generate ROM file in debug, no comments, mostly in simulation
risc core i	https://opencor		Manuel Imhof	RISC			3 James Brake		-				0.67 3				13 CPU	7.00	11			8	4 2001 2009	ntcp.//www.xcnun	Havard arch, thesis project	derived clocks: estimated derating
mimafpga	https://github.co		Manuel Killinger	accum		ı									Y		32 mimappr	Y N			19		2019		Minimal Machine processor taught a	t has testbench
darkriscv	https://github.co		Marcelo Samsoniuk		32 32		3 James Brake						1.00 1		X	verilog	2 darksocv					32	2 2018 2018	https://blog.hacks	written in one night, low line count	readme is descriptive, uses cache
riscv_dark mrisc32	https://github.co		Marcelo Samsoniuk Marcus Geelnard	risc-v RISC		kintex-7-	3 Marcelo San	n 100	6		220	## v20.1	1.00 1	.0 220.0)	verilog vhdl	4 darkriscv 36 mc1	Y yes N Y asm Y	40	6 4G Y	68	32	2018 2021	https://opencores	written in one night, low line count Mostly harmless Reduced Instruction	builds for five fpga boards Cray-1 vector inst, also a1 variant, LLVM supp
mrisc32	https://github.co		Marcus Geelnard	RISC				+				+-			V		36 mc1	Y asm Y		3 4G Y		32	2018 2021	https://www.bitsn	MC1 variant web page	logic that can output a 1920×1080@60 video
ice_mk2	https://gitlab.co		Mario Hoffmann	RISC	16 16	5											8 top	Y N		4K N		16	2020 2020	https://hackaday.i	io/project/174049-ice-cpu-mk-ii	variant of fpga4student
f32c	https://github.co		marko zec, vordah, Da				zec & vorda		8 6	4 3		## 14.7		.0 176.5	X	vhdl	50	. 100	Y 40	6 4G Y	30	32	5 2014 2019	http://www.nxlab	MIPS or RISC-V ISA, Arduino support	https://www.youtube.com/watch?v=55MzM
dlx	//		Martin Gumm	DLX			3 James error		6			## 14.7	1.00 1				120	Y asm	V 05			32	1995 2014	//	University of Stuttgart, asic dsgn	case statmt others clause has problems
leros lipsi	https://opencor		Martin Schoeberl Martin Schoeberl	accum	16 16		Martin Scho Martin Scho	e 11:			1 182 1 162	-	0.67 1 0.17 1	.0 #####	IX	vhdl scala	5 leros		Y 25	6 64K K 64K Y	0	3 16	2 2008 2020 2017 2019	https://github.com	256 word data RAM, PIC like goal is 100 LUTs, program mapped to	short LUT inst ROM "Lipsi, a very tiny processor"
patmos	https://github.co		Martin Schoeberl		32 32	Cyclones	IVIAI CIII SCIIO	E 10.			102	+	0.17 1	.0 107.0	1	scala			14 04	K O4K I	-	3 10	2017 2013	http://patmos.com	npute.dtu.dk/	http://www.t-crest.org/
jop	https://opencor		Martin Schoeberl etal	forth		cyclone-1	1 Martin Scho	e 200	0 4		100	q10.0	0.67 1	.0 33.5	1	vhdl	11 core	Y yes N	256	5K 256K			2004 2014	.,,,,,	https://github.com/jop-devel/jop	java app builds some source code files
cpu_takagi	https://github.co		Masayuki Takagi	RISC	16 16	5											3 cpu				16		2016 2016			
mipscpu	https://github.co		Matheus Souza	MIPS	32 32	l lend?	Mottle	1 400	3 4	\vdash	H .	***	1.00	7	A/		24 cpu	N N Y ves N			1	32	2017 2019	https://o	MIPS like cpu, course project, VHDL v	rerilog & system verilog
riscv_fwrisc riscv_fwrisc	https://github.co		Matthew Balance Matthew Balance	risc-v risc-v	32 32	ice40	Matthew Ba Matthew Ba	la 165		\vdash	20		1.00 6 1.00 6		AL AL		8 fwrisc_fp 8 fwrisc_fp			6 4G Y	45	32	2018 2018 2018 2018	https://opencores	featherweight entry 2018 RISC-V con featherweight entry 2018 RISC-V con	
reduceron	https://www.cs.			ny Thorm	32 32	151002		100	- - - - - - - - - - 		20		1.00	2.0	IX	System V	Reducero	n n	11		43	1 32	2018 2018	https://github.com	hardware for functional programmin	g red-lava generates the RTL
legv8	https://github.co		Matthew Olsson	AA64	64 32	kintex-7-	3 James Brake				2 137	## 14.7	1.00 1)	verilog		Y yes N	40	6 4G Y	10	32	2018 2019		another implementation	legv8 from Patterson & Hennessy 2017
mroell_cpu	https://bitbucke		Matthias Roell		8 8	kintex-7-	3 James adde	d 18	5 6		357	## 14.7	0.33 1	.0 637.1	. X	vhdl	8 cpu	Υ			10		2014 2016		university course project	
reflet	https://github.co		Maxime Bouillot		8 8	liles =	11	_	-	\vdash	+		1.00		1	verilog	20 -1	V	Н.	140	++	0.0	2015 22:-	https://github.com	original design	most ops between accumulator & register, ris
plasma_fpu 16bit processo	https://opencor		Maximilian Reuter Md Badiuzzaman Pran	MIPS		kintex-7-	3 James error	5	1 6	+	+ - 1	## 14.7	1.00 1	.U		vhdl	20 plasma	Y yes Y	40	6 4G Y	+	32	2015 2015	https://prantoame	plasma with FPU course project, schematics only	based on Plasma by Steve Rhoads simple up with well done schematics
riscv_spu32	https://github.co	, , , , , , , , , , , , , , , , , , , ,	Merten Maik	risc-v		1		+	+ +	\vdash	1 1	+		+	Y	verilog	top	Y yes N	40	6 4G Y	+	32	2019 2021	https://giters.com	actively being developed	ap was were done scrematics
mcip_open	https://opencor		Mezzah Jbrahim	PIC18	16 24	kintex-7-	3 James Brake			1		## 14.7		.0 152.1		vhdl	23 MCIOope	n nyes N	Y 48	(1M Y	Lİ		2014 2015		light version of PIC18	
system6801	https://opencor		Michael L. Hasenfratz	6801		cyclone-3	James Brake	f 150	7 4		3 73	## 14.7	0.33 4	.0 4.0) I	vhdl	15 wb_cyclo	Y yes N	N 64	K 64K Y	\Box		2003 2009	http://members.o	based on John Kent's 6801	tested on Apex20K, Cyclone & Straix boards
simplecpu mips linder	https://www-usi		Michael Freeman Michael Linder	RISC	32 32	kintex-7-	3 James Brake	ef 110	+ +	\vdash	238	## 14.7	1.00 1	.0 216.5	-	vhdl vhdl	39 a mips	Y ves N	40	3 4G	8	22	2018 2019 2007 2007	nttps://www-user:	Educational, also a version 2 with VH masters thesis	both mips & riscv RTL no LUT RAM, source code in PDF
m16c5x	https://opencor		Michael Morris	PIC16	8 14		Michael Mo				3 60		0.33 1		XY	verilog	39 a_mips 3 m16C5x			6 4K Y	+	32	2007 2007		SOC LUT count	no con rousi, source code in FDF
m16c5x	https://github.co		Michael Morris	PIC16		kintex-7-	James std lil	brary pro	blems 6			## 14.7	0.33 2	.0	LŤ	verilog	32 m16c5x	Y yes N	Y 25	6 4K Y	LŤ		1998 2018		pipelined and non-pipelined versions	<u> </u>
m65c02	https://opencor	mature	Michael Morris		8 8	operten.	James Brake	ef 46	6 6		3 118	## 14.7	0.33 4		X Y		13 M65C02	Y yes N	N 64	K 64K Y			2013 2020	https://github.com	also a m65c02a version	micro-coded via F9408 soft sequencer
m65c02a	https://github.co	m/Morri:	Michael Morris	6502	8 8	zu-3e	James portr	map misn	natch 6	\vdash	7	## v21.1	0.33 4	.0		verilog	61 M65C02/	Y yes N	N 64	K 64K Y		_	2021		enhanced 8/16-bit version of 65c02	PDFs on his figForth for M65C02A
minicpu-s minicpu morri	https://github.co		Michael Morris Michael Morris	stack 6502	7P 8	kintex-7-	James Brake Michael Mo			++	104	+# 14.7	0.67 28 0.33 2		X	verilog	2 both 15 minicpu_		64	K 64K V	33	+	2012 2013		separate source for each CPLD chip, u simplified 6502, see m65c02a	fits (2) XC9500 CPLD RE: 8-bit CPU challenge of Arlet Ottens
p16c5x	https://opencor		Michael Morris	PIC16			3 James Brake				252	## 14.7	0.33 1				3 P16C5x			6 4K Y	31	+	2013 2014			2 Sit of 0 chancings of Affect Otters
pdp6	https://github.co	m/Morris	Michael Morris	PDP6	36 36	6										verilog	16 pdp6	Υ		5K 256K			2018	https://en.wikiped	ISA identical to PDP-10	PDP-10 was much more successful
r4000			Michael Povlin	MIPS	32 32		James lots o		ms 6	LI.			1.00 1		LΙ	verilog		$\sqcup \top$	$\perp \Gamma$	\perp	\Box		1994 1995		does not implement 64-bit data	only a few insts implemented, test vehicle
supersmall	http://www.eec		Michael Ritchie	RISC	32 32		Michael Rito					## q9.0	1.00 16 1.00 5	.0 38.1	. 1	verilog	12 ni2-	V voc	Н.	10	+	30	2005 2009		2-bit serial, Mostly MIPS-I compliant	Copyright 2005,2006,2009 Jonathan Rose, an
softpc hack	https://gitlab.co		Michael S Michael Schroder	Nios II accum		cyclone-1	1 Micha block	61	1 4	 	1 180	q1/.1	1.00 5	.u 58.9	+		13 nios2ee 24 cpu	Y yes opt		6 4G Y K 32K N	+	32	2019	https://www.nand	nine variations in attempt to improve CPU used to run Tetris	book: Elements of Computing Systems
	https://opencor		Michael Schroeder	accum	31 31				++		+	+			Ħ		29 mix	Y Y	48	C 4K N	49	4 8		https://en.wikiped		as described in "The Art of Computer Programm
mix-fpga												1								1 40 14		32		11. 11. 1		
mix-fpga riscv_microsen riscv_rtg4	https://github.co	stable	Microsemi microsemi	risc-v risc-v			microsemi	861	4 4	2 10	122	L11.8	1.00 1	.0 14.2	!	propriet	iry	Y yes N Y yes N	40	3 4G Y		32	2016 2018 2018 2020		is encrypted IP risc-v for actel FPGAs, tcl files only	has caches

Sept. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	_uP_all_soft folder	opencores or prmary link	status	author	style	data / e	sz inst sz	FPGA	repor ter	com ents	LUTs ALUT	Dff	mults	blk F ram max	da too	MIPS /inst	clks/ KIPS inst /LUT	ven dor	osrc code	#src files	top file	tool	fitg 3	max i	max b	oyte is	adr #		start la		omments
Marche M	synpic12		stable	Miguel Angel Ajo Pela	y PIC1	2 8	12	kintex-7-3	3 James	Brakef	474	1	6	1 197	## 14.	7 0.33	1.0 136.8	IX	vhdl	7 sy	ynpic12	Y yes	N I	256	2K	Υ			2011 20	1 http://projects.nb CHDL to verilog bad weblink	
Column C		https://openco			RISC	0 32	2 32		-				-		1	1.00	0.5	-	vhdl	18 m	ninimips '	Y asm	N N	4G	4G		3:				pes. 16-bit mulitplier
Sept. 1. May 1. Sept. 1. May 1. Sept. 1. May 1. Sept. 1. May 1. M	fisc	https://github.c			RISO	C 64	4 32	arria-2	James	errors			Α		## a18.	0 2.00	1.0		vhdl	21		y ves		1		Y 85	6 3				
Series Se	fisc	https://github.c					4 32				5036	1	4	21 66										1		Y 85	6 3		2018 20	8 http://www.archfi Flexible Instruction Set Computer caches VHDI & Su	
See Name 1	fnga-bbc	https://github.c					_	.,					-		1 1 1 1			Ė				,,	N	65K							
Service No. 1985 - 1985	10	https://onenco						kintov-7-2	2 lames	PI OC	onstrai	nt error	6		14	7 0 22	1.0			15 cn	nu '	V voc				v					.ao project
Part		https://github.c					6 8				Jonatiai						1.0	1	V verilog	10 00	omputer '						_				
Section 1. Section 1.		https://github.c					6 0						6														_				
Series Se		hates //					3 33				1000		6	47 440																	D 0700 FF
Marchand Marchand Street Company of the Company of	1 - 1 0 -	https://www.m						atrix-7-3	James	вгакег	10692	+	0	4/ 118	## 14.			^		193 M							3.				D cacnes. 8789 FF
Series Se		nttps://github.c					2 32							_						_		y yes	IN				3.				
The series of the control of the con		nttps://github.c					2 32							igen	## q13.	1 0.80		ILX		_		y yes	N				3.	-	2007 20:	9 https://m-labs.nk Video IP for Mist & others choice of latticemia	
THE STATE OF THE PARTY OF THE P		nttps://github.c						kintex-/-:	James	too ma	any files		ь		## 14.	/ 1.00	1.0	-		_							-				
See See See See See See See See See See		https://github.c					6 16					\vdash	_			_			*****					64K	64K	24	10 ;	3			
Self-Self-Self-Self-Self-Self-Self-Self-		https://github.c					2 32					1	_														3.	5	2017 20:		
The ConfigNorth Control Management of the Co		https://openco					8 8						6					Х				Y yes	N N	1 64K		Υ					
THE STATE OF THE S		https://openco					8 8						6				9.0				ys9080	Y yes	N I	64K	64K	Υ					
Seminary Michael M. 1989 Merch Merch M. 1989		https://github.c																			gpu '	Y yes	Υ	4G	4G	Υ	3:				
The control of the co							8	arria-2	James	Brakef	121		Α									Y				Y 16					
Mary Mary Mary Mary Mary Mary Mary Mary		http://www.ult	r stable	Myron Plichota	fort		6 3	kintex-7-3	3 James	Brakef	143	3	6	417	## 14.	7 0.20	1.2 485.6	X								N 8	2			1 http://www3.sym MIPS/inst reduced 2nd web adr non-fi	ınctional
Set Set Set Set Set Set Set Set Set Set	tms1000	https://openco	res.org/pr	Nand Gates	TMS10	000 4	8												verilog	4 tn	ms1000	Y	N	64	1K	54			2021 202	1 Four function BCD calculator chip used in several TI p	roducts
Mathematic Berg Mathematic Services Ser	m65	www.ip-arch.jp	/ stable	Naohiko Shimizu	650	2 8	8 8	arria-2	James	Brakef	483	3	A	110	## q13.	1 0.33	4.0 18.8	X	sfl & TDF	8 m	165cpu '	Y yes	N N	4K	4K	Y			2001 20	2	
Mathematic Berg Mathematic Services Ser	pop11-40	http://www.ip-	asimulatio	Naohiko Shimizu	PDP1	11 16		ep1K	Naohik	ko Shim	2687		4	20	##	0.67	2.0 2.5					Y yes	1	64K	64K		13			www.ip-arch.jp/in Boots UNIX various papers, no	verilog or vhdl
M. C.	avr8	https://openco			AVE	R 8		kintex-7-3	3 James	Brakef	174	1	6	418	## 14.						AVR '	Y yes				Y 17					
Seed of the control o	dlx_nicola	https://github.c					2 32					1 1						П				Y asm	N				3:	2			
world for all the filters in the service of the control of the con		https://openco					6 8	arria-2	James	Brakef	1966	5	A 2	77	## q13.	1 0.67	2.0 13.1	IX								Υ					
well-well-well-well-well-well-well-well	next186 soc n	https://openco	r stable	Nicolae Dumitrache	x86	5 16	6 8					s	6 1		## 14	7 0.67	2.0	\Box	Y verilog	40 dr	dr 186	y yes	N N	1 1M	1M	Υ					deo games & sound
See See See See See See See See See See		https://openco					6 8					1 1					2.0	\vdash				y ves	N N	1 1M		Υ				4 SoC version of next186 hoots DOS has DSI	
The control of the co		https://onenco					8 8			Brakef	854	1	6				1.0 46.0	Х				y ves	N I	64K		Υ	-	+	2011 20		
The control of the co		http://projecto											6													\neg	10				
marker with fine planes and marker with dispersions of the planes with a plane with		https://github.c	om /itcShr				2 22	MITCEA-7=3	- James	Liakel	2103	+	-	1 104	14.	1.00	1.0 49.3					. ,				-	2	1			,
The Conference of the Conferen	risc-ruggit	https://gitnub.c	omyitsənr				2 32	kinte: = *	2 laces	Denline	110	+	6 .	6 400		7 00	10 000	-								\rightarrow	3.	1			ices with documentation of
In the problem of the	risco	https://sourcef										-			## 14.	1 1.00	1.0 61.9									-	- 4				ilkinodia onto:
Section 1. Section 1.		nttp://www.pro															2.0 00.0					. ,				_	11				
See See See See See See See See See See		nttp://www.pro										392	0 4	223		1 1.00	2.0 200.0					. ,					10				
Secondary Seco	risc5	http://www.pro	<u>beta</u>	Niklaus Wirth	RISC	C 32	2 32	kintex-7-3	3 James	Brakef	2441	l l	6 4	1 92	## 14.	7 1.00	1.0 37.8	ILX	verilog	8 RI:	ISC5	Y yes	Υ	4G	4G		1	5	2013 20:	7 http://www.astrol minimalist Wirth, part of Project Ober 32x32 multiplier, w	ikipedia entry
Secondary Seco	risc5	http://www.pro	o beta	Niklaus Wirth	RISC	C 32	2 32	zu-3e	James	IBUF c	locking	\perp	6 4	213	## v21.	1 1.00	1.0	ILX	verilog	8 RI	ISC5Top	Y yes	Υ	4G	4G		1	5	2013 20:	7 http://www.astrol minimalist Wirth, part of Project Ober 32x32 multiplier, w	ikipedia entry
Mary Mary												3	-									Y yes		4G	4G		1				
Second Column Second Colum		https://github.c			RISO	C 64		kintex-7-3	3 James	way to	135009	9	6 32	75	## 14.	7 1.00	1.0 0.6	Х		28 pi	ipeline		N Y	1		Y 137	3:				uperscalar, branch analysi
Second S		https://pycpu.v					8																								
Secondary Company Co	ag_6502	https://openco	<u>r</u> beta	Oleg Odintsov	650	2 8	8 8	kintex-7-3	3 James	Brakef	824	1	6	176	## 14.	7 0.33	4.0 17.7	ILX	verilog	2 ag	g_6502	yes	N N	1 64K	64K	Υ			2012 20:	verilog code generation, "phase level accurate"	
Part Part	ag_6502	https://openco	r beta	Oleg Odintsov	650	2 8	8 8	zu-3e	James	vivado	824	1	6	176	## v21.	1 0.33	4.0 17.7	ILX	verilog			yes	N n	1 64K	64K	Y			2012 20:	verilog code generation, "phase level accurate"	
Page Page	openmsp430	https://openco	r stable	Oliver Girard	MSP4	30 16	6 16	stratix-3-2	Oliver	Girard	1147	7	A 1	98		0.67	2.0 28.5	IX	verilog	30 or	penMSP4	Y yes	N N	64K	64K	Υ	1	5	2009 20:	8 near cycle accurate performance sprea	dsheet
Page Page	tinyvliw8	https://openco	r alpha	Oliver Stecklina	VLIV	V 8	32	kintex-7-3	3 James	hacked	895	5	6	149	## 14.	7 0.33	1.0 55.0	Х					N Y	256	1K	Υ			2013 202	0 tinyVLIW8 soft-core processor bare core, Altera LI	M for RAMs
Manufalland Manufalland	hp86b	https://sites.go	errors	Olivier De Smet	Capric	orn 8	8 8	spartan-3	3 James	unreso	lved xili	nx inter	4		## 14.	7 0.33	2.0		verilog	85 cp	pu						6-	1	2010	https://en.wikiped uses PicoBlaze, emualtes HP86B picoblaze uart uses	LUT4s
Proc. percent Proc. percen	mc68kods	https://sites.go			6800	00 32						7	6		## 14.	7 1.00	8.0		Y vhdl										2011	SOC for HP9816 computer emulation	
Tree, part of the control (1971) and the cont	riscv serv	https://github.c	untested	Olof Kindgren	risc-	v 32	2 32	ice40					4									y ves	N	4G	4G	Y 45	3:	2	2018 202		/olofk/corescore
Part Part	riscy serv	https://github.c	untested	Olof Kindgren	risc-	v 32	2 32	vu37p	Olof Ki	indgren	215	5	6	0.5	##	1.00	32.0							4G	4G	Y 45	3	2	2018 20		/olofk/corescore
Second S		https://github.c								1									vhdl	135 ha	arvard pro	n asm	N Y	/							
State Stat		https://www.in					+ 8+															v		,			8.				configuration of uP
Part Part	7N1						2 9	kintov-7-2	2 lames	Brakef	1072	,	6 2	292	## 14	7 1.00	10 65 0	×			ou core	v voc	N	4G	4G	V 27					
using the state of places of the state of places of the state of the s	nacoBlazo	inceps.//pierido.c												200	HH 14.				verilog	19 na	acoblaze '	V acm	N			V 57	-				mest 32 bit er o with dee i
		hater //			_							-	4		-0											1 3/	_				
		https://openco											6 11				2.0 237.9									8 ا					
		nttps://github.c						Kintex-7-:	James	port m	7491	+ +	9 11	1 118	## 14.	/ 1.00	1.0 15.7	Α.									3.				
Interpletable In		nttps://github.c					2 32																				3.				
State Company State Company State Company State Company State Company State St		nttps://github.c					8	kintex-/-:					ь								nacnine					Y	_		2017 20.		
Stage Company And Stage Company And Stage Company And Stage Company And Stage Company And Stage Company And Stage Company And Stage Company And Stage Company And Stage Company And Stage Company And Stage Company And Stage Company And Stage Company And Stage And Stage Company And Stage And Stage Company And Stage And Stage Company And Stage And Stage Company And Stage And Stage Company And Stag		https://github.c							James	missin	g file	-	ь		## v20.	1 0.33	2.0	Х								Y					
1850 1850		https://github.c				_	_					\perp	-		\perp																
## cross Peter Ashenden		nttps://www.pj						L	\perp	لبا		\perp		$\sqcup \!\!\! \perp$	\vdash			\vdash				y asm	N N								
State Peter Asherhedne RSC 8 18 Interest State Peter Asherhedne RSC 8 18 Interest State Peter Asherbade RSC 8 18 Interest State RSC		https://www.p-					6 16				449	4	b	100				\sqcup		1 s4	430	+		64K	64K	Υ					
New New							2 32					$\perp \perp$	6					\perp				\perp		$\perp \perp$	_	\perp	3:				
mgs43 mgs4	gumnut	http://digitalde					18	kintex-7-3	3 James	Brakef	388	BL T	6	259	## 14.	7 0.33	1.0 220.7	IX								Υ		3	2007	see Digital Design: An Embedded Systems Approach Using	VHDL
mgs43 mgs4		https://github.c					6 16												verilog	22 cp	pu '		N Y					<u> </u>			
Figs-64 Ntg. Few Wendich Sept. Sept. Peter Wendich Sept.		https://openco					6 16	kintex-7-3	3 James	Brakef	1735	<u> </u>	6						vhdl	9 ср	pu '					Υ	1	i [2014 20		
m316	fpga-64	http://www.syr					8	kintex-7-3	3 James	Brakef	2210		6	2 156	## 14.	7 0.33	4.0 5.8		Y vhdl	26 fp	oga64_cc '	Y yes				Υ	2	1	2005 20	8 Rendition of Commodore 64 altera top level sch	ematic
## 1815 See Philip Knopman Stack See Philip Knopman Stack See Philip Knopman Stack See		https://github.c					8			\Box									Y system v	28 sy	ys_top '	y yes	N	64K	64K	Υ			20:	1 https://www.yout Czechoslovakian PC using Intel 8080 clone, for use in MIS	ier .
Marco		http://users.eco	asic	Philip Koopman	stac	k												LT										Ш		https://users.ece.g chapter 4.3 in Koopman 6600 gate ASIC	
Name Name	msl16						6 4	kintex-7-3	3 James	Brakef	303		6	256	## 14.	7 0.67	1.0 566.4	Х			pu '	Y asm	N	256	\neg	16			2001		
Fisco Dec De		https://github.c	om/philzo	Philip Zucker			6 16											\Box		7	-	Y	N Y	32K	32K	N		2			course using Coq
while-simple-up https://jethub.dc untested Pietro Lorefice RSC 16 16 arria-2 ames gran out of memory A		https://github.c	stable				2 32					1 1				1				27 jh	ex core	y ves					3				
while-simple-up https://gethub.cd untested hetro Lorefice RSC 16 16 kintexy-7: James ran out of memory 6				Pietro Lorefice				arria-2	lames	ran ou	t of me	mory	Α		## 019	0 063	1.0	\vdash	vhdl	10 pr	rocessor	v /	N								oc .
Inter-process Inter-proces		https://github.c					6 16						6	\vdash	## 1/	7 0.67	1.0	+	vhdl	10 pr	rocessor	v l							2014 20		
riscy arise https://ethub.cd untested plup project riscy default riscy	https://github.c	om/prect				6 16		Junes		. 51	7.7	-		1 24.	1 0.07	1.0	+	vhdl			+			- ***	-	+*	+				
pulserain https://ebthub.cd errors Pulserain Pulse		https://github.c	untocto		_	_	_	l	+-1	\vdash		+	+	-	\vdash	1.00	1.0	+	viidl	1/ III	w_prot	V ver		10	4G	v	-				
pulserain https://jethub.cg stable pulserain rech LLC 8051 8 8 arria=2 lames grower 32 32 state rechtange state rechtange state rechtange state rechtange state rechtange state rechtange re		https://gitnub.c						preis 3	lacte	mic-!	a file -	+	^		44 -40			1	cuct	rile e							3.				C-V IOM IIVIAC EXTENSIONS, I
Fistor F	person	https://github.c											, ·	41 400					system ve	TION PL	uisekain	yes	N I	04K	CAV	Y .	-	+	2017 20	9 https://www.puisgintended.for.wax10	
mpdma		https://github.c					8	arrid-2	James	some :	23/6	' 	A 2	41 130	## q18.	U.33	3.0 6.0			25 FF							-				
Fises 4 sell https://opencores.org/org. Rafael Calcada risc. v 32 32 ware lames Brakef 1775 6 208 ## V19.2 1.00 1.0 17.4 v erilog. 21 steet top 1 V yes N 1 46 46 V 1.0 23 3 200 https://sithub.com/ github version has vivado proj under grad thesis riscs vised in https://opencores.org/org. Rafael Calcada risc. v 32 32 ware profes. Rafael Calcada risc. v 32 ware profes. Rafael Calcada risc. v 32 32 ware profes. Rafael Calcada risc. v 32 32 ware profes. Rafael Calcada risc. v 32 32 ware profes. Rafael Calcada risc. v 32 32 ware profes. Rafael Calcada risc. v 32 32 ware profes. Rafael Calcada risc. v 32 ware profes. Rafael Calcada risc. v 32 ware profes. Rafael Calcada risc. v 32 ware profes. Rafael Calcada risc. v 32 ware profes. Rafael Calcada risc. v 32 ware profes. Rafael Calcada risc. v 32 ware profes. Rafael Calcada risc. v 32 ware profes. Rafael Calcada risc. v 32 ware profes. Rafael Calcada risc. v 32 ware profes. Rafael Calcada risc. v 32 ware profes. Rafael Calcada risc. v 32 w		nttps://github.c					4 32			لبيا		1			ll.		1			\perp		r yes	N				3:				
Fistor Inter-/ Int		nttps://openco										+	D	\vdash				\vdash	r perl			yes	N					_			ns, mss & uct files
whd-msp40 https://debutb.cd mature Bafael Hideo Toyonot MSP430 16 16 16 16 16 16 16 1		https://openco	res.org/pr									1	б					\vdash	verilog	21 ste	teel_top	y yes	N								
minsor https://opencor stable Raul Fajardo etal OpenBIKS [32] 23 kinters 7-3 james Brakef 4945 6 4 8 107 #1 147 1.00 1.0 1		https://openco	res.org/pr					atrix-7-3	James	Brakef	1784	4	6	116	## v19.	2 1.00	1.0 65.0		verilog	21 ste	teel_top	Y yes	N								
minsor https://opencor stable Raul Fajardo etal OpenBIKS [32] 23 kinters 7-3 james Brakef 4945 6 4 8 107 #1 147 1.00 1.0 1	vhdl-msp430	https://github.c	mature	Rafael Hideo Toyomo	t MSP4	30 16	6 16					ШΤ															1	ii	2018 20	8 course project, inspired by msp430, very little commenta	у
mcs-4 https://epencer alpha Recece Pollack 4004 4 kintex-7-3 ames Brakef 228 6 376 ## 14.7 0.16 4.0 66.0 X verilog 7 4004 x x x x x x x x x	minsoc	https://openco	stable	Raul Fajardo etal	OpenF	RISC 32	2 32	kintex-7-3	3 James	Brakef	4945	iL T	6 4	8 107	## 14.	7 1.00	1.0 21.7	ILX	Y verilog	88 or	r1200_td	yes	Y	4G	4G	Υ	3:	<u>.</u>	2009 20:	3 https://github.com minimal OR1200, vendor neutral, has caches	
ucpushed https://jeithub.com/ stable Reed Foster RISC 8 16 kintex-7-3 James [512 LU] 933 6 6 118 ## 14.7 0.33 2.0 20.8 X Valid 22 MAIS_soc Y yes N Valid 29 core Y asm N Valid 29 core Y asm N Valid 29 core Y asm N Valid 29 core Y asm N Valid 29 core Y asm N Valid 29 core Y asm N Valid 20 MAIS_soc Y yes N Valid 20 MAI	mcs-4	https://openco	r alpha	Reece Pollack	400	4 4	4	kintex-7-3	3 James	Brakef	228	3	6	376	## 14.	7 0.16	4.0 66.0	Х	verilog	7 141	1004		N	4K	4K	N			2012 20:	2 4004 was multi-chip 4004 CPU & MCS-4	
mais mais stable Rene Doss MPS 32 32 kintex-7-2 James Brakef 2760 6 4 5 245 ## 14.7 1.00 1.0 88.7 X v. wind 22 MAIS soc! Y vs. N N 4G 4G 1 1.2 MAIS soc! Y vs. N N 10 4G 4G 4G 1 1.2 MAIS soc! Y vs. N N 10 4G 4G 4G 1 1.2 MAIS soc! Y vs. N N 10 4G 4G 4G 1 1.2 MAIS soc! Y vs. N N 10 4G 4G 4G 4G 4G 4G 4G 4G 4G 4G 4G 4G 4G	ucpuvhdl	https://github.c			RISO	0 8	16	kintex-7-3	3 James	512 LU	933	3 T	6	118	## 14.	7 0.33	2.0 20.8					Y asm	N	256	64K	Y 12	2				of 3 upwards compatible of
OPC-OPC-2CPU https://github.cd stable revaldinho accum 8 8 16 kintex-7-3 James reduce 117 6 556 ## 14.7 0.15 4.0 178.1 X Verilog 2 opc2cpu 1 y asm N N 0 256 1K V 12 3 2017 2019 https://revaldinhol OPC2 revised OPC1, for XC9572 CPLD see hackaday One Page Computing Challenger OPC opcops opc. opc2sputh thttps://github.cd stable revaldinho RISC 16 16 kintex-7-3 James reduce 1 74 6 526 ## 14.7 0.30 4.0 125.9 X Verilog 2 opc3cputh 1 10.5 Verilog 2 opc3cputh 1 10.5 Verilog 2 opc3cputh 1 10.5 Verilog 2 opc3cputh 1 10.5 Verilog 2 opc3cputh 1 10.5 Verilog 2 opc3cputh 1 10.5 Verilog 2 opc3cputh 1 10.5 Verilog 2 opc3cputh 1 10.5 Verilog 2 opc3cputh 1 10.5 Verilog 2 opc3cputh 1 10.5 Verilog 3 opc3cputh 1 10.5 Verilog 4 opc3cputh 1 10.5 Verilog 4 opc3cputh 1 10.5 Verilog 4 opc3cpu	· .											 	6 4								IAIS soc	y ves	N N				3				
poc.op.c5cpu https://eithub.cd stable revaldinho accum 16 16 kintex-7-3 lames reduct 174 6 526 ## 14.7 0.30 4.0 226.9 X verilog 2 op.cspc5cpu Y sam N N 64K 64K N 13 3 2017 2019 https://evaldinhidup/0PC316-bit OPC1, for XC95144 CPUI see hackaday One Page Computing Challenge opc.opc5cpu Y sam N N 64K 64K N 15 4 16 2017 2019 https://evaldinhidup/0PC316-bit OPC1. See hackaday One Page Computing Challenge opc.opc5cpu Y sam N N 64K 64K N 15 4 16 2017 2019 https://evaldinhidup/0PC316-bit OPC1. See hackaday One Page Computing Challenge opc.opc5cpu Y sam N N 64K 64K N 15 4 16 2017 2019 https://evaldinhidup/0PC316-bit OPC1. See hackaday One Page Computing Challenge opc.opc5cpu Y sam N N 64K 64K M N 18 4 16 2017 2019 https://evaldinhidup/0PC316-bit OPC1. See hackaday One Page Computing Challenge opc.opc5cputing Challenge opc.op		https://github.c										,	6					X	verilog	2 0	nc2cnii	Y asm	N			Y 12	3				
opc.opc.Scpu https://github.cd stable revaldinho RISC 16 16 kintex-7: James Jreduc 273 6 294 ## 1.4.7 0.40 3.0 143.6 X verilog 7 opc.Scpu https://github.cd stable revaldinho RISC 16 16 kintex-7: James Brakel 383 6 247 ## 1.4.7 0.67 3.0 144.0 X verilog 2 opc.Stscpu / thrps://github.cd stable revaldinho RISC 16 16 kintex-7: James Brakel 383 6 247 ## 1.4.7 0.67 3.0 144.0 X verilog 2 opc.Stscpu / thrps://github.cd stable revaldinho OPCSIS OPCS with predicate inst see hackaday One Page Computing Challenge		https://github.c					, 10					_	-	526	## 1/	7 0.20	4.0 276.0	×	verilog	2 0	nc3cpu	Y asm	N	1 64K	64K	N 12	3				
opc.opcSiscpu https://github.cl stable revaldinho RISC 16 16 kintex-7-2 James Brakef 383 6 247 ## 14.7 0.67 3.0 144.0 X verilog 2 opcSiscpu Y asm N N 64K 64K N 18 4 16 2017 2019 https://revaldinho OPCSLS OPCS with predicate inst see hackaday One Page Computing Challenge		https://github.c											6						verilog	7 0	nc5cpu	V asm	N A	1 64V	64V	N 15	4 1				
The part of the pa		https://github.c					6 16	kintey-7	3 James	Braket			6	2,34	## 14	7 067	3.0 144.0	×	verilog	2 0	nc5lscnu	V asm	N	1 64V	64V	N 10	4 1	1	2017 20		
		https://github.c											6	24/	## 14.	7 0.67	2.0 165 4	Ŷ	verilog	2 0	pesisthn ,	V acm	NI A	64K	64K	N 27	4 1				

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	ا الله الله الله الله الله الله الله ال	k F m max	da ver		lks/ KIP:		src code	#src files top file	tool chai	fltg P	max dat	max byte	t adr	# I reg	pip e start last year revis	secondary web link	note worthy	comments
орс.орс7сри	https://github.c	stable	revaldinho	RISC	32 16	kintex-7-3	James Brakef	624	6		303	## 14.	7 1.00	2.0 242	.8 X	verilog	2 opc7cpu	Y asm	N N	I 1M	1M N	32 5	16	2017 2019	https://revaldinho	OPC7 32bit, based on OPC5LS, more	i see hackaday One Page Computing Challenge
орс.орс8сри	https://github.c	beta	revaldinho	RISC	24 24		James no test	516					7 0.80			verilog	1 opc8cpu	Y asm	N N			32 4	16	2017 2019	https://revaldinho	OPC8 24bit, based on OPC5LS, more	see hackaday One Page Computing Challenge
opc.opccpu	https://github.c		revaldinho	accum	8 16		James reduce							4.0 195			2 opccpu		N N		2K Y	13 3		2017 2019	https://revaldinho	OPC1 one page computer for CPLD	see hackaday One Page Computing Chall
zap	https://opencor		Revanth Kamaraj Revanth Kamaraj	ARM7			James Brakef	7558		2 3			7 1.00 0 1.00				37 zap_top		N N	4 4G		-	16 16	2017 2021		ARMv4T & Thumbv1 ARMv4T & Thumbv1	has cache & mmu
fc16	nttps://opencol		Richard Haskell	forth	16	arria-2	James high D	10284	A	2 3	8 111	## Q18.	0 1.00	1.0 10	.8 ^	proprie	37 zap_top	r yes	IN IN	46	4G Y		10	2017 2021	ddi0100e_armv1-	PDF papers	chpt 11: VHDL By Example: Fundamentals of I
oc54x	https://opencor	r beta	Richard Herveille	DSP	16 16	kintex-7-3	James Brakef	2225	6	1	180	## 14.	7 0.67	1.0 54	1 X	verilog	10 oc54_cp	y ves	N Y	64K	64K			2002 2009		40-bit accumulator, barrel shifter	C54x clone
bit-serial	https://github.c	om/how	Richard Howe	accum	16 16	zu-3e	James errors	init bkR				## v21.	.1 0.67 5	1.0		vhdl	6 top	Υ	N	4K	4K N	15		2020 2021		bit serial, 16-bit uP, very simple	supports Forth
forth_cpu	https://anycpu.		Richard Howe	forth													11 top							2013 2020	http://www.aholn	https://github.com/howerj/forth-cpu	based on J1 uP, used to operate DIY GPS recie
forth-cpu/h2	https://opencor		Richard Howe	forth	16 16	kintex-7-3	James Brakef	1858	6		9 149	## 14.	7 0.67		.8 X Y		11 top		L	0410	64K	25	l	2017 2020	https://github.com		derived from J1, hex & bin files in 2/16/2018 t
mangomips32 riscy clarinet	https://github.c	stable	Ricky Tino Riva Jain etal	MIPS risc-v	32 32								1.00	1.0	+	verilog		Y yes Y yes	N Y	4G	4G Y	100 45	32	5 2019 2019	hater //-lab.ch	cache support, runs linux RISC-V with posit arithmetic, bluesper	very percise specs
ri32	https://github.c			RISC-V							_				+		8 top	Y asm	N		64K Y		16	2013 2021	https://github.com	Ki3C-V with posit antillhetic, bluesper	verilog for risco flute & (5) posit sizes verilog generated from schematic
riscv_rv12	https://github.c		d Roa Logic BV		32 32	arria-2	James Brakef	ield	A			## q18.	0		1 1	system		Y yes	N		4G Y	J2	32	2013 2021	https://roalogic.co	om	verilog generated irom schematic
8bit_chapman	http://www.ece	beta	Rob Chapman, Steven	forth	8 8	zu-3e	James vivado	132	63 6		305	## v21.	1 0.33	1.0 762	.2 ILX	vhdl	10 stack_pro		N	256	256 Y	24		1998 1998		course work	
8bit_chapman	http://www.ece	beta	Rob Chapman, Steven		8 8		James Brakef	176			131		7 0.33		.5 ILX	vhdl	10 stack_pre		N	256		24		1998 1998		course work	
dataflow_chap	https://opencor		Rob Chapman, Steven	forth			James file We						7 0.33				27 DataFlov		N					2003		course work	
ks10 riscv_reboot	http://www.tec	alpha	Rob Doyle a Robert Baruch	PDP10 risc-v	36 36	spartan-6	Rob Doyle	4427	ь	1	.5 50	## 14.	7 1.00	2.0 5	.6 X	python	39 esm_ks1	Y yes	Y N	4G	4G Y	AE	22	2011 2014	https://www.vout	36-bit accum & 18-bit adrs work in progress, has 60 minute video	ucf file, most tests pass
z-machine	https://github.c		ii Robert Baruch	CISC	8 8	arria-2	James Brakef	ield	A		_	## a18.	0 033	3.0	+		15 plugh	y yes	N		40 1	43	32	2016	http://inform-ficti	Z-machine (Zork)	https://www.voutube.com/watch?v=2fNRkH0
riscv clarvi	https://github.c		Robert Eady	risc-v			James Altera					4-0.	0 1.00		.2 1 8		7 clarvi	Y yes	N	4G	4G Y		32	6 2016 2017	https://www.cl.ca		doesn't make use of block RAM RTL
any-1	https://github.c	defined	Robert Finch	RISC	64 36	zu-3e	James errors					## v21.	1 2.00	1.0	X	system	83 any1base) Y	Υ			128	64	2021 2021	http://anycpu.org	Cray-1 like with full set of vector instr	three versions with different ISAs, inst sz, reg s
bc6502	http://finitron.c	beta		6502	8 8		James Brakef	619		$\Box \Box$			7 0.33				18 bc6502	yes		64K		\Box	\Box	2012 2012			bare source
bc6502	http://finitron.c	beta	Robert Finch		8 8	zu-3e	James vivado	583				## v21.	7 0.67	4.0 40			18 bc6502	yes	N N		64K Y			2012 2012			bare source
dgb16 fisa32	see FISA64		Robert Finch Robert Finch	RISC	16 16 32 32		James Brakef James Brakef						7 0.67			verilog	1 dbg16 1 FISA32	v v	N Y		\vdash	++	32	2014 2014	https://github.com https://github.com	inside FISA64 project	debug uP for fisa64
fisa64	https://github.c	beta	Robert Finch	RISC	64 32		James Braker	10404		12		## 14.		1.0 43		verilog		Y	N Y			++	1 32	2014 2014	https://github.com	n/robfinch/Cores	need to use multi-cycle on mult
ft64	https://github.c		Robert Finch	RISC	64 32		J Druker		 		- 55	T 1 24.			11	verilog		Y yes	Y		16E Y		П	2017 2018	https://www.ama	4th attempt at 64-bit core (raptor64,	amazon kindle book, L1 & L2 icaches & L1 dca
klc32	https://opencor	plannin	Robert Finch		32 32	kintex-7-3	James Brakef	3790	6	4	1 200	## 14.	7 1.00	4.0 13	.2 X	verilog	25 KLC32	Υ			4G Y		32	2011 2012	https://github.com	single ported block RAM register file :	(heavy use of includes
raptor64	https://opencor	alpha	Robert Finch		64 32								+		\perp	verilog	63 raptor64	Υ	YY	/ 4G	4G Y	105 2	96	9 2005 2013		16 register sets, inst & data cache, me	ISA not finished, core runs
rtf64 rtf65002	https://github.c	alpha	Robert Finch	RISC		blatas 7.1	l la acces Davides	11316		_	C 122	## v14.	1 0.67	2.0 3	7 7	system		Y yes	Y	4G	4G Y		32 16	2020 2021	haanne //mlahenhamma	variable length instructions	Posit support, glossary & references
rtf6809	https://opencol	alpha alpha		accum 6809	8 8		James Brakef	7506	6	1		## 14.		4.0 1		verilog	10 rtf65002 4 rtf6809	Y yes	N N				10	2013 2013	http://www.finitre	32-bit 6502 + 6502 emulation 6809 with 32-bit "FAR" addressing	"proven" probably for simulation?
rtf68ksys	https://opencor	alpha	Robert Finch	68000	16 16	spartan-3	James need t	13639	4	12 1	.7	## 14.	7 0.67		X	verilog		Y yes	N N	4 4G	4G Y		16	2011 2011	https://github.com	based on Tobias Gubener's TG68	
rtf8088	https://opencoi	plannin	Robert Finch	x86	16 8	kintex-7-3	James Brakef	4514		4	174			3.0 8	.6 X	verilog		Y yes	N N	1M				2012 2013	https://github.com	8-bit memory data, e.g. 8088	
table887	https://github.c		Robert Finch	RISC			James Brakef	643					7 0.67				2 table887		N N	64K		28	8	2014 2016			included with Table888 source code
table888 thor	https://github.c	epe-	Robert Finch	RISC	32 16	kintex-7-3	James Brakef			9 30		## 14.	7 2.00	1.0 47	.6 X	verilog	3 table888 thor		Y	4G	4G Y	130	64	2014 2016		2016 version gives same reults as 201	
thor	https://opencol		Robert Finch Robert Finch	RISC			Robert Finch Robert Finch	90000		30			+ +		+	verilog verilog	thor2	Y asm Y asm			4G Y		64	2015 2021 2015 2021	https://github.com	Thor-2: L1 & L2 caches, GP float & ve	variable length instructions
thor	https://opencor	mature			64 16		Robert Finch	210000		30						verilog	thor5	Y asm	Y	4G			64	2015 2021	https://github.com		plans for more features, eventually 2M LUTs
thor	https://opencoi	mature	Robert Finch	RISC	64 16	zu-5e	James WIP					## v21.	1 2.00	1.0		system	27 thor2021	Y asm	Υ	16E	16E Y		64	2015 2021	https://github.com	Thor-5: L1 & L2 caches, GP float & ve	plans for more features, eventually 2M LUTs
xgate	https://opencor		Robert Hayes		16 16	kintex-7-3	James Brakef	2778	6		159	## 14.	7 0.67	1.0 38	3 X	verilog	7 xgate_to	рΥ	N			42	16	2009 2013		high pin count	Freescale XGATE co-processor compatible
cmips	https://github.c	mature stable		MIPS	8 9	kintex-7	Rodney Sincla	196	6		474	14	7 0.33	1.0 797	9 II X	vhdl	22 core 3 core	Y yes Y asm	N N	4G / 1K		41	32	5 2017 2019 2012 2014	https://www.inf.uf	5-stage pipeline, MIPS32r2 core	inst after branch/call/rtn always execs
dfp	https://opencor		Ron Chapman	forth			James Brakef	297				## 14.	7 0.33				25 DataFloy		14 1	IK	OK I	47	'	2003 2009	ittps://github.com	8-bitter, generates a custom VHDL sta	
z80soc	https://openco	stable	Ronivon Costa	200	8 8		James Brakef	2474					7 0.33				19 top_s3e	Y yes		64K				2008 2016		based on Daniel Wallner's T80	
minirisc	https://opencor		Rudolf Usselmann	PIC16	8 14		Rudolf Usseln	460			80			1.0 57		verilog					4K Y		L.,	2001 2012			
avr_core avr_core	https://opencoi	stable	Rusian Lepetenok Rusian Lepetenok	AVR AVR	8 16	zu-3e kintex-7-3	James Vivado	1624				## v21.	7 0.33	1.0 50			70 avr_core		N N	64K		72	32	2002 2017		VHDL core also VHDL core also	
arm_rusian	https://eithub.c	om/0xD5	C ruslan	arm		zu-3e	James LUT RA		4815 6				1 1.00			system	15 avr_core 6 ARM_Mu		Y		4G Y	12	16	2002 2017		from "Digital design and computer ar	single cycle.
arm_rusian	https://github.c	om/0xD5	<u>C</u> ruslan	arm	32 32	zu-3e	James LUT RA	392	6			## v21.	1 1.00	1.0		system	verilo ARM_Pip	e Y yes	Υ	4G	4G Y		16	2019		from "Digital design and computer ar	incomplete RTL, prob 4 student exercise
arm_rusian	https://github.c		ruslan	arm	32 32	zu-3e	James LUT RA	3563					1 1.00		_		verilo _l ARM_Sin		Υ				16			from "Digital design and computer ar	
riscuva1	https://www.sc	stable		picoBlaze 68000		kintex-7-3	James Brakef	109	6		370	## 14.	7 0.33	2.0 560	.7 X		1 riscuva1		N Y	256	1K Y	35	\vdash	2006 2006	https://github.com	Verilog source included in PDF file simplified 68K	also VHDL version by Bikash Gogoi with identic
m68k	https://github.c	r beta	Salvador Garcia Sam Gladstone etal	RISC	22 22	1	too m	any los		-			+		+	verilog	13 cpu3017 12 sxp		N	4G	4G		32	2001 2009		basic RISC	too many los
kcp53000	https://github.c		Samuel Falvo II	risc-v	64 32	kintex-7-3	James trimm		6		175	## 14.	7 2.00	1.0 142	9 X E		4 polaris	Y ves		/ 16E	16E Y		32	2016 2017	https://github.com	kestrel #3, basic 64-bit RISC-V	uses state machine RTL generator
kestrel-2	kestrelcompute	stable		forth			James Brakef	735					7 0.67				27 M_kestre	el Y yes	N	64K	64K	20		2 2012 2015	https://hackaday.	J1 with wishbone bus	M_j1a runs at 244MHz & 368 LUTs
s16x4a	https://github.c		Samuel Falvo II	forth	16 4	kintex-7-3	James Brakef	514	6		476	## 14.	7 0.67	1.0 620	.7 X E		1 s16x4a	Υ	N N		64K Y	12		2012 2017		kestrel #2, byte & word data	derived from Myron Plichota's design (stream
s64x7 minimips	https://github.c		Samuel Falvo II	forth RISC	64 8			2939	6				7 1.00	1.0 40	1 X	verilog	4 s64x7 12 minimips		A1 A1	16E	16E Y	56	32	5 2004 2018		64-bit simple Forth engine	very little doc
manik	https://opencol		Samuel Hangouet Sandeeo Dytta		32 32		James Brakef James needs			8	118		7 0.33		.1 ^	vhdl	45 manik2to		N N	4G 4K			16	2002 2006	www.niktech.com	based on MIPS I optional data & inst caches	supports Xilinx, Altera, Actel, Lattice; broken w
mocha	https://github.c	stable	Sanjay Gupta	accum	8 8					\vdash	_	T	1.55		1 1	vhdl	29 processo	r Y asm	N	64K	64K Y	31	1	2002 2000			IIT University, course materials include full RTL 8
dspuva16	http://www.DT	stable	Santiago de Pablo	DSP			James Brakef	332					7 0.67			verilog	1 dspuva10	asm asm	N Y			40	16	2001 2004	www.1-core.com		broken web link
up1232	http://www.dte	stable	Santiago de Pablo			kintex-7-3	James Brakef	220	6		244	## 14.	7 0.33	3.0 122	.0 X	vhdl	3 up1232a		N		64K Y	33 2	32	2000 2000		bare core, prog size 4K to 64K	description in source files
pdp8-soc	https://github.c	om/scott	Scott Baker	PDP8 8080		blaces 7.1	l la acces Davides	1170			200	## 14.	7 0 22	00 0	3 X	/ vhdl	15 soc 1 m8080	. 100	N N					2016 2020			PDP-8 CPU + RAM + UART + Timer + I/O Ports
cpu8080 Im32	https://dithub.c	stable mature	Scott Moore Sebastien Bourdeaudu	8080 LM32	32 32	kintex-7-3	James Brakef	1179	1 10	-	299	## 14.	7 0.33	9.0 9	.J X	verilog	24 lm32-top	Y yes		4G		++	32	2006 2016 6 2014	1	includes VGA display generator, three cleaned up lattice micro32, see milky	
milkymist	https://github.c			LM32	32 32	spartan-6	James failed i	13531	. 6	31 7	8 50	## 14.	7 0.80	1.0 3	0 X Y		169 system	Y yes				+	32		1		failed in mapper
navre	https://opencoi	stable	Sebastien Bourdeaudu	AVR	8 16	kintex-7-3	James Brakef	990	6		207	## 14.	7 0.33	1.0 69	.0 AILX	verilog	1 softusb_i	n Y yes	N	64K	64K Y	72	32	2 2010 2013	https://www.milk	AVR clone, part of www.milkymist.or	g
y80e	https://opencor	stable			8 8	cycone-3	Sergey Belyas					## 14.	7 1.00	3.0			15 top_leve		N N		64K Y			2013 2019		Y80e - Z80/Z180 compatible processo	based on Y80 from "Microprocessor Design Us
riscv_vhdl	https://opencor	errors		risc-v MIPS	64 32		James many	files, mis					7 1.00 7 1.00		2 4	vhdl & v		Y yes		4G 4 4G	4G Y	44	32	2016 2018	https://github.com	System-On-Chip based on bare Rocke	both rocket & river cores
hf-risc erp	https://opencor	stable stable		RISC	8 16		James Brakef	366		1			7 0.33			vhdl	9 spartan3 1 ERPverilo		IN N	46	4G Y	15	6	2016	ntcps://gitnub.com	MIPS I subset, no multiplier two report PDFs & one Verilog file	1
ae18	https://opencor		Shawn Tan	PIC18		arria-2	James Brakef						1 0.33				1 ae18_co		N Y	/ 4K	1M	13	Ť	2003 2009	https://hackadav.	not 100% compatable	negative edge reset "clock"
ae18	https://opencor	beta	Shawn Tan	PIC18	8 16	zu-3e	James vivado	954			208	## v21.	1 0.33	1.0 72	.1 ILX	verilog	1 ae18 co	re yes	N Y					2003 2009	https://hackaday.	not 100% compatable	negative edge reset "clock"
aeMB	https://opencor	beta	Shawn Tan	uBlaze	32 32	kintex-7-3	James Brakef	1018		-			7 1.00				7 aeMB_co		N				Ш	2004 2009		not 100% compatable	
aeMB k68	https://opencor		Shawn Tan	uBlaze	32 32		James Vivado		434 6	-			1 1.00				7 aeMB_cc		N N		4G Y	++	16	2004 2009	 	not 100% compatable	1
dcpu16	https://opencor	alpha beta		68000 RISC	16 16		James Brakef James Brakef	2392			318	## 14. ## 14	7 0.67 7 0.67	4.0 80		verilog	15 k68_cpu 5 dcpu16_	r yes				37	16	2003 2009 2009 2012	https://en.wikiner	68K binary compatible for the 0X10c game	4+ addressing modes, 4 & 5-bit reg /modefield
nnarm	ftp://ftp.gwdg.c		Sheng Shen	ARM	32 16		J	502	T 1	m	310	14.	0.07	00	1 1	7	J GCPG10_		<u> </u>	- U-IK		1	T	2005 2012	ры реньикрес		g/wiki/Amber_(processor_core), ran afoul of Al
wisc-sp13	http://git.azure		Shyamal H Anadkat	RISC												verilog							8	2007 2017	http://pages.cs.wi		gn of a microprocessor called the WISC-SP13
x32	http://citeseerx		Sijmen Woutersen	forth	32 8		James missin			-		## 14.		1.0		vhdl	32 core	Y yes	N	4G		$\perp \perp $	\Box	2006 2007	https://pdfs.sema		uses preprocessor on VHDL
aap	https://github.c	stable stable		RISC	16 16 16 16	arria-2	James Brakef	7193		\vdash	393	## q18.	0 0.67	1.0 36		verilog	7 de0_nan 7 de0_nan	o Y yes	Y	64K		++	64	2015 2016 2015 2016	http://www.embe	includes Altera project includes Altera project	4 to 64 reg, 24-bit pc, no status reg 4 to 64 reg, 24-bit pc, no status reg
aap a tiny up	https://www.ni		Simon Cook Simon Moore, Frankie				James Braket	10630					0 0.67		l c.		7 deu_nan 1 TinyCom				16M Y	13	128	2015 2016	https://www.embe	from Thacker's version, Un Cambridg	
oms8051mini	https://opencor	alpha	Simon Teran, Dinesh A	8051	8 8	kintex-7-3	James Brakef	1991	. 6	1 3	2 133	## 14.	7 0.33	5.0 4	4 X	verilog	66 digital_co	or Y yes	N	64K	64K Y		1	2000 2018			
8051	https://opencor		Simon Teran, Jakas						645 6		242	## v21.	1 0.33	4.0 14	.0 ILX	verilog	32 oc8051_	to Y yes	N	64K	64K Y			2001 2016		8051 core includes several on-chip pe	
8051	https://opencor	alpha	Simon Teran, Jakas	8051	8 8	kintex-7-3	James tunred	1744	6	1	111	## 14.	7 0.33	4.0 5	3 ILX	verilog	32 oc8051_	tq Y yes	N	64K	64K Y	1 1	1	2001 2016	1	8051 core includes several on-chip pe	eripherals, like timers and counters

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 2	all tal	k F m max	e tool	MIPS clk		ven dor	src code	#src files top file	tool fite	g P ma	max byt	e tsuit rs # r	adr # nod reg	e year revi		note worthy	comments
x9	https://github.co		Simon Zhang	risc	8 9												24 top_level	Y asm N		6 256 Y	13	16	2016 201	7	9-bit processor: 4:1:4 op-code, R0, R1	fields
ao486_mister	https://github.co		Sorgelig		32 8	zu-3e	James vivad						1.00 1		I Y			Y yes		G 4G Y			2020 202	1		mister version of ao486: reworked with man
aspida	https://opencor		Sotiriou	DLX	32 32	zu-2e	James dated					## v20.1			Х			Y yes		3 4G		_	2002 200	9	DLX	compiled sync version
aspida riscv kian	https://opencor		Sotiriou		32 32	kintex-7-3	James dated	358	6 6	+-+	257	## 14.7	1.00 1	.0 71.7	Х			Y yes N	40	G 4G Y		22	2002 200	9		compiled sync version
hohcat	https://github.co		splinedrive Stan Drey	risc-v DSP		kintex-7-3	lames Brake	f 162	2 6	1	107	## 14.7	0.67 1	0 44.0	x		17 kianv 30 bobcat co		1 64		+ +	32	1998 200	0	very simple riscv cpu/soc one single fil	dead web links
Igp30	http://www.e-ba		Stanley Frankel	accum		, KIIILEX-7-	James brake	102	1 1	-	107	mm 14.7	0.07	.0 44.0			42 LGP-30			K 4K N		3	201	7	FPGA version of LGP30 drum compute	
wb4pb	https://opencor		Stefan Fischer	picoBlaze		kintex-7-	James incom	nplete po				## 14.7	0.33 3	.0	Y		14 picoblaze_		Y				2010 201	3 https://en.wikiped	software addon for picoBlazeSoftware	
wb4pb	https://opencor		Stefan Fischer	picoBlaze			Stefan Fische						0.33 3				14 picoblaze_		Υ				2010 201	3 https://en.wikiped	software addon for picoBlazeSoftware	kcpsm3 only works for Spartan 3
ncore	https://opencor	е-ре-	Stefan Istvan	accum	16 8		James Brake						0.67 1				3 nCore		1 12		16	16	2006 201	8	This is a little-little processor core	
eco32f or1200mp	https://github.co	stable stable	Stefan Kristiansson Stefan Wallentowitz	RISC OpenRISC	32 32		James Brake			3			1.00 1				12 eco32f	Y yes N	M 40	2M256M Y 3 4G Y		32 32	6 2014 201	4	pipelined version of the eco32 CPU	cache & mmu
riscv rv01 cor	https://github.co		Stefano Tonello	risc-v	-		James Brake			4	_	## 14.7		-			104 or1200_tc 65 rv01_selft		1 40		+	32	2012 201	2 https://openrisc.ic	multiprocessor variant, single core all files in one directory	two self test tops
i1sc	https://github.co		Steffen Reith	forth		KIIILEX-7-3	Jailles blake	1333	1 °	4 0	2 130	## 14.7	1.00 1	.0 9.3			11 i1	Y forth N			20	32	2017 201	8	J1 reimplemented using Scala/Spinal t	
atlas_2K	https://opencor		Stephan Nolting	RISC		zu-3e	James vivad	0 122	2 1160 6	1	5 262	## v21.1	0.80 1	.0 171.4			19 ATLAS_2K		1 Y 64		1 80	8	2013 201	5	ARM thumb like inst set	has MMU & full SOC features
atlas_2K	https://opencor	r beta	Stephan Nolting	RISC	16 16		James Brake			1		## 14.7			ILX	vhdl	19 ATLAS_2K	Y asm N		K 64K N	1 80	8	2013 201	5	ARM thumb like inst set	has MMU & full SOC features
atlas_core	https://opencor		Stephan Nolting	RISC	_		James vivad		1 285 6	1			0.80 1				8 ATLAS_CP				80	8	2013 201	5	ARM thumb like inst set	non-MMU version
atlas_core	https://opencor		Stephan Nolting		16 16		James Brake Stephan Nol	f 55		1			0.80 1		IX IX		8 ATLAS_CP		1 Y 64	K 64K Y	80	16	2013 201	5 have //-lab.ub	ARM thumb like inst set	non-MMU version
neo430 neo430	https://opencor	alpha	Stephan Nolting Stephan Nolting	MSP430 MSP430			James chang						0.67 8			viiidi	19 neo430_to	y yes N		K 32K Y	-	16	2015 202 2015 202	1 https://github.com	website has detailed resource untilizated to set option and the set option website has detailed resource untilizated to set option website has detailed resource untilizated to set option website has detailed resource untilizated to set option website has detailed resource untilizated to set option website has detailed resource untilizated to set option website has detailed resource untilizated to set option website has detailed resource untilizated to set option website has detailed resource untilizated to set option website has detailed resource untilizated to set option website has detailed resource untilizated to set option website has detailed resource untilizated to set option website has detailed to s	minimal configuration
neo430	https://opencor		Stephan Nolting	MSP430			Stephan Nol			+			0.67 8				19 neo430_tr	Y ves N	1 28	K 32K Y	+	16	2015 202	1 https://github.com	website has detailed resource unt	
riscv neorv32	https://github.co		Stephan Nolting	risc-v			Stephartl fpg						1.00 4				25 neorv32_1	Y yes N	1 40			32	2020 202	1 https://opencores		many perpherals, LUT counts for all varia
storm_core	https://opencor	beta	Stephan Nolting	ARM7	32 32		James Brake		2 6				1.00 1			vhdl	16 core	Y yes N		3 4G Y		32	8 2011 201	4	Storm Core (ARM7 compatible)	I & D caches not compiled
storm_soc	https://opencor		Stephan Nolting	ARM7	32 32		James Brake	f 351					1.00 1				40 storm_tor	Y yes N		3 4G Y		32	8 2012 201	5	STORM SoC	cache & no peripherals
apple2fpga	http://www.cs.c		Stephen A Edwards	6502	_	zu-3e	James vivad		8 706 6	++			0.33 4				19 de2_top	Y yes N		K 64K Y	\perp	+	2007 200	9	emulation of Apple II computer	replaced Altera PLL with stub
apple2fpga raptor16	http://www.cs.c		Stephen A Edwards Steve Haywood	6502 CISC	8 8		James uncor			++			0.33 4						1 Y 64	K 64K Y	++	+	2007 200	9	emulation of Apple II computer 8 data & 8 adr regs	replaced Altera PLL with stub no multiply, 8 adr modes
plasma	https://opencor		Steve Rhoads	MIPS			James Brake		-				1.40 2				1 raptor16 22 plasma			3 4G Y		32	2004 201	6 http://plasmacou.	wide outside use, opencores page has	
1802-pico-basi	https://github.co		Steve Teal	1802	8 8	zu-3e	James area	0 24		+			0.33 12				6 pico_basic	Y yes N	1 64	K 64K Y	52	16	2016 201	6 https://wiki.forth-		tiny Basic in ROM, Interrupts & DMA not impl
misc16	https://github.co	om/Steve-	Steve Teal		16 16	zu-3e	James Brake		7 78 6				0.22 1					Y yes N	1 64	K 64K N			202		16-bit minimal CPU which only has a s	
mx65	https://github.co		Steve Teal	6502		zu-3e	James Brake		5 148 6				0.33 4				5 apple1			K 64K Y		T	202	2	cycle accurate and passes the Klaus D	
pumpkin	https://github.co	om/Steve-	Steve Teal	accum		zu-3e	James Brake		6 67 6				0.67 2				6 hello_wor		4	K 4K	14	_	202	~	scalable, 16-bit, 16 instruction soft CP	
pumpkin	https://github.co	om/Steve-	Steve Teal	accum RISC	16 16	zu-3e	James Brake	t 23	0 131 6	+-+	1 450	## v21.2	0.67 2	.0 656		vhdl vhdl	6 myco		1 A		14	22	202		scalable, 16-bit, 16 instruction soft CP	
processor-core avr hp	https://github.co		Steven Hua Strauch Tobias	AVR	8 16	kintex-7-3	lames 2 slot	155	4 6	++	222	## 147	0.33 1	0 474	х		10 205 5050			K 128K Y	72	32	2018 201		clean, simple, prob classwork	Quartus proj, basic RISC instructions
or1200 hp	https://opencor		Strauch Tobias	OpenRISC			Strauc 3 slot				185		1.00 1				10 avr_core_c 39 or1200_ic			G 4G Y		32	2010 201	3 https://oneprisc.ic	hyper pipelined (eg barrel) AVR 3 slot barrel version of OR1200	numbers from published paper
lc-3	https://github.co		Sudhanshu Gupta	RISC		i vii cex s	Strade 5 Siot	300.	1		103		1.00 1	.0 33.1		vhdl	33 011200_IC	Y asm N				8	201	7 https://en.wikiped	from book: 978-0072467505 by Patt	
artemis	https://github.co	simulatio	Sudharshan Sundaram	RISC		zu-3e	James incom	nplete so	urce code			## v21.1	1.00 1	.0			9 main_test				18	8	2018 202	0 https://www.yout	simple, educational uP with decent vic	
cqpic	http://www002.		Sumio Morioka	PIC16			James ROM						0.67 1		1	vhdl & v	5 CQPIC	Y yes N	I Y 25	6 4K Y			1999 200	4	LPM macros	
c-nit	http://www.c-ni	stable	Sumit		16 16	spartan-3			2 4				0.67 2		Х		6 soc		I N 64	K 64K Y	22	15	2003 200	4	RISC with several load/store modes	
avr-cpu iane nn	https://github.co	stable	Sung Hoon Choi Suresh Devanathan	AVR RISC	8 16 4 8	zu-3e	James vhdl 2 James Brake		ge 6	\vdash		## v21.1	0.33 1		х	vhdl vhdl	15 avr_cpu 3 Processor	Y yes N	1 64	K 128K Y	72	32 16	2002	9		allond an elekara
mano machine	https://github.co		Susam Pal	accum			James brake						0.33 1		^		5 microproc		1 4	K 4K N		10	2002	6 Computer System	neural network microprocessor, speci course project, bidir mem data	for XC9572 CPLD, large # of latches
myrisc1	https://github.co		Susam Pal	RISC		Killica 7 .	Junies need.	30	1 1			1111 24.7	0.33 1		1		5 microprod			6 256 Y		4	2005 201		one of several implementations	AKA Mano Machine, LPM macros
riscv_rsd	https://github.co		Susumu Mashimo	risc-v		2 zynq	Susumu Mas	ł 2816	6 6		90		1.00 1			system v		Y yes N	1 40	3 4G Y		32	202	0	RISC-V out-of-order superscalar proce	
ARC	https://www.syr		Synopsys	ARC		porprieta							1			proprieta			40					https://www.syno		for ASIC use, FPGA versions avail
eight_bit_uc			Synplicity	RISC			James signal		e mixup 6				0.67 1	.0		vhdl	10 eight_bit_u	ic		2K Y		32	2000 200	0	part of Amplify documentation	
riscv_scr1 riscv_scr1	https://github.co		Syntacore	risc-v risc-v	32 32	2 arria-2	James Brake	field	A	-	-	## q18.0	-			system v	47 scr1_top_ 47 scr1_core	Y yes N	1 40	G 4G Y		32 32	2017 201	http://syntacore.c	<u>om</u>	
pdp2011	https://github.co		Syntacore Sytse van Slooten	PDP11		kintey-7-	James Brake	f 506	0 6	1	205	## 14.7	0.67 2	.0 13.6	IX Y				N 64		70	13 8	2008 201	http://syntacore.c	SoC. build files for A&X boards	complete impl including orig IO devices
prawn	nttp://papzo11		Tadatoshi Ishii	accum			James missir		6				0.33 3		<i>D</i> ()				N 4		70	13 0	1992	incp.//papzo11.5		L: Analysis and Modeling of Digital Systems, 19:
yacc	https://opencor	stable	Tak Sugawara	MIPS	32 32	kintex-7-	James map	222	0 6	6		## 14.7	1.00 1	.0	IX	verilog	10 yacc2	Y yes N	1 40	3 4G Y		32	5 2005 200	9	derived from, but independent of plas	
mist1032	https://github.co		Takahiro Ito	RISC					A			## q18.0				verilog	87 mist1032s	1		3 4G Y		64	201	4	mist32 uP: out of order version	missing cache_ram_16entry_512bit.v
mist1032	https://github.co		Takahiro Ito	RISC	32 32		James altera			4 12			1.00 1				50 mist32e10			3 4G Y		64	201		mist32 uP: embedded version	
mist1032 mblite	https://github.co		Takahiro Ito Tamar Kranenburg	RISC uBlaze	32 32		James altera James Brake			4 13		## q18.0 ## 14.7	1.00 1	.0 240.9	IX		100 mist1032is 18 core_wb			G 4G Y		64 32	2009 201	5	mist32 uP: inorder version not all instructions implemented	high pin count moved everything to work library
forth kf532	https://github.co		Tarasov Ilia	forth	32 6		James no *.o						1.00 1			vhdl	1 kf532	N N	Y 1		- 00	32	2013 201	3	no trace of source code on web	moved everything to work library
mcl51	http://www.mic		Ted Fried	8051	8 8		Ted Fried	31:			2 180		0.33 8			proprieta		Y yes N	I N 64	K 64K Y			2016		micro-coded	
mcl65	http://www.mic	stable	Ted Fried	6502	8 8	atrix-7-3	Ted Fried	25	2 6		2 196	## 14.7	0.33 4	.0 64.2	Х	verilog	1 mcl65	Y yes N	N 64	K 64K Y			2017		microcoded, cycle exact	excellent micro-coding LUT counts
mcl65	http://www.mic	0100.0	Ted Fried	6502			James insert					## 14.7	0.33 4			verilog	1 mcl65	. 100		K 64K Y	$\perp \exists$	\perp	2017	ļ	microcoded, cycle exact	excellent micro-coding LUT counts
mcl86	nttp://www.mic		Ted Fried	x86 RISC	16 8		Ted Fried	30	8 6	+	4 180	-1	0.67 20	.0 19.6	Х	proprieta		Y yes N	N 10	И 1M Y 3 4G	+	32	2016	nttp://www.embe	microcoded, meets original 8088 tim	
xtensa openc	https://ip.caden		tensilica/cadence T-Head Semiconductor	risc-v	,	2 proprieta	ıı y	+	+	++	+	+	+	+	\vdash	proprieta verilog	31 y	Y yes N	1 40		++	32	5,7	1 https://www.cov		ASIC usage, TIE tool generates RTL & software 06-and-c910, docs in Chinese, many many larg
cowgirl	https://opencor		Thebeekeeper	RISC		kintex-7-	James incom	nplete so	ource co. 6	+	+	14.7	0.67 1	.0	\vdash		14 cowgirl	. 1c3 N	11"	64K	+	8	2006 200	9	incomplete source code	oo and cozo, does in chinese, many fildily ldig
j1vh	https://github.co	00.0	Theo Hussey	forth				1	T			1			1		5 j1vh	Y forth N	1 64		20	T	201	9	VHDL clone of J1 forth CPU	altera block RAM
lion	https://github.co		Theodoulos Liontakis		16										I Y	vhdl	7 lionsystem					8	2015 201	9 https://hackaday.		software in C#, has BASIC
		om/lliont/	Theodoulos Liontakis	RISC		+ =		\perp	$+$ \mp	$\perp T$	$\perp \Box$		\Box		I Y	vhdl	7 lionsystem		64		$\perp \downarrow$	8	2015 202			new directory, same RTL, Mister project
lion	https://github.co	for .		RISC						++	1 225	## 14.7	1.00	.0 140.1	I Y		7 lionsystem			И 1M Y	70	32	2015 202		custom gaming CPU, Altera BDF files	
lion	https://github.co	,		MPA	22 1			166	սլ [6	+			0.33 1		х		26 system 8 cpu	Y yes N Y yes N	1 25	6 4K Y	/3	32	4 2005 201 2002 201		1, 2 or 4 issue viiw, uses HP VEX tool:	probable degeneracy, LUT RAM for program i
lion p-vex	https://github.co https://github.co https://github.co	om/tvanas	Thijs van As	VLIW DIC16			James bypas	f 25	5 6							AGLIIOR	o jupu	illines In	. 23		+	1			e.urg/ weu/ 20120303123033/NUD://W	
lion	https://github.co https://github.co https://github.co https://web.arch http://www.ento	om/tvanas stable		VLIW PIC16 forth		kintex-7-3	James bypas James Brake entner-electi	f 35		opt	60	mm 14.7	0.42 1		1	proprieta			51	2 1K	1 1	3-4	2002 201	1	25 MIPS: ERIC5xs, ERIC5Q	ww.mindspring.com/~tcoonan/index.ntml
lion p-vex free_risc8	https://github.co https://web.arch http://www.ent	om/tvanas stable proprietar	Thijs van As Thomas Coonan Thomas Entner	PIC16 forth		kintex-7-3 cyclone-4	James Brake	r 11		opt	60		0.42 1 1.00 1	.0 229.1	1	proprieta vhdl	ary	Y yes	51		+	3-4		1	25 MIPS: ERIC5xs, ERIC5Q vivado project, based on lxp32	comingled lxp32 & RISCv; poorly organized gi
lion p-vex free_risc8 eric5 riscv_bonfire pet_fpga	https://github.co https://web.arch http://www.ent	om/tvanas stable proprietar vado proje stable	Thijs van As Thomas Coonan Thomas Entner Thomas Hornschuh Thomas Skibo	PIC16 forth risc-v 6502	8 14 9 8 32 32 8 8	kintex-7-3 cyclone-4 kintex-7 kintex-7-3	James Brake entner-electi James Brake James Brake	field f 105	0 4 6 2 6	opt	60 242	## 14.7 ## 14.7	1.00 1	.0 229.1 .0 19.0	Х	vhdl verilog	bonfire_c; 1 cpu6502	Y yes N	40 I N 64	G 4G Y		3-4 32	2005 201 201 2007 201	1	vivado project, based on lxp32 for Commodore PET	comingled lxp32 & RISCv; poorly organized gi
lion p-vex free_risc8 eric5 riscv_bonfire pet_fpga aquarius	https://github.co https://web.arch http://www.ent	om/tvanas stable toroprietar grado proje stable stable	Thijs van As Thomas Coonan Thomas Entner Thomas Hornschuh Thomas Skibo Thorn Aitch	PIC16 forth risc-v 6502 SuperH-2	8 14 9 8 32 32 8 8 32 16	kintex-7-3 cyclone-4 kintex-7 kintex-7-3 zu-3e	James Brake entner-electi James Brake James Brake James vivado	field f 105: o 356:	0 4 6 2 6 3 1384 6	opt 2 1	60 242 6 147	## 14.7 ## 14.7 ## v21.1	1.00 1 0.33 4 1.00 1	.0 229.1 .0 .0 .0 19.0 .0 41.2	X ILX	vhdl verilog verilog	bonfire_c; 1 cpu6502 21 top	Y yes N Y yes N	40 I N 64 I 40	G 4G Y K 64K Y G 4G Y		3-4	2005 201 201 2007 201 2003 201	1	vivado project, based on lxp32 for Commodore PET clone of Hitachi SH-2	project seems to have stalled
lion p-vex free_risc8 eric5 riscv_bonfire pet_fpga aquarius aquarius	https://github.co https://web.arch http://www.entr https://github.co https://github.co https://opencor https://opencor	stable toroprietar cyado proje stable stable stable	Thijs van As Thomas Coonan Thomas Entner Thomas Hornschuh Thomas Skibo Thorn Altch Thorn Altch	PIC16 forth risc-v 6502 SuperH-2 SuperH-2	8 14 9 8 32 32 8 8 32 16 32 16	kintex-7-3 cyclone-4 kintex-7-3 kintex-7-3 zu-3e kintex-7-3	James Brake entner-electi James Brake James Brake James vivad James Brake	field f 105: o 356: f 407	0 4 6 2 6 3 1384 6 1 6	opt 2 1 2 1	242 6 147 0 97	## 14.7 ## 14.7 ## v21.1 ## 14.7	1.00 1 0.33 4 1.00 1 1.00 1	.0 229.1 .0 19.0 .0 41.2 .0 23.7	X ILX ILX	vhdl verilog verilog verilog	bonfire_c; 1 cpu6502 21 top 21 top	Y yes N Y yes N Y yes N	40 1 N 64 1 40	G 4G Y K 64K Y G 4G Y G 4G Y		3-4	2005 201 201 2007 201 2003 201 2003 201	1 http://bonfirecpu. 1 https://github.com 5 http://Opf.org/j-cc 5 http://Opf.org/j-cc	vivado project, based on lxp32 for Commodore PET clone of Hitachi SH-2 clone of Hitachi SH-2	project seems to have stalled project seems to have stalled
lion p-vex free_risc8 eric5 riscv_bonfire pet_fpga aquarius aquarius mcpu	https://github.co https://web.arch http://www.ent	stable de stable de stable de stable de stable de stable de stable de stable de stable de stable	Thijs van As Thomas Coonan Thomas Entner Thomas Hornschuh Thomas Skibo Thorn Aitch Thorn Aitch Tim Boscke	PIC16 forth risc-v 6502 SuperH-2 SuperH-2 accum	8 14 9 8 32 32 8 8 32 16 32 16 8 8	kintex-7-3 cyclone-4 kintex-7 kintex-7-3 zu-3e kintex-7-3 spartan-6	James Brake James Brake James Brake James Vivadd James Brake James Brake James Brake	field f 105 o 356 f 407 f 4	0 4 6 2 6 3 1384 6 1 6	2 1 2 1	60 242 6 147 0 97 384	## 14.7 ## 14.7 ## v21.1 ## 14.7	1.00 1 0.33 4 1.00 1 1.00 1 0.08 1	.0 229.1 .0 19.0 .0 41.2 .0 23.7	X ILX ILX X	vhdl verilog verilog verilog vhdl	bonfire_c; 1 cpu6502 21 top 21 top 1 tb02cpu2	Y yes N Y yes N Y yes N Y asm N	1 N 64 1 40 1 40	G 4G Y IK 64K Y G 4G Y G 4G Y 4 64 Y		3-4	2005 201 201 2007 201 2003 201 2003 201 2007 201	1 http://bonfirecpu. 1 https://github.com 5 http://Opf.org/j-cc 5 http://Opf.org/j-cc	vivado project, based on lxp32 for Commodore PET clone of Hitachi SH-2 clone of Hitachi SH-2	project seems to have stalled project seems to have stalled reduced MIPS/clk due to only 4 inst
lion p-vex free_risc8 eric5 riscv_bonfire pet_fpga aquarius aquarius mcpu yafc	https://github.co https://web.arch http://www.entr https://github.co https://github.co https://opencor https://opencor	om/tvanas stable toroprietar orado proje stable stable stable stable stable stable de alpha	Thijs van As Thomas Coonan Thomas Entner Thomas Hornschuh Thomas Skibo Thorn Aitch Thorn Aitch Tim Boscke Tim Wawrzynczak	PIC16 forth risc-v 6502 SuperH-2 SuperH-2 accum forth	8 14 9 8 32 32 8 8 32 16 32 16 8 8	kintex-7-3 cyclone-4 kintex-7-3 kintex-7-3 zu-3e kintex-7-3 spartan-6 kintex-7-3	James Brake James Brake James Brake James Vivade James Brake James Brake James Brake James Brake	field f 105 o 356 f 407 f 4 f 61	0 4 6 2 6 3 1384 6 1 6 1 6 7 6	2 1 2 1	60 242 6 147 0 97 384 4 247	## 14.7 ## 14.7 ## v21.1 ## 14.7 ## 14.7	1.00 1 0.33 4 1.00 1 1.00 1 0.08 1 0.67 1	.0 229.1 .0 19.0 .0 41.2 .0 23.7 .0 749.0 .0 268.5	X ILX ILX X X	vhdl verilog verilog verilog vhdl vhdl	bonfire_c; 1 cpu6502 21 top 21 top 1 tb02cpu2 20 cpu	Y yes N Y yes N Y yes N Y asm N asm N	40 1 N 64 1 40 1 40 1 64	G 4G Y K 64K Y G 4G Y G 4G Y 4 64 Y K 8K	4 26		2005 201 201 2007 201 2003 201 2003 201 2007 201 2007 201 201	1 http://bonfirecpu. 1 https://github.com 5 http://Opf.org/j-cc 5 http://Opf.org/j-cc	vivado project, based on lxp32 for Commodore PET clone of Hitachi SH-2 clone of Hitachi SH-2 MCPU A minimal CPU for a CPLD	project seems to have stalled project seems to have stalled reduced MIPS/clk due to only 4 inst influenced by 11, F16 & C18
lion p-vex free_risc8 eric5 riscv_bonfire pet_fpga aquarius aquarius mcpu	https://github.co https://web.arch http://www.entr https://github.co https://github.co https://opencor https://opencor	om/tvanas stable proprietar crado proje stable stable stable stable stable stable stable stable stable stable stable stable	Thijs van As Thomas Coonan Thomas Entner Thomas Hornschuh Thomas Skibo Thorn Aitch Thorn Aitch Tim Boscke	PIC16 forth risc-v 6502 SuperH-2 SuperH-2 accum forth 68000	8 14 9 8 32 32 8 8 32 16 32 16 8 8	kintex-7- cyclone-4 kintex-7- kintex-7- zu-3e kintex-7- spartan-6 kintex-7- kintex-7- kintex-7-	James Brake James Brake James Brake James Vivadd James Brake James Brake James Brake	field f 105 o 356 f 407 f 4 f 61 f 233	0 4 6 2 6 3 1384 6 1 6 1 6 7 6	2 1 2 1	60 242 6 147 0 97 384 4 247	## 14.7 ## 14.7 ## v21.1 ## 14.7 ## 14.7	1.00 1 0.33 4 1.00 1 1.00 1 0.08 1	.0 229.1 .0 19.0 .0 41.2 .0 23.7 .0 749.0 .0 268.5 .0 3.2	X ILX ILX X X	vhdl verilog verilog verilog vhdl vhdl vhdl	bonfire_c; 1 cpu6502 21 top 21 top 1 tb02cpu2	Y yes N Y yes N Y yes N Y asm N asm N Y yes N	40 1 N 64 1 40 1 40 1 56 1 Y 81 1 N 40	G 4G Y K 64K Y G 4G Y G 4G Y 4 64 Y K 8K G 4G Y	4 26	3-4 32 16 16	2005 201 201 2007 201 2003 201 2003 201 2007 201	1 http://bonfirecpu. 1 https://github.com 5 http://Opf.org/j-cc 5 http://Opf.org/j-cc	vivado project, based on lxp32 for Commodore PET clone of Hitachi SH-2 clone of Hitachi SH-2 MCPU A minimal CPU for a CPLD	project seems to have stalled project seems to have stalled reduced MIPS/clk due to only 4 inst influenced by J1, F16 & C18 for use with Minimig
lion p-vex free_risc8 eric5 eric5 pet_fpga aquarius aquarius mcpu yafc tg68	https://github.co https://web.arch http://www.entr https://github.co https://github.co https://opencor https://opencor	m/tvanas stable troprietar vado proje stable	Thijs van As Thomas Coonan Thomas Entner Thomas Hornschuh Thomas Skibo Thorn Aitch Thorn Aitch Tim Boscke Tim Wawrzynczak Tobias Gubener	PIC16 forth risc-v 6502 SuperH-2 SuperH-2 accum forth	8 14 9 8 32 32 8 8 32 16 32 16 8 8 16 16 16	kintex-7- cyclone-4 kintex-7- kintex-7- zu-3e kintex-7- spartan-6 kintex-7- kintex-7- kintex-7-	James Brake entner-electi James Brake James Vivadi James Brake James Brake James Brake James Brake James Brake	field f 105 o 356 f 407 f 4 f 61 f 233	0 4 6 2 6 3 1384 6 1 6 1 6 7 6	2 1 2 1	60 242 6 147 0 97 384 4 247	## 14.7 ## 14.7 ## v21.1 ## 14.7 ## 14.7	1.00 1 0.33 4 1.00 1 1.00 1 0.08 1 0.67 1	.0 229.1 .0 19.0 .0 41.2 .0 23.7 .0 749.0 .0 268.5 .0 3.2	X ILX ILX X X X X X	vhdl verilog verilog verilog vhdl vhdl vhdl	bonfire_cg 1 cpu6502 21 top 21 top 1 tb02cpu2 20 cpu 2 TG68_fast 3 TG68docC	Y yes N Y yes N Y yes N Y asm N asm N Y yes N	40 1 N 64 1 40 1 40 1 64	G 4G Y K 64K Y G 4G Y G 4G Y 4 64 Y K 8K G 4G Y	4 26	16	2005 201 201 2007 201 2003 201 2003 201 2007 201 2007 201 2007 201	1 http://bonfirecpu. 1 https://github.con 5 http://Opf.org/i-cc 5 http://Opf.org/i-cc 8 https://github.con 2	vivado project, based on kp32 for Commodore PET clone of Hitachi SH-2 clone of Hitachi SH-2 MCPU A minimal CPU for a CPLD TG68 - execute 68000 Code 68020 ISA (68000, 68010 & 68020 ch	project seems to have stalled project seems to have stalled reduced MIPS/clk due to only 4 inst influenced by 11, F16 & C18 for use with Minimig bice)
lion p-vex free_risc8 eric5 eric5 riscv_bonfire pet_fpga aquarius aquarius mcpu yafc tg68 tg68kc	https://github.co https://web.arch http://www.entr https://github.co https://github.co https://opencor https://opencor	om/tvanas il stable toroprietar syado proje stable stable stable stable stable stable stable stable stable stable stable stable	Thijs van As Thomas Coonan Thomas Entner Thomas Entner Thomas Hornschuh Thomas Skibo Thorn Altch Thorn Altch Tim Boscke Tim Wawrzynczak Tobias Gubener Tobias Gubener Tobias Strauch Tom Coonan	PIC16 forth risc-v 6502 SuperH-2 SuperH-2 accum forth 68000 68000 ARM PIC16	8 14 9 8 32 32 8 8 32 16 32 16 8 8 16 16 16 16 16 32 16	kintex-7- cyclone-4 kintex-7 kintex-7- 5 zu-3e kintex-7- spartan-6 kintex-7- kintex-7- kintex-7- kintex-7- kintex-7-	James Brake entner-electt James Brake James Brake James Brake James Brake James Brake James Brake James Brake James Brake James Brake	ri 110 field f 105.00 356: f 407: f 4.f 61 f 233 field f 326	0 4 6 2 6 3 1384 6 1 6 1 6 7 6 1 6	2 1 2 1	60 242 6 147 0 97 384 4 247 44 1 165	## 14.7 ## v21.1 ## 14.7 ## 14.7 ## 14.7 ## 14.7	1.00 1 0.33 4 1.00 1 1.00 1 0.08 1 0.67 1 0.67 4 0.67 4	.0 229.1 .0 19.0 .0 41.2 .0 23.7 .0 749.0 .0 268.5 .0 3.2 .0 166.1	X ILX ILX X X X X X X	vhdl verilog verilog verilog vhdl vhdl vhdl vhdl proprieta verilog	bonfire_cg 1 cpu6502 21 top 21 top 1 tb02cpu2 20 cpu 2 TG68_fast 3 TG68docC	Y yes N Y yes N Y yes N Y asm N asm N Y yes N Y yes N Y yes N	40 1 N 64 1 40 1 40 1 7 81 1 N 40 1 N 40 1 N 40 1 N 40	G 4G Y K 64K Y G 4G Y G 4G Y K 8K G 4G Y K 8K G 4G Y K 8K G 4G Y K 8K	4 26	16	2005 201 2017 201 2007 201 2003 201 2007 201 2007 201 2007 201 2013 202 2013 202 2013 1999	1 http://bonfirecpu. 1 https://github.con 5 http://Opf.org/i-cc 5 http://Opf.org/i-cc 8 https://github.con 2	vivado project, based on kp32 for Commodore PET clone of Hitachi SH-2 clone of Hitachi SH-2 MCPU A minima ICPU for a CPLD TG68 - execute 68000 Code 68020 ISA (68000, 68010 & 68020 ch claims to be mature	project seems to have stalled project seems to have stalled reduced MIPs/clk due to only 4 inst influenced by 11, F16 & C18 for use with Minimig lock) various academic papers, several projects rise8 by Tom Coonan also a PIC uP
lion p-vex free_risc8 eric5 riscv_bonfire pet_fpga aquarius aquarius mcpu yafc tg68 tg68kc cortex_m3 pic_coonan risc8	https://github.co https://web.arch http://www.entr https://github.co https://github.co https://opencor https://opencor	om/tvanas stable proprietar vado proje stable sta	Thijs van As Thomas Coonan Thomas Entner Thomas Entner Thomas Hornschuh Thomas Skibo Thorn Aitch Thorn Aitch Tim Boscke Tim Wawrzynczak Tobias Gubener Tobias Gubener Tobias Strauch Tom Coonan Tom Coonan	PIC16 forth risc-v 6502 SuperH-2 SuperH-2 accum forth 68000 68000 ARM PIC16 PIC16	8 14 9 8 32 32 8 8 32 16 32 16 8 8 16 16 16 16 16 16 32 16 8 14 8 12	kintex-7- cyclone-4 kintex-7 kintex-7- zu-3e kintex-7- spartan-6 kintex-7- kintex-7- kintex-7-	James Brake entner-electt James Brake James Brake James Brake James Brake James Brake James Brake James Brake James Brake James Brake	field f 105 o 356 f 407 f 4 f 61 f 233 field	0 4 6 2 6 3 1384 6 1 6 1 6 7 6 1 6	2 1 2 1	60 242 6 147 0 97 384 4 247 44	## 14.7 ## v21.1 ## 14.7 ## 14.7 ## 14.7 ## 14.7	1.00 1 0.33 4 1.00 1 1.00 1 0.08 1 0.67 1 0.67 4 0.67 4	.0 229.1 .0 19.0 .0 41.2 .0 23.7 .0 749.0 .0 268.5 .0 3.2	X ILX ILX X X X X X X	vhdl verilog verilog verilog vhdl vhdl vhdl proprieta verilog verilog	bonfire_cg 1 cpu6502 21 top 21 top 1 tb02cpu2 20 cpu 2 TG68_fast 3 TG68docC 3 TG68docC 4 cpu 8 cpu 8 cpu	Y yes N Y yes N Y yes N Y asm N asm N Y yes N Y yes N Y yes N	40 1 N 64 1 40 1 40 1 7 81 1 N 40 1 N 40 1 N 40 1 N 40	G 4G Y K 64K Y G 4G Y G 4G Y K 64K Y G 4G Y K 8K G 4G Y G 4G Y K 8K G 4G Y	4 26	16	2005 201 2007 201 2003 201 2003 201 2007 201 2007 201 2007 201 2013 202 2013 202	1 http://bonfirecpu. 1 https://github.con 5 http://Opf.org/i-cc 5 http://Opf.org/i-cc 8 https://github.con 2	vivado project, based on lxp32 for Commodore PET clone of Hitachi SH-2 clone of Hitachi SH-2 MCPU A minimal CPU for a CPLD TG68 - execute 68000 Code 68020 ISA (68000, 68010 & 68020 chr. claims to be mature excellent HTML doc	project seems to have stalled project seems to have stalled reduced MIPS/clk due to only 4 inst influenced by 11, F16 & C18 for use with Minimig locie) various academic papers, several projects risc8 by Tom Coonan also a PIC uP directory contains derivative design by anoth
lion p-vex free_risc8 eric5 riscv_bonfire pet_fpga aquarius aquarius mcpu yafc tg68 cortex_m3 pic_coonan risco	https://github.co https://web.arch http://www.entr https://github.co https://github.co https://opencor https://opencor	om/tvanas stable proprietar stable asic	Thijs van As Thomas Coonan Thomas Entner Thomas Entner Thomas Hornschuh Thomas Skibo Thorn Altch Thorn Altch Tim Boscke Tim Wawrzynczak Tobias Gubener Tobias Gubener Tobias Gubener Tobias Tobias Gubener Tobias Tomas Gubener Tomas Tomas Gubener Tom Hand	PIC16 forth risc-v 6502 SuperH-2 SuperH-2 accum forth 68000 68000 ARM PIC16 PIC16 forth	8 14 9 8 32 32 8 8 32 16 32 16 8 8 16 16 16 16 16 16 32 16 8 14 8 12	kintex-7- cyclone-4 kintex-7 kintex-7- 5 zu-3e kintex-7- spartan-6 kintex-7- kintex-7- kintex-7- kintex-7- kintex-7-	James Brake entner-electt James Brake James Brake James Brake James Brake James Brake James Brake James Brake James Brake James Brake	ri 110 field f 105.00 356: f 407: f 4.f 61 f 233 field f 326	0 4 6 2 6 3 1384 6 1 6 1 6 7 6 1 6	2 1 2 1	60 242 6 147 0 97 384 4 247 44 1 165	## 14.7 ## v21.1 ## 14.7 ## 14.7 ## 14.7 ## 14.7	1.00 1 0.33 4 1.00 1 1.00 1 0.08 1 0.67 1 0.67 4 0.67 4	.0 229.1 .0 19.0 .0 41.2 .0 23.7 .0 749.0 .0 268.5 .0 3.2 .0 166.1	X ILX ILX X X X X X X	vhdl verilog verilog verilog vhdl vhdl vhdl vhdl vrilog verilog verilog verilog verilog proprieta	bonfire_cg 1 cpu6502 21 top 21 top 1 tb02cpu2 20 cpu 2 T668_fast 3 T668docc 2 Ty 7 piccpu 8 cpu	Y yes N Y yes N Y yes N Y yes N Y asm N asm N Y yes N Y yes N Y yes N Y yes N Y yes N Y yes N Y yes N	40 40 40 40 40 40 40 40 40 40	G 4G Y K 64K Y G 4G Y G 4G Y K 8K G 4G Y K 8K G 4G Y K 8K G 4G Y K 8K	4 26	16	2005 201 201 201 2007 201 2003 201 2003 201 2007 201 2007 201 2013 202 2013 202 2013 1999 199 199	1 http://bonfirecpu. 1 https://github.con 5 http://Opf.org/i-cc 5 http://Opf.org/i-cc 8 https://github.con 2	vivado project, based on kp32 for Commodore PET clone of Hitachi SH-2 clone of Hitachi SH-2 MCPU A minimai CPU for a CPLD TG68 - execute 68000 Code 68020 ISA (68000, 68010 & 68020 ch claims to be mature excellent HTML doc Harris Corp., PFGA version at MPEfort	project seems to have stalled project seems to have stalled reduced MIPS/Ckf due to only 4 inst influenced by 11, F16 & C18 for use with Minimig loce! various cademic papers, several projects risc8 by Tom Coonan also a PIC uP directory contains derivative design by anoth h
lion p-vex free_risc8 eric5 riscy_bonfire pet_fpga aquarius aquarius mcpu yafc tg68 tg68kc cortex_m3 pic_coonan risc8 rrisc8 rrscy cf_ssp	https://github.co https://web.arc/ https://web.arc/ https://github.co https://github.co https://opencor https://opencor https://opencor https://opencor https://web.arc/ https://web.arc/ https://web.arc/ https://web.arc/ https://web.arc/ https://web.arc/ https://web.arc/ https://web.arc/	om/tvanas stable broprietar (yado proje stable	Thijs van As Thomas Coonan Thomas Entner Thomas Entner Thomas Hornschuh Thomas Skibo Thorn Aitch Thom Aitch Tim Boscke Tim Wawrynczak Tobias Gubener Tobias Gubener Tobias Gubener Tobias Grauch Tom Coonan Tom Coonan Tom Hand Tom Hawkins	PIC16 forth risc-v 6502 SuperH-2 SuperH-2 accum forth 68000 ARM PIC16 FORTH	8 14 9 8 32 32 8 8 32 16 32 16 8 8 16 16 16 16 16 32 16 8 14 8 12 16 16	kintex-7 cyclone-4 kintex-7- kintex-7- kintex-7- kintex-7- spartan-6 kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7-	James Brake entner-electr James Brake James Brake James Brake James Brake James Brake James Brake James Brake James Brake James Brake James Brake James Brake	f 11th field f 105. o 356. f 407. f 4. f 61 f 233. f 61 f 35. f 61 f 51 f 61 f 51 f 61 f 61 f 61 f 61	0 4 6 2 6 3 1384 6 1 6 1 6 7 6 1 6	2 1 2 1	60 242 6 147 0 97 384 4 247 44 1 165 154	## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7	1.00 1 0.33 4 1.00 1 1.00 1 0.08 1 0.67 4 0.67 4 0.33 1 0.33 2	.0 229.1 .0 19.0 .0 19.0 .0 41.2 .0 23.7 .0 749.0 .0 268.5 .0 3.2 .0 166.1 .0 71.5	X ILX ILX X X X X X X	vhdl verilog verilog verilog vhdl vhdl vhdl vhdl vhdl proprieta verilog verilog proprieta confluen	ary bonfire_cg 1 cpu6502 21 top 21 top 1 tb02cpu2 20 cpu 2 T668_fast 3 T668docC ary 7 piccpu 8 cpu ary ce	Y yes N Y yes N Y yes N Y yes N Y asm N asm N Y yes N Y yes N Y yes N Y yes N Y yes N	444	G 4G Y K 64K Y G 4G Y 4 64 Y 4 64 Y 5 4G Y 6 4G Y 6 4G Y 6 4G Y 6 4G Y 6 4G Y	4 26	16 16 16	2005 201 2007 201 2007 201 2008 201 2008 201 2007 201 2013 202 2013 202	1 http://bonfirecpu. 1 https://github.con 5 http://opf.org/-cc 8 https://github.con 4 cortex M3 data sh 9 https://github.con	vivado project, based on lxp32 for Commodore PET clone of Hitachi SH-2 clone of Hitachi SH-2 MCPU A minimal CPU for a CPLD TG68 - execute 68000 Code 68020 ISA (68000, 68010 & 68020 chr. claims to be mature excellent HTML doc	project seems to have stalled project seems to have stalled reduced MIPS/clk due to only 4 inst influenced by 11, F16 & C18 for use with Minimig locie) various academic papers, several projects risk8 by Tom Coonan sloa a PIC uP directory contains derivative design by anoth
lion p-vex free_risc8 eric5 riscv_bonfire pet_fpga aquarius aquarius aquarius g68 tg68 tg68 cortex_m3 pic_coonan risc8 rtx2000 cf_ssp riscy_urv-core	https://github.cc https://web.arc/ https://web.arc/ https://github.cc https://github.cc https://opencor https://opencor https://opencor https://opencor https://opencor https://opencor https://opencor https://opencor https://opencor https://opencor https://opencor http://www.mpph	om/tvanas i stable proprietar vado proje stable	Thijs van As Thomas Coonan Thomas Entner Thomas Entner Thomas Hornschuh Thomas Skibo Thorn Altch Tim Boscke Tim Wawrzynczak Tobias Gubener Tobias Gubener Tobias Gubener Tobias Grauch Tom Coonan Tom Hand Tom Hand Tom Hand	PIC16 forth risc-v 6502 SuperH-2 SuperH-2 accum forth 68000 ARM PIC16 PIC16 forth ?	8 14 9 8 32 32 8 8 32 16 32 16 8 8 16 16 16 16 16 32 16 8 14 8 12 16 16	kintex-7 cyclone-4 kintex-7 kintex-7 kintex-7 kintex-7 kintex-7 kintex-7 kintex-7 kintex-7 kintex-7 kintex-7 kintex-7 kintex-7 kintex-7 kintex-7 kintex-7 kintex-7 kintex-7 kintex-7	James Brake entner-electr James Brake James Brake James Brake James Brake James Brake James Brake James Brake James Brake James Brake James Brake James Brake	f 11th field f 105.00 356.00 356.00 356.00 407.00 f 4.00 407.00 f 4.00 407.00 f 4.00 407.00 f 4.00 407.00 f 5.00 4	0	opt	60 242 6 147 0 97 384 4 247 44 1 165 154	## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7	1.00 1 0.33 4 1.00 1 1.00 1 0.08 1 0.67 4 0.67 4 0.33 1 0.33 2	.0 229.1 .0 19.0 .0 41.2 .0 23.7 .0 749.0 .0 268.5 .0 3.2 .0 71.5	X ILX ILX X X X X X X	vhdl verilog verilog verilog verilog vhdl vhdl vhdl vhdl proprieta verilog verilog proprieta confluen verilog	ary bonfire_cg 1 cpu6502 21 top 21 top 1 tb02cpu2 20 cpu 2 TG68_fast 3 TG68docd ary piccpu 8 cpu ary ce	Y yes N Y yes N Y yes N Y yes N Y asm N A asm N Y yes N Y yes N Y yes N Y yes N Y yes N Y yes N Y yes N Y yes N Y yes N Y yes N	40 40 40 40 40 40 40 40 40 40 40 40 40 4	G 4G Y K 64K Y G 4G Y G 4G Y G 4G Y G 4G Y G 4G Y G 4G Y G 4G Y G 4G Y G 4G Y G 4G Y G 4G Y G 4G Y G 4G Y G 4G Y G 4G Y G 4G Y G 4G Y	4 26	16 16 16 16	2005 201 201 201 2007 201 2003 201 2003 201 2007 201	I http://bonfirecpu.u. https://ponfirecpu.u. https://pithub.con/shttp://opf.org/-cc-http://opf.org/-cc-http://opf.org/-cc-http://opf.org/-cc-http://opf.org/-cc-http://opf.org/-cc-http://opf.org/-cc-http://opf.org/-cc-http://opf.org/-cc-https://github.con-https	vivado project, based on lxp32 for Commodore PET clone of Hitachi SH-2 clone of Hitachi SH-2 clone of Hitachi SH-2 MCPU A minima ICPU for a CPLD TG68 - execute 68000 Code 68020 ISA (68000, 68010 & 6020 ch claims to be mature excellent HTML doc Harris Corp., PFGA version at MPEfort confluence to VHDL	project seems to have stalled project seems to have stalled reduced MIPS/CR due to only 4 inst influenced by 11, F16 & C18 for use with Minimig loce) various cademic papers, several projects risc8 by Tom Coonan also a PIC uP directory contains derivative design by anoth h CF State Space Processor
lion p-vex free_risc8 eric5 riscy_bonfire pet_fpga aquarius aquarius mcpu yafc tg68 tg68kc cortex_m3 pic_coonan risc8 rrisc8 rrscy cf_ssp	https://github.co https://web.arc/ https://web.arc/ https://github.co https://github.co https://opencor https://opencor https://opencor https://opencor https://web.arc/ https://web.arc/ https://web.arc/ https://web.arc/ https://web.arc/ https://web.arc/ https://web.arc/ https://web.arc/	om/tvanas stable proprietar de stable	Thijs van As Thomas Coonan Thomas Entner Thomas Entner Thomas Hornschuh Thomas Skibo Thorn Aitch Thom Aitch Tim Boscke Tim Wawrynczak Tobias Gubener Tobias Gubener Tobias Gubener Tobias Grauch Tom Coonan Tom Coonan Tom Hand Tom Hawkins	PIC16 forth risc-v 6502 SuperH-2 SuperH-2 accum forth 68000 ARM PIC16 FORTH	8 14 9 8 32 32 8 8 32 16 32 16 8 8 16 16 16 16 32 16 8 14 8 12 16 16 16 16 32 16 8 14 8 12 6 32 6 32	kintex-7 cyclone-4 kintex-7 cyclone-4 kintex-7 zu-3e kintex-7 kintex-	James Brake entner-electr James Brake James Brake James Brake James Brake James Brake James Brake James Brake James Brake James Brake James Brake James Brake	f 11 field f 105: 0 356: 6 407: f 4: f 61: f 233: field f 35: f 35: f 35: f 160: f 1160: f 116	0 4 6 6 2 6 6 3 1 3 8 4 6 6 1 6 6 7 7 6 6 6 6 6 6 6 6 6 6 6 6 6	opt	60 242 6 147 0 97 384 4 247 4 247 1 165 154	## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7	1.00 1 0.33 4 1.00 1 1.00 1 0.08 1 0.67 4 0.67 4 0.33 1 0.33 2	.0 229.1 .0 19.0 .0 41.2 .0 23.7 .0 749.0 .0 268.5 .0 3.2 .0 71.5 .0 71.5	X ILX ILX X X X X X ILX ILX ILX ILX ILX	vhdl verilog verilog verilog vhdl vhdl vhdl vhdl verilog verilog verilog verilog verilog verilog verilog proprieta confluen verilog	by bonfire_cq 1 cpu6502 21 top 21 top 21 top 21 top 22 T668_fast 3 TG68docc 27 piccpu 8 cpu 3 core	Y yes N Y yes N Y yes N Y yes N Y asm N Y asm N Y yes N Y yes N Y yes N Y yes N Y yes N Y yes N Y yes N Y yes N Y yes N Y yes N	44 4 N 64 4 40 4 Y 81 4 N 44 4 N 44 4 N 44 4 Y 25 4 Y	G 4G Y K 64K Y G 4G Y 4 64 Y 4 64 Y 5 4G Y 6 4G Y 6 4G Y 6 4G Y 6 4G Y 6 4G Y	4 26	16 16 16	2005 201 201 201 2007 201 2003 201 2003 201 2007 201	I http://bonfirecpu. I https://polfirecpu. I https://polfirecpu. I https://polfirecpu. I https://polfirecpu. I https://polfirecpu. I https://polfirecpu. I https://pithub.com I cortex M3 data sh I https://pithub.com I ht	vivado project, based on kp32 for Commodore PET clone of Hitachi SH-2 clone of Hitachi SH-2 MCPU A minimai CPU for a CPLD TG68 - execute 68000 Code 68020 ISA (68000, 68010 & 68020 ch claims to be mature excellent HTML doc Harris Corp., PFGA version at MPEfort	project seems to have stalled project seems to have stalled reduced MIPS/Ckt due to only 4 inst influenced by 11, F16 & C18 for use with Mininig loce! various cademic papers, several projects risc8 by Tom Coonan also a PIC uP directory contains derivative design by anoth h

_uP_all_soft folder	opencores or prmary link	status	author	style /	gata sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	and tal	k F m max	क tool	MIPS cli		ven dor	src code	#src files top file	g chai	fitg 3	max dat	max byte		ir # od reg	pip e start last e year revis	secondary web link	note worthy	comments
dalton_8051	www.cs.ucr.edu	stable	Tony Givargis	8051	8 8	kintex-7-	James Braket	f 2725	6	-			7 0.33			vhdl	7 i8051_a	I Y yes			64K Y			1999 2003		ASIC	
i8051		stable	Tony Givargis	8051			James Braket			1			7 0.33			vhdl	9 i8051_a	I Y yes			64K Y		-	1999 1999		author has book & course	Embedded System Design: A Unified Hardwar
sayuri_cpu risc8softcore	http://www.moi		Toyoaki Sagawa Trammell Hudson	RISC AVR	32 32	kintex-7-	James Braket	f 1604	6	+ +	208	## 14.7	7 1.00	1.0 129.9	Х		13 cpu01 6 risc8-soc	Vuos		Y 4G Y 64K			32	2000 2000 2020 2020		dead weblink mostly compatible with the AVR instr	high number of DFF
hd63701	https://github.co		Tsuvoshi Hasegawa	6801		spartan-6	James Braket	f 1412	6	1	3 31	## 14.7	7 0.33	1.0 1.8	x		6 HD6370			N 64K			+	2020 2020		Used in Atari game console, 6801 clo	
z80control	https://opencor		Tyler Pohl	Z80	8 8	kintex-7-	James Braket	f 1483	6		189	## 14.7	7 0.33	3.0 14.0	XY		55 top_de1		N I	N 64K	64K Y			2010 2012			interfaces to DRAM, based on T80 core
riscv_boom	https://github.co		UC Berkeley	risc-v	32 32											scala		Y yes			4G Y	45	32		https://boom-core	Berkeley Out-of-Order RISC-V Proces	
riscv_sodor	https://github.co		UC Berkeley	risc-v	32 32											scala		Y yes	N	4G			32			1, 2, 3 and 5 stage pipe versions	
riscv_zscale vscale	https://github.co		UC Berkeley UC Berkeley	risc-v risc-v		blace 7.1	James Braket	f 3072	6	\vdash	127	## 14.7	1 1 00	0 41 2	X	scala	22	Y yes	N N	4G	4G Y		32 32	2015 2017 2016 2017		not maintained & not conformant	december de contra de la deservación de la contra dela contra de la contra dela contra de la contra dela contra de la contra dela contra
m32632	https://github.co	stable	Udo Moeller	N32032	32 8	kintex-7-	James Braket		7 6	19 1	6 83		1.00	1.0 41.2	. ^	verilog	23 vscale_c 18 example		N Y	Y 4G	4G Y	200	24	3 2009 2019	http://cnu-ns32kii	risc-v RV32IM vscale processor, depr	21.97 VAX Mips at 50MHz (Cyclone IV)
68hc05	https://opencor		Ulrich Riedel	6805	8 8	zu-3e	James vivado		117 6	15 1			0.33			vhdl	1 6805	ves	I N	N 64K		200	2.7	2007 2009	ittep.j/cpd iisszk.i		68c05 & 68c08 very different Fmax
68hc05	https://opencor	stable	Ulrich Riedel	6805	8 8	kintex-7-	James Braket		6		300	## 14.7	7 0.33	1.0 22.2	. X	vhdl	1 6805	yes	N I	N 64K	64K Y		\top	2007 2009			,
68hc08	https://opencor	stable	Ulrich Riedel	6808	8 8	zu-3e	James vivado	0 1875					0.33			vhdl	1 x68ur08	yes	N I					2007 2009			68c05 & 68c08 very different Fmax
68hc08	https://opencor		Ulrich Riedel	6808			James Braket						7 0.33				1 x68ur08	yes	N 1	N 64K				2007 2009			
tiny64	https://opencor		Ulrich Riedel	RISC			James Braket						7 1.00		X	vhdl ahdl	6 tinyx			64K		14	356	2004 2007		data size from 32 to 64 bits	micro-coded sub-ops
tiny8 altor32	https://opencor		Ulrich Riedel Ultra Embedded	accum OpenRISC		arria-2	James needs James Braket						0 0.33			verilog	16 altor32	Y yes	N,	Y 4G			256	2012 2015	https://openrise.ic	Altera megafunctions simplified OpenRISC 1000	xilinx S3 primitives
altor32_lite	https://opencor		Ultra Embedded	OpenRISC			James Braket			+ +		## 14.7		2.0 61.3		verilog				Y 4G			+	2012 2013	https://openrisc.ic	simplified OpenRISC 1000, no pipeling	
riscv_biriscv	https://opencor		Ultra Embedded	risc-v												verilog		Y yes		4G	4G Y		32	2020	https://github.com	dual issue	also single issue version
riscv_uriscv	https://github.co		ultra_embedded	risc-v									1.00			verilog	7 riscv_co			4G			32	2021	https://opencores	Simple, small, multi-cycle 32-bit RISC	V CPU implementation
hpc-16	https://opencor		Umair Siddiqui	RISC			James Braket	f 871			152			1.0 116.6		vhdl	20 cpu	Y asm	N		64K		16	2005 2015			
sweet32	https://opencor		Valentin Angelovski	MIPS			James Braket			1			7 1.00				2 Sweet32	Yyes		N 4G		26	16	2014 2015		targets MACHXO2, no RAM targets MACHXO2, DDR RAM	alask disidents Court 22 of same
sweet32 sweet32	https://opencor	alpha	Valentin Angelovski Valentin Angelovski	MIPS	32 16	kintex-7-	James Braket James Braket	_		1		## 14.7		1.0 103.1			28 sweet32 2 Sweet32	Y yes		N 4G		26	16 16	2014 2015 2014 2015		targets MACHXO2, DDR RAM	clock divider to Sweet32_v1_core
fpag4 risc16 1	http://www.fne		Van Loi Le	RISC	16 16		James deger			-			7 0.66		1 ^ 1 8		15 Risc_16_			Y 64K		13 4		2014 2013		similar to mips16_16_1cycl	incomplete Risc 16 bit module
fpga4_8bit_up	http://www.fpga		Van Loi Le	accum			James Braket			+	1 200	## 14.7	0.33	85.3	Х	vhdl	9 compute	erome	N		128 Y	10	2	2016 2016	book: LaMeres Int	educational	16 input & 16 output ports fill out 256 byte ad
fpga4_mips_5r	http://www.fpga	errors	Van Loi Le	MIPS	32 32	kintex-7-	James degen	nerate de	sign 6			## 14.7	7 1.00	1.0		verilog		Y yes		N 4G			32	5 2017 2017		educational, full pipelined MIPS	incomplete
fpga4_mips16_	http://www.fpga		Van Loi Le	Nioc	16 16	kintex-7-	James Braket	f 369	9 6				0.67		. X		8 mips_16		N	0510		13	8	2017 2017		educational, no block RAM inferred	same prog & data mem and alu as mips16_16
fpga4_mips16_	http://www.fpga		Van Loi Le	RISC	16 16	kintex-7-						## 14.7		1.0 405.0	X	vhdl	8 mips_vh	dl	N	65K	65K	8	8	2017 2017		educational, no block RAM inferred	actual prog sz=16, actual data mem sz=256
fpga4_up8_12	http://www.fpga		Van Loi Le		8 12		James degen			+			0.33		-		7 microco		N	100	430 ''	++	+	2016 2016		educational, simplified PIC12	incomplete
riscy briscy	https://www.qu		Van-Lei Le		8 8	kintex-/-:	James modif	fi 208	в 6	+	1 260	## 14.7	0.33	3.0 137.5	Х	vhdl	6 compute		N		128 Y	AE	32	2016	https://oponsoros	siy implementiations of rise y	memory_unit uses block RAM, IO ports prune
riscv_briscv	https://ascsiab.c	untested	VectorBlox	risc-v risc-v	32 32	stratix-5	vectorblox	1082	Δ .	+	2 244	## 14 7	7 0.98	0 221 0		vhdl	13 orca	Y yes Y yes			4G Y		32	2018 2020	nttps://opencores	six implementiations of risc-v *, /, fltg-pt all optional	Boston Un. Course work RV32IM
mxp	http://yectorblo		VectorBlox Computing	vect	8		vectorblox	39856		64 8			2 1.00		+ -	propriet		y yes	14	40	40 1		32	2012 2017	http://www.ece.u	MXP Matrix Processor is a scalable so	
grisc32	https://opencor		Viacheslav	RISC	32 32		James Braket			4	144	## q13.1	1.00	1.0 46.9			8 grisc32	Y yes	N	4G	4G Y		32	4 2010 2011		grisc32 wishbone compatible risc cor	
single-cyc-cpu	https://github.co	mature	Victor A Pajaro	MIPS	32 32											vhdl	30 Alvarez		l N	4G	4G Y		32	2019		nice schematic and clear description,	course work
r8-core	https://github.co		Victor O. Costa	RISC	16 16	i									Y	vhdl	14 r8_uc	Y asm	N	64K	64K N	35	16	2019		university project, doc in portuguese	expanded R8 ISA
mips_sc_rubio	http://www.ece		Victor P. Rubio	14111 5	32 32											vhdl	mips_sc	Y yes			4G			2004 2004		MIPS RISC Processor for Comp Arch E	d, 2004, single cycle, RTL in PDF
tisc	https://opencor		Vincent Crabtree	accum		kintex-7-	James Braket	f 195	6		87	## 14.7	7 0.33	1.0 147.1		vhdl	1 TISC			256			2	2009 2009		Tiny Instruction Set Computer	minimal accumulator machine
mark_ii	https://github.co		Vladislav Mlejnecký	risc					Н.	$\perp \perp$						vhdl	mark_ii	Y yes	Υ	16M	16M N		16	2017 2018		system on chip written in VHDL	custom PCB with MAX10
ztapchip	https://github.co		Vuony Nguyen		32 32	cyclone-5	James Braket	f 31331		43 57		## q18.0		1.0 3.2		vhdl	53 ztachip			N 4M		70 1	2 0	2015 2015		multi-core with MIPS master	files no longer available, was under development
w11	https://opencor https://github.co		Walter Mueller	PDP11 AA64			James Braket		6				0.67				118 pdp11_0				4M Y	70 1	3 8	2010 2019	https://github.com	Boots UNIX, has MMU & cache, retro coursework, limited ISA, 3 versions	PDP-11/70 CPU core and SoC
legv8 legv8	nttps://gitnub.co		Warren Seto		64 32		James Braket	_		+			7 1.00			verilog verilog	2 arm_cpu 2 arm_cpu		N		4G Y	10	32	2018 2019		coursework, limited ISA, 3 versions coursework, limited ISA, 3 versions	single cycle, inst: LDUR, STUR, ADD, SUB, ORR, pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A
legv8	https://github.co		Warren Seto	AA64			James Braket										2 arm_cpu					10	32	2018 2019		coursework, limited ISA, 3 versions	inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, E
ucode cpu	http://minnie.tu	0100.0	Warren Toomey	RISC		atrix-7-3	James 4K LU			1	1	## 14.7	7 0.67	2.0	1	vhdl	16 cpu	, , , ,c.	N I	N 64K	64K N	10	16	2012 2015		codisework, innece is y 5 versions	originally schematic based (Logisim)
verilogboy	https://hackada		Wenting Zhang	SM83	8 8	zu-3e	James vivado		1601 6			## v21.1		3.0 10.8	XY		22 boy	Y yes	N I	N 64K	64K Y			2019	https://github.com	Game Boy in Verilog, both CPU (SM8	
verilogboy	https://hackada	alpha	Wenting Zhang		8 8	zu-3e	James vivado		608 6			## v21.1	1.00	3.0 119.5	X		36 vbh	Y yes	N 1	N 64K	64K Y			2019	https://github.com	Game Boy in Verilog, both CPU (SM8	uses riscv_picorv32 core
opa	https://github.co		Wesley W. Terpstra	RISC	32 32		Wesle larges				125	q15.0	1.00		1	vhdl							32	2013 2016		An Out-of-Order Superscalar Soft CPI	
riscv_swerv	https://github.co		Western Digital	risc-v	32 32	ZCU102		30128	8 6	4 6		## 14.	1.00			system v		Y yes		4G	4G Y		32	2019 2020	https://blog.weste	9 stage pipe, dual issue	risc-v SoC for fpga, riscv_swerv_eh1_fpga now
ucore socz80	http://cowerbut		Whitewill Will Sowerbutts	MIPS Z80	8 8		James Braket	f 2469 r 2568				## 14.7	7 1.00	3.0 4.0		vhdl	25 ucore 25 top leve	Y yes		N 64K		+	32	6 2005 2010 2013 2014		MMU & caches based on Daniel Wallner's T80, for Pa	millio Pro hoard
cosmacELE	https://hackada		Winston Lowe		8 8	3partan-c	Jannes Consu	2300	" 	+++	5 55	mm 1-4.1	0.33		X		8 toplevel				64K Y	100	16	2013 2014	https://hackaday.	AKA COSMAC FLE of 1976	instructions on using Scala
suska-III	http://www.exp	beta	Wolfgang Forster	68000	16 16	arria-2	James Braket	f 7388	8 A		55	## q13.1	0.67	1.0 1.3	i		11 wf68k00				4G Y		16	2003 2013		for use as an Atari ST	
lemberg	https://github.co		Wolfgang Puffitsch	VLIW	32 32	cyclone-4		f 37459	9 4	25 5	4 43	## q13.1	1.00	1.0 1.1	. 1	vhdl	57 core	Y yes	Υ		2M Y		32	4 2011	http://www2.imm	upto 4 inst/clock	LPM mem & floating point
marca	https://opencor		Wolfgang Puffitsch	RISC		arria-2	James Braket			_	2 157	## q13.1	0.67	5.0 10.0			40 marca	Y		8K		75	16	4 2007 2009		serial multiply & divide	clks/inst is approx
hack	https://github.co	m/wuhar		accum		1	Wu Ha not co	267	4	++	4	_	+	1	L		22 hack	Y		Y 32K		+	2	2020	https://www.nano	CPU used to run Tetris	book: Elements of Computing Systems
ben_eater_up or1k soc	https://github.co	m/JetSta	XarkLabs Viantena Zena	accum OpenRISC		arria-2	James syntax	v arrorr	6	++	+	## ~10 /	1.00	. 0		vhdl	38 compute 194 or1k_so	er Y asm	N	230	16 Y 4G Y	++	32	2015 2019 2009 2010	https://eater.net/	Ben Eater's 8-bit breadboard comput SoC using OpenRISC 1200	er huge tar file
orik_soc microblaze	https://opencor https://www.xili	mature	Xianfeng Zeng Xilinx	uBlaze	32 32	virtex ulti		x errors 563		++	1 682			L.O #####		propriet		Y yes	opt	4G		86	32	3 2002	https://en.wikiner	MicroBlaze MCS, smallest configuration	
microblaze	https://www.xili	roprietar		uBlaze	32 32	kintex-7		546		t	1 320		1.03			propriet			opt				32	3 2002		MicroBlaze MCS, smallest configurati	70 configuration options, MMU optional
aizup/aizup_m	instruct1.cit.com	stable	Yamin Li, Wanming Ch	RISC	8 16	arria-2	James Braket	f 121	Ι Α		298		0.17	2.0 205.4	IX	vhdl	1 cpu		N I	N 64K	64K	16	4	1996 1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
aizup/aizup_ov	instruct1.cit.cor		Yamin Li, Wanming Ch	RISC	8 16	kintex-7-	James Braket	f 138				## 14.7		3.0 128.3			1 cpu	asm	N I			16	4	1996 1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
aizup/aizup_pij	instruct1.cit.com		Yamin Li, Wanming Ch		8 16		James Braket						7 0.17			vhdl	1 cpu	asm		N 64K			4	1996 1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
aizup/aizup_se	instruct1.cit.com		Yamin Li, Wanming Ch	RISC			James Braket						0.17				1 cpu	asm			64K Y		4	1996 1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
yasep	https://hackada	aipha	Yann Guidon Yann Guidon	RISC risc	16 32	kintex-7-	James reduc	632	6	++	215	## 114.7	1.00	2.0 170.0	AX	vhdl vhdl	3 microYA	E Y asm		N 2G 256		51	16	2005 2018 2017 2021	https://backad	JavaScript generated VHDL, revisions educational uP with front panel	front panel: one button per op-code
ygrec8 latticemico32	https://nackada http://www.latti	stable	Yann Guidon Yann Siommeau, Mich	LM32	32 22	arria 2	James Braket	f 2166		4 3	0 1/0	## a13.:	1 0.80	1.0 55.0	LX	vnai	24 lm32 cr	u Y ves		Y 4G		20	32	6 2006 2017	https://en.wikings	optional data & inst caches	Diamond3.10: see Im32 & misoc folders
latticemico32	http://www.latt		Yann Siommeau, Mich	LM32	32 32	ECP3	Lattice Semio				0 145		0.80				24 lm32_cp					+	32	6 2006 2017	https://en.wikiped	optional data & inst caches	Diamond3.10; see Im32 & misoc folders
pdp1	https://opencor	0100.0	Yann Vernier	PDP1			James Braket						7 0.50 1			vhdl	15 top	Y yes	N I	N 4K	4K Y	28	152	2011 2017	http://pdp-1.com	PDP-1 descended from MIT TX-0	uses Minimal UART from opencores
riscmcu	https://opencor		Yap Zi He	AVR	8 16	arria-2	James LPM p	paramete	er error: 4	LL		## q18.0		1.0	1			u Y yes		Y 128		92	16	3 2002 2009		thesis	added 5 inst to AVR
mips-cpu2	https://github.co		Yash Bhutwala		32 32											verilog		Y yes		4G			32	2016 2017		Pipelined CPU, course project, actual	
multicycle_risc	https://github.co		Yash Sanjay Bhalgat	RISC	16 16		James Braket						0.67				62 risc15	Υ		64K		15	8	2015 2015		multi-cycle IIT-B-RISC15 ISA	developed on Altera, course project
bst-cpu	https://github.co		Yichun Ma	RISC	32 32		James altera						1.00		1	verilog	sc_comp		N	4G		++	32	2016 2016		learning, pipeline uP	
bst-cpu	https://github.co		Yichun Ma	RISC	-	arria-2	James Braket	f 1439	9 A	+	∠ 58	## q18.0	0.67		1	verilog		uter		4G	4G N	22	32	2016 2016		learning, single cycle uP no LUT RAM, uses block RAM	Altera register file
cpu-16 parwan	ncups://opencor		Yvo Zoer Zainalabedin Navabi	accum	16 16 8 8	kintev-7-	James Braket	f 157	6	++	435	## 14 7	7 0.33				5 cpu16 16 par_beh	Y vac	N I	N AK	4K Y	32	8	2019 2021 1995 1997	2nd uP in director		Altera register file AKA cpu8, both vhdl & verilog versions
parwan			Zainalabedin Navabi	accum			James Braket			+			7 0.33			vhdl	2 parwan				4K Y	+	+	1995 1997		from VHDL: Analysis and Modeling of	AKA cpu8, both vhall & verilog versions
w450			Ze Long	CISC	8 8		James blocki					## 14.7		3.0	T	verilog	3 w450	1 ,,,,,,	111		256 Y	8	4	3 2012		appears to be class project	3 versions of w450, used latest, patches cause
zet86	https://opencor		Zeus Marmolejo	x86			James Braket			1			7 0.67		X		32 fpga_zet	Y yes		N 1M	1M Y		T	2008 2018	https://github.com	equivalent to 80186, boots MS-DOS	Zet The x86 (IA-32) open implementation
sys0800	https://github.co		Zoltan Pekic	TMS0800												vhdl	26 sys0800	Y yes		Y 12				2019 2020	https://hackaday.	calculator chip, both TI Datamath and	
sys9080	https://github.co	stable	Zoltan Pekic	8080													15 sys9080		N I	N 64K	64K Y			2017 2018	https://opencores		e series of devices AMD 1978 51 pge ap note
a2z	https://hackada	errors			16 24		James replac	ce Altera	RAM w 6		$\perp \perp 1$	_	7 0.67		1	verilog			\sqcup Γ			$\perp \perp $	\perp	2016 2018		runs on Cyclone IV	
a2z	https://hackada	errors		RISC	16 24	zu-2e	James area o	opt	6	$\perp \perp$	\perp	## v20.1	0.07	1.0	1	verilog		$\perp \! \! \perp$	$\perp \perp$	1		++	\perp	2016 2018		runs on Cyclone IV	1
a2z	https://hackada	stable		RISC	16 24		James Braket					## q17.0		1.0 27.4		verilog	top_a2z	+	++	+	\vdash	++	+	2016 2018		ICOD A reference 1115	
		errors	1	lisp	- 1	kintex-7-	James missir	ig mes	6	1 1	1 1	## 14.7	7 0.33	L.U	1 1	vnal	25 leval	1 1	1 1	1	1 1	1 1	1 1	2010 2010	1	IGOR - A microprogrammed LISP mad	. r two versions, spartan3 LU14

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data	inst sz	FPGA		com ents	LUTs ALUT	Dff	mults	blk ram	F max	eg too	ol MIP	S clks,	/ KIPS	ven dor	S cod	e fi	fsrc iles to	op file	tool chai	, mtg			byte adrs				start year		secondary web link	note worthy	comments
instant-soc	https://www.fpg	beta		risc-v	32	32														vhdl					N	40	40	G Y		3:	2		2020		converts C++ into VHDL, risc-v CPU &	perpherials, unused instructions omitted
risc_cpu	https://electron	untested		accum	8	8														vhdl					N	32	32	2 Y	8				2017			
riscv_humming	https://github.co	stable		risc-v	32	32	kintex-7-	3 James	too ma	any los		6			## 14	.7 1.0	0 1.0	0		verilo	g 1	141 e2	:03_cpu	Y yes	N	40	40	G Y		3:	2	2016	2018		e200 has opensource	also have a chip
riscv_humming	https://github.co	stable		risc-v	32	32	kintex-7-	3 James	Brakef	14119		6	32	62	## 14	.7 1.0	0 1.0	0 4.4	1 X	verile	g 1	141 e2	.03_soc	Y yes	N	40	40	G Y		3:	2	2016	2018		e200 has opensource	also have a chip
riscv_humming	https://github.co	untested		risc-v	32	32														verile	g			Y yes	N	40	40	G Y		3:	2	2017	2018		AKA e200, Chinese	software tools take 80MB
riscv_sifive	https://www.sifi	asic		risc-v	32	32														prop	rietar	y		Y yes	N	40	40	G Y		3:	2			https://www.sifive	ASIC IP house, 32-bit "freedom" core	free Artix-7 bitstream
riscv_sifive	https://www.sifi	asic		risc-v	64	32														prop	rietar	'n		Y yes	N	40	40	G Y		3:	2			https://www.sifive	ASIC IP house, 64-bit "freedom" core	free Artix-7 bitstream
single_cyc_mip	https://www.fpg	ga4student	t.com/2017/01/verilog	MIPS	16	16														verile	g	2 sir	ngle_cyc	mips		64	64	K						https://www.fpga	4student.com/p/verilog-project.html	
temlib	http://temlib.org	stable		SPARC	32	32	kintex-7-	3 James	Brakef	2579		6	32	111	## 14	.7 1.0	0 1.0	0 43.1	L X	vhdl	,	48 m	cu_simp	e	Y	N 40	40	G Y		6-	4	2013	2015		copywrite: experimental use	has caches
temlib	http://temlib.org	stable		SPARC	32	32	kintex-7-	3 James	Brakef	3730		6 5		111	## 14	.7 1.0	0 1.0	29.8	3 X	vhdl	-	48 fp	u_simple		Υ	N 40	40	G Y		6	4	2013	2015		copywrite: experimental use	options for fltg-pt, pipeline, mul & div configur
totalcpu	https://opencor	alpha		RISC	12+	12	kintex-7-	3 James	Brakef	229		6 1		149	## 14	.7 0.3	3 3.0	71.7	7 X	verilo	g	10 ср	u		N					1	6	2007	2009		data width 12 bits and up, no data me	emory

114 #	usable(beta, st	1	20	86	218	blank	545	#	513	#	13	377 verilog	391
50 "B	or "X" of lim	1		880	667	a						666 vhdl	342
MIPS/MHz Pro-ra	ting for data size:				78	zu-3e						sys verilog	46
1-bit	0.04	16-bit		0.67	64-bit		2.00					proprietary	38
4-bit	0.17	24-bit		0.80	Silicon	Area equi	ivalents					scala	11
8-bit	0.33	32-bit		1.00	LUTS/I	SP48	16:1						
12-bit	0.40	48-bit		1.50	LUTS/E	Block RAM	32:1						
Under the assump	tion that the core is	s capable of on	e instuction per	clock									

Column Titles	Details	
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original	
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family	
cat	main, educational, planning, simulation, paper, in limbo or weak	
_uP_all_soft folder	if opencores design is their folder name, otherwise my folder name	
opencores or primary link	about 200 designs in open cores, about 100 in github	
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation	
author	First Name, Last Name or university or corporation	
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip	
lata size	data register size in bits	
nst size	shortest instruction size in bits	
PGA	FPGA family for compile, place, route & timing, usually using fastest part grade	
eporter	First Name, Last Name	
omments	compile, place, route & timing problems	
.UTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable	
Off	total number of DFFs	
.UT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile	
nults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up	
olk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up	
max	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp	
ate	date of compile, place & route; serves to identify source version	
ool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number	
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors	
lks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP	
(IPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality	
/endor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado	
oc	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)	
rc code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc	
src files	number of source files for compile, place, route & timing; includes test benches	
op file	top file for compile, place, route & timing run, multiple versions of same design distinguished here	
loc	is documentation provided?	
ool chain	is there a compiler or assembler provided or available	
ltg pt	does the compile, place, route & timing run include floating point?	
łav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)	
nax data	maximum data address	
nax inst	maximum instruction address	
yte adrs	Is byte addressing provided	
inst	number of unique instructions, conditionals count as one instruction, somewhat subjective	
adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++,indir; (indir), (indir++), (indir), (indexed), abs-short/direct page, scaled	
reg	number of registers in register file	
ipe len	number of pipeline stages	
start year	year of first design activity	
ast revis	last year for revisions or web page updates	
secondary web link	secondary web address	
note worthy	anything special about the design	

non-blank
616 78
asm 121 Web page DMIPS pr<u>en.wikipedia.org/wiki/instructions.per_community.freesc_www.eembc.org/coremark/index.php</u>
forth 10 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/instructions.per_second

75	_paper_only
60	educational
25	_weak_start
8	_up_cores
5	in limbo
10	planning
52	simulation
573	main+sim
521	net main
644	total

259	VHDL
277	Verilog
26	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
35	proprietary
13	other
4	Schematics
635	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)