

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	repor ter	com ents	LUTs ALUT	LUTs mult	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	100% chal	fltg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments
------------------------	------------------------------	--------	--------	------------------	--------------	--------------	------	--------------	-------------	--------------	--------------	------------	----------	------	-------------	---------------	---------------	--------------	------------	-------------	---------------	----------	-----	--------------	------------	------------	-------------	--------------	--------	------------	----------	----------	---------------	---------------	-----------------------	-------------	----------

Small soft core uP Inventory

Opencore and other soft core processors

1410	https://github.com/cube3	alpha	Jay Jaeger	1401	6	6x																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
------	---	-------	------------	------	---	----	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

[illegible]

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	report ter	com ents	LUTs ALUT	LUT mult	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pp e	start year	last revis	secondary web link	note worthy	comments			
cpus-pdp8	https://github.com/002	untested	Brad Parker	PDP8	12	12	spartan-3	James Brake	1557	4		1				14.7	0.40	2.0	X	Y	verilog	15	top	Y	yes	N	4K	4K					2004	2016		A working PDP-8/i cpu with an RF08 disk emulator which uses a IDE disk as a backing			
cpic	http://www.002	stable	Sumio Morioka	PIC16	8	14	aria-2	James Brake	ROM parameter	A						q13.1	0.67	1.0		I	vhdl & v	5	COPIC	Y	yes	N	Y	256	4K	Y				1999	2004		LPM macros		
cray1	www.chrisfento	alpha	Christopher Fenton	CRAZY	64	16	kintex-7-3	James Brake	13463	6	19	10	127			14.7	6.00	1.0		X	verilog	46	cray_sys	Y	yes	Y	N	4M	4M	N	128	536		2010	2015	CRAY data sheets	homebrew Cray1	24-bit address registers	
cray2_reboot	https://opencor	beta	John Kula	CRAZY2	64	16															non-EDIF gate & module	Y	yes	Y	N	256M	256M	N	128	528		2016	2017	Cray 1, 2 & 3 docs	gate level code	32-bit address registers			
crisv32_axis_e	http://developo	asic	Axis Communications	RISC	32	16														Y	proprietary		Y	yes	Y	N	4G	4G	Y		16		2007		http://developo	embedded comm	very dated product		
dalton_8051	www.cs.ucc.edu	stable	Tony Givargis	RISC	8	8	kintex-7-3	James Brake	2725	6	1	1	105			14.7	0.33	1.0		X	vhdl	7	8051_all	Y	yes	N	64K	64K	Y				1999	2003		ASIC			
darkircsv	https://github.c	alpha	Marcelo Samsonov	risc-v	32	32	kintex-7-3	James Brake	1422	6		1	167			14.7	1.00	1.0		X	verilog	2	darkircsv	Y	yes	N	4G	4G	Y		32	2	2018	2018	https://blog.hack	written in one night, low line count	readme is descriptive, uses cache		
dataflow_chap	https://opencor	alpha	Rob Chapman, Steven	forth	16	16		James Brake	file WebCase	6						14.7	0.33	1.0		X	vhdl	27	DataFlow	Y	yes	N	256	256					2003			course work			
dcpu16	https://github.c	beta	Shawn Tan, Marcus Pe	RISC	16	16	kintex-7-3	James Brake	662	4	1		318			14.7	0.67	4.0		X	vhdl & v	5	dcpu16_c	Y	asm	N	64K	64K	N	37	8		2009	2012	https://en.wikipe	for the 0X10c game	4+ addressing modes, 4 & 5-bit reg / modefield		
df6805	www.hitechglob	proprietary	Hitech Global	6805	8	8		James Brake	1690	4						0.33	4.0	4.1		I	proprietary	Y	yes	N	N	64K	64K	Y								6805 data sheets			
dfp	https://opencor	stable	Ron Chapman	forth	8	8	kintex-7-3	James Brake	297	6			192			14.7	0.33	1.0		X	vhdl	25	DataFlow	Y	yes	N	64K	64K	Y				2003	2009		8-bitter, generates a custom VHDL stack machine, compiler is in Forth			
dgb16	https://opencor	stable	Robert Finch	RISC	16	16	kintex-7-3	James Brake	780	6			313			14.7	0.67	1.0		X	vhdl	11	cpu	Y	asm	N	Y				8				2008	2009	https://github.c	inside FISA64 project	debug uP for fisa64
diogenes	https://opencor	beta	Fekhnifer	RISC	16	16	kintex-7-3	James Brake	807	6	1		297			14.7	0.67	1.0		X	vhdl	11	cpu	Y	asm	N	1K							2008	2009		"student RISC system"		
dix		errors	Martin Gumm	DLX	32	32	kintex-7-3	James Brake	errors	6						14.7	1.00	1.0			vhdl	120		Y	asm	N				32			2008	2009		University of Stuttgart, asic dsgrn	case statmt others clause has problems		
dix_calvino	https://github.com/alexe	stable	Alessandro Calvino	DLX	32	32															vhdl	120		Y	yes	N	4G	4G		32			2019			masters thesis	also supports Synopsys Design Compiler		
dix_chiara	https://github.c	stable	Alessandro Di Chiara	DLX	32	32		James Brake	2915	6			90			14.7	1.00	1.0		X	vhdl	32	a-dlx	Y	yes	N	4G	4G		32	5	2017	2017		Course project, no RTL comments, VHDL via instructor?				
dix_nicola	https://github.c	stable	Nicola Vianello	DLX	32	32															vhdl	37	a-dlx	Y	asm	N	4G	4G		32			2019			masters thesis			
dix_palmiero	https://github.c	ASIC	Christian Palmiero	DLX	32	32	kintex-7-3	James Brake	design heirarch	6						14.7	1.00	1.0			vhdl	41	a-dlx	Y	yes	N	4G	4G		32	5	2015	2017		Course project, VHDL to netlist (STM)	ASIC design			
dix_superscala	https://www.cs	errors	Joachim Mich	DLX	32	32	kintex-7-3	James Brake	degenerate	6						14.7	1.00	1.0			vhdl	4	dlx	Y	yes	N	4G	4G		32			1997	1998		Course project, Two inst/clock, doc based on magic-16	computer & computer2 null dsgrns: no outputs		
dme	https://github.c	stable	ErwinM	RISC	16	16	kintex-7-3	James Brake	1755	6			53			14.7	0.67	1.0		X	verilog	49	cpu	Y	yes	N	64K	64K	Y	40	8		2016	2017		based on magic-16	timing delays in source code		
dp32		errors	Peter Ashenden	RISC	32	32	kintex-7-3	James Brake	errors	6						14.7	1.00	1.0			vhdl			Y	yes	N				32	2001	2001		from The Designers Guide to VHDL	book, CDROM				
dp8051	https://www.digipor	beta	Digital Core Design	8051	8	8														ILX	proprietary		Y	yes	N							1999			also PIC, HC11, 68000, 680x, d32pro	see more recent DQ8051CPU			
dragonfly	http://www.leo	proprietary	LEOX team	MISC	16	16	kintex-7-3	James Brake	788	6			164			14.7	0.67	1.0		X	vhdl	6	dgf_core	Y	asm	N	256	2K					2001			unusual, uses FIFOs			
dsputa16	http://www.DT	stable	Santiago de Pablo	DSP	16	16	kintex-7-3	James Brake	332	6			317			14.7	0.67	1.0		X	verilog	1	dsputa16	asm	N	Y	256	4K	40	16	2001	2004		www.1-core.com	16 bit data memory, 24 bit regs	broken web link			
ec32	https://github.c	stable	Helliwig Geisse	RISC	32	32	kintex-7-3	James Brake	2339	6	1	160				14.7	1.00	1.5		ILX	Y	verilog	14	cpu	Y	yes	N	512M	256M	Y	61	32	2003	2014	homepages.thm.c	MIPS like, slow mul & div			
ec32	https://opencor	stable	Helliwig Geisse	RISC	32	32	kintex-7-3	James Brake	3367	6		5	147			14.7	1.00	1.5		29.1	ILX	Y	verilog	24	ec32f	Y	yes	N	512M	256M	Y	61	32	2003	2014	homepages.thm.c	MIPS like, slow mul & div		
ec32f	https://github.c	stable	Stefan Kristiansson	RISC	32	32	kintex-7-3	James Brake	3845	6	3	4	123			14.7	1.00	1.0		32.1	X	verilog	12	ec32f	Y	yes	N	512M	256M	Y	61	32	6	2014	2014		pipelined version of the eco32 CPU	cache & mmu	
edge	https://opencor	alpha	Hesham AlMatary	MIPS	32	32	spartan-6-3	James Brake	5345	6	7	1	8			14.7	1.00	1.0		1.5	X	verilog	30	edge_core	Y	yes	N	4G	4G	Y	32	5	2014	2014		Edge Processor (MIPS)	MIPS1 clone		
eight_bit_uc		stable	Synplicity	RISC	8	12	kintex-7-3	James Brake	signal/variable	6						14.7	0.67	1.0			vhdl	10	eight_bit_uc	Y	yes	N	2K	Y		32			2000	2000		part of Amplify documentation			
eight32	https://github.com/robins	stable	Alastair M. Robinson	accum	32	8	cyclone-4	Alastair appro	1300	4			133			1.00	1.0	102.3			vhdl	17	eightythree	Y	yes	N	500M	500M	Y	28	8		2019	2020	https://retrofram	5-bit op-code & 3-bit reg #	full tool set, see github page for ISA description		
ejrh_cpu	https://github.c	stable	Edmund Horner	RISC	16	16	kintex-7-3	James Brake	928	6	1	2	196			14.7	0.67	1.0		X	verilog	17	machine	Y	yes	N				16			2015	2015		see web archive for doc			
electronfpga	https://github.c	mature	David Banks	6502	8	8														IX	Y	vhdl		Y	yes	N	64K	64K	Y				2014	2020	https://en.wikipe	Acorn Electron ULA in various FPGAs	uses T65 core		
ensilica	http://www.ensilica.com	proprietary	ensilica.com	eSi-3200	32	16	stratix-4	ensilica.com	2200	A			200			2.00	1.0	181.8		IX	verilog		eSi-3250	Y	yes	N	4G	4G	Y	104	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC	
ensilica	http://www.ensilica.com	proprietary	ensilica.com	eSi-3200	32	16	stratix-4	ensilica.com	1800	A			200			1.50	1.0	166.7		IX	verilog		eSi-3200	Y	yes	N	4G	4G	Y	104	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC	
ensilica	http://www.ensilica.com	proprietary	ensilica.com	eSi-1600	16	16	virtex-5	ensilica.com	1100	6			160			1.00	1.0	145.5		IX	verilog		eSi-1600	Y	yes	N	64K	64K	Y	92	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC	
ensilica	http://www.ensilica.com	proprietary	ensilica.com	eSi-1600	16	16	virtex-5	ensilica.com	1100	6			160			1.00	1.0	145.5		IX	verilog		eSi-1650	Y	yes	N	64K	64K	Y	92	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC	
ep16	https://github.c	beta	C.H. Ting	forth	16	5	kintex-7-3	James Brake	837	6			254			14.7	0.67	1.0		203.6	X	vhdl	5	ep16.vhd	Y	yes	N	32K	32K	N	32			2005	2012		PDF files	initialized Lattice memory blocks	
ep24	https://github.c	stable	C.H. Ting	forth	24	6	kintex-7-3	James substit	1020	6	3	167				14.7	0.83	1.0		135.6	X	vhdl	1	ep24	Y	asm	N	4K		27			2002	2002		room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz		
ep32	https://www.amropor	stable	C.H. Ting	forth	32	6	XP2	C.H. Ting	3368	4						ispl	1.00	1.0				proprietary			Y	yes	N						2007	2018	https://wiki.forth	kindle book & RTL available: EP32 RIS	RTL: \$25 from C.H. Ting		
ep32	http://forth.org	mature	CH Ting	forth	32	5															vhdl	7	ep32	Y	forth	N							2012			has eForth binary & source	now free		
ep8080	https://github.c	beta	C.H. Ting	8080	8	8	kintex-7-3	James Brake	1276	6			184			14.7	0.33	9.0		5.3	X	vhdl	4	ep80.vhd	Y	yes	N	64K	64K	Y				2002	2016		initialized Lattice memory blocks	work related to ep16	
ep994a	https://github.c	stable	Erik Piehl	9900	16	16	kintex-7-3	James Brake	1340	6	5	286				14.7	0.83	3.0		59.0	X	vhdl	10	ep994a	Y	yes	N	64K	64K	Y	16			2016	2019	https://hackaday	T1 990 emulation	also tms9902 (uart) core by Paul Urbanus?	
ep994a/icy99	https://github.c	stable	Erik Piehl	9900	16	16														L	verilog	29	tms9940	Y	yes	N	64K	64K	Y	16			2016	2020	https://hackaday	T1 990 emulation	also tms9902 (uart) core by Paul Urbanus?		
eric5	http://www.entnre	proprietary	Thomas Entner	forth	9	8	cyclone-4	entner-electri	110	4	opt																												

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	repor ter	com ents	LUTs ALUT	LUT %	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pp e	start year	last revis	secondary web link	note worthy	comments			
hack	https://github.com/v653/r		Michael Schroder	accum	16	16														I	verilog	22	cpu	Y	N	Y	32K	32K	N		2		2016	https://www.nandlabs.org/	CPU used to run Tetris	book: Elements of Computing Systems				
hack	https://github.com/theap		Peter Clarke	accum	16	16														X	verilog	22	cpu	Y	N	Y	32K	32K	N		2		2016	https://www.nandlabs.org/	CPU used to run Tetris	book: Elements of Computing Systems				
hack	https://github.com/wuhua		Wu Han	accum	16	16														L	verilog	22	hack	Y	N	Y	32K	32K	N		2		2020	https://www.nandlabs.org/	CPU used to run Tetris	book: Elements of Computing Systems				
hamblen_scom	http://hamblen.ece.utexas.edu/		James O. Hamblen	accum	16	16	cyclone-10	James altera	267	4			1	204	##	q18.0	0.67	2.0	852.7	I	verilog	1	scomp	N	N	256	256	N	4			2008	http://hamblen.ece.utexas.edu/	from Hamblen 2008 "Rapid prototyping"	tiny udev, high IO count					
hamblen_scom	http://hamblen.ece.utexas.edu/		James O. Hamblen	accum	16	16	cyclone-10	James altera	196	4			1	166	##	q18.0	0.67	2.0	283.5	I	verilog	2	DE2_TOP	N	N	256	256	N	4			2008	http://hamblen.ece.utexas.edu/	from Hamblen 2008 "Rapid prototyping"	tiny udev, high IO count					
harvard_arch	https://github.com/gmar		omarehadeby	RISC	32	32															vhdl	135	harvard_pro	asm	N	Y	64K	64K	N				2021				restricted use license, with corrections			
hw11core	http://www.gmt.com		Green Mountain Com	stable	68HC11	8	8	kintex-7-3	James Brakef	2190	6			127	##	14.7	0.33	4.0	4.8	X	vhdl	1	hw11rd	Y	yes	2	N	64K	64K	N	53	8	2	2000		6811 data sheets				
hd63701	https://opencor		Tsuyoshi Hasegawa	planning	6801	8	8	spartan-6-3	James Brakef	1412	6	1	3	31	##	14.7	0.33	4.0	1.8	X	verilog	6	HD63701_CORE	asm	N	N	64K	64K	N				2014				Uses in Atari game console, 6801 clone?			
hf-risk	https://opencor		Sergio Johann Filho	stable	MIPS	32	32	kintex-7-3	James Brakef	1446	6		4	115	##	14.7	1.00	1.0	79.2	X	vhdl	9	spartan3e	Y	yes	N	4G	4G	Y	41	32		2016	https://github.com	MIPS i subset, no multiplier					
hivce	https://opencor		Harald Manske, Gund	beta	RISC	32	32	kintex-7-3	James Brakef	1420	6		8	24	283	##	14.7	1.00	1.0	199.4	ILX	verilog	28	cpu	Y	asm	N	4G	4G	Y			2010				hybrid scalar & vector processor			
hivce	https://opencor		Eric Wallin	stack	32	32	arria-2	James Brakef	1420	6							q13.1	1.00	1.0			verilog	hivce_core	Y	N			N	40	10	8	2013				4 symetrical stacks, eight threads via pipeline barrel				
hp86b	https://sites.god		Oliver D Smet	errors	Capricorn	8	8	spartan-3-5	James Brakef	1420	6						14.7	0.33	2.0			verilog	85	cpu	Y	asm	N	64K	64K	N		64	2010				uses PicoBlaze, emulatts HP86B			
hpc-16	https://opencor		Umar Siddiqui	beta	RISC	16	16	kintex-7-3	James Brakef	871	6			152	##	14.7	0.67	1.0	116.6	X	vhdl	20	cpu	Y	asm	N	64K	64K	N		16		2005		2015	https://en.wikipe		picoBlaze uart uses LUT4s		
hrm-cpu	https://github.c		Alexandre Dumont	untested	accum	8	16																	Y	N			Y	16	2			2018				modelled on "Human Resource Machine"			
i8051			Tommy Givargis	stable	8051	8	8	kintex-7-3	James Brakef	2690	6	1	1	105	##	14.7	0.33	4.0	3.2	X	vhdl	9	i8051_all	Y	yes	N	64K	64K	Y				1999	1999					author has book & course	
ice_mk2	https://github.c		Mario Hoffman	RISC	16	16															verilog	8	top	Y	yes	N	4K	4K	N	16	16		2020				Embedded System Design: A Unified Hardware			
IDEA	https://github.c		Hui Yan Cheah etal	RISC	16	32	virtex-6	Liu Ch	unavailable	321	6	1	2	405			13.2	0.67	1.0	845.3	X	verilog	22	cpu	top	Y	yes	N	4G	64K	N	24	32	9	2011		2016	https://hackaday.io/project/174049-ice-cpu-mk-ii	uses DSP slice in barrel mode for ALU	from GitHub, r,q'd NOPs lower actual results
ignite_ptsc	https://github.c		George Shaw	errors	asic	32	32														proprietary				Y	N	4G	4G						1995	2002					ShBoom clone, fast ASIC with high co
itb-proc	https://github.com/preet		Preetam Pinnada	lisp	16	16	kintex-7-3	James Brakef	missing files	6							14.7	0.33	1.0			vhdl	25	lval	Y	N								2010				IGOR - A microprogrammable LISP mac		
inst-inst_proce	https://opencor		Maheesh Palve	planning	accum	8	15	kintex-7-3	James Brakef	786	6	1	340	##	14.7	0.33	1.0	142.6	X	verilog	34	top	Y	yes	N	128	1K		32			2014				course project for EE224 @EE.ITB, fo				
instant-soc	https://www.fpg		Jose Ruiz	beta	RISC-V	32	32	kintex-7-3	James Brakef	1533	6			163	##	14.7	1.00	1.0	106.0	IX	vhdl	12	mips_soc	Y	yes	N	4G	4G	Y		32		2020				pipelined, state machine			
ion	https://github.c		James Bowman	stable	forth	16	16	zu-2e	James Brakef	253	6	1	336	##	v20.1	0.80	1.0	106.1	X	vhdl	1	j1	Y	forth	N	64K	64K		20			2006	2015	https://github.com	converts C++ into VHDL, risc-v CPU &	peripherals, unused instructions omitted				
j1	http://www.excamera		James Bowman	stable	forth	16	16	kintex-7-3	James Brakef	335	6	1	180	##	14.7	0.80	1.0	431.0	X	vhdl	1	j1	Y	forth	N	64K	64K		20			2006	2015	https://github.com	new version: moving to MIPS32r1	new version not ready, keeping old numbers				
j1a	http://www.excamera		James Bowman	stable	forth	16	16	kintex-7-3	James Brakef	518	6		412	##	14.7	0.80	1.0	636.1	X	vhdl	3	j1	Y	forth	N	64K	64K		20			2006	2017	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks				
j1a32	http://www.excamera		James Bowman	stable	forth	32	16	kintex-7-3	James Brakef	930	6		358	##	14.7	1.00	1.0	384.4	X	verilog	3	j1	Y	forth	N	64K	64K		20			2006	2017	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks				
j1b	http://www.excamera		James Bowman	stable	forth	32	16	kintex-7-3	James Brakef	2612	6		302	##	14.7	1.00	1.0	115.5	X	verilog	3	j1	Y	forth	N	64K	64K		20			2006	2017	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks				
j1b_16	http://www.excamera		James Bowman	stable	forth	32	16	kintex-7-3	James Brakef	1588	6		355	##	14.7	1.00	1.0	223.4	X	verilog	3	j1	Y	forth	N	64K	64K		20			2006	2017	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks				
j1sc	https://github.c		Steffen Reith	scala	forth	32	16														scala	11	j1	Y	forth	N	64K	64K		20			2017	2018					J1 reimplemented using Scala/Spinal	
j1vh	https://github.c		Theo Hussey	forth	32	16															j1vh	5	j1vh	Y	forth	N	64K	64K		20			2019				VHDL clone of J1 forth CPU			
jam	https://github.c		Johan Thelin etal	RISC	32	32	kintex-7-3	James Brakef	1396	6			159	##	14.7	1.00	1.0	113.7	X	vhdl	17	cpu_sys	Y	N	Y	128K	128K		32	5	2002	2014					serial multiply & divide			
jam	https://github.c		Johan Thelin etal	RISC	32	32	kintex-7-3	James Brakef	1369	6			143	##	14.7	1.00	1.0	104.2	X	vhdl	17	cpu	Y	N	Y	128K	128K		32	5	2002	2014					serial multiply & divide			
java_nn			Suresh Devanathan	stable	RISC	4	8	kintex-7-3	James Brakef	723	6			178	##	14.7	0.33	1.0	81.4	X	vhdl	3	Processor	Y	N					27	16		2002				neural network microprocessor, special			
ica			John Cronin	RISC	8	32	kintex-7-3	James Brakef	3287	6	3	3	157	##	14.7	0.33	1.0	15.8	IX	Y	verilog	17	soc	Y	N					16			2016				has VGA controller, plays Pong			
icore_aka_sh2	http://www.j-c		Jeff Dionne, Rob Land	SH2	32	16															vhdl	136										2014	2016	https://www.youtu	neural network microprocessor, special	alized registers				
jimmy	https://github.com/v653/r		Eduardo Cornejo	RISC	8	8															verilog	2	jimmy	Y	N	Y	256	256	Y	16	4		2020				has VGA controller, plays Pong			
jop	https://github.c		Martin Schoeberl etal	stable	forth	16	16	cyclone-1	Martin Schoe	2000	4		100			q10.0	0.67	1.0	33.5	I	vhdl	11	core	Y	yes	N	256K	256K					2004	2014					educational, 4 regs, 8-bit adr spaces	
jop16	https://github.c		Klaus Kohl-Schoepe	stable	forth	16	16	kintex-7-3	James Brakef	missing RAM	6						14.7	0.67	1.0			verilog	9	JPU16	Y	asm	N	64K	64K					2012				vendor neutral source code		
k1	http://mcforth.net/		Klaus Kohl-Schoepe	stable	forth	16	16	kintex-7-3	James Brakef	2392	6		24	##	14.7	0.67	4.0	1.7	X	verilog	11	K1	Y	forth	N	64K	64K		24			2020				32 deep call stack, 8 addressing modes				
k68	https://opencor		Shawn Tan	alpha	68000	16	16	kintex-7-3	James Brakef	2392	6		24	##	14.7	0.67	4.0	1.7	X	verilog	11	K1	Y	forth	N	64K	64K		24			2020				based on J1, Quartus project file				
kcp33000	https://github.c		Samuel Falvo II	RISC-V	64	32	kintex-7-3	James Brakef	2455	6		175	##	14.7	2.00	1.0	142.9	X	B	verilog	4	polaris	Y	yes	N	Y	16E	16E	Y		32		2016	2017	https://github.c	68K binary compatible	uses state machine RTL generator			
kestrel-2	https://github.c		Samuel Falvo II	stable	forth	16	16	kintex-7-3	James Brakef	735	6	8	172	##	14.7	0.67	1.0	157.2	X	Y	verilog	27	M_kestrel	Y	yes	N	64K	64K		20			2012	2015	https://github.c	J1 with wishbone bus	M_j1a runs at 244MHz & 368 LUTs			
kcp-risc	https://github.c		Kiran & Aluru	RISC	32	32															verilog	27	M_kestrel	Y	yes	N	64K	64K		20			2018	2020	https://github.c	only two register fields + shift amount				
klc32	https://opencor		Robert Finch	planning	RISC	32	32	kintex-7-3	James Brakef	3790	6	4	1	200	##	14.7	1.00	4.0	13.2	X	verilog	25	KL32	Y	N	4G	4G	Y		32			2011	2012					single ported block RAM & shift amount	
kpu	https://github.c		Andrea Corallo	RISC	32	32	kintex-7-3	James Brakef	6178	6	3	19	##	14.7	1.00	1.0	3.0	X	Y	verilog	19	kpu	Y	yes	N	Y	4G</													

[illegible]

url_all_sof	opencores or primary link	status	author	style / risc	data size	inst size	FPGA	reporter	com ents	LUTs ALUT	LUT7	mips	bik ram	F max	# g b	tool ver	MIPS /inst	clks /inst	KIPS /LUT	ven dor	soc	src code	#src files	top file	doc	tool chnl	fltg pt	max dat	max inst	byte adr	# net	adr mod	# reg	p ip loc	start year	last rev	secondary web link	note worthy	comments	
multi-tyde-cpu	https://github.com/Amrik/risc	stable	Amrik Sadhra	RISC	32	32																vhdl	48	top_level	Y			4G	4G	Y	21			2016	2016	https://www.youtube.com/watch?v=PRtE8gBQeUk	nically documented with state diagram	spreadsheet for test programs, ISE project		
mpx	http://vectorblox.com/deba.htm	stable	VektorBloX Computing	vect	8085	8																verilog	7	my8085	Y	N	64K	64K	Y	18			2012	2017	http://www.ecucorp.com/opencore/microprocessor.html	MXP Macro Processor is a scalable SoC	LUT count for 8 lanes with custom inst			
my8085light	https://open.cores.org/view.php?id=117	mature	Debanu Mukherjee	8085	8																	myhdl	15	top	Y	yes	N	4G	4G	Y	32			2010	2010		https://opencores.org/view.php?id=117	light weight 8085 with 18 inst		
myblaze	https://open.cores.org/view.php?id=117	mature	Jian Luo	uBlaze	32	32	kintex-7-3	James Brakfield	6													myhdl			Y	yes	N	4G	4G	Y	32			2010	2010			clone, python code generators		
myblaze	https://open.cores.org/view.php?id=117	mature	Jian Luo	uBlaze	32	32	kintex-7-3	James Brakfield	6													myhdl			Y	yes	N	4G	4G	Y	32			2010	2010			clone, python code generators		
mycpu	http://www.mycpu.net/	mature	Dennis Kuschel	accum	8	8	kintex-7-3	James Braker	3428	6	1	255	##	14.7	0.33	3.0	5.0	X				vhdl	28	cpu_top	Y	N	64M	64M	Y	32			2010	2010			originally in TTL			
myforthproce	https://github.com/myproc	stable	Gerrard Hohner	alpha	SP-kintex7	fortn	32	8	James Braker	2959	6	6	123	##	14.7	0.33	1.0	75.3	X			vhdl	58	mycpcu	Y	N	64M	64M	Y	96			2004	2012			DPAN'S'94 32-bit FORTH, masters thesis			
myproc	https://github.com/myproc	stable	A. Raamakrishnan	RISC	32	32																verilog			N	4G	4G	Y	32			2017				UP for educational purposes: myproc(single cycle), myproc2 (pipelined)				
mysrc1	https://open.cores.org/view.php?id=117	stable	Muza Bytiyev	RISC	8	8	aria-2	James Braker	121	A	2	231	##	q13.1	0.33	1.0	628.7	I				verilog	1	myRISC1	Y	N	Y	256	256	Y	16	4		2011	2017			Verilog source included in PDF file		
nanoblaze	https://open.cores.org/view.php?id=117	beta	Francois Corthay	picoBlaze	8	18	kintex-7-3	James Braker	247	B	1	169	##	14.7	0.33	2.0	113.2	X				vhdl	12	nanoblaze	asm	N	256	2K	Y	32			2015	2015			nanoBLAZE compatible, adjustable data width			
nanoblaze	https://open.cores.org/view.php?id=117	beta	Francois Corthay	picoBlaze	8	18	kintex-7-3	James Braker	247	B	1	169	##	14.7	0.33	2.0	113.2	X				vhdl	12	nanoblaze	asm	N	256	2K	Y	32			2015	2015			nanoBLAZE compatible, adjustable data width			
natallius_8bit	https://open.cores.org/view.php?id=117	beta	Fabio Guzman	RISC	8	16	kintex-7-3	James Braker	232	C	1	175	##	14.7	0.11	3.0	67.0	X				verilog	12	natallius_c	asm	N	Y	256	2K	Y	29	8		2012	2012			return stack & register file		
navre	https://open.cores.org/view.php?id=117	stable	Sébastien Bourdeaux	AVR	8	16	kintex-7-3	James Braker	990	E	207	##	14.7	0.33	1.0	29.0	AIX					verilog	1	softusb_n_v	Y	N	64K	64K	Y	72	32	2	2	2012	2013	https://www.milkymist.org/doc/niosii-verifier-avr-core-part-of-www-milkymist-org-chapter-in-koopman-book-a-little-more-than-just-another-fpga-project-for-niosii-verifier-avr-core-part-of-www-milkymist-org-	AVR clone, part of www.milkymist.org chapter in Koopman book			
nc4016	https://en.wikicore.org/wiki/NiosII_Verifier	asic	Chuck Moore	form	16	16																proprietary																		
ncore	https://open.cores.org/view.php?id=117	alpha	Stefan Istvan	accum	16	8	kintex-7-3	James Braker	223	B	105	##	14.7	0.67	1.0	316.3	X					verilog	3	nCore_Y	N	N	128K	64K	Y	16	16			2006	2018			This is a little-like processor core		
neo430	https://open.cores.org/view.php?id=117	alpha	Stephan Nolting	MSP430	16	16	virtex-6	Stephan Nolt	402	C	2	204	##	14.7	0.67	8.0	42.5	IX				vhdl	19	neo430_t	Y	N	28K	32K	Y	16	16			2015	2020	https://github.com/neoelec/neo430-vhdl-synthesizable-hdl-to-setpoint-neo430-software-engineering-on-github-com	website has detailed resource until edit neo430_synconfig.vhd to set op	"~8- clock's for R-R inst"		
neo430	https://open.cores.org/view.php?id=117	alpha	Stephan Nolting	MSP430	16	16	artix-7	James Chang	947	D	2	203	##	14.7	0.67	8.0	17.9	IX				yvhdl			Y	N	28K	32K	Y	16	16			2015	2020	https://github.com/neoelec/neo430-vhdl-synthesizable-hdl-to-setpoint-neo430-software-engineering-on-github-com	website has detailed resource until edit neo430_synconfig.vhd to set op	"~8- clock's for R-R inst"		
neo430	https://open.cores.org/view.php?id=117	alpha	Stephan Nolting	MSP430	16	16	clone-4	Stephan Nolt	626	E	2	117	##	14.7	0.67	8.0	15.1	IX				vhdl	19	neo430_t	Y	N	28K	32K	Y	16	16			2015	2020	https://github.com/neoelec/neo430-vhdl-synthesizable-hdl-to-setpoint-neo430-software-engineering-on-github-com	website has detailed resource until edit neo430_synconfig.vhd to set op	"~8- clock's for R-R inst"		
next186	https://open.cores.org/view.php?id=117	stable	Nicolas Dumitracu	x86	16	8	aria-2	James Braker	1966	A	2	77	##	q13.1	0.67	2.0	13.1	IX				verilog	4	Next186_Y	Y	N	1M	1M	Y	16	2012	2013					boots DOS			
next186_soc	https://open.cores.org/view.php?id=117	stable	Nicolas Dumitracu	x86	16	8	kintex-7-3	James Braker	1966	A	2	77	##	q13.1	0.67	2.0	13.1	IX				Y	verilog	40	ddr_186	Y	N	1M	1M	Y	16	2013	2019					SoC version of next186		
next186mp3	https://open.cores.org/view.php?id=117	stable	Nicolas Dumitracu	x86	16	8	kintex-7-3	James Braker	1966	A	2	77	##	q13.1	0.67	2.0	13.1	IX				Y	verilog	16	ddr_186	Y	N	1M	1M	Y	16	2013	2014					SoC version of next186		
next80	https://open.cores.org/view.php?id=117	stable	Nicolas Dumitracu	Z80	8	8	kintex-7-3	James Braker	854	B	119	##	14.7	0.33	1.0	46.0	X				B	verilog	3	Next80C_Y	Y	N	64K	64K	Y	32	2011	2019					claim of 700 LUTs in Spartan-3 probably wrong			
nige_machine	https://github.com/nige_machine	stable	Andrew Read	fortn	32	32	kintex-7-3	James Braker	5033	6	8	33	123	##	14.7	0.10	1.0	24.5	X			vhdl	29	Board_Y	Y	N	16M	16M	Y	512	512			2014				standalone Forth system		
niofoar1	http://ce.sharif.edu	errors	Mahdi Amiri	RISC	16	16	kintex-7-3	James Braker	1020	A	290	##	14.7	0.67	1.0	255.9	I					verilog	3	nf1_Y	Y	yes	opt	4G	4G	Y	32	2004	2004					derived from risc-16		
nios2	https://open.cores.org/view.php?id=117	proprietary	Altera	Nios II	32	32	stratix-3	Altera consis	1020	A	290	##	14.7	0.90	1.0	255.9	I					proprietary			Y	yes	opt	4G	4G	Y	32	2004	2004					Nios II/f: fastest version, DMIPS adj, 2.15 Corel		
nios2	https://open.cores.org/view.php?id=117	proprietary	Altera	Nios II	32	32	stratix-5	Altera consis	584	A	420	##	q16.0	0.10	1.0	71.9	I					proprietary			Y	yes	opt	4G	4G	Y	32	2004	2004					Nios II/e: min LUTs version, DMIPS adj, 1.68 Corel		
niosprocessor	https://github.com/niosprocessor	untested	Julien Malka	Nios II	32	32																vhdl	25	cpu	Y	yes	opt	4G	4G	Y	32	2019	2019					Project for Computer Architecture course uses much ALTA source, DMIPS		
nnarm	http://ftp.gwdg.de/pub/ftp/pub/nnarm	ARM	Sheng Shen	ARM	32	16																																mentioned at https://en.wikipedia.org/wiki/Amber_(processor_core) , ran afoul of ALTA		
nocpu	https://github.com/nocpu	beta	John Tzouvarakis	RISC	8	8	kintex-7-3	James Braker	175	B	243	##	14.7	0.33	1.5	306.1	X					verilog	5	cpu	N	no	N	256	256	Y	4							minimal & complete		
non-von-1	http://www.chriscorner.com	stable	Christopher Fenton	accum	8	8	kintex-7-3	James Braker	230	B	556	##	14.7	0.33	1.0	797.1	I					verilog	1	nonvontop	Y	N	64	4K	Y	30								SIMD in tree structure		
nybbleForth	https://github.com/nybbleForth	errors	Lars Brinkhoff	form	16	4	kintex-7-3	James Braker	230	B	556	##	14.7	0.67	1.0	797.1	I					verilog	1	cpu	Y	yes	N	4K	4K	Y	11			2017	2017					tiny
oberon_sdram	https://projectoberon.org	beta	Nicolas Dumitracu	RISC	32	32	kintex-7-3	James Braker	2103	B	1	104	##	14.7	1.00	1.0	49.1	X				verilog	16	risc5_c	Y	yes	Y	4G	4G	Y	16	2013	2017					modified to use DRAM, serial mult		
oc54x	https://open.cores.org/view.php?id=117	beta	Nicolas Dumitracu	DSP	16	16	kintex-7-3	James Braker	2225	B	1	180	##	14.7	0.67	1.0	54.5	X				verilog	10	oc54_cpu	Y	yes	N	Y	64K	64K	Y	32	2002	2009					40-bit accumulator, barrel shifter	
octagon	https://open.cores.org/view.php?id=117	beta	Jon Pry	MIPS	32	32	kintex-7-3	James Braker	3021	A	4	9	333	##	14.7	1.00	1.0	110.2	X			vhdl	46	octagon	asm	N	4G	4G	Y	32	2015	2015	https://github.com/octagon	8 thread barrel processor, largely MIPS compatible						
octavo	http://ftp.gwdg.de/pub/ftp/pub/octavo	beta	Charles LaForet	reg	16	16	stratix-4	James LaFor	500	A	1	550	##	q13.1	0.67	1.0	737.0	I				verilog	18	Octavo_Y	asm	N	4G	4G	Y	14	16	10	2012	2019	https://github.com/octavo	8 core barrel, adjustable data width	"= performance across word sizes, no call/rtn"			
odess	https://open.cores.org/view.php?id=117	stable	Dmytro Senyakin	RISC	128	16	clone-5	Dmytro Seny	130160	A	288	462	##	q18.0	4.00	0.3	19.1	I				system	27	CoreQuad_Y	asm	Y	4G	4G	Y	16	2017	2017	https://opencores.org/view.php?id=117	Alterra proj, Multicore, P&R results at 37-bit adr, quad issue, caches, 32-64-128 fltg-p						
odess	https://open.cores.org/view.php?id=117	stable	Dmytro Senyakin	RISC	128	16	stratix-5	Dmytro Seny	32978	A	72	112	192	##	q17.1	4.00	1.0	23.3	I			system	27	CoreQuad_Y	asm	Y	4G	4G	Y	16	2017	2017	https://opencores.org/view.php?id=117	Alterra proj, Multicore, P&R results at 37-bit adr, quad issue, caches, 32-64-128 fltg-p						
odess	https://open.cores.org/view.php?id=117	stable	Dmytro Senyakin	RISC	128	16	stratix-5	Dmytro Seny	148078	A	72	112	184	##	q17.1	4.00	0.3	19.1	I			system	27	CoreQuad_Y	asm	Y	4G	4G	Y	16	2017	2017	https://opencores.org/view.php?id=117	Alterra proj, Multicore, P&R results at 37-bit adr, quad issue, caches, 32-64-128 fltg-p						
odess	https://open.cores.org/view.php?id=117	stable	Dmytro Senyakin	RISC	128	16	stratix-5	Dmytro Seny	50814	A	72	112	184	##	q17.1	4.00	1.0	14.1	I			system	27	CoreQuad_Y	asm	Y	4G	4G	Y	16	2017	2017	https://opencores.org/view.php?id=117	Alterra proj, Multicore, P&R results at 37-bit adr, quad issue, caches, 32-64-128 fltg-p						
odess	https://open.cores.org/view.php?id=117	stable	Dmytro Senyakin	RISC	128	16																																		

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	reporter	com ents	LUTs ALUT	LUT mult	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	u doc	tool chai	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	# e	start year	last revis	secondary web link	note worthy	comments		
pavr	https://opencores.org/p/avr	alpha	Doru Cuturela	AVR	8	16	kintex-7-3	James Brakef	2630	6		1	132	##	14.7	0.33	1.0	16.5	X	vhdl	18	pavr_cont	Y	yes	N	Y	4K	4M	Y	72		32	6	2003	2009		superset of AVR		
pop1	https://opencores.org/p/pop1	alpha	Yann Vernier	PDP1	18	18	spartan-3a	James Brakef	1390	4		6	138	##	14.7	0.50	10.0	5.0	X	vhdl	15	pop1	Y	yes	N	N	4K	4K	Y	28		32	6	2003	2009		PDP-1 descended from MIT TX-0	uses Minimal UART from opencores	
pop11-34verlog	http://www.heeltoe.co.uk/pop11-34verlog	stable	Brad Parker	PDP11	16	16	aria-2	James Brakef	2532	A			126	##	q13.1	0.67	2.0	16.7	IX	verilog	24	pop11	Y	yes	N	N	64K	64K	Y	70	13	8	2009	2009	http://pdp-1.com	Boots & runs RT-11, EIS inst & MMU			
pop2011	http://pdp2011.com	stable	Sytsen van Slooten	PDP11	16	16	kintex-7-3	James Brakef	5060	6	1		205	##	14.7	0.67	2.0	13.6	IX	Y	verilog	3	cpu	Y	yes	N	N	64K	64K	Y	70	13	8	2008	2019	http://pdp2011.com	SoC, build files for A&X boards	complete impl including orig IO devices	
pop8	https://opencores.org/p/pop8	beta	Ivan Molojovick, Rob	PDP8	12	12	kintex-7-3	James Brakef	1210	6	1		183	##	14.7	0.50	2.0	37.5	X	Y	vhdl	55	cpu	Y	yes	N	N	32K	32K	Y			8	2012	2013		PDP-8 Processor Core and System	Boots OS/8, runs apps, several variants	
pop8l	https://opencores.org/p/pop8l	alpha	Jane Schofield	PDP8	12	12	cyclone-3	James Brakef	1089	4		48	63	##	q13.1	0.50	2.0	14.4	I	vhdl	11	top	Y	yes	N	N	4K	4K	Y				2013	2013		Minimal PDP8/8 implementation with 4K disk monitor system			
pop8verilog	http://www.heeltoe.co.uk/pop8verilog	stable	Brad Parker	PDP8	12	12	kintex-7-3	James Brakef	505	6			366	##	14.7	0.50	2.0	181.3	X	verilog	18	pop8	Y	yes	N	N	32K	32K	Y			8	2005	2010		Boots & runs TS5/8 & Basic			
pet_fpga	https://opencores.org/p/pet_fpga	stable	Thomas Skibo	6502	8	8	kintex-7-3	James Brakef	1052	6			242	##	14.7	0.33	4.0	19.0	X	verilog	1	cpu6502	Y	yes	N	N	64K	64K	Y				2007	2011	https://github.com	For Commodore PET			
pic_coonan	https://opencores.org/p/pic_coonan	alpha	Tom Coonan	PIC16	8	14	kintex-7-3	James Brakef	328	6	1	165	##	14.7	0.33	1.0	166.1	X	verilog	7	piccpu	Y	yes	N	Y	256	4K	Y				1999	1999			risC8 by Tom Coonan also a PIC uP			
pic-16C5x	https://hams-wv.com/pic-16C5x	errors	Ernesto Romani	PIC16	8	12	kintex-7-3	James Brakef	std library	prot				##	14.7	0.33	2.0			vhdl	16	pic_core	Y	yes	N	Y	256	4K	Y				1998	2002			as part of thesis?		
picoblaze	https://opencores.org/p/picoblaze	stable	Ken Chapman	picoBlaze	8	18	kintex-7-3	James Brakef	110	6	2	217	##	14.7	0.33	2.0	325.5	X	vhdl	1	kcspm6	Y	asm	N	N	256	2K	Y				2003	2003	https://en.wikipedia.org/wiki/Picoblaze	2 clocks/inst, no prog ROM	this is the original picoBlaze author			
picoblaze	https://www.xilinx.com/picoblaze	stable	Ken Chapman	picoBlaze	8	18	spartan-3	James Brakef	178	4	1	182	##	14.7	0.33	2.0	168.9	X	vhdl	1	kcspm3	Y	asm	N	N	256	2K	Y				2003	2003	https://en.wikipedia.org/wiki/Picoblaze	2 clocks/inst, no prog ROM	this is the original picoBlaze author			
picoblaze	https://www.xilinx.com/picoblaze	stable	Ken Chapman	picoBlaze	8	18	kintex-7-3	James Brakef	317	6	2	195	##	14.7	0.33	2.0	101.6	X	Y	vhdl	19	kc705_kc705	Y	asm	N	N	256	2K	Y				2003	2003	https://en.wikipedia.org/wiki/Picoblaze	2 clocks/inst	this is the original picoBlaze author		
piropio	https://github.com	stable	pandora2000	RISC	32	32	kintex-7-3	James Brakef	7491	6	11	1	118	##	14.7	1.00	1.0	15.7	X	vhdl	42	top	Y	yes	N	N	64K	64K	Y			32	2010	2011		five variants	no doc, xilinx constraint file		
plasma	https://opencores.org/p/plasma	stable	Steve Rhoads	MIPS	32	32	kintex-7-3	James Brakef	2462	6	3	97	##	14.7	1.00	1.0	39.5	X	vhdl	22	plasma	Y	yes	N	Y	4G	4G	Y			32	2001	2016	http://plasmacpu.org	wide outside use, opencores page has list of related publications				
plasma_cortex	https://github.com/Hugle	stable	Dylan Brophy	RISC	32	16	kintex-7-3	James Brakef		6				##	14.7	1.00	1.0		X	vhdl	4	cpu	Y	yes	N	Y	4G	4G	Y			8	2018	2018	https://hackaday.io/project/160180-plasma-cortex-open-source-cpu-in-vhdl	plasma with FPU			
plasma_fpu	https://opencores.org/p/plasma_fpu	stable	Maximilian Reuter	MIPS	32	32	kintex-7-3	James Brakef		6				##	14.7	1.00	1.0		X	vhdl	20	plasma	Y	yes	Y	4G	4G	Y			32	2015	2015			based on Plasma by Steve Rhoads			
pop11-40	http://www.ip-arch.org	simulation	Naohiko Shimizu	PDP11	16	16	ep1K	Naohiko Shimizu	2687	4			20	##	14.7	0.67	2.0	2.5	I	NSL	17	top	Y	yes	N	N	64K	64K	Y	70	13	8	2009	2009	http://www.ip-arch.org	Boots UNIX	various papers, no verilog or vhd		
popcorn	http://www.fpga.com	stable	Jeon Leung Lee	accum	8	8x	kintex-7-3	James Brakef	267	6			347	##	14.7	0.33	1.0	428.4	X	verilog	4	pc	Y	yes	N	N	64K	64K	Y	43			1998	2000		small 8 bit uP			
power_a2	https://github.com/openpnp	stable	IBM (open PPC)	PPC	64	32	vu3p-2	TCL files						##	14.7	0.33	1.0			vhdl	285	top	Y	yes	Y	16E	16E	Y			32	2019	2020			Verilog VU3P-2 FPGA implementation (380K LUTs)			
ppx16	https://opencores.org/p/ppx16	stable	Daniel Wallner	PIC16	8	14	kintex-7-3	James Brakef	missing files	409	6		238	##	14.7	0.33	1.0	192.1	X	vhdl	10	P16C55	Y	yes	N	Y	256	4K	Y				2002	2009			both f16C55 & f16F84		
prawn	https://github.com	errors	Tadatoshi Ishii	accum	8	8	spartan-6	James Brakef	missing files	6				##	14.7	0.33	3.0			vhdl	2	prawn	Y	yes	N	N	4K	4K	Y				1992	1992			reduced version of parwan from VHDL		
processor-core	https://github.com	untested	Steven Hua	RISC	32	32								##	14.7	0.33	1.0			vhdl		top	Y	yes	N	N	4G	4G	Y	16		32	2018	2018			clean, simple, prob classwork		
propeller	https://propeller.com	proprietary	Chip Gracey	RISC	32	32								##	14.7	0.33	1.0			verilog		top	Y	yes	N	Y	4G	4G	Y			512	5	2014	2020	https://github.com	original propeller has verilog (FPGA)	ISA: op/ddd/sss format with predication	
propeller_p8x3	https://github.com	stable	Chip Gracey	RISC	32	32	kintex-7-3	James Brakef	9498	6	20	160	##	14.7	1.00	0.1	134.8	X	verilog	9	top	Y	yes	N	Y	64K	8K	Y	40	3		2014	2014			eight propellers, clocking from ucf file			
pt13	http://www.singtel.com	stable	Daniel Ogilvie	accum	8	8	kintex-7-3	James Brakef	301	6			357	##	14.7	0.33	3.0	130.5		verilog	1	pt13	Y	asm	N	Y	64K	8K	Y	40	3		2011	2018	https://www.edn.com	PT13 is optimized to be completely efficient	micro-code & register updates, minimal ISA		
pulserain	https://github.com	errors	PulseRain Tech LLC	8051	8	8	aria-2	James Brakef	missing files	A				##	q18.0	0.33	3.0		I	system verilog		PulseRain	Y	yes	N	Y	64K	64K	Y				2017	2018	https://www.pulsar.com	intended for Max10			
pulserain	https://github.com	stable	PulseRain Tech LLC	8051	8	8	aria-2	James Brakef	some files	2376	A	2	41	130	##	q18.0	0.33	3.0	6.0	I	system verilog	25	FP51_fast	Y	yes	N	Y	64K	64K	Y				2017	2018	https://www.pulsar.com	1 clk/inst, intended for Max10		
p-vee	https://opencores.org/p/p-vee	stable	This van As	VLUW	32	128	kintex-7-3	James Brakef	bypass	1660	6	1	233	##	14.7	1.00	1.0	140.1		vhdl	26	system	Y	yes	N	Y	64K	64K	Y			73	32	4	2005	2015	http://www.vlwg.org	1, 2 or 4 issue VLUW, uses HP VEX tool	probable degeneracy, LUT RAM for program memory
pycpu	https://pycpu.org	myhdl	Norbert Feurle		8									##	14.7	1.00	1.0			myhdl	40	quince_cpu	Y	yes	N	N	64K	64K	N	18	4	16		2020	2020	https://pycpu.org	python hardware processor		
qnice-fpga	https://github.com	stable	Bernid Ullmann	RISC	16	16								##	14.7	0.33	1.0	46.9	I	system verilog	8	qnice32	Y	yes	N	Y	4G	4G	Y	32	4	2010	2011			derived from NICE: http://www.vaxm.com			
qrisc32	https://github.com	alpha	Viacheslav	RISC	32	32	aria-2	James Brakef	3075	A	4	144	##	q13.1	1.00	1.0	46.9	I	system verilog	8	qrisc32	Y	yes	N	Y	4G	4G	Y	32	4	2010	2011			qrisc32 whitespace compatible risc core				
q5c-ribble	http://www.sanctuary.com	stable	John Ribble	RISC	8	16	kintex-7-3	James Brakef	468	6			135	##	14.7	0.33	1.0	95.3	X	verilog	1	q5c_mixer	Y	yes	N	N	256	32K	Y				1998	1999			used in his class, also uses eP32		
r4000	https://github.com	errors	Michael Povlin	MIPS	32	32	kintex-7-3	James Brakef	lots of problem	6				##	14.7	1.00	1.0		X	verilog		top	Y	yes	N	N	64K	64K	Y				1994	1995			does not implement 64-bit data		
r8051	https://github.com	stable	Li Xinbing	8051	8	8	kintex-7-3	James Brakef	1031	6	1	139	##	14.7	0.33	4.0	11.1	X	verilog	2	r8051	Y	yes	N	N	64K	64K	Y				2015	2019						
r8-core	https://github.com/victor08	stable	Victor O. Costa	RISC	16	16								##	14.7	0.33	1.0		X	vhdl	14	r8_core	Y	asm	N	N	64K	64K	N	35		16		2019	2019			university project, doc in portuguese	
raptor16	http://www.spacewire.com	stable	Steve Hayward	CISC	16	16	kintex-7-3	James Brakef	590	6			319	##	14.7	1.40	2.7	280.2	X	vhdl	1	raptor16	Y	yes	N	N	64K	64K	N				2004	2004			8 data & 8 adr regs		
raptor64	https://opencores.org/p/raptor64	alpha	Robert Finch	RISC	64	32								##	14.7	1.00	1.0		X	verilog	63	raptor64	Y	yes	Y	Y	4G	4G	Y	105	2	96	9	2005	2013			16 register sets, inst & data cache, mips	
recon	https://github.com/jefflieu	stable	Jeff Lieuw	Nios II	32	32								##	14.7	0.33	1.0		X	verilog		top	Y	yes	opt	4G	4G	Y			32	2019	2019	https://hackaday.com	Nios helper files	software helper files also			
recore54	https://github.com	beta	Hans Tiggeler	PIC16	8	14	kintex-7-3	James Brakef	Cannot find core	6				##	14.7	0.33	1.0		X	vhdl	20	recore54	Y	yes	N	Y	256	4K	Y				1999	1999			not available at ht-lab website		
reducer	https://www.cs.cmu.edu	stable	Matthew Naylor/Tommy Thorm											##					IX				Reducer	Y	yes														

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	reporter	com ents	LUTs ALUT	LUTs mult	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments			
riscv_lattice	https://www.lattice.com	stable	Lattice Semi	risc-v	32	32	machXO3D	Lattice Semi	1507	4		4	60	##		1.00	1.0	39.8	L	Y	scala			Y	yes	N	4G	4G	Y		32	5	2021		RV32I ISA, 5 stage pipeline, configured & generated using Lattice Propel				
riscv_lowrisc	https://github.com/lowrisc/lowrisc	stable	Alex Bradbury	risc-v	32	32														Y	scala			Y	yes	N	4G	4G	Y		32	5	2017	https://www.lowrisc.org	version 0.4-lowRISC with tagged memory and minion core				
riscv_microsemi	https://github.com/microsemi/microsemi	stable	Microsemi	risc-v	32	32	polarfire	microsemi	8614	4	2	10	122	L11.8		1.00	1.0	14.2		Y	proprietary			Y	yes	N	4G	4G	Y		32	6	2016		is encrypted IP	has caches			
riscv_minerva	https://github.com/minerva/minerva	stable	lambdacore	risc-v	32	32														Y	nigen			Y	yes	N	4G	4G	Y		32	6	2018	https://www.minerva.io	microarchitecture of Minerva is largely inspired by the LatticeMico32 processor				
riscv_myth	https://github.com/kubiran/kubiran	stable	Kubiran Karakaran	risc-v	32	32																												https://tl-x.org					
riscv_neorv32	https://github.com/neorv32/neorv32	stable	Stephan Nolting	risc-v	32	32	cyclone-IV	Stephan Nolting	848	4			111	##	q19.1	1.00	4.0	32.7	AL	Y	vhdl	25	neorv32	Y	yes	N	4G	4G	Y		32		2020	2021		very well documented, customizable	many peripherals, LUT counts for all variants		
riscv_orca	https://github.com/orca/orca	stable	VectorBlox	risc-v	32	32	stratix-5	VectorBlox	1082	A		244	##	14.7	0.98	1.0	221.0		I	Y	verilog	13	orca	Y	yes	N	4G	4G	Y		32		2016		RV32IM				
riscv_piccolo	https://github.com/piccolo/piccolo	untested	BlueSpec	risc-v	32	32															bluespec	verilog		Y	yes	N	4G	4G	Y		32	3	2018	2018		RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT).			
riscv_picorv32	https://github.com/picorv32/picorv32	beta	Clifford Wolf	risc-v	32	32	xcu3ap-3	Clifford Wolf	761	6			769	##	v16.2	1.00	3.0	336.8	X	Y	verilog	1	picorv32	Y	yes	N	4G	4G	Y		32		2016	2020		minimal features, soc options	designed for minimum LUTs		
riscv_picorv32	https://github.com/picorv32/picorv32	beta	Clifford Wolf	risc-v	32	32	kintex-U-3	Clifford Wolf	761	6			454	##	v16.2	1.00	3.0	198.9	X	Y	verilog	1	picorv32	Y	yes	N	4G	4G	Y		32		2016	2020		minimal features, soc options	LUTs & Fmax for Kintex, Virtex & UltraScale+		
riscv_potato	https://github.com/potato/potato	beta	Kristian Skordal	risc-v	32	32	kintex-7-3	James Brakefield	2467	6			116	##	14.7	1.00	1.0	47.1	X	B	vhdl	24	pp_core	Y	yes	N	4G	4G	Y	30	32		2014	2020		risc-V integer only, no mult	"rocket-core" version at risc.org		
riscv_pulipino	https://github.com/pulipino/pulipino	untested	Andreas Kurth	risc-v	32	32	arria-2	James Brakefield		A				##	q18.0						system	9		Y	yes	N	4G	4G	Y		32		2015	2020	http://www.pulipino.org	pulipissimo is single core "pulp" with interest in non-riscv ISA expansion			
riscv_reboot	https://github.com/reboot/reboot	pre alpha	Robert Baruch	risc-v	32	32														python	8		Y	yes	N	4G	4G	Y	45	32		2020		https://www.reboot.io	work in progress, has 60 minute video on design issues				
riscv_reindeer	https://github.com/reindeer/reindeer	untested	pulserain.com	risc-v	32	32														verilog			Y	yes	N	4G	4G	Y	45	32	4	2018	2018	https://riscv.org/	RISC-V contest prize				
riscv_rocket	https://github.com/rocket/rocket	scala	Andrew Waterman	risc-v	32	32														AL			Y	yes	N	4G	4G	Y		32		2016	2018						
riscv_rpu	https://github.com/rpu/rpu	untested	Colin Riley	risc-v	32	32															vhdl			Y	yes	N	4G	4G	Y		32		2015	2018	http://labs.dominicmiller.com	Series of 16 tutorials on uP design, RPU uP, TPU now discarded			
riscv_rsd	https://github.com/rsd/rsd	untested	Susumu Mashimo	risc-v	32	32	zynq	Susumu Mashimo	28166	6			90			1.00	1.0	3.2			system verilog			Y	yes	N	4G	4G	Y		32		2020			RISC-V out-of-order superscalar processor can be synthesized for small FPGAs			
riscv_rtg4	https://github.com/rtg4/rtg4	mature	microsemi	risc-v	32	32															vhdl			Y	yes	N	4G	4G	Y		32		2018	2020	https://github.com/rtg4/rtg4	risc-v for actel FPGAs, tcl files only	based on rocket chip		
riscv_rudolf	https://github.com/rudolf/rudolf	untested	Jörg Mische	risc-v	32	32	kintex-7-3	Jörg Mische	545	6			200	##		1.00	1.0	367.0	ALMX		verilog	4	pipeline	Y	yes	N	4G	4G	Y		32	5	2021			RISC-V processor for real-time system	34 clock mult & divide		
riscv_rv01_core	https://opencores.org/cores/rv01_core	stable	Stefano Tonello	risc-v	32	32	kintex-7-3	James Brakefield	13997	6	4	62	130	##	14.7	1.00	1.0	9.3	X		vhdl	65	rv01_self	Y	yes	N	4G	4G	Y		32		2015	2017				all files in one directory	two self test tops
riscv_rv132	https://github.com/rv132/rv132	untested	Roa Logic BV	risc-v	32	32	arria-2	James Brakefield		A				##	q18.0						system verilog			Y	yes	N	4G	4G	Y		32				https://roallogic.com				
riscv_rv3n	https://github.com/riscv/rv3n	untested	Li Xinbing	risc-v	32	32															verilog	17		Y	yes	N	4G	4G	Y		32		2020			RV32IMC processor core, which has a new pipeline with "3+N" stages			
riscv_rvbs	https://github.com/rvbs/rvbs	untested	Alexandre Joannou	risc-v	32	32															bluespec	33		Y	yes	N	4G	4G	Y		32		2020			descript of the RISC-V instruction set in Bluespec, requires bluespec, no verilog code			
riscv_scarv-cpu	https://github.com/scarv/scarv-cpu	untested	Daniel Page	risc-v	32	32														Y	verilog	31	frv_core	Y	yes	N	4G	4G	Y		32		2019	2020	https://www.ukriscv.org/	side channel hardened, no cache, branch prediction or virtual memory, research project			
riscv_scr1	https://github.com/scr1/scr1	untested	Syntacore	risc-v	32	32	arria-2	James Brakefield		A				##	q18.0						system	47	scr1_top	Y	yes	N	4G	4G	Y		32		2017	2018	http://syntacore.com				
riscv_scr1	https://github.com/scr1/scr1	untested	Syntacore	risc-v	32	32															system	47	scr1_core	Y	yes	N	4G	4G	Y		32		2017	2021	http://syntacore.com				
riscv_serv	https://github.com/serv/serv	untested	Olof Kindgren	risc-v	32	32	ice40				4								L		system	47	scr1_core	Y	yes	N	4G	4G	Y	45	32		2018	2020	https://riscv.org/	RISC-V contest prize, 1-bit ALU	https://github.com/olofk/corescore		
riscv_shakti	https://bitbucket.org/shakti/shakti	untested	Olof Kindgren	risc-v	32	32															verilog			Y	yes	N	4G	4G	Y		32					500MB download			
riscv_sifive	https://www.sifive.com	asic	asic	risc-v	32	32															proprietary			Y	yes	N	4G	4G	Y		32				https://www.sifive.com	ASIC IP house, 32-bit "freedom" core	free Artix-7 bitstream		
riscv_sifive	https://www.sifive.com	asic	asic	risc-v	64	32															proprietary			Y	yes	N	4G	4G	Y		32				https://www.sifive.com	ASIC IP house, 64-bit "freedom" core	free Artix-7 bitstream		
riscv_sodor	https://github.com/sodor/sodor	scala	UC Berkeley	risc-v	32	32															scala			Y	yes	N	4G	4G	Y		32					1, 2, 3 and 5 stage pipe versions			
riscv_spu32	https://github.com/spu32/spu32	untested	Merten Maik	risc-v	32	32															verilog			Y	yes	N	4G	4G	Y		32		2019	2019		actively being developed			
riscv_stee	https://opencores.org/cores/riscv_stee	untested	Rafael Calçada	risc-v	32	32	zu2-2	James Brakefield	1775	6			208	##	v19.2	1.00	1.0	117.4			verilog	21	steel_top	Y	yes	N	4G	4G	Y		32	3	2020		https://github.com/riscv_stee/riscv_stee	github version has vivado proj	under grad thesis		
riscv_stee	https://opencores.org/cores/riscv_stee	untested	Rafael Calçada	risc-v	32	32	atrx-7-3	James Brakefield	1784	6			116	##	v19.2	1.00	1.0	65.0			verilog	21	steel_top	Y	yes	N	4G	4G	Y		32	3	2020		https://github.com/riscv_stee/riscv_stee	github version has vivado proj	under grad thesis		
riscv_swerv	https://github.com/swerv/swerv	untested	Western Digital	risc-v	32	32															system verilog			Y	yes	N	4G	4G	Y		32		2019	2020	https://blog.western-digital.com	9 stage pipe, dual issue	risc-v SoC for fpga, riscv_swerv_eh1_fpga now		
riscv_taiga	https://github.com/taiga/taiga	untested	AI Matthews	risc-v	32	32	zynq				1	123				1.00	1.0	79.3	X		system	46		Y	yes	N	4G	4G	Y		32		2017			TAIGA: A new RISC-V soft-processor IP	33% smaller & 39% faster than LEON3		
riscv_tinsel	https://github.com/poets/tinsel	untested	Ghaith Tarawneh	risc-v	32	32															bluespec	verilog		Y	yes	N	4G	4G	Y		32		2015	2015	https://poets.io	message-passing architecture designed for FPGA clusters			
riscv_urv-core	https://github.com/urv-core/urv-core	error	Tomasz Wlostowski	risc-v	32	32	kintex-7-3	James Brakefield						##	14.7	1.00	1.0				verilog			Y	yes	N	4G	4G	Y		32		2015	2015		verilog source	scala not needed		
riscv_vexriscv	https://github.com/vexriscv/vexriscv	beta	Charles Papon	risc-v	32	32	artix-7	Charles Papon	6							0.52	1.0		X		verilog			Y	yes	N	4M	4M	Y		32		2018			verilog source	scala not needed		
riscv_vexriscv	https://github.com/vexriscv/vexriscv	beta	Charles Papon	risc-v	32	32	artix-7	Charles Papon	481	6			346			0.52	1.0	374.1	X		scala		smallest	Y	yes	N	4M	4M	Y		32		2018		https://riscv.org/	preference #s for 8 configurations	"Briery" is SOC variant		
riscv_vexriscv	https://github.com/vexriscv/vexriscv	beta	Charles Papon	risc-v	32	32	artix-7-3	Charles Papon	1399	6			295			1.00	1.0	210.9	X	Y	scala		full no cac	Y	yes	N	4G	4G	Y		32		2018		https://riscv.org/	preference #s for 8 configurations	"Briery" is SOC variant		
riscv_vhdl	https://opencores.org/cores/riscv_vhdl	errors	Sergey Khabarov	risc-v	64	32	kintex-7-3	James Brakefield						##	14.7	1.00	1.0			Y	vhdl	& verilog		Y	yes	N	4G	4G	Y		32		2016	2018	https://github.com/riscv_vhdl/riscv_vhdl	System-On-Chip based on bare Rockchip	both rocket & river cores		
riscv_zscale	https://github.com/zscale/zscale	beta	UC Berkeley	risc-v	32	32															scala			Y	yes	N	4G	4G	Y		32		2015	2017		not maintained & not conformant			

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	repor ter	com ents	LUTs ALUT	LUT %	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pp e	start year	last revis	secondary web link	note worthy	comments			
spu-mark-ii src	https://github.com/WIP	untested	Felix Queißner Heuring & Jordan	hybrid	16	16																	vhdl	17	src	Y	N	16M	16M	Y				2020	2021	https://asheet.com	SPU Mark II instruction set architecture, RISCcpu that uses the stack machine app			
ssbcc	https://github.com/untested	stable	Rodney Sinclair	forth	8	9	kintex-7	Rodney Sinclair		196	6							14.7	0.33	1.0	797.9	ILX	verilog	3	core	Y	asm	N	Y	1K	8K	Y	41		3	2012	2014	https://www.zeepi.com	Python program generates the Verilog	also Kits cpt17 Adv FPGA dsgr
stack_machine stack_cpu	https://people.eec.rietveldt.com	stable	Bruce R. Land	forth	16	5	cyclone10	James Brakefield	5101	4	6	29	66	##	q18.0	0.67	0.3	25.9	X				verilog	9	VGA_sram	Y	asm	N	N	64K	64K	N				2009	2011	https://github.com/untested	Inst after branch/call/rtn always execs	VGA output, uses Nakano's tiny_cpu
storm_core	https://github.com/Ariet/Ottens	stable	Stephan Nolting	ARM7	32	32	kintex-7-3	James Brakefield	2312	6	3		179	##	14.7	1.00	1.0	77.4	IX				vhdl	16	core	Y	yes	N	4G	4G	Y				2011	2014	https://people.eec.rietveldt.com	3 or 4 stacks, load/store with stack dec	xilinx block RAM	
storm_soc	https://github.com/Ariet/Ottens	stable	Stephan Nolting	ARM7	32	32	kintex-7-3	James Brakefield	3514	6	3	4	159	##	14.7	1.00	1.0	45.2	X	Y			vhdl	40	storm_top	Y	yes	N	4G	4G	Y			32	8	2012	2015	https://www.zeepi.com	Storm SoC (ARM7 compatible)	1 & D caches not compiled
streamer16	http://www.ultrabit.com	stable	Myron Plichota	forth	16	3	kintex-7-3	James Brakefield	143	6			417	##	14.7	0.20	1.2	485.6	X				vhdl	8	streamer	Y	yes	N	64K	64K	N	8	2		2001	2001	http://www3.synopsys.com	MIPS/inst reduced	cache & no peripherals	
sub86	https://github.com/JoseRissetto	alpha	Jose Rissetto	x86	16	8	kintex-7-3	James Brakefield	1916	6			172	##	14.7	0.67	3.0	20.1	X				verilog	15	sub86	Y	yes	N	64K	64K	Y			7	2012	2013	https://github.com/untested	very small x86 subset core	no segment registers, limited op-codes	
superscaler-risc	https://github.com/LiXinbing	stable	Michael Ritchie	risc-v	32	32																	verilog	15	ssrv_top	Y	yes	N	4G	4G	Y			32	2019	2020		Super-scalar out-of-order RV32IMC	performance: 6.4 CoreMark/MHz	
supersmall	http://www.eec.rietveldt.com	stable	Michael Ritchie	stratix-3	32	32		Michael Ritchie	207	A	2+8	126	##	q9.0	1.00	16.0	38.1	I					verilog												2005	2009		2-bit serial, Mostly MIPS-I compliant	Copyright 2005,2006,2009 Jonathan Rose, and	
suska-III	http://www.extremesystems.com	stable	Wolfgang Forster	68000	16	16		James Brakefield	7388	A			55	##	q13.1	0.67	4.0	1.3	I				vhdl	11	wf68K001	Y	yes	N	4G	4G	Y			16	2003	2013		for use as an Atari ST		
suslik	https://github.com/GoranDakov	alpha	Goran Dakov	RISC	32	32	kintex-7-3	James Brakefield	1050	6	1		142	##	14.7	1.00	1.0	135.1	X	B			verilog	4	cpu	Y	asm	N	64K	64K	Y			2015	2016		"arithmetic core"	has testbench & caches		
sweet32	https://opencores.org/valentinangelovski	alpha	Valentin Angelovski	MIPS	32	16	kintex-7-3	James Brakefield	1050	6	1		142	##	14.7	1.00	1.0	135.1	X	B			vhdl	28	Sweet32	Y	yes	N	4G	4G	Y	26		2014	2015		targets MACHXO2, no RAM			
sweet32	https://opencores.org/valentinangelovski	alpha	Valentin Angelovski	MIPS	32	16	kintex-7-3	James Brakefield	1797	6	1	2	185	##	14.7	1.00	1.0	103.1	X	Y			vhdl	28	Sweet32	Y	yes	N	4G	4G	Y	26		2014	2015		targets MACHXO2, DDR RAM	clock divider to Sweet32_v1_core		
sweet32	https://opencores.org/valentinangelovski	alpha	Valentin Angelovski	MIPS	32	16	kintex-7-3	James Brakefield	1177	6	1		116	##	14.7	1.00	1.0	98.8	X	B			vhdl	2	Sweet32	Y	yes	N	4G	4G	Y	26		2014	2015		targets MACHXO2, no RAM			
swt16	https://github.com/captaindane	stable	Michael L. Hasenfratz	RISC	16	16																	verilog	10	swt16-top	Y	asm	N	Y	64K	64K	Y	31	16	5	2020			16-bit, 5-stage RISC up, RTL description in Verilog. Includes assembler, simulator, and	
xsp	https://opencores.org/samgladstone	beta	Sam Gladstone et al	RISC	32	32																	verilog	12	xsp								32	2001	2009		basic RISC	too many los		
symphony	http://www.eec.rietveldt.com	alpha	Jason Yu	vect	32	32																	verilog	47	vgpu_top	Y	yes	N	4G	4G	Y			2007	2008		vector add-on to NIOS			
synpic12	https://github.com/MiguelAngelAjoPela	stable	Miguel Angel Ajo Pela	CMC12	8	12	kintex-7-3	James Brakefield	474	6		1	197	##	14.7	0.33	1.0	136.8	IX				vhdl	7	synpic12	Y	yes	N	256	2K	Y			2011	2011	http://projects.nxp.com	CHDL to verilog	bad weblink		
sys0800	https://github.com/ZoltanPekic	stable	Zoltan Pekic	PIC18000	4	12																	vhdl	26	sys0800	Y	yes	N	Y	12	512			2019	2020	https://hackaday.com	calculator chip, both TI Datamath and	256x52 micro code		
sys9080	https://github.com/ZoltanPekic	stable	Zoltan Pekic	8080	8	8																	vhdl	15	sys9080	Y	yes	N	64K	64K	Y			2017	2018	https://opencores.org	8-bit 8080 CPU based on 29XX bit-slice series of devices AMD 1978 51 pge ap note			
system01	http://members.optusnet.com.au/jekent/	beta	John Kent, David Burn	6801	8	8	kintex-7-3	James Brakefield		6						14.7	0.33	4.0					vhdl			Y	yes	N	64K	64K	Y			2003	2009					
system05	https://opencores.org/johnkent	beta	John Kent, David Burn	6805	8	8	kintex-7-3	James Brakefield	834	6			204	##	14.7	0.33	4.0	20.2	X	Y			vhdl	10	System05	Y	yes	N	64K	64K	Y			2003	2009					
system09	https://opencores.org/johnkent	beta	John Kent, David Burn	6809	8	8	kintex-7-3	James Brakefield	1631	6		41	88	##	14.7	0.33	3.0	6.0	IX	Y			vhdl	40	cpu091	Y	yes	N	64K	64K	Y			2003	2021	http://members.optusnet.com.au/jekent/	from John Kent web page	opencores download URL incorrect, use col E		
system11	https://opencores.org/johnkent	alpha	John Kent, David Burn	68HC11	8	8	kintex-7-3	James Brakefield	1218	6			153	##	14.7	0.33	4.0	10.3	X	Y			vhdl	17	cpu11	Y	yes	N	64K	64K	Y			2003	2009	http://members.optusnet.com.au/jekent/	known bugs & untested instructions			
system68	https://opencores.org/johnkent	stable	John Kent, David Burn	6801	8	8	spartan-3-5	James Brakefield	2235	4		4	46	##	14.7	0.33	4.0	1.7	X	Y			vhdl	21	cpu68	Y	yes	N	64K	64K	Y			2003	2009	http://members.optusnet.com.au/jekent/				
system6801	https://opencores.org/johnkent	stable	Michael L. Hasenfratz	6801	8	8	cyclone-3	James Brakefield	1507	4		3	73	##	14.7	0.33	4.0	4.0	I				vhdl	15	bw_cyclor	Y	yes	N	64K	64K	Y			2003	2009	http://members.optusnet.com.au/jekent/	based on John Kent's 6801	tested on Apex20K, Cyclone & Straix boards		
t180-cpu	https://www.vtto.com	stable	Leonard Brandwein	accum	16	8		James bypas	709	6			83	##	14.7	0.67	3.0	26.2	X				vhdl	23	cpu	Y	yes	N	64K	64K	Y	182		2016	2016	https://www.vtto.com	8-bitter with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller		
t400	https://opencores.org/armimlaueger	stable	Armim Laueger	COP400	4	8	spartan-2	Armim Laueger	643	3		2	60	##	0.16	4.0	3.7	IX					vhdl	36	t400_core	Y	yes	N	Y	4	1K	Y			2006	2009		implementation of National's 4-bit COP400 microcontroller		
t48	https://opencores.org/armimlaueger	stable	Armim Laueger	MCS-48	8	8	cyclone-1	Armim Laueger	738	4		1	59	##	0.33	4.0	6.6	IX					vhdl	70	t48_core	Y	asm	N	256	1K	Y			2004	2021		T48 uController	used in several projects		
t51	https://opencores.org/andreasvoggeneder	stable	Andreas Voggeneder	8051	8	8	kintex-7-3	James Brakefield	1942	6	1		147	##	14.7	0.33	4.0	6.2	IX				vhdl	17	T8032	Y	yes	N	64K	64K	Y			2002	2010		8052 & 8032	8032 SoC		
t65	https://opencores.org/andreasvoggeneder	stable	Daniel Wallner	6502	8	8	kintex-7-3	James Brakefield	575	6			291	##	14.7	0.33	4.0	41.7	IX				vhdl	7	T65	Y	yes	N	64K	64K	Y			2002	2010		6502, 65C02 & 65C816; wide use			
t6507p	https://opencores.org/gabrieloshiro	beta	Gabriel Oshiro, Samuel	6502	8	8	spartan-3-5	James Brakefield								14.7	4.0						verilog	22	t6507p	Y	yes	N	64K	64K	Y			2009	2010		for use in ATARI 2600			
t80	https://opencores.org/danielwallner	stable	Daniel Wallner	780	8	8	kintex-7-3	James Brakefield	1389	6			163	##	14.7	0.33	3.0	12.9	X				vhdl	5	T80a	Y	yes	N	64K	64K	Y			2002	2018		780, 8080 & gameboy inst sets, several usages			
table887	https://github.com/robertfinch	alpha	Robert Finch	RISC	16	16	kintex-7-3	James Brakefield	643	6		2	208	##	14.7	0.67	1.0	217.1	X				verilog	2	table887	Y	N	64K	64K				8	2014	2016		included with Table888 source code			
table888	https://github.com/robertfinch	alpha	Robert Finch	RISC	32	16	kintex-7-3	James Brakefield	5756	6	9	6	137	##	14.7	2.00	1.0	47.6	X				verilog	3	table888_pme			4G	4G	Y	230	8	2014	2016		2016 version gives same results as 201	code for cache & mmu incomplete			
tarihi	https://github.com/dagvadori	alpha	Dagvadori Galbadrak	RISC	32	32	kintex-7-3	James Brakefield	396	6	1	123	##	14.7	1.00	4.0	77.9	X					verilog	4	tarihi_controller	N	16M	16M	N	11	4	2013	2013		no doc, extremely small RISC	difficulty with timing, try 7.0ns				
td4	https://github.com/cleio_ee	stable	cleio_ee	accum	8	8	spartan-3	James Brakefield	102				200	##	14.7	0.20	1.0	392.2	X				verilog	5	td4_top						16	Y		2012	2015		very small up			
temlib	http://temlib.org	stable	SPARC	32	32	kintex-7-3	James Brakefield	2579	6		32	111	##	14.7	1.00	1.0	43.1	X					vhdl	48	mccu_simple	Y	N	4G	4G	Y			64	2013	2015		copywrite: experimental use	has caches		
temlib	http://temlib.org	stable	SPARC	32	32	kintex-7-3	James Brakefield	3730	6	5		111	##	14.7	1.00	1.0	29.8	X					vhdl	48	fpu_simple	Y	N	4G	4G	Y			64	2013	2015		copywrite: experimental use	options for flt-pt, pipeline, mul & div configur		
tg68	https://opencores.org/tobiasgubener	stable	Tobias Gubener	68000	16	16	kintex-7-3	James Brakefield	2331	6			44	##	14.7	0.67	4.0	3.2	X				vh																	

opencores or primary link	about 200 designs in open cores, about 100 in github	418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation	
author	First Name, Last Name or university or corporation	
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip	
data size	data register size in bits	
inst size	shortest instruction size in bits	
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade	
reporter	First Name, Last Name	
comments	compile, place, route & timing problems	
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable	
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile	
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up	
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up	
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp	
date	date of compile, place & route; serves to identify source version	

[illegible]