LuP_all_soft opencores or folder primary link status author status autho

Small soft core uP Inventory

©2021 James Brakefield

Opencore and other soft core processors

totalcpu https://opencor alpha	RISC	12+ 12	kintey-7-3	James Brakef 229 6	1 1	149 ## 14.7	033 30	71 7 X	verilog	10 cpu	N			16	2007 200	data width 12 bits and up, no data memory
odess https://opencor_stable		128 16		Dmytro Senya 32978 A					system v	27 CoreOneV Y asm	Y	4G 4G		16	2017 201	https://opencores Altera proj, Multicore, P&R results at 37-bit adr, quad issue, caches, 32-64-128 fltg-p
					/										100.	
legv8 https://github.co stable		64 32			2	154 ## 14.7	1.00 1.0	210.5 X	B verilog	2 arm_cpu Y yes	N	4G 4G		32	2018 201	coursework, limited ISA, 3 versions pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A
legv8 https://github.c		64 32			2	137 ## 14.7			B verilog	2 arm_cpu Y yes		4G 4G			2018 201	coursework, limited ISA, 3 versions inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, B
legv8 https://github.com/matt		64 32		James Brakef 884 6	2	137 ## 14.7			verilog	Y yes		4G 4G				another implementation legv8 from Patterson & Hennessy 2017
		64 32		James trimm 2455 6		175 ## 14.7			B vierilog	4 polaris Y yes		16E 16E		32	2016 201	https://github.cor kestrel #3, basic 64-bit RISC-V uses state machine RTL generator
		64 32		James Brakef 5036 4					system v		Y N		Y 85	6 32		
fisa64 https://github.co beta		64 32		James Brakef 10404 6	12 7				verilog	1 FISA64 Y	N Y				2015 201	https://github.com/robfinch/Cores need to use multi-cycle on mult
fpgammix https://github.co stable		64 32		James Brakef 11605 A	8 10	0 · q-0			system v	3 core Y yes		16Q 16C			2006 201	https://en.wikiped.clone of Knuth's MMIX micro-coded
cray1 <u>www.chrisfento</u> alpha		64 16			19 10	127 ## 14.7	6.00 1.0		verilog	46 cray_sys_1 Y yes		4M 4M		536	2010 201	CRAY data sheets homebrew Cray1 24-bit address registers
s1_core https://opencor stable	Tubilitio Tuliculo Ctal Si 7 lite	64 32		James Brakef 52845 6	8 59	56 ## v14.1 75 ## 14.7		2.1 IX 0.6 X	verilog	136 s1_top Y yes 28 pipeline	Y N	4G 4G	Y 137		2007 201 4-8 2012 201	https://en.wikiped reduced version of OpenSPARC T1 Vivado run orbramadas appsu university ASIC project, read PDF 64-bit data paths, superscalar, branch analysis
		64 32			32	/5 ## 14./	1.00 1.0	U.6 X	ver nog	p.p.a	N Y	4G 4G				
thor <u>https://opencor</u> mature	RODERT FINCH RISC	64 32	2	Robert Finch 210000	306				verilog	thor2 Y asm	Y	46 46	Y	64	2015 201	https://github.cor Thor-2: L1 & L2 caches, GP float & vector regs
classic_HP_calehttps://github.cestable	Brian Nemetz accum	56 10	0 kintex-7-3	James Brakef 1750 6	3	233 ## 14.7	0.17 10.0	2.2 X	vhdl	15 classichp Y	N	30 4K	N 40	7	2012	processor & ROMs for HP-55, 45 & 35 includes LED display driver & UART, for Papilio
ks10 http://www.tecl_alpha	Rob Dovle PDP10	36 36	C	Rob Dovle 4427 6	15	50 ## 14.7	1.00 2.0	5.6 X	verilog	39 esm ks10 Y ves	y N		N		2011 201	36-bit accum & 18-bit adrs ucf file, most tests pass
kS10 <u>inttp://www.tect</u> alpria	ROD DOYLE PDP10	30 30	spartan-o	1 KOD DOVIE 4427 6	15	50 ## 14.7	1.00 2.0	5.0 A	verliog	39 esm_ks10 1 yes	T IN		IN		2011 201	36-bit accum & 16-bit aurs uci file, most tests pass
supersmall http://www.eec stable		32 32	2 stratix_3	Michael Ritch 207 A	2+8	126 ## q9.0	1.00 16.0		verilog						2005 200	2-bit serial, Mostly MIPS-I compliant Copyright 2005,2006,2009 Jonathan Rose, and
mb-lite_plus http://www.late stable	Huib Arriens uBlaze	32 32	2 kintex-7-3	James Brakef 244 6	2	319 ## 14.7	1.00 1.0		B vhdl	34 tumbl Y yes	N	4G 4G		32	2010 201	Delft Un. Of Tech. course work use inferred RAM
riscv_engine-v https://github.co untested	Antti Lukats risc-v	32 32	2	306 4			1.00 6.7	AL	verilog	11 Y yes	N	4G 4G	Y 45	32	2018 201	https://riscv.org/2 RISC-V contest 2nd place, 8-bit ALU no source for xilinx, no implementation docs
riscv_GRVI-pha http://fpga.org/ beta	Jan Gray risc-v	32 32	2 virtex-u-2	Jan Gray 320 6	1	375 ## v16.4	1.00 1.0	1171.9 X	propriet	ary Y yes	N	4G 4G	Y 45	32	3 2015 201	https://www.yout hand fitted & placed "Hoplite" router, 1680 cores in XCVU9P
tarhi https://github.co alpha	Dagvadorj Galbadrakh RISC	32 32		James everyt 396 6	1	123 ## 14.7	1.00 4.0	77.9 X		4 tarhi_controller		16M 16N	/ N 11	4	2013 201	no doc, extremely small RISC difficulty with timing, try 7.0ns
cpugen https://opencor stable		32 16		James Brakef 474 6		192 ## 14.7				14 cpu Y asm	N N			\Box	2003 200	x86 .exe generates VHDL RISC uP using 16 bit example
riscv_vexriscv https://github.co beta			2 artix-7	Charles Papor 481 6		346	0.52 1.0			smallest Y yes		4M 4M			201	https://riscv.org/2 preformance #s for 8 configurations of "Briey" is SOC variant
riscv_rudolv https://github.com/bobb		32 32		Jörg Mische 545 6		200 ##	1.00 1.0	367.0 ALM		4 pipeline Y yes		4G 4G		32	5 202	RISC-V processor for real-time system 34 clock mult & divide
microblaze https://www.xilproprieta		32 32		Xilinx 546 6	1	320	1.03 1.0	603.7 X				4G 4G			3 2002	MicroBlaze MCS, smallest configuration options, MMU optional
microblaze https://www.xil proprieta		32 32			1	682 ##		1247.7 X	propriet			4G 4G				https://en.wikiper MicroBlaze MCS, smallest configuration options, MMU optional
nios2 proprieta				Altera consis 584 A		420 ## q16.0	0.10 1.0					4G 4G		32		fltg-pt, caches & MMU options Nios II/e: min LUTs version, DMIPS adj, 1.68 Cc
		32 32		James added 596 6	1	244 ## 14.7				15 cpu Y yes		4G 4G		32		Very early stage project, only implem no outputs, missing im_data.txt
softpc https://github.com/alrea	Wildrider 5			Micha block I 613 4			1.00 5.0		vhdl	13 nios2ee Y yes		4G 4G		32	201	nine variations in attempt to improve 16-bit ALU
opc.opc7cpu https://github.c stable		32 16		James Brakef 624 6	i	303 ## 14.7			verilog	2 opc7cpu Y asm					2017 201	https://revaldinhc OPC7 32bit, based on OPC5LS, more i see hackaday One Page Computing Challenge
riscv_picorv32 https://github.c beta		32 32	- пенеер е	Cliffor small 761 6		769 ## v16.2	2.00			1 picorv32 Y yes		4G 4G		32	2016 202	mimimal features, soc options designed for minimum LUTs
riscv_picorv32 https://github.co beta		32 32		Cliffor small 761 6	i	454 ## v16.2	1.00 3.0		Y verilog	1 picorv32 Y yes		4G 4G		32	2016 202	mimimal features, soc options LUTs & Fmax for Kintex, Virtex & Ultrascale+
xthundercore http://forum.ga alpha	eje.eee	32 16		James Brakef 793 6	2	193 ## 14.7				49 xtc or yes	N Y	4G 4G		16		http://www.xthur Gadget Factory Forum thread in debug, no comments, mostly in simulation
riscv_neorv32 https://github.co stable		32 32		Steph; rtl fpg: 848 4		111 ## q19.1			Y vhdl	25 neorv32_t Y yes		4G 4G	-	32		https://opencores very well documented, customiza many perpherals, LUT counts for all variati
lxp32 https://opencor beta		32 32		James Brakef 850 6	3 1	196 ## 14.7				20 lxp32u_to Y asm		4G 4G			3 2016 201	https://lxp32.githi register file in block RAM vendor neutral source code, no div inst
tiny64 <u>https://opencor</u> stable		32 32		James Brakef 874 6		189 ## 14.7			vhdl	6 tinyx		64K 64K			2004 200	data size from 32 to 64 bits micro-coded sub-ops
coen_316_cpu https://github.c		32 32		James does n 897 6		127 ## 14.7			vhdl	8 cpu_dp		32 32			2018 201	MIPS based, simulation DO files, I&D very small caches do not infer any RAM
J1a32 www.excamera. stable		32 16		James DFF ex 930 6		358 ## 14.7			verilog	3 j1 Y forth		64K 64K			2 2006 201	uCode inst, dual port block RAM DFF used for 18 deep data & return stacks
mblite <u>https://opencor</u> beta		32 32		James Brakef 941 6	2	227 ## 14.7			vhdl	18 core_wb Y yes		4G 4G		32	2009 201	not all instructions implemented moved everything to work library
an-noc-mpsoc https://opencor mature			2 zu-2e	James area o 968 6	3	284 ## v20.1				90 aeMB_cor Y yes		4G 4G			2014 201	choice of lm32, aeMB, mor1kx or or1 full system has network of cores
riscv_dark https://github.co beta				Marcelo Sam: 1000 6	 	220 ## v20.1	1.00 1.0	220.0	verilog	4 darkriscv Y yes		4G 4G			2018 202	
zpuflex https://github.comature		32 8 32 32		Alasta approx 1000 4				128 5 II Y	vhdl	4 zpu_core Y yes		4G 4G			2014 201	https://github.cor addditional instrucitons
aeMB https://opencor beta pios2 proprieta		32 32		James Brakef 1018 6 Altera consist 1020 A		131 ## 14.7 290 ## q13.1			verilog	7 aeMB_cor Y yes		4G 4G		32	2004 200	not 100% compatable fltg-pt, caches & MMU options Nios II/f: fastest version, DMIPS adj, 2.15 Core!
f32c https://github.cobeta		32 32		zec & vordah 1048 6		185 ## 14.7			propriet vhdl	ary Y yes 50 Y yes		4G 4G			5 2014 201	http://www.nxlab MIPS or RISC-V ISA, Arduino support https://www.youtube.com/watch?v=55MzMH
		32 16		James Brakef 1050 6		142 ## 14.7	2.00		B vhdl	2 Sweet32 Y yes			Y 26			targets MACHXO2. no RAM
		32 32		Matthew Bala 1060 4		20 ##	1.00 6.7			8 fwrisc_fpg Y yes		4G 4G			2018 201	
an-noc-mpsoc https://opencor mature		32 32	2 zu-2e	James area o 1073 6	3 1	299 ## v20.1	1.00 1.0		Y verilog	90 aeMB tor Y yes		4G 4G		32	2014 201	choice of lm32, aeMB, mor1kx or or1 full system has network of cores
zou https://github.cr_stable		32 8		James Brakef 1073 6	3 3	283 ## 14.7		65.9 X	vhdl	23 zpu_core Y yes		4G 4G			2008 200	zpu4: 16 & 32 bit versions, code size (ZPU the worlds smallest 32 bit CPU with GCC to
riscy orca https://github.co beta		32 32		vectorblox 1082 A	?	244 ## 14.7	0.98 1.0					4G 4G		32	2016	*, /, fltg-pt all optional RV32IM
mips linder https://www.scr paper	Michael Linder MIPS	32 32	2 kintex-7-3	James Brakef 1100 6		238 ## 14.7	1.00 1.0	216.5	B vhdl	39 a_mips Y yes		4G 4G		32		masters thesis no LUT RAM, source code in PDF
an-noc-mpsoc https://opencor mature		32 32		James Brakef 1164 6	3 1	192 ## i14.7			Y verilog	90 aeMB Y yes		4G 4G	Υ		2014 201	choice of lm32, aeMB, mor1kx or or1 full system has network of cores
sweet32 https://opencor alpha	Valentin Angelovski MIPS	32 16		James Brakef 1177 6	1	116 ## 14.7			B vhdl	2 Sweet32 Y yes	N N	4G 4G	Y 26	16	2014 201	targets MACHXO2, no RAM
risc0 https://sourcefc beta		32 32	2 kintex-7-3	James Brakef 1186 6	4 6	110 ## 14.7	0.67 1.0		verilog	8 RISCO Y yes		4G 4G			2011	minimalist Wirth, education tool
openfire2 https://opencor beta		32 32		James Brakef 1201 6	3 2	105 ## 14.7	1.00 1.0		Y verilog	27 openfire_Y yes		4G 4G		32	2007 201	"FPGA Proven" derived from Stephen Craven's OpenFire
core_arm https://opencor beta		32 16	6 kintex-7-3	James Brakef 1239 6	3	250 ## 14.7	1.00 1.0	201.8 X	Y vhdl	151 arm_proc Y yes	N	256M 256N	V	16	2004 200	http://cfw.source very large project with many unused missing files found in sourceforge dir, very little
eight32 https://github.com/robin	Alastair M. Robinson accum	32 8	cyclone-4	Alasta approx 1300 4		133	1.00 1.0	102.3	vhdl	17 eightthirty Y yes		500M 500N	VI Y 28	8	2019 202	https://retroramb 5-bit op-code & 3-bit reg # full tool set, see github page for ISA description
jam https://github.c stable	Johan Thelin etal RISC	32 32	2 kintex-7-3	James Brakef 1369 6		143 ## 14.7	1.00 1.0	104.2 X	vhdl	17 cpu Y		128K 128	К	32	5 2002 201	serial multiply & divide
jam https://github.co stable	Johan Thelin etal RISC	32 32		James Brakef 1396 6		159 ## 14.7			vhdl	17 cpu_sys Y		128K 128	К	32	5 2002 201	serial multiply & divide took out clock divider
riscv_vexriscv https://github.co scala		32 32		Charles Papor 1399 6		295	1.00 1.0		Y scala	full no cac Y yes	N	4G 4G		32	201	https://riscv.org/2 preformance #s for 8 configurations ("Briey" is SOC variant
hive https://opencor stable		32 16		James Brakef 1420 A	8 24	283 ## q13.1	1.00 1.0		verilog	hive_core Y	N		N 40			4 symetrical stacks, eight threads via pipeline barrel
darkriscv https://github.c/ alpha		32 32		James Brakef 1422 6	1	167 ## 14.7			verilog	2 darksocv Y yes		4G 4G		32		https://blog.hacks written in one night, low line count readme is descriptive, uses cache
mips789 https://opencor stable		32 32		James Brakef 1432 6	1	171 ## 14.7			verilog	10 mips_core Y yes		4G 4G	Υ	32		supports most MIPSI instructions
bst-cpu <u>https://github.cr</u> stable		32 32		James Brakef 1439 A	. 2	58 ## q18.0			verilog	26 sc_computer	N	4G 4G		32	2016 201	learning, single cycle uP
risc-processor https://github.co stable		32 32		James Brakef 1445 6	6	161 ## 14.7	2.00		verilog	22 fpga_top Y yes	N	4G 4G		32		https://github.cor two designs with same name MIT course work?
hf-risc https://opencor stable		32 32		James Brakef 1446 6	4	115 ## 14.7				9 spartan3e_n yes		4G 4G			2016	https://github.cor MIPS I subset, no multiplier
riscv_lattice <u>https://www.lat</u> stable			2 machXO3E		4	60 ##	1.00 1.0	39.8 L	1 1	Y yes	-	4G 4G		32		RV32I ISA, 5 stage pipeline, configured & generated using Lattice Propel
ion https://opencor mature	JOSE ITALE IVIII S	32 32		James Brakef 1533 6	4		1.00 1.0		vhdl	12 mips_soc Y yes		4G 4G		32	2011 201	https://github.cor new version: moving to MIPS32r1 new version not ready, keeping old numbers
riscv_taiga <u>https://gitlab.co</u> stable		32 32		1551	1	123	1.00 1.0	79.3 X	system v	46 Y yes	N	4G 4G		32	2017	TAIGA: A new RISC-V soft-processor f 33% smaller & 39% faster than LEON3
openscale <u>http://www.lirm</u> stable	-,	32 32		Lyonel Barthe 1563 4		91 i12.1	1.00 1.0	58.2 X	Y vhdl	26 sb_core yes		4G 4G		32	5 2010 201	www.lirmm.fr/AD NoC secretblaze data is for single secretblaze
secretblaze http://www.lirm beta		32 32		Lyonel Barthe 1563 4		91 i12.1	1.00 1.0	58.2 X	vhdl	26 sb_core yes		4G 4G			5 2010 201	
J1b_16 www.excamera stable		32 16		James DFF ex 1588 6		355 ## 14.7			100	3 j1 Y forth	l N	64K 64K	(20		2 2006 201	uCode inst, dual port block RAM DFF used for 16 deep data & return stacks
cpugen <u>https://opencor</u> stable		32 16		James Brakef 1597 6	8	154 ## 14.7			vhdl	14 cpuc Y asm	N N				2003 200	x86 .exe generates VHDL RISC uP using 32 bit example
sayuri_cpu http://www.mo stable		32 32		James Brakef 1604 6		208 ## 14.7				13 cpu01		4G 4G		32	2000 200	dead weblink high number of DFF
			2 ice40	Matthew Bala 1653 4	+	##	1.00 6.7	AL	-,	8 fwrisc_fpg Y yes		4G 4G			2018 201	
p-vex https://github.com/tvana		32 12		James bypass 1660 6	1 1	233 ## 14.7			vhdl	26 system Y yes		40 40	73		4 2005 201	http://www.vliw.d 1, 2 or 4 issue VLIW, uses HP VEX too probable degeneracy, LUT RAM for program m
arm4u <u>https://opencor</u> stable	Joanathan Masur, Xavi ARM7	32 32	2 aria-2	James Brakef 1668 A	4 8	66 ## q13.1	U./5 1.0	29.5 I	vhdl	12 cpu Y yes	N	46 4G	Y 80	16	5 2013 201	university project altera memory

_uP_all_soft folder	opencores or	status	author	, . ,	lata in	EDGV	repor com ter ents	LUTS È	된 blk	F g		/IIPS clks/			src #	tsrc top file	tooi fi	tg P m		rte te ad	lr # pi	start la	st secondary web	note worthy	comments
zipcpu	https://github.co	stable Dan	Gisselauist P	RISC	32 3	32 kintex-7-3	3 James Braket	1687 6	2	218 ##	14.7	1.00 1.0	128.9	X ve	erilog	7 zipcpu	/ 1	N N 4	G 4G	Y 35	16	5 2015 20	20 www.librecores.o ISA h	as chnaged, multiple instruction	http://zipcpu.com/zipcpu/2018/01/01/zipcpu
forth_kf532	https://github.co	stable Tara			32		3 James no *.c		4 4			1.00 1.0				1 kf532		N Y 1				2013 20		ace of source code on web	
riscv_steel		es.org/pro Rafa			32 3		James Braket					1.00 1.0				21 steel_top		N 4		Υ	32	3 20		ıb version has vivado proj	under grad thesis
riscv_steel	https://opencor	es.org/pro Rafa			32 3		James Braket					1.00 1.0				21 steel_top		N 4		Υ		3 20		ıb version has vivado proj	under grad thesis
sweet32 cast_ba22	https://opencor http://www.cas	alpha Vale		_	32 1 32 1			1797 6 1800 6	1 2	185 ## 72		1.00 1.0 1.00 1.0		X Y vh	roprietar	28 sweet32_	yes ves	-	G 4G	Y 26	16 32	2014 20	. 0	ets MACHXO2, DDR RAM has uP related IP	clock divider to Sweet32_v1_core several versions, FPGA kits
ensilica		proprietar ensil			32 1		ensilica	1800 A	32	200		1.50 1.0			erilog	eSi-3200				Y 104 1		5 2001 20			room for 90 user inst. also as ASIC
ARM_Cortex_N	http://www.arm	roprietar ARM	1 ARI	M M1	32 1	16 virtex-5	ARM 65nm	1900 6		200	:	1.00 1.0	105.3 A		roprietar			N 4	G 4G	Y	16	3 2007	https://en.wikiped ARM	Cortex M0, M1 & M3 avail for I	see xilinx Xcell64
minimig	https://code.goo	010-010 1100			32 1		Freder speed	1900 4	4	180		1.00 6.0							0 70	Υ	16	2009 20		se with Minimig	micro-coded on stack machine
altor32_lite	https://opencor				32 3	32 kintex-7-3		1928 6		236 ##								N Y 4		Y		2012 20		lified OpenRISC 1000, no pipelir	
mipsr2000 sc20	https://opencor http://www.fort	stable Laza			32 3 32 8		3 James Braket Brad Eckert	1971 6 1977 6	4 6	150		1.00 1.0 1.00 1.0			hdl : roprietar		yes I	N 4	G 4G	Y	32	5 2012 20		orts almost all instructions of m file. Forth Inc.	course project
risc5	http://www.pro	beta Nikla			32 3		James Braket	2001 6	4			1.00 1.0		·· P··			ves ·	Y 4	G 4G		16	2013 20			32x32 multiplier, wikipedia entry
mips_fault_tole	https://opencor				32 3				4 6	45 ##		1.00 1.0		X vh					G 4G	Y	32	5 2013 20		metic includes fault detection	
m1_core	https://opencor	beta Fabr	izo Fazzino, Albert M	IIPS?	32 3	32 arria-2	James Braket	2101 A		190 ##	f q13.1	1.00 1.0		IX ve	erilog	9 m1_core		N 4	G 4G	Υ	32	2007 20		target?	,
oberon_sdram	http://projectob				32 3		_		1	104 ##		1.00 1.0			-		-		G 4G		16	2013 20			modified to use DRAM, serial mult
yarvi	https://github.co				32 3				17			1.00 2.0			erilog	3 yarvi_soc		N N 4			32	3 20		nultiply or divide	simple implementation of RISC-V
latticemico32	http://www.latt				32 3 32 3		James Braket James set IO		4 30			0.80 1.0 1.00 3.0		X ve		24 lm32_cpu 1 12 riscompat 1		N Y 4 N Y 4		Y	32 16	2006 20		onal data & inst caches d on RISCO processor by Junque	Diamond3.10; see Im32 & misoc folders
riscompatible ensilica	http://www.ens	peta Anur proprietar ensil			32 3		ensilica	2200 A	1	200		2.00 1.0			erilog		yes i			Y 104 1		5 2001 20			room for 90 user inst. also as ASIC
yacc	https://opencor	stable Tak			32 3			2220 6	6	##		1.00 1.0			erilog :	10 yacc2		N 4		Υ ΙΟΥ Ι		5 2005 20		red from, but independent of pl	
storm_core	https://opencor	beta Step	han Nolting Al	RM7	32 3	32 kintex-7-3		2312 6	3		14.7	1.00 1.0	77.4 I	IX vh	hdl :	16 core	yes I	N 4	G 4G	Y	32	8 2011 20	14 Stori	m Core (ARM7 compatible)	I & D caches not compiled
eco32	https://opencor	stable Helly			32 3			2339 6	1			1.00 1.5		LX Y ve				N 51		Y 61	32	2003 20		like, slow mul & div	
latticemico32 altium/TSK300	http://www.latt	stable Yann			32 3	32 ECP3 32 spartan-3	Lattice Semic	2370 4	4 30	115 50		0.80 1.0 1.00 1.0			erilog : roprietar	24 lm32_cpu	yes I	N Y 4		Y	32	2006 20		onal data & inst caches	Diamond3.10; see lm32 & misoc folders default clock: 50MHz. opt mult/div
risc5	http://www.pro	beta Nikla			32 3			2441 6	4 1	92 ##		1.00 1.0	37.8 IL					Y 4		-	16	2013 20			32x32 multiplier, wikipedia entry
plasma	https://opencor	stable Steve		/IPS	32 3	32 kintex-7-3		2462 6	3			1.00 1.0						N 4		Y	32	2001 20	16 http://plasmacpu. wide	outside use, opencores page h	as list of related publications
riscv_potato	https://github.co	beta Krist			32 3			2467 6		116 ##		1.00 1.0		X B vh		24 pp_core		N N 4		Y 30	32	2014 20		/ interger only, no mult	"rocket-core" version at risc.org
ucore altor32	https://opencor	stable Whit		/IPS enRISC	32 3				1			1.00 1.0 1.00 1.0		X ve		25 ucore '		N 4 N Y 4	G 4G	Y	32	2005 20		J & caches lified OpenRISC 1000	xilinx S3 primitives
zpuino	http://alvie.com	alpha Alvai			32 3			2547 6	4 12	126 ##		1.00 4.0		X Y vh		papilio_pr			G 4G	Y 37		2008 20		version of modified ZPU	pipelined, removed ucf file
temlib	http://temlib.or	stable			32 3				32			1.00 1.0		X vh		48 mcu_simple		Y N 4		Y	64	2013 20		write: experimental use	has caches
J1b	www.excamera.				32 1							1.00 1.0					forth I			20		2 2006 20		le inst, dual port block RAM	DFF used for 32 deep data & return stacks
riscv_clarvi	https://github.co				32 3		James Altera		-			1.00 1.0 1.00 1.0		I B sys				N 4	G 4G	Y	32 16	2016 20		ational simple RISC-V implemer	t doesn't make use of block RAM RTL
moxielite mor1kx	https://github.co	stable Anth stable Juliu		RISC			James Braket James Braket		3 3			1.00 1.0				11 moxielite 48 mor1kx		N 4		Y V	32	2012 20		of configuration parameters	considered best openrisc design
mais	nctps://gitrido.co				32 3	32 kintex 7 3	_	2760 6	4 5		14.7			X vh		22 MAIS_soc.		N N 4		-		5 2013		ter forwarding around ALU	license reg'd for commercial use
s6soc	https://opencor				32 3			2820 6	1 10	133 ##		1.00 1.0	47.3	X Y ve	erilog :	31 toplevel		N N 4		N 20		5 2015		,	uses ZIP CPU
risc5	http://www.pro	beta Nikla			32 3				48			1.00 1.0		LX ve		8 RISC5Top	700	Y 4			16	2013 20			32x32 multiplier, wikipedia entry
dlx_chiara leon3	https://github.co				32 3 32 3			2915 6 2920 6	_	183		1.00 1.0 1.00 1.0		X vh				N 4	G 4G	v		5 2017 20 7 2003 20		se project, no RTL comments, V	xls with utilization for all targets
minimips	https://opencor				32 3			2939 6	8			1.00 1.0		X vh		12 minimips	100			·		5 2004 20		d on MIPS I	xis with utilization for an targets
myforthproces	https://opencor	stable Gerh		orth	32	8 SP-kintex	7- James Braket	2959 6	6	223 ##	14.7	1.00 1.0	75.3	X vh		58 mycpu	yes I	N 64	M 64M	96		2004 20	12 DPA	NS'94 32-bit Forth, masters thes	i: 25.15 Whetstones
aquarius	https://opencor	stable Thor	····	erH-2	-		James area c	-0.0	2 16			1.00 1.0	12.0				yes I			Υ		2003 20			project seems to have stalled
octagon vscale	https://opencor	beta Jon F stable UC B			32 3 32 3			3021 6 3072 6	4 9	333 ##	14.7	1.00 1.0 1.00 1.0				46 octagon 23 vscale core	asm	N 4	G 4G	Y	32	2015 20		ead barrel processor, largely M	PS compatible depreciated: not up to date (risc-v)
grisc32	https://github.ci	alpha Viacl	,		32 3		James Braket		4			1.00 1.0						N 4	G 4G	y		4 2010 20		32 wishbone compatible risc co	
amber	https://opencor				32 3		James area o		10			0.75 1.0				25 a23_core				Y 80		3 2010 20		1MU, shared cache	
moxielite	https://github.co	stable Anth	nony Green F	RISC	32 3	32 kintex-7-3	3 James Braket	3159 6	3	152 ##	14.7	1.00 1.0				11 moxielite_v			G 4G	Υ	16	2009 20	17 https://github.com/atg	reen/moxie-cores	
or1k	https://opencor				32 3			3299 6	3 3	189 ##		1.00 1.0		IX ve		39 mor1kx		N M 4	G 4G	Υ	32	2001 20		inger supported, see mor1kx	cappuccino ALU
eco32	https://opencor		0		32 3				5	147 ##		1.00 1.5		LX Y ve			yes I	N 51	2M 256M	Y 61	32	2003 20		like, slow mul & div	
ep32 fisa32	https://www.an	proprietar C.H. beta Robe			32 3		C.H. Ting James Braket	3368 4 3479 6	2 2	152 ##		1.00 1.0 1.00 1.0			roprietar erilog	1 FISA32	,	N Y			32	2007 20		e book & RTL available: EP32 RI finch/Cores	S RTL: \$25 from C.H. Ting
storm soc	https://github.ci				32 3			3514 6	3 4	152 ##		1.00 1.0		X Y vh		40 storm tor		N 4	G 4G	v		8 2012 20		RM SoC	cache & no peripherals
aspida	https://opencor	stable Sotir			32 3				J 7	257 ##	-			-	_		/ yes		G 4G	-	32	2002 20			compiled sync version
yari	https://github.co				32 3				15	189 ##	14.7	1.00 1.0		X Y ve		8 top		2	M 2M		32	2004 20		et of MIPS R3000	, , , , , , , , , , , , , , , , , , , ,
mips32	https://opencor	stable Jin Ji			32 3				8			1.00 1.0				17 pipelinem		4		у		5 2017		lo project	"classic MIPS"
mips32r1	https://opencor	stable Gran			32 3		James Braket		8			1.00 1.0				20 processor		N Y 4		Y		5 2012 20			complete software tool chain
temlib klc32	http://temlib.org	stable planning Robe			32 3 32 3			3730 6 3790 6	5 1	200 ##		1.00 1.0 1.00 4.0		X vh		48 fpu_simple 25 KLC32		Y N 4	G 4G G 4G	Y	64 32	2013 20		write: experimental use e ported block RAM register file	options for fltg-pt, pipeline, mul & div configu
eco32f	https://github.co				32 3		_		3 4			1.00 1.0						N 51		Y 61		6 2014 20		lined version of the eco32 CPU	
aquarius	https://opencor	stable Thor	n Aitch Sup		32 1		3 James Braket	4071 6	2 10	97 ##	14.7	1.00 1.0							G 4G	Υ		2003 20		of Hitachi SH-2	project seems to have stalled
aor3000	https://opencor				32 3		James area o		4 8			1.00 1.0		IX ve	erilog :	19 aoR3000		N 4	G 4G	Υ	32	5 2014 20		R3000A compatible, has MMU	
af65k	https://github.co				32	8 kintex-7-3				69 ##						13 gecko65k		N N				2011 20		nded 6502 AKA 65K with 16, 32	
ARM_Cortex_A mc68kods	https://develope	ASIC ARM beta Olivi	7.114	M A9			altera James errors	4500 A 4617 6		1050		2.50 1.0 1.00 8.0		asi Y vh		10 mc68kods	yes	Y 4	G 4G	Y 80	16 1	2011	iteps://em.wikipet	pro-rated LC area for HP9816 computer emulation	dual issue, includes fltg-pt & MMU & caches
htsr1arch	https://sites.got				32 1				10			1.00 1.5				11 bsrexunit	/ ves	Y N 64	1K 64K	Y 64	32	2011			3 data sizes, no (R++) or (R) modes
minsoc	https://opencor		Fajardo etal Ope	enRISC	32 3	32 kintex-7-3		4945 6	4 8	107 ##		1.00 1.0	21.7 IL			88 or1200_tc	yes	Y M 4	G 4G	Υ	32	2009 20	13 https://github.cor mini	mal OR1200, vendor neutral, ha	
or1200mp	https://github.co			enRISC					4 8			1.00 1.0	22.4	X ve	erilog 1	104 or1200_td	700	Y M 4		Υ	32	2012 20		iprocessor variant, single core	
nige_machine	https://github.co	stable Andr			32 3				8 33	123 ##		1.00 1.0				29 Board			M 16M	512	512	20		dalone Forth system	https://www.youtube.com/watch?v=PRItE8q
amber or1200	https://github.co			RM7 enRISC	32 3		James area o	5102 6	4 20			1.05 1.0 1.00 1.0				25 a25_core ' 78 or1200 to		N 4 Y M 4		7 80 Y	16 32	2010 20		IMU older openrisc implementation	no LUT RAM for reg file
aor3000	https://opencor				32 3			0.00	4 9	129 ##		1.00 1.0				19 aoR3000		N 4		Y		5 2014 20		R3000A compatible, has MMU	
edge	https://opencor	alpha Hesh	nam ALMatary N	/IPS	32 3	32 spartan-6	i-3 James Braket	5345 6	7 1	8 ##	14.7	1.00 1.0	1.5	X ve	erilog 3	30 edge_core	yes I	N N 4	G 4G	Y	32	5 2014 20	14 Edge	Processor (MIPS)	MIPS1 clone
or1200_hp	https://opencor				32 3		Strauc 3 slot			185 ##		1.00 1.0				39 or1200_ic		Y M 4		Υ	32	2010 20		t barrel version of OR1200	numbers from published paper
table888	https://github.co	alpha Robe			32 1			0.00	9 6	137 ##		2.00 1.0				3 table888 b			G 4G	Y 130	8	2014 20			1 code for cache & mmu incomplete
leon2	https://github.co	stable Jiri G			32 3 32 3	32 kintex-7-3 32 kintex-7-3		5992 6 6103 6	1 12		# 14.7 :	1.00 1.0 1.05 1.0				82 leon '			G 4G	y 80		5 1999 20 3 2010 20	17 https://en.wikipeclarge	config file, rad-hard asic versio	initips.//www.gaisier.com/index.pnp/products
amber									2 20	19 ##		1.00 1.0									32				
kpu	https://github.co	alpha Andr	rea Corallo R	RISC	32 3	32 kintex-7-3	3 James missin	6178 6	3	13 ##	14./ .	1.00	5.0	X Y ve	eriiog	19 kbn	yes I	N Y 4	G 4G [32	2016 20	18 http://andreacoralKPU	is a minimal system on chip wri	tten used as testbench for the KPU core
kpu amber piropiro	https://github.co https://opencor	alpha Andr stable Cond stable pand	or Santifort Al	RM7	32 3 32 3 32 3	32 kintex-7-3		6409 6	2	82 ##	14.7 (0.75 1.0 1.00 1.0	9.6 IL	LX ve	erilog 2	19 kpu ' 25 a23_core ' 42 top	yes I	N Y 4 N 4 Y N 64	G 4G	Y 80		3 2010 20 2010 20	17 https://en.wikiped no N	is a minimal system on chip wri 1MU, shared cache variants	tten used as testbench for the KPU core 2048 LUTs used as single port RAM no doc, xilinx constraint file

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data i		repor com ter ents		blk ram	e a te		MIPS clks	KIPS	ven dor	o src code	#src files top file	g chai	fltg -	max dat	max byte inst adrs	# mod	# pip	start last year revis	note worthy comments
leon2	https://github.co	stable	Jiri Gaisler	SPARC	32	32 cyclone	1 Klas Wester	u 7554 4	42	50 ##		1.00 1.		П	vhdl	90 leon	Y yes		4G			64 5	1999 2003	03 https://en.wikipee LUT #s from Nios vs Leon2 compariso https://www.gaisler.com/index.php/products
zap	https://opencor		Revanth Kamaraj	ARM7	32	32 kintex-7			1 9	135 ##				Х	verilog	37 zap_top	Y yes		4G			16	2017 2018	
xulalx25soc	https://opencor	mature stable	Dan Gisselquist Wesley W. Terpstra	RISC	32	32 spartan 32 cyclone			4 25	87 ## 125	14.7 q15.0			X	Y verilog vhdl	toplevel		N N	4G	4G N			2015 2016	uses ZIP CPU An Out-of-Order Superscalar Soft CPU tested, incomplete
riscv_microsen	https://github.co		Microsemi		32			8614 4	2 10		L11.8			Ħ	propriet	ary	Y yes	N	4G	4G Y		32	2016 2018	18 https://www.micr is encrypted IP has caches
propeller_p8x3	https://www.pa	stable	Chip Gracey	RISC	32	32 kintex-7		f 9498 6	20	160 ##				Х	verilog	9 top	Y yes						2014	eight propellers, clocking from ucf file several FPGA card build files
m32632	https://opencor	stable	Udo Moeller Revanth Kamarai		32 32					83 ##	14.7 a18.0			X X	verilog	18 example	Y yes		4G			24 3 16	2009 2019	19 http://cpu-ns32k.net/ 21.97 VAX Mips at 50MHz (Cyclone IV)
mipsfpga	https://www.mi		MIPS Technologies		32			D 10284 A		111 ##					verilog Y verilog	37 zap_top 193 mfp_syst			4G			32	2017 2018	
mist1032	https://github.co	stable	Takahiro Ito	RISC	32	32 arria_2	James altera	10801 A	4 125		q18.0			Ĥ	system v	50 mist32e1			4G	4G Y		64	2014	14 mist32 uP: embedded version
rtf65002	https://opencor	о-ро	Robert Finch	accum						123 ##				Х	verilog	10 rtf65002			4G			16	2013 2013	
milkymist riscy ry01 con	https://github.co		Sebastien Bourdeaudu Stefano Tonello	LM32 risc-v	32				1 78 4 62		14.7			X	Y verilog	169 system 65 rv01 self		-	4G			32 6	2007 2014	
riscv_rvo1_con	https://github.co	stable	Sterano Tonerio	risc-v	32				32	62 ##				X	verilog	141 e203 soc		N	4G			32	2015 2017	17 all files in one directory two sen test tops 18 e200 has opensource also have a chip
v586	https://opencor	beta	Jose Rissetto	x86	32	8 kintex-7			2 16		14.7			Х		22 v586	Y yes		1M				2014	www.valptek.com MMU & caches, branch cache www.youtube.com/channel/UCNbm8Bah54c
riscv_rsd	https://github.co		Susumu Mashimo	risc-v	32		Susumu Mas			90		1.00 1.			system v		Y yes	N	4G	4G Y		32	2020	RISC-V out-of-order superscalar proce can be synthesized for small FPGAs
ztapchip sp-i586	https://github.co	stable stable	Vuony Nguyen Lini Mestar	MIPS x86	32	32 cyclone 8 kintex-7			3 578 4 28	100 ## 73 ##	4	1.00 1. 1.00 2.	_	X	Y vhdl verilog	53 ztachip 37 top_sys	V voc	v	4G	46 V			2015 2015	multi-core with MIPS master files no longer available, was under developm http://imeshoo.nc/gate level dsgn, vivado project also http://img.youtube.com/vi/2W1guyhCJuE/0.j
mist1032	https://github.co	errors	Takahiro Ito	RISC	32				4 138	32 ##		1.00 1.		^	verilog	100 mist1032		+++	4G			64	2010 2010	
ao486	https://opencor		Aleksander Osman	x86	32		4-7 James Brake		4 47		q13.1		0 1.3		Y system v	85 ao486	Y yes		4G			-	2014 2014	
lemberg	https://github.co		Wolfgang Puffitsch	VLIW	32		4-6 James Brake				q13.1			. 1	vhdl	57 core	Y yes		4G	2M Y		32 4	2011	http://www2.imm upto 4 inst/clock LPM mem & floating point
flexgrip	http://www.ecs		Kevin Andryc Robert Finch	GPU RISC	32		James Brake Robert Finch		6 119 306	100 ##	14.7	1.00 0.	1 11.0	Х	vhdl verilog	46 gpgpu_m	1505_top	_level Y	46	4G Y		64	2013 2016	LG http://www.ecs.u eight GPU processors requested & received source files
fepu	https://opencor		Muhammed al Kadi	SIMT	32						v17.2			х	vhdl	34 fgpu	Y ves		4G			32	2015 2015	
	h44//		James Brakefield	RISC	24			f 382 6	1	120 ##		0.83 1.	0 261.7	X	vhdl	2 rois24 2		N	16M				2016 2017	17 single pipe stage, pre simulation stage 8, 16 & 24-bit load/store
rois	https://opencor	alpha alpha	James Brakefield	RISC	24				1	170 ##		0.83 1.		X X	vhdl	2 rois24_2			16M		30		2016 2017	
opc.opc8cpu	https://github.co	beta	revaldinho	RISC	24						14.7			X	verilog	1 opc8cpu			16M			16	2017 2019	19 https://revaldinhc OPC8 24bit, based on OPC5LS, more i see hackaday One Page Computing Challenge
rois	https://opencor		James Brakefield		24		James no bl				v19.2			Х	vhdl	2 rois24_2			16M		30	64 1	2016 2017	
ep24 p24e		stable	C.H. Ting	forth forth	24				16	167 ##	14.7			X	vhdl	1 ep24	Y asm	N N	2K	4K	27		2002 2002	72 room for 37 additional op-codes removing stack clear: 503 LUT6 & 143MHz
24bit_up	https://github.co		C. H. Ting Harshal Mittal			6 spartan	James area				v20.1			X	vhdl verilog	1 p24c 17 processo			16M			32	2019 2019	part of erorth? data width can be expanded 19 basic 24-bit RISC, course work big Dff count, multiple writes to register file
rois	https://opencor		James Brakefield	RISC	-	24 zu-2e	James huge		1		v19.2			Х	vhdl	2 rois24 2			16M		-		2016 2017	
kraken16	https://people.e	stable	Bruce R. Land	RISC	18	18 kintex-7	-3 James Brake	f 281 6	1	278 ##	14.7	0.67 1.	0 662.3	v	verilog	1 DE2 TOP	V asm			256 N	22	16	2008	
spartanMC	http://www.spa		Falk Hassler	RISC	18			f 853 6	1 2		14.7			X	Y verilog	38 spartann			230	230 14	22	10	2012 2014	
pdp1	https://opencor	alpha	Yann Vernier	PDP1			3a- James Brake		6	138 ##	14.7	0.50 10.	0 5.0	Х	vhdl	15 top	Y yes	N N	4K	4K	28		2011 2017	17 http://pdp-1.com PDP-1 descended from MIT TX-0 uses Minimal UART from opencores
yfcpu	https://github.co	errors	Cory Walker	RISC	16	16 kintex-7	-3 James dege	n 18 6		##	14.7	0.67 1.	0	t	verilog	2 yfcpu	Υ	N N	256	256 Y	5 1	16		Colin Mackenzie? Educational very simple
hamblen_scom	http://hamblen.	0.00.0.0	James O. Hamblen	accum		,	10 James altera		1		q18.0			1	verilog	1 scomp			256		4		2008	
leros	https://opencor		Martin Schoeberl	accum	16		6 Martin Scho	e 112 6	1	182		0.67 1. 0.67 1.		IX	vhdl & v	5 leros	Y yes	N Y	256	_	-	_	2008 2020	
Lutiac streamer16	http://www.ultr	stable	David Galloway, David Myron Plichota	forth	16 16	NA stratix-4 3 kintex-7		v 140 A f 143 6	4	198 417 ##		0.67 1. 0.20 1.		l X	vhdl & v	8 streamer	Y yes	N N				32 3	2001 2001	
minicpu-s	https://github.co		Michael Morris	stack	16					741 ##				Х	verilog	2 both	Y	N			33		2012 2013	separate source for each CPLD chip, u fits (2) XC9500 CPLD
орс.орс3сри	https://github.co		revaldinho	accum							14.7			Х	verilog	2 opc3cpu			64K		13 3		2017 2019	
hamblen_scom	http://hamblen.	stable	James O. Hamblen	accum	16			196 4	1		q18.0			X	verilog	2 DE2_TOF			256				2008	
micro16b ncore	http://members	beta alpha	John Kent Stefan Istvan	accum	16 16			f 205 6		434 ## 105 ##	14.7			X	vhdl verilog	1 u16bcpu 3 nCore	y asm		1 64K		16	16	2002 2008	
J1	www.excamera.		James Bowman		16		James area	0 253 6	1	336 ##				Х	vhdl	1 j1	Y forth		64K		20	2	2006 2015	
hack	https://github.co	om/wuha	Wu Han	accum	16		Wu Ha not c		4					L	verilog	22 hack	Υ		/ 32K			2	2020	
opc.opc5cpu xr16	https://github.co	stable stable	revaldinho Jan Grav		16 16					294 ##	14.7			X	verilog verilog	7 opc5cpu 4 xr16	Y asm		64K			16 16	2017 2019 1999 2001	
msl16	nttps://gitildb.co		Philip Leong, Tsang, Le		16		-3 James Brake			256 ##				X		13 cpu	Y asm		256	0410	16	10	2001	CPLD prototype
mcl86	http://www.mic	stable	Ted Fried	x86	16	8 kintex-7		308 6	4	180		0.67 20.		Х	propriet	ary	Y yes	N N	I 1M				2016	http://www.embe microcoded, meets original 8088 timing@100MHz
iDEA	https://github.co		Hui Yan Cheah etal		16			le 321 6	1 2	405		0.67 1.		Х		22 cpu_top			64K				2011 2016	
dspuva16	http://www.DTE www.excamera.	stable stable	Santiago de Pablo James Bowman	DSP forth	16 16				1	317 ## 180 ##		0.67 1.	0 640.7	X	verilog	1 dspuva16	Y forth		7 256 64K		40 20	16	2001 2004	
xr16	https://github.co	stable	Jan Gray	RISC	16		James need			282 ##				X	verilog	4 xr16	Y		64K			16	1999 2001	
cpu16	http://www.ultr	stable	C.H. Ting	forth	16						14.7			Х	vhdl	1 cpu16			64K		28		2000 2000	00 P16 in VHDL CPU24.vhd with width=16
risc_core_i	https://opencor	planning stable	Manuel Imhof		16 16				1		14.7 14.7			X	B vhdl	13 CPU	Y asm	N	1K			8 4	2001 2009	Havard arch, thesis project derived clocks: estimated derating educational, no block RAM inferred actual prog sz=16, actual data mem sz=256
fpga4_mips16_ xucpu	http://www.rpg		Van Loi Le Jurgen Defurne	RISC	16			f 352 6	4	187 ##					vhdl Y vhdl	8 mips_vho 25 system_4		IN	65K 4K	4K	8	8	2017 2017	
mano_machine	https://github.co		Susam Pal	accum	16			s 364 6			14.7			1	vhdl	5 micropro			4K		25		2005 2016	
p16b			C. H. Ting	forth	16						14.7			Х	vhdl	1 cpu16	Y asm		64K		28		2000	part of eForth? data width can be expanded
fpga4_mips16_ xsoc	http://www.fpg	stable	Van Loi Le	RISC	16 16				_	200 ##	14.7		0 363.1	X	verilog	8 mips_16		-	65K		13	8	2017 2017	educational, no block RAM inferred same prog & data mem and alu as mips16_16
alwcpu	https://opencor		Jan Gray Andreas Hilvarsson	RISC	16			f 377 6		194 ##		0.67 1.	-	ILX	verilog vhdl	16 xsoc 7 top	Y yes ome		64K			16	2000 2001	
opc.opc5lscpu	https://github.co		revaldinho	RISC	16		-3 James Brake			247 ##			0 144.0	Х	verilog	2 opc5lscp			64K				2017 2019	
neo430	https://opencor		Stephan Nolting	MSP430		16 virtex-6			2	204 ##	14.7	0.67 8.	0 42.5	IX	vhdl	19 neo430_	Y yes	N	28K			16	2015 2020	20 https://github.cor website has detailed resource untiliza minimal configuration
minicpu	http://www.cs.h	stable stable	Hirotsugu Nakano	stack	16 16				1 1	128 ##				X	verilog verilog	7 minicpu 7 de2 min	Y yes	N N			26		2008 2018	
pancake s430	https://people.e		Bruce Land Paul Taylor	stack MSP430		5 kintex-7 16 artix-7	 James bypa: Paul Taylor 	441 6	1 1	100		0.67 1. 0.67 9.		^	verilog	/ de2_min 1 s430	ı ı yes	IN	4K 64K		21		2010 2014	
орс.орс6сри	https://github.co	stable	revaldinho	RISC	16			f 450 6	╧	222 ##		0.67 2.		Х	verilog	2 opc6cpu	Y asm		64K	64K N	27 4	16	2017 2019	19 https://revaldinhc OPC6 based on OPC5LS, more inst see hackaday One Page Computing Challenge
sayeh_process	https://opencor		Alireza Haghdoost, Ari		16				1	164 ##				Х	verilog	13 Sayeh	Υ		64K			32	2008 2009	
lem16_18	http://fpgaggy.co		James Brakefield Charles LaForest	accum	16 16				1	294 ## 550	14.5	0.16 1. 0.67 1.		X	vhdl verilog	2 lem16_1 18 Octavo	Bm Y asm		256	1K	77 14	16 10	2010 2018	variable bit-length memory read/writ op-codes coded, untested
c16too	https://www.sci	stable	Cole Design and Deve	reg RISC	16				4	271 ##		0.67 4.		X	vhdl	1 core	Y asm		64K	64K N	20	8 10	2012 2019	coledd.com/electi graphics capability clock/2 and six phases
s16x4a	https://github.co	stable	Samuel Falvo II	forth	16			f 514 6	+	476 ##		0.67 1.			B verilog	1 s16x4a	γ		64K		12		2012 2017	
J1a	www.excamera.	stable	James Bowman	forth	16	16 kintex-7	-3 James DFF e	× 518 6		412 ##	14.7	0.80 1.	0 636.1	Х	verilog	3 j1	Y forth	n N	64K		20	2	2006 2017	17 https://github.cor uCode inst, dual port block RAM DFF used for 18 deep data & return stacks
b16	www.bernd-pay	stable	Bernd Paysan		16		6-3 James Brake	f 554 6	$+\Box$		14.7			IX		1 b16	Y yes		I		20		2002 2011	
cole_c16 atlas_core	https://onencor	beta beta	Cole Design & Develop Stephan Nolting	RISC	16 16		 6-3 James Brake -3 James Brake 		1	298 ##			0 51.4	X IX	vhdl vhdl	1 core 8 ATLAS_C	Y asm		64K			8	2002 2012	
atlas_core	https://opencor		Stephan Nolting			16 zu-2e	James area		1	314 ##					vhdl	8 ATLAS_C					80	8	2013 2015	
																							 	

folder	opencores or prmary link	status	author	style / clone	data inst	FPGA	repor com ter ents	LUTs ALUT	mults	blk ram r	F .	g tool	MIPS clks		ven dor	5	src iles top file				ax byte	=	dr # od reg		t last r revis	secondary web link	note worthy	comments
raptor16	www.spacewire	stable	Steve Haywood	CISC	16 16	kintex-7-3	3 James Brakef				319 #	## 14.7	1.40 2.	7 280.2	Х	vhdl	1 raptor16	Y yes I	N N 6	54K 6	4K N			20	4		8 data & 8 adr regs	no multiply, 8 adr modes
verilog-65C02	https://github.co		Arlet Ottens	6502	16 8		3 James remov	599				## 14.7					5 gop16		N N		lG			20:	1 2018	http://forum.6502	16-bit data RAM "bytes"	boot ROM mapped to LUTs?
yafc	https://github.co		Tim Wawrzynczak	forth	16	kintex-7-3		617		4		## 14.7			Х	vhdl	20 cpu				3K	26			2014			influenced by J1, F16 & C18
cd16	http://anycpu.or		Brad Eckert	forth MSP430	16 16 16 16		3-5 James Brakef	618 626		7		## 14.7	0.67 2. 0.67 8.				16 demosoce		N 1		M 2K Y	\perp	16		3 2003		Spartan-3 block RAM	includes stack RAMs & some inst RAM
neo430	https://opencor	alpha alpha	Stephan Nolting Yann Guidon	RISC	16 16 16 32	cyclone-4 kintex-7-3	Stephan Nolti	626				## 14.7 ## 114.7			AX AX		19 neo430_to 3 microYAE3		N N		2K Y	F4	16		5 2020 5 2018	https://github.cor	website has detailed resource un	YASEP talk at www.voutube.com/watch?v=bv
yasep <u>!</u> tigli_cpu	news.yaesp.org	stable	Cleiton Juffo	RISC	16 16	kintex-7-3		636				## 114.7		0 119.7	AA V		24 cpu		N N Y 6			16	16		3 2013		JavaScript generated VHDL, revisions course project, not pipelined	no LUT RAM for reg file
table887	https://github.co		Robert Finch	RISC	16 16		James Brakef	643					0.67 1.		^ x		2 table887_		N N 6			28	8		4 2016		course project, not pipenneu	included with Table888 source code
dcpu16	https://github.co		Shawn Tan, Marcus Pe	RISC	16 16		3 James Brakef	662									5 dcpu16_c				4K N		8		9 2012	https://en.wikiped	for the 0X10c game	4+ addressing modes, 4 & 5-bit reg /modefield
cd16	http://anycpu.or	stable	Brad Eckert	forth	16 16	spartan-3-	-5 James Brakef	681	4			## 14.7					16 cd16		N 1	28K 8	M				3 2003	http://web.archiv	Spartan-3 block RAM	bare core
t180-cpu		0100.0	Leonard Brandwein	accum	16 8		3 James bypass	709	-				0.67 3.			vhdl						182			6 2016	https://www.vtto	o	based on Viktor Toth's 4 bit microcontroller
kestrel-2	kestrelcomputer		Samuel Falvo II	forth	16 16		3 James Brakef	735					0.67 1.				27 M_kestrel			54K 6		20		_	2 2015	https://hackaday.	J1 with wishbone bus	M_j1a runs at 244MHz & 368 LUTs
c-nit	http://www.c-ni	0100.0	Sumit	RISC	16 16		3-5 James xilinx L	752		-		## 14.7				verilog			N N 6	54K 6	4K Y	22	15	20	3 2004	//	RISC with several load/store modes	
	see FISA64		Robert Finch	RISC	16 16		3 James Brakef	780 788			313 #			269.0	X		1 dbg16		N Y	256 2		-	8		_	https://github.com	inside FISA64 project	debug uP for fisa64
dragonfly diogenes	http://www.leo:		LEOX team Fekknhifer	MISC RISC	16 16 16 16	kintex-7-3		788 807				## 14.7			X		6 dgf_core		N Z	-00	2K LK	-		200	8 2009		unusual, uses FIFOs	
uTTA	nttps://opencor		Hans Tiggeler	TTA	16 16	kintex-7-3	James Braker	810	_	1		## 14.7	0.0.		X		11 cpu 23 utta struc		N		LK	+		201	8 2009	http://www.ht.lak	"student RISC system" time triggered arch	bad weblink
ep16	https://github.co		C.H. Ting	forth	16 5		James Braker	837		+		## 14.7		0 203.6			5 ep16.vhd		N N :	י ארכ	2K N	22	_	201	5 2012	PDF files	initialized Lattice memory blocks	5-bit instructions
hpc-16	https://gitildb.ci	beta	Umair Siddiqui	RISC	16 16	kintex-7-3		871	-			# 14.7			X					J210	4K	32	16		5 2012	FDF files	illitialized Lattice Herriory blocks	3-bit ilisti uctions
mcip_open	https://opencor		Mezzah Jbrahim	PIC18	16 24	kintex-7-3		881				# 14.7		0 152.1	X		23 MCIOopen				M Y	\dashv	10		4 2015		light version of PIC18	
ejrh_cpu	https://github.co		Edmund Horner	RISC	16 16	kintex-7-3			6 1			## 14.7		0 141.6			17 machine		++	410 1		\dashv	16		5 2015		see web archive for doc	
neo430	https://opencor		Stephan Nolting	MSP430	16 16	artiix-7	James change	947				## 14.7	0.67 8.	0 17.9	IX Y	/ vhdl	19 neo430_te	Y yes	N 2	28K 3	2K Y	\dashv	16		5 2020	https://github.com	edit neo430 sysconfig.vhd to set opt	~8+ clocks for R-R inst
blue	https://opencor		Al Williams	accum	16 16		3-5 James remov	1025	-	1			0.67 1.		X		16 topbox				K N	16	2		9 2010	, , , , , , , , , , , , , , , , , , , ,	derived from Caxton Foster's Blue	http://www.youtube.com/watch?v=dt4zezZP
ensilica	http://www.ens		ensilica.com	eSi-1600	16 16	virtex-5	ensilica	1100		\Box †	160		1.00 1.		IX	verilog	eSi-1600	Y yes		54K 6	4K Y	92	10 16		1 2016		verilog source included with license	room for 90 user inst, also as ASIC
ensilica	http://www.ens		ensilica.com	eSi-1600	16 16	virtex-5	ensilica	1100			160		1.00 1.		IX	verilog	eSi-1650	Y yes		54K 6		92 :	10 16		1 2016		verilog source included with license	room for 90 user inst, also as ASIC
microcore120	http://www.pld		Klaus Schleisiek	forth	16 8		3 James Brakef	1101		\Box		## 14.7			Х		17 ucore	Y asm I			łK .				9 2004			no block RAM?, uses tri-state signals
openmsp430	https://opencor	0.00.0	Oliver Girard	MSP430			2 Oliver Girard	1147	/ 1	₩	98		0.67 2.				30 openMSP4						16		9 2018		near cycle accurate	performance spreadsheet
atlas_2K	https://opencor		Stephan Nolting Frik Piehl	RISC 9900	16 16 16 16	zu-2e	James area o	1169		5	252 #	## v20.1	0.80 1.		ILX	vhdl	19 ATLAS_2K	Y asm I	N Y 6	54K 6	4K M	80	8 16		3 2015 6 2019	https://hackaday	ARM thumb like inst set TI 990 emulation	has MMU & full SOC features
ep994a multicycle_risc	nttps://gitnub.co	0100.0	Yash Sanjay Bhalgat	RISC	16 16		3 James Braket 3 James Brakef	1470	-			## 14.7			X	verilog	10 ep994a		N N E			15	16		5 2015	nttps://nackaday.	multi-cycle IIT-B-RISC15 ISA	also tms9902 (uart) core by Paul Urbanus? developed on Altera, course project
a27	https://github.ci	stable	Tash Sanjay Bhaigat	RISC	16 24		James Braker	1524		12	_	## 14.7				verilog	top a2z	T .	N 0	04K 04	41.	12	٥		6 2018		muiti-cycle III-B-RISCIS ISA	developed on Altera, course project
atlas_2K	https://opencor	0100.0	Stephan Nolting	RISC	16 16		James Brakef	1595		5	151 #		0.80 1.				19 ATLAS 2K	Y asm	N Y 6	54K 6	4K M	80	8		3 2015		ARM thumb like inst set	has MMU & full SOC features
bobcat			Stan Drev	DSP	16 24		3 James Brakef	1622				## 14.7					30 bobcat co			54K 6		-			8 2000			dead web links
msp430_vhdl	https://opencor	beta	Peter Szabo	MSP430	16 16	kintex-7-3	3 James Brakef	1735	6		127 #	## 14.7							N 6				16		4 2017		Comprehensive verification was not	
s80186	https://github.co	stable	Jamie Iles	x86	16 8	cyclone-V	/ Jamie Iles	1750	Α		60		0.67 2.	11.5		/ system v					M Y				7 2021	https://www.jami	80186 binary compatible core	implementing the full 80186 ISA
c16	https://opencor	stable	Jsauermann	С	16 8		3-5 James Brakef	1751		16		## 14.7			Х		22 Board_cpr			54K 6			5		3 2012		8080 derivative, optional UART, 8-bit	xilinx 4K RAM primitives
dme	https://github.co	stable		RISC	16 16		3 James Brakef	1755				## 14.7			Х						4K Y	40	8		6 2017		based on magic-16	computer & computer2 null dsgns: no output
w11	https://opencor		Walter Mueller	PDP11	16 16		3 James Brakef	1760					0.67 2.				118 pdp11_co				M Y	70 :			0 2019	https://github.cor	Boots UNIX, has MMU & cache, retro	
marca	https://opencor		Wolfgang Puffitsch Richard Howe	RISC forth	16 16 16 16	arria-2	James Brakef	1763 1858			-0.	## q13.1 ## 14.7	0.0.		1		40 marca	Y I	-	8K 1	6K	75	16		7 2009	harrie Health Is and	serial multiply & divide	clks/inst is approx
forth-cpu/h2 sub86	https://opencor		Jose Rissetto	x86	16 8	kintex-7-3	James Brakef James Brakef	1916					0.67 3.			vhdl verilog	11 top	Y yes 1	N N 6			25	7		7 2020 2 2013	nttps://gitnub.cor	H2 Forth SoC, VHDL reads *.hex & *.l very small x86 subset core	derived from J1, hex & bin files in 2/16/2018 t no segment registers, limited op-codes
next186	https://opencor		Nicolae Dumitrache	x86		arria-2	James Braker	1966			_	_	0.67 2.				4 Next186_0					-	,	_	2 2013		hoots DOS	no segment registers, innited op-codes
jop	https://opencor	0100.0	Martin Schoeberl etal	forth	16 16		Martin Schoe	2000			100	g10.0			1			Y yes I		56K 25		\neg			4 2014		https://github.com/jop-devel/jop	java app builds some source code files
oc54x	https://opencor		Richard Herveille	DSP	16 16		3 James Brakef	2225					0.67 1.				10 oc54_cpu					\neg			2 2009		40-bit accumulator, barrel shifter	C54x clone
tg68	https://opencor	stable	Tobias Gubener	68000	16 16	kintex-7-3	3 James Brakef	2331	6		44 #	# 14.7	0.67 4.	3.2	Х	vhdl	2 TG68_fast	Y yes 1	N N	4G 4	IG Y		16		7 2012		TG68 - execute 68000 Code	for use with Minimig
k68	https://opencor	0.60	Shawn Tan	68000	16 16	kintex-7-3		2392	-			## 14.7	0.0.		Х			. ,	N N		IG Y		16		3 2009		68K binary compatible	
pdp11-34verild	www.heeltoe.co		Brad Parker	PDP11	16 16	arria-2	James Brakef	2532				## q13.1			IX Y	/ verilog	24 pdp11		N N 6		4K		13 8	20			boots & runs RT-11, EIS inst & MMU	
pop11-40	http://www.ip-a		Naohiko Shimizu	PDP11			Naohiko Shim	2687		\vdash	20 #		0.67 2.					Y yes		54K 6	4K Y					www.ip-arch.jp/in	Boots UNIX	various papers, no verilog or vhdl
xgate ao68000	https://opencor		Robert Hayes	RISC 68000	16 16		James Brakef James Brakef	2778 3479				## 14.7 ## q13.1			X	-	7 xgate_top		N			42	16		9 2013		high pin count	Freescale XGATE co-processor compatible
zet86	https://opencor		Aleksander Osman Zeus Marmolejo	x86	16 16 16 8	arria-2 kintex-7-3		3642		ь		## Q13.1					1 ao68000 a 32 fpga_zet_				IG Y	-			0 2012 8 2018	https://github.com	uses microcode, instruction prefetch	Zet The x86 (IA-32) open implementation
rtf8088	https://opencor		Robert Finch	x86	16 8		James Brakef	4514		+		## 14.7		0.2	x	verilog	57 rtf8088	V ves 1			M Y	-			2 2013	https://github.com	8-bit memory data, e.g. 8088	zet me x80 (ix-32) open implementation
v1 coldfire	https://www.sih		IPextreme	68000	16 16		freescale	5000			80		0.89 1.		î	verilog			N N		IG Y	_	16	20			free for Altera	3500 LUTs on Stratix-III
pdp2011	http://pdp2011.		Sytse van Slooten	PDP11	16 16		3 James Brakef	5060	6 1		205 #	## 14.7			IX Y			Y yes	Y N 6	54K 6	4K	70 :	13 8	20	8 2019	http://pdp2011.sy	SoC, build files for A&X boards	complete impl including orig IO devices
stack_machine	http://people.ed	stable	Bruce R. Land	forth	16 5	cyclone10	James Brakef	5101	4 6	29	66 #	## q18.0	0.67 0.	3 25.9	Х	verilog	9 VGA_sram	Y asm I	N N 6	54K 4	IK N			200	9 2011	https://people.eco	(3) uP cores, Cornell course material	VGA output, uses Nakano's tiny_cpu
ucode_cpu	http://minnie.tu		Warren Toomey	RISC			James 4K LUT			1	_	## 14.7		-	1	vhdl	16 cpu	1	N N 6	54K 6	4K N		16		2 2015			originally schematic based (Logisim)
aap	https://github.co	Judic	Simon Cook	RISC		arria-2	James Brakef	7193		\sqcup		## q18.0	0.0.		1		7 de0_nano						64		5 2016	http://www.embe	includes Altera project	4 to 64 reg, 24-bit pc, no status reg
suska-III	nttp://www.exp		Wolfgang Forster	68000 RISC	16 16 16 16	arria-2	James Brakef	7388		\vdash		## q13.1 ## q18.0			1		11 wf68k00ip 7 de0 nano	,	N N		IG Y	+	16 64		3 2013	h	for use as an Atari ST	Ata CA ann 24 bit an an atatus an
rtf68ksys	https://github.co		Simon Cook Robert Finch	68000	16 16 16 16		James Braket Be-James need t		4 12			## q18.0 ## 14.7					7 de0_nano 49 rtf68kSys		N N		SM Y	-+	16		5 2016 1 2011	https://www.embe	includes Altera project based on Tobias Gubener's TG68	4 to 64 reg, 24-bit pc, no status reg
aoocs	https://github.co	beta	Aleksander Osman	68000	16 16	arria-2	James Brakef	17852		43		## 14.7		-		/ verilog					IG Y	-+	10		0 2011	necps.//gitilub.com	uses ao68000 core. Amiga chip set er	Wishbone Amiga OCS SoC
aoocs	https://github.co	beta	Aleksander Osman	68000	16 16	cyclone-10		26009		67		## q18.0					22 aoOCS				IG Y	\dashv	_		0 2011		uses ao68000 core, Amiga chip set er	
aoocs	https://github.co	beta	Aleksander Osman	68000			Aleksander O	26227		65		## q10.1				/ verilog					IG Y	\neg			0 2011		uses ao68000 core, Amiga chip set er	Ÿ
	https://github.co				15 15				6			## 14.7					1 acc2		N		ıĸ	=				haten Hall I	, , , , , , , , , , , , , , , , , , , ,	<u> </u>
acc agcnorm	https://github.co		Juan Gonzalez-Gomez Dave Roberts	accum accum	15 15 15 15		3 James rom & 3a- James Brakef	3732		1	, ,	## 14.7 ## 14.7	0.07	005.2	IX X		1 acc2 5 AGC	. , .	•	-	IK N	11	-		6 2016 2 2012	http://klabs.org/h	26 chptr course using Apollo Comma Apollo Guidance Computer via 3-inpu	??why LUT count different from agcnorm
	nceps.//opencor																		v 1	→n /.	ZN IN	11	1			ntcp.//kidus.urg/fi		
wb4pb	https://opencor		Stefan Fischer	picoBlaze	13 13		Stefan Fische	309		1		## 14.7	0.00				14 picoblaze_		Υ		-		\perp		0 2013	https://en.wikiped	software addon for picoBlazeSoftwar	
cardiac	https://opencor		Al Williams	accum	13 12		3-4 James Brakef	557	_	\vdash		## 14.7			Х	verilog		Y asm I	N :	100 1	00 N	10	\perp		3 2019	https://www.cs.di	CARDboard Illustrative Aid to Compu	
wb4pb	https://opencor	stable	Stefan Fischer	picoBlaze	13 13	kintex-7-3	3 James incom	i i		\vdash	#	## 14.7	0.33 3.	ע	\	/ vhdl or v	14 picoblaze_	wb_uart	Y		+		+		0 2013	https://en.wikiped	software addon for picoBlazeSoftwar	ported to kcpsm6
usimplez	https://opencor		Pablo Salvadeo etal	accum	12 12	stratix-2	Pablo Salvade		4		134	q9.1	0.17 2.	257.5	I	viiid.	3 usimplez_c				12	8		20:		http://www-gti.de	part of university course, simplez+i4	has an index register
microcore110	http://www.pld		Klaus Schleisiek	forth	12 8		3 James Brakef	399				## 14.7		147.4	Х		30 core	Y asm I	N Y S	_	2K	Ţ			9 2004	www.microcore.o	indexing into return stack, auto inc/d	only one block RAM? simplest core
pdp8verilog	www.heeltoe.co	0100.0	Brad Parker	PDP8	12 12		3 James Brakef	505	-			## 14.7	0.00					. ,	N N 3		2K		8		5 2010		boots & runs TSS/8 & Basic	
the12X_12uP			James Brakefield	stack/acc	12 12	kintex-7-3		972			123 #	## 14.7			Х		2 the12x_12				IK N	54	64	1 20:				load/store arch, not optimized
pdp8l	nttps://opencor		lan Schofield	PDP8 PDP8	12 12		James Brakef	1088		48		## q13.1							N N			+	-		3 2013		Minimal PDP8/L implementation with	
pdp8	https://opencor		Joe Manojlovick, Rob I Brad Parker	PDP8	12 12 12 12	spartan-3	James Brakef James Brakef	1219 1557		1		## 14.7 ## 14.7				/ vhdl / verilog			N N S		IK	+	8		2 2013 4 2016			Boots OS/8, runs apps, several variants disk emulator which uses a IDE disk as a backing
cpus-pdp8	ncus.//gitriub.Ci									1		14./						Y yes 1										arak emulator willen uses a IDE disk as a Dackin
eric5	http://www.ent	proprietar	Thomas Entner	forth	9 8	cyclone-4-	l-6 entner-electr	110	4 opt		60		0.42 1.	229.1	-	proprietar	у			512 1	LK		3-4	200	5 2011		25 MIPS: ERIC5xs, ERIC5Q	
		ctable	Tim Boscke	accum	8 8	spartan-6-	-3 James Brakef	41	. 6	\vdash	384 ±	## 14.7	0.08 1	749.0	х	vhdl	1 tb02cpu2	Y asm	N H	64 6	54 Y	4		201	7 2018	https://github.com	MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst
mcpu	https://opencor																											
mcpu sap	https://opencor https://opencor		Ahmed Shahein	accum	8 8	kintex-7-3	James no LUT		6		200 #	## 14.7	0.10 4.	0 104.2	Х	vhdl	15 mp_struct	1	N	16 1	16 Y	5		20:	2 2017	https://shirishkoir	Simple as Possible Computer from M	https://www.youtube.com/watch?v=prpyEFx

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data i		repor com		blk ram	F g		I MIPS			ven dor	os src	#src files	top file	tooi chai	tg - ma		oyte ts	adr #	pip e	start last year revis	note worthy comments
орс.орссри	https://github.co		revaldinho	accum	8		7-3 James redu			526 #						verilog		орссри Ү		N N 25		Y 13	3		2017 2019	https://revaldinhc OPC1 one page computer for CPLD see hackaday One Page Computing Cha
td4 riscuva1	https://github.co https://www.sci	stable stable	cielo_ee S. de Pablo	accum picoBlaze	8	8 spartar 14 kintex-			\vdash	200 # 370 #		7 0.20			2 X	verilog verilog		td4_top riscuva1 or		N Y 25		Y 35			2012 2015 2006 2006	b https://github.cor Verilog source included in PDF file also VHDL version by Bikash Gogoi with ide
brainfuckcpu	https://opencor	beta	Aleksander Kaminsk	mem	8	3 kintex-	7-3 James Brake	ef 110 6		432 #	# 14.	7 0.08	3 2.0	157.2	2 X	verilog		orainfuck_c	ou	N Y		8	0		2014 2015	http://www.cliffo Touring machine like, 2ndary link is a adj prog & data mem size, terrible name
picoblaze	https://www.xili		Ken Chapman	picoBlaze	-				2	217 #					Х	vhdl		kcspm6 Y		N 25		Υ			2003	https://en.wikiped 2 clocks/inst, no prog ROM this is the original picoBlaze author
opc.opc2cpu aizup/aizup_m	instruct1.cit.com	stable stable	revaldinho Yamin Li, Wanming (accum Ch RISC	8	16 kintex- 16 arria-2	7-3 James redu James Brake	ce 117 6 ef 121 A	\vdash	556 # 298 #		7 0.15		205.4	L X	verilog vhdl	2 o	орошоро .		N N 25 N N 64		Y 12	3 4		2017 2019 1996 1998	https://revaldinhc OPC2 revised OPC1, for XC9572 CPLD see hackaday One Page Computing Challen used in Cornell EE475 course MIPS/inst reduced due to few inst
myrisc1		stable	Muza Byte	RISC	8	8 arria-2	James Brake	ef 121 A	2	231 #	# q13.	1 0.33	3 1.0	628.	7 I	verilog	1 m	myRISC1 Y		N Y 25	6 256	Y 16	4		2011 2011	1 Verilog source included in PDF file LPM macros
8bit_chapman	http://www.ece	beta stable	Rob Chapman, Steve Yamin Li, Wanming (8	8 zu-2e 16 kintex-	James area 7-3 James Brake					1 0.33 7 0.17			7 ILX I IX	vhdl vhdl		stack_pro Y		N N 64		Y 24 Y 16		_	1998 1998 1996 1998	Course work used in Cornell EE475 course MIPS/inst reduced due to few inst
aizup/aizup_se tinycpu	https://opencor		Jordan Earls	RISC	8					384 #					IX		1 c			N N 1		12	4	\dashv	2012 2012	
aizup/aizup_o	instruct1.cit.com	stable	, , ,		8	16 kintex-						7 0.17			3 IX		1 c	pu		N N 64		Y 16	4	_	1996 1998	used in Cornell EE475 course MIPS/inst reduced due to few inst
light8080	https://opencor	stable stable	Jose Ruiz, Moti Litoc Zainalabedin Navabi	he 8080 accum	8				1	247 435 #		7 0.33 7 0.33		58.9 228.9	X X	verilog verilog		80soc Y par beh Y		N N 64 N N 41		Υ		$\overline{}$	2007 2019 1995 1997	https://github.cor targeted to area, includes UART, intel older versions have both VHDL & Verilog 7 2nd uP in director from VHDL: Analysis and Modeling of AKA cpu8, both vhdl & verilog versions
parwan		stable	Zainalabedin Navabi		8				H			7 0.33			3 X	vhdl				N N 41		Y			1995 1997	
lipsi	https://github.co		Martin Schoeberl	accum	8			e 162 4	1	162		0.17	7 1.0	167.0)	scala	2	Y	T I	N N 64	K 64K	Υ 9	3 16		2017 2019	https://github.cor goal is 100 LUTs, program mapped to "Lipsi, a very tiny processor"
avr8	https://opencor	beta	Nick Kovach	AVR	8	16 kintex-				418 #		7 0.33			2 X	verilog	1 r/				K 64K	Y 17	4		2010 2010	Reduced AVR Core for CPLD not a full clone, doc is opencores page minimal & complete 8 ALU inst. 3 port reg file
nocpu 8bit chapman	http://www.ece	beta beta	John Tzonevrakis Rob Chapman, Steve	RISC en forth	8	8 kintex- 8 kintex-						7 0.33			ILX	verilog vhdl	5 c	stack pro Y		N 25 N 25		Y 24	4		1998 1998	minimal & complete 8 ALU inst, 3 port reg file
pacoBlaze	www.bleyer.org	mature	Pablo Kocik	picoBlaze		18 spartar	-3 Pablo Kocik	177 4	1	117		0.33	3 2.0	109.:	L X	verilog	18 p	oacoblaze Y	asm	N 25	6 2K	Y 57		2	2006	3 versions, behavioral coding
picoblaze	https://www.xili	stable	Ken Chapman	picoBlaze	8 8				1	182 #		7 0.33			X	vhdl			asm	N 25	6 2K	Y 10			2003	https://en.wikiped 2 clocks/inst, no prog ROM this is the original picoBlaze author
mroell_cpu tinyfpga	https://bitbucke	stable	Matthias Roell Ken Jordan	accum	8				1	357 # 175 #					X	vhdl vhdl	8 c	system Y		N N 1	5 16	Y 10			2014 2016	university course project educational 8-bitter with 4-bit addres why use block RAM?
ahmes	https://github.co	stable	Fabio Pereira	accum	-					476 #						B vhdl	3 a	ahmes		N N 25		Y 15	1	$\overline{}$	2016 2017	http://embeddedsystems.io/ahmes-a-simple-8-bit-cpu-i bare CPU with no RAM
tisc	https://opencor	beta	Vincent Crabtree	accum	8			ef 195 6	+1	87 #		7 0.33			L X	vhdl	1 T			N 25	6 1K	Y Y 41	2		2009 2009	Tiny Instruction Set Computer minimal accumulator machine
ssbcc aizup/aizup_pi	https://opencor instruct1.cit.cor	stable	Rodney Sinclair Yamin Li, Wanming (forth ch RISC	8					474 375 #		7 0.33			ILX IX	verilog vhdl	3 c			N Y 11 N N 64		Y 41 Y 16	3		1996 1998	4 https://github.cor Python program generates the Verilo inst after branch/call/rtn always execs used in Cornell EE475 course MIPS/inst reduced due to few inst
vhdl_cpu	https://github.co		Charles Grassin	accum	8			203 4			14.	7 0.20	2.0			vhdl		computer Y		N N 25	6 256	N 14			2017 2020	http://charleslabs educational, very simple case statement program
complete_8bit	https://www.qu	stable	Van-Lei Le		8			ifi 208 6	1	260 #		7 0.33			X	vhdl		computer N			128	Υ			2016	memory_unit uses block RAM, IO ports pru
up1232 non-von-1	http://www.dte	stable	Santiago de Pablo Christopher Fenton	RISC	8				\vdash			7 0.33 7 0.33			X	vhdl verilog		up1232a nonvontop		N 64 N 64		Y 33 Y 30	2 32		2000 2000	bare core, prog size 4K to 64K description in source files SIMID in tree structure A & B regs, instructions broadcast
natalius_8bit_	https://opencor	beta	Fabio Guzman	RISC	8	16 kintex-			1			7 0.11			7 X	verilog		natalius_p Y		N Y 25		Y 29	8		2012 2012	2 return stack & register file 3 clocks/inst
1802-pico-basi	https://github.co		Steve Teal	1802	8		James area		2	427 #					3 LX	vhdl		oico_basic Y				Y 52	16		2016 2016	https://wiki.forth- VHDL 1802 Core with TinyBASIC tiny Basic in ROM, Interrupts & DMA not in
cosmac nanoblaze	https://github.co	beta beta	Eric Smith	1802 picoBlaze	8	8 kintex- 18 kintex-						7 0.33 7 0.33			X	vhdl vhdl		cosmac Y	asm asm	N N 64		Y 100	16		2009 2020	AKA COSMAC ELF of 1976 Fmax is for bare core, runs CamelForth
mcl65	http://www.mic	stable	Francois Corthay Ted Fried	6502	8			252 6	2	196 #		7 0.33			2 X	verilog		nanoblaze mcl65 Y		N N 64		Y			2015 2015 2017	nanoBlaze compatable, adjustable data width microcoded, cycle exact excellent micro-coding LUT counts
fpga4_8bit_up	http://www.fpg	0.00.0.0	Van Loi Le	accum	8				1	200 #	# 14.				3 X	vhdl	9 c	computer or	ne	N 9		Y 10	2		2016 2016	book: LaMeres Int educational 16 input & 16 output ports fill out 256 byte
latticemico8	http://www.latt	stable stable	Lattice Semiconduct		8		Lattice Sem 7-3 James Brake		1	104 347 ±	4 14	0.33 7 0.33	3 2.0		I ILX			sp8_core Y		N 25 N 64	6 4K K 64K	Υ 42	32	-	2005 2010	https://en.wikiped 16 deep call stack, four configuration tool kit: LMS for Diamond3.10
popcorn mcu8	https://opencor	alpha	Jeung Joon Lee Dimo Pepelyashev	accum	8			ef 274 6		547 11		7 0.33			1 X L X	verilog vhdl	4 p	orocessor E			6 256	Y 43 Y 17			1998 2000 2008 2009	small 8 bit uP asm, simulated, builds?
dfp	https://opencor	stable	Ron Chapman	forth	8	8 kintex-	7-3 James Brake	ef 297 6		192 #	# 14.	7 0.33	3 1.0	213.2	2 X	vhdl	25 D	DataFlowF Y							2003 2009	8-bitter, generates a custom VHDL stack machine, compiler is in Forth
pt13 mcl51	http://www.sing	stable stable	Daniel Ogilvie Ted Fried	accum 8051	8			ef 301 6		357 # 180	# 14.	7 0.33	3 3.0		8 X	verilog proprie				N Y 64 N N 64		Y 40	3		2011 2018	https://www.edn. PT13 is optimized to be completely el micro-code & register updates, minimal ISA
picoblaze	https://www.xili	stable	Ken Chapman	picoBlaze	8			ef 317 6	2	195 #	# 14.				X	Y vhdl		kc705 kcr Y	,		6 2K	Y			2003	https://en.wikipec/2 clocks/inst this is the original picoBlaze author
bytemachine	https://github.co	mature	c0pperdragon	forth	8	8 kintex-	7-3 James Brake	ef 319 6	1	250 #		7 0.33	3 2.0	129.	3 IX	vhdl	7 b	oytemachor	ne	N N	4K	Y 30			2016 2017	7 top is Altera schematic results are for 2016 bare core
mcl65 pic coonan	http://www.mic	stable alpha	Ted Fried Tom Coonan	6502 PIC16	8	8 kintex- 14 kintex-			2	196 #		7 0.33 7 0.33			X	verilog verilog				N N 64 N Y 25		Y		\dashv	2017 1999	microcoded, cycle exact excellent micro-coding LUT counts risc8 by Tom Coonan also a PIC uP
free_risc8	https://web.arcl		Thomas Coonan	PIC16	8				1	142 #					2 X	verilog				N 7 25		Y			2002 2011	Initial priority contain also a Pic up in the priority contain also a Pic up in the priority contain also a Pic up in the priority contains a Pic up in the Pic up in
risc8	https://web.arcl	stable	Tom Coonan	PIC16		12 kintex-	7-3 James Brake	ef 355 6				7 0.33			X	verilog	8 c	cpu Y	yes	N Y 25		Υ			1999 1999	
classy_core_1	https://github.co	om/class stable	Andreas Schweizer Shahzadik	AVR RISC	8		-3 Andr I-3-5 James Brake	358 4 ef 366 4 1		164 # 70 #		7 0.33 7 0.33			2	vhdl verilog	8 to	top Y ERPverilog Y	yes	N 64	K 128K	Y 72	32	_	2019	https://blog.class/ adjuct to some custom logic Implementing a CPU in VHDL parts 13 two report PDFs & one Verilog file
erp risc16f84	https://opencor	stable	John Clayton	PIC16	8				1			7 0.33			X 5 IX	verilog			ves	N Y 25	6 4K	Y 15	ь		2004 2014	derived from COPIC by Sumio Moriok other variants with RTL
p16c5x	https://opencor	mature	Michael Morris	PIC16	8	14 kintex-	7-3 James Brake			252 #					2 IX	verilog	3 P	P16C5x Y		N Y 25		Υ			2013 2014	4
gumnut 8bit-verilog m	http://digitaldes	stable	Peter Ashenden Josh Friend	RISC	8	18 kintex- 8 zu-2e	7-3 James Brake James timir	ef 388 6 g 392 6				7 0.33 1 0.33			7 IX	verilog		gumnut-rt Y	asm	N Y 25	6 4K 2 512	Y 16	8		2007 2012	see Digital Design: An Embedded Systems Approach Using VHDL for class project, small data stack PB clock, students to add features
verilog-6502	https://github.co		Arlet Ottens	6502	8	8 kintex-			1	200 #					X	verilog verilog			yes	N N 64		Y 16			2012 2012	3 http://ladvbug.xs4all.nl/arlet/fpga/6502/
ppx16	https://opencor		Daniel Wallner	PIC16	8			in 409 6			# 14.	7 0.33			L X	vhdl	10 P	P16C55 Y	yes	N Y 25	6 4K	Υ			2002 2009	both 16C55 & 16F84 with fake instruction ROM
altium/TSK165	http://techdocs.	oroprieta stable	Altium Clifford Wolf	PIC16	8	12 spartar 3 kintex-		416 4 ef 422 6		50 345 #	4 14	7 0.01	3 2.0		AILX	proprie B vhdl	tary 4 c			N Y 25 N N 64		Y 8			2004 2017	7 CR0140.pdf, CR01 frozen, asm, C, C++, schem, VHDL & \ default clock speed is 50MHz 8 https://en.wikiped no accum, data pointer and bracketed current version & earlier version
bfcpu uos	https://opencor		Daniel Roggen	Turing	8							7 0.33			1 X		14 c		yes	IN IN 64	K 04K	1 0	3 4		2003 2003 2014 2017	7 UoS Educational Processor inspired by x86 ISA
minirisc	https://opencor	stable	Rudolf Usselmann	PIC16	-	14 spartar	-3 Rudolf Usse	Ir 460 4		80		0.33	3 1.0	57.4	1 X	verilog	7 ri	risc_core_ Y		N Y 25		Υ			2001 2012	2
m65c02	https://opencor	mature	Michael Morris	6502 BISC	8	8 spartar			3	118 #		7 0.33			3 X					N N 64 N 64		Υ 1-			2013 2020	
babyrisc gs5-rible	http://www.san		John Rible John Rible	RISC	8	16 kintex-			\vdash			7 0.33 7 0.33			7 X 3 X	verilog verilog		qs5_mix Y qs5 mix		N 64 N 25		Y 15	8		1997 1999 1998 1999	http://www.sandi part of a three class course memory rd/wt & ALU per clock used in his class, also uses eP32
synpic12			Miguel Angel Ajo Pe		8				1			7 0.33			3 IX			synpic12 Y		N N 25		Y			2011 2011	
m65	www.ip-arch.jp/	stable	Naohiko Shimizu	6502	8		James Brake	ef 483 A				1 0.33			3 X	sfl & TD		m65cpu Y		N N 41		Υ			2001 2002	2
micro8a t65	https://members	beta stable	John Kent Daniel Wallner	accum 6502	8				\vdash	204 #					8 X 7 IX	vhdl vhdl	11 N	Micro8 Y		N N 21 N N 64		Y	-		2002 2002 2002 2010	2 http://members.c derived from Tim Boscke's mcpu also micro8 and micro8b variants 6502, 6502 & 650816; wide use
cosmac	https://github.co		Eric Smith	1802	8	8 kintex-		re 598 6	17	87 #		7 0.33) X	X vhdl	14 e			N N 64		Y 100	16		2009 2020	Uses PIXIE graphics core modified to use block RAM
vm80a	https://github.co		1801BM1	8080	8	8 cyclone		607 4	П	104		7 0.33		36		verilog	10		LΤ	N N 64	V C***	v			2014 2018	Two versions of Soviet i8080a reverse engineered from silicon die, 607 4LUTs, 10
bc6502 copyblaze	https://opencor	beta stable	Robert Finch Abdallah Elibrahimi	6502 picoBlaze	8	8 kintex- 18 kintex-		ef 619 6 in 622 6	\vdash	197 # 217 #					2 X	verilog vhdl		p_copybl Y	100	N N 64 N 25		Y Y			2012 2012 2011 2016	2 bare source 6 wishbone extras
ez8	https://github.co	stable	Howard Mao	accum	8	16 kintex-	7-3 James repla	ic 644 6	2	233 #	# 14.	7 0.33	3 2.0	59.0	Х	verilog	13 e	ez8_cpu		25	6 4K				2014 2014	http://zhehaomao.com/ not sure inferred RAM correct?
free6502	http://web.arch	0.00.0.0	David Kessner	6502	8				П	193 #					X			free6502 Y		N N 64		Y			1999 2000	
open8_urisc t48	https://opencor		Kirk Hays, Jshamlet Arnim Laeuger	RISC MCS-48	8		7-3 James Brake -1 Arnim Laeu		1	263 # 59	# 14.		3 1.0					Open8 Y		N 64 N 25		Y	8		2006 2020	accum & 8 regs, clone of Vautomation uRISC processor, in use T48 uController used in several projects
inst_list_proce	https://opencor	planning	Mahesh Palve	accum	8			786 6	1	340 #		7 0.33	3 1.0	142.0	X	verilog	34 to	top Y		N 12	8 1K	32			2014 2021	pipelined, state machine UART, SPI & timer included
ag_6502	https://opencor		Oleg Odintsov	6502	8				П	176 #						verilog	2 a	ag_6502				Y		$\overline{}$	2012 2012	verilog code generation, "phase level accurate"
system05 nextz80	https://opencor	beta stable	John Kent, David Bu Nicolae Dumitrache	n 6805 Z80	8	8 kintex- 8 kintex-			\vdash			7 0.33 7 0.33				Y vhdl B verilog		System05 Y NextZ80CI Y		N N 64 N N 64		Y			2003 2009 2011 2019	http://members.optushome.com.au/jekent/ claim of 700 LUTs in Spartan-3 probably wr
tinyvliw8	https://opencor	alpha	Oliver Stecklina	VLIW	8	32 kintex-	7-3 James hack	ec 895 6		149 #	# 14.	7 0.33	3 1.0	55.0	Х	vhdl		sysarch		N Y 25	6 1K	Υ			2013 2020	tinyVLIW8 soft-core processor bare core, Altera LPM for RAMs
gup	https://opencor	stable	Kevin Phillipson	68HC11	8	8 arria-2	James Brake	ef 925 A 1	1	127 #	# q13.	1 0.33	3 4.0	11.3	3 1	vhdl	25 g	gator_upr Y	yes	N N 64	K 64K	Υ			2008 2011	1 https://www.mil.i top level is schematic

ucpuvhdl h	https://github.c					ter ents	ALUT 3	ram r	max 📅	ver /in	nst inst	/LUT do	r S code	files top fi	e 용 ch	nt nt	₽ dat	inst adrs	- mod	reg	vear revis	link note worthy comments
fluid_core h		stable Reed Foster	RISC	8	16 kintex-7-3	James 512 LU	933 6		118 ##	14.7 0.			vhdl	29 core	Y asr		256		12 2	7	2016 2017	https://github.cor six tutorials on uCPUvhdl using muCPUv2_1 of 3 upwards compatible de
	https://opencor	alpha Azmathmoosa	RISC	8	12 kintex-7-3	3 James Brakef	956 4		381 ##	14.7 0.	.33 1.0	131.7 X	verilog	17 FluidC	re	N	Υ			8	2015 2015	data width adj., mem sizes adj.
navre h	https://opencor	stable Sebastien Bourdeaug beta Jose Ruiz		8			990 6 1022 6		207 ##	14.7 O.		69.0 All	X verilog	1 softus					72	32	2010 2013	https://www.milk AVR clone, part of www.milkymist.org targeted to balanced 6 clocks/inst
r8051 h	https://opencor	stable Li Xinbing	8051	8			1022 6			14.7 0.	0.0		verilog	8 light52 2 r8051			N 64K				2012 2018	targeted to balanced 6 clocks/irist
8bit_piped_proh	https://opencor	stable Mahesh Sukhdeo Pal	vi RISC	8	16 kintex-7-3		1049 6		370 ##						Y				20	16	2013 2017	https://github.cor uses Perl as assembler use Perl to generate ROM file
pet_fpga <u>h</u>	https://github.co	stable Thomas Skibo	6502	8			1052 6		242 ##				verilog	1 cpu65			N 64K				2007 2011	https://github.cor for Commodore PET
ae18 h	https://opencor	beta Shawn Tan	PIC18	8		James Brakef	1084 A			q13.1 0.							Y 4K			_	2003 2009	https://hackaday. not 100% compatable negative edge reset "clock"
apple2fpga h 68hc05 h	http://www.cs.c	stable Stephen A Edwards stable Ulrich Riedel	6502 6805	8	8 zu-2e 8 zu-2e	James area o	1095 6 1096 6			v20.1 0. v20.1 0.		14.7 D 36.5 X		19 de2_to	p Y yes		Y 64K N 64K			_	2007 2009	emulation of Apple II computer replaced Altera PLL with stub
68hc05 h	https://opencor	stable Ulrich Riedel	6805	8			1112 6		300 ##	14.7 0.	.33 4.0	22.2 X	vhdl	1 6805		s N	N 64K	64K Y			2007 2009	Toom to suit better mids
xmega_core h	https://opencor	beta Gheorghiu Iulian	AVR	8	16 kintex-7-3		1116 6			14.7 0.			verilog	34 mega_			64K :		72	32	2017 2018	https://git.morgot 8 AVR cores, 4 sets LUT counts poster https://git.morgothdisk.com/VERILOG/VERILO
cpu8080 h	https://opencor	stable Scott Moore	8080	8			1179 6			14.7 0.			verilog				N 64K				2006 2016	includes VGA display generator, three variants
a-z80 h	https://opencor	stable Goran Devic mature Guv Hutchison, How	Z80 ar Z80	8			1186 6 1207 6	+	24 ##	14.7 0. 14.7 0.					o_d Y yes Y yes		N 64K N 64K				2014 2020	https://github.cor/gate level reverse eng'd Z80 Complete implementation of a Sinclair ZX Specific Spec
m16c5x h	https://opencor	mature Michael Morris	PIC16	8		3-4 Michael Morr	1217 4	3	60 ##		.33 1.0		Y verilog			s N	Y 256				2013 2014	SOC LUT count core at P16C5X
system11 h	https://opencor	alpha John Kent, David Bur		8	8 kintex-7-3		1218 6		153 ##	14.7 0.	.33 4.0	10.3 X	Y vhdl	17 cpu11	Y yes		N 64K				2003 2009	http://members.c known bugs & untested instructions
8bit_piped_prd	https://opencor	stable Mahesh Sukhdeo Pal		8		James area o	1227 6			v20.1 0.				28 top	Y			128K Y	20	16	2013 2017	https://github.cor uses Perl as assembler use Perl to generate ROM file
avrtinyx61core h	https://opencor https://github.c	beta Andreas Hilvarsson beta C.H. Ting	AVR 8080	8	16 kintex-7-3 8 kintex-7-3		1243 6 1276 6			14.7 0. 14.7 0.			vhdl vhdl	1 mcu_c 4 ep80.v			64K :		/2	32	2008 2009	8080 data sheets initialized Lattice memory blocks work related to eP16
t80	https://opencor	stable Daniel Wallner	Z80	8			1389 6			14.7 0.			vhdl	5 T80a	Y yes		N 64K				2002 2018	Z80, 8080 & gameboy inst sets, several usages
hd63701	https://opencor	planning Tsuyoshi Hasegawa	6801	8			1412 6	1 3	31 ##	14.7 0.				6 HD637	1_CORE	N	N 64K				2014	Used in Atari game console, 6801 clone?
apple2fpga h	http://www.cs.c	stable Stephen A Edwards	6502	8			1417 6	-		14.7 0.			Y vhdl	19 de2_to			Y 64K				2007 2009	emulation of Apple II computer replaced Altera PLL with stub
8051 h	https://opencor	alpha Simon Teran, Jakas		8		James area o	1482 6			v20.1 0.			(verilog				64K			\perp	2001 2016	8051 core includes several on-chip peripherals, like timers and counters
z80control h	https://opencor	alpha Tyler Pohl stable Michael L. Hasenfrat	Z80 z 6801	8	8 kintex-7-3 8 cvclone-3		1483 6 1507 4	3	189 ## 73 ##	14.7 O. 14.7 O.		14.0 X	Y verilog	55 top_de 15 wb_cy			N 64K N 64K			-	2010 2012	Microprocessor targeting embedded interfaces to DRAM, based on T80 core http://members.c based on John Kent's 6801 tested on Apex20K, Cyclone & Straix boards
ax8	https://opencor	stable Daniel Wallner	AVR	8	.,	-3 James missin	1549 6	1		14.7 0.				14 A90S1					72	32	2003 2003	both A90S1200 & A90S2313 inserted fake inst ROM
avr_hp h	https://opencor	stable Strauch Tobias	AVR	8	16 kintex-7-3	3 James 2 slot I	1554 6			14.7 0.		47.4 X		10 avr_co		s N	64K :	128K Y	72	32	2010 2012	hyper pipelined (eg barrel) AVR
avr_fpga <u>h</u>	https://opencor	stable Juergen Sauermann	AVR	8			1606 6			14.7 0.			vhdl	20 cpu_co			64K 1		72	32	2009 2010	extended lecture on FPGA uP design
6809_6309 h	https://opencor	beta Alejandro Paz Schmi		8		James area o	1624 6 1631 6			v20.1 0. 14.7 0.			X B verilog				N 64K				2012 2015	6309 op-codes not implemented does not match timing results of zynq+
system09 h 6809 6309 h	https://opencor	stable John Kent, David Bur beta Alejandro Paz Schmid		8	8 kintex-7-3 8 zyng+	James Brakef James fmax s	1631 6						X B verilog	40 cpu09 5 MC680			N 64K				2003 2021	http://members.cl from John Kent web page opencores download URL incorrect, use col E 6309 op-codes not implemented
cpu6502 true h	https://opencor	stable Jens Gutschmidt	6502	8	8 kintex-7-3		1678 6		159 ##				vhdl	7 r6502			N 64K			_	2008 2018	cycle accurate
6809_6309 h	https://opencor	beta Alejandro Paz Schmi	dt 6809	8	8 arria-2	James Brakef	1680 A			q18.0 0.			X B verilog	5 MC680			N 64K				2012 2015	6309 op-codes not implemented
df6805 <u>v</u>	www.hitechglob	roprietar Hitech Global	6805	8	8 stratix-1	Hitech Global	1690 4		83		.33 4.0		propri	etary	Y yes		N 64K					6805 data sheets
6809_6309 h 8051 h	https://opencor	beta Alejandro Paz Schmi alpha Simon Teran, Jakas	8051	8	8 stratix-5 8 kintex-7-3	James Brakef James tunred	1711 A 1744 6		223 ##	q14.0 0. 14.7 0.				5 MC680			N 64K			_	2012 2015	6309 op-codes not implemented 8051 core includes several on-chip peripherals, like timers and counters
68hc08 h	https://opencor	stable Ulrich Riedel	6808	8		James area o	1796 6			v20.1 0.				1 x68ur0			N 64K				2007 2009	8051 core includes several on-chip peripherals, like timers and counters
cast_8051 h	http://www.cast	roprietar CAST Inc	8051	8		CAST I 820 sli	1800 6			12.1 0.			propri		Y yes		64K	64K Y		32	1200	http://www.cast-i Cast has uP related IP several versions, FPGA kits
a-z80 <u>h</u>	https://opencor	stable Goran Devic	Z80	8			1819 6	8		14.7 0.				24 z80_tc	o_d Y yes	s N	N 64K				2014 2020	https://github.cor gate level reverse eng'd Z80 Complete implementation of a Sinclair ZX Spec
avr_fpga haltium/TSK51A h	https://opencor	stable Juergen Sauermann	AVR 8051	8	16 kintex-7-3	3 James Brakef 8-5 Altium	1877 6 1890 4	1 6	115 ##		33 1.0		Y vhdl	20 avr_fp	a Y yes	S N	64K :		72	32	2009 2010	https://fr.wikivers extended lecture on FPGA uP design missing module in atmega8_pong_vga
#51	https://onencor	stable Andreas Voggeneder	000-	8	о орожини	3 James Brakef	1942 6	1	147 ##		0.0		X propri	17 T8032	Y yes		N 64K			_	2004 2017	8052 & 8032 8032 8032 8032 8032 8032 8032 8032
turbo8051 h	https://opencor	beta Dinesh Annayya	8051	-	8 kintex-7-3		1985 6			14.7 0.			verilog		to Y yes	s N	N 64K				2011 2016	includes perpherials
oms8051mini	https://opencor	alpha Simon Teran, Dinesh		8			1991 6		133 ##	14.7 0.			Y verilog	66 digital	coi Y yes	5 N	64K				2000 2018	
6809_6309 h	https://opencor	beta Alejandro Paz Schmi		8			1997 6			14.7 0.			X B verilog				N 64K				2012 2015	6309 op-codes not implemented
wb_z80 h	https://opencor	stable Brewster Porcella stable Goran Devic	Z80 Z80	8	8 kintex-7-3 8 cyclone-2		2025 6 2084 4	20		14.7 0. q11.15 0.		7.8 X	verilog verilog	4 z80_cc			N 64K N 64K				2004 2012	derived from Guy Hutchison TV80 Wishbone High Performance Z80 https://github.cor/gate level reverse eng'd Z80 Complete implementation of a Sinclair ZX Spec
avr_core h	https://opencor	stable Rusian Lepetenok	AVR	8			2135 6			14.7 0.		0.0					64K		72	32	2002 2017	VHDL core also
hc11core h	http://www.gm	stable Green Mountain Con		8	8 kintex-7-3	3 James Brakef	2190 6			14.7 0.		4.8 X	vhdl	1 hc11rt	Y yes	?	N 64K		53		2 2000	6811 data sheets restricted use license, with corrections
fpga-64 h	http://www.syn	stable Peter Wendrich	6502	8			2210 6	2		14.7 0.		0.0	Y vhdl	26 fpga64						26	2005 2008	Rendition of Commodore 64 altera top level schematic
system68 h 68hc08 h	https://opencor	stable John Kent, David Bur stable Ulrich Riedel	n 6801 6808	8			2235 4 2290 6	4	46 ##	14.7 O. 14.7 O.			Y vhdl	21 cpu68 1 x68ur0			N 64K N 64K			_	2003 2009	http://members.optushome.com.au/jekent/
pulserain h	https://github.co	stable PulseRain Tech LLC		8		James some	2376 A										Y 64K				2017 2018	https://www.puls 1 clk/inst, intended for Max10
z80soc h	https://opencor	stable Ronivon Costa	Z80	8	8 spartan-3	le- James Brakef	2474 4			14.7 0.			Y vhdl	19 top_s3			N 64K	64K Y			2008 2016	based on Daniel Wallner's T80
y80e <u>h</u>	https://opencor	stable Sergey Belyashov	Z80	8	8 cycone-3		2557 4		##	14.7 1.			verilog				N 64K				2013 2019	Y80e - Z80/Z180 compatible processo based on Y80 from "Microprocessor Design Us
altium/TSK80x h	http://techdocs.	roprietar Altium stable Will Sowerbutts	Z80 Z80	8	o	3-5 Altium 5-3 James constr	2558 4 2568 6	15	50 93 ##	14.7 O.	.33 3.0		propri	25 top_le	Y yes		N 64K N 64K			_	2004 2017	CR0140.pdf, CR01 frozen, asm, C, C++, schem, VHDL & \ default clock speed is 50MHz based on Daniel Wallner's T80, for Papillio Pro board
Davr	https://onencor	alpha Doru Cuturela	AVR	8		3 James Brakef	2630 6	_		14.7 0.				25 top_ie 18 pavr_c					72	32	5 2003 2009	superset of AVR
c88	https://github.c	alpha Daniiel Bailey	accum	8		3-5 James Dff ger	2664 4	2	54 ##	14.7 0.		6.7 X		25 C88	Y asr	n N	8	256 Y	10	8	2015 2015	https://www.yout only 8 memory locations used 3785 Dff, doesn't infer block or LUT RAM
i8051		stable Tony Givargis	8051	8	8 kintex-7-3	3 James Brakef	2690 6		105 ##				vhdl	9 i8051_		s N	64K				1999 1999	author has book & course Embedded System Design: A Unified Hardward
dalton_8051	www.cs.ucr.edu	stable Tony Givargis	8051 AVR	8		3 James Brakef	2725 6 2767 4		105 ##	14.7 O.			vhdl Y vhdl	7 i8051			N 64K		17	_	1999 2003	ASIC
atmega8_pong h atmega8_pong h	https://fr.wikive	stable Juergen Sauermann stable Juergen Sauermann	AVR AVR	8		3-5 James clock o 3-5 James clock o		1 10	53 ##				Y vhdl	37 avr_fp 37 pacma					17	4	2017 2017	several projects using avr core uses Sauermann core uses Sauermann atmega16 core
mc8051 h	http://www.ore	stable Helmut Mayrhofer	8051	8			3022 6			14.7 0.			vhdl	49 mc805						_	1999 2013	www.oreganosyst fast 8051, version available with floating-point by David Lundgren
c88	https://github.c	alpha Daniiel Bailey	accum	8			3088 6			14.7 0.				25 C88	Y asr		8		10	8	2015 2015	https://www.yout only 8 memory locations used 3658 Dff, doesn't infer block or LUT RAM
ca		stable John Cronin	RISC	8	32 kintex-7-3		3287 6			14.7 0.			Y verilog			\perp	11 611		ЩТ	16	2005 55	has VGA controller, plays Pong altera memories
cpu86 h	http://www.ht-l	beta Hans Tiggeler mature Dennis Kuschel	x86	8			3421 6 3428 6			14.7 0. 14.7 0.			211161	23 cpu86 28 cpu to			N 1M 64M		\vdash		2002 2018	http://www.ht-latl 8088 clone ht-labs offers several uP cores originally in TTL micro-coded
z3	https://opencor	stable Charles Cole	CISC	8		James Brakef	3428 B			q18.0 0.				3 boss	Υ	IN	128K			_	2014 2014	https://en.wikipec Infocom Z-Machine V3, youtube vide http://inform-fiction.org/zmachine/standards,
cpu65c02_true	https://opencor	stable Jens Gutschmidt	6502	8	8 spartan-6	-3 James latch v	4794 6		47 ##				vhdl	8 core	yes	s N	N 64K				2008 2021	cycle accurate
lattice6502	https://opencor	beta lan Chapman	6502	8	8 kintex-7-3		4942 6			14.7 0.		3.6 X		3 ghdl_p			N 64K				2010 2010	targeted to LCMXO2280
rpz8	https://opencor	stable Fabio Pereira	Z8	8			5184 4	1 16		14.7 0.		1.2	vhdl	4 fpz8_c			Y 2K				2016 2016	Zilog Z8 encore (eZ8) 8-bit core Altera megafunctions (mem)
rtf6809 h	nttps://github.co	alpha Robert Finch stable A.T.	6809 Z80	8	8 kintex-7-3 8 cvlcone-4		7506 6 11224 4	60	106 ##	14.7 0. 14.7 0.			Y vhdl	4 rtf680 29 zxpoly	Y yes		N 4G N 64K		$\vdash\vdash\vdash$	8	2012 2015	http://www.finitr. 6809 with 32-bit "FAR" addressing probably for simulation? SOC project using T80, HDMI generat retro Z80 based on T80 by Daniel Wallner
mxp h	http://vectorblo	stable VectorBlox Computir	z80 ng vect	8	8 cylcone-4 zyng45-7		39856 6 6			v17.2 1.			propri		y yes	, IN	14 U4K	U4K I		-	2012 2017	http://www.ece.u MXP Matrix Processor is a scalable so LUT count for 8 lanes with custom inst
lem4 9	https://eneper-	beta James Brakefield	accum	4	9 kintex-7-3		144 6		195 ##			216.7 D		2 lem1	v	NI NI	Y 32	2K N	24	-	1 2016	binary & BCD digit addition, speed mode
lem4_9 In	https://onencor	beta James Brakefield	accum	4			151 6			14.5 0.			vhdl	2 lem1_			Y 512		24		1 2016	binary & BCD digit addition, speed mode binary & BCD digit addition, speed mode binary & BCD digit addition, speed mode
	https://oponcor	beta James Brakefield	accum	4	9 zu-2e	James 1 stage	210 6		397 ##		.24 1.0	453.5 D	vhdl	2 lem1_		N	Y 512	2K N	24		1 2016	binary & BCD digit addition, speed m(4 index registers: (ix),(ix),(ix++),(ix+off)
lem4_9ptr h	ittps://opericor																		-	-		
lem4_9ptr h mcs-4 h t400 h	https://opencor	alpha Reece Pollack stable Arnim Laeuger	4004 COP400	4		James Brakef Arnim Laeuge	228 6 643 3		376 ## 60		.16 4.0		verilog vhdl	7 i4004 36 t400 d				4K N			2012 2012	4004 was multi-chip 4004 CPU & MCS-4 implementation of National's 4-bit COP400 microcontroller

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data size	inst size	FPGA	repor ter	com		LUT? mults	blk ram		date	tool ver	MIPS /inst		KIPS /LU1			src code	#src files	top file .	too cha	fltg			nax l	byte adrs	# mc		pip e	start year		
jane_nn		stable	Suresh Devanathan	RISC	4	8	kintex-7-3	James	Brake	f 723	6		178	3 ##	14.7	0.33	1.0	81	1.4)	(v	hdl	3	Processor	Y		ΠĖ		T	_	27	16		2002	\Box	Ī
lem1 9min	https://opencor	stable	James Brakefield	accum	1	9	kintex-7	James	1	63	-	-	250	3 ##	14.5	0.04	1.0	227	7.2 IL	v	hdl	2	lem1 9mi		N	Υ	64	2K	N	8	64	Ε.	2003	2000	Ē
lem1_9min	https://opencor	alpha	James Brakefield	accum	1	9	kintex-7-3	James				1		L ##		0.04					hdl			r asını Y	N			2K		24	04		2016		ŀ
lem1_9	https://opencor		James Brakefield	accum	1		kintex-7-3					1			14.5						hdl		lem1_9ptr		N		512			24	+		2016		H
ieiii1_5pti	ittps://opericor	Deta	James Brakeneiu	accuiii	1	-	KIIILEX-7-3	Jailles	1 Stag	50 147	U	+ -	1/0	, ##	14.3	0.00	1.0	12	2.0 12	^ I	iiui	- 2	ieiii1_5pti		14	' '	312	2 K	IN	24	+	H-	2010	ш	t
		0				_				482	#	-	460	#	24			٠.	38 ve	rilog	225		non-blank	35/	30			_				_	ш		۰
	2 # usable(beta, st L "B" or "X" of lim		13	26			19	blank		-102	#		-100	#																					
	o-rating for data			482				a										4,	73 vh		213 13		asm forth	6									truction		
-	-		46.10	0.67			24	zu-2e		2.00													iorui	0	DIVII	PS pe	er clock	tor	many r	nicropr	ocesso	ors:		http:/	76
1-bit	0.04 0.17		16-bit	0.67			64-bit		_1	2.00										oprieta	20 3		74 T			de c	-	ro		UDI			1		
4-bit 8-bit	0.17		24-bit 32-bit	0.80 1.00			Silicon Are LUTS/DSP4		aients	16:1									sca	ald	3		74 58		er_on	_		59 77		HDL			1		
12-bit	0.33		48-bit	1.50			LUTS/Block			32:1													25		ationa ak sta			26		erilog ystem '	/orilon		1		
			pable of one instuction				LU 13/BIUCK	NAIVI		32.1													6			_		11		pinal/S	_		1		
Officer trie ass	umption that the	core is ca	pable of one instaction	per clock																			5	in lir	cores			7		HDL &			ł		
Column Titles		Details																				ı I	11	plan		-		3		/IVHDL	verno	5	1		
"A"	,		oice clone, B: 2nd choic	ro clono M	/: 1c+ c	hoice	original V	2nd ch	nico o	riginal													44		lation	-		35		ropriet	201		1		
"B"			ndicate best KIPS/LUT f																				573		n+sim			13	_	ther	агу		ł		
cat			ucational, planning, sin					SUFFUR	Idilli	у													529	net				3		chema	tic		ł		
uP all soft f	older		ores design is their fold					20														1 1	650	tota				534		otal	LIC		1		
opencores or		_	O designs in open core				y roider man	ic															050	tota		_	ш	JJ4		Jtai			,		
status	priiriary iirik		per (detailed in), planni				hata stahla	matur	e nroi	nrietary I	ntector	d· in	comple	oto o	ducati	onal tu	nically	<16 in	netrue	tions si	mulatio	n n					4	18 40	ciane v	vith EO	M (KID	e/III	Γ) result	te lenr	ne
author			ne. Last Name or unive				Deta, Stable	, matur	e, proj	рпетагу, с	intester	u, III	compi	ete, e	uucau	Oliai ty	pically	<10 II	iistiuc	LIUIIS, SI	illulatic	ï											ly true r		
style / clone			ber or "forth", RISC, ac	,		_	indicator: a	wail ac	acic 9.	fogo on a	cic not	lict co	urco or	r a ha	rd cor	. within	fogs	chin									30	oo ue	signs v	vitii be	St FOIV	i (like	y true i	illeasu	11 6
data size			ster size in bits	cumulator	, etc.	asic	muicates: a	ivali as a	asic &	ipga, an a	sic neu	1151 501	urce or	l d IId	ru cor	WILTH	i ipga i	cnip																	
inst size			instruction size in bits																																
FPGA			nily for compile, place,	routo 8. tin	ming .	ıcııall	v using facts	ort part	arado													l													
reporter			ne, Last Name	route & til	illig, t	isuaii	y using raste	est part	graue																										
comments			place, route & timing p	robloms																															
LUTs ALUT			nber of LUTs, ALUTs or		includ	ing re	uta-thrus &	otherw	rica un	aldelieve																									
LUT?			LUT. Altera ALUT. Acte		IIICIUU	ilig i c	ute-tillus &	Otherw	ise uii	iavailable																									
mults			nber of multipliers/DSP		0 mult	inlier	counts divid	lad by t	wo an	d rounde	l un																								
blk RAM			block RAMs used, Xilir								up																								
Fmax			n primary clock speed f								t facto	ct nar	t host	dia t	amn																				
date			ompile, place & route;					ntii besi	CIOCK	CONSCIAN	, 10310	at pai	t, best	uic t	cilip																				
tool ver			uartus), Xilinx (ISE, V ivi					ond) or	Micro	Semi/Lihe	ro) too	Lversi	ion nur	mher																					
MIPS /inst			DMIPS per instruction													ırs																			
clks/ inst			of clocks per instruction											uc pi	000330																				
KIPS /LUT			merit, does not include																																
Vendor	Libero Intel/Alte	_	tus; Latticesemi: Diamo			_																1													
Prog File			Stn; M: Tn, Pf, Fn; L: Er																																
SOC			delay), Y: System on a																																
src code			ic or gates or Proprieta			,																													
# src files			le, place, route & timin																																
top file			le versions of same des		uished	here																1													
doc			provided?	88																		i													
tool chain	re a compiler or	assemble	r provided or available																			1													
fltg pt	mpile, place, rou	ite & timii	ng run include floating	point?																		1													
Hav'd	a memory(s), 2C	: # caches	, M: MMU, N: von Neu	man (singl	le men	nory l	ous)																												
max data		um data i					•															1													
max inst			on address																			1													
byte adrs			provided																			1													
# inst			as one instruction, so	mewhat su	ıbjecti	ve																1													
# adr modes	ck, indir, indir++,	-indir; (indir), (indir++), (indir), (indexed	l), abs	short	/direct page	e, scaled	i																										
# reg			n register file																			1													
pipe len		of pipelir																				1													
start year		first desig																				1													

start year

note worthy

year of first design activity last year for revisions or web page updates

anything special about the design

67 Web page DMIPS p en.wikipedia.org/wiki/Instructions_per_community.freesc_www.eembc.org/coremark/index.php
6 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/Instructions_per_second asm forth

note worthy

logic emulation machine

neural network microprocessor, specialized registers

single bit at a time, absolute adrs
use speed opt, logic emulation machi 4 index registers: (ix),(--ix),(ix++),(ix+off)

comments

| fltg | T | max | max | byte | t | adr | # | pip | start | last | secondary web | pt | t | dat | inst | adrs | # | mod | reg | last | year | revis | link |

74	_paper_only
58	educational
25	_weak_start
6	_up_cores
5	in limbo
11	planning
44	simulation
573	main+sim
529	net main
650	total

259	VHDL
277	Verilog
26	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
35	proprietary
13	other
3	Schematic
634	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)