LuP_all_soft opencores or folder primary link status author status autho

Small soft core uP Inventory

©2021 James Brakefield

Opencore and other soft core processors

| totalcpu https://opencor alpha | RISC | 12+ 12 | kintex-7-3 | James Brakef 229 6 | 1 | 149 ## 14.7 | 0.33 3.0 | 71.7 X | verilog | 10 cpu | N | | | 16 | 2007 20 | 09 data width 12 bits and up, no data memory |
|---|---|----------------|----------------------------|--|--------------|------------------------------|--------------|--------------------|---------------------|---|-------------------|------------|---------|---------|--------------|--|
| odess https://opencor_stable_[| Dmytro Senyakin RISC | 128 16 | 5 stratix-5 | Dmytro Senya 32978 A | 72 112 | 192 ## g17.1 | 4.00 1.0 | 23.3 I | system v | 27 CoreOneV Y asm | Υ | 4G 4 | G | 16 | 2017 20 | 17 https://opencores Altera proj, Multicore, P&R results at 37-bit adr, quad issue, caches, 32-64-128 fltg- |
| | ΔRM ΔRM Δ53 | | | Xilinx 6000 A | | 1500 | 2.00 0.5 10 | | asic | | , | | ., | | | |
| THE COLCE THE POST OF THE P | 74447755 | 64 32 | usic | James Brakef 731 6 | 2 | 154 ## 14.7 | 1.00 1.0 2 | 50.0 | | Y yes 2 arm cpu Y yes | N | 4G 4 | G Y 1 | 0 32 | 2018 20 | https://en.wikiper uses pro-rated LC area dual issue, includes fltg-pt & MMU & caches 19 coursework, limited ISA, 3 versions pipelined, inst; LDUR, STUR, ADD, SUB, ORR, A |
| -8.0 | | 64 32 | | | | 175 ## 14.7 | 2.00 | 42.9 X | - 1.08 | 4 polaris Y yes | | 16E 16 | | 32 | 2016 20 | |
| | | 64 16 | | James Brakef 13463 6 | 19 10 | 127 ## 14.7 | | 56.6 X | 1011108 | 46 cray_sys_f Y yes | | 4M 4I | | | | |
| | | 64 32 | ., | James Brakef 5036 4 | 21 | 00 1111 410.0 | 2.00 | 26.1 I | Зуэссии с | 13 fisc_core Y yes | Y N | | Y 8 | 5 6 32 | 0 2020 20 | |
| | | 64 32 | 2 kintex-7-3 2 arria-2 | James Brakef 10404 6 James Brakef 11605 A | 8 10 | 65 ## 14.7 94 ## a13.1 | 2.00 | 9.4 X 3.0 I | | 1 FISA64 Y 3 core Y yes | N Y | 160 16 | 5Q Y 25 | 6 288 | 2015 20 | |
| 10 | . , . | 64 32 | | James Brakef 52845 6 | 8 59 | | | 2.1 IX | | 136 s1 top Y ves | YN | | G Y | 32 | | |
| | Niranjan Ramadas RISC | 64 32 | kintex-7-3 | James way to 135009 6 | 32 | 75 ## 14.7 | 1.00 1.0 | 0.6 X | | 28 pipeline | N Y | | Y 13 | 7 32 | 4-8 2012 20 | 12 <u>nrbramadas.apps</u> university ASIC project, read PDF 64-bit data paths, superscalar, branch analysis |
| classic_HP_calehttps://github.ce stable [| Brian Nemetz accum | 56 10 | kintex-7-3 | James Brakef 1750 6 | 3 | 233 ## 14.7 | 0.17 10.0 | 2.2 X | vhdl | 15 classichp Y | N | 30 4 | K N 4 | 0 7 | 7 2012 | processor & ROMs for HP-55, 45 & 35 includes LED display driver & UART, for Papilic |
| | | | | | | | | | | | | 50 4 | | | | |
| ks10 http://www.tec alpha i | Rob Doyle PDP10 | 36 36 | spartan-6-2 | Rob Doyle 4427 6 | 15 | 50 ## 14.7 | 1.00 2.0 | 5.6 X | verilog | 39 esm_ks10 Y yes | Y N | | N | | 2011 20 | 14 36-bit accum & 18-bit adrs ucf file, most tests pass |
| | | 32 32 | | James Brakef 244 6 | 2 | 319 ## 14.7 | 1.00 1.0 130 | | B vhdl | 34 tumbl Y yes | N | 4G 4 | | 32 | 2010 20 | 12 Delft Un. Of Tech. course work use inferred RAM |
| microblaze https://www.xilproprietar) | | | virtex ultra virtex-u-2 | | 1 | 682 ## 375 ## v16.4 | 1.03 1.0 124 | | p - p | | | 4G 4 | G Y 8 | | | https://en.wikiper MicroBlaze MCS, smallest configuration options, MMU optional 18. https://www.yourhand.fitted.&.placed "Hoplite" router, 1680 cores in XCVUPP. 18. https://www.yourhand.fitted.&.placed "Hoplite" router, 1680 cores in XCVUPP. |
| | | | arrira V | altera 4500 A | 1 | 1050 | | 71.9 A 83.3 | asic | ary Y yes Y yes | | 4G 4 | | | | |
| | | 32 32 | | James added 596 6 | 1 | 244 ## 14.7 | | 09.2 X | verilog | 15 cpu Y yes | | 4G 4 | | 32 | | |
| J1a32 www.excamera stable J | | 32 16 | | James DFF ex 930 6 | | 358 ## 14.7 | | | | 3 j1 Y forth | | 64K 64 | | 0 | 2 2006 20 | |
| | | 32 32 | | Charles Papor 481 6 | | 346 | | 74.1 X | | smallest Y yes | | 4M 4I | | | 20 | |
| | | 32 32 | | Jörg Mische 545 6 Cliffor small 761 6 | + | 200 ## 769 ## v16.2 | | 57.0 ALM 36.8 X | X verilog Y verilog | 4 pipeline Y yes 1 picorv32 Y yes | | 4G 4 | | 32 | | |
| | | | 2 zu-2e | James area o 968 6 | | 769 ## V16.2 284 ## V20.1 | 2.00 | | Y verilog | 1 picorv32 Y yes 90 aeMB_cor Y yes | - | 4G 4 | | 32 | 2016 20 | |
| | | 32 16 | | James Brakef 474 6 | | | 0.67 1.0 2 | | | 14 cpu Y asm | | | | | 2003 20 | |
| nios2 proprietar | | 32 32 | 2 stratix-3 | Altera consis 1020 A | | 290 ## q13.1 | | 55.9 I | p. epee | ary Y yes | opt | 4G 4 | | 32 | 2004 | fltg-pt, caches & MMU options Nios II/f: fastest version, DMIPS adj, 2.15 Core |
| | | 32 16 | kintex-7-3 | James Brakef 793 6 | 2 | 193 ## 14.7 | 1.00 1.0 2 | | | 49 xtc or yes | | 4G 4 | | 16 | | http://www.xthur Gadget Factory Forum thread in debug, no comments, mostly in simulation |
| | | 32 16 | | James Brakef 624 6 James Brakef 941 6 | | 227 ## 14.7 | 1.00 2.0 24 | 42.8 X 40.9 IX | | 2 opc7cpu Y asm 18 core wb Y yes | | 1M 1I | | | | 19 https://revaldinhc OPC7 32bit, based on OPC5LS, more i see hackaday One Page Computing Challenge |
| | | 32 16 | | James DFF ex 1588 6 | - | | 1.00 1.0 2 | | ****** | 3 i1 Y forth | | 64K 64 | | | 2 2006 20 | |
| | | | 2 stratix-5 | | ? | 244 ## 14.7 | | | | 13 orca Y yes | | 4G 4 | | 32 | | *, /, fltg-pt all optional RV32IM |
| | Marcelo Samsoniuk risc-v | 32 32 | kintex-7-3 | Marcelo Sam: 1000 6 | | 220 ## v20.1 | | | verilog | 4 darkriscv Y yes | N | 4G 4 | | | 2018 20 | 21 https://opencores written in one night, low line count builds for five fpga boards |
| | | 32 32 | | James Brakef 1100 6 | | 238 ## 14.7 | | | B vhdl | 39 a_mips Y yes | | 4G 4 | | 32 | 2 2007 20 | |
| | | 32 32 32 16 | | Charles Papol 1399 6 James Brakef 1239 6 | | 295 ## 14.7 | | | Y scala Y vhdl | full no cac Y yes 151 arm_proc Y yes | | 4G 4 | | 32 | | 10 inteps://iiicv.org upreformance is for a configurations of the year is see variant |
| | | 32 16 | | James Brakef 1420 A | 8 24 | | | 99.4 ILX | | hive core Y | N | 250IVI 250 | N 4 | | | |
| | | 32 32 | | Cliffor small 761 6 | 0 24 | 454 ## v16.2 | | 98.9 X | | 1 picorv32 Y yes | N | 4G 4 | | 32 | | |
| ensilica http://www.ensproprietar | ensilica.com eSi-3200 | 32 16 | 5 stratix-4 | ensilica 2200 A | | 200 | 2.00 1.0 1 | 31.8 IX | | eSi-3250 Y yes | | 4G 4 | G Y 10 | 4 10 16 | 5 2001 20 | |
| | marko zec, vordah, Darisc-v/MIP | | | zec & vordah 1048 6 | 4 33 | 185 ## 14.7 | | | | 50 Y yes | | 4G 4 | | | | |
| | | 32 12 | | | 1 | 233 ## 14.7 | | | vhdl | 26 system Y yes | N | 4G 4 | G Y 2 | | | |
| sweet32 https://opencor alpha v propeller_p8x3 https://www.pa stable (| e e e e e e e e e e e e e e e e e e e | 32 32 | kintex-7-3 kintex-7-3 | James Brakef 1050 6 James Brakef 9498 6 | 1 20 | 142 ## 14.7 160 ## 14.7 | | 35.1 X 34.8 X | B vhdl verilog | 2 Sweet32 Y yes 9 top Y yes | N N | 4G 4 | G Y 2 | b 16 | 2014 20 | targets MACHXO2, no RAM eight propellers, clocking from ucf file several FPGA card build files |
| , ., <u>.,</u> | | 32 32 | | | 20 | | | 29.9 X | vhdl | 13 cpu01 | Y | 4G 4 | G | 32 | 2 2000 20 | |
| | | 32 32 | | James Brakef 1687 6 | 2 | 218 ## 14.7 | | 28.9 X | verilog | 7 zipcpu Y | - | 4G 4 | - | 5 16 | | |
| aeMB https://opencor beta 5 | Shawn Tan uBlaze | 32 32 | kintex-7-3 | James Brakef 1018 6 | 3 | 131 ## 14.7 | 1.00 1.0 1 | 28.5 ILX | verilog | 7 aeMB_cor Y yes | N | 4G 4 | G Y | | 2004 20 | 09 not 100% compatable |
| mips789 <u>https://opencor</u> stable I | | 32 32 | | James Brakef 1432 6 | 1 | 171 ## 14.7 | | _ | | 10 mips_core Y yes | | 4G 4 | | 32 | 0 200. 20 | |
| | | 32 32 | | James Brakef 1775 6 | | 208 ## v19.2 | | | verilog | 21 steel_top Y yes | | 4G 4 | | 32 | | Economic States version has vivado proj |
| | | 32 32 32 16 | | James Brakef 1422 6 James DFF ex 2612 6 | 1 | 167 ## 14.7 302 ## 14.7 | | 17.2 X 15.5 X | verilog | 2 darksocv Y yes 3 j1 Y forth | N N | 4G 4 | | 32 | 2 2018 20 | |
| | | 32 32 | | James Brakef 850 6 | 3 1 | 196 ## 14.7 | | | | 20 lxp32u_to Y asm | ., | 4G 4 | | - | | |
| | Iohan Thelin etal RISC | 32 32 | | James Brakef 1396 6 | | 159 ## 14.7 | 1.00 1.0 1: | 13.7 X | vhdl | 17 cpu_sys Y | N Y | 128K 12 | 8K | 32 | | |
| | | 32 32 | kintex-7-3 | James Brakef 1445 6 | 6 | 161 ## 14.7 | 1.00 1.0 1: | 11.6 X | verilog | 22 fpga_top Y yes | | 4G 4 | G Y | 32 | 2008 20 | 19 https://github.cor two designs with same name MIT course work? |
| | | 32 32 | | James Brakef 3021 6 | 4 9 | 333 ## 14.7 | 2.00 | 10.2 X | vhdl | 46 octagon asm | $\sqcup \sqcup I$ | 4G 4 | | 32 | 2015 20 | |
| tiny64 https://opencor stable l | | 32 32 32 32 | | James Brakef 874 6 | | 189 ## 14.7 163 ## 14.7 | | 07.9 X 06.0 IX | vhdl | 6 tinyx 12 mips_soc Y yes | | 64K 64 | | 4 8 | 2 2004 20 | |
| ARM_Cortex_Nhttp://www.armroprietar/ | | 32 16 | | ARM 65nm 1900 6 | | 200 | 1.00 1.0 1 | | ****** | | | 4G 4 | | 16 | | https://en.wikiped ARM Cortex M0, M1 & M3 avail for FI see xilinx Xcell64 |
| jam https://github.c stable J | Iohan Thelin etal RISC | 32 32 | kintex-7-3 | James Brakef 1369 6 | | 143 ## 14.7 | | | vhdl | 17 cpu Y | | 128K 12 | | 32 | 5 2002 20 | 14 serial multiply & divide |
| | | 32 8 | cyclone-4 | Alasta approx 1300 4 | 1 | 133 | | 02.3 | vhdl | 17 eightthirty Y yes | | 500M 500 | | 8 8 | 2019 20 | |
| | | 32 6 | | James no *.c 1719 6 James Brakef 2469 6 | 4 4 | 172 ## 14.7 231 ## 14.7 | 1.00 1.0 1 | 00.3 X 93.5 X | vhdl verilog | 1 kf532 N 25 ucore Y yes | | 1K 16 | | 32 | 2013 20 | |
| | WIII.C. WIII. 5 | 32 32 | | James Brakef 2101 A | 1 1 1 | 190 ## q13.1 | | 90.6 IX | *CI IIOB | 9 m1_core yes | | 4G 4 | | 32 | 2 2007 20 | 12 GCC target? |
| mais stable I | Rene Doss MIPS | 32 32 | kintex-7-3 | James Brakef 2760 6 | 4 5 | 245 ## 14.7 | | 38.7 X | vhdl | 22 MAIS_soc Y yes | | 4G 4 | - | 32 | 5 2013 | use MIPS tools register forwarding around ALU license req'd for commercial use |
| | | 32 32 | | James Brakef 2001 6 | 4 | 177 ## v20.1 | | 38.3 ILX | | 8 RISC5 Y yes | | 4G 4 | - | 16 | | Transfer of Transf |
| -1 | Antonio Anton uBlaze Iulius Baxter OpenRISC | 32 32 | | James Brakef 1201 6 James Brakef 2718 6 | 3 2 | 105 ## 14.7 217 ## 14.7 | | 87.4 X 80.0 X | | 27 openfire_ Y yes 48 mor1kx Y yes | - | 4G 4 | _ | 32 | | 12 "FPGA Proven" derived from Stephen Craven's OpenFire 18 https://www.yout lots of configuration parameters considered best openrisc design |
| | | 32 32 | | 1551 | 1 1 | 123 | | 79.3 X | vernog | 46 MOTEKX Y yes 46 Y yes | | 4G 4 | | 32 | | TAIGA: A new RISC-V soft-processor f 33% smaller & 39% faster than LEON3 |
| | Sergio Johann Filho MIPS | 32 32 | | James Brakef 1446 6 | 4 | 115 ## 14.7 | 1.00 1.0 | 79.2 X | | 9 spartan3e_n yes | | 4G 4 | | | | https://github.cor |
| | -8.000, 00.000 | 32 32 | | James everyt 396 6 | 1 | 123 ## 14.7 | | 77.9 X | | 4 tarhi_controller | | | M N 1 | | . 2013 20 | no doc, extremely small RISC difficulty with timing, try 7.0ns |
| | | 32 32 | KIIICK 7 5 | | 3 - | 179 ## 14.7 | 2.00 | 77.4 IX | ****** | 16 core Y yes | | 4G 4 | | 32 | 0 -00 | |
| altor32 https://opencor stable l sc20 http://www.forproprietar | | 32 32 32 8 | | James Brakef 2505 6 Brad Eckert 1977 6 | 1 5 | 192 ## 14.7 150 | | 76.8 ILX 75.9 X | | 16 altor32 Y yes | N Y | 4G 4 | U Y | + | 2012 20 | 15 https://openrisc.ii simplified OpenRISC 1000 xilinx S3 primitives PDF file. Forth Inc. |
| | | 32 8 | | James Brakef 2959 6 | 6 | 223 ## 14.7 | | 75.3 X | | 58 mycpu Y yes | N | 64M 64 | IM 9 | 6 | 2004 20 | |
| aspida https://opencor stable S | | 32 32 | | James dated 3586 6 | | 257 ## 14.7 | 1.00 1.0 | 71.7 X | | 10 DLX_top Y yes | | 4G 4 | | | 2002 20 | 09 DLX compiled sync version |
| | | _ | 2 arria-2 | James Altera 2616 A | $+$ Γ | 178 ## q18.0 | | | B system v | 7 clarvi Y yes | | 4G 4 | | 32 | 0 -0-0 -0 | |
| | Oyvind Harboe forth liri Gaisler, Jan Anders SPARC | 32 8 | | James Brakef 1073 6 Jiri Gaisler 2920 6 | 3 | 283 ## 14.7 183 | | 55.9 X | vhdl Y vhdl | 23 zpu_core Y yes 100s leon3x Y yes | | 4G 4 | | 7 64 | 2008 20 | |
| inttp://www.gai: stable J | iii Gaisier, Jan Anders SPARC | 32 32 | kintex-/-3 | Jiii Galsiei 2920 0 | <u> </u> | 103 | 1.00 1.0 | JZ./ AILA | 1 - Ivriui | TOO SECULOX 1 Yes | للثا | 40 41 | ן דן ט | 1 64 | + / 2003 20 | 20 Intros.//en.wikiped custofflized for 50 FPGA boards, Txis with dulitation for all targets |

| _uP_all_soft folder | opencores or prmary link | status | author style / | data inst | FPGA repor com ter ents | LUTs ALUT | LUT? mults | blk ram | F max | a tool | MIPS clks | | ven dor | | top file . | chai fltg | | ax max by | | adr # | e year revi | | note worthy | comments |
|---------------------------|-----------------------------|------------------|--|------------------|--|--------------|---------------|------------|----------|---------------------|-----------|------------------|---------|-----------------------|-------------------------------|--------------------|-------|---------------------|-----------|-----------|-------------|--------------------|--|---|
| risc0 | https://sourcefo | beta | Niklaus Wirth RISC | 32 32 | kintex-7-3 James Brakef | 1186 | 6 4 | 6 | 110 | ## 14.7 | 0.67 1 | .0 61.9 | Х | verilog | 8 RISCO | Y yes N | 4 | G 4G | | | 2011 | | minimalist Wirth, education tool | |
| altor32_lite | https://opencor | stable | Ultra Embedded OpenRIS | C 32 32 | kintex-7-3 James Brakef | 1928 | 6 | m | | ## 14.7 | | | ILX | | | | | | Y | | 2012 2014 | https://openriso | is simplified OpenRISC 1000, no pipeline | xilinx S3 primitives |
| softpc | https://github.co | om/alreac | Michael S Nios II | 32 32 | cyclone-10 Micha block | 613 | 4 | 1 | 180 | q17.1 | 1.00 5 | .0 58.9 | | vhdl | | Y yes opt | t 4 | G 4G ' | Y | 32 | 2019 | 9 | nine variations in attempt to improve | 16-bit ALU |
| secretblaze | http://www.lirm | beta | Lyonel Barthe uBlaze | 32 32 | spartan-3-4 Lyonel Barth | 1563 | 4 | | 91 | i12.1 | 1.00 1 | .0 58.2 | Х | | 26 sb_core | yes | 4 | G 4G | Y 86 | | | www.lirmm.fr/A | DAC | |
| openscale | http://www.lirm | stable | Lyonel Barthe uBlaze | 32 32 | spartan-3-4 Lyonel Barth | 1563 | 4 | | 91 | | 1.00 1 | | ΧY | / vhdl | 26 sb_core | yes | | | Y 86 | | | www.lirmm.fr/A | D NoC secretblaze | data is for single secretblaze |
| or1k | https://opencor | stable | Julius Baxter, Stefan Ki OpenRIS | 32 32 | kintex-7-3 James Braket | 3299 | | 3 | | ## 14.7 | | | IX | | | | M 4 | | | 32 | | https://opencor | es no longer supported, see mor1kx | cappuccino ALU |
| latticemico32 | http://www.latt | stable | Yann Siommeau, Mich LM32 | 32 32 | arria_2 James Brakef | 2166 | | 30 | | ## q13.1 | | .0 55.0 | LX | | 24 lm32_cpu | Y yes N | Y 4 | | Y | 32 | | https://en.wikip | ec optional data & inst caches | Diamond3.10; see lm32 & misoc folders |
| yari | https://github.co | | Tommy Thorn MIPS | 32 32 | kintex-7-3 James Brakef | | | 15 | | ## 14.7 | | .0 52.3 | | verilog | | | 2 | | | 32 | | 3 | subset of MIPS R3000 | |
| mips32 | https://opencor | stable | Jin Jifang MIPS Nicolae Dumitrache RISC | 32 32 32 32 | kintex-7-3 James Braket kintex-7-3 James Braket | 3696 | , - | 8 | 102 | ## v17.4 ## 14.7 | 2.00 | | X | | 17 pipelinem | | - | G 4G | У | 32 | | | vivado project | "classic MIPS" |
| oberon_sdram moxielite | http://projector | beta stable | Nicolae Dumitrache RISC Anthony Green RISC | 32 32 | kintex-7-3 James Braket kintex-7-3 James Braket | 3159 | - | 1 | -0. | ## 14.7 ## 14.7 | | | X | | 16 risc5 11 moxielite v | Y yes Y | 4 | | | 16 | | / https://github.c | minimalist Wirth, part of Project Obe | modified to use DRAIM, serial mult |
| table888 | https://github.ci | | Robert Finch RISC | 32 16 | kintex-7-3 James Brakel | | | 6 | | | 2.00 1 | | | | 3 table888 p | | | G 4G | T 130 | | | nttps://github.c | 2016 version gives same reults as 201 | code for cache & mmu incomplete |
| s6soc | https://opencor | | Dan Gisselquist RISC | 32 32 | spartan-6-3 James sparta | | | 10 | | | 1.00 1 | | | | 31 toplevel | | | G 4G I | | | | | 2010 Version gives same redits as 201 | uses 7IP CPU |
| riscv_potato | https://github.co | beta | Kristian Skordal risc-v | 32 32 | kintex-7-3 James Braket | | | | | ## 14.7 | | .0 47.1 | | | 24 pp core | | N 4 | | Y 30 | | |) | risc-V interger only, no mult | "rocket-core" version at risc.org |
| coen 316 cpu | https://github.co | alpha | G.K Yvann Monny RISC | 32 32 | kintex-7-3 James does r | 897 | | | | ## 14.7 | | .0 47.0 | | | 8 cpu_dp | N | | | N 20 | 32 | | 3 | MIPS based, simulation DO files, I&D | very small caches do not infer any RAM |
| qrisc32 | https://opencor | | Viacheslav RISC | 32 32 | arria-2 James Braket | 3075 | A 4 | | 144 | ## q13.1 | 1.00 1 | .0 46.9 | _ | system v | 8 qrisc32 | Y yes N | 4 | G 4G ' | Y | 32 | 4 2010 201: | l l | qrisc32 wishbone compatible risc cor | for PhD thesis |
| eco32 | https://opencor | stable | Hellwing Geisse RISC | 32 32 | kintex-7-3 James Braket | | | 1 | | | 1.00 1 | | | / verilog | 14 cpu | | | 2M 256M | Y 61 | | | homepages.thm | .d MIPS like, slow mul & div | |
| storm_soc | https://opencor | beta | Stephan Nolting ARM7 | 32 32 | kintex-7-3 James Braket | 3514 | | 4 | | ## 14.7 | | | ΧY | / vhdl - | 40 storm_top | Y yes N | | G 4G | Y | 32 | 0 2022 202 | 5 | STORM SoC | cache & no peripherals |
| fisa32 | https://github.co | | Robert Finch RISC | 32 32 | kintex-7-3 James Braket | 3479 | | 2 | | ## 14.7 | | | | | 1 FISA32 | | Υ | | | 32 | | https://github.c | om/robfinch/Cores | |
| temlib | http://temlib.or | stable stable | Conor Santifort ARM7 | 32 32 32 32 | kintex-7-3 James Braket | 2579 | | 10 | | ## 14.7 ## v20.1 | | | | | 48 mcu_simpl | | N 4 | | Y 80 | 64 | | | copywrite: experimental use | has caches |
| amber vscale | https://opencor | 0.00.0 | UC Berkeley risc-v | 32 32 | zu-2e James area o kintex-7-3 James Braket | 3072 | | 10 | | ## V20.1 ## 14.7 | | .0 41.8 | | | 25 a23_core 23 vscale core | | | 6 46 | Y 80 | 16 | | nttps://en.wikip | risc-v RV32IM vscale processor, depre | depresented; pot up to date (rice v) |
| aguarius | https://pnencor | | Thorn Aitch SuperH- | | zu-2e James area o | | | 16 | | | 1.00 1 | 0 41.2 | ll X | verilog | | Y yes N | | G 4G | Y | 1 32 | 2018 201 | http://Onf.org/i. | co clone of Hitachi SH-2 | project seems to have stalled |
| bst-cpu | https://github.co | 0.00.0 | Yichun Ma RISC | 32 32 | arria-2 James Braket | 1439 | - | 2 | | | 1.00 1 | .0 40.2 | I | verilog | 26 sc_comput | | | | + | 32 | | cp.//opi.org/j | learning, single cycle uP | p. space seems to nove staneu |
| minimips | https://opencor | stable | Samuel Hangouet RISC | 32 32 | kintex-7-3 James Brakef | 2939 | | 1 | | ## 14.7 | | .0 40.1 | | | 12 minimips | Y yes N | N 4 | | \neg | 32 | | 3 | based on MIPS I | |
| cast_ba22 | http://www.cas | roprietar | CAST Inc RISC | 32 16 | spartan-6 CAST Inc | 1800 | 6 | 32 | 72 | | 1.00 1 | .0 40.0 | Х | proprietar | y | Y yes | 4 | G 4G | | 32 | | http://www.cas | t-i Cast has uP related IP | several versions, FPGA kits |
| riscv_lattice | https://www.lat | | Lattice Semi risc-v | 32 32 | machXO3D Lattice Semic | 1507 | 4 | 4 | 60 | ## | 1.00 1 | .0 39.8 | L | | | Y yes N | | | Υ | 32 | 5 202: | 1 | RV32I ISA, 5 stage pipeline, configure | |
| plasma | https://opencor | | Steve Rhoads MIPS | 32 32 | kintex-7-3 James Braket | 2462 | | 3 | | ## 14.7 | | | Х | | | Y yes N | | | Υ | 32 | | http://plasmacp | wide outside use, opencores page ha | s list of related publications |
| aor3000 | https://opencor | beta | Aleksander Osman MIPS | 32 32 | zu-2e James area o | 4259 | | 8 | | ## v20.1 | | | IX | | 19 aoR3000 | Y yes N | 4 | G 4G ' | Y | 32 | | 5 | MIPS R3000A compatible, has MMU | |
| supersmall | http://www.eec | | Michael Ritchie RISC | 32 32 | stratix_3 Michael Ritch | 207 | | 2+8 | | | 1.00 16 | | | verilog | | | Ш. | | | | 2005 2009 | 9 | 2-bit serial, Mostly MIPS-I compliant | Copyright 2005,2006,2009 Jonathan Rose, and |
| mipsr2000 or1200 hp | https://opencor | stable stable | Lazaridis Dimitris MIPS Strauch Tobias OpenRIS | 32 32 C 32 32 | kintex-7-3 James Brakef virtex-5 Strauc 3 slot | 1971 | | 6 | 185 | ## 14.7 | | | | | | Y yes N | | | Y | 32 | | | supports almost all instructions of mi id 3 slot barrel version of OR1200 | |
| riscv_neorv32 | https://opencor | stable | Stephan Nolting risc-v | 32 32 | cyclone-IV Steph; rtl fpg | 848 | - | + | | ## a19.1 | 1.00 1 | | | verilog / | 39 or1200_ic 25 neorv32_t | Y yes Y Y ves N | | | Y | 32 | | https://openrisc | | numbers from published paper many perpherals, LUT counts for all variat |
| eco32f | https://github.ci | stable | Stefan Kristiansson RISC | 32 32 | kintex-7-3 James Braket | 3845 | | 1 | | ## Q19.1 ## 14.7 | | | | | | Y yes N | | 2M 256M | r v 61 | 32 | | nttps://opencor | pipelined version of the eco32 CPU | |
| dlx chiara | https://github.co | | Alessandro Di Chiara DLX | 32 32 | kintex-7-3 James Braket | | | + + | | | | | | vhdl | 32 a-dlx | | 4 | G 4G | 1 01 | 32 | | 7 | Course project, no RTL comments, VI | |
| arm4u | https://opencor | stable | Joanathan Masur, Xavi ARM7 | 32 32 | aria-2 James Braket | 1668 | | 8 | | ## q13.1 | | | | | | Y yes N | | G 4G | Y 80 | 16 | | 1 | university project | altera memory |
| ора | https://github.co | stable | Wesley W. Terpstra RISC | 32 32 | cyclone-5 Wesle larges | 8540 | Α . | | 125 | q15.0 | 1.00 0 | .5 29.3 | 1 | vhdl | | | | | | 32 | 2013 2010 | 5 | An Out-of-Order Superscalar Soft CPL | tested, incomplete |
| yarvi | https://github.co | beta | Tommy Thorn risc-v | 32 32 | kintex-7-3 James Brakef | 2152 | 6 | 17 | 122 | ## 14.7 | 1.00 2 | .0 28.3 | Х | verilog | 3 yarvi_soc | Y yes N | N 4 | G 4G | | 32 | 2010 | 5 | no multiply or divide | simple implementation of RISC-V |
| nige_machine | https://github.co | stable | Andrew Read forth | 32 8 | kintex-7-3 James Braket | 5033 | | 33 | | ## 14.7 | | .0 24.5 | Х | vhdl | | Y yes N | | M 16M | 512 | 512 | | 1 | standalone Forth system | https://www.youtube.com/watch?v=PRItE8q6 |
| btsr1arch | https://github.co | beta | Brendan Bohannon CISC | 32 16 | kintex-7-3 James Braket | 4762 | | 10 | | ## 14.7 | | | Х | | 11 bsrexunit | | N 64 | | Y 64 | 32 | | L | | 3 data sizes, no (R++) or (R) modes |
| mips_fault_tole | https://opencor | 0.00.0 | Lazaridis Dimitris MIPS | 32 32 | kintex-7-3 James Braket | 2017 | | 6 | | ## 14.7 | | | | | 40 main | Y yes N | | G 4G | | 32 | | 3 | arithmetic includes fault detection | no external memory port? |
| or1200 | https://github.co | | Damjan Lampret OpenRIS | | kintex-7-3 James Braket | | - | 8 | | | 1.00 1 | | | | 78 or1200_tc | | | G 4G | | 32 | | https://openriso | ie best older openrisc implementation | no LUT RAM for reg file |
| or1200mp riscompatible | https://github.ci | stable beta | Stefan Wallentowitz OpenRIS Andre Soares RISC | 32 32 32 32 | kintex-7-3 James Brakef kintex-7-3 James set IO | 4960 2167 | | 8 | | ## 14.7 ## 14.7 | 1.00 1 | .0 22.4 | X | verilog 1 | 104 or1200_tc 12 riscompat | | M 4 | | Y | 32 16 | | https://openriso | in multiprocessor variant, single core based on RISCO processor by Jungue | ira & Suzim 1002 |
| leon2 | https://opencor | stable | Jiri Gaisler SPARC | 32 32 | kintex-7-3 James Brakef | _ | | 12 | _ | ## 14.7 | | .0 22.3 | - | | | Y yes Y | | | _ | 64 | | https://op.wikin | eclarge config file, rad-hard asic version | |
| minsoc | https://gitilub.ci | | Raul Faiardo etal OpenRIS | | kintex-7-3 James Braket | 4945 | | 8 | | ## 14.7 | | .0 21.7 | | | 88 or1200_tc | | M 4 | | _ | 32 | | https://github.c | or minimal OR1200, vendor neutral, has | |
| mips32r1 | https://opencor | | Grant Ayers MIPS | 32 32 | arria-2 James Braket | 3716 | | ° | | | 1.00 1 | | | | 20 processor | | Y 4 | | Y | 32 | | https://github.c | or Harvard arch | complete software tool chain |
| altium/TSK300 | http://techdocs. | proprietar | | 32 32 | spartan-3-5 Altium | 2426 | | 4 | 50 | 4-0 | 1.00 1 | | | proprietar | | | N 4 | | Y | | 2004 201 | CR0140.pdf, htt | o: frozen, asm. C. C++, schem, VHDL & \ | |
| zap | https://opencor | alpha | Revanth Kamaraj ARM7 | 32 32 | kintex-7-3 James Brakef | 7558 | 6 1 | . 9 | 135 | ## 14.7 | 1.00 1 | .0 17.9 | х | | | Y yes N | N 4 | G 4G | Υ | 16 | 2017 2018 | ddi0100e armv | I- ARMv4T & Thumbv1 | has cache & mmu |
| minimig | https://code.goo | stable | Frederic Requin 68000 | 32 16 | stratix-2 Freder speed | 1900 | 4 | 4 | 180 | | 1.00 6 | | _ | verilog | 1 j68 | Y yes N | | | Y | 16 | | 1 | for use with Minimig | micro-coded on stack machine |
| piropiro | https://github.co | | pandora2000 RISC | 32 32 | kintex-7-3 James port n | | | | | ## 14.7 | | | Х | vhdl - | 42 top | | | 1K 64K | | 32 | | l l | five variants | no doc, xilinx constraint file |
| riscv_microsen | https://github.co | | Microsemi risc-v | 32 32 | polarfire microsemi | 8614 | | 10 | 122 | | 1.00 1 | | | proprietar | | Y yes N | | G 4G ' | | 32 | | https://www.m | cr is encrypted IP | has caches |
| klc32 | https://opencor | | Robert Finch RISC | 32 32 | kintex-7-3 James Braket | 3790 | 6 4 | 1 | | ## 14.7 | | | X | verilog | | Y N | | G 4G | | 32 | | https://github.c | single ported block RAM register file | |
| zpuino | nttp://alvie.com | | Alvaro Lopes forth Kevin Andryc GPII | 32 8 | spartan_6-: James Braket | 2547 | 6 4 | 12 | | ## 14.7 | | | | / vhdl | papilio_pr | | | G 4G ' | Y 37 | 1 | 2008 2013 | <u> </u> | SoC version of modified ZPU | pipelined, removed ucf file |
| flexgrip | http://www.ecs | paper stable | Kevin Andryc GPU MIPS Technologies MIPS | 32 32 32 32 | atrix-7 James Braket atrix-7-3 James Braket | 72649 | | 47 | | ## 14.7 ## 14.7 | 1.00 0 | .1 11.0 | | | 46 gpgpu_ml5 | | | G 4G | v | 32 | 2013 2010 | http://www.ecs | u eight GPU processors ut M14K core & mipsfpga-plus | requested & received source files DRAM interface, I&D caches, 8789 FF |
| mipsfpga xulalx25soc | https://www.mi | | Dan Gisselquist RISC | 32 32 | spartan-6-3 James Sparta | | | 25 | | ## 14.7 | | | | verilog 1 | 193 mfp_syste | | | G 4G | N 30 | | | nttps://www.yo | univitary core of unbsibba-bing | uses ZIP CPU |
| riscv_rv01_con | https://onencor | | Stefano Tonello risc-v | 32 32 | kintex-7-3 James Braket | | | 62 | | ## 14.7 | | | | | 65 rv01_selft | | | | Y 20 | 32 | | , | all files in one directory | two self test tops |
| mist1032 | https://github.co | | Takahiro Ito RISC | 32 32 | arria 2 James altera | 10801 | | 125 | | ## q18.0 | | | | | 50 mist32e10 | | | G 4G | _ | 64 | | ı | mist32 uP: embedded version | |
| m32632 | https://opencor | | Udo Moeller N32032 | 32 8 | kintex-7-3 James Braket | | | 16 | | ## 14.7 | | | IX | | 18 example | Y yes Y | Y 4 | G 4G | Y 200 | 24 | 3 2009 2019 | http://cpu-ns32 | k.net/ | 21.97 VAX Mips at 50MHz (Cyclone IV) |
| leon2 | https://github.co | | Jiri Gaisler SPARC | 32 32 | | 7554 | | 42 | 50 | | 1.00 1 | | | vhdl | 90 leon | Y yes Y | 4 | G 4G ' | Υ | 64 | 5 1999 200 | https://en.wikip | ec LUT #s from Nios vs Leon2 compariso | https://www.gaisler.com/index.php/products |
| riscv_humming | https://github.co | stable | risc-v | 32 32 | kintex-7-3 James Brakef | 14119 | | 32 | | ## 14.7 | | | Х | | 141 e203_soc_ | Y yes N | 4 | G 4G | Υ | 32 | 2016 2018 | 3 | e200 has opensource | also have a chip |
| af65k | https://github.co | | Andre Fachat 6502 | 32 8 | kintex-7-3 James Brakef | 4424 | | ┰ | | ## 14.7 | | | Х | | 13 gecko65k | Y N | | $\perp \perp \perp$ | | $\perp T$ | 2011 2019 | http://www.650 | extended 6502 AKA 65K with 16, 32 c | |
| rtf65002 | https://opencor | | Robert Finch accum | 32 8 | kintex-7-3 James Brakef | 11216 | | 6 | | ## v14.1 | | | Х | | 10 rtf65002d | | | | _ | 16 | | https://github.c | 32-bit 6502 + 6502 emulation | "proven" |
| riscv_rsd | https://github.co | | Susumu Mashimo risc-v | 32 32 | zynq Susumu Mas | 28166 | | 578 | 90 | ## - 10 T | 1.00 1 | | Н. | system ve | rilog | Y yes N | 4 | G 4G ' | Y | 32 | | 2 | RISC-V out-of-order superscalar proce multi-core with MIPS master | |
| ztapchip | https://gitnub.co | alpha | Vuony Nguyen MIPS Andrea Corallo RISC | 32 32 32 32 | cyclone-5 James Brakef kintex-7-3 James missin | 31331 | | 15/8 | | ## q18.0 ## 14.7 | | .0 3.2 .0 3.0 | | / vhdl / / verilog | | V voc N | Y 4 | G 4G | - | 32 | 2015 2015 | http://androsse | | files no longer available, was under developmenten used as testbench for the KPU core |
| kpu milkymist | https://github.co | | Sebastien Bourdeaudu LM32 | 32 32 | spartan-6 James failed | | 6 31 | 72 | | ## 14.7 ## 14.7 | | | | verilog 1 | | | | G 4G | v | 32 | | 1 | uses LM32, uses Spartan-6 IO | failed in mapper |
| riscv_fwrisc | https://github.co | | Matthew Balance risc-v | 32 32 | igloo2 Matthew Bal | | | /0 | 20 | | 1.00 6 | 5.0 | AL | | 8 fwrisc_fpg | Y ves N | | | r Y 45 | | | https://opencor | es featherweight entry 2018 RISC-V con | |
| v586 | https://opencor | | Jose Rissetto x86 | 32 8 | kintex-7-3 James Brakef | | | 16 | _ | ## 14.7 | | | | verilog | | Y yes N | | M 1M | | 1 1 32 | 2014 | www.valptek.co | m MMU & caches, branch cache | www.youtube.com/channel/UCNbm8Bah54cv |
| edge | https://opencor | alpha | Hesham ALMatary MIPS | 32 32 | spartan-6-3 James Braket | 5345 | | 1 | | ## 14.7 | | | Х | verilog | 30 edge_core | | N 4 | | Υ | 32 | 5 2014 2014 | 1 | Edge Processor (MIPS) | MIPS1 clone |
| ao486 | https://opencor | beta | Aleksander Osman x86 | 32 8 | cyclone-4-7 James Braket | 36094 | 4 4 | 47 | 46 | ## q13.1 | 1.00 1 | .0 1.3 | 1 1 | / system v | 85 ao486 | Y yes | 4 | G 4G | Υ | | 2014 2014 | 1 | complete 486, SoC configuration | non-SoC, no MMU |
| lemberg | https://github.co | | Wolfgang Puffitsch VLIW | | | | | | | | 1.00 1 | | | vhdl | 57 core | Y yes Y | | G 2M | | 32 | | http://www2.in | r upto 4 inst/clock | LPM mem & floating point |
| sp-i586 | https://github.co | stable | Lini Mestar x86 | 32 8 | kintex-7-3 James Braket | 32144 | 6 4 | 28 | 73 | ## 14.7 | 1.00 2 | .0 1.1 | Х | verilog | 37 top_sys | Y yes Y | 4 | G 4G ' | Υ | | 2016 2010 | http://lmeshoo. | ne gate level dsgn, vivado project also | http://img.youtube.com/vi/2W1guyhCJuE/0.jj |
| rois | https://onencor | alpha | James Brakefield RISC | 24 24 | zu-2e James no blk | 627 | 6 | + | 382 | ## v19.2 | 0.83 1 | .0 507.1 | х | vhdl | 2 rois24_24n | nin N | 16 | M 16M | N 30 | 64 | 1 2016 201 | , | single pipe stage, passes simulation | 24-bit word operations only |
| opc.opc8cpu | https://github.co | | revaldinho RISC | 24 24 | kintex-7-3 James no tes | | | \vdash | | | 0.80 2 | | X | | 1 opc8cpu | | | | | | | https://revaldin | OPC8 24bit, based on OPC5LS, more i | see hackaday One Page Computing Challenge |
| ep24 | | | C.H. Ting forth | 24 6 | kintex-7-3 James substi | | _ | 3 | | _ | 0.83 1 | | | vhdl | | Y asm N | | 4K | 27 | | 2002 2003 | 2 | room for 37 additional op-codes | removing stack clear: 503 LUT6 & 143MHz |
| 24bit_up | https://github.co | alpha | Harshal Mittal RISC | | zu-2e James area o | 3453 | | | 187 | ## v20.1 | 0.80 1 | .0 43.2 | Х | verilog | 17 processor | N | | M 16M I | N 17 | 32 | 2019 2019 | 9 | basic 24-bit RISC, course work | big Dff count, multiple writes to register file |
| p24e | | beta | C. H. Ting forth | 24 6 | spartan_3-! James Brakef | | | 16 | | ## 14.7 | | .0 36.0 | | | 1 p24c | Y asm N | 2 | K 2K | 28 | | 2000 | | part of eForth? | data width can be expanded |
| kraken16 | https://people.c | stable | Bruce R. Land RISC | 18 18 | kintex-7-3 James Braket | | 6 | 1 | 278 | ## 14.7 | 0.67 1 | 0 662.2 | × | verilog | 1 DE2 TOD | V asm N | | 6 256 | N 22 | 16 | 200 | https://people.c | ci Cornell course material | |
| m arcii10 | ncus.//people.6 | SIGNIE | Bruce N. Lanu RISC | 10 18 | KILITEY-1-2 TAILIES BLAKE | 261 | 1 0 | 1 1 | 4/0 | π# 14./ | 0.0/ 1 | .u 002.3 | ^ | vernog | T DESTOP | i lasiii IV | 111 2 | JU 230 1 | 14 22 | . 16 | , | nttps://people.6 | Cornell course material | 1 |

| _uP_all_soft folder | opencores or | status | author | , ., | data size | | FPGA | repor com | LUTS & | blk ram | F g | too ve | | | KIPS ve | | src a | #src files top file | tooi chai | | nax max by | | | start la | note worthy | comments | |
|------------------------------|--------------------|------------------|---|-----------------|--------------|-------|--------------------------|--------------------------------|-----------------|------------|----------------|---------------|--------------------|-------|--------------------|-------|---------|-------------------------------|--------------|-----------|--------------|-------------|---------|----------------------|--|---|---------------|
| spartanMC | http://www.spa | stable | Falk Hassler | RISC | 18 | 18 ki | intex-7-3 | James Brakef | 853 6 | 1 2 | 120 # | # 14 | .7 0.67 | 1.0 | 94.6 X | Y ver | ilog | 38 spartanme Y | | | | | | 2012 20 | 4 SPARC like register windo | ws | = |
| pdp1 | https://opencor | alpha | | | 18 | | | James Brakef | 1390 4 | 6 | | | .7 0.50 | | 5.0 X | | | | | N N 4 | 4K 4K | 28 | 11 | 2011 20 | 7 http://pdp-1.com/PDP-1 descended from M | | es |
| leros | https://onencor | stable | Martin Schoeberl | accum | 16 | 16 sr | partan-6 | Martin Schoe | 112 6 | 1 | 182 | | 0.67 | 1.0 1 | 088 8 IX | vho | 41 | 5 leros Y | yes | N Y 2 | 56 64K | | 2 | 2 2008 20 | 0 https://github.cor 256 word data RAM, PIC li | ke short LUT inst ROM | |
| J1 | www.excamera. | stable | | | 16 | | u-2e | James area o | 253 6 | 1 | | # v20 | 0.80 | | | | | | | | 4K 64K | 20 | | 2 2006 20 | https://github.cor uCode inst, dual port bloc | | |
| Lutiac | | custon | David Galloway, David | reg | 16 | | tratix-4 | David Gallow | 140 A | 4 | 198 | | 0.67 | | 947.6 I | vho | ll & ve | rilog | | | 64 N | I 64 | 32 | 3 20 | Talks at Un. Toron synthesis maps PC into uc | ode no inst mem: small state machine, | ~200 inst or |
| hamblen_scom | http://hamblen. | stable | | accum | | | yclone-10 | James altera | 80 4 | 1 | | | .0 0.67 | | | | | 1 scomp | | | | 1 4 | | 20 | | | |
| iDEA octavo | https://github.co | | Hui Yan Cheah etal Charles LaForest | RISC reg | 16 16 | | rirtex-6 | Liu Ch unable Charles LaFor | 321 6 500 A | 1 2 | 405 550 | 13 | 0.67 | 1.0 | | | | | | N Y 6 | 4K 64K N | 1 24 | | 9 2011 20 | | ode for ALU from GitHub, rq'd NOPs lower actual | |
| cpu16 | http://fpgacpu.c | stable | | forth | 16 | | intex-7-3 | James Brakef | 347 6 | 1 | 364 # | # 14 | .7 0.67 | | 702.1 X | ver | | 1 cpu16 | | N N 6 | 4K 64K N | | 10 | 2000 20 | P16 in VHDL | CPU24.vhd with width=16 | , no call/run |
| p16b | icip.//www.uici | beta | | | 16 | | intex-7-3 | James case co | 367 6 | \top | | | .7 0.67 | | | | | | | | 4K 64K | 28 | | 2000 | part of eForth? | data width can be expanded | |
| xr16 | https://github.co | stable | Jan Gray | RISC | 16 | 16 ki | intex-7-3 | James Brakef | 273 6 | | 263 # | # 14 | .7 0.67 | 1.0 | 644.8 X | ver | | 4 xr16 Y | | N 6 | 4K 64K | | 16 | 1999 20 | 1 handcrafted instruction se | t tool FPGA P&R, speed mode better | :r |
| dspuva16 | http://www.DTE | stable | | DSP | 16 | | intex-7-3 | James Brakef | 332 6 | | | | .7 0.67 | | | 1.00 | - 0 | | | N Y 2 | | 40 | 16 | 2001 20 | | 0 | |
| J1a | www.excamera. | stable | | | 16 | | intex-7-3 | James DFF ex | 518 6 | 4 | 412 # | | .7 0.80 | | | | ilog | | | | 4K 64K | 20 | | 2 2006 20 | 7 https://github.cor uCode inst, dual port bloc | | |
| s16x4a msl16 | nttps://gitnub.co | | Samuel Falvo II Philip Leong, Tsang, Le | | 16 16 | | intex-7-3 | James Brakef James Brakef | 514 6 303 6 | + | | | .7 0.67 | | | B ver | | 1 310/144 1 | | N N b | 4K 64K \ | 16 | - | 2012 20 | 7 kestrel #2, byte & word di CPLD prototype | derived from Myron Plichota's desi | ign (streame |
| xucpu | https://opencor | alpha | | RISC | 16 | | partan-6-3 | James Brakef | 356 6 | 4 | 187 # | | .7 1.00 | | | Y vho | | 25 system_4k | 03111 | | 4K 4K | 10 | | 2015 20 | 7 Experimental Unstable CP | U | |
| streamer16 | http://www.ultr | stable | Myron Plichota | forth | 16 | 3 ki | intex-7-3 | James Brakef | 143 6 | | 417 # | | .7 0.20 | | | vho | | 8 streamer Y | yes | N N 6 | 4K 64K N | 1 8 : | 2 | 2001 20 | 1 http://www3.sym MIPS/inst reduced | 2nd web adr non-functional | |
| atlas_core | https://opencor | beta | , | RISC | 16 | | u-2e | James area o | 588 6 | 1 | | | 0.80 | | | | _ | 8 ATLAS_CP Y | | | 4K 64K \ | 80 | 8 | 2013 20 | 5 ARM thumb like inst set | non-MMU version | |
| fpga4_mips16_ | http://www.fpg | | Van Loi Le | | 16 | | intex-7-3 | James Brakef | 352 6 | | | _ | .7 0.67 | | | | _ | 8 mips_vhdl | _ | N 6 | | 8 | 8 | 2017 20 | | Inferred actual prog sz=16, actual data mem | |
| fpga4_mips16_ | http://www.fpg | | Van Loi Le | | 16 | | intex-7-3 | James Brakef | 369 6 | \perp | 200 # | # 14 | .7 0.67 | 1.0 | | *** | | 8 mips_16 | | N 6 | | 13 | 8 | 2017 20 | | A inferred same prog & data mem and alu as i | mips16_16_ |
| micro16b | http://members | beta | John Kent Andreas Hilvarsson | RISC | 16 16 | | intex-7 | James Brakef James Brakef | 205 6 377 6 | + | | | .7 0.33 .7 0.67 | | 349.0 X | vho | | 1 u16bcpu Y 7 top pm | | | 4K 4K 1 | . 8 | 16 | 2002 20 | 8 http://members.c very limited inst set | MIPS/clk adj'd, 2 clks/inst maximal features | |
| alwcpu risc core i | https://opencor | | Manuel Imhof | RISC | 16 | | intex-7-3 | James Brakef | 349 6 | 1 | | | .7 0.67 | | | B vho | | | | N 1 | | | 8 | 4 2001 20 | 0 lightweight CPU Havard arch, thesis project | | , — |
| ncore | https://opencor | | Stefan Istvan | accum | | | | James Brakef | 223 6 | 1 | | | .7 0.67 | | | ver | | 3 nCore Y | | N 12 | | 16 | 16 | 2006 20 | 8 This is a little-little proces: | | |
| raptor16 | www.spacewire | stable | Steve Haywood | CISC | 16 | | intex-7-3 | James Brakef | 590 6 | | 319 # | | .7 1.40 | | 280.2 X | vho | ll: | 1 raptor16 Y | yes | N N 6 | 4K 64K N | | | 2004 | 8 data & 8 adr regs | no multiply, 8 adr modes | |
| dgb16 | see FISA64 | stable | | | 16 | | intex-7-3 | James Brakef | 780 6 | | | | .7 0.67 | | | | | 1 dbg16 Y | | N Y | | | 8 | | https://github.cor inside FISA64 project | debug uP for fisa64 | |
| yafc | https://github.co | alpha | | forth RISC | 16 | | | James Brakef | 617 6 | 4 | | | .7 0.67 | | | | _ | | _ | N Y 8 | BK 8K | 26 | | 20 | 4 | influenced by J1, F16 & C18 | |
| diogenes | https://opencor | stable | Fekknhifer Alireza Haghdoost, Arr | RISC | 16 16 | | cintex-7-3 | James Brakef James Brakef | 807 6 479 6 | 1 | 164 # | | .7 0.67 | | 246.3 X 229.7 X | **** | | 11 cpu Y 13 Saveh Y | | N 6 | 1K 4K 64K | | 32 | 2008 20 | 9 "student RISC system" | simple RISC | |
| sayeh_process opc.opc3cpu | https://github.co | stable | | | 16 | | intex-7-3 | James reduce | 174 6 | 1 | | | .7 0.30 | | | | | 2 opc3cpu Y | | | 4K 64K N | 13 | 32 | 2008 20 | | 95144 CPLD see hackaday One Page Computing | g Challenge |
| table887 | https://github.co | alpha | | | 16 | | intex-7-3 | James Brakef | 643 6 | 2 | 208 # | | .7 0.67 | | | ver | | 2 table887_ Y | | N N 6 | | 28 | 8 | 2014 20 | 6 | included with Table888 source code | |
| ep16 | https://github.co | beta | | forth | 16 | | intex-7-3 | James Brakef | 837 6 | | 254 # | # 14 | .7 0.67 | 1.0 | 203.6 X | vho | | | | N N 3 | 2K 32K N | 1 32 | | 2005 20 | 2 PDF files initialized Lattice memory | | |
| pancake | https://people.e | stable | | | 16 | | intex-7-3 | James bypass | 441 6 | 1 1 | 128 # | | .7 0.67 | | | ver | | | | | 4K 4K | 31 | | 2010 20 | | ne dervied f Cornell ECE5760 | |
| atlas_2K | https://opencor | | Stephan Nolting | | 16 | | u-2e | James area o | 1169 6 | 1 5 | | | 0.80 | | | | | 19 ATLAS_2K Y | | N Y 6 | | 1 80 | 8 | 2013 20 | 5 ARM thumb like inst set | has MMU & full SOC features | |
| yasep | news.yaesp.org | | Yann Guidon | | 16 | | intex-7-3 | James reduce | 632 6 450 6 | | | | 7 1.00 | | | | | 3 microYAES Y | | N N 2 | | 51 | 16 | 2005 20 | | L, revisions YASEP talk at www.youtube.com/w | |
| opc.opc6cpu b16 | https://github.co | stable stable | | RISC | 16 | | cintex-7-3 | James Brakef | .00 | _ | | | | | | | | 2 opc6cpu Y 1 b16 Y | | N N 6 | 4K 64K N | 1 27 4 | 1 16 | 2017 20 | | nore inst see hackaday One Page Computing | ¿ Challenge |
| kestrel-2 | www.berna-pay | stable | | forth forth | 16 16 | | partan-6-3 intex-7-3 | James Brakef James Brakef | 554 6 735 6 | - | 134 # 172 # | | .7 0.67 .7 0.67 | | | 1.0. | ilog | 27 M_kestrel Y | 100 | | 4K 64K | 20 | | 2002 20 2 2012 20 | | rce files, derived from c18 M_j1a runs at 244MHz & 368 LUTs | |
| mcip_open | https://onencor | beta | | | 16 | | intex-7-3 | James Braker | 881 6 | 1 0 | | | 7 0.67 | | | | | 23 MCIOopen r | | | 4K 1M \ | . 20 | | 2012 20 | 5 light version of PIC18 | M_1a runs at 244MHz & 368 LOTS | - |
| ensilica | http://www.ens | proprieta | r ensilica.com | eSi-1600 | 16 | 16 vi | rirtex-5 | ensilica | 1100 6 | 1 | 160 | | 1.00 | 1.0 | 145.5 IX | | | | ves | 6 | 4K 64K Y | 92 1 | 0 16 | 5 2001 20 | 0 | th license room for 90 user inst. also as ASIC | |
| opc.opc5lscpu | https://github.co | stable | revaldinho | RISC | 16 | 16 ki | intex-7-3 | James Brakef | 383 6 | | 247 # | # 14 | .7 0.67 | | | ver | ilog | 2 opc5lscpu Y | asm | N N 6 | 4K 64K N | 18 4 | 1 16 | 2017 20 | 9 https://revaldinhc OPC5LS OPC5 with predica | ate inst see hackaday One Page Computing | g Challenge |
| opc.opc5cpu | https://github.co | stable | revaldinho | RISC | 16 | | intex-7-3 | James reduce | 273 6 | | 294 # | # 14 | .7 0.40 | 3.0 | 143.6 X | ver | ilog | 7 opc5cpu Y | asm | N N 6 | 4K 64K N | 15 4 | 1 16 | 2017 20 | 9 https://revaldinhc OPC5 RR inst, ISA similar t | | |
| ejrh_cpu | https://github.co | stable | Edmund Horner | | 16 | | cintex-7-3 | James Brakef | 928 6 | 1 2 | 196 # | | .7 0.67 | | 141.6 X | | | 17 machine Y | | | | | 16 | 2015 20 | see web archive for doc | | |
| dragonfly | http://www.leo | beta stable | | MISC | 16 16 | | cintex-7-3 cintex-7-3 | James Brakef James Brakef | 788 6 147 6 | | | | .7 0.67 .7 0.67 | | | | | 6 dgf_core Y 2 both Y | | N 2 | 56 2K | 33 | | 2001 | unusual, uses FIFOs | CDLD abia (fits (2) VCOCOO CDLD | |
| minicpu-s tigli_cpu | ittps://gitilub.co | stable | IVIICITACT IVIOTTIS | RISC | 16 | | intex-7-3 | James Brakef | 636 6 | | 455 # | | .7 0.67 | | 119.7 X | **. | | 24 cpu Y | | N Y 6 | 4K 64K | 16 | 16 | 2012 20 | course project, not pipelir | CPLD chip, t fits (2) XC9500 CPLD ned no LUT RAM for reg file | |
| hpc-16 | https://opencor | beta | Umair Siddiqui | | 16 | | intex-7-3 | James Brakef | 871 6 | | | | .7 0.67 | | | | | | | | 4K 64K | | 16 | 2005 20 | 5 | | |
| minicpu | http://www.cs.h | stable | | stack | 16 | | intex-7-3 | James lots of | 433 6 | 1 1 | 128 # | # 14 | .7 0.33 | | 97.7 X | ver | | | | | 4K 4K N | 1 26 | | 2008 20 | 8 same as tiny-cpu | uses Flex, Bison & Perl to create go | c compiler |
| lem16_18 | | | James Brakefield | | 16 | | | James Brakef | 483 6 | 1 | | | .5 0.16 | | 97.4 X | | | 2 lem16_18m | | | 56 1K | 77 | | 1 2010 20 | | y read/writ op-codes coded, untested | |
| multicycle_risc c16too | https://github.co | stable stable | | RISC | 16 16 | | cintex-7-3 | James Brakef James Brakef | 1470 6 510 6 | - | 213 # | | .7 0.67 | | 97.0 X 88.9 X | | | 62 risc15 Y 1 core Y | | | 4K 64K | 15 | 8 | 2015 20 | 5 multi-cycle IIT-B-RISC15 IS coledd.com/electi graphics capability | A developed on Altera, course project | et |
| dcpu16 | https://www.sci | | Cole Design and Devel Shawn Tan, Marcus Pe | | 16 | | | James Braker | 662 6 | 1 | | | .7 0.67 | | 80.4 X | | | 5 dcpu16 cr Y | | | 4K 64K N | | 8 | 2003 | 2 https://en.wikiped for the 0X10c game | 4+ addressing modes, 4 & 5-bit reg | z /modefield |
| ep994a | https://github.co | stable | | 9900 | _ | | intex-7-3 | James Brakef | 1340 6 | 5 | | | .7 0.83 | | 59.0 X | | _ | | | | 4K 64K Y | 3/ | 16 | 2016 20 | | also tms9902 (uart) core by Paul Ur | 0, |
| verilog-65C02 | https://github.co | alpha | Arlet Ottens | 6502 | 16 | | intex-7-3 | James remov | 599 6 | 2 | 204 # | # 14 | .7 0.67 | | 57.1 | ver | ilog | | | N N 4 | 1G 4G | | | 2011 20 | 8 http://forum.6502 16-bit data RAM "bytes" | boot ROM mapped to LUTs? | |
| oc54x | https://opencor | beta | Richard Herveille | | 16 | | intex-7-3 | James Brakef | 2225 6 | 1 | 180 # | | .7 0.67 | | 54.1 X | | | 10 oc54_cpu Y | yes | N Y 6 | | | | 2002 20 | 9 40-bit accumulator, barre | shifter C54x clone | |
| forth-cpu/h2 | https://opencor | stable | | | 16 | | intex-7-3 | James Brakef | 1858 6 | 9 | 149 # | | .7 0.67 | | | Y vho | | 11 top | | | 4K 64K | 25 | \perp | 2017 20 | | *.hex & *.t derived from J1, hex & bin files in 2 | 2/16/2018 ta |
| cole_c16 | https://www.sci | beta | | RISC forth | 16 16 | | partan-6-3 intex-7-3 | James Brakef James Brakef | 554 6 1101 6 | + | 298 # | | .7 0.67 | | 51.4 X | | | 1 00.0 | | N 6 | 4K 64K N | 1 20 | 8 | 2002 20 1999 20 | 2 https://blog.class\ (7) clks per inst, complete | | als |
| microcore120 uTTA | nctp.//www.pld | beta stable | | | 16 | | intex-7-3 | James Braket | 810 6 | 1 | | | .7 0.67 | | 51.1 X | | | 17 ucore Y 23 utta struc N | | N Y 4 | 4K | ++ | ++ | 1233 20 | http://www.ht-lat/time triggered arch | auto inc/di no block RAM?, uses tri-state signa bad weblink | 113 |
| c-nit | http://www.c-ni | | Sumit | | 16 | | | James xilinx L | 752 4 | 3 | | | .7 0.67 | | 44.5 X | | | | | N N 6 | 4K 64K \ | 22 | 15 | 2003 20 | 4 RISC with several load/sto | | |
| bobcat | | beta | | DSP | 16 | | intex-7-3 | James Brakef | 1622 6 | 1 | 107 # | # 14 | .7 0.67 | 1.0 | 44.0 X | vho | | 30 bobcat_cc Y | | N 6 | 4K 64K | | | 1998 20 | 0 | dead web links | |
| neo430 | https://opencor | | Stephan Nolting | MSP430 | | | virtex-6 | Stephan Nolti | 402 6 | 2 | | | .7 0.67 | | | | | 19 neo430_t Y | | | 8K 32K Y | $+$ \top | 16 | 2015 20 | | urce untiliza minimal configuration | |
| blue | https://opencor | | Al Williams | accum | 16 | | partan-3-5 | James remov | 1025 4 | \perp | | | .7 0.67 | | 41.1 X | | | 16 topbox ve | | N 4 | | 16 | 2 | 2009 20 | derived from Caxton Fost | | v=dt4zezZP8 |
| cd16 xgate | http://anycpu.or | stable alpha | Brad Eckert Robert Haves | forth RISC | 16 16 | | partan-3-5 intex-7-3 | James Brakef James Brakef | 681 4 2778 6 | + | 83 # 159 # | | .7 0.67 | | 41.0 IX 38.3 X | B vho | ilog | 16 cd16 7 xgate_top Y | | N 12 | 28K 8M | 12 | 16 | 2003 20 | 3 http://web.archiv Spartan-3 block RAM 3 high pin count | bare core Freescale XGATE co-processor com | nnatible |
| xgate aap | https://opencor | stable | , | | 16 | | arria-2 | James Braket | 7193 A | + | | | 0.67 | | 36.6 I | | | 7 de0 nano Y | _ | | 4K 16M \ | +42 | 64 | 2009 20 | | 4 to 64 reg, 24-bit pc, no status reg | |
| jop | https://opencor | | Martin Schoeberl etal | | 16 | | | Martin Schoe | 2000 4 | + | 100 | | 0.67 | | | vho | | | | N 25 | | + | 1 | 2004 20 | 4 https://github.com/jop-de | java app builds some source code f | |
| openmsp430 | https://opencor | stable | Oliver Girard | MSP430 | 16 | 16 st | tratix-3-2 | Oliver Girard | 1147 A | 1 | 98 | | 0.67 | 2.0 | 28.5 IX | ver | ilog | 30 openMSP4 Y | yes | N N 6 | 4K 64K \ | | 16 | 2009 20 | 8 near cycle accurate | performance spreadsheet | |
| w11 | https://opencor | alpha | Walter Mueller | | 16 | | cintex-7-3 | James Brakef | 1760 6 | 1 1 | | | .7 0.67 | | | Y vho | | 118 pdp11_co Y | yes | N N 4 | M 4M Y | 70 1 | 3 8 | 2010 20 | 9 https://github.cor Boots UNIX, has MMU & o | rache, retro PDP-11/70 CPU core and SoC | |
| a2z | https://hackada | stable | | | 16 | | yclone-4 | James Brakef | 1524 4 | 1 12 | | 4 | 0.67 | | 27.4 I | | | top_a2z | \vdash | NI PI - | AV CAV | 182 | + | 2016 20 | 8 | O disease heard as 16th a Table 4 to 1 | |
| t180-cpu stack machine | http://people.co | stable | Leonard Brandwein Bruce R. Land | accum forth | 16 16 | | vclone10 | James bypass James Brakef | 709 6 5101 4 | 6 20 | | # 14 # a18 | .7 0.67 | | 26.2 X 25.9 X | | | 23 cpu Y 9 VGA sram Y | | N N 6 | | 102 | ++ | 2016 20 | | & d regs based on Viktor Toth's 4 bit microco e material VGA output, uses Nakano's tiny co | |
| msp430_vhdl | https://people.ed | stable | Peter Szabo | MSP430 | 16 | | intex-7-3 | James Braket James Brakef | 1735 6 | U 29 | 127 # | | .7 0.67 | 0.0 | 25.9 X 24.5 IX | | - 0 | | | N N 6 | | | 16 | 2014 20 | | n was not compiles on cyclone II | Ju |
| dme | https://github.co | | ErwinM | | 16 | | intex-7-3 | James Brakef | 1755 6 | + | | | .7 0.67 | | | ver | | 49 cpu Y | | N 6 | | | 8 | 2014 20 | 7 based on magic-16 | computer & computer2 null dsgns: | : no outputs |
| sub86 | https://opencor | | Jose Rissetto | | 16 | | | James Brakef | 1916 6 | | 172 # | | .7 0.67 | | 20.1 X | | | | yes | N N 6 | 4K 64K \ | | 7 | 2012 20 | 3 very small x86 subset core | no segment registers, limited op-co | |
| mcl86 | http://www.mic | stable | | x86 | 16 | | intex-7-3 | Ted Fried | 308 6 | 4 | 180 | | | 20.0 | 19.6 X | pro | prieta | ry Y | yes | | IM 1M Y | | | 2016 | http://www.embe microcoded, meets origin | al 8088 timing@100MHz | |
| pdp11-34verilo | www.heeltoe.co | | Brad Parker | | 16 | | rria-2 | James Brakef | 2532 A | + | | # q13 | 0.67 | | | | | | yes | N N 6 | | 70 1 | 3 8 | 2009 | boots & runs RT-11, EIS in | | |
| s430 v1 coldfire | https://www.p-i | stable | Paul Taylor Ir IPextreme | MSP430 68000 | 16 | _ | rtix-7 cvclone-3 | Paul Taylor freescale | 449 6 5000 4 | + | 100 80 | + | | | 16.6 14.2 I | vho | _ | 1 s430 | was | | 4K 64K 1 | | 16 | 2019 20 | 9 msp430 subset with 8-bit https://www.silva free for Altera | alu coded for size & not for speed 3500 LUTs on Stratix-III | |
| pdp2011 | http://pdn2011 | stable | | | 16 | , | intex-7-3 | James Brakef | 5060 6 | 1 | | # 14 | 0.89 | | | Y vho | | | | | 4K 64K | 70 1 | | 2008 20 | 9 http://pdp2011.sy/SoC, build files for A&X bo | | vices |
| next186 | https://opencor | | Nicolae Dumitrache | | | 8 aı | | James Brakef | 1966 A | 2 | 77 # | # a13 | .1 0.67 | 2.0 | 13.1 IX | Ver | ilog | 4 Next186_(Y | | | | - /0 - | - " | 2012 20 | boots DOS | | |
| | | | | | | - 31 | | Drunci | //// | | | 1423 | -, 0.07 | | 1/ | 1.50 | 0 | 1 | , | 1 - 1 - 2 | | | | , | | | |

| Part | |
|--|--|
| Part | implementing the full 80186 ISA |
| March Marc | -bit xilinx 4K RAM primitives |
| March Marc | clks/inst is approx |
| Section 1. | steh huffor |
| Section Process Proc | OS Zet The x86 (IA-32) open implementation |
| Section Sect | for use with Minimig |
| The State The | various papers, no verilog or vhdl |
| Seed. | |
| The content of the | et on Wishbono Amiga OCS SoC |
| | g |
| ## Sept. Sep | mai ??why LUT count different from agcnorm |
| Margin M | nput NOR gate emulation |
| Experts with the control of the cont | nput 3 digit BCD arithmetic |
| Experience Tells Mary Part 12 2 Decrey 3 Internation 150 1 1 1 1 1 1 1 1 1 | war kcpsm3 only works for Spartan 3 |
| Selection in the second position of a part Parker March M | +i4 has an index register |
| Intelligible Property September Intelligible Intelligibl | |
| Sept Many (Sept Sept Sept Many (Sept Sept Sept Many (Sept Sept Sept Sept Many (Sept Sept Sep | |
| | |
| Ex-0.000 Company Co | |
| Second Company Marting Second Company Ma | With 4K disk monitor system |
| State Stat | |
| Second Stap | <u> </u> |
| | erilo inst after branch/call/rtn always execs |
| | A & B regs, instructions broadcast |
| morest profit (a) | not a full clone, doc is opencores page |
| merico 1 thisses //www. stable Mosta System 1985 8 8 8 1972 2 323 88 231 0.33 10 0.322 17 17 10 14 10 10 10 10 10 10 | reduced MIPS/clk due to only 4 inst |
| Inter-Colorage State See Pable Decorate See Se | e LPM macros |
| Separate | |
| Separate Inter-Priember Inter-Prie | tack absolute addressing only, lowered MIPS/clk |
| State Stat | |
| Indicate | very small uP |
| Septiment Sept | Fmax is for bare core, runs CamelForth |
| Internation Process Application Process Application Process Application | this is the original picoBlaze author |
| Simple State State Fabo Pereira accum 8 8 arrivar 3 ames Braker 136 6 376 arr 14.7 0.31 3.0 2.0 5.25 5.0 V 1.0 2.0 arrivar 3.0 arrivar 5.0 arrivar 5 | 8 ALU inst, 3 port reg file |
| Expansion Expa | pu-i bare CPU with no RAM |
| Emmut http://digitable sabel Peter Ashenden RISC 8 8 B Riches 7-3 James Brakef 38 6 259 Rz 1.47 0.33 1.0 22.07 N. verling 3 Peter Same N. V. | MIPS/inst reduced due to few inst |
| DECKNown NEW DECKNOWN DEC | |
| Britz- | Systems Approach Using VHDL |
| Sub-type-line Sub-type-lin | al stack machine, compiler is in Forth |
| Supplication Decopage Decop | |
| DATE | MIPS/inst reduced due to few inst |
| Dec. Dec. Cop. Cop. Dec. Dec. Dec. Dec. Dec. Dec. Dec. Dec | |
| Interview Figure | with fake instruction ROM |
| Introst/Jipsthub.cs Sable Martin Schoeberl accum 8 8 Cycloned Algerta Schoeberl accum Picto Sable Martin Schoeberl accum Picto Sable Martin Schoeberl accum Picto Sable Martin Schoeberl Algerta | |
| Diction Dict | |
| brainfuckcpu https://github.com/classy Andreas Schweizer AVR S 16 Spstan-3 Annex Spstan-3 | risc8 by Tom Coonan also a PIC uP |
| Classy, core 1 https://pencord https://pencord beta wincent Crabtree accum 8 16 spsrtan-3 and 358 4 16 ## 14.7 0.33 1.0 151.2 vhdi 8 top Y ves N 66K 128K Y 72 32 2009 https://blog.class adjuct to some custom logic transfer complete shit https://pencord planning Mahesh Palve accum 8 15 kintex-7-3 James Brakef 19 6 1 260 ## 14.7 0.33 1.0 147.1 X vhdi 1 TiSC N 256 18 K Y 2 2009 2009 Timy instruction Set Complete shit https://pencord https://pencord shit variety v | MIPS/inst reduced due to few inst |
| tiscs https://open.cor beta Vincent Crabtree accum 8 8 kintex-7-3 James Brakef 195 6 87 ## 14.7 0.33 1.0 14.7 1.X vhdl 1 TisC N 2.5 1.X V 2 2.009 2009 Tiny Instruction Set Computer Complete, 8bit https://www.qt stable Van-Lel Le 8 8 kintex-7-3 James Brakef 195 6 1 30 ## 14.7 0.33 1.0 14.7 1.X vhdl 0.8 1.0 13.5 X vhdl 0.8 V V V V V V V V V | is all adj prog & data mem size, terrible name |
| Inst list proce https://poencor planning Mahesh Palve accum 8 15 kintex-7-3 James lusing 786 6 1 340 ## 14.7 0.33 1.0 142.6 X verilog 34 top Y N 1.28 JX 3.2 2014 pipelined, state machine complete 801 https://poencor stable Miguel Angel Ajo Pela PIC12 8 12 kintex-7-3 James Brakef 474 6 1 1.97 ## 14.7 0.33 1.0 136.8 IX verilog 7 Verilog | Implementing a CPU in VHDL parts 13 |
| Complete 8bit https://www.qu stable Van-Lel Le 8 | minimal accumulator machine |
| Sympic12 Stable Miguel Angel Ajo Pela PiC12 8 12 kintex-7-3 James Brakef 474 6 1 197 ## 14.7 0.33 1.0 136.8 IX verilog 8 Cpu V verilog 18 Verilog 8 Cpu V verilog 18 Verilog 8 Verilog 18 Veril | memory unit uses block RAM, IO ports prun |
| Free risc8 https://opencor https://opencor https://opencor alpha Azmathmoosa RISC 8 12 kintex-7-3 James Brakef 355 6 12 ## 14.7 0.33 1.0 131.7 X verilog 17 FluidCore N V verilog 17 FluidCore N V verilog 18 V verilog 19 V verilog 19 V verilog 19 V verilog 10 V verilog | bad weblink |
| fluid core https://opencor alpha Azmathmoosa RISC 8 12 kintex-7-3 James Brakef 956 4 381 ## 14.7 0.33 1.0 131.7 X verilog 17 FluidCore N Y 8 2015 2015 data width adj., mem size adj. pt 1.0 | :://www.mindspring.com/~tcoonan/index.html |
| bytemachine https://github.c mature copperdragon forth 8 8 k kintex-7-3 James Brakef 319 6 1 1 250 ## 14.7 0.33 2.0 129.3 KZ vhdl 7 bytemach bree N N N N N N N N N N N N N N N N N N | |
| Sample Agriculture Agric | |
| OpenSq urise Intest/logeneror Stable Kirk Hays, Jshamlet RISC 8 8 Kintex-7-3 James Brakef 691 6 1 263 ## 14.7 0.33 1.0 125.6 X vhdl 9 OpenS V vs N 64K 64K Y 8 8 2006 2020 accum & 8 regs, clone of Vautom up1232 http://www.de santiago de Pablo RISC 8 16 kintex-7-3 James Brakef 220 6 220 6 220 6 244 ## 14.7 0.33 3.0 122.0 X vhdl 3 up1232a N 64K 64K Y 3 2 32 2000 | results are for 2016 bare core MIPS/inst reduced due to few inst |
| up1232 http://www.dte stable Santiago de Pablo RISC 8 16 kintex-7-3 James Brakef 220 6 244 ## 14.7 0.33 3.0 122.0 X vhdl 3 up1232a N 64K 64K Y 33 2 32 2000 2000 bare core, prog size 4K to 64K 8bit_plped_prd_https://opencor stable Mahesh Sukhdeo Palv RISC 8 16 kintex-7-3 James Brakef 220 6 1 37 1 11.7 0.33 1.0 112.0 X vhdl 3 up1232a N 64K K Y 33 2 32 2000 2000 bare core, prog size 4K to 64K Bit_plped_prd_https://opencor beta Its. K 1 | |
| Bit: piped_rpd https://opencor stable Mahesh Sukhdeo Palv RISC 8 16 kintex-7-3 Jamese Sawap 1049 6 1 370 ## 14.7 0.33 1.0 116.4 X verilog 28 top Y 20 16 20.13 20.7 https://opencor 20.15 | description in source files |
| nanoblaze https://open.cor beta Francois Corthay picoBlaze 8 18 kintex-7-3 James Brakef 247 6 1 169 ## 14.7 0.33 2.0 11.2 X vhd 12 nanoblaze x x vhd 12 nanoblaze x x x x x x x x x | use Perl to generate ROM file |
| | a data width |
| sap https://opencorl. stable Ahmed Shahein accum 8 8 kintex-7-3 Iames no IUT 48 6 200 ## 14.7 0.10 4.0 104.2 X wholi 15 mp. struct N 16 16 Y 5 2012 2017 https://shirishkoirl.Simple as Possible Computer from | n M: https://www.youtube.com/watch?v=prpyFF |
| sap https://open.cor stable Ahmed Shahein accum 8 8 8 kintex-7-3 James In LUI 48 6 200 ## 14.7 0.10 4.0 104.2 X vhdl 15 mp_struct N 16 16 Y 5 2012 2017 https://shirishkoir Simple as Possible Computer from qs5-rible http://www.san stable John Rible RISC 8 16 kintex-7-3 James Brakef 468 6 135 ## 14.7 0.33 1.0 95.3 X verilog 1 qs5_mix N 256 32K Y 1998 1999 used in his class, also uses eP32 | TWO TITLES.// WWW.youtube.com/watch?V=prpyEF |
| tim/fgga https://github.cl stable Ken Jordan accum 8 8 kintex-7-3 James Brakef 185 6 1 175 ## 14-7 0.33 3.5 8.6.9 X while 12 5 5 5 7 10 2017 2017 educational 8-bits with 4-bit additional 8-bits with 4-bits w | dres why use block RAM? |
| 17/19/2014 1/19/ | 16 input & 16 output ports fill out 256 byte a |
| risc8 https://web.arc stable Tom Coonan PIC16 8 12 kintex-7-3 James Brakef 355 6 154 ## 14.7 0.33 2.0 71.5 X verilog 8 cpu Y yes N Y 256 2K Y 1999 https://github.cor | directory contains derivative design by anoth |
| navre https://open.cor stable Sebastien Bourdeaudu AVR 8 8 16 kintex-7-3 James Brakef 990 6 207 ## 14.7 0.33 1.0 69.0 AlLX verilog 1 softusb_n Y yes N 64K 64K Y 72 32 2 2010 2013 <a clock"<="" href="https://www.milk.ght/</td><td></td></tr><tr><td>uos https://opencor/ mature Daniel Roggen accum 8 16 kintex-7-3 James Brakef 441 6 270 ## 14.7 0.33 3.0 67.4 X vhd 14 cpu Y 3 4 2014 2017 UoS Educational Processor</td><td>inspired by x86 ISA</td></tr><tr><td> latticemico8 http://www.mid stable Lattice Semiconductor RISC 8 18 EF2 Lattice Semic 265 4 1 104 0.33 2.0 64.4 ILX vhd 10 isp8_core Y yes N 256 4K Y 32 2005 2010 https://en.wikipe 16 deep call stack, four configuration of the principle of the princip</td><td>tion: tool kit: LMS for Diamond3.10 excellent micro-coding LUT counts</td></tr><tr><td>micros nttp://www.mic stable led rried 5502 8 8 strik-/-3 led rried 252 5 2 159 ## 14-7 0.33 4.0 94-2 X Verilog 1 micros Types N N 94K 94K Y 2017 microscode, cycle exact relationship of the property of the stable shared N N N 94K 94K Y 2017 microscode, cycle exact relationship of the property of the stable shared N N N 94K 94K Y 2017 microscode, cycle exact relationship of the property of the stable shared N N N 94K 94K Y 2017 microscode, cycle exact relationship of the property of the stable shared N N N 94K 94K Y 2017 microscode, cycle exact relationship of the property of the stable shared N N N 94K 94K Y 2017 microscode, cycle exact relationship of the property of the property of the stable shared N N N 94K 94K Y 2017 microscode, cycle exact relationship of the property of the pr</td><td></td></tr><tr><td>10 1 207 10 1 207 </td><td>negative edge reset " td=""> | |
| ez8 https://eithub.c/ stable Howard Mao accum 8 16 kintex-7-3 James/replac 644 6 2 233 ## 14.7 0.33 2.0 59.6 X verilog 13 ez8_cpu 256 4K 2014 http://zhehaomao.com/ | not sure inferred RAM correct? |

| _uP_all_soft folder | opencores or prmary link | status | author | style / | data i | | repor com ter ents | LUTs E | blk ram m | date a | tool MIP: | | CIPS ven | os src | #src files top file | g chai | fltg P ma | | | pip e | start last year revis | secondary web | note worthy | comments |
|---------------------------------------|--------------------------|----------------------|---|----------------|--------|-------------------------------|---|-------------------------|--------------|------------------|------------------------|---------|---------------------|---------------------|---------------------------|----------------|------------------|--------------------|--------|----------|--------------------------|---------------------|---|--|
| light8080 | https://opencor | stable | Jose Ruiz, Moti Litochi | 8080 | 8 | 8 kintex-7- | 3 James Brake | f 154 6 | 1 2 | 47 | 14.7 0.3 | 3 9.0 | 58.9 IX | verilog | 5 i80soc | Y yes | N N 64 | K 64K Y | | 100 | 2007 2015 | | targeted to area, includes UART, in | tei older versions have both VHDL & Verilog |
| copyblaze | https://opencor | 0100.0 | Abdallah Elibrahimi | picoBlaze | - | | 3 James missi | n 622 6 | | | 14.7 0.3 | 3 2.0 | 57.5 IX | | 16 cp_copyb | Y asm | N 25 | 6 2K Y | | | 2011 2016 | | wishbone extras | , and the second |
| minirisc | https://opencor | | Rudolf Usselmann | PIC16 | _ | | Rudolf Ussel | | | 80 | | 3 1.0 | | | 7 risc_core | | N Y 25 | | | | 2001 2012 | | | L |
| tinyvliw8 avrtinyx61core | https://opencor | alpha beta | Oliver Stecklina Andreas Hilvarsson | VLIW AVR | 8 | 32 kintex-7- 16 kintex-7- | | | | .49 ## .94 ## | 14.7 0.3 14.7 0.3 | | 55.0 X 51.5 X | vhdl vhdl | 19 sysarch 1 mcu core | | N Y 25 N 64 | 6 1K Y K 128K Y | | 32 | 2013 2020 | | tinyVLIW8 soft-core processor | bare core, Altera LPM for RAMs |
| babyrisc | http://www.san | | John Rible | RISC | 8 | | | | | | 14.7 0.3 | | 49.7 X | | 1 qs5_mix | | N 64 | | | 8 | 1997 1999 | http://www.sandj | part of a three class course | memory rd/wt & ALU per clock |
| 1802-pico-basi | https://github.c | | Steve Teal | 1802 | 8 | 8 zu-2e | James area | | | | v20.1 0.3 | | 48.8 LX | | 6 pico_bas | Y yes | N 64 | | 52 | 16 | 2016 2016 | https://wiki.forth- | VHDL 1802 Core with TinyBASIC | tiny Basic in ROM, Interrupts & DMA not imple |
| aizup/aizup_se | instruct1.cit.cor | stable | Yamin Li, Wanming Ch | | 8 | | | | | | 14.7 0.1 | | 48.1 IX | | 1 cpu | asm | N N 64 | | | 4 | 1996 1998 | | used in Cornell EE475 course | MIPS/inst reduced due to few inst |
| avr_hp nextz80 | https://opencor | | Strauch Tobias Nicolae Dumitrache | AVR Z80 | 8 | | | | | | 14.7 0.3 14.7 0.3 | | 47.4 X | vhdl B verilog | 10 avr_core 3 NextZ800 | om yes | N N 64 | | | 32 | 2010 2012 | | hyper pipelined (eg barrel) AVR | claim of 700 LUTs in Spartan-3 probably wrong |
| ax8 | https://opencor | | Daniel Wallner | AVR | 8 | | | | | | 14.7 0.3 | | 45.3 X | | 14 A90S120 | | N 64 | | | 32 | 2002 2010 | | both A90S1200 & A90S2313 | inserted fake inst ROM |
| micro8a | http://members | beta | John Kent | accum | 8 | 16 kintex-7 | James Brake | f 531 6 | | 04 ## | 14.7 0.3 | 3 3.0 | 42.3 X | vhdl | 11 Micro8 | Υ | | (2K Y | | | 2002 2002 | http://members.c | derived from Tim Boscke's mcpu | also micro8 and micro8b variants |
| t65 | https://opencor | | Daniel Wallner | 6502 | 8 | | | | | | 14.7 0.3 | | 41.7 IX | | 7 T65 | Y yes | N N 64 | | | | 2002 2010 | | 6502, 65C02 & 65C816; wide use | |
| verilog-6502 68hc05 | https://github.c | stable stable | Arlet Ottens Ulrich Riedel | 6502 6805 | 8 | 8 kintex-7- 8 zu-2e | James Brake James area | f 407 6 | | | 14.7 0.3 v20.1 0.3 | | 40.6 X 36.5 X | verilog vhdl | 2 cpu 1 6805 | | N N 64 N N 64 | | | - | 2007 2018 | http://ladybug.xs4 | lall.nl/arlet/fpga/6502/ | room for still better fmax |
| xmega_core | https://opencor | | Gheorghiu Iulian | AVR | 8 | 6 zu-ze 16 kintex-7- | | f 1116 6 | | | 14.7 0.3 | | 35.6 X | | 34 mega_co | yes Y ves | N 64 | | 72 | 32 | 2007 2009 | https://git.morgot | 8 AVR cores, 4 sets LUT counts pos | |
| mxp | http://vectorblo | | VectorBlox Computing | vect | 8 | zynq45-7 | | 39856 6 64 | | | v17.2 1.0 | 0 0.1 | 35.1 | propriet | | Υ | | | | | 2012 2017 | | MXP Matrix Processor is a scalable | so LUT count for 8 lanes with custom inst |
| natalius_8bit_r | https://opencor | | Fabio Guzman | RISC | | 16 kintex-7- | | | | | 14.7 0.1 | | 27.7 X | | 12 natalius_ | | N Y 25 | | 29 | 8 | 2012 2012 | | return stack & register file | 3 clocks/inst |
| bc6502 avr_fpga | http://finitron.c | beta | Robert Finch Juergen Sauermann | 6502 AVR | 8 | | | f 619 6 f 1606 6 1 | | 97 ## | 14.7 0.3 14.7 0.3 | | 26.2 X 24.7 X | verilog vhdl | 18 bc6502 20 cpu_core | yes | N N 64 | | 72 | 32 | 2012 2012 2009 2010 | | extended lecture on FPGA uP desig | bare source |
| free6502 | http://web.arch | | David Kessner | 6502 | 8 | | | | | | 14.7 0.3 | | 24.7 X | ***** | 5 free6502 | | N N 64 | | | 02 | 1999 2000 | | microcoded | ,,, |
| mcl51 | http://www.mic | | Ted Fried | 8051 | 8 | 8 artix-7-3 | | 312 6 | | 80 | | | 23.8 X | | | Y yes | N N 64 | | | | 2016 | | micro-coded | |
| 6809_6309 | https://opencor | beta | Alejandro Paz Schmidt | 6809 | 8 | | James fmax | s 1676 6 | | | /18.2 0.3 | | 21.2 AILX | B verilog | 5 MC6809_ | Y yes | N N 64 | | | | 2012 2015 | | 6309 op-codes not implemented | |
| m65c02 | https://opencor | | Michael Morris | 6502 | 8 | | 5-3 James Brake | f 466 6 | | | | | | Y verilog | | | | | | | 2013 2020 | | also a m65c02a version | micro-coded via F9408 soft sequencer |
| ucpuvhdl system05 | https://github.c | | Reed Foster John Kent, David Burn | RISC 6805 | 8 | | | | | 18 ## | 14.7 0.3 14.7 0.3 | | 20.8 X 20.2 X | vhdl Y vhdl | 29 core | | N N 64 | | | 7 | 2016 2017 | | six tutorials on uCPUvhdl | using muCPUv2_1 of 3 upwards compatible de |
| altium/TSK165: | http://techdocs | proprietar | | PIC16 | 8 | | | 416 4 | | 50 | 0.3 | | 19.8 AILX | | 10 System05 | | N Y 25 | | +++ | | 2003 2003 | nttp.//members.o | frozen, asm, C, C++, schem, VHDL 8 | A default clock speed is 50MHz |
| avr_core | https://opencor | stable | Rusian Lepetenok | AVR | 8 | | | f 2135 6 | | 27 ## | 14.7 0.3 | | 19.7 X | | 15 avr_core | | N 64 | | 72 | 32 | 2002 2017 | | VHDL core also | |
| pet_fpga | https://github.c | stable | Thomas Skibo | 6502 | 8 | 8 kintex-7- | | | | | 14.7 0.3 | | 19.0 X | verilog | 1 cpu6502 | Y yes | N N 64 | | | | 2007 2011 | https://github.cor | for Commodore PET | |
| m65 | www.ip-arch.jp/ | | Naohiko Shimizu | 6502 | 8 | 8 arria-2 | James Brake | | | | q13.1 0.3 | | 18.8 X | sfl & TD | 8 m65cpu | Y yes | N N 4 | | + | - | 2001 2002 | | | |
| ag_6502 tv80 | https://opencor | beta | Oleg Odintsov Guv Hutchison, Howar | 6502 Z80 | 8 | 8 kintex-7- 8 kintex-7- | | | | | 14.7 0.3 14.7 0.3 | | 17.7 ILX 16.6 IX | | 2 ag_6502 6 tv80n | Y yes | N N 64 N N 64 | | | | 2012 2012 | https://github.com | verilog code generation, "phase lev derived from Daniel Wallner's T80, | ASIC implementations |
| pavr | https://opencor | | Doru Cuturela | AVR | 8 | | | | | | 14.7 0.3 | | | vhdl | 18 pavr_con | | | | 72 | 32 6 | 2003 2009 | | superset of AVR | 7 Se implementations |
| m16c5x | https://opencor | mature | Michael Morris | PIC16 | 8 | 14 spartan- | 3-4 Michael Moi | 1217 4 | 3 | 60 ## | 0.3 | | 16.3 X | | 3 m16C5x | Y yes | N Y 25 | | | | 2013 2014 | | SOC LUT count | core at P16C5X |
| jca | | | John Cronin | RISC | 8 | | | | | 57 ## | 14.7 0.3 | | 15.8 IX | Y verilog | 17 soc | | | | | 16 | | | has VGA controller, plays Pong | altera memories |
| apple2fpga z80control | http://www.cs.c | | Stephen A Edwards Tyler Pohl | 6502 Z80 | 8 | 8 zu-2e 8 kintex-7- | James area of | | | | v20.1 0.3 | | | Y vhdl Y verilog | 19 de2_top 55 top_de1 | | N Y 64 N N 64 | | | - | 2007 2009 | | emulation of Apple II computer | replaced Altera PLL with stub |
| 8051 | https://opencor | | Simon Teran, Jakas | 8051 | 8 | | James area | | | | v20.1 0.3 | | 13.4 ILX | | 32 oc8051_t | | | K 64K Y | | + | 2001 2012 | | | peripherals, like timers and counters |
| t80 | https://opencor | | Daniel Wallner | Z80 | 8 | | | | | | 14.7 0.3 | | 12.9 X | | 5 T80a | Y yes | N N 64 | K 64K Y | | | 2002 2018 | | Z80, 8080 & gameboy inst sets, sev | |
| dalton_8051 | www.cs.ucr.edu | | Tony Givargis | 8051 | 8 | | | | | | 14.7 0.3 | | 12.7 X | | 7 i8051_all | | | | | | 1999 2003 | | ASIC | |
| gup r8051 | https://opencor | stable | Kevin Phillipson Li Xinbing | 68HC11 8051 | 8 | | James Brake James Brake | f 925 A 1 f 1031 6 1 | | | 14.7 0.3 | | 11.3 I 11.1 X | vhdl verilog | 25 gator_up 2 r8051 | Y yes Y yes | N N 64 N N 64 | | | - | 2008 2011 | https://www.mil.u | top level is schematic | |
| system11 | https://opencor | | John Kent, David Burn | | - | | | | | | 14.7 0.3 | | | Y vhdl | 17 cpu11 | | N N 64 | | | | 2003 2009 | http://members.c | known bugs & untested instruction | s |
| cpu8080 | https://opencor | stable | Scott Moore | 8080 | 8 | 8 kintex-7- | | | 2 | 99 ## | 14.7 0.3 | 3 9.0 | 9.3 X | verilog | 1 m8080 | Y yes | N N 64 | | | | 2006 2016 | | includes VGA display generator, the | ee variants |
| c88 | https://github.c | | Daniiel Bailey | accum | 8 | | | | | | 14.7 0.3 | | 8.9 X | ***** | 25 C88 | Y asm | | 256 Y | 10 | 8 | 2015 2015 | https://www.yout | only 8 memory locations | used 3658 Dff, doesn't infer block or LUT RAM |
| light52 wh z80 | https://opencor | | Jose Ruiz Brewster Porcella | 8051 780 | 8 | | | | | | 14.7 0.3 14.7 0.3 | | 8.3 IX 7.8 X | Y vhdl verilog | 8 light52_n | | N N 64 | | | | 2012 2018 | | targeted to balanced derived from Guy Hutchison TV80 | ~ 6 clocks/inst Wishbone High Performance Z80 |
| cpu6502_true_ | https://opencor | stable | Jens Gutschmidt | 6502 | 8 | | | | | 59 ## | 14.7 0.3 | | 7.8 X | verliog | 4 z80_core 7 r6502_tc | | N N 64 | | | - | 2004 2012 | | cycle accurate | Wishbone High Performance 280 |
| a-z80 | https://opencor | stable | Goran Devic | Z80 | 8 | | | | | 24 ## | 14.7 0.3 | | 6.8 IX | | 24 z80_top_ | | | | | | 2014 2020 | https://github.cor | gate level reverse eng'd Z80 | Complete implementation of a Sinclair ZX Spec |
| t48 | https://opencor | | Arnim Laeuger | | 8 | | | | | 59 | 0.3 | 3 4.0 | 6.6 IX | | 70 t48_core | | | | | | 2004 2021 | | T48 uController | used in several projects |
| 68hc08 | https://opencor | stable | Ulrich Riedel | 6808 AVR | 8 | 8 zu-2e | James area | 1796 6 2767 4 1 | | _ | | 3 4.0 | 6.5 X | | 1 x68ur08 | yes | N N 64 | | 47 | | 2007 2009 | | | |
| atmega8_pong | https://opencor | | Juergen Sauermann Andreas Voggeneder | 8051 | 8 | 16 spartan- 8 kintex-7- | | | | | 14.7 0.3 14.7 0.3 | | 6.3 X 6.2 IX | Y vhdl vhdl | 37 avr_fpga 17 T8032 | y yes | N N 64 | K 64K Y | | 4 | 2017 2017 2002 2010 | | several projects using avr core 8052 & 8032 | uses Sauermann core 8032 SoC |
| pulserain | https://github.c | | PulseRain Tech LLC | 8051 | 8 | | James some | | | | 18.0 0.3 | | 6.0 I | | 25 FP51_fas | | | | | | 2017 2018 | https://www.puls | 1 clk/inst, intended for Max10 | 0032 300 |
| system09 | https://opencor | stable | John Kent, David Burn | 6809 | 8 | 8 kintex-7- | | f 1631 6 | 41 | 88 ## | 14.7 0.3 | 3 3.0 | 6.0 IX | Y vhdl | 40 cpu09l | Y yes | N N 64 | | | | 2003 2021 | http://members.o | from John Kent web page | opencores download URL incorrect, use col E |
| fpga-64 | http://www.syn | | Peter Wendrich | 6502 | 8 | | | | | | 14.7 0.3 | | | Y vhdl | 26 fpga64_c | | N N 64 | | | 26 | 2005 2008 | | Rendition of Commodore 64 | altera top level schematic |
| turbo8051 ep8080 | https://opencor | | Dinesh Annayya C.H. Ting | 8051 8080 | 8 | 8 kintex-7- 8 kintex-7- | | | | | 14.7 0.3 14.7 0.3 | | 5.3 IX 5.3 X | verilog vhdl | 74 oc8051_t 4 ep80.vhd | | N N 64 | | | | 2011 2016 | 2020 data cheete | includes perpherials initialized Lattice memory blocks | work related to eP16 |
| тусри | http://www.my | mature | Dennis Kuschel | accum | 8 | | | f 3428 6 1 | | 55 ## | 14.7 0.3 | | 5.0 X | | 28 cpu_top | Y | | M 64M Y | | + | 2010 | oooo data siiccts | originally in TTL | micro-coded |
| cast_8051 | http://www.cas | | CAST Inc | 8051 | 8 | | CAST I 820 s | | | | 12.1 0.3 | | 5.0 X | propriet | ary | | N 64 | | | 32 | | | Cast has uP related IP | several versions, FPGA kits |
| hc11core | http://www.gm | | Green Mountain Com | 68HC11 | 8 | | | | | | 14.7 0.3 | | 4.8 X | vhdl | 1 hc11rtl | Y yes | ? N 64 | | 53 | 8 2 | 2000 | | restricted use license, with correct | |
| z3 oms8051mini | https://opencor | stable alpha | Charles Cole Simon Teran, Dinesh A | CISC 8051 | 8 | 8 arria-2 8 kintex-7- | James Brake 3 James Brake | | | | 14.7 0.3 | | 4.4 I | verilog | 3 boss 66 digital_co | Y yes | N 64 | K 128K | +++ | + | 2014 2014 2000 2018 | nttps://en.wikiped | Infocom Z-Machine V3, youtube vid | dei http://inform-fiction.org/zmachine/standards/ |
| df6805 | www.hitechelot | | Hitech Global | 6805 | 8 | O KITTECK 7 | Hitech Globa | | | 83 | | 3 4.0 | 4.4 A | | | | N N 64 | | | - | 2000 2018 | 6805 data sheets | | |
| socz80 | http://sowerbut | stable | Will Sowerbutts | Z80 | 8 | 8 spartan- | 5-3 James const | r 2568 6 | 15 | 93 ## | 14.7 0.3 | 3 3.0 | 4.0 X | vhdl | 25 top_level | Y yes | N N 64 | K 64K Y | | | 2013 2014 | | based on Daniel Wallner's T80, for | |
| system6801 | https://opencor | stable | Michael L. Hasenfratz | 6801 | 8 | | | f 1507 4 | | 73 ## | 14.7 0.3 | | 4.0 I | | 15 wb_cyclo | Y yes | N N 64 | | | | 2003 2009 | http://members.c | based on John Kent's 6801 | tested on Apex20K, Cyclone & Straix boards |
| lattice6502 z80soc | https://opencor | | Ian Chapman Ronivon Costa | 6502 780 | 8 | | | | _ | | 14.7 0.3 14.7 0.3 | | 3.6 X | vhdl Y vhdl | 3 ghdl_pro 19 top_s3e | | N N 64 | | +++ | - | 2010 2010 | | targeted to LCMXO2280 based on Daniel Wallner's T80 | |
| i8051 | c.ps.//opencor | 0100.0 | Tony Givargis | 8051 | 8 | 8 kintex-7- | | f 2690 6 1 | | .05 ## | 14.7 0.3 | | 3.4 IX | | 9 i8051 all | | N 64 | | | + | 1999 1999 | | author has book & course | Embedded System Design: A Unified Hardware |
| cpu86 | http://www.ht-l | beta | Hans Tiggeler | x86 | 8 | 8 kintex-7- | | f 3421 6 1 | L 1 | 27 ## | 14.7 0.1 | 7 2.0 | 3.1 X | vhdl | 23 cpu86_to | Y yes | N N 1N | / 1M Y | | L | 2002 2018 | | 8088 clone | ht-labs offers several uP cores |
| mc8051 | http://www.ore | | Helmut Mayrhofer | 8051 | 8 | | | | | | 14.7 0.3 | | | vhdl | 49 mc8051c | | N N 25 | | | | 1999 2013 | | fast 8051, version available with flo | |
| altium/TSK80x | http://techdocs | oroprietar stable | Altium Clifford Wolf | Z80 | 8 | 8 spartan- 3 kintex-7- | 3-5 Altium 3 James Brake | 2558 4 f 422 6 | | 50 ## | | 3 3.0 | 2.2 AILX 2.0 X | | ary | Y yes | N N 64 N N 64 | | + . + | + | 2004 2017 | CR0140.pdf, CR01 | frozen, asm, C, C++, schem, VHDL & | |
| bfcpu hd63701 | https://onencor | | Tsuyoshi Hasegawa | Turing 6801 | 8 | | 5-3 James Brake | | | | 14.7 0.0 14.7 0.3 | 3 4.0 | | B vhdl verilog | 4 cw6671 6 HD63701 | | | | - 0 | | 2003 2003 | nttps://en.wikiped | Used in Atari game console, 6801 o | tel current version & earlier version lone? |
| system68 | https://opencor | | John Kent, David Burn | | 8 | o | 3-5 James Brake | | 4 | 46 ## | 14.7 0.3 | | 1.7 X | | | Y yes | N N 64 | | | | 2003 2009 | http://members.o | ptushome.com.au/jekent/ | |
| altium/TSK51A | http://techdocs | roprietar | | 8051 | 8 | | 3-5 Altium | 1890 4 | 1 | 50 | 0.3 | 3 6.0 | 1.5 AILX | propriet | ary | Y yes | N N 64 | | | | 2004 2017 | CR0140.pdf, CR01 | frozen, asm, C, C++, schem, VHDL 8 | |
| rtf6809 | https://github.c | alpha | Robert Finch | 6809 | 8 | | | 7506 6 1 | | .06 ## | 14.7 0.3 | | 1.2 X | | | Y yes | N N 40 | | | 8 | 2012 2015 | http://www.finitro | 6809 with 32-bit "FAR" addressing | probably for simulation? |
| cpu65c02_true | nttps://opencor | stable | Jens Gutschmidt | 6502 | 8 | | | v 4794 6 | | | 14.7 0.3 | | 0.8 X | | 8 core | yes | N N 64 | | | | 2008 2021 | | cycle accurate | |
| lem4_9ptr | https://opencor | beta | James Brakefield | accum | 4 | 9 zu-2e | James 1 stag | 210 6 | | | v20.1 0.2 | | | | 2 lem1_9pt | | N Y 51 | | | | 2016 | | | m 4 index registers: (ix),(ix),(ix++),(ix+off) |
| lem4_9ptr lem4_9 | https://opencor | beta | James Brakefield James Brakefield | accum | 4 | | | | 1 1 1 | 95 ## | 14.5 0.24 14.5 0.10 | 4 1.0 2 | 240.0 IX | vhdl vhdl | 2 lem1_9pt 2 lem1_9 | | N Y 51 | | | | 2016 | | binary & BCD digit addition, speed binary & BCD digit addition, speed | m 4 index registers: (ix),(ix),(ix++),(ix+off) |
| jane nn | c.ps.//opencor | | Suresh Devanathan | | | | 3 James Brake | | | | | | 81.4 X | | 3 Processo | | .1 32 | ZN N | 27 | | 2002 | | neural network microprocessor, sp | |
| · · · · · · · · · · · · · · · · · · · | | | | | | | , , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | -, | 1 2.0. | | | · · · · · · · | | | | | | | | - | | |

| _uP_all_soft | opencores or prmary link | status | author | style / clone | data size | | FPGA | repor ter | com ents | | LUT? | mults | blk ram | F max | date | tool ver | MIF /ins | PS clk st ins | | KIPS /LUT | ven dor | S code | #src files | ton | file . | 중 chai | tite | Hav'd | max dat | max inst | byte adrs | ad mo |
|------------------------|-----------------------------|-------------|--|------------------|--------------|--------|---------------|--------------|-------------|-------------|--------|---------|------------|----------|--------|-------------|-------------|------------------|--------|--------------|----------------|-------------------|---------------|-------|--------|--------|----------|-------|------------|-------------|-----------|----------|
| mcs-4 | https://opencor | alpha | Reece Pollack | 4004 | 4 | 4 | kintex-7-3 | James | | | | | | | ## | 14. | | | .0 | 66.0 | Х | verilog | | i4004 | | | N | | 4K | 4K | N | |
| t400 | https://opencor | stable | Arnim Laeuger | COP400 | 4 | 8 | spartan-2 | Arnim | Laeug | ge 643 | 3 | _ | 2 | 60 | | | 0.1 | 16 4 | .0 | 3.7 | IX | vhdl | 36 | t400 | core | Y yes | N | Υ | 64 | 1K | Υ | _ |
| lem1_9min | https://opencor | stable | James Brakefield | accum | 1 | 9 | kintex-7 | James | 1 stag | g 63 | 6 | | 1 | 358 | ## | 14.5 | 5 0.0 | 04 1 | .0 | 227.2 | ILX | vhdl | 3 | lem1 | _9mi | Y asm | N | Υ | 64 | 2K | N | 8 |
| lem1_9 | https://opencor | alpha | James Brakefield | accum | 1 | 9 | kintex-7-3 | James | | | | | 1 | 171 | | | | | .0 | 91.2 | IX | vhdl | | lem1 | | Υ | | Υ | 32 | 2K | | 24 |
| lem1_9ptr | https://opencor | beta | James Brakefield | accum | 1 | 9 | kintex-7-3 | James | 1 stag | ge 147 | 6 | | 1 | 176 | ## | 14. | 5 0.0 | 06 1 | .0 | 72.0 | IX | vhdl | 2 | lem1 | _9ptr | Y | N | Υ | 512 | 2K | N : | 24 |
| | | | | | <u> </u> | | | _ | | | ш | | | | _ | <u> </u> | | | | | | | | Ц. | _ | ٠. | <u>Ļ</u> | Ш | | | | |
| | 8 # usable(beta, s | | 10 | 23 | | | 16 | blank | | 403 | # | | | 403 | # | 18 | | | | | verilo | - | | | blank | | | | | | | |
| | 9 "B" or "X" of lim | | | 402 | | | 403 | a | | | | | | | | | | | | | vhdl | 180 | | asm | | | | | | | en.wikip | |
| 1-bit | ro-rating for data 0.04 | size: | 16-bit | 0.67 | | | 18 64-bit | zu-2e | l | 2.00 | | | | | | | | | | | | rik 12 ieti 17 | | forth | | 5 | DMI | IPS p | er clo | ck for | many m | icropro |
| 4-bit | 0.04 | | 24-bit | 0.80 | | | Silicon Are | 2 0000 | alonte | | | | | | | | | | | | propr scala | 3 | | _ | 4 | | oer or | alız | 1 | 259 | 1/1 | HDL |
| 8-bit | 0.17 | | 32-bit | 1.00 | | | LUTS/DSP4 | | aients | 16:1 | | | | | | | | | | | scala | 3 | | | 8 | | ation | | | 277 | | erilog |
| 12-bit | 0.40 | | 48-bit | 1.50 | | | LUTS/Block | | | 32:1 | | | | | | | | | | | | | | | 5 | | ak sta | | | 26 | | stem V |
| | | | pable of one instuction | | | | , | | | | | | | | | | | | | | | | | _ | 5 | | cores | _ | | 11 | | inal/Sc |
| | · | | | | | | | | | | | | | | | | | | | | | | | | 5 | in lin | | | | 7 | | HDL & \ |
| Column Title | s | Details | | | | | | | | | | | | | | | | | | | | | 1 | 1 | 1 | plani | ning | | | 3 | М | yHDL |
| "A" | | A: 1st ch | oice clone, B: 2nd choic | e clone, V | /: 1st c | hoice | original, X: | 2nd ch | oice o | riginal | | | | | | | | | | | | | 1 | 4 | 4 | | ılation | , | | 35 | pr | oprieta |
| "B" | | used to i | ndicate best KIPS/LUT f | or a given | desigr | ı, usu | ally using fa | st FPGA | famil | ly | | | | | | | | | | | | | | | 73 | mair | n+sim | | | 13 | ot | her |
| cat | | main, ed | ucational, planning, sim | ulation, p | aper, i | n liml | o or weak | | | | | | | | | | | | | | | | | | 29 | net r | nain | | | 3 | Sc | hemati |
| _uP_all_soft | | | ores design is their folde | | | | y folder nan | ne | | | | | | | | | | | | | | | 4 | 65 | 50 | total | | | | 634 | to | tal |
| | primary link | | O designs in open cores | | | | | | | | | | | | | | | | | | | | J | | | | | | | | | |
| status | | | er (detailed in), plannir | | | | beta, stable | , matur | e, pro | prietary, | untes | sted; | inco | mple | te, e | ducat | ional | typica | lly <1 | 16 insti | uction | ıs, simulat | ion | | | | | | | | esigns w | |
| author | | | ne, Last Name or univer | | | | | | | , | | | | | | | | | | | | | 4 | | | | | | | 385 de | esigns w | ith bes |
| style / clone | | | nber or "forth", RISC, ac | cumulator | , etc. | "asıc" | indicates: a | avail as | asıc & | tpga, an | asıc r | netlist | t sour | ce or | a hai | rd cor | e with | hin the | ga ch | ıp | | | - | | | | | | | | | |
| data size inst size | | | ster size in bits instruction size in bits | | | | | | | | | | | | | | | | | | | | 1 | | | | | | | | | |
| FPGA | | | nily for compile, place, | routo 8. tir | ning . | .cuall | ucing facts | oct part | grado | | | | | | | | | | | | | | - | | | | | | | | | |
| reporter | | | ne, Last Name | loute & til | illig, t | isuaii | using laste | st part | graue | : | | | | | | | | | | | | | 1 | | | | | | | | | |
| comments | | | place, route & timing p | roblems | | | | | | | | | | | | | | | | | | | 1 | | | | | | | | | |
| LUTs ALUT | | | nber of LUTs, ALUTs or | | includ | ing ro | ute-thrus & | otherw | ise ur | navailable | | | | | | | | | | | | | 1 | | | | | | | | | |
| LUT? | | | LUT, Altera ALUT, Actel | | | | | | | | | | | | | | | | | | | | 1 | | | | | | | | | |
| mults | | total nun | nber of multipliers/DSP | s used; 9x | 9 mult | iplier | counts divid | ded by t | wo an | nd rounde | d up | | | | | | | | | | | | | | | | | | | | | |
| blk RAM | | total # of | block RAMs used, Xilin | x half bloc | k RAN | 1 cour | its divided b | y two a | nd ro | unded up | | | | | | | | | | | | | | | | | | | | | | |
| Fmax | | | m primary clock speed f | | | | | ith best | t clock | k constrai | nt, fa | stest | part, | best (| die te | emp | | | | | | | | | | | | | | | | |
| date | | | ompile, place & route; | | | | | | | | | | | | | | | | | | | | 4 | | | | | | | | | |
| tool ver | | | uartus), Xilinx (ISE, Viva | | | | | | | | | | | | | | | | | | | | 4 | | | | | | | | | |
| MIPS /inst | | _ | DMIPS per instruction, | | | | | | | | | | | le issu | ie pr | ocess | ors | | | | | | - | | | | | | | | | |
| clks/ inst | | | of clocks per instruction | | | | | | | | | | | | | | | | | | | | 1 | | | | | | | | | |
| KIPS /LUT Vendor | Libero Intel/Alt | | merit, does not include tus; Latticesemi: Diamo | | | | | | iit Of I | iistructioi | ıset | quali | Lý | | | | | | | | | | -1 | | | | | | | | | |
| Prog File | | | Stn; M: Tn, Pf, Fn; L: En | | | | | | | | | | | | | | | | | | | | 1 | | | | | | | | | |
| SOC | | | delay), Y: System on a | | | | uniny gelle | GUUII # | | | | | | | | | | | | | | | 1 | | | | | | | | | |
| src code | | | ic or gates or Proprieta | | | , | | | | | | | | | | | | | | | | | 1 | | | | | | | | | |
| # src files | | | le, place, route & timin | | | | | | | | | | | | | | | | | | | | 1 | | | | | | | | | |
| top file | oute & timing ru | ın, multip | le versions of same desi | ign disting | uished | here | | | | | | | | | | | | | | | | | 1 | | | | | | | | | |
| doc | is docum | entation | provided? | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| tool chain | | | r provided or available | | | | | | | | | | | | | | | | | | | | 4 | | | | | | | | | |
| fltg pt | | | ng run include floating p | | | | | | | | | | | | | | | | | | | | 4 | | | | | | | | | |
| Hav'd | | | , M: MMU, N: von Neu | man (sing | e men | nory b | us) | | | | | | | | | | | | | | | | 4 | | | | | | | | | |
| max data | | num data | | | | | | | | | | | | | | | | | | | | | - | | | | | | | | | |
| max inst byte adrs | | | on address provided | | | | | | | | | | | | | | | | | | | | -1 | | | | | | | | | |
| # inst | | | as one instruction, sor | nowhat r | hierti | 10 | | | | | | | | | | | | | | | | | 1 | | | | | | | | | |
| # adr modes | | | as one instruction, sor indir), (indir++), (indir | | | | /direct nage | s scaler | 1 | | | | | | | | | | | | | | 1 | | | | | | | | | |
| # reg | | | n register file | , undexec | ,, aus | SHOLL | ranect page | ., scaret | _ | | | | | | | | | | | | | | 1 | | | | | | | | | |
| pipe len | | of pipelir | | | | | | | | | | | | | | | | | | | | | 1 | | | | | | | | | |
| start year | | first desig | | | | | | | | | | | | | | | | | | | | | 1 | | | | | | | | | |
| last revis | | | veb page updates | | | | | | | | | | | | | | | | | | | |] | | | | | | | | | |
| secondary we | eb link secon | dary web | address | | | | | | | | | | | | | | | | | | | |] | | | | | | | | | |
| note worthy | | | ut the design | | | | | | | | | | | | | | | | | | | |] | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

asm 57 Web page DMIPS p en.wikipedia.org/wiki/Instructions_per community.freesc www.eembc.org/coremark/index.php forth

2012 2012 2006 2009

1 2016 2017

64 1 2003 2009

5 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/Instructions-per-second

note worthy

single bit at a time, absolute adrs

implementation of National's 4-bit COP400 microcontroller

4004 was multi-chip

logic emulation machine

comments

4004 CPU & MCS-4

use speed opt, logic emulation machi 4 index registers: (ix),(--ix),(ix++),(ix+off)

| 74 | _paper_only |
|-----|-------------|
| 58 | educational |
| 25 | _weak_start |
| 6 | _up_cores |
| 5 | in limbo |
| 11 | planning |
| 44 | simulation |
| 573 | main+sim |
| 529 | net main |
| 650 | total |

| 259 | VHDL |
|-----|----------------|
| 277 | Verilog |
| 26 | System Verilog |
| 11 | Spinal/Scala |
| 7 | VHDL & Verilog |
| 3 | MyHDL |
| 35 | proprietary |
| 13 | other |
| 3 | Schematic |
| 634 | total |

top file of this of the property of the proper

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)