_uP_all_soft	opencores or	status	author	style /	ita iz	FPGA rep		LUTs	Dff 는 불	blk F p tool	MIPS cli	ks/ KIPS	ven	Src #src		tooi chai	fltg -	max	max byte	e ust			start last		note worthy	comments
folder	prmary link ore uP Invent			clone James Br	<u> </u>	E te	r ents	ALUT	- : 크 토	ram max ਰੱ ver	/inst ir	nst /LUT	dor	code file	s	σ	pt 🖺	dat	inst adr	s # m	nod reg	len	year revis	link	,	
	ore up inveni other soft core p	,		James Br	акетіеі	ia .																				
cpu11	https://github.c	untested	1801BM1	PDP11	16 1	.6	1							verilog		Y yes	N	64K	64K Y	70	13 8	1 1:	2014 2020	1	2 versions, PDP-11 uP reverse eng	ine USSR uP, no DEC prototype, proprietary die d
vm80a	https://github.c			8080	8 8	8 cyclone-3		607	4	104				verilog									2014 2018			erse engineered from silicon die, 607 4LUTs, 104l
myproc reverse-u16	https://github.c	alpha stable	A. Raamakrishnan	RISC Z80	32 3 8 8	8 cylcone-4 Jam	es Braket	11224	4	60 ## 14.7	0.33	4.0	x	Y vhdl 29	zynoly		N N		4G V	++	32		2017		uP for educational purposes: mypi	roc1(single cycle), myproc2 (pipelined) rat retro Z80 based on T80 by Daniel Wallner
copyblaze	https://opencor	stable	Abdallah Elibrahimi	picoBlaze	8 1	.8 kintex-7-3 Jam			6	217 ## 14.7		2.0 57.5	IX	vhdl 16	cp_copybl	Y asm	N	256	2K Y				2011 2016		wishbone extras	
verysimplecpu e0c6200	https://github.co		Abdullah Yıldız Adam Gastineau	mem	32 3									verilog Y system 54			N N		16K N	8	2		2014 2019 2023 2023		educational, 2 address, public vers	et/MiSTer, based on Epson E0C6200 uP
y86-64	https://github.c		Adithya Sunil	x86	64 8	8								verilog	Сри								2021		imited set of x86-64 operations	educational
forwardcom forwardcom	https://github.c		Agner Fog Agner Fog	cisc	32 3 64 3		er Fog	13248		64 ## v20.1 56 ## v20.1		1.0 4.8 1.0 5.3	X	system 18 system 18	top	Y asm Y asm		64K	32K Y	+	64 64	_	2016 2023 2016 2023			to x86 adr modes, vector inst use width of vect in x86 adr modes, vector inst use width of vect in x86 adr modes.
sap	https://opencor	stable	Ahmed Shahein	accum	8 8		er Fog es no LU			200 ## 14.7		4.0 104.2		vhdl 15	mp_struct				16 Y		04		2010 2023		Simple as Possible Computer from	
ben_eater_up blue	https://github.co		Ajith Thomas Al Williams	accum	8 8 16 1			1025		63 ## 14.7	0.67	1.0 41.1	х		test_cpu topbox				16 Y 4K N		1		2020 2009 2010		based on Ben Eater's tutorial on bi derived from Caxton Foster's Blue	uilding an 8-Bit breadboard computer
cardiac	https://opencor		Al Williams	accum	13 1				4	71 ## 14.7									100 N				2013 2019		CARDboard Illustrative Aid to Com	
one-der	http://www.drd		Al Williams Alastair M. Robinson	CISC	32	spartan-3 Jam			4 4	133		1.0 1.0 102.3			topbox		N	E0014	500M Y	28			2009 2009		The One Instruction Wonder	TTA
eight32 zpuflex	https://github.c		Alastair M. Robinson	accum forth	32 8	8 cyclone-4 Ala: 8 cyclone-3 Ala:	sta appro sta appro	1300	4	133	1.00	1.0 102.3		vhdl 17 vhdl 4	eightthirt		N		4G Y		- 0		2019 2023 2014 2015		5-bit op-code & 3-bit reg # addditional instrucitons	full tool set, see github page for ISA description
amic-0	https://github.c	stable	Alberto Moriconi	stack	32 8	8 zu-3e Jam	es vivado	622	357 6	250 ## v21.1		1.0 401.9		vhdl 8	processor										pased on mic-1 by Andrew Tanent	
6809_6309 6809_6309	https://opencor https://opencor		Alejandro Paz Schmidt Alejandro Paz Schmidt	6809 6809	8 8		nes vivado nes Brakef		367 6	333 ## v21.1 223 ## q14.0		3.0 21.7 3.0 14.3			MC6809_0 MC6809_0				64K Y	44	13 8		2012 2015 2012 2015		5309 op-codes not implemented 5309 op-codes not implemented	does not match timing results of zynq+
6809_6309	https://opencor	beta	Alejandro Paz Schmidt	6809	8 8	8 kintex-7-3 Jam	es Brakef	1996	370 6	175 ## 14.7	0.33	3.0 9.7	AILX	B verilog 5	MC6809_0	Y yes	N N	64K	64K Y	44	13 8		2012 2015		5309 op-codes not implemented	
6809_6309 brainfuckcpu	https://opencor		Alejandro Paz Schmidt Aleksander Kaminski	6809 mem	8 8		ies Brakef ies Brakef	1680 110	A 6	145 ## q18.0 432 ## 14.7		3.0 9.5 2.0 157.2		B verilog 5 verilog 1	MC6809_0 brainfuck		N N		64K Y	8	13 8		2012 2015 2014 2015		5309 op-codes not implemented Fouring machine like, 2ndary link i	s a adj prog & data mem size, terrible name
ao486	https://opencor	beta	Aleksander Osman	x86	32 8	8 zu-2e Jam	es Brakef	altera a	valon IC 6	## v20.1	1.00	1.0	1	Y system 85	ao486	Y yes		4G	4G Y		Ť		2014 2014	https://github.com	complete 486, SoC configuration	non-SoC, no MMU, not superscalar
ao486 ao68000	https://opencor		Aleksander Osman Aleksander Osman	x86 68000	32 8		ies Brakef ies Brakef		4 4 A	47 46 ## q13.1 6 169 ## q13.1		1.0 1.3 4.0 8.1	H	Y system 85 Y verilog 1	ao486	Y yes			4G Y				2014 2014 2010 2012		complete 486, SoC configuration uses microcode, instruction prefet	Henry Wong thesis at U.Toronto, also youtub
aoocs	https://github.c	beta	Aleksander Osman	68000	16 1	.6 cyclone-2 Ale	ksander C	26227		65 ## q10.1	0.67	4.0	_	Y verilog 22	aoOCS	om yes	N	4G	4G Y				2010 2011		uses ao68000 core, Amiga chip set	en Wishbone Amiga OCS SoC
aoocs	https://github.c		Aleksander Osman Aleksander Osman	68000 68000	16 1		es altera es Brakef	pimitive 17852	s 6	43 57 ## q18.0		1.0 4.0 0.5	-1	Y verilog 22 Y verilog 22	aoOCS	om yes om yes	N	4G 4G	4G Y	+			2010 2011 2010 2011		uses ao68000 core, Amiga chip set uses ao68000 core, Amiga chip set	
aoocs	https://github.c		Aleksander Osman	68000	16 1	.6 cyclone-1 Jan			4 2			4.0 0.3	H	Y verilog 22	aoOCS	om yes	N						2010 2011		uses ao68000 core, Amiga chip set	
aor3000 aor3000	https://opencor		Aleksander Osman	MIPS	32 3		es high F		2520 6 4	8 175 ## v21.1		1.0 41.8	IX	verilog 19	aoR3000	Y yes	N	4G	4G Y		32		2014 2015		MIPS R3000A compatible, has MM	
dlx calvino	https://opencor https://github.co	beta om/aleter	Aleksander Osman Alessandro Calvino	MIPS	32 3 32 3		es Brakef	5307	6 4	9 129 ## 14.7	1.00	1.0 24.2	IX	verilog 19 vhdl	aoR3000	Y yes Y yes	N N	4G 4G	4G Y		32		2014 2015		MIPS R3000A compatible, has MM masters thesis	IU moved declarations forward also supports Synopsys Design Compiler
dlx_chiara	https://github.c		Alessandro Di Chiara	DLX	32 3		es Brakef	2915	6	90 ## 14.7	1.00	1.0 30.9	Х			Y yes	N		4G		32	5	2017 2017		Course project, no RTL comments,	VHDL via instructor?
riscv_lowrisc lxp32	https://github.c		Alex Bradbury Alex Kuznetsov	risc-v RISC	32 3 32 3	-	es Brakef	948	6 4	2 250 ## v21.1	1.00	2.0 131.9	AIX	Y scala vhdl 20	lxp32u_to	Y asm	N N	4G	4G Y	30	256	3	2017 2016 2022	http://www.lowrighths://lxn32.githu	version 0.4-lowRISC with tagged m register file in block RAM	vendor neutral source code, no div inst
lxp32	https://opencor	beta	Alex Kuznetsov	RISC	32 3	2 kintex-7-3 Jam	es Brakef	850		1 196 ## 14.7	1.00	2.0 115.4	AIX	vhdl 20	lxp32u_to	Y asm	N N	4G	4G Y	30	256	3	2016 2022	https://lxp32.githi	register file in block RAM	vendor neutral source code, no div inst
openfire_core gl85	https://opencor		Alex Marschner, Steph Alex Miczo	uBlaze 8085	32 3 8 8		es empty es gate le				0.33	4.0	x	verilog 12 vhdl 1		Y yes Y yes			4G Y		32		2007 2009 1993		OpenFire Processor Core also a TTL implementation in VHD	"FPGA Proven"
risc16_archer	https://github.c	simulation	Alexander Archer	RISC	16 1	.6 zu5e Jam	nes simula			24.7	0.55	4.0	,	vhdl 7	cpu	Y	N	64K	64K N	14	8		2019		educational	inspired by the ARM7 ISA
riscv_paranut hrm-cpu	https://github.co		Alexander Bahle Alexandre Dumont	risc-v accum	32 3 8 1	6								vhdl ~10 verilog	0 paranut	Y yes	N N	4G	4G Y	16	2 32		2021 2018 2019	https://ees.hs-aug	SIMD vect & simul multi-threading modelled on "Human Resource Ma	gin Effic embed Sys group Un of Applied Sciences
riscv_rvbs	https://github.co		Alexandre Joannou	risc-v	32 3	12								bluesp 33		Y yes	N	4G	4G Y	10	32		2020			set in Bluespec, requires bluespec, no verilog cod
sayeh_process an-noc-mpsoc	https://opencor		Alireza Haghdoost, Arr Alireza Monemi	RISC uBlaze	16 8		nes Brakef nes vivado		6 1	164 ## 14.7 1 333 ## v21.1		1.0 229.7	X				N N	64K 4G		+	32		2008 2009 2014 2023	haghdoost.persian	gig.com choice of Im32, aeMB, mor1kx or o	simple RISC or1 full system has network of cores
an-noc-mpsoc	https://opencor		Alireza Monemi	uBlaze	32 3				6 3	1 192 ## i14.7				Y verilog 90					4G Y				2014 2023		choice of Im32, aeMB, mor1kx or o	
openxlr8	https://github.co		alorium technology	AVR	8 1	.6		1020	A	290 ## q13.1	0.00	1.0 255.9		Y verilog		V		46	4C V	\perp	22		2019 2004		AVR clone, Sno and Hinj Arduino c	
nios2 nios2		oroprietar oroprietar		Nios II Nios II	32 3 32 3		era consis			420 ## q16.0		1.0 255.9		proprietary	,	Y yes Y yes	opt	4G 4G	4G Y 4G Y		32		2004		fltg-pt, caches & MMU options fltg-pt, caches & MMU options	Nios II/f: fastest version, DMIPS adj, 2.15 Con Nios II/e: min LUTs version, DMIPS adj, 1.68 C
altium/TSK165	http://techdocs.	roprietar	Altium	PIC16	8 1	2 spartan-3 Alti	um	416	4	50	0.33	2.0 19.8	AILX	proprietary	/	Y yes	N Y	256	4K Y				2004 2017		rozen, asm, C, C++, schem, VHDL	
altium/TSK300 altium/TSK51A	http://techdocs. http://techdocs.	roprietar proprietar		RISC 8051	32 3 8 8			2426 1890	4 4	4 50 1 50		1.0 20.6 6.0 1.5		proprietary proprietary		Y yes Y ves	N N	4G 64K	4G Y 64K Y		_		2004 2017 2004 2017		rozen, asm, C, C++, schem, VHDL ; rozen, asm, C, C++, schem, VHDL ;	& V default clock: 50MHz, opt mult/div & V default clock speed is 50MHz
altium/TSK80x	http://techdocs.	roprietar	Altium	Z80	8 8			2558	4	50		3.0 2.2		proprietary	/	Y yes	N N	64K	64K Y				2004 2017		rozen, asm, C, C++, schem, VHDL	
zpuino mano-compute	http://alvie.com		Alvaro Lopes Amin Aliari	forth accum	32 8 16 1		es Brakef	2547	6 4	12 126 ## 14.7	1.00	4.0 12.3	Х	Y vhdl 19	papilio_pr sayeh	Y yes		4G 4K	4G Y		-	H	2008 2012		SoC version of modified ZPU Mano uP implementation, course	pipelined, removed ucf file pro different use of saveh: simple & vet enough
multi-cycle-cpu	https://github.co		Amrik Sadhra	RISC	32 3	12								vhdl 48	top_level	Υ		4G	4G Y	21	32		2016 2016			rar spreadsheet for test programs, ISE project
riscv_ucoded softavrcore	https://github.co	om/andm	andmiele Andras Pal	riscv	32 3 8 1		+		++1	4	1.00	3.0	χι		systemTo _l	Y yes Y yes			4G Y	+	32		2022		micro-coded, 3-4 clocks/inst, base	integer ISA e p variants: VR2, AVR2.5, AVR3, AVR4 & AVR5
af65k	https://github.c	alpha	Andre Fachat	6502	32 8	8 kintex-7-3 Jam	nes Brakef		6	69 ## 14.7		4.0 3.9	Х	vhdl 13	gecko65k		N N		J-IK Y	世			2011 2019		extended 6502 AKA 65K with 16, 3	2 or 64 bit data
af65k riscompatible	https://github.c	alpha	Andre Fachat Andre Soares	6502 RISC	32 8	8 zu-3e Jam 2 kintex-7-3 Jam	es vivado	4424 2167	6	69 ## v21.1 1 145 ## 14.7	1.00	4.0 3.9 3.0 22.3	X		gecko65k riscompat	Y ves	N N	40	4G Y	H	16		2011 2019 2014	http://www.6502.	extended 6502 AKA 65K with 16, 3 based on RISCO processor by Junq	
kpu	https://github.c		Andrea Corallo	RISC	32 3		es set io		6 3	19 ## 14.7				Y verilog 19	kpu	Y yes					32		2014 2018			ritten used as testbench for the KPU core
schoolmips	https://github.co		Andrea Guerrieri	RISC	32 3	12 C bieten 7 2 1	Deel 1	377		104 ## 117	0.67	1.0 245.5				yes		4G			16			https://github.com		ed schoolMIPS has several versions
alwcpu avrtinyx61core	https://opencor		Andreas Hilvarsson Andreas Hilvarsson	RISC AVR	16 1 8 1		ies Brakef ies Brakef	3,,,	6	194 ## 14.7 194 ## 14.7		1.0 345.5 1.0 51.5			top mcu_core		N N		64K Y 128K Y	72	16 32		2009 2010 2008 2009		ightweight CPU	maximal features
riscv_pulpino	https://github.c	untested	Andreas Kurth	risc-v	32 3	2 arria-2 Jam	es missin	g files	A	## q18.0				system 9		Y yes	N	4G	4G Y		32		2015 2020			ith interest in non-riscv ISA expansion
classy_core_17 t51	https://github.co		Andreas Schweizer Andreas Voggeneder	AVR 8051	8 1		ireas Schv es Brakef		6 1	164 ## 14.7 147 ## 14.7		1.0 151.2 4.0 6.2	IX		top T8032	Y yes Y yes			128K Y 64K Y		32		2019 2002 2010		adjuct to some custom logic 8052 & 8032	Implementing a CPU in VHDL parts 13 8032 SoC
chip_6502	http://www.aho	lme.co.uk	Andrew Holme	6502	8 8	8 spartan3				1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			Х	Y verilog 5	chip_6502	Y yes	N	64K	64K Y			ШĬ	2016	http://www.aholn	cycle accurate generated from tra	nsis also author of two Forth TTL machines
mark-1 mark-2	http://www.aho		Andrew Holme Andrew Holme	forth forth	8 8 16 1		-	-		+		-	\vdash	schematic schematic	1	Y yes Y yes	N N	64K	64K Y			\vdash	2003		ITL forth uP ITL forth uP. PLD files	cloned by Vladislav Mlejnecký see mark_ii
nige_machine	https://github.c	stable	Andrew Read	forth	32 8	8 kintex-7-3 Jam	es Brakef	5033	6 8	33 123 ## 14.7	1.00	1.0 24.5	Х	vhdl 29		Y yes	N	16M	16M	512	512		2014		standalone Forth system	https://www.youtube.com/watch?v=PRItE8g
riscv_rocket or1k marocchi	https://github.c		Andrew Waterman Andrey Bacherov	risc-v RISC	32 3 32 3	12					H			Y scala			N Y	4G 4G	4G Y	+	32 32		2016 2018 2012 2019		continous regression tests	Implements a variant of Tomoculo algorithms
cpu-arm	https://github.co		Ankit Solanki		32 3	12	+						H	verilog vhdl 18	processor	Y yes Y yes	_	_	4G Y	80	16		2012 2019		continous regression tests Design, implementation and simul	Implements a variant of Tomasulo algorithm atic probably course work
moxie	https://github.c		Anthony Green	RISC			es missin		e A	## q18.0		1.0		verilog 16	moxie		\blacksquare		4G Y		16		2009 2017	https://github.com	/atgreen/moxie-cores	four read, two write register file missing
moxielite moxielite	https://github.c	0.000.0	Anthony Green Anthony Green	RISC	32 3 32 3		ies Brakef ies Brakef	3159 2696	6 3 A 4	152 ## 14.7 93 ## q18.0		1.0 48.0 1.0 34.6			moxielite_ moxielite	wb	+	4G 4G	4G Y	++	16 16		2009 2017 2009 2017	https://github.com	/atgreen/moxie-cores	
microwatt	https://github.c		anton blanchard	PPC	32 3		ica brakel	2030	A 4	33 ## Q18.0	1.00	2.0 34.0	Х	vhdl 37		Y yes		4G 4G	4G Y	\Box	10		2019 2023	https://openpowe	open source PPC from IBM	has vivado instructions, supports microPytho
riscv_rv16poc openfire2	https://github.co		Anton Mause	risc-v	16 3	2 1/2 1/2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	an David (1201	6 3	3 105 ## 113	1.00	10 07:	A		rv16poc				4K Y		32		2019 2023		small 16 bit CPU based on RISC-V I	
riscv_engine-v	https://github.c		Antonio Anton Antti Lukats	uBlaze risc-v	32 3 32 3		es Brakef	1201 306	- 3	2 105 ## 14.7		1.0 87.4 6.7	AL	Y verilog 27 verilog 11	opentire_	Y yes Y yes	N N	4G	4G Y	45	32 32		2007 2012 2018 2018		'FPGA Proven" RISC-V contest 2nd place, 8-bit ALI	derived from Stephen Craven's OpenFire U no source for xilinx, no implementation docs
vhdl-processor	https://github.co		Anurag Saha Roy	RISC	8 1	.6	incom	plete sou	ırce code					vhdl 8				256			16		2019		generic 8-bit processor"	no memory, just IO locations

_uP_all_soft opencores or folder prmary link status	author	style / clone	data sz inst sz	FPGA	repor com	LUTS Dff	LUT?	blk Fram	F of max	tool ver	MIPS clk		ven dor	src #src code files	top file	g chai	fltg P, 2e pt	max dat	max byt	e ti adr		pipe start las len year revi			note worthy	comments
	d Arlet Ottens	6502	8 8											verilog		yes	N N		64K Y			201	http://la	dybug.xs	4all.nl/arlet/fpga/6502/	
stack-cpu https://github.com/Arlet verilog-6502 https://github.c stable	Arlet Ottens Arlet Ottens	stack 6502		zu-3e	James vivac	ic 475 11	2 6	_	222 #	# v21.1	0.33 3	.0 77.2	X	verilog 2 verilog 2		yes			64K N			2007 201	7 http://la	dubug ve	3 or 4 stacks, load/store with stack de	xilinx block RAM sync memory, e.g. use block RAM
	Arlet Ottens	6502			James Brake		6				0.33 4			verilog 2	cpu cpu	yes	N N	64K	64K Y			2007 201	http://la	-18	4all.nl/arlet/fpga/6502/	sync memory, e.g. use block train
verilog-65C02 https://github.c alpha	Arlet Ottens	6502	16 8	zu-3e	James vivac		8 6				0.33 3			verilog 26	cpu	yes	N N	64K	64K Y			2011 202	https://g	ithub.co	used in 100MHZ 6502 DIP module	rewritten for 6LUTs, spartan6 version has blac
verilog-65C02 https://github.c alpha ARM Cortex Ahttps://develop. ASIC	Arlet Ottens	6502 ARM A53	16 8	kintex-7-	James remo	599 6000	6 A	1 2	204 #	# 14.7	0.67 4 2.00 0	.0 57.1	+	verilog 5	gop16	yes Y yes	N N	4G	4G Y		\vdash	2011 201	http://fo	rum.650	16-bit data RAM "bytes" uses pro-rated LC area	boot ROM mapped to LUTs? dual issue, includes fltg-pt & MMU & caches
	ARM	ARM A9			altera	4500	A	+	1050		2.50 1			asic		Y yes	Y	4G			16	10 201	https://e	n.wikipe	uses pro-rated LC area	dual issue, includes fitg-pt & MMU & caches
ARM_Cortex_Nhttps://www.arproprieta		ARM M1					6				1.00 1		Х	encrypted		Y ves	N	4G	4G Y		16	3 201	https://v	ww.arm		TL, uses Digilent A7 or S7 board, AIX bus inter
ARM_Cortex_Nhttp://www.armproprieta ARM_Cortex_Rhttps://develop/ ASIC		ARM M1 ARM R5		virtex-5 asic	ARM 65nn Xilinx	n 1900	6 A	_	200 600	+	1.00 1			proprietary asic		Y yes Y yes	N	4G	4G Y	90	16 16	3 2007	https://e		ARM Cortex M0, M1 & M3 avail for FI uses pro-rated LC area	see xilinx Xcell64 real-time interrupt handling
	d Armin Kazemi		16 16	asic	AIIIIX		 ^	+	600		0.67 1			vhdl	Sayeh	Y asm	N	64K	64K		64	201	7	ii.wikipe		64 word reg file?
	Arnim Laeuger	COP400			Arnim Laeu		3	2	60		0.16 4		IX	vhdl 36	t400_core	Y yes	N Y	64	1K Y			2006 200	9		implementation of National's 4-bit CC	
riscv percival https://opencor stable	Arnim Laeuger ArTeCS (Un Madrid)	MCS-48 risc-v	8 8 64 32		Arnim Laeur ArTeC large		4	1	. 59 50	v20.2	0.33 4 1.00 2		X	vhdl 70 system ~60	t48_core	Y asm Y yes	N N	256 16E	1K		32	2004 202 2017 202	https://e	ithuh co		used in several projects Duire Capability, cay6(AKA Ariane) derivative
crisv32_axis_e http://develope asic	Axis Communications	RISC		KIIICEX7	Airechaige	3 3/123 2/33			30	V20.2	1.00 2	.0 0.4	-	Y proprietary		Y yes			4G Y		16	2017 202	http://de	veloper.		very dated product
softcore-cpu https://github.com/Aym		RISC												vhdl 15	control_u	Y asm	N		4G Y	32	7	2019 202)			32-bit immediates, multi-cycle design
fluid_core https://opencor alpha riscv_croyde https://opencor alpha	Azmathmoosa n Ben Marshall	RISC risc-v	8 12	kintex-7-	James Brake	ef 956	4	+	381 #	# 14.7	0.33 1	.0 131.7	X,	verilog 17 Y system 35	FluidCore		N Y		160 Y	+	8 32	2015 201 3 2021 202	1		data width adj., mem sizes adj. 64-bit rv64imck ISA	small, simple yet SOC, see also his tim & vanill
riscv_vanilla https://github.c verified		risc-v	32 32	zu-5e	James IO lir	ni 2422	6		#:	# v21.1	1.00 2	.0		verilog 26	frv_cpu_a		N	4G	4G Y		32	5 2011	9		"toy" 5 stage RISC-V CPU, implementi	
riscv_vanilla https://github.c verified	Ben Marshall	risc-v	32 32	artix-7	Ben Marsha		6		150			.0 31.0		verilog 26	frv_cpu_a		N		4G Y		32	5 201	9		"toy" 5 stage RISC-V CPU, implementi	
b16 www.bernd-pay stable	n Ben Marshall Bernd Paysan	RISC		zu-3e	James dege	nerate synthesis	6		#	# v21.1	0.33 3 0.67 1		IX		top b16-small				4G Y 64K N			2014 201	https://e	ithub.co	TIM: Tiny Instruction Machine, variab two versions: one/15 source files, der	
b16 www.bernd-pay stable	Bernd Paysan	forth	16 5	spartan-6	James Brake		6		134 #	# 14.7	0.67 1		IX	verilog 15	b16	Y yes	N	64K	64K N			2002 201	7 https://g	ithub.co	two versions: one/15 source files, der	ived from c18
qnice-fpga <u>https://qnice-fp</u> stable	Bernd Ulmann	RISC		1			\Box	T					,	Y vhdl 40	quince_cr	Y yes	N N	64K	64K N	18 4	16	202	https://g	ithub.co	derived from NICE: http://www.vaxm	
riscv_piccolo http://www.homebrewc		accum risc-v	8 8	1	\vdash		++	+	++	+		+	\vdash	schematic bluespec ve	rilog	Y yes Y yes	N N		2M Y	256 5	32	2004 201 3 2018 201	https://b	ackaday.	TTL computer, 6809ish, schematics of RISC-V CPU, simple 3-stage pipeline, f	magic-16 planning, 200 TTL chips or low-end applications (e.g., embedded, IoT),
	Brad Eckert	forth		spartan-3	James Brake	ef 681	4	1	83 #	# 14.7	0.67 2	.0 41.0	IX E	B vhdl 16	cd16	. ,,es	N	128K			32	2003 200	http://w		Spartan-3 block RAM	bare core
	Brad Eckert	forth	16 16		James Brake		4	7	31 #			.0 16.9	IX Y	Y vhdl 16	demosoce				8M			2003 200	http://w	eb.archiv	Spartan-3 block RAM	includes stack RAMs & some inst RAM
chad https://github.com/bradchad	Brad Eckert Brad Eckert	forth forth	18 16 18 16	zu-3e	James vivad		1 6	5	250 #		0.80 1		XIML	verilog 33 verilog 33	mcu_arty	Y yes	N		64K N		16 16	202	1		verilog, .f &.c code; fpga project files	min SOC, -3 speed grade
chad https://github.com/brad		forth		atrix-7-3 atrix-7-3	James OFF		6	5			0.80 1			verilog 33							16	202	i		verilog, .f &.c code; fpga project files verilog, .f &.c code; fpga project files	
chad https://github.com/brad	lk Brad Eckert		18 16	atrix-7-1	James DFF		6	5	127 #	# v21.1	0.80 1	.0 51.4	XIML	verilog 33	mcu_arty	Y yes	N		64K N		16	202	1		verilog, .f &.c code; fpga project files	max SOC, -1 speed grad
sc20 http://www.forproprieta			32 8	virtex-6	Brad Eckert	1977	6		150	\perp	1.00 1	.0 75.9		proprietary								201			PDF file, Forth Inc.	
apas saas. Inteps://gitinabic/anteste	d Brad Parker d Brad Parker	PDP11	32 48 16 16	-			+	+					+	verilog verilog		Y lisp Y yes		16M 64K			8	2011 201	https://d	space.m	Verilog FPGA re-implementation of N	uses 48-bit u-code lisk emulator which uses a IDE disk as a backing
	d Brad Parker	PDP8		spartan-3	James Brake	ef 1557	4	1	#	# 14.7	0.40 2	.0	х	Y verilog 15		Y yes	N N	4K	4K			2004 201	5			lisk emulator which uses a IDE disk as a backing
pdp11-34verild www.heeltoe.cd stable	Brad Parker	PDP11		arria-2	James Brake	ef 2532	Α			# q13.1			IX Y	Y verilog 24	pdp11	Y yes	N N	64K	64K	70 13	8	2009			boots & runs RT-11, EIS inst & MMU	
	Brad Parker Brendan Bohannon	PDP8 RISC	12 12		James Brake James synta		6	+		# 14.7	0.50 2 1.00 2	.0 181.3	Х	verilog 18 verilog 34	pdp8	Y yes	N N Y N		32K V	9	16	2005 201 2017 201			boots & runs TSS/8 & Basic 128-bit memory path	based on SH-4, work suspended
	Brendan Bohannon	CISC		artix-7	James Brake	ef 55967 2376	-	2 112	- "	# v23.2				verilog 34			YN		256T Y	-	32	2018 202	https://v	vww.you	64-bit regs, 16x inst, 48-bit VM	BJX2 is superset of BtSR1, 4 data sizes
btsr1arch https://github.c beta	Brendan Bohannon	CISC	32 16		James Brake		6	10			1.00 1		Х	verilog 11	bsrexunit	Y yes	Y N		64K Y		32	2018 202	1		is BtSR1, msp430 like, fltg-pt defined	3 data sizes, no (R++) or (R) modes
wb_z80 <u>https://opencor</u> stable 495_cpu https://github.com/Toto	Brewster Porcella or Brian Cheng	Z80 accum		kintex-7-	James Brake	ef 2025	6	+	144 #	# 14.7	0.33 3	.0 7.8		verilog 4 vhdl 6					64K Y 256 Y			2004 201	2		derived from Guy Hutchison TV80 very basic	Wishbone High Performance Z80 simple & complete doc
	Brian Davis	risc	32 16	1											y1a_core		N		4G Y		16	2014 202	6		32 bit uP core, intended for embedde	
	Brian Nemetz	accum		kintex-7-	James Brake	ef 1750	6	3	233 #	# 14.7	0.17 10	.0 2.2	Х	vhdl 15	classichp_	Υ	N		4K N		7	2012				includes LED display driver & UART, for Papilio
risc-16 https://github.c stable pancake https://people.e stable	Bruce Jacob Bruce Land	RISC stack	16 16 16 5	kintov 7	James bypa	s: 441	6	1 1	120 #	# 14.7	0.67 0.67 1	.0 194.8	v	vhdl 12 verilog 7	soc de2_minic	Y yes	N		64K N 4K	9	8	2000 201 2010 201	https://u	ser.eng.	single cycle, pipeline & OO variants The Pancake Stack Machine dervied f	Little Computer (LC-896) derivative Cornell ECE5760
	Bruce Land	accum	10 3		Bruce Land		4	1 1		# q8.0	0.07	.0 154.6		verilog 7	de2_top	1 yes	IN	41/	41/	31		2010 201	+ IICCD.//W	ww.cs.iii	Cornell ECE576	basic core is scomp, used by up3 & de2_top'
	Bruce R. Land		18 18		James Brake		6				0.67 1		Х		DE2_TOP				256 N	22	16	200	https://p	eople.ec	Cornell course material	
stack_machine http://people.eq stable		forth risc-v	16 5 32 32	cyclone1	James Brake	ef 5101	4	6 29	66 #	# q18.0	0.67 0	.3 25.9	Х		VGA_sran femtosoc		N N		4K N	45	32	2009 201 2020 202	https://p	eople.ec	(3) uP cores, Cornell course material eight riscy uP, teaches FPGAs to unive	VGA output, uses Nakano's tiny_cpu
	Bryan Chan	accum												system 24			N Y		4K	43	32	2020 202	http://w	ww.raysl	originally a TTL project	TOOMB OF ITTAGES deleted
cpu16 http://www.ultr stable			16 5	kintex-7-	James Brake		6				0.67 1		Х		cpu16				64K N			2000 200)		P16 in VHDL	CPU24.vhd with width=16
	C.H. Ting C.H. Ting	forth forth	16 5		James Brake		6	- 2			0.67 1 0.83 1		X		ep16	Y yes			32K N 4K	27		2005 201	PDF files		initialized Lattice memory blocks room for 37 additional op-codes	5-bit instructions removing stack clear: 503 LUT6 & 143MHz
	ar C.H. Ting	forth	32 6	XP2	C.H. Ting	3368	4	+	10/ #	# 14.7 ispL	1.00 1		^	vhdl 1 proprietary	CP24	Y asm	14 14		-417		\vdash	2002 200	https://v	viki.forth	kindle book & RTL available: EP32 RIS	RTL: \$25 from C.H. Ting
ep32 http://forth.org mature	C.H. Ting	forth												vhdl 7		Y forth						201	2		has eForth binary & source	now free
ep8080 https://github.c beta p16b beta	C.H. Ting C.H. Ting	8080 forth	8 8	kintex-7-	James Brake James case		6	+		# 14.7 # 14.7	0.33 9 0.67 1	0 649.1	X			Y yes Y asm			64K Y	20	\vdash	2002 201	8080 dat	a sheets	initialized Lattice memory blocks part of eForth?	work related to eP16 data width can be expanded
	C.H. Ting	forth	24 6		James Case James Brake		4	16			0.67 1		X		p24c	Y asm Y asm	N		2K	28	\vdash	2000	 		part of eForth?	data width can be expanded data width can be expanded
bytemachine https://github.c mature	cOpperdragon	forth	8 8	kintex-7-	James Brake	ef 319	6	1	250 #	# 14.7	0.33 2	.0 129.3		vhdl 7	bytemach	ome	N N		4K Y	30	П	2016 201	7		top is Altera schematic	results are for 2016 bare core
32-bit_MIPS https://sourcefq beta swt16 https://github.com/capt		MIPS	JL JL	zu-3e	James very	slow synthesis	6	1	100 #	# v21.1	1.00 1	.0	\vdash	vhdl 18	mips_mod	Y yes	N V	4G	4G Y	24	32	2011 201	1		Cairo University EE dept	stopped run in synthesis
The state of the s	a captaindane Carsten Elton Sørense	RISC		kintex-7-	James missi	ing modules	++		#:	# 14.7			\vdash	verilog 10 verilog 28			N Y	04K	04K Y	31	16	5 202 2013 201	https://e	n.wikine	Verilog implementation of the Super	on in Verilog. Includes assembler, simulator, an
emps inteps.// bitbacke cirols	ar CAST Inc	8051	8 8		CAST 820 s		6	2		# 12.1	0.33 3	.0 5.0	х	proprietary		Y yes	N		64K Y		32		http://w	ww.cast-	Cast has uP related IP	several versions, FPGA kits
cast_ba22 http://www.casproprieta	ar CAST Inc	RISC	32 16		CAST Inc	1800	6	32	72		1.00 1		х	proprietary		Y yes		4G	4G		32		http://w	ww.cast-	Cast has uP related IP	several versions, FPGA kits
mips_up_vhdl https://github.com/cm4	2 Chandra Mettu	mips	32 32	1	<u> </u>	1 245-	1.	_			0.07		H	vhdl 10				4G	4G Y	$\perp \perp \perp$	32				simple MIPS with comparison to RC5	accellerator, NYU student
z3 <u>https://opencor</u> stable vhdl cpu <u>https://github.com/CGra</u>	Charles Cole	CISC	8 8	arria-2 spartan3	James Brake Charles Gra		A 6 4	2	141 #	# q18.0 14.7	0.00	.0 4.4	-		boss computer	Y asm		128K	256 N	14	\vdash	2014 201	http://cl	n.wikipe arleslah	Infocom Z-Machine V3, youtube vide educational, very simple	http://inform-fiction.org/zmachine/standards case statement program
octavo http://fpgacpu.c beta			16 16	stratix-4	Charles LaFe		Α	1	550	14.7		.0 737.0	Т		Octavo			230	230 N	14	16		https://e	ithub.co	8 core barrel, adjustable data width	~= performance across word sizes, no call/rtn
riscv_vexriscv https://github.c beta	Charles Papon	risc-v	32 32	artix-7	Charles Pap	on?	6				0.52 1	.0	Х	verilog		Y yes			4M Y			201	3		verilog source	scala not needed
	Charles Papon	risc-v			Charles Pap		6		346	\perp	0.52 1			scala	smallest	Y yes	N.		4M Y		1 22	202	https://r	iscv.org/	preformance #s for 8 configurations of	"Briey" is SOC variant
riscv_vexriscv https://github.c scala riscv naxriscv https://github.com/Spin	Charles Papon a Charles Papon?	risc-v risc-v		atrix-7-3	Charles Pap Charle AKA		0 6	4 12	295	+	1.00 1 1.00 0	.0 210.9		Y scala scala	full no cac	Y yes Y yes	N	4G 4G	4G Y	++-	32	202	https://s	pinalhdl	preformance #s for 8 configurations of OoO execution w/reg renaming. Supe	"Briey" is SOC variant rscalar(2 decode, 3 execution units, 2 retire), 2
cpu0 https://jonathan2251.git	Chen Zhong-Cheng	RISC					Ŭ		-55			23.1	Ш	verilog 4	cpu0	Y yes	N	4G	4G Y	60	16	2012 202	https://g		700 page tutorial on LLVM	LLVM Backend for the Cpu0 Architecture
	ar Chip Gracey	RISC	32 32	1	<u> </u>	1 045		4	15		4.0-	4 4 -	LΤ	verilog				4G	4G	$+$ \top	512	5 2014 202	https://g	ithub.co	original propeller has verilog (FPGA) s	ISA: op/ddd/sss format with predication
	Chip Gracey Christian Palmiero	RISC	32 32 32 32	kintex-7-	James Brake	ef 9498 gn heiarchy prob	6	20	160 #		1.00 0		Х	verilog 9 vhdl 41		Y yes Y yes		4G	4G	++-	32	2014 5 2015 201	,		eight propellers, clocking from ucf file Course project, VHDL to netlist (STM	
cray1 www.chrisfento alpha		CRAY1	64 16	zu-3e	James unde	ef 11510	6	L5 1	#	# v21.1	6.00 1	.0	Х	vndi 41 verilog 46	cray svs 1	Y yes	Y N	_	4G N	128	536	2010 201	CRAY da	a sheets	homebrew Cray1	24-bit address registers
cray1 www.chrisfento alpha	eere pe ee	CRAY1	64 16		James Brake		6	19 10	127 #			.0 56.6	Х	verilog 46	cray_sys_1	Y yes	Y N	4M	4M N		536	2010 201	https://v	vww.chri	homebrew Cray1	24-bit address registers
non-von-1 https://www.ch stable	Christopher Fenton	accum	8 8	kintex-7-	James Brake	ef 230	6		556 #	# 14.7	0.33 1			verilog 1	nonvonto	p no	N	64	Υ	30					SIMID in tree structure	A & B regs, instructions broadcast
	Chuck Moore	forth	10	!			++	-	\vdash	+		1	\vdash	proprietary		Y yes			_		\vdash	-	1		AKA G144A12: 12x12 array	family of parallel processors
nc4016 https://en.wikic asic a tiny up https://www.gu errors	Chuck Moore Chuck Thacker	forth RISC	32 32	711.20	James miss	ing files	6	+	44.	# v20 1	0.67 1	0	\vdash	proprietary	TinyCome	Vacm	N V	1.4	1K N	13	120	2007 200	7 https://s	nanar el e-	chapter in Koopman 104 lines of verilog. Thacker (wikiped)	a) deceased
1_ap inteps.//www.qu errors	CHUCK HINCKEI	MISC	JZ 3Z	Lu-Je	2011103 1111221	IIIP IIIC3	ŭ		1 1 1 1 1 1 1	" YZU.1	J.U/ 1			vernog 1	- myconip	. [0311]	74 1	TIV	~U IA	13	120	2007 200	.псгрз.//\	* *** TV. CI. C	20-7 mics of verilog, macker (wikiped)	aj acceased

_uP_all_soft folder	opencores or prmary link	stat	us	author	style /	gata S2	FPG		oor com	LUTs ALUT	Dff 🖺	and the	blk F am ma	date		IPS clks			S src		src les top file 증	chai fi	tg P	max ı dat	max by	te te	adr mod r		n vear revis	secondary web	note worthy	comments
td4	https://github.e	ctab	do ei	ielo ee	accum	0 0	2 coart	on 2 law	nes Brakef				20	00 ##	14.7 0	.20 1	.0 392.	2 V	worile	00 5	5 td4 top		-		16 Y	/		-8	2012 2015	-		very small uP
tigli_cpu	nttps://github.t	stab			RISC	16 1			nes Brakei nes Brakef						14.7 0						24 cpu Y		N Y		64K	16		16	2012 2013	1	course project, not pipelined	no LUT RAM for reg file
cfm	https://github.o				forth	16 1		X-7-3 Jan	ies bi akei	030	, ,	-	43	33 ##	14.7 0	.07 4.	.0 115.	′ ^		cell 2					64K	10	,	10	2013 2013	https://clash-lang		alu inst is ucoded, some missing ops
bfcpu	http://www.clif	f stab		-	Turing	8 3	_	a lam	nes vivado	387	. 6	5	50	00 ##	v21.1 0	.02 4.	0 6	5 X						64K		/ .	2	_	2003 2003	https://en.wiking	no accum, data pointer and brackete	
bfcpu	http://www.clif	f stab			Turing	8 3			nes vivado			5			v21.1 0		0 4	1 X	B vhdl	-	4 cw6670 Y			64K		/ 8	i l		2003 2003	https://en.wikipe	no accum, data pointer and brackets	
bfcpu	http://www.clif					8 3			nes Brakef			5			14.7 0						4 cw6671 Y		N N	64K	64K Y	/ 8	3		2003 2003		no accum, data pointer and brackete	
riscv_picorv32	https://github.o	c bet	a C			32 3	2 xcku3	3p-3 Clif	for small	761	442 6	5	76	59 ##	v16.2 1	.00 3	.0 336.	8 X	verile	og :	1 picorv32 Y	yes I	N	4G	4G Y	/		32	2016 2022	https://github.com	mimimal features, soc options	designed for minimum LUTs
riscv_picorv32	https://github.o	c bet	ta C	lifford Wolf	risc-v	32 3	2 xcku3	3p-3 Clif	for large	2019	1085 6	5	76	59 ##	v16.2 1	.00 3	.0 127.	0 X	Y verile	og :	1 picorv32 Y	yes 1	N	4G	4G Y	1		32	2016 2022	https://github.com	mimimal features, soc options	designed for minimum LUTs
riscv_picorv32	https://github.o					32 3			n-L small		1833 4			27 ##		.00 3	.0 3.	3 X	verile	og :	1 picorv32 Y	yes I	N	4G	4G Y	/		32	2016 2022	https://www.cnx-	mimimal features, soc options	https://github.com/sipeed/TangNano-9K-exan
riscv_picorv32	https://github.o	c bet				32 3		NR-9 Jea	n-L large		5278 4			27 ##		.00 3					1 picorv32 Y			4G		/		32	2016 2022	https://www.cnx-	mimimal features, soc options	inclueds all peripherals
riscv_picorv32	https://github.o	_	_						for small		442 6	5									1 picorv32 Y			4G		4		32	2016 2022		mimimal features, soc options	LUTs & Fmax for Kintex, Virtex & Ultrascale+
cole_c16	https://www.sc								nes Brakef			5			14.7 0							asm I						8	2002 2012		(7) clks per inst, complete SOC	1 1/2 1 1
c16too riscv rpu	nttps://www.sc	stab			RISC risc-v	32 3			nes Brakef	3291					14.7 0							asm I		4G				32	2003	coledd.com/elect	graphics capability	clock/2 and six phases
tpu	https://github.o			olin Riley	RISC-V	16 1		·/ COII	in Riley	3291	0	12	1 10	JU ##	14.7 1	.00 1	.0 30.	4			20 tpu top			64K		-	+	8	2016 2016	http://labs.domip	Series of 16 tutorials on uP design, v	cessing Unit. A simple 16-bit CPU in VHDL for ec
amber	https://openco						2 zu-3e	e lam	nes area o	3105	1857 6	5	10 16	58 ##	v21.1 0	.75 1	0 40.	7 II X			25 a23_core Y					/ 80)	16	3 2010 2017	https://en.wikipe	no MMU, shared cache	cessing office at simple 10 bit of 0 in vinde for ce
amber	https://openco	r stab	ole C	onor Santifort	ARM7	32 3	2 zu-3e	a Jam	nes area o	5066	2382 6	5	20 17	75 ##	v21.1 1						25 a25_core Y					/ 80		16	5 2010 2017	https://en.wikipe	no MMU	
amber	https://openco	r stab	ole C	onor Santifort	ARM7	32 3			nes Brakef		6		18 12	27 ##	v18.2 1	.05 1.	.0 21.	8 ILX	verile	og 2	25 a25_core Y	yes 1	N	4G	4G Y	/ 80		16	3 2010 2017	https://en.wikipe	no MMU	
amber	https://openco				ARM7	32 3	2 kinte	x-7-3 Jam	nes Brakef	6409) 6	5	2 8	32 ##	14.7 0	.75 1.	.0 9.	6 ILX	verile	og 2	25 a23_core Y	yes I	N	4G		/ 80)	16	3 2010 2017	https://en.wikipe	no MMU, shared cache	2048 LUTs used as single port RAM
yfcpu	https://github.o	c erro	ors C		RISC	16 1			nes degen			5	_		14.7 0	.07		\perp			2 yfcpu Y			256			5 1	16		Colin Mackenzie?		very simple
tarhi	https://github.o	c alpl	ha D		RISC	32 3			nes everyt			5				.00 4		9 X		og 4	4 tarhi_control			16M				4	2013 2013		no doc, extremely small RISC	difficulty with timing, try 7.0ns
or1200	https://github.o				penRISC RISC	32 3			nes Brakef nes sparta												78 or1200_tc Y 31 toplevel			4G 4G		/ 20		32 16	2010 2015 5 2015	https://openrisc.i	best older openrisc implementation	
s6soc xulalx25soc	https://openco	stab matu				32 3			nes sparta nes Sparta			5 4							Y verile		toplevel			4G		N 20		16	5 2015			uses ZIP CPU uses ZIP CPU
zbasic	https://github.o		re D	an Gisselquist		32 3		.aiio" Jaii	ies sparte	7930	, ,	9 4	23 0	37 ##	14.7 1	.00 1	.0 11.	^						4G		/ 35	_		5 2018 2020	https://github.com	bare bones variant of zipcpu	autofpga builds complete system
zipcpu	https://github.c	c stab		an Gisselquist	RISC	32 3		x-7-3 Jam	nes Brakef	1687	6	5	2 21	18 ##	14.7 1	.00 1	0 128	9 IX			7 zipcpu Y			4G		/ 35			5 2015 2024		ISA has chnaged, multiple instruction	
pt13	http://www.sin					8 8			nes Brakef			5			14.7 0							asm I						_	2011 2018			micro-code & register updates, minimal ISA
riscv_scarv-cpu	https://github.o					32 3	12														31 frv_core Y			4G				32	2019 2020	https://www.ukri	side channel hardened, no cache, br	anch prediction or virtual memory, research pro
riscv_black-par	https://github.o	com/bl			risc-v	64 3	12												syste	em ve	erilog Y	yes '	Υ	16E	16E Y	/		32	2021		cache-coherent, RV64GC multicore	
uos	https://openco	matu	ure D	aniel Roggen	accum	8 1	.6 kintex	x-7-3 Jam	nes Brakef	441	. 6	5	27	70 ##	14.7 0	.33 3.	.0 67.	4 X	vhdl	1	14 cpu Y						3	4	2014 2017		UoS Educational Processor	inspired by x86 ISA
ax8	https://openco				AVR	8 1			nes missin			5			14.7 0									64K :		72	2	32	2002 2010		both A90S1200 & A90S2313	inserted fake inst ROM
ppx16	https://openco	stab			PIC16	8 1			nes missin			5					.0 192.				10 P16C55 Y			256		/			2002 2009		both 16C55 & 16F84	with fake instruction ROM
t65	https://openco					8 8			nes Brakef			5			14.7 0									64K		_		_	2002 2010		6502, 65C02 & 65C816; wide use	1
t80	https://openco				Z80	8 8			nes Z80 m			5			14.7 0							yes I				_	+		2002 2018	//	Z80, 8080 & gameboy inst sets, seve	
c88 c88	https://github.o	c alph			accum accum	8 8			nes Brakef nes Dff ge			1 2			14.7 C			9 X	vhdl			asm I		8				8	2015 2015		only 8 memory locations only 8 memory locations	used 3658 Dff, doesn't infer block or LUT RAM used 3785 Dff, doesn't infer block or LUT RAM
darfpga	https://github.o	ш.р.				8 8		.aii=5 Jaii	ies Dii ge	2004		* 2		24 ##	14.7	.55 1	.0 0.		Y vhdl.			yes I					,	•	2013 2013		games ported to MiSTer and DE10-li	
terracresta	https://github.o	c bet				16 1		_	_			+	+	+				ti		og 5		yes I	N N	4G	4G Y		+	16	2018 2022	nttps://github.com	FPGA compatible core of Nichibutsu	
riscv harris	http://pages.hr	mc.edu			risc-v	32 3							_					Ť		4				4G		/ 45		32	2019 2021		courseware to go with book	no top?
riscv harris	http://pages.hr	mc.edu				32 3	12												svste	em 5			N	4G	4G Y	/ 45	5	32	2019 2021		courseware to go with book	no top?
minicpu_narde	https://github.o	com/da	ver D		accum	8 8	8											GIX			2 minicpu Y		N	256	256 Y	/ 9	9		2024	https://www.linke	linked in page has full description	web page also has soft 6502 for Gowin, Xilinx l
agcnorm	https://openco	r bet	a D		accum	15 1	5 sparta	an-3 Jam	nes Brakef	3732	4	1	2 2	20 ##	14.7 0	.66 1	.0 3.	5 X	vhdl		5 AGC Y	_	N Y	4K	72K N	N 11	l l	1	1962 2012	http://klabs.org/h	Apollo Guidance Computer via 3-inp	
copro6502	https://github.o				CISC	8 8			ISE pr	ojects fo	r each core	2							Y vhdl,		ilog Y								2014 2017	https://stardot.or		RM2 & 32016 cores selectable by DIP switch on !
electronfpga	https://github.o	c matu			6502	8 8													Y vhdl		Y	yes I	N N		64K Y	/			2014 2020	https://en.wikipe	Acorn Electron ULA in various FPGAs	
Lutiac						16 N		ix-4 Dav	vid Gallow	140) A	4	19	98	0	.67 1	.0 947.	6 I	,	, veril					64 N		1	32	3 2010		synthesis maps PC into ucode	no inst mem: small state machine, ~200 inst or
arm_harris	http://booksite					32 3			_			+	+	+				+	syste	em 4	49 arm_singl Y	yes I	N Y	4G	4G Y		+	_	2014 2015	https://booksite.e	courseware to go with book	both VHDL & System Verilog
arm_harris	http://booksite				ARM	32 3 32 3			_			+	+	+				+	vhdl	4	46 arm_singl Y	yes I	N Y	4G	4G Y		+	_	2014 2015	https://booksite.e	only a few op-codes	also has book figures & course slides
mips_harris	nttp://booksite				MIPS							+		-				-	syste	em 4	49 mips_sing Y	yes i	N Y	46	4G Y			_	2014 2021	nttps://booksite.e	courseware to go with book	goes with text book exercises
mips_harris	http://booksite				MIPS	32 3			_			++	_	_		_	_	+			49 mips_mul Y					,	+		2014 2021		courseware to go with book	video on Digilent Blog
mips_harris mips_harris	http://booksite		_	avia riarris	MIPS	32 3	12		+		+	+	+	+		_	_	+	vnai	4	49 mips_sing Y	yes i	N I	4G	4G Y	,	+	_	2014 2021	https://digilent.co	courseware to go with book	complete set of book figures by chapter
vespa	http://booksite					32 3 32 3	12		_			+	+	+				+	verile		49 mips_mul Y	asm I			4G N	1 16		22	2005 2005		courseware to go with book	ter Systems with Verilog 0-521-82866-X, Un. Mir
free6502	http://www.arc	h stab			6502	8 8		v 7 3 law	nes Brakef	646	. 6		19	22 ##	14.7 0	.33 4	0 24	6 X			5 free6502 Y			64K		/ 10	,	32	1999 2000	http://www.coco	microcoded	ter systems with verling 0-321-82800-X, On. Will
my8085light	https://github.o		_		8085	8 8		X-7-3 Jan	ies braker	040	,	+	13	75 ##	14.7	.55 4.	.0 24.	Ŷ		_	7 my8085 Y			64K		/ 19		0	2020		light weight 8085 with 18 inst	
mycpu	http://www.my				accum	8 8		v-7-3 lam	nes Brakef	3428	6	5 1	15	55 ##	14.7 0	.33 3.	0 5	n x	vhdl		28 cpu_top Y			64M		/ 10	1		2010 2023		originally in TTL, avail, as a kit	my4th; micro-coded, bit serial, runs Forth
gnu	https://onenco	stab	_	iego A. Idarraga	accuiii	0 0			nes errors			5	1.5		14.7 1			^			21 gpu		Y	O-VIVI	J-41V1 1	+	+ +		2015 2015	nttp://mynor.org/	graphic processing unit	coding errors
theia gpu	https://openco	r bet	_	Piego Valverde	RISC	96 6			nes huge a			5			14.7 0						32 theia		_						2009 2012			s four cores, huge LUT count, 2/3rds LUT RAM
dp8051	https://www.de				8051	8 8	8 virtex	x-5 Dig	ital Core [1699	6	5	20		14.7 0			3 ILX	prop	orieta	ry Y	yes I	N	64K	64K	_		_	1999 1999		also PIC, HC11, 68000, 680x, d32pro	
tinvisa	https://github.o	com/di		illon Huff	RISC	32 3	2						T-								49 cpu Y				4G N	N 13	3	32	2019			lined & with forwarding implementations
mcu8	https://openco	r alph			accum	8 8	8 kintex	x-7-3 Jam	nes Brakef	274	6	5	29	99 ##	14.7 0	.33 1	.0 360.	1 X	vhdl	1	16 processor_E	asm		256		/ 17	7		2008 2009		asm, simulated, builds?	
turbo8051	https://openco	r bet	a D		8051	8 8			nes Brakef		6	5 1	12		14.7 0			3 IX			74 oc8051_tc Y	yes I	N N	64K	64K Y			工	2011 2016		includes perpherials	
sparc64soc	https://openco	alph			SPARC	64 3			nes errors		6	5 T			14.7 2			Ш	Y verile	og 26	63 W1 N	,	Υ	ш		\perp	ш		2009 2010		huge source file count	work in progress with no progress
odess	https://openco	stab				## 1			nes too bi			A ## 4			q18.0 4			1	Jysee		27 CoreQuad Y		Υ		4G	\perp		16	2017 2017	https://opencore	Altera proj, Multicore, P&R results a	
odess	https://openco	stab		mytro Senyakin					ytro Seny						q17.1 4			3 I			27 CoreOneV Y		_	4G		_		16	2017 2017	https://opencore:		t 37-bit adr, quad issue, caches, 32-64-128 fltg-p
odess	https://openco	stab		,,		## 1			ytro Seny	148078	B A				q17.1 4			9 I	JyJee		27 CoreQuad Y		Υ	4G		_		16	2017 2017		Altera proj, Multicore, P&R results a	
odess	https://openco	stab		mytro Senyakin	RISC	## 1			ytro Seny			72 1				.00 1		1			27 CoreOneV Y		Υ		4G	\perp		16	2017 2017	https://opencore	Altera proj, Multicore, P&R results a	
odess	https://openco	stab		mytro Senyakin		## 1			nes reduc						q18.0 4		.0 11.				27 CoreOneV Y			4G		\perp		16	2017 2017	https://opencores	Altera proj, Multicore, P&R results a	
odess	https://openco	stab		mytro Senyakin				ne-5 Jam	nes slow t	50135	A	72 1	112 9	90 ##	q18.0 4	.00 1	.0 7.	2 1			27 CoreOneV Y			4G				16	2017 2017	https://opencores		t 37-bit adr, quad issue, caches, 32-64-128 fltg-r
limen	https://github.o	com/do	_			16 1			_	!		+	+	+	\vdash	_	-	+			12 core Y			64K		120	-	8	2018 2021	1	teenager, highschool thesis	in a section of the section of the section in the s
pcycle risc63	https://github.o	com/do c alph		ominik Salvet	accum RISC	64 1			+	-	+	++	+	+	\vdash	+		+	vndl	+	5 pcycle Y 16 risc63		N Y	10	179	/ 39		16	2015 2021	1	tightly packed 16-bit ISA	inecraft, 1st custom VHDL design by author thesis in Chech
p16	http://www.ult				forth	16 5	_	x-7-3 lam	nes bad sv	/ntax		1	+	+	14.7 0	.67 1	0	+	vhdl		1 p16			64K	64K	35		10	2000	http://ftp.forth.or	rg/syfig/kk/11-2021-Golding.pdf	diesis in chech
pavr	https://onenco	r alph	_			8 1			nes Brakef) 6	<u> </u>	1 13	32 ##		.33 1		5 X			18 pavr_cont Y			4K		/ 72	2	32	6 2003 2009	p.//itp.io/til.ol	superset of AVR	
iop16b	https://github.o					8 1		, 5 3811	Drukei	2030		+	113		24.7	1	10.	1		5	51 cpu_top Y	asm I				/ 11		8	2021 2022	https://hackadav	I/O Processor with minimal instructi	o full set of perpherals
multicomp	https://github.o				accum	8 8	8					+	\neg	_			+-	1	1	Ť			\top		Ť,	+~			2021		6502, 6800, 6809 & Z80 on Cyclone I	
r32v2020	https://github.o				RISC		1					+	\neg	1			+	1		\top			т			\top	+	\top	2021		,, a zaz z zymone i	huge download, canceled
mips_16	https://openco	stab	ole D	loyya Doyya	RISC	16 1	6 kinte	x-7-3 Jam	nes collap	sed in co	ompile 6	5		1	14.7 1	.00 1	.0		verile	og 1	12 mips_16_ Y			64K		13	3	8	5 2012 2013	ı	Educational 16-bit MIPS Processor	
mc6803	https://openco	r stab			6803	8 8										.33 3.			syste	em ve	erilog Y	yes I	N N	64K	64K Y	/			1999			John E. Kent, translated CPU core from VHDL to
plasma_cortex	https://github.o	com/N				32 1					6	5				.00 1		Х					N	4G	4G Y		П	8	2018	https://hackaday.	io/project/160180-plasma-cortex-ope	en-source-cpu-in-vhdl
ejrh_cpu	https://github.o	c stab	_		RISC	16 1		x-7-3 Jan	nes Brakef	928	6	5 1	2 19	96 ##	14.7 0	.67 1	0 141.	6 X	verile	og 1	17 machine Y		\perp	\Box		T	LΠ	16	2015 2015		see web archive for doc	
jimmy	https://github.o	com/ku			RISC	8 8				_		Щ	\perp					IX			2 jimmy Y				256 Y	/ 16	5	4	2020	1	educational, 4 regs, 8-bit adr spaces	
dapzipi8	https://github.o	comy cr	1301		icoBlaze	8 1			an conve			-	2 22	24 ##	v22.1 0	.33 1	.0 242.	4 X	vhdl	2	20 top Y	asm I	N	256	2K Y		+	22	2022	1		R also zipi8 starting point, PhD thessis
riscv_cpu_veril	https://github.o						2 artix-				for sim 6	1	+		v22.2 1	.00 1	.U	+	verile	og 2	26 Risc5CPU Y	yes I	N N			45)	32	2022		Five-Stage Pipe RISC-V uP	has top schematic
cbox16	https://github.o					16 1 16 1		an- / Jam	nes Brakef	ieia	6	1	+	##	v22.1	_	+	-	sche sche		10 manual_cpu	- '	rN .	64K	64K	+	++	8	2022	1	very little	Digital schematic, VHDL & verilog
gbox16-gpu			pietie	ngineersbox	KISC	10 1	U	1	- 1	1	1 1		- 1	1	1 1	- 1	- 1	X	scne	matic	c igpu	- 1	- 1	. 1	- 1	- 1	1 [ō	2022	1	Digital schematic, based on NVIDIA a	HID WAIN DILLE

Column C	_uP_all_soft folder	opencores or prmary link	statu	author	style /	Jata Sz	et sz	GA repo		LUTs ALUT	Dff 5	si blk	F .	=	IIPS clks		ven dor	src code	#src top file	chai	fitg P		nax byte		adr #		start last year revis	secondary web	note worthy	comments
See			ropriot	ar oncilica com		22	16 ctrat	_			_	E ruin				_	IV.		oc: 22E0 V	voc	Pr I				10 1				varilag source included with license	room for 00 year institute as ASIC
See											Δ	_									_									
Martine Mart																				ves										
March Marc	ensilica																		eSi-1650 \	ves		64K 6	4K Y	92	10 1	6 5	2001 2016			
0.00	Ic-2				CISC	16								## 14.7					13 lc2_all \	yes	N	64K 6	4K N	16				https://en.wikipe		educational, compiled via Synopsys
See Manufally Ma	riscv_taiga	https://gitlab.co	c stable	Eric Matthews	risc-v	32	32 zynq	9	Ť	1551		1	123		1.00 1.	0 79.3	IX	system	46 Y	yes	N	4G 4	4G Y		3	2	2017 2022			
The stands of the control of the con	cosmac	https://github.c	c beta	Eric Smith		8					6				0.33 1.				1 cosmac Y	asm	N N	64K 6	4K Y	100						Fmax is for bare core, runs CamelForth
Series And Market Series And Seri	cosmac	https://github.c																				64K 6							uses PIXIE graphics core	
Miller St.	hive	https://opencor									Α	8 24					ILX			_				40						
March Marc		https://github.c						ex-7-3 Jame	es Brakef	1340	6	5	286 #	=			Х			,,				\perp						
See		https://github.c							\perp						0.83 3.	0	L							\perp	1	.6				
The section of the se		https://gist.gith						2.0				+-	Η.				\vdash							+-+	-+	-		https://www.bign	4-bit CPU in VHDL	
Column C		nttps://tams-wi										_					V				N Y	256 4		40					hdi- 10	
Second S		https://github.c	com/nau			_					_	+	53 F			_	-			100	_			40	1	6	2016 2017			
The service of the control of the co	riscff	itcps.//gitildb.c	nronriet					PE Jairie	-3 LOT 107	UNITOT III	31 02 000 0	+	- '	111 VZI.I	1.00	0				yes	_	40 4	10 1	+	-	.0	2004			single cycle, empty synthesis
The content of the co	pet-on-a-chip	https://github.c							1						0.67 2.	0		Y verilog	19 ton)	asm	N Y	64K 6	4K Y	40	5			https://ezrasrobo		cust nch & uP. derivative of tiny soc
The second control of the property of the prop	tiny_soc	https://github.r																			N Y	64K 6	4K Y	44	1	6	2020			
The second control of the property of the prop	natalius_8bit_r	https://openco	r beta	Fabio Guzman	RISC	8 :	16 kinte	ex-7-3 Jame	es Brakef	232	6	1	175 #	## 14.7	0.11 3.	0 27.7	х	verilog	12 natalius_r \	asm	N Y	256 2	2K Y	29		8	2012 2012		return stack & register file	3 clocks/inst
The second control of the control of	ahmes	https://github.c		Fabio Pereira	accum	8	8 kinte	ex-7-3 Jame	es Brakef	186	6		476 #	## 14.7).33 3.	0 281.6	Х				N N	256 2	56 Y	15	1			http://embedded	systems.io/ahmes-a-simple-8-bit-cpu-	
The section of the proposal property of the property of the proposal property of the prop	fpz8	https://openco	stable	Fabio Pereira	Z8	-	,	one-4 Jame	es Brakef	5184	4	1 16		## 14.7	0.33 4.	0	-1	vhdl	4 fpz8_cpu_ \								2016 2016			Altera megafunctions (mem)
Column C	vhdl-cpu2	https://github.c	com/leb	ic Fabrice Normandin																u Jiii				29						MIPS inst card, pipe hazard notes
The Control of Control	s1_core	https://openco									6	8 59																https://en.wikipe		Vivado run
Service Service (1986) 1889 1889	m1_core	https://opencor	beta																	yes	N	4G 4	4G Y	_	-	_				
Column C	ippro	https://github.c	com/fsid																	asm	N	64K 6	4K	30	3					image processing, several publications
Part Control		nttp://www.spa				_	_					1 2					X			asm	\perp	CALL	AV .	+ .	-+			Labora 11.		Lie Of Meteolog
Segment Program of the processing and the processing of the proces		https://gith.ch										+					6			\vdash	NI.				-	+		nitps://cs.uwater		
The control of the co		https://openso					o Kinte				6	- 1						vhdl	3 Sap-1-1UP					3	+	+	2024	1		GOWIN 3K PROJECT
The product of the		https://github						ev-/-a rattle	s bi akei	007	0	+ 1	23/ 1	14./	,.0/ 1.	U 240.3	-^							34	+			https://ashet.com		ISA at doc/specs/spu-mark-ii md
Mart Mart Warf	tis-100	https://github.c	com/Ma					-+	+		+	+	+	+		+	\vdash							13	-+					
Sex parts	mc6809e		beta	Flint Weller	6809	8	8 kinte	ex-7-3 Jame	es gate le	vel primi	itives er 6			14.7	0.33 3.	0						64K 6	4K Y	44	13			https://www.linke		
Seed Market (1994). See All No. 1997. A 1997	riscv_snitch	https://github.r	c WIP		risc-v																N	4G 4	4G Y		3	2	2023	https://www.pulp		SC-V core (RV32I or RV32E), 32-bit integer and
International State / International Prof. Pr	socdp8	https://github.r	c beta	Folke Will	PDP8	12	12											vhdl	34 socdp8_p; \	yes	N N	32K 3	2K			8	2019 2019		SoC implementation of a PDP-8/I for	includes extended ALU
Tree Process Services and Proc	nanoblaze	https://openco	r beta	Francois Corthay	picoBlaze	8 :	18 kinte	ex-7-3 Jame	es punctu	ation	6		#	## 14.7	0.33 2.	0	Х										2015 2015		nanoBlaze compatable, adjustable da	ta width
Service of the control of the contro	nanoblaze	https://openco	r beta	Francois Corthay	picoBlaze						6	1	169 #						12 nanoblaze	asm		256 2	2K Y				2015 2015		nanoBlaze compatable, adjustable da	ta width
State Part Control	j68	https://code.go	stable			32	16 strat	tix-2 Fred	er speed		4	4	180		L.00 6.	0 15.8	1		1 j68 \	yes	N	4G 4	4G Y				2009 2014			
Fig. 1. See No. 1. See	j68	https://github.c	com/fred			16	16 cyclo	one3 Fréde	éric Requ	1900	4	9	90					verilog	38 soc_j68						1	.6	2018			
Second Description Descr		https://github.c	com/free			32	32												19 jive_cpu_1 \	yes					3	2	2018			
State Control State Control State Control State Control State Control State Control State		https://github.c																	8 cpu_dp						3					
State Agency and a transformation generated and a second process of the process o		https://baioc.gi								3306	1622 4	86	50 #				ш							32	_			https://gitlab.com		in Portuguese
Source (1969) 8 8 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9		https://opencor	n beta					тап-ь Јате	es errors			_		14./	4.	U	IV							+	2	2	2009 2010	https://www.gpic		22 8 64 hit coftware tools hit files
Table Section Processing Section Pr		https://www.ga	c mature			-	_		+						_		IX	_		,				44	12	2	2022			
The part of the pa		https://onenco						one-2 Jame	s missin	files	4	_		## 011 14	167 2	n	Η,							44				https://onenrisc.i		biliputer soc
Part		https://github.c						One E June		5 11103				q11.1.	,.o, L.	-				inal	N N	64K 6	4K N	10				ncps.// openinse.i		. educational
No. Proceedings Process Proc	ignite ptsc						8								1.	0														
Sex (parts) Miscal Philips According 15 (a) Miscal Philips A	myforthproces	https://openco	stable	Gerhard Hohner	forth	32	8 SP-ki	intex Jame	es Brakef	2959	6	6	223 #	## 14.7	L.00 1.	0 75.3	х	vhdl	58 mycpu Y	yes	N	64M 64	4M	96			2004 2012		DPANS'94 32-bit Forth, masters thes	25.15 Whetstones
The properties of the control of the	riscv_tinsel	https://github.c	com/POI	T Ghaith Tarawneh		32	32												ec verilog									https://poets-pro	message-passing architecture design	ed for FPGA clusters
## Margine property with a pro	attiny_atmega	https://openco				8 :																			3			https://git.morgo	configurable AVR processor w/8 con	igurations
Inter- Coperand Inter-	xmega_core	https://opencor									6								34 mega_cor \				28K Y	72	3			https://git.morgo		
## Programment		https://opencor				32					6	_						vhdl	14 cpu \			\vdash	_						x86 .exe generates VHDL RISC uP	
		https://opencor				32					6	8					IX	vhdl	14 cpuc		N N	\vdash	_	+						
		nttps://opencor									6	-				-	IV.				AL AL	CAV C	AV V	+	_			hanne //minh.ch		
		https://opencor				-	e eper				265 6	- 8				-								+	-					
1820 mister [Life processors stable Goran Device 280 8 8 Victors Company 1 1 1 1 1 1 1 1 1		https://openco									505 6	_												+	_					
2859	a-z80	https://openco					_				4	20		-			_							+ +						
Secondary Institution In		https://githuh	com/Gra					0014	DOVIC	2004	17	123	1 25 1	944.44	1.			Y vhdl. V	39 sys ton	100	N	32K 3	2K Y	+	-			https://en.wikine		
September Sept	riscv_minimax	https://github.c	com/gsn				_	60 Grae	me Sme	423	61 6		200 #	## v22.2	1.00 4.	0 118.2				yes	N			1 1	3			, and a second		
https://peacego. stable Grant Ayers Attractive Grant Searce Grant Searc	mips-hls-vivade	https://github.r	c stable	Grammatopoulos Va		32														yes	N	4G 4	4G Y		3					
Number Product Produ	mips32r1	https://openco	stable	Grant Ayers	MIPS			a-2 Jame	es Brakef	3716	A	8	79 #	## q13.1	1.00 1.	0 21.3	IX	verilog			N Y	4G 4	4G Y		3	2 5	2012 2015	https://github.com		
Third ARM 100 Third ARM 12 22 Lan 28	multicomp	http://searle.hc	untest		accum	8	8		$oldsymbol{oldsymbol{\Box}}$			$oldsymbol{ol}}}}}}}}}}}}}$										\Box T		J		J	2014	https://blog.gadg	6502, 6800, 6809 & Z80 on Cyclone I	
Collaborary		https://github.c	com/gra		71111113	32	20 0	Juille	-2 414000	uciuuits	6		#	## v21.1	L.00 1.	0	Α	VIIGI	18 Y	yes		70	,		1	6	2020	https://grantwilk.	custom darch for the Aktiviva ISA off	course work, quartus project
Collaborary	armv4_uarch	https://github.r	com/gra	tt Grant Wilk							4	$oldsymbol{ol}}}}}}}}}}}}}$												J			2020	https://grantwilk.		
New No. Interpretation Section Interpretation Section Interpretation Section Interpretation Section Interpretation Section Interpretation Interpretati	hc11core	incep.//www.giii		Green Mountain Co			8 kinte				6	$oldsymbol{oldsymbol{\Box}}$					Х	vhdl	1 hc11rtl Y	yes	? N	64K 6	4K N			_			restricted use license, with correctio	ns
pollo 68000 http://www.and.proprietal Gunnar von Boehn 68000 & 18 16 cyclone-Visions 68000 and the proprietal Gunnar von Boehn 200 200 and the proprietal Gunnar von Boehn 200 and the proprietal	mc6809	https://github.c				8	8						\Box				Щ	verilog	6 gd6809 \	yes	N N	64K 6	4K Y					https://shop.tren		emphasis on cycle accuracy, DIP replacement
No.	beri	https://www.cl				64	32				\Box		\Box				ш							₩Ī				https://github.com		CHERI (Capability Hardware Enhanced RISC Ins
Number N	apollo_68080	http://www.apo										_	455				I			,				+	3			http://www.apoll		
With https://ethub.com/Nivohl. https://ethub.com/Niv		nttps://opencor	matur			-					172 6	+								yes	N N	64K 6	4K Y	_		-		nttps://github.com		
Dubble Interpt//www.hrts beta Harn Tiggeler Missey James Flake 3421 6 1 127 ## 14.7 1.07 2.0 3.1 X vhdl 23 Cpublic to V ves N N 1 M M V 2002 2018 http://www.hrts.lag/908 clone ht-labs offsets everal upon stable Harn Tiggeler Florid S 1 1 1 1 1 1 1 1 1		https://github.c	com/kiw									+												20	+	+-	LULU	https://github.com		
Stable Harm Tiggeler PICLS B 14 kintex-7-1 James Cannor find (a finitex-7-1 James Cannor finitex) (a finitex-7-1 Jame		http://www.bt	- heta			_	_					1					_							24						
TTA stable Hans Tiggeler TTA 5 16 intre-x ⁻¹ James Braker 10 6 1 57 ## 14,7 0.67 1.0 47.4 X whd1 23 utta struct N sam N		ncep.//www.nt-										1	12/ 7				^							+ +	-			nccp.//www.nc-la		
Inter-Procession Inter-Proce							14					1	57 1		J.J.J		×	vhdl	23 utta stru N			230 2	-n\ I	+	-		2333	http://www.ht-la		
4bit. up. https://ethub.c alpha i tarshal Mittal	hicovec	https://openco									6	1	7. 7				┢╨┼	vhdl					Y	+			2008 2010			The state of the s
Inter-oberon https://github.com//neeil Hellwig Gelsse risc5 32 32 32 32 32 32 32 3		https://github.c									2166 6	1	187				х					16M 16	6M N	17	3					big Dff count, multiple writes to register file
1 1 1 1 1 1 1 1 1 1	thm-oberon							-	1		1		ĽŤ.	1											-	_		https://github.com		
co32 https://opencod stable Hellwing Gelsse RISC 32 32 lintex-7-2 James Brakef 3367 6 5 5 167 ## 14.7 1.00 1.5 29.1 MZ Y verilog 24 leco32 Y yes N 512M256M Y 61 32 2003 2002 homepages.thm dMIPS like, olsow mul & div 1.00 1.5 29.1 MZ Y verilog 24 leco32 Y yes N 512M256M Y 61 32 2003 2002 homepages.thm dMIPS like, olsow mul & div 1.00 1.5 29.1 MZ Y verilog 24 leco32 Y yes N 512M256M Y 61 32 2003 2002 homepages.thm dMIPS like, olsow mul & div 1.00 1.5 29.1 MZ Y verilog 24 leco32 Y yes N 512M256M Y 61 32 2003 2002 homepages.thm dMIPS like, olsow mul & div 1.00 1.5 29.1 MZ Y verilog 24 leco32 Y yes N 512M256M Y 61 32 2003 2002 homepages.thm dMIPS like, olsow mul & div 1.00 1.5 29.1 MZ Y verilog 24 leco32 Y yes N 1.00 2.5 2 MZ yes N 2.00 2.5	eco32	https://openco						ex-7-3 Jame	es Brakef	2339	6	1	160 #	## 14.7	1.00 1.	5 45.5	ILX			yes	N			61		2				
1	eco32	https://openco	stable		RISC	32	32 kinte	ex-7-3 Jame	es Brakef	3367	6	5	147 #	## 14.7	L.00 1.	5 29.1					N	512M 25	66M Y	61	3	2	2003 2022	homepages.thm.c	MIPS like, slow mul & div	
	mc8051	http://www.ore	e stable																49 mc8051cc \	yes								www.oreganosyst		
http://www.bitl stable Herbert Kleebauer CISC 16 16 1 1.0 schematic Y asm N 64K 64K 1993 1995 documentation in German *1.5 schematic design	digital_up	https://github.c	com/hne																									https://github.com		
proz http://www.bitll stable Herbert Kleebauer CISC 16 16 1.0 schematic Y asm N 64K 64K 1993 1995 documentation in German *.1 schematic design	digital_up	https://github.c	com/hne					rtan-7 Jame	es clockir	716	309 6	1	182 #	## v22.1	0.67 1.	0 170.1								60				https://github.com		
Proz http://www.btt stable Herbert Kleebauer CISC 16 16		https://github.c							+		$\sqcup \sqcup$	_	\vdash	+	_	_		vhdl	52 mips_prod Y	yes	N	4G 4	4G Y	+	3				course project: single cycle, pipeline	extensive simulation tests
ge https://opencor/ alpha Hesham ALMatary MIPS 32 32 Spartan-G James Brakef 5345 6 7 1 8 ## 14.7 1.00 1.0 1.5 X Verilog 30 edge cort Y verilog 30 46 Y 32 5 2014 2014 Edge Processor (MIPS) MIPS1 clone	xproz	http://www.bit							4			_	\vdash				1			asm	N			+	+					
	edge	https://opencor	n alpha	Hesham ALMatary	MIPS	32	32 span	rtan-6 Jame	es Brakef	5345	6	7 1	8 #	## 14.7	1.00 1.	0 1.5	Х	verilog	30 edge_core \	yes	N N	4G 4	4G Y		3	2 5	2014 2014	·	Edge Processor (MIPS)	MIPS1 clone

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz net ez	FPGA re	por com ter ents		Dtt CT.3	blk ram n	F a	tool MIF	S clks/		ven dor	src code	#src files top file	chai	fitg -P	max dat	max by	te te	adr #	pipe g len	start last year revis	secondary web link	note worthy	comments
src	https://github.o	untested	Heuring & Jordan	RISC	32 3	2										verilog			T						2018	http://www.zeep	book by Heuring & Jordan	also Kilts cpt17 Adv FPGA dsgn
minicpu	http://www.cs.		Hirotsugu Nakano	stack	16 5	5 kintex-7-3 Ja	mes lots o	f 433	6 1	1 1	128 ##	14.7 0.3	3 1.0	97.7	Х		7 minicpu	yes	N	4K	4K 1	N 26	5		2008 2018		same as tiny-cpu	uses Flex, Bison & Perl to create gcc compiler
df6805	www.hitechglol	proprietar	Hitech Global	6805	8 8						83	0.3	3 4.0	4.1	-1	proprie	tary		N N	64K	64K	Y				6805 data sheets		
riscv_pito	https://github.o		Hossein Askari	risc-v	32 3		osse includ			# ### :					Х		31 rv32_core \		N		4G \	Y	3.	2 8	2020 2022		RISC-V Barrel Processor for Deep Ne	
ez8 fpg1	https://github.o		Howard Mao Hrvoje Čavrak	accum PDP1	8 1 18 1		mes replac	644	6	2	233 ##	14.7 0.3	3 2.0	59.6	Х		13 ez8_cpu 13 cpu 1	yes		256		+	+		2014 2014	http://zhehaoma	video display of PDP-1 console, a mi	not sure inferred RAM correct?
iDEA	https://github.o		Hui Yan Cheah etal	RISC	16 3		. Ch unabl	321	6 1	1 2	405	13.2 0.6	7 1.0	845.3	х		22 cpu_top	ves ves	N Y	64K	64K 1	N 24	1 3	2 9	2011 2016	The iDEA DSP Blo		U from GitHub, rq'd NOPs lower actual results
mb-lite_plus	http://www.lat			uBlaze	32 3	2 kintex-7-3 Ja	mes Brake	f 244	6	2	319 ##	14.7 1.0	00 1.0	1308	Х		34 tumbl					Y	3	2	2010 2012		Delft Un. Of Tech. course work	use inferred RAM
ben_eater_up	https://github.o	com/hsnav	Humberto Silva Naves	accum	8 8	3														256					2015 2019	https://eater.net.	Ben Eater's 8-bit breadboard compu	t microcode?
tiny-riscv	https://github.o		Hyounguk Shon	RISC	32 3	2				\perp						- 0	35 riscv_top \		N		4G \	Y 24	1 3	2	2019		, , , , ,	four variations: cache, multi-cycle, pipeline & si
cpu_mcnally			lain McNally	accum	16 1					-						B system				4K		_			2011		for course, SystemVerilog HDL - Exar	possibly same as simplecpu
lattice6502	https://openco	beta	Ian Chapman	6502 PDP8	8 8						214 ##				Х		3 ghdl_proc			64K		Y			2010 2010		targeted to LCMXO2280	th AV diels are either as observe
pdp8l power a2	https://openco	beta	lan Schofield IBM (open PPC)	PDP8 PPC		2 cyclone-3 Ja 2 vu3p-2	mes Brake		4	48	63 ##	q13.1 0.5	0 2.0	14.4	1	vhdl		1	N N	16E	4K	, —	2	2	2013 2013		Minimal PDP8/L implementation wit PPC RTL, asic gate RTL	Virtex VU3P-2 FPGA implementation (380K lut
sardmips	https://onenco	systemC		MIPS	32 3		ICEII	les		+						system			N	4G		<u>'</u>	3	2	2006 2009		synthesizable parametric IP core sup	
riscy shakti	https://github.o		IIT Madras	risc-v	32 3		_			+ +		1.0	00 1.0)		bluesp			N	4G		·	3		2014 2021	https://shakti.org	~8 different riscy cores. Madras Indi	
riscv_niosv	https://www.in	proprietar	Intel	risc-v			tel fastes	1509	A	2	566 ##	q21.3 1.0	00 1.0	375.2	1	proprie				4G		Y	3.				free license, small inst & data mer	RV32IA spec, M20K for reg file, interrupts
riscv_niosv	https://www.in	proprietar	Intel	risc-v	32 3		tel fastes	1580	A	2	362 ##	q21.3 1.0	00 1.0	229.1	. 1	proprie			N		4G 1	Y	3		2021			RV32IA spec, M20K for reg file, interrupts
riscv_niosv	https://www.in											q21.3 1.0			-1	proprie		703		4G			3.		2021			RV32IA spec, M20K for reg file, interrupts
v1_coldfire	https://www.si			68000		6 cyclone-3 fre	eescale	5000	4	+	80	3.0	1.0	14.2	1	verilog				4G			1		2008	https://www.silva	free for Altera	3500 LUTs on Stratix-III
riscv_rp32 whitham 68k	nttps://gitnub.c	alpha	Iztok Jeras Iack Whitham	risc-v 68000	32 3	C Nietow 7 3 1-				+		14.7 0.6	7 4		\vdash	system	28 r5p-mousi	yes asm		4G		_	3.		2022		four variants including single cycle, r university project, 68020 subset	
cdc160	https://www.jw	om/jadels	iadelsbach	cdc160	12 1		mes no to	module		+	##	14.7 0.0	97 4.0	,		scala	2 cdc160			4G 4K		64		ь	2002 2003		university project, 68020 subset	read thesis, code generator for top modules
nova1bach	https://github.o	om/jadels	jadelsbach	nova	16 1	6				+							10 nova_cpu	yes	N	64K	64K	1		7	2016			
pdp1bach	https://github.o	om/jadels	jadelsbach	PDP1		-										verilog	16 pdp1_cpu \	yes .	N N	4K	4K \	Y 28	3		2015			
rca110	https://github.o	om/jadels	jadelsbach	rca110					0.5	$+ \top$						Y verilog	2 rca110_cr		Τ.	ш	$\bot T$	\perp	$\perp T$		2015	http://www.bitsa	vers.org/pdf/rca/110/TP1134 RCA11	
verilog-harvard	https://github.o	com/jaywo	Jae-Won Chung	RISC	16 1	6 zu-3e Jai 6 zu-3e Jai	mes multi-			++	250 ##	v21.1 0.6		_	X	verilog	7 cpu02		N N	0	1 0	N 23	3 -	4	2019 2019		multi-driven nets	multi cycle CPU that has an IPC of 1
verilog-harvard	https://github.o	com/jaywo	Jae-Won Chung	RISC	16 1	6 zu-3e Jai		driven n		+	##	v21.1 0.6	7 1.0)	X	verilog	7 cpu03		N Y	Ü	1 0	V 23	3 .	4 5	2019 2019		multi-driven nets multi-driven nets	5-stage pipelined CPU, same for cpu4 thru cpu Data forwarding from the ALU
verilog-harvard	https://github.o	om/javwo	Jae-Won Chung Jae-Won Chung	RISC	16 1	6 zu-3e Jai	mes multi-	-uriven n -driven n	et 6	++	##	v21.1 0.6	7 1.0)	X	verilog	7 cpu04	,	N Y	0	0 1	v 23		4 5	2019 2019		multi-driven nets	Branch prediction with a RTR with 2-bit satura
verilog-harvard	https://github.o	com/jaywo	Jae-Won Chung	RISC	16 1	6 zu-3e Ja	mes multi-	driven n	et 6	+	##	v21.1 0.6	7 1.0)	X	verilog	7 cpu06	/	N Y	0	1 0	V 23	3	4 5	2019 2019		multi-driven nets	tournament branch predictor
verilog-harvard	https://github.o	com/jaywo	Jae-Won Chung	RISC	16 1	.6 zu-3e Ja	mes multi-	driven n	et 6		##	v21.1 0.6	7 1.0)	Х	verilog	7 cpu07	/	N Y	0	1 0	V 23	3	4 5	2019 2019		multi-driven nets	Memory latency parameter
verilog-harvard	https://github.o	com/jaywo	Jae-Won Chung	RISC	16 1	6 zu-3e Jai	mes multi-	driven n	et 6		##	v21.1 0.6	7 1.0)	Χ	verilog	8 cpu08 \	1	N Y	0	1 0	V 23	3 .	4 5	2019 2019		multi-driven nets	instruction cache and data cache
verilog-harvard	https://github.o	om/jaywo	Jae-Won Chung	RISC	16 1	6 zu-3e Ja		driven n			##	v21.1 0.6	7 1.0)	X	verilog	9 cpu09 \		N Y	0	1 0	V 23	3 .	4 5	2019 2019		multi-driven nets	DMA module and its interrupt mechanism
verilog-harvard	https://github.o		Jae-Won Chung	RISC	16 1	6 zu-3e Ja		driven n		++	357 ##	v21.1 0.6	7 1.0	1200	X	verilog	10 cpu10		N Y	0	1 0	V 23	3	4 5	2019 2019		multi-driven nets	DMA interleaved with instructions that access
verilog-harvard	https://github.o		Jae-Won Chung Jae-Won Chung	RISC	16 1		mes multi-	171	0	+ +	35/ ##	v21.1 0.6	7 1.0	1399		verilog	5 cpu01 1		N N	0	1 0	N 2:	5 .	4	2019 2019 2019 2019		multi-driven nets ten implementations of increasing s	single cycle CPU that has an IPC of 1 missing memory & test bench RTL
blue_fpga	https://github.o		Jaime Centeno	accum	16 1					+					x		47 system		N	4K		N 16		2	2021 2023		gate level png's, simulator exe	missing memory & test bench KTL
mera400f	https://github.o		iakubfi		16 1					+ +					l " l		77 mera400f			64K		Y 10	1	_	2021		reimplementation of MERA-400 CPL	J. Polish, Mera400 was TTL uP
J1	www.excamera	stable	James Bowman		16 1		mes area o	253	6	1	336 ##	v20.1 0.8	0 1.0	1061	Х	vhdl		forth	N	64K	64K	20)	2	2006 2023	https://github.co	uCode inst, dual port block RAM	16 deep data & return stacks
J1	www.excamera	stable	James Bowman	forth	16 1	6 kintex-7-3 Ja						14.7 0.8						forth		64K		20)		2006 2023	https://github.co	uCode inst, dual port block RAM	16 deep data & return stacks
J1a	www.excamera	stable	James Bowman	forth	16 1							14.7 0.8						forth		64K		20			2006 2023		uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
J1a32	www.excamera	stable stable	James Bowman James Bowman		32 1	6 kintex-7-3 Jai 6 kintex-7-3 Jai				-	358 ##	14.7 1.0 14.7 1.0	00 1.0	384.4	X	verilog	3 j1 Y	forth forth		64K		20			2006 2023	https://pythoni	uCode inst, dual port block RAM uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks DFF used for 32 deep data & return stacks
J1b 16	www.excamera	stable	James Bowman	forth	32 1							14.7 1.0						forth		64K		20			2006 2023		uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks
verilog1802	https://github.o		James Bowman	1802					6	+ +		14.7 0.3			-^ -		3 cdp1802			64K		y 20	1		2015 2020		runs CamelForth	all except RAM in one source file
xpu	http://excamer	macros	James Bowman	forth	16 8	8 kintex-7-3 Ja	mes regur	es prepro	ocessor 6			14.7 0.6	7 1.0)			1 c2a	1				1			2003 2003		predates J1	uses preprocessor on VHDL
lem1_9	https://openco	alpha	James Brakefield	accum	1 9	kintex-7-3 Ja			6		171 ##		1.0		IX		2 lem1_9 \				2K 1			1	2016 2017		single bit at a time, absolute adrs	
lem1_9min	https://openco	stable	James Brakefield	accum	1 9		mes 1 stag	63									3 lem1_9mi \				2K 1				2003 2009		logic emulation machine	
lem1_9ptr	https://openco	beta	James Brakefield		1 9	kintex-7-3 Ja	mes 1 stag	147									2 lem1_9pti				2K 1	N 24	1		2016			ni 4 index registers: (ix),(ix),(ix++),(ix+off)
lem16_18 lem4_9	https://openco		James Brakefield	accum	10 1	8 kintex-7-3 Jai 9 kintex-7-3 Jai	mes Brake	f 483									2 lem16_18m	,	N V	256	2K 1	y 2/	1		2010 2018		variable bit-length memory read/wr binary & BCD digit addition, speed n	
lem4_9ptr	https://openco		James Brakefield			zu-2e Ja											2 lem1_9pti \				2K 1				2016			4 index registers: (ix),(ix),(ix++),(ix+off)
lem4_9ptr	https://openco	beta	James Brakefield	accum	4 9				6	1	151 ##	14.5 0.2	4 1.0	240.0	IX	vhdl	2 lem1_9pti \			512		N 24		1	2016		binary & BCD digit addition, speed n	4 index registers: (ix),(ix),(ix++),(ix+off)
rois	https://openco	alpha	James Brakefield			4 zu-2e Ja	mes no bli	627			382 ##	v19.2 0.8	3 1.0	507.1	Х	vhdl	2 rois24_24m		N		16M N			-	2016 2017		single pipe stage, passes simulation	24-bit word operations only
rois	https://openco		James Brakefield			4 kintex-7-3 Ja											2 rois24_24m				16M N			-	2016 2017		single pipe stage, passes simulation	24-bit word operations only
rois	https://openco	alpha	James Brakefield James Brakefield	RISC	24 2		mes Brake mes huge										2 rois24_24up 2 rois24_24up			16M 16M		Y 55			2016 2017		single pipe stage, pre simulation stage	g 8, 16 & 24-bit load/store
rois the12X 12uP	incups.//openCO	alpha	James Brakefield James Brakefield	stack/acc	12 1							14.7 0.5					2 rois24_24up			16M		Y 55			2016 2017		single pipe stage, pre simulation sta combo stack/accumulater design	load/store arch, not optimized
hamblen_scom	http://hamblen	stable	James O. Hamblen	accum	16 1			80	4			q18.0 0.6					1 scomp		N N	256	256	V 4		1 -	2008	http://hamblen.e	from Hamblen 2008 "Rapid prototyp	tiny edu, high IO count
hamblen_scom	http://hamblen	stable	James O. Hamblen	accum		6 cyclone-1 Ja			4							verilog	2 DE2_TOP			256		N 4			2008	http://hamblen.e	from Hamblen 2008 "Rapid prototyp	i tiny edu, high IO count
slurm	https://github.o	om/james	James Sharp	RISC	16 1			<u> </u>	+	++			_	-	ш				N		64K	Y 20) 1	6	2022	10		N Video console system-on-chip made for the iC
scamp-cpu	https://github.o		James Stanley	accum	16 1				1	++		-10.0	0 1				76 fpga-cpuir						╀.	-	2022	https://hackaday.	TTL & Verilog home built, has OS	pictures of TTL version
oldland-cpu oldland-cpu	http://jamieiles http://iamieiles		Jamie Iles Jamie Iles	RISC	_		mes synta:		A	++	_	q18.0 1.0 q18.0 1.0	_	_			22 oldland_c \		_	4G 4G		r v	1	_	2015 2017		has caches & MMU has caches & MMU	runs on Cyclone V runs on Cyclone V
s80186	https://github.e	stable	Jamie iles Jamie iles	x86	16 8	3 cyclone-V Ja	mes synta: mie lles	1750		++	60		7 2.0				32 keynsham 1		N N		1M	,	1 1	5	2015 2017	https://gitnub.co	80186 binary compatible core	implementing the full 80186 ISA
riscv_GRVI-pha	http://fpga.org	beta	Jan Gray		32 3			320		1	375 ##	v16.4 1.0							N	4G		Y 45	5 3	2 3	2017 2021	https://www.jam	hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P
xr16	https://github.o	stable	Jan Gray	RISC		6 kintex-7-3 Ja						14.7 0.6					4 xr16		N	64K		- 1	1		1999 2001		handcrafted instruction set	tool FPGA P&R, speed mode better
xr16	https://github.o		Jan Gray	RISC			mes needs	346	6			v20.1 0.6	_	_	_		4 xr16	′	N	64K			1	_	1999 2001		handcrafted instruction set	tool FPGA P&R, speed mode better
XSOC	http://www.fpg	stable	Jan Gray	RISC	16 1		mes very s	371	6		##	14.7 0.6	7 1.0)	Х	verilog	16 xsoc	yes	N N	64K	64K	Υ 16	5 4 1	6	2000 2001	https://github.co	very compact, bare core	similar to xr16
symphony		alpha	Jason Yu	vect	32 3					+					ш		47 vpu_top	\perp		1					2007 2008		vector addon to NIOS	
1410	https://github.o	om/cube:	Jay Jaeger	1401	6 6 32 3		-	-	+++	++			1	1	H	vhdl				16K		Y	7 6 3	2	2019 2023	https://www.com	superset of IBM1401, gate level vhd	
vrisc baby8	https://github.o	om/jagyal	Jay Valentine Jecel de Assumpcao Jr	RISC risc	8 8		cel de Asco	31	6	A	58 ##	0.5	7 4	79.1	GILA		21 processor 1 17 baby8cpu 1		N Y	4G 64K		r 37	6 3		2017	https://mdni-roc	little-endian Harvard architecture RI minimal 8-bit uP with 16-bit adrs	stats for several soft uP 4 FPGA/ASIC versions
baby8	https://github.o	om/jecelj	Jecel de Assumpcao Jr	risc	8 8						58 ##			84.5			17 baby8cpu 1					Y	1	_	2024	https://mdpi-res.	minimal 8-bit uP with 16-bit adrs	schematic, verilog & system verilog
baby8	https://github.o	om/jeceli	Jecel de Assumpcao Jr	risc	8 8	.,	cel de Assi	_	. 4		58 ##		7 4.0		GILX			asm		64K		Y	1		2024	https://mdpi-res.	minimal 8-bit uP with 16-bit adrs	ASIC & FPGA stats for risc-v, baby8 & soft uP
baby8	https://github.o	om/jecelj	Jecel de Assumpcao Jr	risc	8 8		cel de Assu	48	4	4	58 ##		.7 4.0	51.1	GILX	schema	17 baby8cpu \	asm	N	64K		Y	1		2024	https://mdpi-res.	minimal 8-bit uP with 16-bit adrs	micro-coded; mcpu has best figure of merit
baby8	https://github.o	om/jecelj	Jecel de Assumpcao Jr	risc	8 8		cel de Assı			4	58 ##	0.1			GILX	schem	17 baby8cpu \	asm	N		64K	Y	1	6	2024	https://mdpi-res.	minimal 8-bit uP with 16-bit adrs	relatively low uniform Fmax
lispmicrocontro	http://nyuzi.org	errors	Jeff Bush		32 3		mes missir	ng init file	6	+	##	14.7 1.0	0 1.0)	\vdash	verilog	10 ulisp		N	1			$\perp \perp \perp$	1				program.hex missing
mitecpu nyuzi gpu	https://github.o		Jeff Bush Jeff Bush	accum GPGPU	8 1 32 3		mos s:=-1			++	ш	a18.0 1.0	00 1.0		\vdash		70 nvuzi	_	N Y Y		4G \	Y 7	7 6	4	2017 2017	https://cith.ch		niselGPU, LispMicrocontroller, PASC & NyuziProc
nyuzi_gpu nyuzi_gpu	https://github.o		Jeff Bush				mes synta: ff Bush			++		q18.0 16.0			\vdash						4G			-	2015 2022	https://github.co	32 scalar & 32 vector reg 32 scalar & 32 vector reg	should run on either altera or xilinx
pasc	https://github.o			RISC	16 1		50311	74000	0	+	54	410.0 10.0	1.0	, 11./	\vdash	verilog	70 Hyuzi	, Aco	N	64K	64K 1	N 20) 2		2015 2022	https://github.co		<u> </u>
risc-processor	https://github.o	stable	Jeff Bush	RISC	32 3		mes Brake	f 1445	6	6	161 ##	14.7 1.0	0 1.0	111.6	Х		22 fpga_top	yes	N		4G	Y 21			2008 2019		two designs with same name	MIT course work
jcore aka sh2			Jeff Dionne. Rob Landl	SH2	32 1	6	need	to run m	ake per READN	ΛΕ file		1 T			ı	vhdl	136	1 🗆	Т	1 1			1		2014 2020	https://www.you	https://www.youtube.com/watch?v	

_uP_all_soft folder	opencores or prmary link status	author	style / clone	sz inst sz	FPGA	repor com ter ents	LUTS ALUT Dff	LUT?	blk ram	F max	e tool	MIPS cli	st /LUT	ven dor	src #src code files	top file	는 tool	fltg P	max dat	max byt inst adr	te te ad		pipe start las		econdary web link	note worthy	comments
f21	http://www.ultr asic	Jeff Fox	forth	21 5											proprietary								1997 20:	1 htt			chip & simulator, AKA MuP21 or F21
recon	https://github.com/jefflie	jeff lieu	Nios II	32 32											verilog		Y yes			4G Y		32				NIOS helper files	software helper files also
hack	https://github.com/jopdo	Jegor van Opdorp iemo07	accum forth	16 16 32 8		no to	a wat						-	-	system veril verilog 7	og		N Y		32K N	16	2	2023 202	21		SystemVerilog version of the course i	materials on hardware design
myfpga_forth cpu6502_true	inceps.//gicinab.c	Jens Gutschmidt	6502	32	kintex-7-3	James Braket		6	+	159	## 14.7	0.33	1.0 7.8	x	vhdl 7	r6502 tc						+	2008 203	18		beginner Forth machine cycle accurate	
cpu65c02_true		Jens Gutschmidt		8 8		James latch		6		47	## 14.7			Х		core	yes	N N	64K	64K Y			2008 202	21		cycle accurate	
mips-cpu		Jeremiah Mahler		32 32	kintex-7-3	James added	596	6	1	244	## 14.7	1.00	1.0 409.2	Х	verilog 15	cpu	Y yes	N	4G	4G Y	,	32		17			no outputs, missing im_data.txt
microforth		Jess Totorica	forth											I Y	Y verilog 34					64K N		_	2019 202	0 htt		Arduino-like board/platform based u	AKA F18, educational, loop stack
popcorn myblaze	http://www.fpg stable https://opencor mature	Jeung Joon Lee	accum uBlaze	8 8x		James Braket James Braket		6	_		## 14.7 ## 14.7		1.0 428.4		verilog 4 myhdl 15	pc	Y yes	N N		64K Y		32	1998 200 2010 20:	00		small 8 bit uP clone, python code generators	
myblaze	https://opencor mature		uBlaze	32 32		James Brake		6	+		## 14.7				myhdl 13	тор	Y yes	N	4G	4G Y		32		13		clone, python code generators	
mips32		Jin Jifang	MIPS	32 32		James Braket		6	8	_	## v17.4			Х		pipelinem	Y yes		4G	4G y	57	32		21		vivado project, ISA at github page	"classic MIPS"
leon2		Jiri Gaisler	SPARC	JL JL		James Braket		6	1 12	133	## 14.7				vhdl 82	leon	Y yes	Y	4G	4G Y	'	64)3 <u>htt</u>	ps://en.wikiped	large config file, rad-hard asic version	https://www.gaisler.com/index.php/product
leon2		Jiri Gaisler	SPARC		cyclone-1	Klas Westerl	7554	4	42	50	##	1.00			vhdl 90		Y yes	Y				64)3 <u>htt</u>	ps://en.wikiped	LUT #s from Nios vs Leon2 compariso	https://www.gaisler.com/index.php/product
leon3		Jiri Gaisler, Jan Anders Jiri Gaisler, Jan Anders	risc-v SPARC		kintov-7-2	liri Gaisler	2920	6	+	183		1.00			Y vhdl 100s Y vhdl 100s		Y yes Y yes	Y		4G Y		64		1 htt	ps://en.wikiped	customized for ~50 FPGA boards,	for microchip & xilinx RAD hard parts
rise		Jlechner etal	RISC			James missir		6	1	103		0.67			vhdl 26	rise	Y asm	N	64K	64K		16		10 en.		ARM style register usage	Als with utilization for an targets
scarts		Jlechner, Martin Walte	RISC	16 16	kintex-7-3	James missir	ng signal declarat	6			14.7	0.67	1.0		vhdl 18	scarts	yes	N	64K	64K	122	16 32		12		Scarts Processor	GCC compiler
dlx_superscala		Joachim Horch	DLX			James degne		6			## 14.7				vhdl 4		Y yes	N	4G					98		Course project, Two inst/clock, doc in	
pdp8 iam		Joe Manojlovick, Rob I Johan Thelin etal	PDP8 RISC	12 12		James Braket James Braket		6	1		## 14.7				vhdl 55 vhdl 17	cpu	Y yes	N N	32K	32K 128K		32		16		PDP-8 Processor Core and System serial multiply & divide	Boots OS/8, runs apps, several variants took out clock divider
iam		Johan Thelin etal	RISC	32 32		James Brake		6			## 14.7				vhdl 17	cpu_sys		N Y				32		14		serial multiply & divide	took out clock divider
risc16f84	https://opencor stable	John Clayton	PIC16	8 14	kintex-7-3	James Braket	375	6		392	## 14.7	0.33	2.0 172.5	IX	verilog 1	risc16f84_	Y yes	N Y	256	4K Y	·		2002 20:	18		derived from CQPIC by Sumio Moriok	other variants with RTL
jca		John Cronin	RISC	8 32		James replac		6	3 3		## 14.7			IX Y	Y verilog 17	soc					$\perp T$	16				has VGA controller, plays Pong	altera memories
micro16b micro8a		John Kent John Kent	accum			James Braket James Braket		6	+-		## 14.7			X	vhdl 1 vhdl 11	u16bcpu Micro	Y asm	N N	64K	4K Y	U	+	2002 200			very limited inst set	MIPS/clk adj'd, 2 clks/inst also micro8 and micro8b variants
system01		John Kent, David Burn	6801	8 R		James Braket		6	+	204	## 14.7 14.7	0.33		^+	vhdl 11	Micro8	Y yes			2K Y		+	2002 200		p.//members.0	derived from Tim Boscke's mcpu	also microo and microst variants
system05	https://opencor beta	John Kent, David Burn	6805	8 8		James Braket		6	1	204	## 14.7			Х	Y vhdl 10	System05				64K Y			2003 200	9 htt		ptushome.com.au/jekent/	
system09		John Kent, David Burn	6809		kintex-7-3	James Braket	1631	6	41		## 14.7			IX Y	Y vhdl 40	cpu09l	Y yes	N N	64K	64K Y	44 13	8	2003 202	1 htt		from John Kent web page	opencores download URL incorrect, use col E
system11		John Kent, David Burn	68HC11			James Braket	1218	6	+-		## 14.7			X	Y vhdl 17	cpu11	Y yes	N N	64K	64K Y		\perp	2003 200)9 htt	p://members.o	known bugs & untested instructions	
system68 cray2 reboot		John Kent, David Burn John Kula	6801 CRAY2		spartan-3	James Braket	2235	4	4	46	## 14.7	0.33	1.7	X	y vhdl 21 non-EDIF ga							528	2003 200 2016 20:	_	p://members.o	gate level code	32-bit address registers
spam-1	https://opencor/ beta https://github.com/Johnle	John Lonergan		8 48				\vdash							verilog	cpu	Y yes	N N	64K	64K Y	1 128	528	2019 202	3 htt		8 Bit CPU Hardware Implementation	TTL modules with verilog RTL
babyrisc	http://www.san stable	John Rible	RISC		zu-3e	James vivado	249	6		286	## v21.1	0.33	2.0 189.3	Х		qs5_mix	Y	N		64K Y		8	1997 199	9 htt		part of a three class course	memory rd/wt & ALU per clock
babyrisc	http://www.san stable		RISC	8 16		James Braket		6			## 14.7			Х	verilog 1	qs5_mix	Υ	N	64K	64K Y	15	8			p://www.sandp	part of a three class course	memory rd/wt & ALU per clock
qs5-rible		John Rible		8 16		James Braket	468	6			## 14.7				verilog 1					32K Y			1998 199	99		used in his class, also uses eP32	
nocpu hvhdl		John Tzonevrakis iohonkanen	RISC	8 8	kintex-7-3	James Braket	175	6		243	## 14.7	0.33	1.5 306.1		verilog 5	cpu	N no	N	256	256 Y		4	2022 202	14 bee		minimal & complete	8 ALU inst, 3 port reg file s floating-point VHDL, ambitious project
jpu16		Joksan Alvarado	RISC	16 26	kintex-7-3	James missir	ng RAM files	6			14.7	0.67	1.0	GILX		JPU16	Y asm	N	64K	64K		16		* 1100	.ps.//ilaiuwaieu	32 deep call stack, 8 addressing mode	
mips-lite	https://github.c untested	Jon Craton	MIPS	32 32		James insuff		6			## 14.7	1.00	1.0		vhdl 65	cpu	asm					32)9			
octagon	https://opencor beta	Jon Pry	MIPS	32 32		James Braket	3021	6	4 9	333	## 14.7	1.00	1.0 110.2	Х	vhdl 46	octagon	asm			4G Y	'	32	2015 20:	l5 <u>htt</u>	ps://github.cor	8 thread barrel processor, largely MIF	PS compatible
arm4u	https://opencores.org/pro	Jonathan Masur Jordan Earls	arm RISC	32 32	zu-3e arria-2	James Braket	primitives 136	6 A	_	204	## v21.1	0.17	1.0	A	vhdl 12 vhdl 2	cpu	Y yes	Y	4G 1K	4G Y	12	16 4	2014 20:	14	ectory contains	ARMv3 ISA, clones early ARM process	sors in functionality
tinycpu riscv rudoly		Jörg Mische	risc-v	32 32		Jämes Brakei Jörg Mische	13b 545	6		200	4-6		1.0 367.0		vnai 2 verilog 4	tinycpu	asm V ves			1K Y		32				SUBSET OF 6502 RISC-V processor for real-time systen	MIPS/inst reduced due to few inst
fx68k		Jorge Cwik		16 16	KIIICCK 7 C	Jorg Wilsene	545	-		200		1.00	2.0 307.0	LLIVIA		fx68k	Y ves	N	4G	4G Y		16		1 htt			n.com/viewtopic.php?f=28&t=34730#p358139
sub86	https://opencor alpha	Jose Rissetto	x86			James Braket		6			## 14.7		3.0 20.1		verilog 1	sub86	Y yes	N N	64K	64K Y		7	2012 20:			very small x86 subset core	no segment registers, limited op-codes
v586		Jose Rissetto				James vivado		6 1			## v21.1			X	verilog 22		Y yes	N		1M Y		\perp	2014 20:	l6 htt		MMU & caches, branch cache	www.youtube.com/channel/UCNbm8Bah54c
v586	https://opencor beta	Jose Rissetto Jose Ruiz	x86 MIPS	32 8		James Braket James Braket		6	.2 16		## 14.7 ## 14.7			X IX	verilog 22 vhdl 12	mins soc	Y yes	N N		1M Y		32	2014 20:	lb ntt		MMU & caches, branch cache new version: moving to MIPS32r1	new version not ready, keeping old numbers
light52		Jose Ruiz		8 8		James Braket		6	1 1		## 14.7					light52 m	Y yes	N N	64K	64K Y		32	2012 20:	18		targeted to balanced	~ 6 clocks/inst
light8080	https://opencor stable	Jose Ruiz, Moti Litoche	0000	8 8	kintex-7-3	James Braket	154	6	1	247	14.7	0.33	9.0 58.9		verilog 5	i80soc	Y yes	N N	64K	64K Y			2007 20:	l9 <u>htt</u>	ps://github.cor	targeted to area, includes UART, inte	older versions have both VHDL & Verilog
dsp16	https://github.com/jotego	Jose Tejada	dsp	16 16		Jose Tejada	2471 612	Α	12					_	verilog 12	jtdsp16	Y asm	N Y	64K	64K N	1 29	16		21		compatible with ATT WE DSP16	
8bit-verilog_m flexgripplus	ncu stable	Josh Friend Josie Condia	GPGPU	8 8	zu-2e	James timing	392	6	1	500	## v20.1	0.33	2.0 210.5	Х	verilog 11 vhdl	cpu	-	-	512	512 Y	16	+	2012 20:	12 20 btt	ne Hononcoroc	for class project, small data stack GPGPU based on G80 architecture of	PB clock, students to add features
c16		Jsauermann	0. 0. 0	16 8	spartan-3	James Braket	1751	4	16	57	## 14.7	0.33	1.0 10.7	х		Board_cpi	nirves	N	64K	64K Y		5	2003 20:	12	.ps.//opencores	8080 derivative, optional UART, 8-bit	
acc	https://github.c stable	Juan Gonzalez-Gomez	accum	15 15	zu-3e	James DFF e	88	6	1		## v21.1	0.67	2.0	IX	verilog 1	acc2	Y yes	N		4K			2016 20:	l6 htt	ps://github.cor	26 chptr course using Apollo Comma	??why LUT count different from agcnorm
acc	https://github.c stable	Juan Gonzalez-Gomez	accum	15 15	kintex-7-3	James rom 8	88	6	1	227	## 14.7	0.67	2.0 865.2	IX		acc2	Y yes	N		4K			2016 20:	l6 htt	ps://github.cor	26 chptr course using Apollo Comma	??why LUT count different from agcnorm
z80-fpga atmega8 pone	https://github.com/Obijus https://fr.wikiye_stable	Juan Gonzalez-Gomez	Z80 AVR		coort ^	James clock	2767	1	1 10	F-2	## 14.7	0.22	10 63	L V	verilog 5	our for-	Y yes	N N		64K Y		4	2017 203	20		Based on iceZ0mb1e by abnoname as several projects using avr core	nd TV80, with tinyBasic
atmega8_pong		Juergen Sauermann Juergen Sauermann	AVR	8 16		James clock	2898				## 14.7			X	Y vhdl 37 Y vhdl 37	pacman A	y yes	N				4		17		several projects using avr core several projects using avr core	uses Sauermann core uses Sauermann atmega16 core
avr_fpga	https://opencor_stable	Juergen Sauermann	AVR	8 16	zu-3e	James vivado	1606	6	1 6		## v21.1	0.33	1.0	Х	vhdl 20	cpu_core	Y yes	N	64K	128K Y	72	32	2009 20:	LO		extended lecture on FPGA uP design	
avr_fpga	https://opencor stable	Juergen Sauermann	AVR	8 16	zu-3e	James vivado	1877	6	1 6		## v21.1		1.0		Y vhdl 20	avr_fpga	Y yes	N	64K	128K Y	72	32		l0 htt	ps://fr.wikivers	extended lecture on FPGA uP design	missing module in atmega8_pong_vga
avr_fpga	https://opencor stable	Juergen Sauermann	AVR AVR			James Braket James Braket		6	1		## 14.7			X	vhdl 20	cpu_core	Y yes	N		128K Y		32		10		extended lecture on FPGA uP design	- independent in the second
avr_fpga niosprocessor	https://opencor stable https://github.com/Julien	Juergen Sauermann Julien Malka	AVR Nios II	32 32	kintex-/-3	James Braket	18//	В	1 6	115	## 14.7	U.33	20.2	^	vhdl 20 vhdl 25	cnu cnu	Y yes Y yes	N	4G	128K Y	, /2	32		19 <u>ntt</u>	.ps://II.WIKIVErs	extended lecture on FPGA uP design Project for Computer Architecture co	
mor1kx	The state of the s	Julius Baxter	OpenRISC	32 32	kintex-7-3	James Braket	2718	6	3 3	217	## 14.7	1.00	1.0 80.0	x	verilog 48	mor1kx	Y yes	N				32		21 <u>h</u> tt	ps://www.yout	lots of configuration parameters	considered best openrisc design
or1k			OpenRISC		kintex-7-3	James Braket		6		189	## 14.7	1.00	1.0 57.3	IX	verilog 39	mor1kx	Y yes	N M	4G	4G Y		32	2001 20:	l8 htt	ps://opencores	no longer supported, see mor1kx	cappuccino ALU
хисри		Jurgen Defurne	RISC	16 16	spartan6-	James Braket	356	6	4	187	## 14.7	1.00	1.0 524.8		Y vhdl 25	system_4k	:		4K	4K	$\perp T$	ŲŢ.	2015 20:	17		Experimental Unstable CPU	
risc_uw_dnn	https://github.com/Shiche https://embedd stable	Justin Qiao Justin Rajewski	risc RISC	32 32	zu-3e	lames cont-	Arrors	6	+	-	## v21.1	0.33	2.0	1 /	y system 98	сри	Y asm	Υ	4G	4G Y	28	32	5 2022 202 2018 203	23 <u>htt</u>	ps://github.cor	real-time device 4 recognizing handw 16 inst, scrapped web page, 98 lines	senior project at UW, MIPS derivative (WISC- of verilog, no call/rtn, bare core, excellent exa
mproz	http://www.bitl stable		stack	16 16		James syntax	natic	6	+		## 14.7			\vdash	schematic		Y asm	N	\vdash	32K	10	+	1999 200	7 htt	ps://groups.go	little documentation, CPLD implemer	
tiny_cpu		K. Nakano	stack	16			ole assignments	6	1		## 14.7			IX	verilog 11	DE2_TINY	Y yes	N	4K	4K	上上	I	2007 200			different from tinycpu	uses Flex, Bison & Perl to create gcc comp
simplecpucore	https://github.com/Karan	Karang	arm	32 32											vhdl 11	arm_core	Y yes	N		4G Y		16		17		CPU core for ARMv3, educational	no RTL comments, shows ASIC layout
simple_ttl_cpu	https://github.com/mons	Ken Boak	accum	8 8			\vdash	\vdash	_	-		\vdash	\perp	\vdash	schem: 10		+	$ \vdash$	$\vdash \vdash$	_	++	\perp	200	21		Digital schematic, very minimal	
suite-16 picoblaze	https://github.com/mons https://www.xil stable	Ken Boak Ken Chanman	accum picoBlaze		kintev-7-3	James Braket	110	6	2	217	## 14.7	0.33	2.0 325 5	х	schem: 7 vhdl 1	kcspm6	Y asm	N	256	2K Y	++	+	2003	.U htt		Digital schematic, version of sweet-1 2 clocks/inst, no prog ROM	this is the original picoBlaze author
picoblaze		Ken Chapman	picoBlaze			James Braket		4			## 14.7		2.0 168.9	X		kcspm3				2K Y		+	2003	htt	ps://en.wikiped	2 clocks/inst, no prog ROM	this is the original picoblaze author
picoblaze		Ken Chapman	picoBlaze			James Braket	317	6			## 14.7		2.0 101.6		Y vhdl 19	kc705_kcr	Y asm	N	256	2K Y			2003	htt	ps://en.wikiped	2 clocks/inst	this is the original picoBlaze author
ben_eater_up		Ken Jordan	accum					ĻΤ	\perp					ЦΤ	vhdl 6	system	Y asm	N	256	16 Y		\Box	2015 20:	9 htt	ps://eater.net/	Ben Eater's 8-bit breadboard comput	
tinyfpga or1k of		Ken Jordan	accum		kintex-7-3	James Braket	185	6	1	175	## 14.7	0.33	3.6 86.9	Х	vhdl 12	system	+	N N	16	16 Y	10	+-	2017 20:	17		educational 8-bitter with 4-bit addre	why use block RAM?
or1k-cf flexgrip	https://opencor alpha	Kenr Kevin Andryc	OpenRISC GPGPU		atrix-7	James Braket	72649	6 #	# 110	100	## 14.7	1.00	11 11 0	x	vhdl 46	gngnu ml	505 ton	level	\vdash	-	++	+	2004 200	16 htt	n://www.ecs.u	eight GPU processors	requested & received source files
gup		Kevin Phillipson	68HC11		arria-2	James Braket	925	A	1 1		## q13.1		1.0 11.3	-	vhdl 25	gator upr	Y ves	N N	64K	64K Y	+ +		2008 20:	11 htt		top level is schematic	requested & received source mes
turbo9	https://github.c WIP	Kevin Phillipson	6809	8 8	artix-7			口	Ė	Ē	4-5.1			ΧY	Y verilog 96	turbo9	Y yes	N	64K	64K Y	44 13	3 8	6 202	23		Compact & Efficient Pipe'd 6809 uP I	masters thesis, full testbench, ucoded
ktc32	https://github.com/kinpo	kinpoko	risc					H	1	L		\Box	\perp	ΧY	Y system 15	ktc32	Y asm	N	4G	4G Y	37	32	2022 202	23			spartan7 xdc file
kgp-risc		Kiran & Aluru	RISC	32 32		1 1	1 1	1 1	1	I	1 1	1 [verilog	1	ΥI	N	4G	4G	1 1	1	2018 202	0		only two register fields + shift amour	n‡

_uP_all_soft folder	opencores of	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT Dff	LUT?	blk ram	F t	tool ver	MIPS cli-	ss/ KIPS	ven dor	src #src code files	top file	chai	fltg -> P	max dat	max byte			pipe start las len year revi		note worthy	comments
open8_urisc	https://openc	or stable	Kirk Hays, Jshamlet	RISC	8 8	kintex-7-	James Braket	f 691	6	1	263 #	# 14.7	0.33	1.0 125.6	Х	vhdl 9	Open8	Y yes	N	64K	64K Y		8	2006 202	3	accum & 8 regs, clone of Vautomatio	n uRISC processor, in use
k1	http://mcfort	h.net/	Klaus Kohl-Schoepe		16 16											verilog 11	K1	Y forth	n N	64K	64K	24		202	0	based on J1, Quartus project file	
microcore	http://www.p		Klaus Schleisiek	forth		zu5e		he correct top	6			# v22.1	1.00		Х		ucore		N Y					1999 202	3		
microcore microcore	http://www.p		Klaus Schleisiek Klaus Schleisiek	forth forth	12 8 16 8	kintex-7-	James Braket James Braket	f 399 f 1101	6	1		# 14.7 # 14.7	0.40	2.0 147.4	X	vhdl 30 vhdl 17					2K 4K		Н	1999 202 1999 202	3 www.microcore	 indexing into return stack, auto inc/d indexing into return stack, auto inc/d 	only one block RAM? simplest core no block RAM?, uses tri-state signals
microcore	https://github		Klaus Schleisiek	forth		XP2	Klaus Schleis		4	+			1.00				ucore				8K Y	84		1999 202	3	easy to add op-codes, fltg-pt opt., sin	
microcore	https://github		Klaus Schleisiek	forth	16 8	XP2	Klaus Schleis		4				0.67			vhdl 38		Y asm	N Y		8K Y			1999 202	3	easy to add op-codes, fltg-pt opt., sin	
oks8	https://openc		Kongzilee	/ 111111/	32 32	kintex-7-	James bad co		6				0.67			verilog 8		Y yes	N		64K Y			2006 200	9	clone of KS86C4204/C4208/P4208, SA	
core_arm	https://openc	or beta	Konrad Eisele	ARM RISC	32 16		James Braket		6	3			1.00			Y vhdl 151				256M		20	16	2004 200	9 http://cfw.sourc		missing files found in sourceforge dir, very litt
moncky	https://gitlab.	com/big-ba	Kris Demuynck Kris Demuynck	RISC	16 16	zu-3e zu-3e	James no me	768 280 1196 523		22		# v21.1 # v21.1	0.67	1.0 218.1			Moncky3 top	Y yes Y yes	N N	0.410	64K N	32	16 16	2020 202 2020 202	1 https://hackada	from 16x65K to 64KB RAM	also has verilog two phase clock, ALU & mem have own phase
moncky	https://gitlab.	com/big-ba	Kris Demuynck		16 16	artix-7	Kris Demuyn		6	33	10 #		0.67			K schem: 36		Y yes	N		64K N		16	2020 202	1 https://hackada	intended as educational, all original	IO: VGA. PS/2. SPI. SD
riscv_potato	https://github	.c beta	Kristian Skordal	risc-v	32 32		James Braket		6	1	116 #	# 14.7	1.00			B vhdl 24	pp core	Y yes	N N	4G	4G Y	30	32	2014 202	0	risc-V interger only, no mult	"rocket-core" version at risc.org
riscv_myth			Kubiran Karakaran		32 32																				https://tl-x.org		
riscv_minerva	https://github	.com/lambo	lambdaconcept		32 32											nmigen		Y yes	N		4G Y		32	6 202	0		ly inspired by the LatticeMico32 processor
nybbleForth riscy lattice	https://github	.c errors	Lars Brinkhoff		16 4		James missir		6	٠.	#1			1.0		verilog 1	cpu	Y yes	_		4K Y		22	2017 201	7	ep.r) e.ee.B.r/ee	tiny
latticemico8	https://www.	tt stable	Lattice Semi Lattice Semiconductor	risc-v RISC	8 18	LFE2	Lattice Semio	265	4	1	60 #i	#		1.0 39.8 2.0 64.4		verilog vhdl 10	isp8_core	Y yes	N N		4G Y		32 32	5 202 2005 201	0 https://en.wikir	RV32I ISA, 5 stage pipeline, configure of 16 deep call stack, four configuration	
asip38	https://aaltod		Lauri Isola	accum	0 10		James xilinx				100 #	# v22.2		1.0 33.8	X	Y vhdl 14	top	Y asm	N Y		16K N		4		1 http://www.kol		missing prog & data mem, missing mult
asip38	https://aaltod	loc.aalto.fi/b	Lauri Isola	accum	32 38	zu-3e	James xilinx		6	4 35	100 #	# v22.2	1.00	1.0 33.8		Y vhdl 14	asip38	Y asm	N Y	16K	16K N	31 4	4	2018 202	1 http://www.kol	n Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	https://github	.com/aslak3	Lawrence Manning	risc	8 16											vhdl 10	cpu				64K Y		8	202	0 https://www.yo		o, uses customasm , doc in readme.md
cpu_32 ibm360-30	https://github	WIP	Lawrence Manning	risc 360	8 32	2-			-	+-		#	1.00 20	2.0	v	vhdl 16 vhdl 72	cpu32			64K	64K Y	32	16	202	2 https://www.yo		VGA pattern generator youtube video
mips fault tol	https://onenc	or stable	Lawrence Wilkinson Lazaridis Dimitris		32 32	zu-3e kintex-7-3	James errors James Braket	f 2017	6	4 6	45 #	# V21.1 # 14.7	1.00 20	1.0 22.5	X	vhdl 40	main	Y yes Y ves	N	24IVI 4G	4G Y	100	16 32	2012 202 5 2013 201	3	arithmetic includes fault detection	original 4Kx55 microcode, 8K RAM no external memory port?
mipsr2000	https://openc		Lazaridis Dimitris	MIPS			James Braket		6	7	7	H 4-7.7	1.00		X	vhdl 35		Y yes	N		4G Y		32		6	supports almost all instructions of m	
t180-cpu		stable	Leonard Brandwein	accum	16 8		James bypas	709	6			# 14.7		3.0 26.2	Х	vhdl 23	cpu	Υ	N N	64K	64K Y			2016 201	6 https://www.vt	8-bitter with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller
dragonfly	http://www.le		LEOX team	MISC			James Braket	f 788	6	+.			0.67		X	vhdl 6	dgf_core	Y	N					2001		unusual, uses FIFOs	
mips789 lwrisc	https://openc	or stable or stable	Li Wei Li Wu	MIPS	32 32	arria-2	James Braket	f 1432 f 88	6 A	1		# 14.7 # a13.1	1.00 : 0.17 :	1.0 119.1	IX	verilog 10 verilog 9	risc_core	e Y yes	N Y		4G Y		32	5 2007 201 2008 200	4	supports most MIPSI instructions ClaiRISC simplified PIC. 4 reg rtn stace	absolute addressing only, lowered MIPS/clk
arm9-soft-cpu	https://github		Li Xinbing		32 32	zu-3e	James vivado			+			1.00		1		risclite_m				4G Y			2008 200	o o	ARMv4-compatible CPU core	no mult, interrupts or reg banks
arm9-soft-cpu	https://github	.com/risclit	Li Xinbing		32 32	zu-3e	James vivado		6	4			1.00			verilog 4	risclite_m	Y yes	Y	4G	4G Y			202	0	ARMv4-compatible CPU core	no interrupts or reg banks
arm9-soft-cpu	https://github	.com/risclit	Li Xinbing	ARM9	32 32	zu-3e	James vivado			4			1.00			verilog 4	arm9_cor	Y yes	Y		4G Y			202	0	ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz
r8051	https://github	.c stable	Li Xinbing Li Xinbing	8051		kintex-7-	James Braket	f 1031	6	1	139 #	# 14.7	0.33	1.0 11.1	Х	verilog 2		Y yes	N N	64K	64K Y		32	2015 201	9	0.1000.40	I I III III III I
riscv_rv3n superscaler-ris	https://github	.com/risclit	Li Xinbing Li Xinbing	risc-v risc-v	32 32	.		 		-						verilog 17 verilog 15		Y yes	N N	4G 4G	4G Y		32	2019 202	0	RV32IMC processor core, which has a Super-scalar out-of-order RV32IMC	
sp-i586	https://github	.c stable	Lini Mestar	x86	32 8	kintex-7-	James Braket	f 32144	6	4 28	73 #	# 14.7	1.00	2.0 1.1	х	verilog 37	ton sys	Y ves	Y				32	2016 201	6 http://lmeshoo.	gate level dsgn, vivado project also	http://img.voutube.com/vi/2W1guvhCluE/0.ii
reonv	https://github		Lucas Castro		32 32		James many		6				1.00			vhdl	10,5_0,10	Y yes	N	4G	4G Y		32	2017 201	8 https://strijar.liv	uses Leon infrastructure with risc-v I	SA .
riscv_reonv	https://github	.com/lcbcFc	Lucas Castro	risc-v	32 32		Wajih Yousse		6		133		1.00	1.0 39.4				Y yes	N	4G	4G Y	45	32	201	8 https://www.hi	d Lightweight Cryptographic Instructio	risc-v version on Leon3 tools
simple-v	https://libre-s	oc.org/docs	Luke Leighton	RISC												python		Υ	Y		Y		32	2018 202	https://libre-soc	c Scalable Vectors for Power ISA	has the respect of Mitch Alsup
riscv_harzad5	https://github	.com/Wren	Luke Wren	risc-v						+-		_				verilog 18	hazard5_	Y yes	N	4G	4G Y	-	32	5 2019 202	1 https://github.c	RISC-V processor designed for the RI	
riscv_riscboy	https://github	.com/Wren	Luke Wren	risc-v	32 32	bioton 7.1	1	- 411	6	_		# 14.7	0.33	1.0	\vdash	verilog 54 vhdl 25		Y yes	N	4G	4G Y	45	32	2018 202	1	portable games console desgn, PCB of	
openscale	http://www.li	rm stable	Lykkebø Lyonel Barthe	lisp uBlaze	22 22		James missir Lyonel Barth		4	+	01	# 14.7		1.0 58.2	х		sb_core	yes		4G	4G Y	96	32	5 2010 201	2 www liemm fr//	IGOR - A microprogrammed LISP mac D NoC secretblaze	data is for single secretblaze
secretblaze	http://www.li	rn beta	Lyonel Barthe	uBlaze	32 32		Lyonel Barth		4	\top	91	i12.1		1.0 58.2	х	vhdl 26					4G Y		32	5 2010 201	2 www.lirmm.fr/A	DAC	data is for single secretoraze
niloofar1	http://ce.shar		Mahdi Amiri		16 16		James ran ou		6				0.67			verilog 3		Y				1				derived from risc-16	ASIC, uses Leonardo for synthesis
inst_list_proce	https://openc	or planning	Mahesh Palve	accum	8 15		James using		6	1	340 #	# 14.7	0.33	1.0 142.6	Х	verilog 34	top	Υ	N	128	1K	32		2014		pipelined, state machine	UART, SPI & timer included
8bit_piped_pro	https://openc	or stable	Mahesh Sukhdeo Palve	RISC	8 16		James swapp		6		370 #			1.0 116.4	Х	verilog 28		Υ				20	16	2013 201	7 https://github.c	uses Perl as assembler	use Perl to generate ROM file
8bit_piped_pro	https://openc		Mahesh Sukhdeo Palve majordomo	RISC RISC	8 16		James vivado James Braket		6				0.33			verilog 28 vhdl 49		Y	N V	4G	4G	20	16	2013 201	7 https://github.c	or uses Perl as assembler	use Perl to generate ROM file
risc core i	https://openc		Manuel Imhof	RISC	16 16	kintex-7-	James Braket	f 349	6	1 2		# 14.7	0.67	3.0 336.8			CPU	Y asm	N Y	1K	1K	+	16	5 2014 4 2001 200	9	Gadget Factory Forum thread Havard arch, thesis project	in debug, no comments, mostly in simulation derived clocks: estimated derating
mimafpga	https://github		Manuel Killinger		24 24								5.5.			Y vhdl 32		C Y	N			19		201	9	Minimal Machine processor taught a	has testbench
riscv_dark	https://github		Marcelo Samsoniuk	risc-v			Marcelo Sam		6			# v20.1		1.0 220.0	XL	verilog 4	darkriscv	Y yes	N		4G Y		32	2 2018 202	https://opencor	written in one night, low line count	
riscv_dark	https://github		Marcelo Samsoniuk		32 32	kintex-7-	James Braket	f 1422	6	1	167 #	# 14.7	1.00	1.0 117.2	XL	verilog 2 vhdl 36	darksocv	Y yes	N		4G Y		32	2 2018 202	3 https://blog.had	ks written in one night, low line count or Mostly harmless Reduced Instruction	readme is descriptive, uses cache
mrisc32 mrisc32	https://github		Marcus Geelnard Marcus Geelnard	RISC		1				+		+			Η,	Y vhdl 36	mc1	Y asm			4G Y		32 32	2018 202	3 https://www.bi	sr MC1 variant web page	Cray-1 vector inst, also a1 variant, LLVM supple logic that can output a 1920×1080@60 video
ice_mk2	https://gitlab.	cc alpha	Mario Hoffmann		16 16	1			\vdash	+	\vdash						top	Y	N	4K	4K N		16	2020 202	0 https://hackada	/.io/project/174049-ice-cpu-mk-ii	variant of fpga4student
f32c	https://github	.c beta	marko zec, vordah, Da	risc-v	32 32		zec & vordah		6	4 33			1.00		Х	vhdl 50			N Y	4G	4G Y	30	32	5 2014 201	9 http://www.nxl	MIPS or RISC-V ISA, Arduino support	https://www.youtube.com/watch?v=55MzMH
dlx		errors	Martin Gumm	DEA	32 32		James errors		6				1.00		Щ	vhdl 120	1	Y asm		L. I		1	32	1995 201	4	University of Stuttgart, asic dsgn	case statmt others clause has problems
egpu	https://arxiv.o	org/pdf/240 or stable	Martin Langhammer Martin Schoeberl	risc accum	32 40 16 16	agilex	Langh no RT Martin School	10697 26618	A 3	2 259	771 #	# q22.4	8.00	1.0 576.6 1.0 1089	IX	vhdl 5	leros	V	Y N Y		4G	63	32	2 2008 202	https://ar5iv.lab	s. 800MHz in Agilex FPGA, word size an or 256 word data RAM. PIC like	d ISA configured for each task short LUT inst ROM
leros lipsi	https://openc		Martin Schoeberi Martin Schoeberi	accum			Martin Schoe		4	_	162	+	0.67		1/	scala 2	ieros	Y			64K Y	9 3	16	2008 202	9 https://github.c	or goal is 100 LUTs, program mapped to	"Lipsi, a very tiny processor"
patmos	https://github	.c stable	Martin Schoeberl	RISC	32 32					Ĭ					L†	scala		ш					ĽŤ	2015 202	3 http://patmos.c	university project, ASIC tapeout	http://www.t-crest.org/
jop	https://openc		Martin Schoeberl etal	forth		cyclone-1	Martin School	2000	4		100	q10.0	0.67	1.0 33.5	1	vhdl 11		Y yes	N	256K	256K		П	2004 201	4	https://github.com/jop-devel/jop	java app builds some source code files
cpu_takagi	https://github	untested	Masayuki Takagi		16 16 32 32		\vdash	\vdash	\vdash	+	\vdash	+	-	-	\vdash	verilog 3		N	N	4G	4G	16	\vdash	2016 201	6	MIDS like one one and and a second	usrilag & system yarilag
mipscpu pdp-8x	https://github	ckimulation	Matheus Souza Mats Engstrom	PDP8		1	\vdash	+	\vdash	+	\vdash	+		+	\vdash	system 24 schematic	сри	N Y yes			4G 4K	+	+	2017 201	9	MIPS like cpu, course project, VHDL v Digital schematic. TTL	remog a system vernog
riscv_fwrisc	https://github		Matthew Balance		32 32	ice40	Matthew Bal	1653	4		#	#	1.00	5.7	AL	system 8	fwrisc fn	Y ves	N		4G Y	45	32	2018 201	8 https://opencor	es featherweight entry 2018 RISC-V con	0.15 DMIPS/MHz
riscv_fwrisc	https://github	.c untested	Matthew Balance	risc-v	32 32	igloo2	Matthew Bal		4	┸	20 #		1.00		AL	system 8	fwrisc fp	Y yes	N	4G	4G Y		32	2018 201	8 https://opencor	featherweight entry 2018 RISC-V con	0.15 DMIPS/MHz
core9900	https://github		Matthew Hagerty	TMS9900			\Box	\perp	LТ	1	LT	\Box		\perp	П	vhdl 7	top	Y yes	N			+	16		7	MSP 9900	
tms9900 reduceron	https://github			TMS9900 ny Thorm	8 8	-		 	\vdash	+	#			-	IX	vhdl 14	f18a_top Reducero		N	64K	64K Y	++-	16	201	9 https://github.c	F18A is a gaming box, conflicts with 0	Tang Nano 9K F18a Clone
reduceron legv8	https://www.	com/matte	Matthew Naylor/Tomn Matthew Olsson	AA64	64 32	kintex-7-	James Braket	f 884	6	2			1.00	1.0 155.0	ı,	verilog	keaucero	Y yes	N	4G	4G Y	10	32	2008 201	o inteps://github.c	another implementation	red-lava generates the RTL legv8 from Patterson & Hennessy 2017
mecrisp-ice	https://source	forge.net/p	Matthias Koch	forth		ATTICA-/=	James Brake		Ħ	+-	15/ #1	24./	2.00	233.0	\vdash	verilog 48	j1a	Y forth			64K Y		32	2010 201	3	16-bit data size, some comments in 0	distinct j1a.v for each data size
mecrisp-ice	https://source	eforge.net/p	Matthias Koch	forth												verilog 48	j1a	Y forth	n N		4G Y			2011 202	3	32-bit data size, some comments in 0	distinct j1a.v for each data size
mecrisp-ice	https://source	eforge.net/p	Matthias Koch	forth	64 16				ЩĒ						Ш	verilog 48	j1a				16E Y			2011 202	3	64-bit data size, some comments in 0	
mecrisp-quintu	https://source	etorge.net/p	Matthias Koch Matthias Roell	riscv accum	32 32	kintov 7	lames added	185	6	-	257 #	# 147	0.33	10 627 4	x	verilog 24 vhdl 8		32 V	N	4G	4G Y	10	32	2011 202	6	based on femtorv32, some comment university course project	s in German
mroell_cpu reflet	https://pitbub		Maxime Bouillot	accum		kintex-/-:	raities added	185	В	+	33/ #	# 14./	0.55	1.0 03/.1	^	vndi 8	сри	1	++	\vdash	-	10	\vdash	2014 201	https://github.c	or original design	most ops between accumulator & register, ris
plasma_fpu	https://openc	or stable	Maximilian Reuter	MIPS	32 32	kintex-7-	James errors		6	+	#	# 14.7	1.00	1.0		vhdl 20	plasma	Y yes	Y	4G	4G Y		32	2015 201	5	plasma with FPU	based on Plasma by Steve Rhoads
16bit_processo	https://github		Md Badiuzzaman Pran	MIPS												schematic								2018 201	8 https://prantoa	course project, schematics only	simple up with well done schematics
riscv_spu32	https://github		Merten Maik	risc-v					ЩΞ			\Box				Y verilog	top	Y yes	N		4G Y		32	2019 202	1 https://giters.co	m actively being developed	
mcip_open system6801	https://openc		Mezzah Jbrahim Michael I. Hasenfratz	PIC18 6801			James Braket	f 881 f 1507	6	1	200 #	# 14.7	0.67	1.0 152.1 4.0 4.0	X	vhdl 23	MCIOope	n_nyes	N Y	4K	1M Y		\vdash	2014 201 2003 200	5 0 http://	light version of PIC18 o based on John Kent's 6801	tested on Apex20K. Cyclone & Straix boards
system6801 simplecpu	https://www.		Michael L. Hasenfratz Michael Freeman		8 8	cycione-3	James Braket	150/	4	1 3	/3 #	# 14.7	0.55	+.∪ 4.0	++	vhdl 15 vhdl	wb_cyclo	r yes	N N	04K	UHR Y	8	\vdash	2003 200	9 https://www-ii	o based on John Kent's 6801 Er Educational, also a version 2 with VH	
mips_linder	https://www.		Michael Linder	MIPS		kintex-7-	James Braket	f 1100	6	+	238 #	# 14.7	1.00	1.0 216.5			a_mips	Y yes	N	4G	4G	<u> </u>	32	2007 200	7	masters thesis	no LUT RAM, source code in PDF
		F - F - F		- 1	1																			1 1	-		

folder prmary link		tyle / p	sz inst sz	FPGA	repor com LUTs ter ents ALUT	LUT?	blk ram	F max	e tool	MIPS clks /inst ins		ven dor	src #src code files	top file	다 chai	fitg P.	max m	ax byte	# adr mod		oipe start last len year revi	secondary web	note worthy	comments
m16c5x https://github.com/Morri Michael f	l Morris F	PIC16	8 12	kintex-7-3	James std library problems	6			## 14.7	0.33 2	.0			m16c5x				1K Y			1998 2018	3	pipelined and non-pipelined versions	
m16c5x https://opencor mature Michael f		PIC16	_	spartan-3	Michael Mori 1217	4	3	60		0.33 1			verilog 3		Y yes			‡K Y			2013 2014	l .	SOC LUT count	
m65c02 https://opencor mature Michael I	I Morris 6	6502	8 8	spartan-6 zu-3e	James Brakef 466	6	3		## 14.7	0.33 4		ΧN	verilog 13	M65C02	Y yes	N N		4K Y			2013 2020	https://github.co	also a m65c02a version	micro-coded via F9408 soft sequencer
minicpu_morri https://github.com/Morri Michael I	I Morris 6	6502	8 8		Michael Mori 276	6		104	## VZ1.1	0.33 4	.0	x	verilog 61	minicou c	v yes	N N	0416 0	4K Y	31		202	,	simplified 6502, see m65c02a	RE: 8-bit CPU challenge of Arlet Ottens
minicpu-s https://github.c stable Michael f		stack 1			James Brakef 147	6			## 14.7	0.67 28		_	verilog 2			N	0411		33		2012 2013	3	separate source for each CPLD chip,	fits (2) XC9500 CPLD @ 71.4 MHz
p16c5x https://opencor mature Michael I		PIC16		kintex-7-3	James Brakef 378	6		252	## 14.7	0.33 1	.0 220.2		verilog 3		Y yes			1K Y			2013 2014			
pdp6 https://github.com/Morri Michael I		PDP6 3	36 36			_							verilog 16	pdp6	Υ	\perp	256K 25	56K			2018	https://en.wikipe	ISA identical to PDP-10	PDP-10 was much more successful
r4000 errors Michael F supersmall http://www.eec stable Michael F		MIPS 3	32 32		James lots of problems	6 A	2.0		## 14.7	1.00 1		-	verilog			\dashv	-	-		\vdash	1994 1995	5	does not implement 64-bit data	only a few insts implemented, test vehicle
supersmall http://www.eed stable Michael Softpc https://github.com/alread Michael S		RISC 3	32 32		WHICHIGE THEEL 207	4		180	## q9.0	1.00 16 1.00 5		-	verilog vhdl 13	nios2ee	Y yes	opt	4G 4	IG Y		32	2005 2009		2-bit serial, Mostly MIPS-I compliant nine variations in attempt to improve	Copyright 2005,2006,2009 Jonathan Rose, ar
hack https://gitlab.com/x653/r Michael S		accum 1		cyclone 1	Wilchid Block G15		1	100	927.2	1.00	.0 50.5	1	verilog 24					2K N		2	202	https://www.nan	CPU used to run Tetris	book: Elements of Computing Systems
mix-fpga https://opencor alpha Michael S		accum 3											verilog 29	mix				1K N	49 4	8	202:	https://en.wikipe		as described in "The Art of Computer Program
mips_cpu_blue https://github.com/txstat Michael \		mips 3				_							myhdl 37					IG Y		32	5 2018	3	simplified MIPS CPU with pipelining,	
riscv_microsen https://github.c stable Microsen riscv_rtg4 https://github.c mature microsen		risc-v 3		polarfire	microsemi 8614	4	2 10	122	L11.8	1.00 1	.0 14.2	-+	proprietary		Y yes Y yes	N		IG Y		32	2016 2018	https://www.mic	is encrypted IP risc-v for actel FPGAs, tcl files only	has caches based on rocket chip
synpic12 stable Miguel A		PIC12		kintex-7-3	James Brakef 474	6	1	197	## 14.7	0.33 1	.0 136.8	IX	vhdl 7	synpic12	Y ves	N N	256	2K Y		32	2018 2020	http://projects.nl	CHDL to verilog	bad weblink
minimips_supe https://opencor alpha Miguel Co		RISC 3	32 32				1			1.00 0			vhdl 18	minimips	Y asm	N N	4G 4	iG .		32	5 2017 2018	3	based on MIPS I	dual issue to two pipes, 16-bit mulitplier
fisc https://github.c stable Miguel Sa		RISC 6				Α				2.00 1			vhdl 21		Y yes	Y N			85 6		5 2018 2018	http://www.arch	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, alte
fisc <u>https://github.c</u> stable Miguel Sa		RISC 6	64 32	cyclone-4	James Brakef 5036	4	21	66	## q18.0	2.00 1	.0 26.1	-1	system 13	fisc_core					85 6	32	5 2018 2018	http://www.arch	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, alte
fpga-bbc https://github.c untested Mike Stiri		6502 PIC16	8 8	kintex-7-3	James RLOC constraint errors	6			14.7	0.33 1	0		vhdl 15	сри				5K Y			2011 2010	https://www.mik	BBC micro, uses t65 uP makes extensive use of xilinx primitiv	also ZX-spectrum retro project
fpgacomputer https://github.c errors Milan Vic		RISC 1			James errors	A	+		## q18.0			_	viidi 13		Y yes Y asm	N N	64K 6	4K Y		8	2018 2018	https://myidakov	16-bit CPU, 64KB, UART (115200 bps	
fpgacomputer https://github.c errors Milan Vic	'idakovic	RISC 1	16 8	kintex-7-3	James erros	6	1		## 14.7	0.67 4	.0	1	verilog 10	computer	Y asm	N N	64K 6	4K Y	25	8	2018 2018	https://mvidakov	16-bit CPU, 64KB, UART (115200 bps	
mipsfpga https://www.mi stable MIPS Tec	echnologies !	MIPS 3	32 32	atrix-7-3	James Brakef 10692	6	47		## 14.7	1.00 1	.0 11.0	ΧY	verilog 193	mfp_syste	Y yes	N	4G 4	IG Y		32	2014 2018	https://www.you	M14K core & mipsfpga-plus	DRAM interface, I&D caches. 8789 FF
riscv_cpu https://github.c untested misha ker riscv_n_chip8 https://github.com/nobol misha ker		risc-v 3	32 32			\vdash	_			1.00 1	.0	\vdash	verilog		Y yes	N	4G 4	IG Y	45	32	2019 2019	https://www.you	simple and easy to understand desig	n Lidas Tara Nara 8 LCD daire Chi. C
riscv_n_chip8 https://github.com/nobol misha ke PSX MiSTer https://github.cl beta MiSTer-d		risc-v 3 mips 3	32 32			\vdash	+	\vdash			+	\vdash	verilog 2 vhdl 120	riscv svs ton	Y yes Y yes			IG Y		32 32	2021 2023	https://www.you	simple RV32I on Tang Nano 9K MiSTer version of original Playstation	video: Tang Nano & LCD doing Chip-8 games VHDL, verilog & system verilog RTL
riscv_pequeno https://chipmur WIP Mitu Raj		risc-v 3				+	+					\vdash	7.1.0. 120	-13_top	Y yes	N				32	2022 2023		multi-page tutorial on uP design, pec	https://github.com/iammiturai/iammiturai
misoc https://github.c stable M-Labs		RISC 3	32 32	arria_2	python source code ru	n thru	migen		## q13.1		.0	ILX	V*HDL		Y yes	N	4G 4	IG Y		32	2007 2019	https://m-labs.hk	Video IP for Mist & others	choice of latticemicro32 or mor1kx uP
openpiton https://github.c difficult mmckeov		SPARC 3		kintex-7-3	James too many files	6	\perp		## 14.7	1.00 1	.0	\Box	verilog		Y yes	Y N	4G 4	IG Y		64	2015 2019	http://parallel.pr	Princeton Un.	both FPGA & ASIC, very many source files
pdp11_reduce https://github.com/mhon Mohame	ned Omran P	DP11 1 MIPS 3	16 16			\vdash	+	\vdash	\perp	-+	+	\vdash	vhdl 9	system	Y yes	N N	64K 6	4K IG	24 10	8 32	202		simplified pdp11, 24 inst	no byte data size, ucode, 2-12 clocks/inst
mips_pipelined https://github.c mature Mohamm		8080	32 32 Q Q	kintex-7-3	James hung in synthesis	6	+	\vdash	## 14.7	0.33 0	0	x	verilog 23 vhdl 31	toplevelci	Y yes Y yes	N N	4G 4	AK V	\vdash	32	5 2017 2019 2917 2018	https://en.wikich	course project, hazard detection as w emulation of AM9080 using bit-slice	
am9080 https://opencor beta Moshe Sh		8080			James hung in synthesis	6			## 14.7				vhdl 31	sys9080	Y ves	N N	64K 6	4K Y			2917 2018	https://en.wikich		has VHDL for AMD bit-slice chips
fgpu https://github.c stable Muhamm		SIMT 3	32 32		Muhammed: 128K	6 #	# 167		## v17.2			Х	vhdl 34	fgpu	Y yes	Υ	4G 4	IG Y		32	2016 2017	https://dl.acm.or	eigth cores, reviews comparable proj	vivado fltg-pt IP, benchmarks, wikipedia: GP
neogeo <u>https://github.com/Mazai</u> Murray A		000, z80 1											/ verilog								2023	https://en.wikipe	port of Neogeo Core (video arcade	
myrisc1 stable Muza Byt		RISC forth 1			James Brakef 121	A	2	231	## q13.1	0.33 1	.0 628.7	1		myRISC1		N Y	230 2	56 Y 4K N	10	4	2011 2013	https://en.wikipe		AKA Mano Machine, LPM macros full set of RTL SOC devices
bugs18 https://drive.google.com/ Myron PI streamer16 http://www.ultr stable Myron PI		forth 1	16 18		Myron Plichota James Brakef 143	6		417	## 14.7	0.20 1	.2 485.6	X		Bugs18_So streamer	Y asm V ves						2001 2003	http://www3.svm	Four bit op-codes, Python assembler MIPS/inst reduced	2nd web adr non-functional
tms1000 https://opencores.org/pr/ Nand Gat		VS1000		KIIILEX-7-3	James Braker 145	-		417	111 14.7	0.20 1	.2 403.0	^	verilog 4			N			54		2021 2021	l Ittp://www.s.syn	Four function BCD calculator chip	used in several TI products
m65 www.ip-arch.jp/ stable Naohiko:		6502	8 8	arria-2	James Brakef 483	Α			## q13.1		.0 18.8	Х	sfl & Tl 8	m65cpu	Y yes			‡K Y			2001 2002	2		,
pop11-40 http://www.ip-simulation Naohiko		PDP11 1		ep1K	Naohiko Shin 2687	4		20	##	0.67 2	.0 2.5	1		top	Y yes			4K Y		8	2009	www.ip-arch.jp/ii	Boots UNIX	various papers, no verilog or vhdl
arm-cpu https://github.com/navid Navid Ad avr8 https://opencor beta Nick Kova		ARM 6	0 16	kintex-7-3	James Brakef 174	6		410	## 14.7	0.33 1	.0 792.2	_	verilog 14 verilog 1	rAVR	Y yes Y yes	N		4K Y	17	32 4	2018 2018		Reduced AVR Core for CPLD	64-bit registers & memory interface not a full clone, doc is opencores page
dlx nicola https://github.c stable Nicola Via		DLX 3	32 32	KIIILEX-7-3	James Braker 174	0		410	## 14.7	0.55 1	.0 /52.2	^			Y asm	N		4K 1	1/	32	2010 2010		masters thesis	five stage pipeline, forwarding, automatic ha
next186 https://opencor stable Nicolae D		x86 1		arria-2	James Brakef 1966	Α	2		## q13.1	0.67 2	.0 13.1	IX		Next186_	Y yes	N N	1M 1	M Y			2012 2013		boots DOS	8,
		x86 1			James translate errors	6				0.67 2		١	verilog 40	ddr_186	Y yes	N N	1M 1	M.Y			2013 2019)	SoC version of next186	boots DOS, does video games & sound
next186mp3 https://opencor stable Nicolae D		x86 1		kintex-7-3		6	1	_	## 14.7		_		verilog 16								2013 2014		SoC version of next186	boots DOS, has DSP core, no x86 source
nextz80 <u>https://opencor</u> stable Nicolae Doberon sdram http://projectot beta Nicolae D		RISC 3	8 8	kintex-7-3 kintex-7-3	James Brakef 854 James Brakef 2103	6	1		## 14.7 ## 14.7		.0 46.0	X	verilog 3	risc5	Y yes Y yes	N N	4G 4	4K Y		16	2011 2019	,	minimalist Wirth part of Project Ohe	claim of 700 LUTs in Spartan-3 probably wro modified to use DRAM, serial mult
risc-fuggit https://github.com/itsShr Nikhil Sha		RISC 3	32 32	KIIICA 7 S	James Braker 2105	Ť	T-	104	24.7	1.00 1	.0 43.3		verilog 33		y yes	N		iG		32	2019	9	non-standard set of conditional bran	ches, schematic conflicts with documentation
risc0 https://sourcefc beta Niklaus V		RISC 3	32 32	kintex-7-3	James Brakef 1186	6	4 6	110	## 14.7	0.67 1	.0 61.9	Х	verilog 8	RISC0	Y yes			IG			2011 2018	https://people.in	minimalist Wirth, education tool	Lola: https://people.inf.ethz.ch/wirth/Lola/i
risc5 http://www.pro beta Niklaus V	44 II CII	RISC 3	32 32	zu-3e	James IBUF clocking	6	4	213	## v21.1	1.00 1	.0	ILX \	/ verilog 8	RISC5Top	Y yes		4G 4	1G		16	2013 2017	http://www.astro	minimalist Wirth, part of Project Obe	32x32 multiplier, wikipedia entry
risc5 http://www.pro beta Niklaus V		RISC 3	32 32	zu-3e zu-2e	James Brakef 1936 392 James Brakef 2001 392	6	4	213	## v21.1	1.00 1 1.00 1	.0 109.9		verilog 8	RISC5	Y yes Y yes			IG	\vdash	16 16	2013 2013	http://www.astro	minimalist Wirth, part of Project Obe minimalist Wirth, part of Project Obe	32x32 multiplier, wikipedia entry 32x32 multiplier, wikipedia entry
risc5 http://www.pro beta Niklaus V		RISC 3	32 32	zu-ze kintex-7-3	James Brakef 2441	6	4 1		## V20.1	1.00 1		ILX Y	verilog 8	RISC5	Y yes	Y	4G 4			16	2013 2013	http://www.astro	minimalist Wirth, part of Project Obe	32x32 multiplier, wikipedia entry 32x32 multiplier, wikipedia entry
risc5 http://www.pro beta Niklaus V	Wirth	RISC 3	32 32			6	48		## v20.1			ILX \	verilog 8	RISC5Top	Y yes	Y	4G 4	1G		16	2013 2018	https://people.in	minimalist Wirth, part of Project Obe	32x32 multiplier, wikipedia entry
risc5a <u>http://www.pro</u> beta Niklaus V	Wirth	RISC 3	32 32			II	I			1.00 1		ILX \	verilog 8	RISC5	Y yes	N	4G 4	1G		16	2013 2017	http://www.astro	minimalist Wirth, part of Project Obe	
senior-sagn-1 https://github.csimulatior Niranjan		RISC 6	54 32	kintex-7-3	James way to 135009	6 3	12	75	## 14.7	1.00 1	.0 0.6		verilog 28	pipeline	\vdash	N Y	- $+$	Y	137	32	4-8 2012 2013 2013	nrbramadas.apps	university ASIC project, read PDF	64-bit data paths, superscalar, branch analys
pycpu https://pycpu.w myhdl Norbert F ag_6502 https://opencor beta Oleg Odir		6502	8 8	kintex-7-3	James Brakef 824	6	+	176	## 14.7	0.33 4	.0 17.7		myhdl verilog 2	ag 6502	yes	N N	64K 6	4K Y		\vdash	2012 2012	nttps://pycpu.wo	python hardware processor verilog code generation, "phase level	accurate"
ag_6502 https://opencor beta Oleg Odii		6502	8 8	zu-3e	James vivado 824	6	1	176			.0 17.7	ILX	verilog 2	ag_6502	yes		64K 6	4K Y		\vdash	2012 2012		verilog code generation, "phase level	accurate"
openmsp430 https://opencor stable Oliver Gir		1SP430 1	16 16			Α	1	98		0.67 2		IX	verilog 30	openMSP	Y yes	N N		4K Y		16	2009 2018	3	near cycle accurate	performance spreadsheet
tinyvliw8 https://opencor alpha Oliver Ste		VLIW	8 32			6	_			0.33 1		Х	vhdl 19			N Y	256	lK Y			2013 2020	//	tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs
hp86b https://sites.god errors Olivier De mc68kods https://sites.god beta Olivier De		pricorn 58000 3			James unresolved xilinx inter James errors 4617	6	_		## 14.7 ## 14.7	0.33 2 1.00 8			verilog 85 vhdl 10		\vdash	+	-	-	\vdash	64	2010	nttps://en.wikipe	uses PicoBlaze, emualtes HP86B SOC for HP9816 computer emulation	picoblaze uart uses LUT4s
riscy serv https://github.com/olofk/ Olof Kind		risc-v 3	32 32	ice40	Olof Kindgrer 198 164		+	32		1.00 8		Γ,	verilog 63		Y ves	N	4G 4	iG Y	45	32	2011 2013	https://riscv.org/	RISC-V contest prize, 1-bit ALU	https://github.com/olofk/corescore
riscv_serv https://github.com/olofk/ Olof Kind	ndgren r	risc-v 3	32 32	cyclone10	Olof Kindgrer 239 164		0.5	80		1.00 32		Ī	verilog 63							32	2018 2023	https://riscv.org/	smallest risc-v core, many boards	https://github.com/olofk/corescore
riscv_serv https://github.com/olofk/ Olof Kind	ndgren r	risc-v 3		vu37p	Olof Kindgrer 125 164	6	0.5	125	##	1.00 32	.0 31.3	Х	verilog 63	serv_top	Y yes	N		IG Y		32	2018 2023	https://riscv.org/	6K cores in vu37p, reg-file in blk-RAN	https://github.com/olofk/corescore
harvard_arch_ https://github.com/omari omarelhe		RISC 3				\vdash	_					Щ.	vhdl 135	harvard_p				414 11		$\vdash \vdash$	202:		, , , , , , , , , , , , , , , , , , ,	many source files
opengateware https://github.com/openg opengate riscv_cva6 https://github.c untested openhwg	reware	z80 risc-v 6	8 8			+	+	\vdash	+	1.00 1	0	1	vhdl, verilog		Y yes Y yes	N	4G 6	4K Y	\vdash	32	6 2018 2022	https://github.co	compatible Congo Bongo/Tip Top ard single issue, in-order CPU which impl	several others at opengateware
riscv_cva6 https://github.c untested openhwg		risc-v 6				+	+	+	+	1.00 1		+			Y yes			IG Y		32	6 2018 2022	https://github.co		A ariane, PULP/rocket & Ibex, directory name
custom_mips3 https://github.cbehaviora OriodMa	lalo i	mips 3	32 32			Εt		L					verilog 3	mips32	Y asm			IG Y		32	5 2023	3	reduced ISA MIPS32 CPU	, , , , , , , , , , , , , , , , , , ,
swssp https://www.ipc patented Othman	n Ahmad	RISC 8											schematic		Y	Y				8+	2014 202:	https://groups.go	patent, "simplest scalable" data/inst	a template for dsgn configuration of uP
zpu https://github.c stable Oyvind H			32 8		James Brakef 1073	6	3	283	## 14.7	1.00 4		Х	vhdl 23					IG Y		\vdash	2008 2009	1		ZPU the worlds smallest 32 bit CPU with GCC
pacoBlaze www.bleyer.org mature Pablo Kor usimplez https://opencor stable Pablo Sal		coBlaze accum 1			Pablo Kocik 177 Pablo Salvade 48	4	1	117	c0 1	0.33 2 0.17 2		X	verilog 18 vhdl 3					2K Y	57	\vdash	2 2000	http://www.ati d	3 versions, behavioral coding part of university course, simplez+i4	has an index register
piropiro https://github.c. stable pandora2			32 32		James port m 7491	6 1	1 1		## 14.7		.0 237.9	X	vhdl 42				_	4K Y	l °	32	2010 2011	nccp.//www-gti.d		no doc. xilinx constraint file
riscv_hl5 https://github.c stable Paolo Ma		risc-v 3	32 32			أأ	1	113	27.7	1	20.7		system 12	hI5	Y yes	N	4G 4		45	32	2017 2020		32-bit RISC-V processor designed wit	
riscv_vroom https://github.com/Moor Paul Cam	mpbell r	risc-v 3	32 32	zu9p	Paul Campbell	6		25	v22.2	4.00 1	.0		system 51	сри	Y yes	N	4G 4	IG Y		32	2019 2022	https://hackaday		8 IPC (instructions per clock) peak, goal ~4 a
tt-cpu https://github.com/Moor Paul Cam		accum				Щ		LП					verilog 3	cpu	Υ	N	128 1	28	25	3	2022	https://tinytapeo	4-bit accum, 7-bit PC, 2 7-bit index re	gs and a carry bit, 8 & 12-bit instructions
	rdner-Stephen 6	6502			James bash script	6			## 14.7 ## v20.1			XΥ	/ vhdl 114	machine	Y yes	N N	64K 6	4K Y	$\sqcup \sqcup$		2017 2023	1	Enhanced c65 running in FPGA	seeks high performance
mega65 https://github.c untested Paul Gard mega65 https://github.c untested Paul Gard		6502	0 0		James missing file	6							vhdl 114										Enhanced c65 running in FPGA	seeks high performance

_uP_all_soft folder	opencores or prmary link	status	author	style /	sz inst sz	FPGA	repor cor		Dff E	± bll ran	k F g	tool M	IIPS clks			src #		chai	fltg '> pt H	max max dat inst	byte adrs			tart last ear revis	secondary web link	note worthy	comments
ben_eater_up	https://github.o	com/hneer	Paul Kappmeyer	accum	8 8	spartan-7	James mor	e than one	clock							schem	5							2021		Digital schematic, Ben Eater uP	TTL components
osu8	https://www.pj		Paul Stoffregen	accum												schemati		Y asm		64K 64K		24		994 2005	https://github.com		*.1 schematics, doc at web page, currently ac
s430	https://www.p-		Paul Taylor	MSP430		artix-7	Paul Taylor	449	6	<u> </u>	100).67 9	.0 16.6	j .	vhdl				64K 64K	Υ			019 2019		msp430 subset with 8-bit alu	coded for size & not for speed
cookie dp32	https://github.o		pentolope Peter Ashenden		16 16 32 32	kintay-7-2	James erro	rc	6			# 14.7 1	1.00 1	0	H	y system 4	16 top_cook	N yes	N	_		32		020 2022	book, CDROM	OoO and parallel processing from The Designers Guide to VHDL	also C compiler
gumnut	http://digitalde		Peter Ashenden	RISC			James Brak		6			# 14.7 (6 gumnut-ri	Y asm	N Y	256 4K	γ	8		007	DOOK, CDROW	see Digital Design: An Embedded Sys	
hack	https://github.o	com/theap	Peter Clarke	accum		MITTER 7 5	Junies Bran	300	H		233 111	24.7	J.55 I	LLU.7	X	verilog		Y		32K 32K		2		2016	https://www.nane	CPU used to run Tetris	book: Elements of Computing Systems
16bit_relay_up	https://relaisco	WIP	Peter Prikasky	accum									0.67 4			schemati			N	64K 64K	N	16 3 4		2023	https://hackaday.		Excel macro simulator; imm, abs & indirect ad
msp430_vhdl	https://openco		Peter Szabo	MSP430			James Brak		6	i		# 14.7 (IX		9 cpu	Y yes		64K 64K		16		014 2017		Comprehensive verification was not	
fpga-64	http://www.syr		Peter Wendrich	6502 8080	8 8	kintex-7-3	James Brak	ef 2210	6		2 156 ##	# 14.7 (0.33 4	.0 5.8	X .		26 fpga64_co			64K 64K		26	20	005 2008		Rendition of Commodore 64	altera top level schematic
pmd85 m17	https://github.o		PetrM1 Philip Koopman	8080 stack	8 8			+	-	++		+ +		-	H	proprieta	28 sys_top	Y yes	N	64K 64K	Y		_	2021	https://www.yout	Czechoslovakian PC using Intel 8080 chapter 4.3 in Koopman	6600 gate ASIC
msl16	ittp://users.eci	beta	Philip Leong, Tsang, Le		16 4	kintex-7-3	James Brak	ef 303	6	,	256 ##	# 14.7 (0.67 1	0 566.4	X	vhdl		Y asm	N	256		16	20	001	nttps://users.ece.	CPLD prototype	0000 gate ASIC
hack	https://github.o	com/philzc	Philip Zucker	accum				-		+	200			-		verilog	,	Υ		32K 32K	N	2		2021			of the Nand 2 Tetris course using Coq
riscv_ibex_low	https://github.o	c stable	Philipp Wagner	risc-v													27 ibex_core			4G 4G		32		020 2023	https://www.lowr	AKA zero-riscy, also see pulp	four performance levels, several tapeouts
vhdl-simple-up	https://github.o		Pietro Lorefice		16 16		James ran				##		0.67 1	.0			10 processor			64K 64K		16	20	014 2014		simple processor using VHDL for logi	
vhdl-simple-up	https://github.o		Pietro Lorefice Piotr Węgrzyn	RISC		kintex-7-3	James ran	out of men	nory 6		##	# 14.7 (0.67 1	.0	+		10 processor	_		64K 64K		43 8		014 2014		simple processor using VHDL for logi	LLVM & OS, all inst have 16-bit imm/adr
ppcpu wisc-sp13			Prayag Bhakar	RISC						+			_		1 1	verilog :	or rob	Y yes		64K 64K		8		007 2021			gn of a microprocessor called the WISC-SP13
iitb-proc	https://github.o		Preetam Pinnada	RISC											1 1		L7 iitb_proc		N	0410	 "	- "		2020		course project for EE224 @EE.IITB. f	very little doc, sizeable state machine
pulserain	https://github.o		PulseRain Tech LLC	8051		arria-2	James miss	sing files	А				0.33 3	.0	1	system v	eril PulseRain		N Y	64K 64K	Υ		20	017 2018	https://www.puls	intended for Max10	,
pulserain	https://github.o		PulseRain Tech LLC	8051		arria-2	James som	ne: 2376	А	2 4	1 130 ##	# q18.0 (0.33 3	.0 6.0)		25 FP51_fast	Y yes		64K 64K				017 2018	https://www.puls	1 clk/inst, intended for Max10	
riscv_reindeer	https://github.o		pulserain.com	risc-v				1		$\perp \perp$					AL			Y yes		4G 4G				018 2018	https://riscv.org/2	RISC-V contest prize	
mpdma	https://openco		quickwayne	uBlaze		kintex-7-3	James Brak	etield	6	' 	##	# 14.7 1	1.00 1	.U	1	Y perl	A micror	Y yes		4G 4G		32	20	2009	!	Soft MultiProcessor on FPGA	Perl gens *.xmp, mhs, mss & ucf files
riscv steel	https://github.o	comy annual	Rafael Almazar Rafael Calcada	accum risc-v		zu-2e	James Brak	ef 1775	6	+	208 ##	# v19.2 1	L.00 1	0 117 4	+	verilog	microproo	zay Y		4G 4G	N Y	32	3	2021	https://github.com	github version has vivado proi	stems: Building a Modern Computer from First under grad thesis
riscv_steel	https://openco		Rafael Calcada		32 32		James Brak		6	1			1.00 1			verilog	21 steel_top	Y yes		4G 4G		32	3	2020	https://github.com	github version has vivado proj	under grad thesis
vhdl-msp430	https://github.o			MSP430			1 2.0.	1			1 - 1 - 1 - 1	T			\Box	vhdl	L5 processac	Y yes		64K 64K			20	018 2018		course project, inspired by msp430,	
minsoc	https://openco	stable	Raul Fajardo etal	OpenRISC		kintex-7-3	James Brak	ef 4945	6	4 :	8 107 ##	# 14.7 1	1.00	.0 21.7	ILX '	Y verilog	38 or1200_to	Y yes	Y M	4G 4G	Υ	32	20	009 2013	https://github.com	minimal OR1200, vendor neutral, ha	
stacks-16-bit	https://github.o	com/rcrist/	rcrist	RISC						$\perp \perp$						schem:			$\perp \perp \perp$		$\perp \perp$		_	2022		Digital schematic, TTL & 3 layer brea	
rcpu	https://github.o	com/redfa:	redfast00 redoste	RISC				-	-	++		+	_	+		verilog		Y yes		4K 4K	Y	6		2019	https://github.com	verilog implementation of Python er SAP-1 (Simple-As-Possible) architect	
ssppu mcs-4	https://gitnub.o	r alpha	Reece Pollack	8085 4004	4 4	kintay-7-2	James Brak	ef 228	6	+	276 ##	# 14.7 (0.16 4	.0 66.0		vhdl :		asm		64K 64K 4K 4K		5	20	012 2012	nttps://archive.or	4004 was multi-chip	4004 CPU & MCS-4
ucpuvhdl	https://github.o		Reed Foster				James 512		6							vhdl		Y asm	-	256 64K		12 2 7		016 2017	https://github.com	six tutorials on uCPUvhdl	using muCPUv2_1 of 3 upwards compatible de
mais			Rene Doss	MIPS	32 32	kintex-7-3	James Brak	ef 2760	6	4							22 MAIS_soc	Y yes		4G 4G		32	5 20		use MIPS tools	register forwarding around ALU	license reg'd for commercial use
rrisc	https://github.o	com/rener	Rene Schallner	RISC	8 8		Rene Schal	Iner			100	(0.33 8	.0		vhdl	8 top	Y asm		64K 64K		8	20	020 2022	https://git.sr.ht/~	originally TTL/schematic, beginner's	doc PDF file huge
opc.opc2cpu	https://github.o	0100.0	revaldinho	accum			James redu				556 ##	# 14.7 (0.15 4	.0 178.1	L X	verilog	2 opc2cpu	Y asm	N N	256 1K	Y	12 3		017 2021	https://revaldinho		see hackaday One Page Computing Challenge
opc.opc3cpu	https://github.o		revaldinho	accum			James redu										2 opc3cpu			64K 64K				017 2021	https://revaldinho		see hackaday One Page Computing Challenge
opc.opc5cpu opc.opc5lscpu	https://github.o		revaldinho revaldinho	RISC	16 16		James redu James Brak		6					0 143.6			7 opc5cpu					15 4 16 18 4 16		017 2021 017 2021	https://revaldinho	OPC5 RR inst, ISA similar to OPC1 OPC5LS OPC5 with predicate inst	see hackaday One Page Computing Challenge see hackaday One Page Computing Challenge
орс.орс5ізсри	https://github.o		revaldinho				James Brak															27 4 16		017 2021	https://revaldinho		see hackaday One Page Computing Challenge
орс.орс7сри	https://github.o	c stable	revaldinho		32 16		James Brak		6		303 ##		1.00 2		X		2 opc7cpu	Y asm		1M 1M		32 5 16		017 2021	https://revaldinho	OPC7 32bit, based on OPC5LS, more	i see hackaday One Page Computing Challenge
орс.орс8сри	https://github.o	c beta	revaldinho	RISC	24 24		James no t		6		323 ##	# 14.7 (0.80 2	.0 250.1	L X	verilog	1 opc8cpu	Y asm	N N	16M 16M	N	32 4 16	20	017 2021	https://revaldinho		i see hackaday One Page Computing Challenge
орс.орссри	https://github.o	0.000.0	revaldinho				James redu		6								2 opccpu			256 2K				017 2021			see hackaday One Page Computing Challe
zap	https://openco	alpha	Revanth Kamaraj	ARM7	32 32		James Brak		6				1.00 1		X		37 zap_top	Y yes		4G 4G		16		017 2022		ARMv4T & Thumbv1	has cache & mmu
tc16	https://openco		Revanth Kamaraj Richard Haskell	ARM7	16	arria-2	James high	10284	A	2 3	8 111 ##	# q18.0 1	1.00 1	.0 10.8	8 X	proprieta	37 zap_top	Y yes	NN	4G 4G	Υ	16	20	017 2022	ddi0100e_armv1-	ARMv4T & Thumbv1 PDF papers	has cache & mmu chot 11: VHDL By Example: Fundamentals of D
oc54x	https://onenco		Richard Haskell	DSP		kintey-7-3	James Brak	ef 2225	6	1	180 ##	# 14.7 (0.67 1	.0 54.1	×		IO oc54_cpu	Y yes	N Y	64K 64K			20	002 2009		40-bit accumulator, barrel shifter	C54x clone
bit-serial	https://github.o	com/howe	Richard Howe				James erro		AM 6			# v21.1 (vhdl		Y		2K 2K	N	15		020 2024	https://hackaday.	bit serial, 16-bit uP, very simple	supports Forth
bit-serial	https://github.o	com/howe	Richard Howe	accum	16 16	spartan7	James erro	rs init bkR	AM 6	,	##	# v23.2 (0.67 51	.0	Х	vhdl	6 top	Υ	N	2K 2K	N	15	20	020 2024	https://hackaday.	bit serial, 16-bit uP, very simple	supports Forth
bit-serial	https://github.o		Richard Howe	accum			James Brak					# 14.7 (vhdl		Υ		2K 2K				020 2024	https://hackaday.	bit serial, 16-bit uP, very simple	supports Forth
bit-serial	https://github.o		Richard Howe	accum			James area					# 14.7 (vhdl		Υ		2K 2K				020 2024	https://hackaday.	bit serial, 16-bit uP, very simple	supports Forth
bit-serial bit-serial	https://github.o		Richard Howe	accum			James spec		86 6 66 6		100 ##	# 14.7 (0.67 51	0 9.6	X	vhdl vhdl	6 сри	Y		2K 2K				020 2024		bit serial, 16-bit uP, very simple bit serial, 16-bit uP, very simple	supports Forth supports Forth
forth-cpu	https://gitilub.t		Richard Howe	forth		Spartano	Jannes area	10 69	00 0	' 	100 ##	+ 14.7 (0.07 31	.0 14.0		vhdl		-	IN .	2N 2N	IN	13		013 2022	TILLUS.//TIACKAUAY.	AKA H2	based on J1 uP
forth-cpu/h2	https://openco		Richard Howe		16 16	kintex-7-3	James Brak	ef 1858	6	; ,	9 149 ##	# 14.7 (0.67 1	.0 53.8	x I	Y vhdl	11 top	H	+++	64K 64K	\vdash	25		017 2020	https://github.com		derived from J1, hex & bin files in 2/16/2018 t
mangomips32	https://github.o	c stable		MIPS	32 32								1.00 1			verilog		Y yes	N	4G 4G	Y 1	100 32		019 2019		cache support, runs linux	very percise specs
riscv_clarinet	https://github.o		Riya Jain etal	risc-v												bluespec		Y yes		4G 4G				2020	https://github.com	RISC-V with posit arithmetic, bluespe	verilog for riscv flute & (3) posit sizes
rj32	https://github.o	c alpha			16 16	\Box	oxdot	\perp	-	+	+	+		_	\sqcup	verilog		Y asm		64K 64K				013 2022	https://github.com	Digital schematic editer	nanogo compiler, youtube videos
rjsc5 riscv rv12	nttps://github.o	com/rj45/r	.,	risc-v		arria-2	James Brak	rofield	A	+		# q18.0	+	+	\vdash	schem:	-	Y yes		4G 4G		32	+	2022	https://r!!	Digital schematic, 16-bit data paths,	micro-coded, multi-cycle
8bit chapman	http://www.ec		Roa Logic BV Rob Chapman, Steven	risc-v forth	8 8		James Brak		63 6				0.33 1	.0 762.2	ILX	system v	erilog LO stack pro	Y yes		256 256			10	998 1998	incus.//roalogic.co	course work	
8bit_chapman	http://www.eci		Rob Chapman, Steven	forth			James Brak				131 ##	# 14.7 (10 stack_pro			256 256				998 1998	1	course work	
dataflow_chap	https://openco	alpha	Rob Chapman, Steven	forth	16 16	kintex-7-3	James file	WebCase r				14.7 (0.33 1	.0		vhdl :	27 DataFlow	Υ	N	256 256			20	003		course work	
ks10	http://www.ted	<u>c</u> alpha	Rob Doyle		36 36		Rob Doyle		6	1	5 50 ##	# 14.7 1	L.00 2	.0 5.6	х .		39 esm_ks10		Y N		N		20	011 2014		36-bit accum & 18-bit adrs	ucf file, most tests pass
riscv_reboot	https://github.o		Robert Baruch	risc-v					\Box	$\perp \Gamma$		$\perp \perp$		4	ш	pythor	8	Y yes	N	4G 4G	Υ	45 32		2020		work in progress, has 60 minute vide	
z-machine	https://github.o		Robert Baruch		8 8		James Brak		A	_			0.33 3			system :		Y	N	46 40	- V	30		016 2017	http://inform-ficti	Z-machine (Zork)	https://www.youtube.com/watch?v=2fNBkU0
riscv_clarvi	https://github.o	c stable	Robert Eady Robert Finch	risc-v .	32 32 64 36	arria-2 zu-3e	James Alte	ra 2616	А	\ 	178 ##	# q18.0 1	1.00 1	.0 68.2	2 I I	system system	7 clarvi 33 anv1base	Y yes	N V	4G 4G	Y 4	128 64		016 2017 021 2021	https://www.cl.ca http://anvcpu.org	educational simple RISC-V implement Crav-1 like with full set of vector inst	doesn't make use of block RAM RTL three versions with different ISAs, inst sz, reg
bc6502	http://finitron.o	c beta	Robert Finch		8 8		James viva	dc 583	6	;+-	286 ##		0.33 4	.0 40.4	X		18 bc6502	yes	N N	64K 64K	Υ	120 04		012 2012	пср.//апусри.огд	cray-1 like with full set of vector Insi	bare source
bc6502	http://finitron.o		Robert Finch	6502			James Brak		6		197 ##			.0 26.2	X		18 bc6502	yes		64K 64K				012 2012			bare source
dgb16	see FISA64	stable	Robert Finch	RISC	16 16	kintex-7-3	James Brak	ef 780	6	-		# 14.7 (0.67 1	.0 269.0		verilog	1 dbg16	Υ	N Y			8				inside FISA64 project	debug uP for fisa64
fisa32	https://github.o		Robert Finch		32 32		James Brak		6				1.00		7 X		1 FISA32	Υ	N Y		\Box	32		014 2014	https://github.com	n/robfinch/Cores	
fisa64 ft64	https://github.o		Robert Finch Robert Finch	RISC		kintex-7-3	James Brak	et 10404	6	12	7 65 ##	# 14.7 1	1.50 1	.0 9.4	Х	verilog	1 FISA64 FT64v3b	Y	N Y	16E 16E	Y	+++		015 2015 017 2018	https://github.com	n/robtinch/Cores	need to use multi-cycle on mult amazon kindle book. L1 & L2 icaches & L1 dca
tt64 klc32	https://github.o		Robert Finch Robert Finch		32 32 32 32	kintey-7-2	James Brak	ef 3790	-	4	1 200 ##	# 14.7 1	L.00 4	.0 13.2	×		FT64v3b 25 KLC32	Y yes		16E 16E 4G 4G	Y	32		017 2018	https://www.ama	4th attempt at 64-bit core (raptor64) single ported block RAM register file	
qupls	https://github.o		Robert Finch	risc			Robert Fine			+++	200 ##	. 14./	4	13.2	X	system !		Y asm	Y	-0 40	+ +	64		023 2024	http://www.finitr		variety of three operand & u-coded instruction
	https://openco		Robert Finch	RISC						+		+		+			3 raptor64	Y		4G 4G	Y 1			005 2013		16 register sets, inst & data cache, m	
raptor64	https://openco		Robert Finch	68000	32 16	zu5e	James miss	sing IP		ш							7 rf68000	Y yes	N N	4G 4G	Υ	16	20	008 2022		mc68000 similar core, BCD instruction	
rf68000	nttp3.//optnco	res org/pro	Robert Finch	6809		artix-7	James Brak		6		5 ##	# v21.2 (0.50 4	.0	Х	Y system	110000	Y asm	N	64G 64G	Υ	44 13 8		022 2022	http://www.finitr	Different from rtf6809: 36-bit adrs, o	12-bit version, has inst. Cache
rf68000 rf6809	https://openco	rico.org/pri			0 1 0	artix-7	Inches Cia	ch 1 4200	6	1 1 7	4 120 ##	# v21.2 (X '		21 rf6809	Y yes				44 13 8		022 2022	http://www.finitr	Different from rtf6809: 24-bit adrs, o	
rf68000 rf6809 rf6809	https://openco	res.org/pro	Robert Finch						-																		
rf68000 rf6809 rf6809 rf6809	https://openco https://openco	res.org/pro	Robert Finch	6809	12 12		Robert Fine		6		5 120 ##	# v21.2 (0.50 4	.0 2.3	Х,		21 rf6809	Y asm		64G 64G		44 13 8		2022	http://www.finitro	Different from rtf6809: 36-bit adrs, o	
rf68000 rf6809 rf6809	https://openco https://openco https://openco https://github.c	res.org/pro	Robert Finch Robert Finch	6809 GPGPU	12 12 32 40	artix-7			6		5 120 ##	# v21.2 (0.50 4	.0 2.3	_	system	33			64G 64G 4G 4G	Υ			2022	http://www.finitro	gpgpu Under Construction, derived f	rom Nyuzi core by Jeff Bush
rf68000 rf6809 rf6809 rf6809 rfPhoenix	https://openco https://openco https://openco https://github.o https://github.o https://openco	res.org/pro c alpha c alpha	Robert Finch	6809	12 12 32 40 64 8	artix-7		ch 6500	6			# v21.2 (H	system system	33	Y yes	Y		Y	44 13 8 32 16	20		http://www.finitro		

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz	FPGA	repor com		Dff 🗦	blk E ram n	F e	tool M ver /ii	PS clks		ven dor	src code	#src files top file	tooi	fitg .> pt I	max ı dat	max byte	e e #	adr #	pipe	start last	secondary web	note worthy	comments
rtf68ksys	https://openco	r alpha	Robert Finch	68000	16 1	6 spartan	-3 James need	t 13639	4 1	2 17	##	14.7 0	.67 4.	0	Х	Y verilog	49 rtf68kSys N	Y yes	N N	4G	4G Y		1	16	2011 2011	https://github.co	based on Tobias Gubener's TG68	
rtf8088	https://openco		g Robert Finch		16 8		7-3 James Brake					14.7 0			Х		57 rtf8088	Y yes		1M					2012 2013	https://github.co	8-bit memory data, e.g. 8088	
table887	https://github.o	alpha		RISC	16 1		7-3 James Brake					14.7 0			Х		2 table887_ \	Y	N N	64K		28		8	2014 2016			included with Table888 source code
table888	https://github.o	alpha		RISC	32 1 64 1		7-3 James Brake	f 5756	6	9 6	137 ##	14.7 2	.00 1.	0 47.6	Х	verilog	3 table888 bi	me	V		4G Y	130	<u> </u>	8	2014 2016	hadran // Total	2016 version gives same reults as 20	1 code for cache & mmu incomplete
thor	https://openco	mature	Robert Finch Robert Finch	RISC	32 3	6 zu-5e	James WIP Robert Find	90000		306	##	v21.1 2	.00 1.	0		system	27 thor2021 1	Y asm Y asm	Y	16E		+	- 6	54	2015 2021 2015 2023	https://github.co	Thor-5: L1 & L2 caches, GP float & ve Thor 2015, 2021-3 docs	plans for more features, eventually 2M LUTs variable length instructions
thor	https://openco	mature		RISC	64 3	2	Robert Finch			306						verilog		y asm	Y	4G		+	- 6		2015 2023	https://github.co	r Thor-2: L1 & L2 caches, GP float & ve	
thor	https://openco		Robert Finch	RISC		6	Robert Finch			306						verilog		Y asm	Y			+	- 6		2015 2023	https://github.co		plans for more features, eventually 2M LUTs
xgate	https://openco	alpha	Robert Hayes	RISC	16 1	6 kintex-7	7-3 James Brake	f 2778	6		159 ##	14.7 0	.67 1.	0 38.3	Х	verilog	7 xgate_top \	Y	N			42	1	16	2009 2013		high pin count	Freescale XGATE co-processor compatible
cmips	https://github.o	mature		MIPS	32 3	2									_	vhdl			N N		4G Y		13		2017 2019	http://www.inf.u	5-stage pipeline, MIPS32r2 core	
ssbcc	https://openco	stable			8 9		7 Rodney Sinc	li 196	6	++	474	14.7 0	.33 1.	0 797.9	ILX						8K Y			_	2012 2020	https://github.co		inst after branch/call/rtn always execs
isetta	https://hackada	ay.io/pro	e Roelh	accum	8 8		7 1 In room Parella	f 297		+	192 ##	147 0	22 4	0 213.2	V	Y schema	25 DataFlowl	yes /	_	64K	64K Y	+		LO	2023 2024		In TTL with 6502 & Z80 ISA via ucode	
z80soc	https://openco	stable stable		forth Z80	8 8		7-3 James Brake James Brake		6	++		v21.2 0			ıx ,		19 top_s3e		N N	64K	64K V	+		+	2003 2009		8-bitter, generates a custom VHDL st based on Daniel Wallner's T80	Lack machine, compiler is in Forth
z80soc	https://openco	stable	Ronivon Costa	780	8 8	, 20 50	3e James Brake			2 19		14.7 0			IX	Y vhdl	19 top_s3e			64K		+			2008 2016		based on Daniel Wallner's T80	directory disappeared
minirisc	https://openco	stable		PIC16	8 1		-3 Rudolf Usse		4		80	0	.33 1.	0 57.4	Х	verilog	7 risc_core_ \	Y yes	N Y	256	4K Y				2001 2012			, ,
avr_core	https://openco	stable	Rusian Lepetenok	AVR	8 1	6 zu-3e	James vivad		519 6		250 ##	v21.1 0	.33 1.	0 50.8	Х	verilog	70 avr_core \	Y yes	N	64K :	128K Y	72	(3)	32	2002 2017		VHDL core also	
avr_core	https://openco	stable	Rusian Lepetenok	AVR	8 1		7-3 James Brake	f 2135	6		127 ##	14.7 0	.33 1.	0 19.7	Х	verilog	15 avr_core \	Y yes	N	64K	128K Y	72	3	32	2002 2017		VHDL core also	
arm_rusian	https://github.o	com/0xD5	(ruslan	arm	32 3 32 3	2 zu-3e	James LUT F	392	4815 6		##	v21.1 1 v21.1 1	.00 1.	0 84.7		system	veril ARM_Pipe	Y yes	Y	4G	4G Y	\perp	1	16	2019		from "Digital design and computer a	incomplete RTL, prob 4 student exercise
arm_rusian arm_rusian	https://github.o	com/UXU:	ruslan	arm	32 3		James LUT F					v21.1 1				system	6 ARM_Mul Y veril ARM_Sing Y	y yes		4G		+	1		2019		from "Digital design and computer a from "Digital design and computer a	r single cycle,
v6502	https://github.o		d Ryu Kojiro	6502	8 8		James bare					v21.1 1			x	vhdl	23 v6502	yes yes	N N				- + -	LO	2019 2020	https://onencore		r www.youtube.com/watch?v=K3jH-f r80E
riscuva1	https://www.so		S. de Pablo	picoBlaze			7-3 James Brake					14.7 0					1 riscuva1 pr	me	N Y	256	1K Y	35			2006 2006	https://github.co	Verilog source included in PDF file	also VHDL version by Bikash Gogoi with identi
m68k	https://github.o			68000	32 1												13 cpu3017								2018		simplified 68K	,
sxp	https://openco	r beta	Sam Gladstone etal	RISC	32 3			nany los								verilog	12 sxp				4G		13		2001 2009		basic RISC	too many los
kcp53000	https://github.o	simulation		risc-v	64 3		7-3 James trimr				175 ##			0 142.9			4 polaris			16E			- 3		2016 2017	https://github.co	kestrel #3, basic 64-bit RISC-V	uses state machine RTL generator
kestrel-2	kestrelcompute	stable stable		forth forth	16 1		7-3 James Brake				172 ##		67 1.				27 M_kestrel \		N N	64K	64K V	12	\vdash	2	2012 2015	nttps://hackaday	J1 with wishbone bus	M_j1a runs at 244MHz & 368 LUTs
s16x4a s64x7	https://github.o	stable stable			16 4		7-3 James Brake	f 514	ь	++	4/6 ##	14.7 0	.0/ 1.	0 620.7	X		1 s16x4a Y	T		64K		12 56	_	+-	2012 2017		kestrel #2, byte & word data 64-bit simple Forth engine	derived from Myron Plichota's design (streame very little doc
minimips	https://gitilub.t	r stable		RISC	32 3		7-3 James Brake	f 2939	6	8	118 ##	14.7 1	.00 1.	0 40.1	x	vhdl	12 minimips	y ves			4G	30		32 5	2004 2018		based on MIPS I	very little doc
manik	https://www.ds	stable		RISC	32 3		7-3 James need				110	14.7 0			<u> </u>		45 manik2tor	y yes	N	4K		+	1		2002 2006	www.niktech.con	optional data & inst caches	supports Xilinx, Altera, Actel, Lattice; broken w
mocha	https://github.o	stable		accum	8 8											vhdl	29 processor	Y asm	N	64K	64K Y	31			2018		8-bit microcontroller developed at N	IIIT University, course materials include full RTL
dspuva16	http://www.DT	stable	Santiago de Pablo	DSP	16 1	6 kintex-7	7-3 James Brake				317 ##		.67 1.		Х		1 dspuva16	asm			4K	40		16	2001 2004	www.1-core.com	16 bit data memory, 24 bit regs	broken web link
up1232	http://www.dte	stable		RISC	8 1		7-3 James Brake	f 220	6		244 ##	14.7 0	.33 3.	0 122.0	Х		3 up1232a	_		64K			2 3		2000 2000		bare core, prog size 4K to 64K	description in source files
срисри	https://github.o	com/Saye	d Sayyed Hosseini	risc	32 3	2				\perp					Ш.	vhdl	10 cpu	Yasm	N	4G	4G	12	3 1	16	2023		course project	Very similar to Wirth's risc5
18U2-SOC nova-soc	https://github.o	no RTL	Scott Baker	1802 nova	16 1	6 7H-3e		and to the fit	- 6	+	***	21.2 0	67 2	0		Y vhdl	11	y yes	N	64K	64K Y	52	- 1	L6	2016		Nova CPLL+ RAM + HART + Timer + I/O Port	s no RTL, probably uses 1802-pico-basic
ndn11-soc	https://github.o	com/scot	II Scott Baker	pdp11	16 1	6 zu-3e	James no m	em init fi em init fi	le 6	+	##	v21.2 0	.67 3.	0	-	Y vhdl	15 soc 3	1 900	N N	OHIC	64K	70	13	9	2016 2020		PDP-11/20 CPU + RAM + UART + Timer + I	or + I/O Ports, Sierra Circuit Design now open so
pdp11-30c pdp8-soc	https://github.o	com/scot	Il Scott Baker	PDP8	12 1	2 zu-3e	lames no m	em init fi	le 6	+	##	v21.2 0	40 2.	0		Y vhdl	15 SOC)	yes Y ves	N N	4K	4K	70	13	0	2016 2020		implemented for the Lattice iCE40-h	x PDP-8 CPU + RAM + LIART + Timer + I/O Ports
cpu8080	https://openco	stable	Scott Moore	8080	8 8		7-3 James Brake	f 1179	6		299 ##	14.7 0	.33 9.	0 9.3	х	verilog	1 m8080	Y yes	N N	64K	64K Y	+		1	2006 2016		includes VGA display generator, three	e variants
lm32	https://github.o	mature	Sebastien Bourdeaudu	LM32	32 3	2										verilog	24 Im32-top						3	32 6	2014		cleaned up lattice micro32, see milky	
milkymist	https://github.o	stable	Sebastien Bourdeaudu	LM32	32 3		-6 James failed		6 3		50 ##		.80 1.		X,		169 system		N Y		4G Y		3		2007 2014		uses LM32, uses Spartan-6 IO	failed in mapper
navre	https://openco	stable		AVR	8 1		7-3 James Brake	f 990	6		207 ##	14.7 0	.33 1.	0 69.0	AILX		1 softusb_n		N	64K			_		2010 2013	https://www.mill	AVR clone, part of www.milkymist.o	U
legv8 v80e	https://github.o	stable stable		AA64 Z80	64 3 8 8	_	2 Carrery Dalur	2557		+	##	14.7 1	.00 3.	0		verilog			N N	4G 64K		10	3	32	2018 2019		single cycle & pipeline versions Y80e - Z80/Z180 compatible process	course project based on Y80 from "Microprocessor Design Us
riscv vhdl	https://openco	errors		risc-v	64 3		 3 Sergey Belya 7-3 James many 			+		14.7 1		0	Η,	Y vhdl &	15 top_level \		N N	4G		+	3	22	2013 2019	https://github.co	r System-On-Chip based on bare Rock	
hf-risc	https://openco	stable		MIPS	32 3		7-3 James Brake			4	115 ##		.00 1.		х	_	9 spartan3e_r	,	N N		4G Y	41		_	2016	https://github.co	MIPS I subset, no multiplier	e Both Tocket & Tiver Cores
erp	https://openco	stable	Shahzadjk	RISC	8 1	6 spartan	-3 James Brake	f 366	4	1 1	70 ##	14.7 0	.33 1.	0 63.5	Х		1 ERPverilog					15		6	2004 2014		two report PDFs & one Verilog file	
ae18	https://openco	e beta	Shawn Tan	PIC18	8 1		James vivad	c 954			208 ##	v21.1 0	.33 1.	0 72.1	ILX	verilog	1 ae18_core	yes		4K	1M				2003 2009	https://hackaday	not 100% compatable	negative edge reset "clock"
ae18	https://openco	beta		PIC18	8 1		James Brake				207 ##		.33 1.		ILX	verilog	1 ae18_core		N Y		1M				2003 2009	https://hackaday	not 100% compatable	negative edge reset "clock"
aeMB	https://openco	r beta	Shawn Tan	uBlaze	32 3		James vivad					v21.1 1			ILX		7 aeMB_cor \	Y yes	N	4G		\perp			2004 2009		not 100% compatable	
aeMB k68	https://openco	beta deta		uBlaze 68000	32 3 16 1		7-3 James Brake 7-3 James Brake				24 ##	14.7 1	.67 4.			verilog	7 aeMB_cor \ 15 k68_cpu \	y yes	N N	4G	4G Y	+	٠.	16	2004 2009		not 100% compatable 68K binary compatible	
dcpu16	https://githuh.c	beta			16 1		7-3 James Brake										5 dcpu16 c					37		8	2009 2012	https://en.wikine	for the 0X10c game	4+ addressing modes, 4 & 5-bit reg /modefield
nnarm	ftp://ftp.ewde.e	unteste	d Sheng Shen	ARM	32 1	6			1 1	1				-						-		1			1000			rg/wiki/Amber_(processor_core), ran afoul of A
wisc-sp13	https://github.o	stable	Shyamal H Anadkat	RISC	16 1	6										verilog	,	Y	N		64K N			8	2007 2017			gn of a microprocessor called the WISC-SP13
x32	http://citeseera	stable			32 8		7-3 James missi	ng define	s 6		##	14.7 1	.00 1.	0			32 core				4G Y				2006 2007		MS thesis, byte code, needs caches	uses preprocessor on VHDL
hummingbird	https://github.o	com/slcz/	h Silei Zhang	accum	8 8					\perp					ш		30 hummingl	Y asm	N Y	4K	4K Y	27	3		2020	https://www.bigr	4-bit "nibbler" expanded to 8-bits, T	
4-bit-cpu	https://github.o		sim da-song	risc	4 1 16 1		In control	4 746-	A	++	202	-10.0	67 1	0 36.6			8 cpu 1		N	64K	1614	9	f	8	2021	harantti :	no branch instructions?	appears to be unfinished?
aap	https://github.o	stable stable	Simon Cook Simon Cook	RISC	16 1 16 1		James Brake -4 James Brake			_	393 ##	q18.0 0 q18.0 0	.07		+	verilog	7 de0_nano \ 7 de0_nano \	r yes		64K	10111	+	- 6		2015 2016		includes Altera project includes Altera project	4 to 64 reg, 24-bit pc, no status reg 4 to 64 reg, 24-bit pc, no status reg
a tiny up	https://www.oi	uora com	/ Simon Cook	RISC	32 3	2 arria-5	James tiny l		-	++			.67 1.			system	1 TinyComp	yes Y asm			1K N	13	12		2013 2016		from Thacker's version. Un Cambrida	
oms8051mini	https://openco	r alpha		8051	8 8		7-3 James Brake			1 32		14.7 0			x ·	Y verilog	66 digital_co	y ves	N	64K			1		2007 2011		macher 3 version, on cambridge	,
8051	https://openco	alpha	Simon Teran, Jakas	8051		3 zu-3e	James area	0 1424	645 6		242 ##	v21.1 0	.33 4.	0 14.0	ILX	verilog	32 oc8051_tc \	Y yes	N	64K	64K Y			ユ	2001 2016		8051 core includes several on-chip p	
8051	https://openco	alpha	Simon Teran, Jakas	8051	8 8	8 kintex-7				1	111 ##	14.7 0	.33 4.	0 5.3	ILX	verilog	32 oc8051_tc	Y yes		64K					2001 2016		8051 core includes several on-chip p	eripherals, like timers and counters
x9	https://github.o	com/yehz	h Simon Zhang	RISC	8 9				$\sqcup \sqcup \sqcup$	\perp							24 top_level			256			1		2016 2017		9-bit processor: 4:1:4 op-code, R0, R	
my_cpu	https://louis.ua		2	risc		6 artix-7	1. 1.	1,	6	+	_		.67 2.	-	Х		1 my_cpu \		N	64K		16	1	16	2023			RTL & xdc in appendix, small modules, full test
ao486_mister	nttps://github.o	beta c ctable		x86 DLX	32 8		James vivad			++	427		.00 1.		I Y		85 ao486	yes yes	+	4G 4G		+	\vdash	-	2020 2021		complete 486, SoC configuration DLX	mister version of ao486: reworked with many
aspida aspida	https://openco	stable		DLX	32 3	2 zu-2e	James dated			++	257 ##	v20.1 1	.00 1.		X		10 DLX_top \		+	4G		+		_	2002 2009		DLX	compiled sync version compiled sync version
riscv kian	https://github.c	com/splir	sotiriou e splinedrive	risc-v	32 3		James dated	3386	0	++	L3/ ##	14./ 1	.00 1.	/1./	^		10 DLX_top 1 17 kianv 1	y yes Y yes		4G		+		32	2002 2009	1	very simple riscv cpu/soc one single	
bobcat	ps., pg.c./db.t	beta	Stan Drey	DSP	16 2		7-3 James Brake	f 1622	6	1	107 ##	14.7 0	.67 1.	0 44.0	х		30 bobcat cc	γ ,	N	64K		\mathbf{f}	H,	-	1998 2000		,pic riser epaysoc one single	dead web links
lgp30	http://www.e-b	stable	Stanley Frankel	accum	32 3	2				\perp				<u>L</u>	,	Y vhdl	42 LGP-30	Y yes	N	4K		ΙT		3	2017		FPGA version of LGP30 drum compu	
wb4pb	https://openco	stable	Stefan Fischer	picoBlaze	13 1							24.7	.33 3.			Y vhdl, v	14 picoblaze_v	vb_uart	Y						2010 2013	https://en.wikipe	software addon for picoBlazeSoftwa	
wb4pb	https://openco	stable		picoBlaze			-3 Stefan Fisch								Χ '	Y vhdl, v	14 picoblaze_v	vb_uart	Y	1		\Box			2010 2013	https://en.wikipe	software addon for picoBlazeSoftwa	r kcpsm3 only works for Spartan 3
ncore	https://openco	alpha		accum	16 8		7-3 James Brake				105 ##			0 316.3			3 nCore		N		64K	16	1		2006 2018		This is a little-little processor core	
eco32f or1200mp	https://github.o	stable		RISC OpenRISC	32 3		7-3 James Brake		-	3 4	123 ##	14.7 1	00 1	0 32.1	X		12 eco32f			512M2	256M Y	61	13		2014 2014	https://	pipelined version of the eco32 CPU multiprocessor variant, single core	cache & mmu
riscv rv01 con	https://gitnub.o	stable stable		risc-v	32 3		7-3 James Brake 7-3 James Brake				111 ##		.00 1.		X		104 or1200_tc \		N M		4G Y	+	3		2012 2012	nttps://openrisc.	all files in one directory	two self test tops
i1scv_rvo1_con	https://openco	stable scala	Steffen Reith	forth	32 3		James Brake	1399/	0	7 02	13U ##	14./ 1	.00 1.	9.3	_	scala		y yes Y forth		64K		20	H		2017 2020	https://steffenre	IJ1 reimplemented using Scala/Spinal	
atlas_2K	https://openco	r beta		RISC	16 1		James vivad	c 1222	1160 6	1 5	262 ##	v21.1 0	.80 1	0 171.4			19 ATLAS_2K					80		8	2017 2020		ARM thumb like inst set	has MMU & full SOC features
atlas_2K	https://openco	beta		RISC	16 1		7-3 James Brake			1 5	151 ##		.80 1.		ILX	vhdl	19 ATLAS_2K		N Y		64K M			8	2013 2015		ARM thumb like inst set	has MMU & full SOC features
atlas_core	https://openco	beta		RISC		6 zu-3e	James vivad	c 611	285 6	1	333 ##	v21.1 0	.80 1.	0 436.4		vhdl	8 ATLAS_CP	Y asm		64K	64K Y			8	2013 2015		ARM thumb like inst set	non-MMU version
atlas_core	https://openco		Stephan Nolting	RISC			7-3 James Brake										8 ATLAS_CP					80			2013 2015		ARM thumb like inst set	non-MMU version
neo430	https://openco		Stephan Nolting	MSP430			Stephan No										19 neo430_ti		N	28K	32K Y	\perp	1		2015 2021	https://github.co	website has detailed resource untiliz	
neo430	https://openco	g alpha	Stephan Nolting	MSP430	16 1	6 artiix-7	James chan	947	6	2	203 ##	14.7 0	.67 8.	0 17.9	IX	Y vhdl	19 neo430_ti	Y yes	N	28K	32K Y		1	16	2015 2021	https://github.co	edit neo430_sysconfig.vhd to set op	t ~8+ clocks for R-R inst

Secondary Column	all_soft oper	pencores or prmary link	status	author	style /	sz sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff E	S S blk I		tool MII ver /in:	PS clks/ st inst	KIPS /LUT	ven dor	src #:	src iles top file	당 cha	fltg .>	max ma: dat ins	byte adrs	adr mod		start last year revis	secondary web link	note worthy	comments
	0 https	tps://opencor	alpha	Stephan Nolting	MSP430	16 16	cyclone-4	Stephan Nol	t 626	6	5 2 1	17 ##	14.7 0.0	67 8.0	15.7	IX	vhdl :	19 neo430_t	tı Y yes					_	_	https://github.com	website has detailed resource un	minimal configuration
See		tps://github.c	0.000.0														vhdl 2	25 neorv32_	1 Y yes	N						https://opencores		
STATE OF THE PROPERTY OF THE P		:ps://opencor								6									Y yes									I & D caches not compiled
Section 1. Supplement of the property of the p		tp://www.cs./								706 6					45.2 13.0	IX V	vnai 4	40 storm_to	y yes	N V						1		cache & no peripherals replaced Altera PLL with stub
Secondary Control Co					0302								14.7 0.3	33 4.0	9.2	IX Y	vhdl :	19 de2_top	Y ves	N Y								replaced Altera PLL with stub
March Marc		ww.spacewire	e stable	Steve Haywood	CISC	16 16	kintex-7-3	James Brake	f 590	6	5 3	19 ##	14.7 1.4	40 2.7	280.2	Х	vhdl	1 raptor16	Y ves	N N								no multiply, 8 adr modes
March Marc		tps://opencor							_		5 3	97 ##	14.7 1.0	00 1.0	39.5	Х	vhdl 2	22 plasma	Y yes	N						http://plasmacpu.		
Property	ico-basi https	¿ps://github.c	<u>e</u> beta	Steve Teal	1802	8 8		James area	0 247	136 6	5 2 4	27 ## v	/21.1 0.3	33 12.0	47.6	LX	vhdl	6 pico_basi	ic Y yes	N	64K 64I	K Y	52	16	2016 2016	https://wiki.forth-	VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, Interrupts & DMA not imple
	https	:ps://github.co	com/Stevi	e Steve Teal	accum	16 16		James Altera	a mem	79 6	5 6	00 ## v	21.2 0.3	22 1.0	EEO A	V 0	vhdl	9 misc_fort	V yes	N N	64K 64I	K N	10		2021	https://github.com	16-bit minimal CPU which only has a	single instruction 'mov'
March Marc		tns://github.c	com/Stev																	-						https://github.com		
Section Process Proc	in https	tps://github.c	com/Stev	Steve Teal				James Brake	f 166	67 E													14					
Property	in https	tps://github.c	com/Stev														vhdl	6 myco			4K 4K	К	14		2020			
The color of the		tps://github.c			RISC	32 32											vhdl		Υ									Quartus proj, basic RISC instructions
Column C		tps://opencor								6										-								
Part	_np https:	:ps://opencor	stable		- p		virtex-5	Straud 3 slot	5602	t		.85 ##	1.0	00 1.0	33.1	X		39 or1200_i										numbers from published paper
Section Control Cont	s https:	tns://github.co	c simulati				711-3e	lames incon	nnlete sour	rce code	+++	## v	21 1 1 1	00 1.0				9 main tes			04K 04I					https://en.wikipei		
See																					256 4K					inceps.// www.you		Wilde project
March Marc	http://	tp://www.c-n	stable	Sumit	RISC	16 16	spartan-3	James xilinx	752	4	1 3 1					Х	verilog				64K 64I	K Y	22	15	2003 2004		RISC with several load/store modes	
Second Column Col	J https	tps://github.c	<u>c</u> stable	Sung Hoon Choi	AVR	8 16	zu-3e	James vhdl 2	2008 usage	9 6	5	## v	/21.1 0.3	33 1.0			vhdl :		Y yes	N	64K 128	BK Y	72	32	2019			
Part						4 0									81.4	Х				1								
Section Control Cont		:ps://github.c					kintex-7-3	James need:	s 364	6	 	##				-								4		https://en.wikiped		for XC9572 CPLD, large # of latches AKA Mano Machine. LPM macros
March Marc		tns://github.c					zvna	Susumu Mae	28166	-	+	90			3 2									32		nttps://en.wikipei		
Sect March Control		tps://www.sv							. 20100	- 1	1		1.0			\vdash							1	52	2020	https://www.svnc		for ASIC use, FPGA versions avail
Fig. 2 Str.					RISC	8 12	kintex-7-3	James signa									vhdl :	10 eight_bit	_uc		2K	K Y				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
Second Column Second Colum	cr1 https:		c unteste	Syntacore	risc-v												system 4	47 scr1_top_	Y yes		4G 4G	G Y	-	32	2017 2018	http://syntacore.c	<u>com</u>	
From 1 Mary 2 Mary 1 Ma		cps://github.c										\perp					system 4	47 scr1_core	e Y yes									
Part		:p://pdp2011								6	5 1 2					IX Y			Y yes				70 13			http://pdp2011.sy		complete impl including orig IO devices
Margin M	https	tos://onencor								6	5 6					IV												
March Marc	132 https	tns://github.c														IA												missing cache_ram_16entry_512bit.v
Ministration Mini	32 https	tps://github.c		Takahiro Ito	RISC	32 32								00 1.0	9.1						4G 4G	3 Y		64			mist32 uP: embedded version	8 ,
The part Miles M	32 https	tps://github.c	errors	Takahiro Ito								32 ## q	18.0 1.0	00 1.0			verilog 1	L00 mist1032	isa .		4G 4G	3 Y		64	2015		mist32 uP: inorder version	high pin count
Fig.		tps://opencor	r beta				kintex-7-3	James Brake	f 941	6	5 2 2	27 ##	14.7 1.0	00 1.0	240.9	IX			Y yes									moved everything to work library
medS to the form of state / Ferner of state / Fe		cps://github.co	com/tane									\perp				, ,,,			Y yes					32		https://github.com		branch target address cache with bimodal bran
medical biological production of the company of the		:ps://github.c								6					100.3	X	vhdl	1 kf532	N							haa//-iabb		
Mage		CD.// WWW											14.7 0.3	33 8.0	64.2	x	verilog											excellent micro-coding LUT counts
March Marc		tp://www.mic																		-						nttps://github.com		excellent micro-coding LUT counts
Herman Dates Prince Pr	https:	tps://github.c			x86	16 8	kintex-7-3	Ted Fried		6	5 4 1	.80	0.0	67 20.0	19.6	Х					1M 1N	И Y			2016 2021	http://www.embe		
Stage Content Stage	https	tps://ip.caden	proprieta				proprieta	ry										ary						32 5,7		ch 8, Processor De	upward compatible family, sliding re	ASIC usage, TIE tool generates RTL & software
State Column State	https	¿ps://github.cr	com/T-he						1		\perp	\perp							Y yes	N					2021	https://www.cnx-		906-and-c910, docs in Chinese, many many larg
Inter-presentation Inter-p		:ps://opencor					kintex-7-3	James incon	nplete sour	rce cod 6		-	14.7 0.0	67 1.0		_			V fort	b N			20	8				altera block BAM
Inter-pi-feth-sh.com/lines Phesodosis Lioutable RSC 5 5	https	tns://github.co	com/Ilion								+++					1 1							20	8		https://hackaday		software in C#, has BASIC
Incompany Inco	https	tps://github.c	com/llion													1 Y	/ vhdl	7 lionsyster	n Y yes							http://users.sch.g		
Proc. Inter-//Jews and projects Inter-//Jews and pro	https	tps://github.c	com/llion	Theodoulos Liontakis	RISC	32														N	1M 1N	ИΥ		8	2015 2022			
Proc. Inter- James Inte	https	cps://github.co	com/tvan				kintex-7-3	James bypas	1660														73			http://www.vliw.o	1, 2 or 4 issue VLIW, uses HP VEX too	probable degeneracy, LUT RAM for program m
Figs The part Th						8 14										X			Y yes							https://web.archi	ve.org/web/20120309123835/http://v	www.mindspring.com/~tcoonan/index.html
Description						9 8													o V voc							http://bonfirecou		comingled lxp32 & RISCv; poorly organized gitl
augarusi https://genegord stable Thom Altch Superity 23 16 Jan-Se James Praked Fig. 16 Jan-Se Jan-Se James Praked Fig. 16 Jan-Se Jan		tns://github.c														x		1 cnu6502	Y ves	N N						https://github.com		conningred 1xp32 & KI3CV, poorly organized gitt
## Separation Se		tps://opencor									-					-				N								project seems to have stalled
Import Integs://jeeperd In	us https	tps://opencor	stable	Thorn Aitch	SuperH-2	32 16	kintex-7-3	James Brake	f 4071			97 ##	14.7 1.0	00 1.0	23.7	ILX	verilog 2	21 top				3 Y				http://0pf.org/j-co	clone of Hitachi SH-2	project seems to have stalled
Bask-Smith-up Distor/Jonathus Comfusion Thirty / Distor/Descriptor Distor/Desc	https	tps://opencor	r stable	Tim Boscke	accum	8 8	spartan-6	James Brake		6				08 1.0					Y asm	n N		4 Y	4		2007 2018	https://github.cor	MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst
1688	https	cps://github.c	c alpha	. ,			kintex-7-3	James Brake	f 617	6	5 4 2	47 ##	14.7 0.0	67 1.0	268.5	Х			asm				26					influenced by J1, F16 & C18
TESBAR https://www.dep.morpietarlay markers/september mark	imd-up https	:ps://github.cr	com/zslw				litera e	James 2	4 2224	- 1	+++	44	147 6	67	2.5	\vdash	verilog	5 cputop	Y									compiled via Cadence to ASIC layout
Cortex m Strate Additional Additiona	https	tns://opencor									' 	44 ##			3.2	Υ.	vnai vhd!	2 TG69doc4								1		
Discrimination Disc		tp://www.clor					KIIICEX*/*3	Janues Diake	eiu		+++	+	0.0	4.0					yes	1 1 1 1 1	-70 4G	+				cortex M3 data sh		various academic papers, several projects
Fixed https://www.n.suc.eds https://www.n.suc.eds https://ghthub.com/seres/lames/brake/fixed-parkers/lames/brake/fixed-parkers/lames/brake/fixed-parkers/lames/brake/fixed-parkers/lames/brake/fixed-parkers/lames/brake/fixed-parkers/lames/brake/fixed-parkers/lames/brake/fixed-parkers/lames/brake/fixed-parkers/lames/brake/fixed-parkers/lames/brake/fixed-parkers/lames/brake							kintex-7-3	James Brake	f 328	6	5 1 1	65 ##	14.7 0.3	33 1.0	166.1				Y yes	N Y	256 4K	K Y				,		risc8 by Tom Coonan also a PIC uP
Ef. 5gp https://gbencor stable Tom Hawkins P. 150 15	https	cps://web.arc					kintex-7-3	James Brake	f 355	6	5 1	54 ##	14.7 0.3	33 2.0	71.5	Х	verilog	8 cpu		N Y	256 2K	K Y			1999 1999	https://github.com		directory contains derivative design by anothe
152 152 153 154 155 154 155 154 155 154 155 154 155 154 155 154 155 154 155 154 155		tp://www.mp			forth	16 16			$\perp \Box$		\Box	$\Box\Box$				\Box				$\perp \Box$		\perp	\Box					
Figamink Intros://sithubs Stable Tommy Thorn MMIX 64 32 arria = 2 James Brakef 1605 A 8 10 94 ## [4] 3.1 1.50 4.0 3.0 1 system 3 core Y yes Y Y 160 1.60 Y 256 288 2006 2014 https://sithubs 2014 https		:ps://opencor			?	22 25	litera e	lama d	4:1		+++		147	00 1 -		\vdash		ice	Y		40 (-		+				confluence to VHDL	CF State Space Processor
Variable		.ps://github.c									9 10				3.0	+		2 core								https://en.wikipo	clone of Knuth's MMIY	micro-coded
Name		tps://github.c																	yes							срз.//еп.wiкiре		micro coded
Variable	https	tps://github.c														х	verilog	3 yarvi_soc	Y yes								no multiply or divide	simple implementation of RISC-V
dation 8051 www.sur.edu stable Tony Givargis sable Tony Givargis	https	tps://github.c			risc-v	32 32				6			1.0	00 1.0		IL	verilog 2	10 yarvi_soc	Y yes	N N	4G 4G	3					rewritten for perfomance	
Sayuri Curio Interstrict	_8051 <u>www</u>	ww.cs.ucr.edu		. ,						6													$\Box\Box$				ASIC	
Figs. Spiriture Figs. Spir										ε									Y yes				+					Embedded System Design: A Unified Hardware
No.		:p://www.mo	a stable				kintex-7-3	James Brake	т 1604	6	P 2	U8 ##	14.7 1.0	1.0	129.9	Х			Vive				+++			 		high number of DFF
280.om/rot https://pghtpub.c scala 1/2er Pohl 280 8 8 kintex-7; James Brakef 1483 6 189 ## 14.7 0.33 3.0 14.0 X Y verilog 55 top, de1 Y yes X 6 6 6 4 5 5 5 5 5 5 5 5 5		tos://gitnub.co	n plannin				spartan-6	James Brake	f 1412	-	5 1 3	31 ##	14.7 0	33 40	1.9	x							+++			1	,	
fiscy boom https://github.c scala U.C Berkeley fiscy 32 32		tps://opencor								6	7 1 7					Υ.							+++			l		
Fiscy 2004 Part 1.5 Part 2.5 P		tps://github.c							1					2.0	0	ĦŤ.		100_001					45			https://boom-core		
fiscv_zscale https://github.c scala UC Berkeley fiscv 32 32		- P																	Y yes	N							1, 2, 3 and 5 stage pipe versions	
m32632 https://opencor stable Udo Moeller 32032 32 8 kintex-7-3 ames Brakef 10167 6 19 16 83 ## 14.7 1.00 1.0 8.2 IX verilog 18 example V vs V V 46 46 V 200 24 3 2009 2019 https://opens32k.net/ 21.97 VAX Mip 68hc05 https://opencor stable Ulrich Riedel 6805 8 8 20-3e James vivad 1106 117 6 0 485 ## v21.1 0.33 4.0 36.2 X V vhdl 1 6805 Vys N N 64K 64K V 0 2007 2009 4 2007 2009 68c05 & 68c08	scale https	cps://github.c																	Y yes	N	4G 4G	G Y					not maintained & not conformant	
68h:05 https://open.cor stable Ulrich Riedel 6805 8 8 8 2v-3e James vivad 1106 117 6 485 ## V21.1 0.33 4.0 36.2 X Vndl 1 6805 Ves N N 64K 64K Y 2007 2009 68c05 & 68c08	https	aps://github.c								6	-	-	_			X						1						
		:ps://opencor													8.2	IX	verilog 3	18 example								http://cpu-ns32k.	net/	21.97 VAX Mips at 50MHz (Cyclone IV)
		.ps://opencor								11/ 6															2007 2009	 		68c05 & 68c08 very different Fmax
		tos://onencor								128 6						x	vhdl						+++			t e		68c05 & 68c08 very different Fmax

_uP_all_soft opencores or folder prmary link state	s author	style		sz ist sz	FPGA	repor con			LUT?	blk	F	tool		iks/ KIPS			top file	ğ	hai fitg	max	max inst		adr mod		oipe start las		note worthy	comments
68hc08 https://opencor_stab	e Ulrich Riedel	680	_	9 9	kintey-7-	James Brai			6	Tain	mux	## 14.7	•		6 V	vhdl 1	,	V	es N	L uut			# IIIOu	reg .	2007 200	ol		
	e Ulrich Riedel	RISC		32 32		James Brai	_		6		_	_		2.0 107.9	9 X		tinyx	у.	e3 IV I	64k	_	_	14	8	2004 200	7	data size from 32 to 64 bits	micro-coded sub-ops
tiny8 https://opencon/ltera		accu		8 8	arria-2	James nee	eds asyni	c ROM	Α			## q18.0			- 1						64K			256	2002 200	9	Altera megafunctions	·
	e Ultra Embedded	OpenF				James Bral			6	5				1.0 76.8		verilog 16	altor32	Y y	es N	Y 4G	4G				2012 201	https://openris	is simplified OpenRISC 1000	xilinx S3 primitives
altor32_lite https://opencor stab	e Ultra Embedded pre Ultra Embedded	OpenF risc-	RISC 3	_	kintex-7-	James Bral	kef 19	928	6	\vdash	236	## 14.7	1.00	2.0 61.3	3 ILX	verilog 7 verilog	altor32		es N	Y 4G	4G 4G			32	2012 201	https://openris	in simplified OpenRISC 1000, no pipelin or dual issue	also single issue version
riscv_uriscv_https://github.com/ul	rae ultra embedded	risc-		32 32						\vdash			1.00	2.0	+	verilog 7	riscv cor	e Y y	es N					32	202	1 https://openco	es Simple, small, multi-cycle 32-bit RISC	
hpc-16 https://opencor bet			C 1			James Bral		371	6				0.0.	1.0 116.6		vhdl 20	cpu	Y a	sm N	64k	64K			16	2005 201	5		
sweet32 https://opencor alph		MIP		32 16		James Bral			6 1			## 14.7		1.0 135.1			Sweet32							16	2014 201	5	targets MACHXO2, no RAM	
sweet32 https://opencor_alph sweet32 https://opencor_alph	 Valentin Angelovski Valentin Angelovski 		S 3	32 16		James Bral			6 1					1.0 103.1	1 X	Y vhdl 28 B vhdl 2	Sweet32	Yy	es N I	N 4G	4G	Y .	26	16 16	2014 201 2014 201	5	targets MACHXO2, DDR RAM targets MACHXO2, no RAM	clock divider to Sweet32_v1_core
v65c816 https://github.com/Ry	uKc Valerio Venturi	650		8 8		Valerio Ve			4		25	24.7	0.33		6 I	vhdl 26	v6502	Yy	es N I	N 64k	(64K	Y		-10	2011 202	https://openco	es 6502 with extras: 16-bit stack pointe	r https://www.youtube.com/watch?v=K3jH-
v65c816 https://github.com/Ry	uK(Valerio Venturi	650		8 8	cyclone-I				4		25		0.33		_	vhdl 29		Y y	es N I	N 64k	64K	Υ			2011 202	https://openco		https://www.youtube.com/watch?v=K3jH-
	rs Van Loi Le		C 1	16 16		James deg			6			## 14.7			2 V	verilog 15 vhdl 9			N N		64K		13 4	16	2017 201	7	similar to mips16_16_1cycl	incomplete Risc_16_bit module
fpga4_8bit_up http://www.fpg stab	e Van Loi Le rs Van Loi Le	accu	im S 3	8 8		James Bral James deg		design	6	1		## 14.7 ## 14.7		3.0 85.3 1.0	3 ^	vhdl 9 verilog	compute	Y v	es N I	96 N 4G			10	32	2016 201 5 2017 201	7 DOOK: Laivieres	nt educational educational, full pipelined MIPS	16 input & 16 output ports fill out 256 byte ac incomplete
	e Van Loi Le	RISO	C 1	16 16		James Bral			6					1.0 363.1	1 X	verilog 8	mips_16		N		65K		13	8	2017 201	7	educational, no block RAM inferred	same prog & data mem and alu as mips16_16
fpga4_mips16_http://www.fpg stab		RISC			kintex-7-	James Bral		352	6					1.0 405.0	0 X				N	65k	65K		8	8	2017 201	7	educational, no block RAM inferred	actual prog sz=16, actual data mem sz=256
	rs Van Loi Le der Van Loi Le		ım s		kintex-7-	James deg	generate	design	6	\vdash	- 1	## 14.7	0.33	1.0	+	verilog 7 verilog 2				64k	(64K	-+		-	2016 201	https://www.fr	educational, simplified PIC12	incomplete
complete 8bit https://www.npga-std		IVIII	-	8 8	kintex-7-	James mo	odifi 2	208	6	1	260	## 14.7	0.33	3.0 137.5	5 X	vhdl 6			N N		128	Υ			2016	nccps.//www.ij	ga-student.com/p/vemog-project.nam	memory unit uses block RAM, IO ports prune
	ed various		-v 3															Y y	es Y			Y 4	45	32	2018 202	https://openco	es six implementiations of risc-v	Boston Un. Course work
	VectorBlox		-v 3	_	stratix-5	vectorblox			Α	?		## 14.7		1.0 221.0	0 1	vhdl 13		Y y	es N	4G	i 4G	Υ		32	2016		*, /, fltg-pt all optional	RV32IM
mxp <u>http://vectorblc</u> stab complete-arm- <u>https://github.com/Ve</u>	e VectorBlox Computi	ng vec	n 3	8 32 32	zynq45-7	vectorblox	x 398	500	6 64	81	1/5	## V17.2	1.00	0.1 35.1	X	proprietary vhdl 33		Y	es N	46	i 4G	γ :	80	16	2012 201	nitp://www.ec	MXP Matrix Processor is a scalable so Single-cycle & multi-cycle ARM uP	LUT count for 8 lanes with custom inst constraint files for Basys3
cpu_basic https://github.com/vh		x86		8 8	cyclone-4	vhdlf	35	558	4	L	†	╧	L		LĤ	vhdl 7	top	Y	N N	64k			26	16	202	0	32-bit CPU with x86 inst. format	readme has screen shots, very readable RTL
qrisc32 https://opencor alph		RISO			arria-2	James Bral	kef 30	075	A 4		144	## q13.1	1.00	1.0 46.9	9 1	system 8	qrisc32	Y y	es N	4G				32	4 2010 201	1	qrisc32 wishbone compatible risc cor	for PhD thesis
r8-core https://github.com/yo	re Victor A Pajaro	MIP	C 1			\vdash	_	-	-	\vdash		1	\vdash	_	+1	vhdl 30 Y vhdl 14	AlvarezPa r8 uc	ajaro_	singl N sm N	4G 64k			35	32	201	9	nice schematic and clear description, university project, doc in portuguese	
mips_sc_rubio http://www.ece untes		MIP		32 32					+	\vdash	-				+	vhdl 14	mips_sc			4G		IN :	35	16	2004 200	4	MIPS RISC Processor for Comp Arch I	
16bit_verilog https://github.com/vp		accu		J2 J2			\top		+	\vdash	\dashv	+	+	1	\Box		cpu	1 9	N			N :	16	3	2004 200	9	educational, distinct from previous 1	
16bit_verilog https://github.com/vp		accu	ım 3	32 16												vhdl 16			N	Y 64k	(64K	N :	12	3	201	9	educational	did both VHDL & verilog, different ISAs
tisc <u>https://opencor</u> bet		accu	_	8 8	kintex-7-	James Bral	ikef 1	195	6		87	## 14.7	0.33	1.0 147.1	1 X		TISC	\perp	N	256		_		2	2009 200	9	Tiny Instruction Set Computer	minimal accumulator machine
mark_ii https://github.com/VI whiteheard https://github.com/M	dis Vladislav Mlejnecký	RISC	C 3			\vdash			_		_		1		1	Y vhdl 24		Y y	es Y	16N			20 2	16 8	2017 201	8	system on chip written in VHDL	custom PCB with MAX10
ztapchip https://github.c stab	FUR DOTUCTIO		S 3		cyclone-3	`		+	+	\vdash	-	a18.0	1.00	1.0			cpu ztachip	++	N	648	6 64K	Υ .	20 2	8	2022 202	2	simple risc, shift ops, schematic capt vexriscy uP. AXI crossbar	ISA doc only on github web page Intel & Xilinx support, runs tensor flow
	e Vuony Nguyen	MIP			cyclone5	James Bral	kef 313	331	A 43	578	100	## q18.0		1.0 3.2		Y vhdl 53		+							2015 201	5	multi-core with MIPS master	files no longer available, was under developm
w11 https://opencor alph	a Walter Mueller	PDP1	11 1	16 16	kintex-7-	James Bral	kef 17		6 1	1		## 14.7		2.0 28.0	O X	Y vhdl 11	pdp11_c	οΥу	es N I				70 13	8	2010 202	https://github.	or Boots UNIX, has MMU & cache, retro	PDP-11/70 CPU core and SoC
	tioi Warren Seto		64 6			James Bral			6			## 14.7				B verilog 2								32	2018 201	9	coursework, limited ISA, 3 versions	single cycle, inst: LDUR, STUR, ADD, SUB, ORR,
	e Warren Seto e Warren Seto		54 6 54 6			James Bral James Bral	ikef 7	731 384	6	-		## 14.7 ## 14.7		1.0 210.5			arm_cpu			4G		Y		32	2018 201	9	coursework, limited ISA, 3 versions coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, B
	e Warren Toomev	RISO				James 4K I			6 1	1		## 14.7			ı î	B verilog 2 vhdl 16	cpu cpu	Yy	es N		(64K			32 16	2018 201	5	coursework, limited ISA, 3 versions	originally schematic based (Logisim)
	a Wenting Zhang	risc-	-v	8 8	zu-3e	James viva	adc 8	372 608	6		313	## v21.1	1.00	3.0 119.5		verilog 36		Υy	es N I	N 64k	(64K	Υ			201	9 https://github.	or Game Boy in Verilog, both CPU (SM8	uses riscv_picorv32 core
	a Wenting Zhang		33	8 8	zu-3e	James viva			6			## v21.1		3.0 10.8	вХ	Y verilog 22	boy	Y y	es N I	N 64k	(64K	Υ			201	https://github.	or Game Boy in Verilog, both CPU (SM8	also https://github.com/neildryan/GBA
opa https://github.c stab riscv_swerv https://github.c untes	e Wesley W. Terpstra ted Western Digital	RISC-		32 32	cyclone-5	Wesle larg			A 6 4		125	q15.0	1.00	0.5 29.3	3 1	vhdl system ver	iloa	Yy	00	46	4G	v		32 32	2013 201 2019 202	https://blog.ur	An Out-of-Order Superscalar Soft CP ste 9 stage pipe, dual issue	tested, incomplete
	e Whitewill		S 3	32 32		James Brai			6			## 14.7		1.0 93.5	5 X	verilog 25			es N		4G			32	6 2005 201	0	MMU & caches	risc-v SoC for fpga, riscv_swerv_eh1_fpga now
	e Will Sowerbutts		0		spartan-6	James con	nstr 25	568	6	15	93 (## 14.7) X	vhdl 25	top level	I Y y	es N I	N 64k	64K	Υ			2013 201	4	based on Daniel Wallner's T80, for Pa	
	e Winston Lowe		12						_				0.33	1.0	Х		toplevel		sm N I					16	202	https://hackad	y. AKA COSMAC ELF of 1976	instructions on using Scala
	tion Winston Van Wolfgang Forster		00 1		arria-2	James Bral	kef 73	388	Α	\vdash	55 2	## a13.1	0.67	4.0 1.3	3 1	vhdl 19 vhdl 11		r V v			1K			16	2003 201	3	Custom 16 bit CPU and datapath in V for use as an Atari ST	HDL inspired by RISC-V
	e Wolfgang Puffitsch	VLIV		32 32		James Brai			4 25	54		## q13.1			1 1	vhdl 57	core	Yy	es Y	4G	2M	Y		32	4 2011	http://www2.ir	upto 4 inst/clock	LPM mem & floating point
	e Wolfgang Puffitsch	RISC		-	arria-2	James Bral			Α	-	_	## q13.1	0.67	6.0 10.0	0 1	vhdl 40		Υ	N	8K			75	16	4 2007 200	9	serial multiply & divide	clks/inst is approx
hack https://github.com/w ben_eater_up https://github.com/Je	ha Wu Han Sta XarkLabs	accu		16 16		Wu Hanot	t co 2	267	4	4	-		-		L	verilog 22 vhdl 38	hack	Y			32K 5 16			2	2015 201	https://www.n	nd CPU used to run Tetris	book: Elements of Computing Systems
	re Xianfeng Zeng		RISC 3	32 32	arria-2	James syn	ntax erro	rs	6		-	## a18.0	1.00	1.0		Y verilog 19	or1k soc	Yv	es IN	4G	4G			32	2013 201	0 https://openris	id SoC using OpenRISC 1200	huge tar file
	tar Xilinx		ze 3		virtex ulti	Xilinx		563	6		682			1.0 1248		proprietary	1	Y y	es opt	4G	4G	Y		32	3 2002	https://en.wiki	ed MicroBlaze MCS, smallest configurat	i 70 configuration options, MMU optional
	tar Xilinx		ze 3	32 32	kintex-7				6	1	320			1.0 603.7		proprietary	,	Υy	es opt	4G	4G	Y		32	3 2002		MicroBlaze MCS, smallest configurat	i 70 configuration options, MMU optional
	e Yamin Li, Wanming (e Yamin Li, Wanming (8 16	arria-2 kintex-7-	James Bral James Bral			A 6	+1		## q13.1 ## 14.7		2.0 205.4 3.0 128.3		vhdl 1	сри	1	sm N I	N 64k			16 16	4	1996 199	R	used in Cornell EE475 course	MIPS/inst reduced due to few inst
	e Yamin Li, Wanming (Ch RISO	C			James Brai	ikef 1	198	6		375	## 14.7	0.17	2.0 157.9	9 IX	vhdl 1	cpu		sm N I	N 64k	(64K	Υ		4	1996 199	8	used in Cornell EE475 course	MIPS/inst reduced due to few inst
	e Yamin Li, Wanming (Ch RISC	С	8 16		James Bral		136	6		313	## 14.7	0.17	8.0 48.1	1 IX	vhdl 1	cpu	a:	sm N I	N 64k	64K	Υ :	16	4	1996 199	8	used in Cornell EE475 course	MIPS/inst reduced due to few inst
yasep <u>https://hackada</u> alph ygrec8 https://hackaday.io/pi	a Yann Guidon pie Yann Guidon	RISO	C 1		kintex-7-	James red	duce 6	532	6	\vdash	215	## 114.7	1.00	2.0 170.0	O AX	vhdl 3	microYAE	Y a	sm N I			Y	51	16 8	2005 201 2017 202	8 www.youtube.	or JavaScript generated VHDL, revisions v. educational uP with front panel	front panel: one button per op-code
	e Yann Guidon	_		32 32	arria 2	James Brai	kef 21	166	A 4	30	149	## a13.1	0.80	1.0 55.0	D LX		lm32_cpu	u Y vi					20	32	6 2006 201	7 https://en.wiki	ed optional data & inst caches	Diamond3.10: see Im32 & misoc folders
	e Yann Siommeau, Mi			32 32	ECP3	Lattice Ser					115			1.0 38.8	_	verilog 24	Im32_cpu	u Y y	es N '	Y 4G	4G	Υ		32	6 2006 201	7 https://en.wiki	ecoptional data & inst caches	Diamond3.10; see Im32 & misoc folders
	a Yann Vernier		1 1	18 18		James Brai			4	6				10.0 5.0) X	vhdl 15	top	Yy	es N I	N 4K	4K	Υ :	28	Ţ	2011 201	http://pdp-1.co	PDP-1 descended from MIT TX-0	uses Minimal UART from opencores
	e Yap Zi He red Yash Bhutwala	AVE	R s	8 16	arria-2	James LPN	M param	eter errors	4	\vdash		## q18.0	0.33	1.0	+	vhdl 15 verilog	v_riscmo	u Y yı	es N	128	512 4G		92	16 32	3 2002 200	7	thesis Pipelined CPU, course project, actual	added 5 inst to AVR
	e Yash Sanjay Bhalgat		C 1		kintex-7-	James Bral	kef 14	170	6		213	## 14.7	0.67	1.0 97.0	o x		risc15	Y	N N	64k	(64K		15	8	2015 201	5	multi-cycle IIT-B-RISC15 ISA	developed on Altera, course project
bst-cpu https://github.c stab	e Yichun Ma	RISC	C 3	32 32	kintex-7-	James alte	era primi	itives	6		- 1	## 14.7	1.00	1.0	-	verilog	sc_comp	uter	N	4G	4G			32	2016 201	6	learning, pipeline uP	
bst-cpu https://github.c stab			C 3		arria-2	James Brai	kef 14	139	Α	2	58	## q18.0	1.00	1.0 40.2	2	vernog ze			-		4G	,	+1	32	2016 201	6	learning, single cycle uP	
gaia https://github.com/ny cpu-16 https://opencores.org	uici Yuichi Nishiwaki pro Yvo Zoer	RISC	C 3	32 32 16 16					+	\vdash	-	+	0.67	3.0	X	vhdl 31 verilog 5	cpu16	Y y	es Y		4G 64K		32	8	2019 202	nitps://nackada	 v. ray-tracing in OCaml, custom CPU, con no LUT RAM, uses block RAM 	many VHDL record types Altera register file
	e Zainalabedin Navabi		ım .			James Bral			6				0.33	4.0 228.5		verilog 16	par_beh	Y y	es N I	N 4K	4K	Υ			1995 199		or from VHDL: Analysis and Modeling o	f AKA cpu8, both vhdl & verilog versions
parwan stab	e Zainalabedin Navabi	accu	ım	8 8	kintex-7-	James Bral	ikef 1		6		76	## 14.7	0.33	4.0 38.8		vhdl 2	parwan	Yy	es N I	N 4K	4K	Υ			1995 199		or from VHDL: Analysis and Modeling o	f AKA cpu8, both vhdl & verilog versions
m2cpu https://github.com/Za w450 erro	SN Zakary Nafziger	ciso	C C	8 8	max10	Zakary Naf	fzig 35		4	56	106	## q22.1 ## 14.7	0.33	6.0 1.7	7		m2cpu_t	c Y a	sm N	64k	64K		75 4 8	7	2016 201 3 2012	В	micro-coded 8-bitter with 75 instruct	
	rs Ze Long a Zeus Marmolejo	x86	_	_		James Brai		non-blockir 542	6 1	+		## 14.7 ## 14.7			2 X	verilog 3 verilog 32		γ ,,,	es N				٥	4	2008 201	8 https://github	appears to be class project or equivalent to 80186, boots MS-DOS	3 versions of w450, used latest, patches cause Zet The x86 (IA-32) open implementation
sifp https://github.c WI		mis				James Brai			11	\Box	55 1	24.7	0.07	0.2	Х		sifp16		n	64k			30	4	2023 202	https://hackad		
sys_180x https://github.com/zp	Zoltan Pekic		12													Y vhdl 65	CDP180X	Yy	es N	64k	64K			16	202	https://hackad	v. ucoded 1802 using mcc ucode compi	https://github.com/zpekic/MicroCodeCompile
sys_emz1001 https://github.com/zp	Zoltan Pekic		00		spartan3	Zoltan Pek	kic 10	022 344	4	\vdash	1	## 14.7	0.16		Х	Y vhdl 26							59	_	202	https://hackad		no block ram? Picture of original chip
sys0800 https://github.c stab sys9080 https://github.c stab		TMS08	800	4 12		\vdash	+	+	+	\vdash	-+	-	+		+	vhdl 26	sys0800 sys9080	Y y	es N I	Y 12 N 64k	512 64K	<u>_</u>	+	\dashv	2019 202 2017 202	https://apar	y. calculator chip, both TI Datamath an	d 256x52 micro code ce series of devices AMD 1978 51 pge ap note
sys9080 <u>https://github.c</u> stab tinycomputer https://github.com/zp			im -	4 8	spartan3	James Bral	ikef f	543 286	4	+	100	## 14.7	0.17	1.0 26.0	0 X	Vndi 15 Y vhdl 29		y Y	es N I	- 04K	256		20	16	2017 202	7	4-bit Up via 2901 slice & micro code	
,		uccu	1					- 200			-50 1	-1/	,	, 20.0		1 2 2	,	11							1203	•		1

_uP_all_soft folder	opencores or prmary link	status	author	style /		inst sz	FPGA	repor ter		LUTs ALUT	Dff	LUT? mults	blk ram	F c	too ver		S clks,						op file	g chai								start last year revi		note worthy	comments
a2z	https://hackada	errors		RISC	16	24	kintex-7-3	James	replace	Altera I	RAM wi	6	İΠ		14.	7 0.6	7 1.0)		V	erilog											2016 201	3	runs on Cyclone IV	İ
a2z	https://hackada	errors		RISC	16	24	zu-2e	James	area op	t		6		#	# v20.	1 0.6	7 1.0)		V	erilog											2016 2018	3	runs on Cyclone IV	
a2z	https://hackada	stable		RISC	16	24	cyclone-4	James	Brakef	1524		4 1	12	62 #	# q17.	0.6	7 1.0	27	.4	v	erilog	top	o_a2z									2016 201	3		
instant-soc	https://www.fp	stable		risc-v	32	32														v	hdl				N	40	6 40	i Y		3	32	2020 202	https://github.	cor converts C++ into VHDL, risc-v CPU	& perpherials, unused instructions omitted
j-core_pi	https://github.c	stable		SH2	32	16														ΥV	hdl	45 cp	ш	Y yes		40	G 40	i Y		1	16	2014 2020	https://www.c	nx- different from jcore_aka_sh2, sche	matic for Spartan-6 board
risc_cpu	https://electron	untested		accun	n 8	8															hdl				N	32	2 32	2 Y	8			201	7		
riscv_humming	https://github.c	stable		risc-v	32	32	kintex-7-3	James	too ma	ny los		6		#	# 14.	7 1.0	00 1.0)		ΥV	erilog	141 e2	03_cpu	Y yes	N	40	6 40	i Y		3	32	2016 202	https://github.	cor e200 has opensource	also have a chip
riscv_humming	https://github.c	stable		risc-v	32	32	kintex-7-3	James	Brakef	14119		6	32	62 #	# 14.	7 1.0	00 1.0) 4	.4 X	ΥV	erilog	141 e2	03_soc	Y yes	N	40	6 40	i Y		3	32	2016 202	https://github.	cor e200 has opensource	also have a chip
riscv_humming	https://github.c	untested		risc-v	32	32														Υv	erilog			Y yes	N	40	6 40	S Y		3	32	2017 202	https://github.	cor AKA e200, Chinese	software tools take 80MB
riscv_sifive	https://www.sif	asic		risc-v	32	32							П							р	ropriet	tary		Y yes	N	40	6 40	i Y		3	32		https://www.s	ifiv ASIC IP house, 32-bit "freedom" cor	re free Artix-7 bitstream
riscv_sifive	https://www.sif	asic		risc-v	64	32							П							р	ropriet	tary		Y yes	N	40	6 40	S Y		3	32		https://www.s	ifiv ASIC IP house, 64-bit "freedom" cor	re free Artix-7 bitstream
temlib	http://temlib.or	stable		SPAR	32	32	kintex-7-3	James	Brakef	2579		6	32	111 #	# 14.	7 1.0	00 1.0	43	.1 X	V	hdl	48 mc	u_simpl	e	Υ	N 40	6 40	3 Y		6	54	2013 201	5	copywrite: experimental use	has caches
temlib	http://temlib.or	stable		SPAR	32	32	kintex-7-3	James	Brakef	3730		6 5		111 #	# 14.	7 1.0	00 1.0	29	.8 X	V	hdl	48 fpu	_simple		Υ	N 40	6 40	i Y		6	54	2013 201	5	copywrite: experimental use	options for fltg-pt, pipeline, mul & div config
totalcpu	https://opencor	alpha		RISC	12+	12	kintex-7-3	James	Brakef	229		6 1		149 #	# 14.	7 0.3	3.0	71	.7 X	v	erilog	10 ср	ш		N					1	16	2007 2009	9	data width 12 bits and up, no data	memory
122	# usable(beta, st	table or m	26	110			308	blank		590		#		559 ‡	4			48	39 ve	ilog	436	no	n-blank	724	89			633	40	2	9				

122 #	usable(beta, stable	or m	26	110	308	blank	590	#	55	9 #	4	489 verilo	g 436
50 "	B" or "X" of limited i	interest		1033	731							720 vhdl	399
MIPS/MHz Pro-r	ating for data size:				85	zu-3e						sys verilog	71
1-bit	0.04	16-bit		0.67	64-bit		2.00					proprietary	36
4-bit	0.17	24-bit		0.80	Silicon A	Area equivale	ents 6LUT or A	LUT ~= 1.5 4	LUT			scala	13
8-bit	0.33	32-bit		1.00	LUTS/DS	SP48	16:1					schematic	28
12-bit	0.40	48-bit		1.50	LUTS/BI	ock RAM	32:1					vhdl, verilog	9
Under the assum	ption that the core	is capable of	one instuct	ion per clock			6	99 Unique	folders	;			

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
'B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
uP all soft folder	If opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simul.
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT. 6-LUT. Altera ALUT. Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used. Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
fitg pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++,indir; (indir), (indir++), (indir), (indexed), abs-short/direct page, scaled
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions or web page updates
secondary web link	secondary web address
note worthy	anything special about the design

asm	156 Web page DMIPS p en.wikipedia.org/wiki/Instruc	tions per community.freesc www.eembc.org/coremark/index.php
forth	13 DMIPS per clock for many microprocessors:	http://en.wikipedia.org/wiki/Instructions per second

75	_paper_only	392	VHDL
60	educational	432	Verilog
25	_weak_start	71	System Verilog
8	_up_cores	13	Spinal/Scala
5	in limbo	9	VHDL, Verilog
10	planning	3	MyHDL
52	simulation	36	proprietary
573	main+sim	13	other
521	net main	22	Schematics
644	total	991	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)