

[illegible]

up_all_soft folder	opencores or primary link	status	author	style / clone	data bits	inst size	FPGA	report ter	com ents	LUTs ALUT	Dff	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks /inst	KIPS /LUT	ver dor	src code	#src files	top file	top dir	flg pt	max dat	max inst	byte adrs	# ins	adr mod	# reg	pile len	start year	last revis	secondary web link	note worthy	comments						
ladybug-stack-cpu	<a href="https://github.com/Arlet/Ariet">https://github.com/Arlet/Ariet</a>	untested	Ariet Ottens	6502	8	8															X	verilog	2	cpu	yes	N	64K	64K	Y	23					2016	<a href="http://ladybug.xs4all.nl/ariet/fpga/6502/">http://ladybug.xs4all.nl/ariet/fpga/6502/</a>	3 or 4 stacks, load/store with stack	xilinx block RAM					
verilog-6502	<a href="https://github.com/Arlet/Ariet">https://github.com/Arlet/Ariet</a>	stable	Ariet Ottens	6502	8	8	zu-3e	James vivado	475	112	6						333	##	v21.1	0.33	3.0	77.2	X	verilog	2	cpu	yes	N	64K	64K	Y					2007	2018	<a href="http://ladybug.xs4all.nl/ariet/fpga/6502/">http://ladybug.xs4all.nl/ariet/fpga/6502/</a>	sync memory, e.g. use block RAM				
verilog-6502	<a href="https://github.com/Arlet/Ariet">https://github.com/Arlet/Ariet</a>	stable	Ariet Ottens	6502	8	8	kintex-7	James Braker	407		6						200	##	14.7	0.33	4.0	40.6	X	verilog	2	cpu	yes	N	64K	64K	Y					2007	2018	<a href="http://ladybug.xs4all.nl/ariet/fpga/6502/">http://ladybug.xs4all.nl/ariet/fpga/6502/</a>					
verilog-6502	<a href="https://github.com/Arlet/Ariet">https://github.com/Arlet/Ariet</a>	stable	Ariet Ottens	6502	16	8	zu-3e	James vivado	327	98	6						370	##	v21.1	0.33	3.0	124.6	X	verilog	26	cpu	yes	N	64K	64K	Y					2011	2021	<a href="http://ladybug.xs4all.nl/ariet/fpga/6502/">http://ladybug.xs4all.nl/ariet/fpga/6502/</a>	used in 100MHz 6502 DIP module	rewritten for GLUTs, spartan6 version has bug			
verilog-6502	<a href="https://github.com/Arlet/Ariet">https://github.com/Arlet/Ariet</a>	alpha	Ariet Ottens	6502	16	8	kintex-7	James remov	599		6						204	##	14.7	0.67	4.0	57.1		verilog	5	gop16	yes	N	4G	4G					2011	2018	<a href="http://forum.6502.org/viewtopic.php?p=10000">http://forum.6502.org/viewtopic.php?p=10000</a>	16-bit data RAM "bytes"	boot ROM mapped to LUTs?				
ARM Cortex A9	<a href="https://develop.asic.arm.com">https://develop.asic.arm.com</a>	ARM	ARM	ARM A53	64	32	asic	Xilinx	6000		A						1500				5.0	1000		asic			yes	N	4G	4G	Y					2019	<a href="https://en.wikipe">https://en.wikipe</a>	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches				
ARM Cortex A9	<a href="https://develop.asic.arm.com">https://develop.asic.arm.com</a>	ARM	ARM	ARM A9	32	16	aria v	altera	4500		A						1050				2.50	1.0	583.3		asic		yes	N	4G	4G	Y	80	16	10		2012	<a href="https://en.wikipe">https://en.wikipe</a>	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches				
ARM Cortex A9	<a href="https://develop.asic.arm.com">https://develop.asic.arm.com</a>	ARM	ARM	ARM M1	32	16					6										1.00	1.0		X	encrypted		yes	N	4G	4G	Y		16	3		2019	<a href="https://www.arm">https://www.arm</a>	free use on Xilinx Vivado, encrypted LUTs, uses Diligent A7 or S7 board, AIX bus interf					
ARM Cortex A9	<a href="https://develop.asic.arm.com">https://develop.asic.arm.com</a>	ARM	ARM	ARM M1	32	16	virtex-5	ARM	65nm	1900		6					200				1.00	1.0	105.3	AIX	proprietary		yes	N	4G	4G	Y		16	3	2007	<a href="https://en.wikipe">https://en.wikipe</a>	ARM Cortex M0, M1 & M3 available for F	see xilinx Xcell64					
ARM Cortex A9	<a href="https://develop.asic.arm.com">https://develop.asic.arm.com</a>	ARM	ARM	ARM R5	32	16	asic	Xilinx			A						600				1.0				asic		yes	N	4G	4G	Y	80	16			2019	<a href="https://en.wikipe">https://en.wikipe</a>	uses pro-rated LC area	real-time interrupt handling				
sayeh_cpu	<a href="https://github.com/ArminLaeuger">https://github.com/ArminLaeuger</a>	untested	Armin Kazemi	RISC	16	16															0.67	1.0			vhdl		Y	asm	N	64K	64K	Y	64				2017				16-bit MIPS, data flow schematic	64 word reg file?	
t400	<a href="https://opencor">https://opencor</a>	stable	Armin Laeuger	COP400	4	8	spartan-2	Armin Laeug	643		3						60				0.16	4.0	3.7	IX	vhdl	36	1400 core	Y	asm	N	64	1K	Y					2006	2009			implementation of National's 4-bit COP400 microcontroller	used in several projects
t48	<a href="https://opencor">https://opencor</a>	stable	Armin Laeuger	MCS-48	8	8	cyclone-1	Armin Laeug	738		4						59				0.33	4.0	6.6	IX	vhdl	70	148 core	Y	asm	N	256	1K					2004	2022			T48 uController	used in several projects	
riscv_percival	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50				v20.2	1.00	2.0	0.4	X	system	*60	Y	asm	N	16E	16E	Y		32			2017	2022	<a href="https://github.com">https://github.com</a>	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative		
crsv32_ams	<a href="https://github.com/artec">https://github.com/artec</a>	ArtiCS (Un Madrid)	risc-v	64	32	kintex-7	ArtiC	largets	57129	27996	6						50																										

uP, all_soft folder	opencores or primary link	status	author	style / clone	data type	inst type	FPGA	report ter	com ents	LUTs ALUT	Diff	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks /inst	KIPS /LUT	ven dor	src code	#src files	top file	top obj	tool chai	flg pt	max data	max inst	byte adrs	mem size	adr mod	# reg	pin len	start year	last revs	secondary web link	note worthy	comments		
td4	<a href="https://github.com">https://github.com</a>	stable	ciclo_ee	accum	8	8	spartan-3	James Braker	102					200	##	14.7	0.20	1.0	392.2	X	verilog	5	td4_top		Y	N	Y	64K	64K	16	Y		16	2012	2015			very small up		
digl_cpu	<a href="https://github.com">https://github.com</a>	stable	Cleiton Juffo	RISC	16	16	kintex-7	James Braker	636			6		455	##	14.7	0.67	4.0	119.7	X	verilog	24	cpu	Y	N	N	Y	64K	64K	16	Y		16	2012	2013			course project, not pipelined		
efm	<a href="https://github.com">https://github.com</a>	stable	Cliff L. Biffle	forth	16	16														X	hascel	23		Y	N	N	Y	64K	64K	16	Y		16	2012	2013			no LUT RAM for reg file		
bfcpu	<a href="https://github.com">https://github.com</a>	stable	Clifford Wolf	Turing	8	3	zu-3e	James Braker	387			6		500	##	v21.1	0.02	4.0	6.5	X	vhdl	4	cw6671	Y	yes	N	N	64K	64K	Y	8			2018	2018	<a href="https://clash-lang">https://clash-lang</a>		Forth-inspired processor targeting the		
bfcpu	<a href="https://www.cliff">https://www.cliff</a>	stable	Clifford Wolf	Turing	8	3	zu-3e	James Braker	303			6		500	##	v21.1	0.01	4.0	4.1	X	vhdl	4	cw6670	Y	yes	N	N	64K	64K	Y	8			2003	2003	<a href="https://en.wikipe">https://en.wikipe</a>		no accum, data pointer and brackets		
bfcpu	<a href="https://www.cliff">https://www.cliff</a>	stable	Clifford Wolf	Turing	8	3	kintex-7	James Braker	422			6		345	##	14.7	0.01	4.0	2.0	X	vhdl	4	cw6671	Y	yes	N	N	64K	64K	Y	8			2003	2003	<a href="https://en.wikipe">https://en.wikipe</a>		no accum, data pointer and brackets		
riscv_plicov32	<a href="https://github.com">https://github.com</a>	beta	Clifford Wolf	risc-v	32	32	xcu3p-3	Clifford	761	442	6			769	##	v16.2	1.00	3.0	336.8	X	verilog	1	plicov32	Y	yes	N	N	4G	4G	Y			32	2016	2022	<a href="https://github.com">https://github.com</a>		minimal features, soc options		
riscv_plicov32	<a href="https://github.com">https://github.com</a>	beta	Clifford Wolf	risc-v	32	32	xcu3p-3	Clifford	2019	1085	6			769	##	v16.2	1.00	3.0	127.0	X	verilog	1	plicov32	Y	yes	N	N	4G	4G	Y			32	2016	2022	<a href="https://github.com">https://github.com</a>		designed for minimum LUTs		
riscv_plicov32	<a href="https://github.com">https://github.com</a>	beta	Clifford Wolf	risc-v	32	32	GW1NR-9	Jean-L	2764	1833	4	8	27	##			1.00	3.0	3.3	X	verilog	1	plicov32	Y	yes	N	N	4G	4G	Y			32	2016	2022	<a href="https://www.cnx">https://www.cnx</a>		minimal features, soc options		
riscv_plicov32	<a href="https://github.com">https://github.com</a>	beta	Clifford Wolf	risc-v	32	32	GW1NR-9	Jean-L	8594	5278	4	2	32	27	##			1.00	3.0	1.0	X	verilog	1	plicov32	Y	yes	N	N	4G	4G	Y			32	2016	2022	<a href="https://www.cnx">https://www.cnx</a>		includes all peripherals	
riscv_plicov32	<a href="https://github.com">https://github.com</a>	beta	Clifford Wolf	risc-v	32	32	kintex-U	Clifford	761	442	6			454	##	v16.2	1.00	3.0	198.9	X	verilog	1	plicov32	Y	yes	N	N	4G	4G	Y			32	2016	2022			LUTs & Fmax for Kintex, Virtex & Ultrascale+		
cole_c16	<a href="https://www.sc">https://www.sc</a>	beta	Cole Design & Develop	RISC	16	16	spartan-6	James Braker	554					298	##	14.7	0.67	7.0	51.4	X	vhdl	1	core	Y	asm	N	64K	64K	N	20	8		2002	2012	<a href="https://blog.class">https://blog.class</a>	(7) clks per inst, complete SOC				
c16too	<a href="https://www.sc">https://www.sc</a>	stable	Cole Design and Develo	RISC	16	16	kintex-7	James Braker	510			6		271	##	14.7	0.67	4.0	88.9	X	vhdl	1	core	Y	asm	N	64K	64K	N	20	8		2003		<a href="http://coledc.com/elect">coledc.com/elect</a>	graphics capability	clock/2 and six phases			
riscv_rpu	<a href="https://github.com">https://github.com</a>	untested	Colin Riley	risc-v	32	32	artix-7	Colin Riley	3291		6	12	1	100	##	14.7	1.00	1.0	30.4		vhdl	14	core	Y	yes	N	N	4G	4G	Y			32	2015	2020	<a href="https://fabs.domin">https://fabs.domin</a>	Series of 16 tutorials on uP design, w	RPU up, TPU now discarded		
tpu	<a href="https://github.com">https://github.com</a>	untested	Colin Riley	RISC	32	32	artix-7	Colin Riley	3291		6	12	1	100	##	14.7	1.00	1.0	30.4		vhdl	20	tpu_top	Y	yes	N	N	64K	64K	Y			8	2016	2016	<a href="https://domiphe">https://domiphe</a>	Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for ec			
amber	<a href="https://openco">https://openco</a>	stable	Conor Santifort	ARM7	32	32	zu-3e	James Braker	3105	1857	6	10	168	##			v21.1	0.75	1.0	40.7	ILX	verilog	25	a23_core	Y	yes	N	N	4G	4G	Y	80	16	3	2010	2017	<a href="https://en.wikipe">https://en.wikipe</a>	no MMU, shared cache		
amber	<a href="https://openco">https://openco</a>	stable	Conor Santifort	ARM7	32	32	zu-3e	James Braker	5066	2382	6	10	175	##			v21.1	1.05	1.0	36.4	ILX	verilog	25	a25_core	Y	yes	N	N	4G	4G	Y	80	16	5	2010	2017	<a href="https://en.wikipe">https://en.wikipe</a>	no MMU		
amber	<a href="https://openco">https://openco</a>	stable	Conor Santifort	ARM7	32	32	kintex-7	James Braker	6103			6	18	127	##			v18.2	1.05	1.0	21.8	ILX	verilog	25	a25_core	Y	yes	N	N	4G	4G	Y	80	16	3	2010	2017	<a href="https://en.wikipe">https://en.wikipe</a>	no MMU	
amber	<a href="https://openco">https://openco</a>	stable	Conor Santifort	ARM7	32	32	kintex-7	James Braker	6409			6	2	82	##			14.7	0.75	1.0	9.6	ILX	verilog	25	a23_core	Y	yes	N	N	4G	4G	Y	80	16	3	2010	2017	<a href="https://en.wikipe">https://en.wikipe</a>	no MMU, shared cache	2048 LUTs used as single port RAM
yfcpu	<a href="https://github.com">https://github.com</a>	errors	Cory Walker	RISC	16	16	kintex-7	James Braker	18					18	##			14.7	0.67	1.0			verilog	2	yfcpu	Y	yes	N	N	256	256	Y	5	1	16			<a href="https://en.wikipe">https://en.wikipe</a>	Educational	very simple
tarihi	<a href="https://github.com">https://github.com</a>	alpha	Dagavard Galbadrak	RISC	32	32	kintex-7	James Braker	396					1	123	##			14.7	1.00	4.0	77.9	X	verilog	4	tarihi_controller	Y	yes	N	16M	16M	N	11	4		2013	2013	<a href="https://openisc">https://openisc</a>	no doc, extremely small RISC	difficulty with timing, try 7.0ns
ori2000	<a href="https://openisc">https://openisc</a>	stable	Damjan Lampret	OpenRISC	32	32	kintex-7	James Braker	5231		6	4	8	118	##			14.7	1.00	1.0	22.5	X	verilog	78	ori2000_td	Y	yes	Y	M	4G	4G	Y			32	2010	2015	<a href="https://openisc">https://openisc</a>	best older openisc implementation	no LUT RAM for reg file
56soc	<a href="https://openco">https://openco</a>	stable	Dan Gisseguist	RISC	32	32	spartan-6	James Braker	2820		6	1	10	133	##			14.7	1.00	1.0	47.3	X	verilog	31	toplevel	Y	yes	N	N	4G	4G	N	20	16	5	2015				uses ZIP CPU
kulak25soc	<a href="https://openco">https://openco</a>	mature	Dan Gisseguist	RISC	32	32	spartan-6	James Braker	7936		6	4	25	87	##			14.7	1.00	1.0	11.0	X	verilog	31	toplevel	Y	yes	N	N	4G	4G	N	20	16	5	2015				uses ZIP CPU
zbasic	<a href="https://github.com">https://github.com</a>	mature	Dan Gisseguist	RISC	32	32																verilog	70	main	Y	yes	N	N	4G	4G	Y	35	16	5	2018	2020	<a href="https://github.com">https://github.com</a>	bare bones variant of zipcpu	autoconfig builds complete system	
zipcpu	<a href="https://github.com">https://github.com</a>	stable	Dan Gisseguist	RISC	32	32	kintex-7	James Braker	1687		6	2	218	##			14.7	1.00	1.0	128.9	IX	verilog	7	zipcpu	Y	yes	N	N	4G	4G	Y	35	16	5	2015	2024	<a href="http://zipcpu.com">http://zipcpu.com</a>	ISA has changed, multiple instruction	support for several FPGA boards	
pt13	<a href="https://www.sing">https://www.sing</a>	stable	Daniel Ogilvie	accum	8	8	kintex-7	James Braker	301		6			357	##			14.7	0.33	3.0	130.5		verilog	1	pt13	Y	asm	N	Y	64K	8K	Y	40	3		2011	2018	<a href="https://www.edn">https://www.edn</a>	PT13 is optimized to be completely e	micro-code & register updates, minimal ISA
riscv_scarvcpu	<a href="https://github.com">https://github.com</a>	stable	Daniel Page	risc-v	32	32															Y	verilog	31	frv_core	Y	yes	N	N	4G	4G	Y			32	2019	2020	<a href="https://www.ukr">https://www.ukr</a>	side channel hardened, no cache, bran	chance prediction or virtual memory, research pro	
riscv_black-par	<a href="https://github.com">https://github.com</a>	stable	Daniel Petrisco	risc-v	64	32																system verilog		Y	yes	Y	16E	16E	Y				32		2021				cache-coherent, RV64GC multicore	
uos	<a href="https://openco">https://openco</a>	mature	Daniel Roggen	accum	8	16	kintex-7	James Braker	441		6			270	##			14.7	0.33	3.0	67.4	X	vhdl	14	cpu	Y	yes	N	N	4G	4G	Y	3	4		2014	2017			inspired by x86 ISA
ax8	<a href="https://openco">https://openco</a>	stable	Daniel Wallner	AVR	8	16	spartan-6	James Braker	1549		1	213	##					14.7	0.33	1.0	45.3	X	vhdl	14	A90S1200	Y	yes	N	Y	64K	128K	Y	72	32		2002	2010			both A90S1200 & A90S2313
ppk16	<a href="https://openco">https://openco</a>	stable	Daniel Wallner	PIC16	8	14	kintex-7	James Braker	409		6			238	##			14.7	0.33	1.0	192.1	X	vhdl	10	P16	Y	yes	N	Y	256	4K	Y			2002	2009			both 16C55 & 16F84	
165	<a href="https://openco">https://openco</a>	stable	Daniel Wallner	6502	8	8	kintex-7	James Braker	575		6			291	##			14.7	0.33	4.0	41.7	IX	vhdl	7	T65	Y	yes	N	N	64K	64K	Y			2002	2010			6502, 65C02 & 68C16: wide use	
180	<a href="https://openco">https://openco</a>	stable	Daniel Wallner	280	8	8	kintex-7	James Braker	1389		6			163	##			14.7	0.33	3.0	12.9	X	vhdl	5	T80a	Y	yes	N	N	64K	64K	Y			2002	2018			280, 8080 & gameboy inst sets, several usages	
c88	<a href="https://github.com">https://github.com</a>	alpha	Daniel Bailey	accum	8	8	kintex-7	James Braker	3088		6	2	167	##			14.7	0.33	2.0	8.9	X	vhdl	25	C88	Y	asm	N	8	256	Y	10	8		2015	2015	<a href="https://www.you">https://www.you</a>	only 8 memory locations!	used 3658 Diff, doesn't infer block or LUT RAM		
c88	<a href="https://github.com">https://github.com</a>	alpha	Daniel Bailey	accum	8	8	spartan-3	James Braker	2664		4	2	54	##			14.7	0.33	1.0	6.7	X	vhdl	25	C88	Y	asm	N	8	256	Y	10	8		2015	2015	<a href="https://www.you">https://www.you</a>	only 8 memory locations!	used 3785 Diff, doesn't infer block or LUT RAM		
darfpga	<a href="https://github.com">https://github.com</a>	stable	darfpga	280	8	8															Y	vhdl, verilog		Y	yes	N	N	64K	64K	Y				2022		<a href="https://github.com">https://github.com</a>	games ported to MISTar and DE10-lite			
terracersta	<a href="https://github.com">https://github.com</a>	beta	Darren Olafson	68000	16	16															I	verilog	50		Y	yes	N	N	4G	4G	Y			16	2018	2022			FPGA compatible core of Nichibutsu	
riscv_harris	<a href="https://pages.hmc.edu">https://pages.hmc.edu</a>	stable	Dave Harris	risc-v	32	32															I	vhdl	46		Y	yes	N	N	4G	4G	Y	45	32		2019	2021			courseware to go with book	
riscv_harris	<a href="https://pages.hmc.edu">https://pages.hmc.edu</a>	stable	Dave Harris	risc-v	32	32															I	system	53		Y	yes	N	N	4G	4G	Y	45	32		2019	2021			courseware to go with book	
minicpu_nardel	<a href="https://github.com">https://github.com</a>	stable	Dave Nardella	accum	8	8															GIX	verilog	2	minicpu	Y	yes	N	256	256	Y	9			2024		<a href="https://www.link">https://www.link</a>	linked in page has full description	web page also has soft		



up_alsoft folder	opencores or primary link	status	author	style / clone	date	inst size	FPGA	report com ents	LUTs ALUT	Dff	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks /inst	KIPS /LUT	ver dor	src con	#src files	top file	tool chall	flg pt	max data	max inst	byte adrs	mem size	adr mod	# pin	line reg	start year	last revis	secondary web link	note worthy	comments			
ensilica	<a href="http://www.ensilica.com">http://www.ensilica.com</a>	proprietary	ensilica.com	esi-3200	32	16	stratix-4	ensilica	2200		A		200		2.00	1.0	181.8	IX	verilog	esi-3250	Y	yes	4G	4G	Y	104	10	16	5	2001	2016			verilog source included with license	room for 90 user inst, also as ASIC				
ensilica	<a href="http://www.ensilica.com">http://www.ensilica.com</a>	proprietary	ensilica.com	esi-3200	32	16	stratix-4	ensilica	1800		A		160		1.50	1.0	166.7	IX	verilog	esi-3200	Y	yes	4G	4G	Y	104	10	16	5	2001	2016			verilog source included with license	room for 90 user inst, also as ASIC				
ensilica	<a href="http://www.ensilica.com">http://www.ensilica.com</a>	proprietary	ensilica.com	esi-1600	16	16	virtex-5	ensilica	1100				160		1.00	1.0	145.5	IX	verilog	esi-1600	Y	yes	64K	64K	Y	92	10	16	5	2001	2016			verilog source included with license	room for 90 user inst, also as ASIC				
ensilica	<a href="http://www.ensilica.com">http://www.ensilica.com</a>	proprietary	ensilica.com	esi-1600	16	16	virtex-5	ensilica	1100				160		1.00	1.0	145.5	IX	verilog	esi-1600	Y	yes	64K	64K	Y	92	10	16	5	2001	2016			verilog source included with license	room for 90 user inst, also as ASIC				
ic-2	<a href="http://www.cs.cmu.edu">http://www.cs.cmu.edu</a>	mature	Eric Frohnhoefer	CISC	16	16	kintex-7	James Brakef	1100				160		1.00	1.0	145.5	IX	verilog	esi-1600	Y	yes	64K	64K	Y	92	10	16	5	2001	2016			from book: 978-0072467505 by Patt	educational, compiled via Synopsys				
riscv_taiga	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Eric Matthews	risc-v	32	32	zynq		1551				123		1.00	1.0	79.3	IX	system	46	Y	yes	N	4G	4G	Y	32								TAIGA: A new RISC-V soft-processor	33% smaller & 39% faster than LEON3			
cosmac	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Eric Matthews	1802	8	8	kintex-7	James Brakef	244				6		1.00	1.0	365.5	X	vhdl	1	Y	yes	N	64K	64K	Y	100								AKA COSMAC ELF of 1976	Fmax is for bare core, runs Camelforth			
cosmac	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Eric Smith	1802	8	8	kintex-7	James Brakef	598				17	87	1.00	1.0	48.0	X	vhdl	14	Y	yes	N	64K	64K	Y	100								uses PIXIE graphics core	modified to use block RAM			
hive	<a href="https://openocd.org">https://openocd.org</a>	stable	Eric Wallin	stack	32	16	arria-2	James Brakef	1420				8	24	283	1.00	1.0	199.4	ILX	verilog	elf	Y	yes	N	64K	64K	Y	100								4 symmetrical stacks, eight threads via pipeline barrel			
ep994a	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Erik Piehl	9900	16	16	kintex-7	James Brakef	1340				5	286	1.00	1.0	59.0	X	vhdl	10	Y	yes	N	64K	64K	Y	16								also tms9902 (uart) core by Paul Urbanus?				
ep994a/icy99	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Erik Piehl	9900	16	16	kintex-7	James Brakef	1340				5	286	1.00	1.0	59.0	X	vhdl	10	Y	yes	N	64K	64K	Y	16								also tms9902 (uart) core by Paul Urbanus?				
nibblercpu	<a href="https://gist.github.com/ericmatthews">https://gist.github.com/ericmatthews</a>	stable	erin candescent	accum	4	8									1.00	1.0	365.5	X	vhdl	1	Y	yes	N	4K	4K	Y	16								4-bit CPU in VHDL	secondary web link has documentation			
pic-16C5x	<a href="https://tams-wu.com">https://tams-wu.com</a>	stable	Ernesto Romani	PIC16	8	12	kintex-7	James Brakef	1420						1.00	1.0	365.5	X	vhdl	16	Y	yes	N	4K	4K	Y	16								as part of thesis?				
dme	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	ErwinM	RISC	16	16	kintex-7	James Brakef	1755				53		1.00	1.0	20.4	X	verilog	49	Y	yes	N	64K	64K	Y	40								based on magic-16	computer & computer2 null dsns: no outputs			
arm_cpu_ddcc	<a href="https://github.com/nguyevan">https://github.com/nguyevan</a>	stable	Evan Nguyen	arm	32	32	zu-3e	James Brakef	1755				53		1.00	1.0	20.4	X	system	23	Y	yes	Y	4G	4G	Y	16								from "Digital design and computer architecture"	single cycle, empty synthesis			
pet-om-a-chip	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Expressif	RISC	16	16									1.00	1.0	365.5	X	proprietary		Y	yes	N	4G	4G	Y	40	5	8	2					now produce ESP8266 & ESP32				
pet-om-a-chip	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Esra Thomas	RISC	8	16									1.00	1.0	365.5	X	Y	verilog	19	top	Y	asm	N	Y	64K	64K	Y	40	5	8	2					robot controller, senior design project	cust pcb & uP, derivative of tiny_soc
tiny_soc	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Esra Thomas	RISC	8	16									1.00	1.0	365.5	X	Y	verilog	16	top	Y	asm	N	Y	64K	64K	Y	40	5	8	2					small cpu with VGA	includes GPU (char gen)
natalius_8bit	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Fabio Guzman	RISC	8	16	kintex-7	James Brakef	232				1	175	1.00	1.0	27.7	X	Y	verilog	12	top	Y	asm	N	Y	256	2K	Y	29								3 clocks/inst	
ahmes	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Fabio Pereira	accum	8	8	kintex-7	James Brakef	186				476		1.00	1.0	30.0	X	B	vhdl	3	ahmes	Y	asm	N	256	256	Y	15	1							return stack & register file		
fpd8	<a href="https://openocd.org">https://openocd.org</a>	stable	Fabio Pereira	Z8	8	8	cyclone-4	James Brakef	5184				1	16	1.00	1.0	30.0	X	I	vhdl	4	fpd8_cpu	Y	asm	N	2K	16K	Y	30								embeddedsystems.io/ahmes-a-simple-8-bit-cpu	bare CPU with no RAM	
vhdl_cpu2	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Fabrice Normandin	mips	32	32									1.00	1.0	30.0	X	I	vhdl	4	fpd8_cpu	Y	asm	N	2K	16K	Y	30								Zilog Z8 encore (e28) 8-bit core	Altera megafunctions (mem)	
s1_core	<a href="https://openocd.org">https://openocd.org</a>	stable	Fabrizio Fazzino et al	SPARC	64	32	kintex-7	James Brakef	52845				8	59	56	1.00	1.0	2.1	IX	verilog	136	s1_core	Y	asm	N	4G	4G	Y	29								McGill Un. Course, MIPS CPU/VHDL	Mips inst card, pipe hazard notes	
m1_core	<a href="https://openocd.org">https://openocd.org</a>	stable	Fabrizio Fazzino, Alber	MIPS?	32	32	arria-2	James Brakef	2101				190		1.00	1.0	90.6	IX	verilog	9	m1_core	Y	asm	N	4G	4G	Y	32								reduced version of OpenSPARC T1	Vivado run		
ippro	<a href="https://github.com/fajidididdi">https://github.com/fajidididdi</a>	stable	Fahad Siddiqui	risc	16	32	virtex-7	Fahad Siddiqui	484				1	1	372	1.00	1.0	614.9	X	verilog	31		Y	asm	N	64K	64K	Y	30								GCC target?		
spartanmc	<a href="http://www.spa">http://www.spa</a>	stable	Falk Hassler	RISC	18	18	kintex-7	James Brakef	853				1	2	120	1.00	1.0	94.6	X	Y	verilog	38	spartanmc	Y	asm	N	64K	64K	Y	30								16-bit RISC using DSP48	image processing, several publications
urisc	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Farhad Mavaddat	RISC	16	16	kintex-7	James Brakef	48				1	2	120	1.00	1.0	94.6	X	Y	verilog	38	spartanmc	Y	asm	N	64K	64K	Y	30								SPARC like register windows	
sap	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Federico Zotti	accum	8	8	kintex-7	James Brakef	48				200		1.00	1.0	40.0	104.2	G	vhdl	9	sap-1-TOP	Y	asm	N	16	16	Y	5								Ultimate Reduced Inst Set Computer	Un. Of Waterloo	
diogenes	<a href="https://openocd.org">https://openocd.org</a>	stable	Fekknhiifer	RISC	16	16	kintex-7	James Brakef	807				1	297	1.00	1.0	246.3	X	vhdl	11	cpu	Y	asm	N	1K											Simple as Possible Computer	Gowin 9K project		
spu-mark-ii	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Felix Queßner	stack	16	16	kintex-7	James Brakef	807				1	297	1.00	1.0	246.3	X	vhdl	11	cpu	Y	asm	N	1K											"student RISC system"			
tis-100	<a href="https://github.com/Mastom">https://github.com/Mastom</a>	stable	Felix Queßner	accum	8	8									1.00	1.0	30.0	X	vhdl	26	tis100	Y	asm	N	256	256	Y	13								micro-core ISA stack machine	ISA at doc/specs/spu-mark-ii.md		
mc6809e	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Flint Weller	accum	8	8	kintex-7	James Brakef	186						1.00	1.0	30.0	X	vhdl	26	core6809	Y	asm	N	64K	64K	Y	44	13	8						programming/puzzle video game by Zachtronics Industries			
riscv_snitch	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Florian Zaruba	risc-v	32	32									1.00	1.0	30.0	X	system	87	snitch	Y	asm	N	4G	4G	Y	32								course work, ASIC orientation			
socdp8	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Folke Will	PDP8	12	12									1.00	1.0	30.0	X	vhdl	34	socdp8.pl	Y	asm	N	32K	32K	Y	8								single-stage, single-issue, in-order RISC-V core (RV32I or RV32E), 32-bit integer and 64-bit float			
nanoblaze	<a href="https://openocd.org">https://openocd.org</a>	stable	Francois Corthay	picoblaze	8	18	kintex-7	James Brakef	247				1	169	1.00	1.0	113.2	X	vhdl	12	nanoblaze	asm	asm	N	256	2K	Y	8								SoC implementation of a PDP-8/1 for	includes extended ALU		
nanoblaze	<a href="https://openocd.org">https://openocd.org</a>	stable	Francois Corthay	picoblaze	8	18	kintex-7	James Brakef	247				1	169	1.00	1.0	113.2	X	vhdl	12	nanoblaze	asm	asm	N	256	2K	Y	8								nanoblaze compatible, adjustable data width			
f8	<a href="https://code.adafruit.com">https://code.adafruit.com</a>	stable	Frederic Requin	68000	32	32	stratix-2	Fredes speed	1900				4	180	1.00	1.0	60.0	15.8	I	verilog	1	f8	Y	asm	N	4G	4G	Y	16								for use with Minim	micro-coded on stack machine	
f8	<a href="https://github.com/fredrequin">https://github.com/fredrequin</a>	stable	Frederic Requin	68000	32	32	stratix-2	Fredes speed	1900				4	180	1.00	1.0	60.0	15.8	I	verilog	1	f8	Y	asm	N	4G	4G	Y	16								Stack based CPU with Forth-like microcode		
riscv_jive	<a href="https://github.com/fredrequin">https://github.com/fredrequin</a>	stable	Frederic Requin	risc-v	32	32									1.00	1.0	20.0		IX	verilog	19	jive_cpu	Y	asm	N	4G	4G	Y	32								Size-Optimized Microcoded RISC-V C1	16-bit ALU	
con_316_cpu	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	G.K Vann Monny	RISC	32	32	kintex-7	James Brakef	897				127		1.00	1.0	30.0	47.0	X	vhdl	8	cpu_dp	Y	asm	N	32	32	Y	20								MIPS based, simulation DO files, I&O	very small caches do not infer any RAM	
s4pu	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Gabriel de Sant'Anna	risc-v	16	16	cyclone-2	Gabriel de Sant'Anna	3306				86	50	1.00	1.0	10.1		I	vhdl	17	s4pu	Y	asm	N	64K	64K	Y	32										
t6507lp	<a href="https://openocd.org">https://openocd.org</a>	stable	Gabriel Oshiro, Samuel	6502	8	8	spartan-6	James Brakef	897				127		1.00	1.0	30.0	47.0	X	vhdl	8	cpu_dp	Y	asm	N	32	32	Y	20										
riscv_noel	<a href="https://www.gaisler.com">https://www.gaisler.com</a>	stable	Gaisler	risc-v	32	32									1.00	1.0	4.0		IX	vhdl	40		Y	yes	N	4G	4G	Y	32								for use in ATARI 2600		
cocob3fpa	<a href="https://github.com/ericmatthews">https://github.com/ericmatthews</a>	stable	Gary Becker	6809	8	8									1.00	1.0	4.0		IX	vhdl	40		Y	yes	N	4G	4G	Y	32								many config options</		

up_all	open	status	author	style /	data	date	year	FPGA	repor	com	LUTs	Dff	LUT7	RAM	F	max	tool	MIPS	clk	KIPS	ver	src	#src	top	tool	flg	max	max	byte	#inst	ad	reg	pipe	start	last	secondary	note	worthy	comments	
folder	primary			clone	date	year			com	ents	ALUT						ver	/inst	/inst	/LUT	don	code	files	file	chan	pt	max	max	adrs	inst	mod	len	year	year	web					
src	<a href="https://github.com/Hearing-Jordan">https://github.com/Hearing-Jordan</a>	untested	Hearing & Jordan	RISC	32	32			James	lots of	433		6	1	1	128	##	14.7	0.33	1.0	97.7	X	verilog	7	minicpu	Y	yes	N	4K	4K	N	26			2008	2018	<a href="http://www.zeepe.com">http://www.zeepe.com</a>	book by Heuring & Jordan	also Kilts cp17 Adv FPGA dsgn	
minicpu	<a href="https://www.csa.tu-bs.de">https://www.csa.tu-bs.de</a>	stable	Hirotsugu Nakano	stack	16	8		5	kintex-7	James	1690		6	1	1	83	##	14.7	0.33	1.0	4.1	I	proprietary	7	minicpu	Y	yes	N	64K	64K	Y				2008	2018		same as tiny-cpu	uses Flex, Bison & Perl to create gcc compiler	
df6805	<a href="http://www.hitechglobal.com">www.hitechglobal.com</a>	proprietary	Hitech Global	6805	8	8		8	stratix-10	Hitech Global	1690		6	1	1	83	##	14.7	0.33	1.0	4.1	I	proprietary	7	minicpu	Y	yes	N	64K	64K	Y				2008	2018		6805 data sheets		
riscv_pito	<a href="https://github.com/hosseini">https://github.com/hosseini</a>	stable	Hossein Askari	risc-v	32	32		16	ZCU102	Hossein Askari	201079		6	##	##	2	233	##	14.7	0.33	2.0	59.6	X	system	13	rv32_core	Y	yes	N	4G	4G	Y	32		8	2020	2022	<a href="https://barvinr.net/">https://barvinr.net/</a>	RISC-V Barrel Processor for Deep Neu	has NN accelerator
ez8	<a href="https://github.com/HosseinAskari">https://github.com/HosseinAskari</a>	stable	Howard Mas	accum	8	16		16	kintex-7	James	644		6	1	1	233	##	14.7	0.33	2.0	59.6	X	verilog	13	ez8_cpu	Y	yes	N	256	4K	Y			32	2014	2014	<a href="http://zhehaoao.com/">http://zhehaoao.com/</a>	not sure iffered RAM correct?		
fpg1	<a href="https://github.com/hvncv">https://github.com/hvncv</a>	stable	Hiroo Cavak	PPD1	18	18		16	stratix-10	Hiroo Cavak	2019		6	1	1	233	##	14.7	0.33	2.0	59.6	X	verilog	13	ez8_cpu	Y	yes	N	256	4K	Y			32	2014	2014		RISC-V Barrel Processor for Deep Neu	has NN accelerator	
IDEA	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Hiryo Cheval	RISC	16	18		16	virtex-6	Li Chu	unabl	321		6	1	2	405	##	13.2	0.67	1.0	845.3	X	verilog	22	cpu_top	Y	yes	N	64K	4K	N	24	32	9	2011	2016		The IDEA DSP Blo	uses DSP slice in barrel mode for ALU from GITHUB, r/q of NOPs lower actual results
mb-lite_plus	<a href="http://www.lati">http://www.lati</a>	stable	Huib Ariens	uBlaze	32	32		16	kintex-7	James	Brakef	244		6	2	319	##	14.7	1.00	1.0	1308	X	B_vhdl	14	tumbi	Y	yes	N	4G	4G	Y			32	2010	2012		Delft Un. Of Tech. course work	use inferred RAM	
ben_enter_up	<a href="https://github.com/hnsav">https://github.com/hnsav</a>	stable	Humberto Sava Naves	accum	8	8		16	virtex-6	Li Chu	unabl	321		6	1	2	405	##	13.2	0.67	1.0	845.3	X	verilog	22	cpu_top	Y	yes	N	64K	4K	N	24	32	9	2011	2016		Ben Enter's 8-bit breadboard comput	microcode?
tiny-riscv	<a href="https://github.com/hushu">https://github.com/hushu</a>	stable	Hyounghuk Shon	RISC	32	32		16	virtex-6	Li Chu	unabl	321		6	1	2	405	##	13.2	0.67	1.0	845.3	X	verilog	22	cpu_top	Y	yes	N	64K	4K	N	24	32	9	2011	2016		Ben Enter's 8-bit breadboard comput	microcode?
cpu_mcnally	<a href="https://www.so">https://www.so</a>	untested	Iain McNally	accum	16	16		16	virtex-6	Li Chu	unabl	321		6	1	2	405	##	13.2	0.67	1.0	845.3	X	verilog	22	cpu_top	Y	yes	N	64K	4K	N	24	32	9	2011	2016		Ben Enter's 8-bit breadboard comput	microcode?
latilc6502	<a href="https://openocd">https://openocd</a>	beta	Ian Chapman	6502	8	8		16	virtex-6	Li Chu	unabl	321		6	1	2	405	##	13.2	0.67	1.0	845.3	X	verilog	22	cpu_top	Y	yes	N	64K	4K	N	24	32	9	2011	2016		Ben Enter's 8-bit breadboard comput	microcode?
ppd81	<a href="https://openocd">https://openocd</a>	beta	Ian Schofield	PPD8	12	12		12	kintex-7	James	Brakef	1088		4	48	63	##	q13.1	0.50	2.0	14.4	I	vhdl	11	top	Y	yes	N	4K	4K	Y			2010	2013		targeted to LCMXO2280	Exam possibly same as simplecpu		
power_a2	<a href="https://github.com/openocd">https://github.com/openocd</a>	beta	IBM (open PPC)	PPC	64	32		32	vu3p-2																															
saradmps	<a href="https://github.com/openocd">https://github.com/openocd</a>	system	Igor Loi	MIPS	32	32		32	vu3p-2																															
riscv_shakti	<a href="https://github.com/openocd">https://github.com/openocd</a>	untested	MIT Madras	risc-v	32	32		32	agilex	intel	fastes	1509		A	2	566	##	q21.3	1.00	1.0	375.2	I	bluesp	25		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://shakti.org">https://shakti.org</a>	8 different risc cores, Madras India	several web sites & datings		
riscv_niosv	<a href="https://www.inopropriat">https://www.inopropriat</a>	intel	intel	risc-v	32	32		32	agilex	intel	fastes	1509		A	2	566	##	q21.3	1.00	1.0	375.2	I	proprietary	25		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://shakti.org">https://shakti.org</a>	8 different risc cores, Madras India	several web sites & datings		
riscv_niosv	<a href="https://www.inopropriat">https://www.inopropriat</a>	intel	intel	risc-v	32	32		32	stratix-10	intel	fastes	1580		A	2	362	##	q21.3	1.00	1.0	229.1	I	proprietary	25		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://shakti.org">https://shakti.org</a>	8 different risc cores, Madras India	several web sites & datings		
q3_coldfire	<a href="https://www.inopropriat">https://www.inopropriat</a>	intel	intel	risc-v	32	32		32	stratix-10	intel	fastes	1375		A	2	306	##	q21.3	1.00	1.0	223.3	I	proprietary	25		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://shakti.org">https://shakti.org</a>	8 different risc cores, Madras India	several web sites & datings		
riscv_r3p2	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Intel	risc-v	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
whitham_68k	<a href="https://www.inopropriat">https://www.inopropriat</a>	intel	Intel	risc-v	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
cdc160	<a href="https://github.com/jadels">https://github.com/jadels</a>	stable	Jack Whitham	68000	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
nov1ach	<a href="https://github.com/jadels">https://github.com/jadels</a>	stable	Jack Whitham	68000	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
cdc160	<a href="https://github.com/jadels">https://github.com/jadels</a>	stable	Jack Whitham	68000	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
nov1ach	<a href="https://github.com/jadels">https://github.com/jadels</a>	stable	Jack Whitham	68000	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
cdc160	<a href="https://github.com/jadels">https://github.com/jadels</a>	stable	Jack Whitham	68000	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
nov1ach	<a href="https://github.com/jadels">https://github.com/jadels</a>	stable	Jack Whitham	68000	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
cdc160	<a href="https://github.com/jadels">https://github.com/jadels</a>	stable	Jack Whitham	68000	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
nov1ach	<a href="https://github.com/jadels">https://github.com/jadels</a>	stable	Jack Whitham	68000	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
cdc160	<a href="https://github.com/jadels">https://github.com/jadels</a>	stable	Jack Whitham	68000	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
nov1ach	<a href="https://github.com/jadels">https://github.com/jadels</a>	stable	Jack Whitham	68000	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
cdc160	<a href="https://github.com/jadels">https://github.com/jadels</a>	stable	Jack Whitham	68000	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
nov1ach	<a href="https://github.com/jadels">https://github.com/jadels</a>	stable	Jack Whitham	68000	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
cdc160	<a href="https://github.com/jadels">https://github.com/jadels</a>	stable	Jack Whitham	68000	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
nov1ach	<a href="https://github.com/jadels">https://github.com/jadels</a>	stable	Jack Whitham	68000	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
cdc160	<a href="https://github.com/jadels">https://github.com/jadels</a>	stable	Jack Whitham	68000	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
nov1ach	<a href="https://github.com/jadels">https://github.com/jadels</a>	stable	Jack Whitham	68000	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
cdc160	<a href="https://github.com/jadels">https://github.com/jadels</a>	stable	Jack Whitham	68000	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>	free for Altera	8000 LUTs on Stratix-III		
nov1ach	<a href="https://github.com/jadels">https://github.com/jadels</a>	stable	Jack Whitham	68000	32	32		32	freescale	freescal	5000		4		80				0.89	1.0	14.2	I	verilog	16		Y	yes	N	4G	4G	Y	32	3	2014	2021	<a href="https://www.silv">https://www.silv</a>				

uP, all_soft folder	opencores or primary link	status	author	style / clone	date inst	FPGA	report ter	com ents	LUTs ALUT	Dff	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clk/s /inst	kips /LUT	ven dor	src code	#src files	top file	top code	tool chai	flg pt	max dat	max inst	byte adrs	mem size	adr mod	# pin	leg en	last year	last revis	secondary web link	note worthy	comments				
f21	<a href="https://www.ultra-recon.com">https://www.ultra-recon.com</a>	asic	Jeff Fox	forth	21 5															proprietary				yes	opt									1997	2011	<a href="https://www.ultra-recon.com">https://www.ultra-recon.com</a>	"machine forth", crazy address space	chip & simulator, AKA MuP21 or F21			
hack	<a href="https://github.com/gffile">https://github.com/gffile</a>	hack	Jeff Iliou	Nios II	32 32															verilog				yes	opt									2019	2021	<a href="https://github.com/gffile">https://github.com/gffile</a>	Nios helper files	software helper files also			
myfpga_forth	<a href="https://github.com/jwip">https://github.com/jwip</a>	WIP	Jemo07	forth	32 8			no top yet												verilog	7	r6502_tc	yes	n	4G	4G		16							2023	2023		beginner Forth machine	materials on hardware design		
cpu6502_true	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730">https://opencores.org/viewtopic.php?f=28&amp;t=34730</a>	stable	Jens Gutschmidt	6502 8	8	kintex-7	James Braker	1678	6				159	##	14.7	0.33	4.0	7.8	X	vhdl	7	core	yes	N	64K	64K	Y								2008	2018		cycle accurate			
cpu6502_true	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730">https://opencores.org/viewtopic.php?f=28&amp;t=34730</a>	stable	Jens Gutschmidt	6502 8	8	spartan-6	James Braker	4794	6				47	##	14.7	0.33	4.0	0.8	X	vhdl	8	core	yes	N	64K	64K	Y								2008	2021		cycle accurate			
mips-cpu2	<a href="https://github.com/leonz2">https://github.com/leonz2</a>	alpha	Jeremiah Mahler	MIPS	32 32				596	6	1	244	##	##	14.7	1.00	1.0	409.2	X	verilog	15	cpu	yes	N	4G	4G	Y								2017	2017		Very early stage project, only implem	no outputs, missing im_data.txt		
microforth	<a href="https://github.com/leonz2">https://github.com/leonz2</a>	stable	Jess Toricora	forth	18 18														I	Y	verilog	34	top	Y	N	Y	64K	64K	N	25				2019	2020	<a href="http://mindworks.org">http://mindworks.org</a>	Arduino-like board/platform based uP	AKA F18, educational, loop stack			
popcorn	<a href="http://www.fpgalife.com">http://www.fpgalife.com</a>	stable	Jeung Joon Lee	accum	8 8x	kintex-7	James Braker	267	6				347	##	14.7	0.33	1.0	428.4	X	verilog	4	pc	Y	N	64K	64K	Y	43							1998	2000		small 8 bit uP			
myblaze	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730">https://opencores.org/viewtopic.php?f=28&amp;t=34730</a>	mature	Lian Luo	ublaize	32 32	kintex-7	James Braker		6					##	14.7	1.00	1.0		X	myhdl	15	top	Y	yes	N	4G	4G	Y							2010	2013		clone, python code generators			
myblaze	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730">https://opencores.org/viewtopic.php?f=28&amp;t=34730</a>	mature	Lian Luo	ublaize	32 32	kintex-7	James Braker		6					##	14.7	1.00	1.0		X	myhdl	15	top	Y	yes	N	4G	4G	Y							2010	2013		clone, python code generators			
mips32	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730">https://opencores.org/viewtopic.php?f=28&amp;t=34730</a>	stable	Jin Jifang	MIPS	32 32	kintex-7	James Braker	3696	6			8	192	##	v17.4	1.00	1.0	52.0	X	verilog	17	pipelined	Y	yes	N	4G	4G	Y	57						2012	2021		vivado project, ISA at github page	"classic MIPS"		
leon2	<a href="https://github.com/leonz2">https://github.com/leonz2</a>	stable	Jiri Gaisler	SPARC	32 32	kintex-7	James Braker	5992	6	1	12	133	##	##	14.7	1.00	1.0	22.3	X	vhdl	82	leon	Y	yes	Y	4G	4G	Y							64	5	1999	2003	<a href="https://en.wikipedia.org/wiki/Leon2">https://en.wikipedia.org/wiki/Leon2</a>	large config file, rad-hard asic version	<a href="https://www.gaisler.com/index.php/products">https://www.gaisler.com/index.php/products</a>
leon2	<a href="https://github.com/leonz2">https://github.com/leonz2</a>	stable	Jiri Gaisler	SPARC	32 32	cyclone-1	Klas Westerl	7554	4	42	50	##	##	##	1.00	1.0	6.6	I	Y	vhdl	90	leon	Y	yes	Y	4G	4G	Y							64	5	1999	2003	<a href="https://en.wikipedia.org/wiki/Leon2">https://en.wikipedia.org/wiki/Leon2</a>	LUT #s from Nios vs Leon2 compariso	<a href="https://www.gaisler.com/index.php/products">https://www.gaisler.com/index.php/products</a>
leon3	<a href="http://www.gaisler.com">http://www.gaisler.com</a>	stable	Jiri Gaisler, Jan Anders	risc-v	32 32				6										AIXL	Y	vhdl	100s		yes	Y	4G	4G	Y							64	7	2003	2021	<a href="https://en.wikipedia.org/wiki/Leon3">https://en.wikipedia.org/wiki/Leon3</a>	RTL for LEON3, LEON5 and NOEL-V for microchip & xilinx RAD hard parts	
leon3	<a href="http://www.gaisler.com">http://www.gaisler.com</a>	stable	Jiri Gaisler, Jan Anders	SPARC	32 32	kintex-7	Jiri Gaisler	2920	6			183							AIXL	Y	vhdl	100s	leon3x	yes	Y	4G	4G	Y							64	7	2003	2021	<a href="https://en.wikipedia.org/wiki/Leon3">https://en.wikipedia.org/wiki/Leon3</a>	customized for "50 FPGA boards, xilinx with utilization for all targets	
risc	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730">https://opencores.org/viewtopic.php?f=28&amp;t=34730</a>	beta	Jechner et al	RISC	16 16	kintex-7	James Braker	missing black boxes	6	1					14.7	0.67	1.0		X	vhdl	26	rse	Y	asm	N	64K	64K								16	5	2006	2010	<a href="http://en.wikipedia.org/wiki/Leon3">en.wikipedia.org</a>	ARM style register usage	GCC compiler
scarts	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730">https://opencores.org/viewtopic.php?f=28&amp;t=34730</a>	beta	Jechner, Martin Walt	RISC	16 16	kintex-7	James Braker	missing signal declarat	6						14.7	0.67	1.0		X	vhdl	18	scarts	yes	N	64K	64K								122	16	4	2011	2012		ARM style register usage	
superscala	<a href="https://www.riscv.org">https://www.riscv.org</a>	alpha	Joachim Horch	DLX	32 32	kintex-7	James Braker	degenerate	6						##	14.7	1.00	1.0		X	vhdl	4	dlx	yes	N	4G	4G								32	1997	1998		Course project, Two inst/clock, doc in	Boots OS/8, runs apps, several variants	
pdsp8	<a href="https://github.com/jam">https://github.com/jam</a>	stable	Joe Manojlovic, Rob	PDP8	12 12	kintex-7	James Braker	1219	6	1		183	##	##	14.7	0.50	2.0	37.5	X	Y	vhdl	55	cpu	yes	N	32K	32K								8	2012	2016		PDP-8 Processor Core and System	serial multiply & divide	
jam	<a href="https://github.com/jam">https://github.com/jam</a>	stable	Johan Thelin et al	RISC	32 32	kintex-7	James Braker	1396	6			159	##	##	14.7	1.00	1.0	113.7	X	vhdl	17	cpu sys	Y	yes	N	128K	128K								32	5	2002	2014		serial multiply & divide	took out clock divider
john16f84	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730">https://opencores.org/viewtopic.php?f=28&amp;t=34730</a>	stable	Johan Thelin et al	RISC	32 32	kintex-7	James Braker	1369	6			143	##	##	14.7	1.00	1.0	104.2	X	vhdl	17	cpu	Y	yes	N	128K	128K								32	5	2002	2014		serial multiply & divide	took out clock divider
risc16f84	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730">https://opencores.org/viewtopic.php?f=28&amp;t=34730</a>	stable	John Clayton	PIC16	8 14	kintex-7	James Braker	375	6			392	##	##	14.7	0.33	2.0	172.5	IX	verilog	1	risc16f84	Y	yes	N	Y	256	4K	Y							2002	2018		derived from CCPIIC by Sumio Morioka	other variants with RTL	
ica	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730">https://opencores.org/viewtopic.php?f=28&amp;t=34730</a>	stable	John Cronin	RISC	8 32	kintex-7	James Braker	replac	328	6	3	3	157	##	##	14.7	0.33	1.0	15.8	IX	Y	verilog	17	soc	Y	yes	N	128K	128K							16				has VGA controller, plays Pong	altera memories
micro16b	<a href="http://members.optohome.com.au/ekent/">http://members.optohome.com.au/ekent/</a>	beta	John Kent	accum	16 16	kintex-7	James Braker	205	6			434	##	##	14.7	0.33	2.0	349.0	X	vhdl	1	u16bcpu	Y	asm	N	64K	4K	Y	8						2002	2008	<a href="http://members.optohome.com.au/ekent/">http://members.optohome.com.au/ekent/</a>	very limited inst set	MIPS/clk adj, 2 clk/inst		
micro8a	<a href="http://members.optohome.com.au/ekent/">http://members.optohome.com.au/ekent/</a>	beta	John Kent	accum	8 16	kintex-7	James Braker	531	6			204	##	##	14.7	0.33	3.0	42.3	X	vhdl	11	Micro8	Y	yes	N	N	2K	2K	Y							2002	2002	<a href="http://members.optohome.com.au/ekent/">http://members.optohome.com.au/ekent/</a>	derived from Tim Boscke's mcpu	also micro8 and micro8b variants	
system01	<a href="http://members.optohome.com.au/ekent/">http://members.optohome.com.au/ekent/</a>	beta	John Kent, David Burn	6801 8	8	kintex-7	James Braker		6					##	14.7	0.33	4.0		X	vhdl			Y	yes	N	64K	64K	Y							2003	2009					
system05	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730">https://opencores.org/viewtopic.php?f=28&amp;t=34730</a>	beta	John Kent, David Burn	6805 8	8	kintex-7	James Braker	834	6			204	##	##	14.7	0.33	4.0	20.2	X	Y	vhdl	10	System05	Y	yes	N	64K	64K	Y							2003	2009				
system09	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730">https://opencores.org/viewtopic.php?f=28&amp;t=34730</a>	stable	John Kent, David Burn	6809 8	8	kintex-7	James Braker	1631	6		41	88	##	##	14.7	0.33	3.0	6.0	IX	Y	vhdl	40	cpu09	Y	yes	N	64K	64K	Y	44	13	8				2003	2021	<a href="http://members.optohome.com.au/ekent/">http://members.optohome.com.au/ekent/</a>	from John Kent web page	opencores download URL incorrect, use col E	
system11	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730">https://opencores.org/viewtopic.php?f=28&amp;t=34730</a>	alpha	John Kent, David Burn	68HC11	8 8	kintex-7	James Braker	1218	6			153	##	##	14.7	0.33	4.0	10.3	X	Y	vhdl	17	cpu11	Y	yes	N	64K	64K	Y							2003	2009	<a href="http://members.optohome.com.au/ekent/">http://members.optohome.com.au/ekent/</a>	known bugs & untested instructions		
system68	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730">https://opencores.org/viewtopic.php?f=28&amp;t=34730</a>	stable	John Kent, David Burn	6801 8	8	spartan-3	James Braker	2235	4	4	46	##	##	##	14.7	0.33	4.0	1.7	X	Y	vhdl	21	cpu68	Y	yes	N	64K	64K	Y							2003	2009	<a href="http://members.optohome.com.au/ekent/">http://members.optohome.com.au/ekent/</a>			
cray2_reboot	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730">https://opencores.org/viewtopic.php?f=28&amp;t=34730</a>	beta	John Kula	CRAY2	64 16															non-EDIF gate & mode	Y	yes	N	Y	256M	256M	N	128						528	2016	2017		Cray 1, 2 & 3 doc	gate level code		
spam-1	<a href="https://www.sandstorm.io">https://www.sandstorm.io</a>	stable	John Loneragan	vlw	8 48															verilog		cpu	Y	yes	N	64K	64K	Y							2019	2023	<a href="https://github.com/johnloneragan">https://github.com/johnloneragan</a>	8 Bit CPU Hardware Implementation	TTL modules with verilog RTL		
babysisc	<a href="https://www.sandstorm.io">https://www.sandstorm.io</a>	stable	John Rible	RISC	8 16	zu-3e	James Braker	249	6				286	##	v21.1	0.33	2.0	189.3	X	verilog	1	q35 mix	Y	yes	N	64K	64K	Y	15	8					1997	1999	<a href="https://www.sandstorm.io">https://www.sandstorm.io</a>	part of a three class course	memory rd/wt & ALU per clock		
babysisc	<a href="https://www.sandstorm.io">https://www.sandstorm.io</a>	stable	John Rible	RISC	8 16	kintex-7	James Braker	468	6				141	##	##	14.7	0.33	2.0	49.7	X	verilog	1	q35 mix	Y	yes	N	64K	64K	Y	15	8					1997	1999	<a href="https://www.sandstorm.io">https://www.sandstorm.io</a>	part of a three class course	memory rd/wt & ALU per clock	
q35-rble	<a href="https://www.sandstorm.io">https://www.sandstorm.io</a>	stable	John Rible	RISC	8 16	kintex-7	James Braker	468	6				135	##	##	14.7	0.33	1.0	95.3	X	verilog	1	q35 mix	Y	yes	N	256	32K	Y							1998	1999		used in his class, also uses eP32		
ncocpu	<a href="https://github.com/johnloneragan">https://github.com/johnloneragan</a>	beta	John Tzonevkrakis	RISC	8 8	kintex-7	James Braker	175	6			243	##	##	14.7	0.33	1.5	306.1	X	verilog	5	cpu	N	no	N	256	256	Y							4				minimal & complete	8 ALU inst, 3 port reg file	
vhdl	<a href="https://github.com/johnloneragan">https://github.com/johnloneragan</a>	WIP	johankanen																GILX																			kit for putting together a uP using his floating-point VHDL, ambitious project			
ipu16	<a href="https://github.com/johnloneragan">https://github.com/johnloneragan</a>	stable	Joksan Alvarado	RISC	16 26	kintex-7	James Braker	missing RAM files	6						14.7	0.67	1.0		X	vhdl	9	IPU16	Y	asm	N	64K	64K								16	2012	2024	<a href="https://github.com/johnloneragan">https://github.com/johnloneragan</a>	32 deep call stack, 8 addressing modes		
mips-lite	<a href="https://github.com/johnloneragan">https://github.com/johnloneragan</a>	untested	Jon Craton	MIPS	32 32	kintex-7	James Braker	insufficient memory	6						##	14.7	1.00	1.0		X	vhdl	65	cpu	asm	N																



uP, all soft folder	opencores or primary link	status	author	style / clone	date	inst	inst	FPGA	reporter	com ents	LUTs ALUT	Dff	LUTs	blk ram	F max	date	MIPS /inst	clks /inst	KIPS /LUT	ver dor	src code	#src files	top file	tool	flg pt	max dat	max inst	byte adrs	# reg	pipe len	last year	last revs	secondary web link	note worthy	comments			
open8_urisc	<a href="https://opencores.org/view/1616">https://opencores.org/view/1616</a>	stable	Kirk Hays, Ishanlet	RISC	8	8	8	kintex-7	James Brakel	691	6	1	263	##	14.7	0.33	1.0	125.6	X	vhdl	9	Open8	Y	yes	N	64K	64K	Y	24	8	2006	2023		accum & 8 regs, clone of Vautomatic uRISC processor, in use based on J1, Quartus project file				
microcore	<a href="https://www.pld-beta.com/">https://www.pld-beta.com/</a>	beta	Klaus Schleisiek	forth	16	8	16	zu5e	James find the correct top	6	6						##	v22.1	1.00	1.0	X	vhdl	11	K1	Y	asm	N	64K	64K	Y	1999	2023						
microcore	<a href="http://www.pld-beta.com/">http://www.pld-beta.com/</a>	beta	Klaus Schleisiek	forth	12	8	12	kintex-7	James Brakel	399	6	6	1	294	##	14.7	0.40	2.0	147.4	X	vhdl	30	uore110	Y	asm	N	512	2K		1999	2023		<a href="http://www.microcore.org">www.microcore.org</a>	indexing into return stack, auto inc/d	only one block RAM? simplest core			
microcore	<a href="http://www.pld-beta.com/">http://www.pld-beta.com/</a>	beta	Klaus Schleisiek	forth	16	8	16	kintex-7	James Brakel	1101	6	6		168	##	14.7	0.67	2.0	51.1	X	vhdl	17	uore120	Y	asm	N	4K	4K		1999	2023			indexing into return stack, auto inc/d	no block RAM? uses tri-state signals			
microcore	<a href="https://github.com/beta">https://github.com/beta</a>	beta	Klaus Schleisiek	forth	32	8	32	XP2	Klaus Schleisiek	2864	4	4	33	##	3.12	1.00	1.0	11.5	ALIX	vhdl	38	uore	Y	asm	N	3K	8K	Y	84	1999	2023			easy to add op-codes, flg-pt opt., sir	12, 16, 27 & 32 bit data sizes			
microcore	<a href="https://github.com/beta">https://github.com/beta</a>	beta	Klaus Schleisiek	forth	16	8	16	XP2	Klaus Schleisiek	1976	4	4	33	##	3.12	0.67	1.0	11.2	ALIX	vhdl	38	uore	Y	asm	N	4K	8K	Y	84	1999	2023			easy to add op-codes, flg-pt opt., sir	12, 16, 27 & 32 bit data sizes			
oks8	<a href="https://opencores.org/view/1616">https://opencores.org/view/1616</a>	alpha	Kongziele	ARM7	32	32	32	kintex-7	James had coding practice	6	6	6	##	14.7	0.67	1.0				verilog	8	oks8	Y	yes	N	64K	64K	Y	2006	2009				clone of KS86C4204/C4208/P4208, SAM87R1 instruction set				
core-arm	<a href="https://opencores.org/view/1616">https://opencores.org/view/1616</a>	beta	Konrad Eisele	ARM	32	32	32	kintex-7	James Brakel	1239	6	3	250	##	14.7	1.00	1.0	201.8	X	Y	vhdl	151	arm_proc	Y	yes	N	256K	256M		16	2004	2009	<a href="http://cfw.sourceforge.net">http://cfw.sourceforge.net</a>	very large project with many unused	missing files found in sourceforge dir, very little			
moncky	<a href="https://github.com/bjw-ba">https://github.com/bjw-ba</a>	RISC	Kris Demuyne	RISC	16	16	16	zu-3e	James no me	768	280	6	250	##	v21.1	0.67	1.0	218.1	X	X	schem	36	Moncky3	Y	yes	N	64K	64K	N	32	16	2020	2021	<a href="https://hackaday.com/2020/07/14/moncky3-risc-v-core/">https://hackaday.com/2020/07/14/moncky3-risc-v-core/</a>	bare CPU	also has verilog		
moncky	<a href="https://github.com/bjw-ba">https://github.com/bjw-ba</a>	RISC	Kris Demuyne	RISC	16	16	16	zu-3e	James clock	1196	523	6	33	78	##	v21.1	0.67	1.0	43.8	X	X	schem	36	top	Y	yes	N	64K	64K	N	32	16	2020	2021	<a href="https://hackaday.com/2020/07/14/moncky3-risc-v-core/">https://hackaday.com/2020/07/14/moncky3-risc-v-core/</a>	from 16x65K to 64KB RAM	two phase clock, ALU & mem have own phase	
moncky	<a href="https://github.com/bjw-ba">https://github.com/bjw-ba</a>	RISC	Kris Demuyne	RISC	16	16	16	artix-7	Kris Demuyne	1376	6	33	10	##	v21	0.67	1.0	4.9	X	X	schem	36	top	Y	yes	N	64K	64K	N	32	16	2020	2021	<a href="https://hackaday.com/2020/07/14/moncky3-risc-v-core/">https://hackaday.com/2020/07/14/moncky3-risc-v-core/</a>	intended as educational, all original	IO: VGA, PS/2, SPI, SD		
riscv_potato	<a href="https://github.com/kubir">https://github.com/kubir</a>	beta	Kristian Skordal	risc-v	32	32	32	kintex-7	James Brakel	2467	6	6	116	##	14.7	1.00	1.0	47.1	X	B	vhdl	24	cpu_core	Y	yes	N	4G	4G	Y	30	32	2014	2020	<a href="https://ti-x.org">https://ti-x.org</a>	risc-v integer only, no mult	"rocket-core" version at risc.org		
riscv_myth	<a href="https://github.com/kubir">https://github.com/kubir</a>	beta	Kubiran Karakaran	risc-v	32	32	32	kintex-7	James Brakel	2467	6	6	116	##	14.7	1.00	1.0	47.1	X	B	vhdl	24	cpu_core	Y	yes	N	4G	4G	Y	30	32	2014	2020	<a href="https://ti-x.org">https://ti-x.org</a>	risc-v integer only, no mult	"rocket-core" version at risc.org		
riscv_minerva	<a href="https://github.com/lambd">https://github.com/lambd</a>	beta	Lambdaconcept	risc-v	32	32	32	kintex-7	James Brakel	2467	6	6	116	##	14.7	1.00	1.0	47.1	X	B	vhdl	24	cpu_core	Y	yes	N	4G	4G	Y	30	32	2014	2020	<a href="https://ti-x.org">https://ti-x.org</a>	risc-v integer only, no mult	"rocket-core" version at risc.org		
nybbleforth	<a href="https://github.com/lambd">https://github.com/lambd</a>	beta	Lambdaconcept	risc-v	32	32	32	kintex-7	James Brakel	2467	6	6	116	##	14.7	1.00	1.0	47.1	X	B	vhdl	24	cpu_core	Y	yes	N	4G	4G	Y	30	32	2014	2020	<a href="https://ti-x.org">https://ti-x.org</a>	risc-v integer only, no mult	"rocket-core" version at risc.org		
riscv_lattice	<a href="https://www.lattice.com">https://www.lattice.com</a>	stable	Lattice Semiconductor	RISC	8	8	8	LF2E	Lattice Semiconductor	265	4	4	1	104	##	0.33	2.0	64.4	ILX	Y	vhdl	10	isp8_core	Y	yes	N	256	4K	Y	32	2005	2010	<a href="https://en.wikipedia.org/wiki/Lattice_iCE40">https://en.wikipedia.org/wiki/Lattice_iCE40</a>	16 deep call stack, four configuration	tool kit: LMS for Diamond3.10			
latticeicec08	<a href="https://www.lattice.com">https://www.lattice.com</a>	stable	Lattice Semiconductor	RISC	8	8	8	LF2E	Lattice Semiconductor	265	4	4	1	104	##	0.33	2.0	64.4	ILX	Y	vhdl	10	isp8_core	Y	yes	N	256	4K	Y	32	2005	2010	<a href="https://en.wikipedia.org/wiki/Lattice_iCE40">https://en.wikipedia.org/wiki/Lattice_iCE40</a>	16 deep call stack, four configuration	tool kit: LMS for Diamond3.10			
asip38	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
asip38	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>	stable	Lawrence Manning	RISC	8	8	8	zu-3e	James xilinx	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021	<a href="http://www.koluri.com">http://www.koluri.com</a>	Application-Specific Instruction set P	missing prog & data mem, missing mult
cpu_32	<a href="https://github.com/asp38">https://github.com/asp38</a>																																					

uP, alt, soft folder	opencores or primary link	status	author	style / clone	date year	inst size	FPGA	report releases	com ments	LUTs ALUT	Dff	LUT? mults	blk ram	F max	date year	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ver dor	src code	#src files	top file name	tool chain	flg pt	max dat	max inst	byte adrs	mem size	adr mod	# reg	pile len	start year	last revis	secondary web link	note worthy	comments				
m16c5v	<a href="https://github.com/Morri">https://github.com/Morri</a>	mature	Michael Morris	PIC16	8	12	kintex-7	James	std library problems	6					##	14.7	0.33	2.0		X	verilog	32	m16c5v	Y	yes	N	Y	256	4K	Y					1998	2019		pipelined and non-pipelined versions			
m16c5x	<a href="https://opencor">https://opencor</a>	mature	Michael Morris	PIC16	8	14	spartan-3	Michael Mor	427	6				3	60	##	14.7	0.33	1.0	16.3	X	Y	verilog	3	m16c5x	Y	yes	N	Y	256	4K	Y			2013	2014		SOC LUT count			
m65c02	<a href="https://opencor">https://opencor</a>	mature	Michael Morris	6502	8	8	spartan-6	James Braker	1166	6			3	118	##	##	14.7	0.33	4.0	20.8	X	Y	verilog	13	M65C02	Y	yes	N	N	64K	64K	Y			2013	2020	<a href="https://github.co">https://github.co</a>	also a m65c02a version	micro-coded via F9408 soft sequencer		
m65c02a	<a href="https://github.com/Morri">https://github.com/Morri</a>	mature	Michael Morris	6502	8	8	zu-3e	James	portmap mismatch	6						##	v21.1	0.33	4.0		X	Y	verilog	61	M65C02A	Y	yes	N	N	64K	64K	Y			2021			enhanced 8/16-bit version of 65c02	PDfs on his figforth for M65C02A		
minicpu_morri	<a href="https://github.com/Morri">https://github.com/Morri</a>	mature	Michael Morris	6502	8	8	spartan-6	Michael Mor	276	6			104			##	14.7	0.33	2.0	62.2	X	Y	verilog	15	minicpu_c	Y	yes	N	N	64K	64K	Y	31		2017			simplified 6502, see m65c02a	RE: 8-bit CPU challenge of Arct Ottens		
minicpu-s	<a href="https://github.d">https://github.d</a>	stable	Michael Morris	stack	16	8	kintex-7	James Braker	147	6			741	##	##	14.7	0.67	28.0	120.6	X	Y	verilog	2	both	Y	yes	N	Y						2012	2013		separate source for each CPLD chip.	fits (2) XC9500 CPLD @ 71.4 MHz			
p16c5x	<a href="https://github.com/Morri">https://github.com/Morri</a>	stable	Michael Morris	PIC16	8	14	kintex-7	James Braker	378	6				252	##	##	14.7	0.33	1.0	220.2	IX	Y	verilog	3	P16C5x	Y	yes	N	Y	256	4K	Y			2013	2014					
pdp6	<a href="https://github.com/Morri">https://github.com/Morri</a>	stable	Michael Morris	PDP6	36	36																16	pdp6	Y			256K	256K						2018		<a href="https://en.wikipe">https://en.wikipe</a>	ISA identical to PDP-10	PDP-10 was much more successful			
r4000		errors	Michael Povlin	MIPS	32	32	kintex-7	James	lots of problems	6						##	14.7	1.00	1.0			verilog													1994	1995		does not implement 64-bit data	only a few insts implemented, test vehicle		
supersmall	<a href="http://www.eed">http://www.eed</a>		Michael Ritchie	RISC	32	32	stratix-3	Michael Ritc	207	A			2+8	126	##	##	q9.0	1.00	16.0	38.1	I		verilog												2005	2009		2-bit serial, Mostly MIPS-I compliant	Copyright 2005,2006,2009 Jonathan Rose, and		
sofpc	<a href="https://github.com/alead">https://github.com/alead</a>	stable	Michael S	Nios II	32	32	cyclone-1	Micha	block	613	4		1	180	##	##	q17.1	1.00	5.0	58.9			verilog	13	nios2ee	Y	yes	opt	4G	4G	Y			32		2019			nine variations in attempt to improve	16-bit ALU	
hack	<a href="https://github.com/x653/r">https://github.com/x653/r</a>	stable	Michael Schroeder	accum	16	16															I		verilog	24	cpu	Y	yes	N	Y	32K	32K	N			2	2023		<a href="https://www.nan">https://www.nan</a>	CPU used to run Tetris	book: Elements of Computing Systems	
mix-fpga	<a href="https://opencor">https://opencor</a>	alpha	Michael Schroeder	accum	31	31																29	mix	Y	yes	Y	4K	4K	N	49	4	8			2021		<a href="https://en.wikipe">https://en.wikipe</a>	binary version of the MIX-Computer as described in "The Art of Computer Programm			
mips_cpu_blu	<a href="https://github.com/bestat">https://github.com/bestat</a>	stable	Michael Volling	mips	32	32																37	cpu	Y	yes	N	4G	4G	Y			32	5		2018			simplified MIPS CPU with pipelining,	MyHDL, classic pipeline diagram		
riscv_microse	<a href="https://github.com">https://github.com</a>	stable	Microsemi	risc-v	32	32	polarfire	microsemi	8614	4	2	10	122			##	11.8	1.00	1.0	14.2			proprietary			Y	yes	N	4G	4G	Y			32	2016	2018	<a href="https://www.micr">https://www.micr</a>	is encrypted IP	has caches		
riscv_rtg4	<a href="https://github.com">https://github.com</a>	stable	microsemi	risc-v	32	32																			Y	yes	N	4G	4G	Y			32		2018	2020	<a href="https://github.co">https://github.co</a>	risc-v for actel FPGAs, tcl files only	based on rocket chip		
sympic12	<a href="https://opencor">https://opencor</a>	stable	Miguel Angel Ajo Pela	PIC12	8	12	kintex-7	James Braker	474	6		1	197	##	##	14.7	0.33	1.0	136.8	IX		vhdl	7	sympic12	Y	yes	N	256	2K	Y			32		2018	2020	<a href="https://github.co">https://github.co</a>	CHDL to verilog	bad weblink		
minimips_supe	<a href="https://opencor">https://opencor</a>	stable	Miguel Santos	RISC	32	32	alpha									##	q18.0	2.00	1.0		Y	A	vhdl	18	minimips	Y	yes	N	N	4G	4G	Y			32	5	2017	2018	<a href="https://projects.n">https://projects.n</a>	based on MIPS I	double issue to two pipes, 16-bit multiplier
minimips	<a href="https://github.d">https://github.d</a>	stable	Miguel Santos	RISC	64	32	aria-2	James	errors							##	q18.0	2.00	1.0		Y	A	vhdl	21		Y	yes	N	N		Y	85	6	32	5	2018	2018	<a href="http://www.archi">http://www.archi</a>	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, alter	
minimips	<a href="https://github.d">https://github.d</a>	stable	Miguel Santos	RISC	64	32	cyclone-4	James Braker	5036	4	21	66	##	##	##	q18.0	2.00	1.0	26.1	I	system	13	fisc_core	Y	yes	Y	N		Y	85	6	32	5	2018	2018	<a href="http://www.archi">http://www.archi</a>	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, alter			
fpga-bbc	<a href="https://github.com">https://github.com</a>	untested	Mike Stirling	6502	8	8																	vhdl			Y	yes	N	65K	65K				2011	2016	<a href="https://www.mik">https://www.mik</a>	BBC micro, uses t65 uP	also ZX-spectrum retro project			
risc5x	<a href="https://opencor">https://opencor</a>	stable	Mike	PIC16	8	14	kintex-7	James	RLOC constraint errors	6								0.33	1.0				vhdl	15	cpu	Y	yes	N	256	4K	Y				2002	2011		makes extensive use of xilinx primitives			
fpgacomputer	<a href="https://github.d">https://github.d</a>	errors	Milan Vidakovi	RISC	16	8	aria-2	James	errors		A					##	q18.0	0.67	4.0		Y	verilog	10	computer	Y	asm	N	N	64K	64K	Y	25	8		2018	2018	<a href="https://mvidakov">https://mvidakov</a>	16-bit CPU, 64KB, UART (115200 bps), and VGA			
fpgacomputer	<a href="https://github.d">https://github.d</a>	errors	Milan Vidakovi	RISC	16	8	kintex-7	James	eros							##	14.7	0.67	4.0		Y	verilog	10	computer	Y	asm	N	N	64K	64K	Y	25	8		2018	2018	<a href="https://mvidakov">https://mvidakov</a>	16-bit CPU, 64KB, UART (115200 bps), and VGA			
mipsfpga	<a href="https://www.m">https://www.m</a>	stable	MIPS Technologis	MIPS	32	32	atrx-7-3	James Braker	10692	6	47	118	##	##	##	14.7	1.00	1.0	11.0	X	Y	verilog	193	mfp_syste	Y	yes	N	4G	4G	Y	45	32		2014	2018	<a href="https://www.you">https://www.you</a>	M14K core & mipsfpga-plus	DRAM interface, I&D caches. 8789 FF			
riscv_cpu	<a href="https://github.c">https://github.c</a>	untested	misha kevlisvili	risc-v	32	32												1.00	1.0				verilog			Y	yes	N	4G	4G	Y	45	32		2019	2019	<a href="https://www.you">https://www.you</a>	simple and easy to understand design			
riscv_n_chip8	<a href="https://github.com/nobol">https://github.com/nobol</a>	stable	misha kevlisvili	risc-v	32	32																	verilog	2	riscv	Y	yes	N	4G	4G	Y			32		2023		<a href="https://www.you">https://www.you</a>	simple RV32I on Tang Nano 9K	video: Tang Nano & LCD doing Chip-8 games	
PSX_MiSTer	<a href="https://github.c">https://github.c</a>	beta	MiSTer-devel	mips	32	32																	vhdl	120	sys_top	Y	yes	N	4G	4G	Y			32	2021	2022	<a href="https://en.wikipe">https://en.wikipe</a>	MiSTer version of original Playstation	VHDL, verilog & system verilog RTL		
riscv_pequeeno	<a href="https://chipmunt">https://chipmunt</a>	WIP	Mitu Raj	risc-v	32	32																			Y	yes	N	4G	4G	Y			32	2022	2023	<a href="https://chipmunt">https://chipmunt</a>	multi-page tutorial on uP design, peq	<a href="https://github.com/lammituraj">https://github.com/lammituraj</a>			
misoc	<a href="https://github.d">https://github.d</a>	stable	M-Labs	RISC	32	32	aria_2		python source code run thru migen	##	q13.1	0.80	1.0			##	14.7	1.00	1.0		ILX	V*HDL			Y	yes	N	4G	4G	Y			64	2007	2019	<a href="https://m-labs.hk">https://m-labs.hk</a>	Video IP for Mist & others	choice of latticemicro32 or morlku uP			
openition	<a href="https://github.d">https://github.d</a>	difficult	mmckeown	SPARC	32	32	kintex-7	James	too many files	6						##	14.7	1.00	1.0				verilog			Y	yes	N	4G	4G	Y			64	2015	2019	<a href="http://parallel.pr">http://parallel.pr</a>	Princeton Un.	both FPGA & ASIC, , very many source files		
pdp11_reduce	<a href="https://github.com/mhon">https://github.com/mhon</a>	stable	Mohamed Omeran	PDP11	16	16																	vhdl	9	system	Y	yes	N	64K	64K		24	10	8		2021			simplified pdp11, 24 inst	no byte data size, ucode, 2-12 clocks/inst	
mips_pipeline	<a href="https://github.d">https://github.d</a>	mature	Mohammad Hossein Y	MIPS	32	32																	verilog	23	toplevelv1	Y	yes	N	4G	4G		32	5	2017	2019		course project, hazard detection as well as forwarding, limited ISA				
am9080	<a href="https://opencor">https://opencor</a>	beta	Moshe Shavit	8080	8	8	kintex-7	James	hung in synthesis	6						##	14.7	0.33	9.0		X	Y	vhdl	31	cpu	Y	yes	N	64K	64K	Y			2017	2018	<a href="https://en.wikipe">https://en.wikipe</a>	emulation of AM9080 using bit-slice	has VHDL for AMD bit-slice chips			
am9080	<a href="https://opencor">https://opencor</a>	beta	Moshe Shavit	8080	8	8	kintex-7	James	hung in synthesis	6						##	14.7	0.33	9.0		X	Y	vhdl	31	sys9080	Y	yes	N	64K	64K	Y			2017	2018	<a href="https://en.wikipe">https://en.wikipe</a>	emulation of AM9080 using bit-slice	has VHDL for AMD bit-slice chips			
fcpu	<a href="https://github.d">https://github.d</a>	stable	Muhammed al Kadi	SMIT	32	32	zynq7045	Muhammed I	128K	6	##	167	##	##	##	##	v17.2						Y	vhdl	34	fcpu	Y	yes	Y	4G	4G	Y			32	2016	2017	<a href="https://dl.acm.or">https://dl.acm.or</a>	eight cores, reviews comparable project	cyano fite-gt-pt benchmarks, wikipedia: GPGP	
neogeo	<a href="https://github.com/Maza">https://github.com/Maza</a>	stable	Murray Aickin	68000	28K	16																I	Y	verilog			Y	yes	N	4G	4G	Y			2023		<a href="https://en.wikipe">https://en.wikipe</a>	port of Neogeo Core (video arcade	CycloneV, open hardware, retro gaming		
myrisc1	<a href="https://drive.google.com">https://drive.google.com</a>	stable	Muza Byte	RISC	8	8	aria-2	James Braker	121	A	2	231	##	##	##	q13.1	0.33	1.0	628.7	I	Y	verilog	1	myRISC1	Y	N	Y	256	256	Y	16	4		2011	2011	<a href="https://en.wikipe">https://en.wikipe</a>	Verilog source included in PDF file	AKA Mano Machine, LPM macros			
bugs18	<a href="https://drive.google.com">https://drive.google.com</a>	stable	Myron Plichota	forth	16	18	spartan-7	Myron Plichota		6			48			##	14.7	0.20	1.2	485.6	X	Y	verilog	18	Bugs18	Y	asm	N	64K	64K	N				2022			Four bit op-codes, Python assembler	full set of RTL SOC devices		
streamer16	<a href="http://www.ultil">http://www.ultil</a>	stable	Myron Plichota	forth	16	3	kintex-7	James Braker	143	6			417	##	##	14.7	0.20	1.2	485.6	X	Y	vhdl	8	streamer	Y	yes	N	64K	64K	N	8	2		2001	2001	<a href="http://www3.sym">http://www3.sym</a>	MIPS/inst reduced	2nd web adt non-functional			
tms1000	<a href="https://opencores.org/or">https://opencores.org/or</a>	stable	Nand Gates	TMS1000	4	8																	verilog	4	tms1000	Y	N	64	1K		54			2021	2021		Four function BCD calculator chip	used in several TI products			
m65	<a href="http://www.ip-arch.jp/">http://www.ip-arch.jp/</a>	stable	Naohiko Shimizu	6502	8	8	aria-2	James Braker	483	A	110	##	##	##	##																										



u_p_all_soft folder	opencores or primary link	status	author	style / clone	data bits	inst size	FPGA	report com ents	LUTs ALUT	Dff	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clocks /inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max inst	byte adrs	mem size	adr mod	# pin	reg len	start year	last revis	secondary web link	note worthy	comments			
ben_eater_up	<a href="https://github.com/Freeze">https://github.com/Freeze</a>	alpha	Paul Kappmeyer	accum	8	8	spartan-7	James	more than one clock												schem	5		asm	N	64K	64K	Y	24			1994	2005	<a href="https://github.com">https://github.com</a>	Digital schematic, Ben Eater up	TTL components			
os8er	<a href="https://www.gpl">https://www.gpl</a>	alpha	Paul Stoffregen	accum	8	8															vhdl	1	s430	Y	N	64K	64K	Y			1994	2005	<a href="https://github.com">https://github.com</a>	OSU8 Microprocessor Project "instru	* 1 schematics, doc at web page, currently act				
s430	<a href="https://www.p4">https://www.p4</a>	alpha	Paul Taylor	MSP430	16	16	artix-7	Paul Taylor			6		100				0.67	9.0	16.6		Y	system	46	top_cook	N	yes	N	64K	64K	Y			2019	2019	<a href="https://github.com">https://github.com</a>	msp430 subset with 8-bit alu	coded for size & not for speed		
cookie	<a href="https://github.c">https://github.c</a>	??	gentelope	risc	16	16															Y	system	46	top_cook	N	yes	N	64K	64K	Y			2020	2022	<a href="https://github.com">https://github.com</a>	OoO and parallel processing	also C compiler		
dp32		errors	Peter Ashenden	RISC	32	32	kintex-7	James	errors		6				##	14.7	1.00	1.0			vhdl			Y	N	64K	64K	Y			2020	2021	<a href="https://github.com">https://github.com</a>	from The Designers Guide to VHDL	timing delays in source code				
gumnut	<a href="http://digitaldel">http://digitaldel</a>	stable	Peter Ashenden	RISC	8	18	kintex-7	James	Brakef	388		6		259	##	14.7	0.33	1.0	220.7	IX	verilog	6	gumnut-Y	asm	N	Y	256	4K	Y		8	2007				see Digital Design: An Embedded Systems	Approach Using VHDL		
hack	<a href="https://github.com/thead">https://github.com/thead</a>	stable	Peter Clarke	accum	16	16															X	verilog	22	cpu	Y	N	Y	32K	32K	N	16	2	2016		<a href="https://www.nan">https://www.nan</a>	CPU used to run Tetris	book: Elements of Computing Systems		
16bit relay up	<a href="https://relaiscol">https://relaiscol</a>	WIP	Peter Priksky	accum	16	16											0.67	4.0				schematic			N	64K	64K	N	16	3	4	2023		<a href="https://hackaday">https://hackaday</a>	min Accum up: PC, Accum, SR & IR re	Excel macro simulation; imm, abs & indirect ad			
msp430 vhdl	<a href="https://opencor">https://opencor</a>	beta	Peter Szabo	MSP430	16	16	kintex-7	James	Brakef	1735	6		127	##	14.7	0.67	2.0	24.5	IX	vhdl	9	cpu	Y	yes	N	64K	64K	Y	16		2014	2017				Comprehensive verification was not	complexe on cyclone II		
fpga-64	<a href="http://www.syn">http://www.syn</a>	stable	Peter Wendrich	6502	8	8	kintex-7	James	Brakef	2210	6	2	156	##	14.7	0.33	4.0	5.8	X	Y	vhdl	26	fpga64 cc	Y	yes	N	64K	64K	Y	26		2005	2008				Rendition of Commodore 64	altera top level schematic	
pm885	<a href="https://github.com/PetrM1">https://github.com/PetrM1</a>		PetrM1	8080	8	8														Y	system	28	sys_top	Y	yes	N	64K	64K	Y			2021		<a href="https://www.you">https://www.you</a>	Czechoslovakian PC using Intel 8080	clone, for use in MISTar			
ml17	<a href="http://users.ece">http://users.ece</a>	asic	Philip Koopman	stack																	proprietary														chapter 4.3 in Koopman	6600 gate ASIC			
mil16		beta	Philip Leong, Tsang, Le	forth	16	4	kintex-7	James	Brakef	303	6			256	##	14.7	0.67	1.0	566.4	X	vhdl	13	cpu	Y	asm	N	256		16		2001					CPLD prototype			
hack	<a href="https://github.com/ghilz">https://github.com/ghilz</a>	stable	Philip Zucker	accum	16	16															verilog			Y	N	Y	32K	32K	N		2	2021				educational formally verified version of the Nand 2 Tetris course using Coq			
riscv_ibex_low	<a href="https://github.c">https://github.c</a>	stable	Philipp Wagner	risc-v	32	32															system	27	ibex_core	Y	yes	N	Y	4G	4G	Y	32		2020	2023	<a href="https://www.low">https://www.low</a>	AKA zero-riscy, also see pulp	four performance levels, several tapeouts		
vhdl-simple-up	<a href="https://github.c">https://github.c</a>	untested	Pietro Lorefine	RISC	16	16	aria-2	James	ran out of memory		A				##	q18.0	0.67	1.0			vhdl	10	processor	Y	N	N	64K	64K	N	16		2014	2014				simple processor using VHDL for logic	based on Gray's xsoc	
vhdl-simple-up	<a href="https://github.c">https://github.c</a>	untested	Pietro Lorefine	RISC	16	16	kintex-7	James	ran out of memory		A				##	14.7	0.67	1.0			vhdl	10	processor	Y	N	N	64K	64K	N	16		2014	2014				simple processor using VHDL for logic	based on Gray's xsoc	
whiscr	<a href="https://github.c">https://github.c</a>	WIP	Piotr Węgrzyn	RISC	16	32															verilog	31	top	Y	yes	N	64K	64K	N	Y	43	8	2019	2023				8 regs, 16-bit imm, LUTM compiler	LUTVM & OS, all inst have 16-bit imm/adr
whiscr	<a href="https://github.c">https://github.c</a>	stable	Prayag Bhakar	RISC	16	16															verilog			Y	N	64K	64K	N		8	2007	2021				CS 552 term project : functional design of a microprocessor called the WISC-SP13	very little doc, sizeable state machine		
lth-proc	<a href="https://github.com/greer">https://github.com/greer</a>	stable	Preetam Pinnada	RISC	16	16															vhdl	17	lth_proc	Y	yes	N	64K	64K	N			2020					course project for EE224 @ IEEE IITB, fo		
pulseRain	<a href="https://github.c">https://github.c</a>	errors	PulseRain Tech LLC	8051	8	8	aria-2	James	missing files		A				##	q18.0	0.33	3.0		I	system	veril	PulseRain	Y	yes	N	64K	64K	Y			2017	2018	<a href="https://www.you">https://www.you</a>	intended for Max10				
pulseRain	<a href="https://github.c">https://github.c</a>	stable	PulseRain Tech LLC	8051	8	8	aria-2	James	some	2376	A	2	41	130	##	q18.0	0.33	3.0	6.0	I	system	25	FP51 fast	Y	yes	N	Y	64K	64K	Y			2017	2018	<a href="https://www.you">https://www.you</a>	1 clk/inst, intended for Max10			
riscv_reindeer	<a href="https://github.c">https://github.c</a>	untested	pulseRain.com	risc-v	32	32															AL			Y	yes	N	4G	4G	Y	45	32	4	2018	2018	<a href="https://riscv.org/">https://riscv.org/</a>	RISC-V contest prize			
mpmda	<a href="https://opencor">https://opencor</a>	beta	quickwayne	uBlaze	32	32	kintex-7	James	Brakefield		6				##	14.7	1.00	1.0			Y	perl		Y	yes	N	4G	4G	Y	Y	32	2	2006	2009				Soft MultiProcessor on FPGA	Perl gens *.xmp, mhs, mss & ucf files
hack	<a href="https://github.com/almaaz">https://github.com/almaaz</a>	stable	Rafael Almazar	accum	16	16															vhdl	34	microproc	Y	N	Y	64K	64K	N	2		2021					cites: The Elements of Computing Systems: Building a Modern Computer from First		
riscv_steel	<a href="https://opencores.org/pr">https://opencores.org/pr</a>	stable	Rafael Calçada	risc-v	32	32	zu-2e	James	Brakef	1775	6		208	##	v19.2	1.00	1.0	117.4			verilog	21	steel_top	Y	yes	N	4G	4G	Y	32	3	2020		<a href="https://github.com">https://github.com</a>	github version has vivado pro	under grad thesis			
riscv_steel	<a href="https://opencores.org/pr">https://opencores.org/pr</a>	stable	Rafael Calçada	risc-v	32	32	atrx-7-3	James	Brakef	1784	6		116	##	v19.2	1.00	1.0	65.0			vhdl	21	steel_top	Y	yes	N	4G	4G	Y	32	3	2020		<a href="https://github.com">https://github.com</a>	github version has vivado pro	under grad thesis			
vhdl-msp430	<a href="https://github.c">https://github.c</a>	mature	Rafael Hideo Toyomoto	MSP430	16	16															vhdl	15	processad	Y	yes	N	64K	64K	N	27	16	2018	2018				course project, inspired by msp430, very little commentary		
miniscoc	<a href="https://opencor">https://opencor</a>	stable	Raul Fajardo et al	OpenRISC	32	32	kintex-7	James	Brakef	4945	6	4	8	107	##	14.7	1.00	1.0	21.7	ILX	Y	verilog	88	or1200_t	Y	yes	Y	M	4G	4G	Y	32	2	2009	2013	<a href="https://github.com">https://github.com</a>	minimal OR1200, vendor neutral, has caches		
stacks-16-bit	<a href="https://github.com/redfai">https://github.com/redfai</a>	stable	redfai00	RISC	8	16															rcrist			Y	yes	N	4K	4K	Y		6	2019		<a href="https://github.com">https://github.com</a>	Digital schematic, TTL & 3 layer bread pictures of 3 layer breadboard				
rcpu	<a href="https://github.com/redfai">https://github.com/redfai</a>	stable	redfai00	RISC	8	16															L	verilog	5	rcpu	Y	yes	N	4K	4K	Y		6	2019		<a href="https://github.com">https://github.com</a>	verilog implementation of Python arithmetic	small subset of 8085		
sppu	<a href="https://github.com/redfai">https://github.com/redfai</a>	stable	redfai00	RISC	8	16															X	Y	vhdl	20	board	asm	N	64K	64K	Y	5		2022		<a href="https://archive.or">https://archive.or</a>	SAP-1 (Simple-As-Possible) architecture			
mcx-4	<a href="https://github.c">https://github.c</a>	alpha	Reece Pollack	4004	4	4	kintex-7	James	Brakef	228	6		376	##	14.7	0.16	4.0	66.0	X	Y	verilog	7	i4004	Y	yes	N	4K	4K	N			2012	2012				4004 was multi-chip	4004 CPU & MCS-4	
ucpu-vhdl	<a href="https://github.c">https://github.c</a>	stable	Reed Foster	MIPS	8	16	kintex-7	James	Brakef	933	6		118	##	14.7	0.33	2.0	20.8	X	Y	vhdl	29	core	Y	asm	N	256	64K	Y	12	2	7	2016	2017	<a href="https://github.com">https://github.com</a>	six tutorials on uCPUvhd	using mCPUv2, 1 of 3 upwards compatible de		
ucpu-vhdl	<a href="https://github.c">https://github.c</a>	stable	Reed Foster	MIPS	32	32	kintex-7	James	Brakef	2760	6	4	5	245	##	14.7	1.00	1.0	88.7	X	Y	vhdl	22	MAIS soc	Y	yes	N	4G	4G	Y			32	5	2013		<a href="https://github.com">https://github.com</a>	license req'd for commercial use	
rrisc	<a href="https://github.com/reneer">https://github.com/reneer</a>	stable	Rene Schallner	RISC	8	8															vhdl	8	top	Y	asm	N	64K	64K	Y			2020	2022	<a href="https://git.sr.hr/">https://git.sr.hr/</a>	originally TTL/schematic, beginner's	doc PDF file huge			
opc-opc2cpu	<a href="https://github.c">https://github.c</a>	stable	revaldinho	accum	8	16	kintex-7	James	reduc	117	6		556	##	14.7	0.15	4.0	178.1	X	Y	verilog	2	opc2cpu	Y	asm	N	256	1K	Y	12	3	2017	2021	<a href="https://revaldinho">https://revaldinho</a>	OPC2 revised OPC1, for XC9572 CPLD	see hackaday One Page Computing Challenge			
opc-opc3cpu	<a href="https://github.c">https://github.c</a>	stable	revaldinho	accum	16	16	kintex-7	James	reduc	174	6		526	##	14.7	0.30	4.0	226.9	X	Y	verilog	2	opc3cpu	Y	asm	N	64K	64K	N	13	3	2017	2021	<a href="https://revaldinho">https://revaldinho</a>	OPC3 16-bit OPC1, for XC95144 CPLD	see hackaday One Page Computing Challenge			
opc-opc5cpu	<a href="https://github.c">https://github.c</a>	stable	revaldinho	RISC	16	16	kintex-7	James	reduc	273	6		294	##	14.7	0.40	3.0	143.6	X	Y	verilog	7	opc5cpu	Y	asm	N	64K	64K	N	15	4	2017	2021	<a href="https://revaldinho">https://revaldinho</a>	OPCS RR inst, ISA similar to OPC1	see hackaday One Page Computing Challenge			
opc-opc5scpu	<a href="https://github.c">https://github.c</a>	stable	revaldinho	RISC	16	16	kintex-7	James	Brakef	383	6		247	##	14.7	0.67	3.0	144.0	X	Y	verilog	2	opc5scpu	Y	asm	N	64K	64K	N	18	4	2017	2021	<a href="https://revaldinho">https://revaldinho</a>	OPC5LS OPC5 with predicate inst	see hackaday One Page Computing Challenge			
opc-opc6cpu	<a href="https://github.c">https://github.c</a>	stable	revaldinho	RISC	16	16	kintex-7	James	Brakef	450	6		222	##	14.7	0.67	2.0	165.4	X	Y	verilog	2	opc6cpu	Y	asm	N	64K	64K	N	27	4	2017	2021	<a href="https://revaldinho">https://revaldinho</a>	OPC6 based on OPC5LS, more inst	see hackaday One Page Computing Challenge			
opc-opc7cpu	<a href="https://github.c">https://github.c</a>	stable	revaldinho	RISC	32	32	kintex-7	James	Brakef	624	6		303	##	14.7	1.00	2.0	242.8	X	Y	verilog	2	opc7cpu	Y	asm	N	1M	1M	N	32	5	2016	2017	<a href="https://revaldinho">https://revaldinho</a>	OPC7 32bit, based on OPC5LS, more i	see hackaday One Page Computing Challenge			
opc-opc8cpu	<a href="https://github.c">https://github.c</a>	beta	revaldinho	RISC	24	24	kintex-7	James	no tes	516	6		323	##	14.7	0.80	2.0	250.1	X	Y	verilog	1	opc8cpu	Y	asm	N	16M	16M	N	32	4	2016	2017	<a href="https://revaldinho">https://revaldinho</a>	OPC8 24bit, based on OPC5LS, more i	see hackaday One Page Computing Challenge			
opc-opccpu	<a href="https://github.c">https://github.c</a>	stable	revaldinho	accum	8	16	kintex-7	James	reduc																														

[illegible]

id	url	author	status	style / done	year	month	day	type	report	comment	LUTs	diff	mult	blk	F	date	tool	MIPS / inst	clk / inst	KIPS / inst	ver	src	#src	top file	log	tool	flg	pt	max	inst	byte	# inst	adr	# reg	pipe	start	last	secondary web	note worthy	comments					
nead30	<a href="https://opencores.org/primary-link">https://opencores.org/primary-link</a>	Stephan Nolting	alpha	MSP430	16	16		cyclone-4	Stephan Nolting	626	6	6	2	117	##	14.7	0.67	8.0	15.7	IX	vhdl	19	nead30.t	Y	Yes	N	28K	32K	Y	16	2015	2021				<a href="https://github.com/StephanNolting/nead30">https://github.com/StephanNolting/nead30</a>	website has detailed resource unit	minimal configuration							
neor32	<a href="https://github.com/StephanNolting/neor32">https://github.com/StephanNolting/neor32</a>	Stephan Nolting	stable	RISC-V	32	32		cyclone-4	Stephan Nolting	2312	6	4	111	##	##	q19.1	1.00	4.0	32.7	AL	Y	vhdl	15	neor32.t	Y	Yes	N	4G	4G	Y	32	2020	2021				<a href="https://opencores.org/primary-link">https://opencores.org/primary-link</a>	very well documented, customized	many peripherals, LUT counts for all variants						
storm_core	<a href="https://github.com/StephanNolting/storm_core">https://github.com/StephanNolting/storm_core</a>	Stephan Nolting	beta	ARM7	32	32		kintex-7	James Brakel	848	6	3	179	##	##	14.7	1.00	4.0	77.4	IX	Y	vhdl	26	storm.t	Y	Yes	N	4G	4G	Y	32	8	2011	2014						Storm Core (ARM7 compatible)	I & D caches not compiled				
storm_soc	<a href="https://github.com/StephanNolting/storm_soc">https://github.com/StephanNolting/storm_soc</a>	Stephan Nolting	beta	ARM7	32	32		kintex-7	James Brakel	3514	6	3	4	159	##	##	14.7	1.00	1.0	45.2	IX	Y	vhdl	40	storm.t	Y	Yes	N	4G	4G	Y	32	8	2012	2015						Storm Soc	cache & no peripherals			
apple2fpga	<a href="http://www.cs.cmu.edu/~apple2fpga/">http://www.cs.cmu.edu/~apple2fpga/</a>	Stephen A Edwards	stable	6502	8	8		zu-3e	James Brakel	1238	706	6	7	159	##	##	21.1	0.33	4.0	13.0	IX	Y	vhdl	19	apple2.t	Y	Yes	N	Y	64K	64K	Y	32	2007	2022						emulation of Apple II computer	replaced Altera PLL with stub			
apple2fpga	<a href="http://www.cs.cmu.edu/~apple2fpga/">http://www.cs.cmu.edu/~apple2fpga/</a>	Stephen A Edwards	stable	6502	8	8		zu-3e	James Brakel	1417	6	9	159	##	##	14.7	0.33	4.0	9.2	IX	Y	vhdl	19	apple2.t	Y	Yes	N	Y	64K	64K	Y	32	2007	2022						emulation of Apple II computer	replaced Altera PLL with stub				
capricorn	<a href="http://www.spacewalk.org/capricorn/">http://www.spacewalk.org/capricorn/</a>	Steve Howard	stable	CISC	16	16		kintex-7	James Brakel	590	6	3	319	##	##	14.7	1.40	2.7	280.2	X	Y	vhdl	1	capricorn.t	Y	Yes	N	64K	64K	N	32	2004	2004						8 data & 8 adr regs	no multiply, 8 adr modes					
plasma	<a href="https://github.com/StephanNolting/plasma">https://github.com/StephanNolting/plasma</a>	Steve Howard	stable	MIPS	32	32		kintex-7	James Brakel	2462	6	3	97	##	##	14.7	1.00	1.0	39.5	X	Y	vhdl	22	plasma.t	Y	Yes	N	4G	4G	Y	32	2001	2016						<a href="http://plasmacpu.com/">http://plasmacpu.com/</a>	wide area of use, opencores page has list of related publications					
1802-pico-base	<a href="https://github.com/StephanNolting/1802-pico-base">https://github.com/StephanNolting/1802-pico-base</a>	Steve Teal	beta	1802	8	8		zu-3e	James Brakel	247	136	6	2	427	##	##	21.1	0.33	12.0	47.6	IX	Y	vhdl	6	pico-base.t	Y	Yes	N	64K	64K	Y	52	16	2016	2016						VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, Interrupts & DMA not impl			
misc16	<a href="https://github.com/StephanNolting/misc16">https://github.com/StephanNolting/misc16</a>	Steve Teal	alpha	16	16	16		zu-3e	James Brakel	197	78	6	500	##	##	21.2	0.22	1.0	55.84	X	Y	vhdl	9	misc	Y	Yes	N	64K	64K	N	10							<a href="https://github.com/StephanNolting/misc16">https://github.com/StephanNolting/misc16</a>	16-bit minimal CPU which only has a single instruction 'mov'						
misc16	<a href="https://github.com/StephanNolting/misc16">https://github.com/StephanNolting/misc16</a>	Steve Teal	alpha	16	16	16		zu-3e	James Brakel	197	78	6	500	##	##	21.2	0.22	1.0	55.84	X	Y	vhdl	1	misc	Y	Yes	N	64K	64K	N	10								<a href="https://github.com/StephanNolting/misc16">https://github.com/StephanNolting/misc16</a>	16-bit minimal CPU, has a single instruction 'mov' & eforth					
mx65	<a href="https://github.com/StephanNolting/mx65">https://github.com/StephanNolting/mx65</a>	Steve Teal	alpha	6502	8	8		zu-3e	James Brakel	485	148	6	2	370	##	##	21.2	0.33	4.0	63.0	Y	vhdl	5	apple1	Y	Yes	N	64K	64K	Y									2022	2022				cycle accurate, passes Klaus Dornmann 6502 functional tests, has uart	
pumpkin	<a href="https://github.com/StephanNolting/pumpkin">https://github.com/StephanNolting/pumpkin</a>	Steve Teal	alpha	6502	8	8		zu-3e	James Brakel	166	67	6	625	##	##	21.2	0.67	2.0	1261	Y	vhdl	6	hello_wor	Y	Yes	N	4K	4K	Y	14									2020	2020				scalable, 16-bit, 16 instruction soft Co	
pumpkin	<a href="https://github.com/StephanNolting/pumpkin">https://github.com/StephanNolting/pumpkin</a>	Steve Teal	alpha	6502	8	8		zu-3e	James Brakel	166	67	6	625	##	##	21.2	0.67	2.0	1261	Y	vhdl	6	hello_wor	Y	Yes	N	4K	4K	Y	14									2020	2020				scalable, 16-bit, 16 instruction soft Co	
processor-core	<a href="https://github.com/StephanNolting/processor-core">https://github.com/StephanNolting/processor-core</a>	Steven Hua	untested	RISC	32	32		kintex-7	James Brakel	230	131	6	1	450	##	##	21.2	0.67	2.0	656.1	Y	vhdl	6	moyo	Y	Yes	N	4K	4K	Y	14									2020	2020				emulates Myco, forced block RAM
avr_hp	<a href="https://opencores.org/primary-link">https://opencores.org/primary-link</a>	Strach Tobias	stable	AVR	8	8		kintex-7	James Brakel	1554	6	6	223	##	##	14.7	0.33	1.0	47.4	X	vhdl	10	avr_core	Y	Yes	N	64K	128K	Y	72	32	2018	2018						Quartus proj, basic RISC instructions						
or1200_hp	<a href="https://opencores.org/primary-link">https://opencores.org/primary-link</a>	Strach Tobias	stable	OpenRISC	32	32		kintex-7	James Brakel	5602	6	6	185	##	##	1.00	1.0	1.0	33.1	X	verilog	39	or1200.t	Y	Yes	Y	M	4G	4G	Y	16	32	2010	2013						3 slot barrel version of OR1200	numbers from published paper				
lc-3	<a href="https://github.com/StephanNolting/lc-3">https://github.com/StephanNolting/lc-3</a>	Sudhanshu Gupta	stable	RISC	16	16		zu-3e	James Brakel	197	78	6	500	##	##	21.2	0.22	1.0	55.84	X	Y	vhdl	5	apple1	Y	Yes	N	64K	64K	Y	16	8	2018	2020						apndx has schematic, uses latches					
artemis	<a href="https://github.com/StephanNolting/artemis">https://github.com/StephanNolting/artemis</a>	Sudharshan Sundaram	stable	RISC	16	16		zu-3e	James Brakel	197	78	6	500	##	##	21.2	0.22	1.0	55.84	X	Y	vhdl	5	apple1	Y	Yes	N	64K	64K	Y	16	8	2018	2020						simple, educational up with decent v					
capic	<a href="http://www.002.com/capic/">http://www.002.com/capic/</a>	Sumio Morikawa	stable	PIC16	8	8		aria-2	James Brakel	1483	6	4	3	100	##	##	14.7	0.67	2.0	44.5	X	verilog	6	soc	Y	Yes	N	64K	64K	Y	22	15	2003	2004						LPM macros					
c-nit	<a href="http://www.c-nit.com/">http://www.c-nit.com/</a>	Sumit	stable	RISC	16	16		spartan-3	James Brakel	752	4	4	3	100	##	##	14.7	0.67	2.0	44.5	X	verilog	6	soc	Y	Yes	N	64K	64K	Y	22	15	2003	2004						RISC with several load/store modes					
avr-cpu	<a href="https://github.com/StephanNolting/avr-cpu">https://github.com/StephanNolting/avr-cpu</a>	Sung Hoon Choi	stable	AVR	8	8		zu-3e	James Brakel	723	6	6	178	##	##	14.7	0.33	1.0	81.4	X	vhdl	15	avr_cpu	Y	Yes	N	64K	128K	Y	72	32	2019	2019						neural network microprocessor, specialized registers						
jane_nano	<a href="https://github.com/StephanNolting/jane_nano">https://github.com/StephanNolting/jane_nano</a>	Suresh Devanathan	stable	RISC	4	4		kintex-7	James Brakel	364	6	6	178	##	##	14.7	0.67	2.0	656.1	Y	vhdl	3	Processor Y	Y	Yes	N	4K	4K	N	27	16	2002	2002						course project, bidir mem data						
myrisc1	<a href="https://github.com/StephanNolting/myrisc1">https://github.com/StephanNolting/myrisc1</a>	Susam Pal	stable	RISC	8	8		kintex-7	James Brakel	364	6	6	178	##	##	14.7	0.67	2.0	656.1	Y	vhdl	3	Processor Y	Y	Yes	N	4K	4K	N	27	16	2002	2002						for KC9572 CPLD, large # of latches						
risc_rsd	<a href="https://github.com/StephanNolting/risc_rsd">https://github.com/StephanNolting/risc_rsd</a>	Susam Pal	stable	RISC	8	8		kintex-7	James Brakel	364	6	6	178	##	##	14.7	0.67	2.0	656.1	Y	vhdl	3	Processor Y	Y	Yes	N	4K	4K	N	27	16	2002	2002						one of several implementations						
proprietari	<a href="https://github.com/StephanNolting/proprietari">https://github.com/StephanNolting/proprietari</a>	Synopsis	stable	ARC	32	32		proprietari	James Brakel	28166	6	6	90	##	##	14.7	1.00	1.0	3.2	X	system	verilog	5	microproc	Y	Yes	N	Y	256	256	Y	16	4	2006	2016						AKA Mamba Machine, LPM macros				
eight-bit uc	<a href="https://www.synopsys.com/eight-bit-uc">https://www.synopsys.com/eight-bit-uc</a>	Synopsis	stable	RISC	8	8		proprietari	James Brakel	28166	6	6	90	##	##	14.7	1.00	1.0	3.2	X	system	verilog	5	microproc	Y	Yes	N	Y	256	256	Y	16	4	2006	2016						can be synthesized for small FPGAs				
risc_sr1	<a href="https://github.com/StephanNolting/risc_sr1">https://github.com/StephanNolting/risc_sr1</a>	Synopsis	stable	RISC	8	8		proprietari	James Brakel	28166	6	6	90	##	##	14.7	1.00	1.0	3.2	X	system	verilog	5	microproc	Y	Yes	N	Y	256	256	Y	16	4	2006	2016						several families each with options				
risc_sr1	<a href="https://github.com/StephanNolting/risc_sr1">https://github.com/StephanNolting/risc_sr1</a>	Synopsis	stable	RISC	8	8		proprietari	James Brakel	28166	6	6	90	##	##	14.7	1.00	1.0	3.2	X	system	verilog	5	microproc	Y	Yes	N	Y	256	256	Y	16	4	2006	2016						part of Amplify documentation				
risc_sr1	<a href="https://github.com/StephanNolting/risc_sr1">https://github.com/StephanNolting/risc_sr1</a>	Synopsis	stable	RISC	8	8		proprietari	James Brakel	28166	6	6	90	##	##	14.7	1.00	1.0	3.2	X	system	verilog	5	microproc	Y	Yes	N	Y	256	256	Y	16	4	2006	2016						part of Amplify documentation				
pdp2011	<a href="http://pdp2011.com/">http://pdp2011.com/</a>	Syts van Slooten	stable	PDP11	16	16		kintex-7	James Brakel	5060	6	1	205	##	##	14.7	0.67	2.0	13.6	IX	Y	vhdl	47	sc1_top	Y	Yes	N	4G	4G	Y	32	2000	2000						<a href="http://syntacore.com/">http://syntacore.com/</a>						
yawn	<a href="https://github.com/StephanNolting/yawn">https://github.com/StephanNolting/yawn</a>	Tadatoshi Ishii	stable	RISC	32	32		aria-2	James Brakel	1483	6	4	3	100	##	##	14.7	0.67	2.0	44.5	X	verilog	87	sc1_top	Y	Yes	N	4G	4G	Y	32	2000	2000						<a href="http://syntacore.com/">http://syntacore.com/</a>						
prawn	<a href="https://github.com/StephanNolting/prawn">https://github.com/StephanNolting/prawn</a>	Tak Sugawara	stable	MIPS	32	32		kintex-7	James Brakel	2220	6	6	185	##	##	1.00	1.0	1.0	33.1	X	vhdl	10	yacc2	Y	Yes	N	4G	4G	Y	32	5	2005	2009						reduced version of parwan from VHDL						
mist1032	<a href="https://github.com/StephanNolting/mist1032">https://github.com/StephanNolting/mist1032</a>	Takahiro Ito	stable	RISC	32	32		aria-2	James Brakel	1483	6	4	3	100	##	##	14.7	0.67	2.0	44.5	X	verilog	87	sc1_top	Y	Yes	N	4G	4G	Y	32	2000	2000						Analysis and Modeling of Digital Systems, 19						
mist1032	<a href="https://github.com/StephanNolting/mist1032">https://github.com/StephanNolting/mist1032</a>	Takahiro Ito	stable	RISC	32	32		aria-2	James Brakel	1483	6	4	3	100	##	##	14.7	0.67	2.0	44.5	X	verilog	87	sc1_top	Y	Yes	N	4G	4G	Y	32	2000	2000						YACC Yet Another CPU CPU						
mist1032	<a href="https://github.com/StephanNolting/mist1032">https://github.com/StephanNolting/mist1032</a>	Takahiro Ito	stable	RISC	32	32		aria-2	James Brakel	1483	6	4	3	100	##	##	14.7	0.67	2.0	44.5	X	verilog	87	sc1_top	Y	Yes	N	4G	4G	Y	32	2000	2000						reduced version of parwan from VHDL						
mbitile	<a href="https://github.com/StephanNolting/mbitile">https://github.com/StephanNolting/mbitile</a>	Tamar Kranenburg	stable	uBlaze	32	32		kintex-7	James Brakel	941	6	2	227	##	##	14.7	1.00	1.0	240.9	IX	AX	system	46	cpu	Y	Yes	N	4G	4G	Y	70	13	8	2008	2019						derived from, but independent of pla				
risc_wolv-2	<a href="https://github.com/StephanNolting/risc_wolv-2">https://github.com/StephanNolting/risc_wolv-2</a>	Tanor Oksüz	stable	RISC-V	32	32		kintex-7	James Brakel	941	6	2																																	



uP, all soft folder	opencores or primary link	status	author	style / clone	date inst	date inst	FPGA	report com	com ents	LUTs ALUT	Dff	LUTs mult	blk ram	F max	date	tool ver	MIPS /inst	clks /inst	KIPS /LUT	core con	src files	#src files	top file	top ch	flg pt	max dat	max inst	byte adrs	# ins	adr mod	# reg	pin year	start year	last revis	secondary web link	note worthy	comments		
68hc08	<a href="https://opencores.org/project/68hc08">https://opencores.org/project/68hc08</a>	stable	Ulrich Riedel	6808	8	8	kintex-7	James Brakef	2290	6				101	##	14.7	0.33	4.0	3.6	X	vhdl	1	v68ur08	yes	N	N	64K	64K	Y	14		8	2007	2009			data size from 32 to 64 bits	micro-coded sub-ops	
tiny84	<a href="https://opencores.org/project/tiny84">https://opencores.org/project/tiny84</a>	stable	Ulrich Riedel	RISC	32	32	kintex-7	James Brakef	874	6				189	##	14.7	1.00	2.0	107.9	X	vhdl	6	tiny8	yes	N	N	64K	64K	Y			256	2002	2009			Altera megafuncions		
altor32	<a href="https://opencores.org/project/altor32">https://opencores.org/project/altor32</a>	stable	Ulrich Riedel	altera dsg	accum	8	8	aria-2	James Brakef	2505	6		5	192	##	14.7	1.00	1.0	76.8	ILX	verilog	16	altor32	yes	N	Y	4G	4G	Y				2012	2015	<a href="https://opencores.org/project/altor32">https://opencores.org/project/altor32</a>	simplified OpenRISC 1000	xilinx S3 primitives		
altor32 lite	<a href="https://opencores.org/project/altor32-lite">https://opencores.org/project/altor32-lite</a>	stable	Ulrich Riedel	OpenRISC	32	32	kintex-7	James Brakef	1928	6				236	##	14.7	1.00	2.0	61.3	ILX	verilog	7	altor32	yes	N	Y	4G	4G	Y				2012	2014	<a href="https://opencores.org/project/altor32-lite">https://opencores.org/project/altor32-lite</a>	simplified OpenRISC 1000, no pipeline	xilinx S3 primitives		
riscv_biriscv	<a href="https://opencores.org/project/riscv-biriscv">https://opencores.org/project/riscv-biriscv</a>	stable	Ulrich Riedel	risc-v	32	32	kintex-7	James Brakef													verilog			yes	N	Y	4G	4G	Y			32	2021	2021	<a href="https://github.com/ulrichr/altor32">https://github.com/ulrichr/altor32</a>	dual issue	also single issue version		
riscv_uriscv	<a href="https://github.com/ulrichr/altor32">https://github.com/ulrichr/altor32</a>	stable	Ulrich Riedel	ultra_embedded	risc-v	32	32	kintex-7	James Brakef												verilog	7	riscv_core	yes	N	Y	4G	4G	Y			32	2021	2021	<a href="https://opencores.org/project/riscv-uriscv">https://opencores.org/project/riscv-uriscv</a>	Simple, small, multi-cycle 32-bit RISC-V CPU implementation			
hpc-16	<a href="https://opencores.org/project/hpc-16">https://opencores.org/project/hpc-16</a>	beta	Umar Siddiqui	RISC	16	16	kintex-7	James Brakef	871	6				152	##	14.7	0.67	1.0	116.6	X	vhdl	20	cpu	yes	N	Y	asm	N	64K	64K	Y			16	2005	2015			targets MACHXO2, no RAM
sweet32	<a href="https://opencores.org/project/sweet32">https://opencores.org/project/sweet32</a>	alpha	Valentin Angelovski	MIPS	32	32	kintex-7	James Brakef	1050	6	1		1	142	##	14.7	1.00	2.0	135.1	X	vhdl	2	Sweet32	yes	N	Y	4G	4G	Y	26		16	2014	2015			targets MACHXO2, DDR RAM		
sweet32	<a href="https://opencores.org/project/sweet32">https://opencores.org/project/sweet32</a>	alpha	Valentin Angelovski	MIPS	32	32	kintex-7	James Brakef	1797	6	1	2	185	##	14.7	1.00	1.0	103.1	X	vhdl	28	sweet32	yes	N	Y	4G	4G	Y	26		16	2014	2015			targets MACHXO2, no RAM			
sweet32	<a href="https://opencores.org/project/sweet32">https://opencores.org/project/sweet32</a>	alpha	Valentin Angelovski	MIPS	32	32	kintex-7	James Brakef	1177	6	1		116	##	14.7	1.00	1.0	98.8	X	vhdl	2	Sweet32	yes	N	Y	4G	4G	Y	26		16	2014	2015			targets MACHXO2, no RAM			
v65c816	<a href="https://github.com/RyuK/valerio-venturi">https://github.com/RyuK/valerio-venturi</a>	6502	8	8	8	8	cyclone-IV	Valerio Venturi	1693	4			25				0.33	3.0	1.6	I	vhdl	26	v6502	yes	N	N	64K	64K	Y				2011	2023	<a href="https://opencores.org/project/v65c816">https://opencores.org/project/v65c816</a>	6502 with extras: 16-bit stack pointer	<a href="https://www.youtube.com/watch?v=K3JH-">https://www.youtube.com/watch?v=K3JH-</a>		
v65c816	<a href="https://github.com/RyuK/valerio-venturi">https://github.com/RyuK/valerio-venturi</a>	6502	8	8	8	8	cyclone-IV	Valerio Venturi	1693	4			25				0.33	3.0	1.6	I	vhdl	29	v65c816	yes	N	N	64K	64K	Y				2011	2023	<a href="https://opencores.org/project/v65c816">https://opencores.org/project/v65c816</a>	renamed v6502WS to v65c816, softcore	<a href="https://www.youtube.com/watch?v=K3JH-">https://www.youtube.com/watch?v=K3JH-</a>		
fpag4_risc16	<a href="http://www.fpga4student.com/p/verilog-project.html">http://www.fpga4student.com/p/verilog-project.html</a>	errors	Van Loi Le	RISC	16	16	kintex-7	James Brakef	design	6							14.7	0.66	1.0		verilog	15	Risc_16_Y	yes	N	Y	64K	64K	Y	13	4	16	2017	2017			similar to mips16 16 1cyl	Incomplete Risc_16 bit module	
fpag4_8bit_up	<a href="http://www.fpga4student.com/p/verilog-project.html">http://www.fpga4student.com/p/verilog-project.html</a>	stable	Van Loi Le	accum	8	8	kintex-7	James Brakef	design	6			1	200	##	14.7	0.33	3.0	85.3	X	vhdl	9	computer	yes	N	Y	64K	64K	Y	10	2	2016	2016			book: LaMeris Im	16 input & 16 output ports fill out 256 byte ad		
fpag4_mips16	<a href="http://www.fpga4student.com/p/verilog-project.html">http://www.fpga4student.com/p/verilog-project.html</a>	stable	Van Loi Le	MIPS	32	32	kintex-7	James Brakef	design	6							14.7	1.00	1.0		verilog		yes	N	Y	64K	64K	Y	10	3	2	2017	2017			educational, full pipelined MIPS	incomplete		
fpag4_mips16	<a href="http://www.fpga4student.com/p/verilog-project.html">http://www.fpga4student.com/p/verilog-project.html</a>	stable	Van Loi Le	RISC	16	16	kintex-7	James Brakef	369	6			200	##	14.7	0.67	1.0	363.1	X	verilog	8	mips_16	yes	N	N	65K	65K	Y	13	8		2017	2017			educational, no block RAM inferred	same prog & data mem and alu as mips16_16		
fpag4_mips16	<a href="http://www.fpga4student.com/p/verilog-project.html">http://www.fpga4student.com/p/verilog-project.html</a>	stable	Van Loi Le	RISC	16	16	kintex-7	James Brakef	352	6			213	##	14.7	0.67	1.0	405.0	X	vhdl	8	mips_vhdl	yes	N	N	65K	65K	Y	8			2017	2017			educational, no block RAM inferred	actual prog sz=16, actual data mem sz=256		
fpag4_up8_12	<a href="https://www.fpga4student.com/p/verilog-project.html">https://www.fpga4student.com/p/verilog-project.html</a>	errors	Van Loi Le	accum	8	8	kintex-7	James Brakef	design	6							14.7	0.33	1.0		verilog	2	single_cyc_mips	yes	N	Y	64K	64K	Y				2016	2016			educational, simplified PIC12	incomplete	
single_cyc_mips	<a href="https://www.fpga4student.com/p/verilog-project.html">https://www.fpga4student.com/p/verilog-project.html</a>	stable	Van Loi Le	MIPS	16	16	kintex-7	James Brakef	design	6							14.7	0.33	1.0		verilog	2	single_cyc_mips	yes	N	Y	64K	64K	Y				2016	2016			educational, simplified PIC12	incomplete	
complete_8bit	<a href="https://www.fpga4student.com/p/verilog-project.html">https://www.fpga4student.com/p/verilog-project.html</a>	stable	Van Loi Le	RISC	16	16	kintex-7	James Brakef	design	6			1	260	##	14.7	0.33	3.0	137.5	X	vhdl	6	computer	yes	N	Y	64K	64K	Y				2016	2016			memory unit uses block RAM, IO ports pruned		
riscv_biriscv	<a href="https://github.com/ulrichr/altor32">https://github.com/ulrichr/altor32</a>	stable	Ulrich Riedel	risc-v	32	32	kintex-7	James Brakef	design	6							14.7	0.33	3.0	137.5	X	vhdl	6	computer	yes	N	Y	64K	64K	Y				2016	2016			six implementations of risc-v	Boston Un. Course work
riscv_orca	<a href="https://github.com/ulrichr/altor32">https://github.com/ulrichr/altor32</a>	stable	Ulrich Riedel	risc-v	32	32	kintex-7	James Brakef	design	6							14.7	0.33	3.0	137.5	X	vhdl	13	orca	yes	N	Y	4G	4G	Y	45		32	2018	2020	<a href="https://opencores.org/project/riscv-orca">https://opencores.org/project/riscv-orca</a>	*, / flt-pt- all optional		
mvp	<a href="https://github.com/ulrichr/altor32">https://github.com/ulrichr/altor32</a>	stable	Ulrich Riedel	vector	8	8	kintex-7	James Brakef	design	6			64	81	175	##	14.7	0.98	1.0	221.0	I	vhdl	13	orca	yes	N	Y	4G	4G	Y			32	2016	2016			MXP Matrix Processor is a scalable so	
complete-arm-cpu	<a href="https://github.com/ulrichr/altor32">https://github.com/ulrichr/altor32</a>	stable	Ulrich Riedel	arm	32	32	kintex-7	James Brakef	design	6							14.7	0.98	1.0	221.0	I	vhdl	13	orca	yes	N	Y	4G	4G	Y			32	2016	2016			Single-cycle & multi-cycle ARM up	constraint files for Basys3
single-cyc-cpu	<a href="https://github.com/ulrichr/altor32">https://github.com/ulrichr/altor32</a>	stable	Ulrich Riedel	x86	8	8	kintex-7	James Brakef	design	6			4				14.7	0.98	1.0	221.0	I	vhdl	13	orca	yes	N	Y	4G	4G	Y			32	2016	2016			32-bit CPU with x86 inst. format	readme has screen shots, <b>very readable RTL</b>
risc32	<a href="https://opencores.org/project/risc32">https://opencores.org/project/risc32</a>	alpha	Viacheslav	MIPS	32	32	kintex-7	James Brakef	3075	A	4		144	##	14.7	0.33	3.0	137.5	X	vhdl	33	main	yes	N	Y	4G	4G	Y	80	16		2021	2021			grisc32 wishbone compatible risc cor	for PhD thesis		
single-cyc-cpu	<a href="https://github.com/ulrichr/altor32">https://github.com/ulrichr/altor32</a>	stable	Ulrich Riedel	x86	8	8	kintex-7	James Brakef	design	6			4				14.7	0.98	1.0	221.0	I	vhdl	33	main	yes	N	Y	4G	4G	Y			32	2016	2016			32-bit CPU with x86 inst. format	readme has screen shots, <b>very readable RTL</b>
r8-core	<a href="https://github.com/ulrichr/altor32">https://github.com/ulrichr/altor32</a>	stable	Ulrich Riedel	x86	8	8	kintex-7	James Brakef	design	6			4				14.7	0.98	1.0	221.0	I	vhdl	33	main	yes	N	Y	4G	4G	Y			32	2016	2016			32-bit CPU with x86 inst. format	readme has screen shots, <b>very readable RTL</b>
mips_sc_rubio	<a href="http://www.ecad.com">http://www.ecad.com</a>	stable	Ulrich Riedel	x86	8	8	kintex-7	James Brakef	design	6			4				14.7	0.98	1.0	221.0	I	vhdl	33	main	yes	N	Y	4G	4G	Y			32	2016	2016			32-bit CPU with x86 inst. format	readme has screen shots, <b>very readable RTL</b>
16bit_verilog	<a href="https://github.com/ulrichr/altor32">https://github.com/ulrichr/altor32</a>	stable	Ulrich Riedel	x86	8	8	kintex-7	James Brakef	design	6			4				14.7	0.98	1.0	221.0	I	vhdl	33	main	yes	N	Y	4G	4G	Y			32	2016	2016			32-bit CPU with x86 inst. format	readme has screen shots, <b>very readable RTL</b>
16bit_verilog	<a href="https://github.com/ulrichr/altor32">https://github.com/ulrichr/altor32</a>	stable	Ulrich Riedel	x86	8	8	kintex-7	James Brakef	design	6			4				14.7	0.98	1.0	221.0	I	vhdl	33	main	yes	N	Y	4G	4G	Y			32	2016	2016			32-bit CPU with x86 inst. format	readme has screen shots, <b>very readable RTL</b>
tisc	<a href="https://opencores.org/project/tisc">https://opencores.org/project/tisc</a>	beta	Viacheslav	MIPS	32	32	kintex-7	James Brakef	3075	A	4		144	##	14.7	0.33	3.0	137.5	X	vhdl	33	main	yes	N	Y	4G	4G	Y			32	2016	2016			32-bit CPU with x86 inst. format	readme has screen shots, <b>very readable RTL</b>		
mark_ii	<a href="https://github.com/ulrichr/altor32">https://github.com/ulrichr/altor32</a>	stable	Ulrich Riedel	x86	8	8	kintex-7	James Brakef	design	6			4				14.7	0.98	1.0	221.0	I	vhdl	33	main	yes	N	Y	4G	4G	Y			32	2016	2016			32-bit CPU with x86 inst. format	readme has screen shots, <b>very readable RTL</b>
whitebeard	<a href="https://github.com/ulrichr/altor32">https://github.com/ulrichr/altor32</a>	stable	Ulrich Riedel	x86	8	8	kintex-7	James Brakef	design	6			4				14.7	0.98	1.0	221.0	I	vhdl	33	main	yes	N	Y	4G	4G	Y			32	2016	2016			32-bit CPU with x86 inst. format	readme has screen shots, <b>very readable RTL</b>
ztachip	<a href="https://github.com/ulrichr/altor32">https://github.com/ulrichr/altor32</a>	stable	Ulrich Riedel	x86	8	8	kintex-7	James Brakef	design	6			4				14.7	0.98	1.0	221.0	I	vhdl	33	main	yes	N	Y	4G	4G	Y			32	2016	2016			32-bit CPU with x86 inst. format	readme has screen shots, <b>very readable RTL</b>
ztachip	<a href="https://github.com/ulrichr/altor32">https://github.com/ulrichr/altor32</a>	stable	Ulrich Riedel	x86	8	8	kintex-7	James Brakef	design	6			4				14.7	0.98	1.0	221.0	I	vhdl	33	main	yes	N	Y	4G	4G	Y			32	2016	2016			32-bit CPU with x86 inst. format	readme has screen shots, <b>very readable RTL</b>
w11	<a href="https://opencores.org/project/w11">https://opencores.org/project/w11</a>	stable	Ulrich Riedel	x86	8	8	kintex-7	James Brakef	design	6			4				14.7	0.98	1.0	221.0	I	vhdl	33	main	yes	N	Y	4G	4G	Y			32	2016	2016			32-bit CPU with x86 inst. format	readme has screen shots, <b>very readable RTL</b>
legv8	<a href="https://github.com/ulrichr/altor32">https://github.com/ulrichr/altor32</a>	stable	Ulrich Riedel	x86	8	8	kintex-7	James Brakef	design	6			4				14.7	0.98	1.0	221.0	I	vhdl	33	main	yes	N	Y	4G	4G	Y			32	2016	2016			32-bit CPU with x86 inst. format	readme has screen shots, <b>very readable RTL</b>
legv8	<a href="https://github.com/ulrichr/altor32">https://github.com/ulrichr/altor32</a>	stable	Ulrich Riedel	x86	8	8	kintex-7	James Brakef	design	6			4				14.7	0.98	1.0	221.0	I	vhdl																	

_uP_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	reporter	com ents	LUTs ALUT	Dff	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	fltg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments		
a2z	<a href="https://hackada">https://hackada</a>	errors		RISC	16	24	kintex-7	James	replace Altera RAM w	1524		6					14.7	0.67	1.0		I	verilog											2016	2018		runs on Cyclone IV			
a2z	<a href="https://hackada">https://hackada</a>	errors		RISC	16	24	zu-2e	James	area opt			6					v20.1	0.67	1.0		I	verilog											2016	2018		runs on Cyclone IV			
a2z	<a href="https://hackada">https://hackada</a>	stable		RISC	16	24	cyclone-4	James	Brakel	1524		4	1	12	62	##	q17.0	0.67	1.0	27.4	I	verilog		top_a2z											2016	2018			
instant-soc	<a href="https://www.fpi">https://www.fpi</a>	stable		risc-v	32	32																																	
j-core_pi	<a href="https://github.c">https://github.c</a>	stable		SH2	32	16															Y	vhdl	45	cpu	Y	yes								2020	2020	<a href="https://www.cnx-">https://www.cnx-</a>	converts C++ into VHDL, risc-v CPU & peripherals, unused instructions omitted		
risc_cpu	<a href="https://electron">https://electron</a>	untested		accum	8	8															Y	vhdl													2020	2020		different from jcore_aka_sh2, schematic for Spartan-6 board	
riscv_humming	<a href="https://github.c">https://github.c</a>	stable		risc-v	32	32	kintex-7	James	too many los			6					##	14.7	1.00	1.0		Y	vhdl			N	32	32	Y	8			2017						
riscv_humming	<a href="https://github.c">https://github.c</a>	stable		risc-v	32	32	kintex-7	James	Brakel	14119		6					##	14.7	1.00	1.0	4.4	X	Y	verilog	141	e203_cpu	Y	yes	N	4G	4G	Y	32	2016	2022	<a href="https://github.co">https://github.co</a>	e200 has opensource	also have a chip	
riscv_humming	<a href="https://github.c">https://github.c</a>	untested		risc-v	32	32							32	62	##	14.7	1.00	1.0			Y	verilog	141	e203_soc	Y	yes	N	4G	4G	Y	32	2016	2022	<a href="https://github.co">https://github.co</a>	e200 has opensource	also have a chip			
riscv_humming	<a href="https://github.c">https://github.c</a>	untested		risc-v	32	32															Y	verilog			Y	yes	N	4G	4G	Y	32	2017	2022	<a href="https://github.co">https://github.co</a>	AKA e200, Chinese	software tools take 80MB			
riscv_sifive	<a href="https://www.sif">https://www.sif</a>	asic		risc-v	32	32															proprietary			Y	yes	N	4G	4G	Y	32					<a href="https://www.sifiv">https://www.sifiv</a>	ASIC IP house, 32-bit "freedom" core	free Artix-7 bitstream		
riscv_sifive	<a href="https://www.sif">https://www.sif</a>	asic		risc-v	64	32															proprietary			Y	yes	N	4G	4G	Y	32					<a href="https://www.sifiv">https://www.sifiv</a>	ASIC IP house, 64-bit "freedom" core	free Artix-7 bitstream		
temlib	<a href="http://temlib.or">http://temlib.or</a>	stable		SPARC	32	32	kintex-7	James Brakel		2579		6					111	##	14.7	1.00	1.0	43.1	X	vhdl	48	mcu_simple	Y	N	4G	4G	Y	64	2013	2015		copywrite: experimental use	has caches		
temlib	<a href="http://temlib.or">http://temlib.or</a>	stable		SPARC	32	32	kintex-7	James Brakel		3730		6	5				111	##	14.7	1.00	1.0	29.8	X	vhdl	48	fpu_simple	Y	N	4G	4G	Y	64	2013	2015		copywrite: experimental use	options for fltg-pt, pipeline, mul & div config		
totalcpu	<a href="https://opencor">https://opencor</a>	alpha		RISC	12+	12	kintex-7	James Brakel		229		6	1				149	##	14.7	0.33	3.0	71.7	X	verilog	10	cpu		N				16	2007	2009		data width 12 bits and up, no data memory			

122 # usable(beta, stable or m	26	110	308	blank	590	##	559	##	4	489	verilog	436	non-blank	724	89	633	40	29																					
50 "B" or "X" of limited interest		1033	731							720	vhdl	399	asm	156	Web page DMIPS p	<a href="http://en.wikipedia.org/wiki/Instructions_per_community_freesc">en.wikipedia.org/wiki/Instructions_per_community_freesc</a>			<a href="http://www.eembc.org/coremark/index.php">www.eembc.org/coremark/index.php</a>																				
MIPS/MHz Pro-rating for data size:			85	zu-3e						sys verilog	71	forth	13	DMIPS per clock for many microprocessors:			<a href="http://en.wikipedia.org/wiki/Instructions_per_second">http://en.wikipedia.org/wiki/Instructions_per_second</a>																						
1-bit	0.04	16-bit	0.67	64-bit		2.00				proprietary	36																												
4-bit	0.17	24-bit	0.80	Silicon Area equivalents 6LUT or ALUT ~1.5 ALUT						scala	13																												
8-bit	0.33	32-bit	1.00	LUTs/DSP48	16:1					schematic	28																												
12-bit	0.40	48-bit	1.50	LUTs/Block RAM	32:1					vhdl, verilog	9																												
Under the assumption that the core is capable of one instruction per clock																				699 Unique folders																			

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
uP_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks / inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus, Latticesemi: Diamond & ICEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc.
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
fltg pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed, stack, indir, indir++, ~indir, (indir), (indir++), (~indir), (indexed), abs-short/direct page, scaled
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions or web page updates
secondary web link	secondary web address
note worthy	anything special about the design

75	paper only	392	VHDL
60	educational	432	Verilog
25	_weak_start	71	System Verilog
8	_up_cores	13	Spinal/Scala
5	in limbo	9	VHDL, Verilog
10	planning	3	MyHDL
52	simulation	36	proprietary
573	main+sim	13	other
521	net main	22	Schematics
644	total	991	total

418 designs with FOM (KIPS/LUT) results (some duplicates due to multiple FPGA runs)  
385 designs with best FOM (likely true measure of # of usable designs)