

url_all_soft folder	opencores or primary link	status	author	style/ clone	year first	inst 32	FPGA	report ter	com ents	LUTs ALUT	DFF	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src file	top file	doc u	tool cha	fltg p	2p test	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments
------------------------	------------------------------	--------	--------	-----------------	---------------	---------	------	---------------	-------------	--------------	-----	---------------	------------	----------	------	-------------	---------------	---------------	--------------	------------	-------------	--------------	-------------	----------	-------------	-----------	------------	------------	-------------	--------------	------------	----------	----------	---------------	---------------	-----------------------	-------------	----------

Small soft core up inventory ©2025 James Brakefield

Opencore and other soft core processors

cosmac	https://github.com/eric-smith/cosmac	beta	Eric Smith	1802	8	8	kintex-7-3	James Brakefield	244	6	6	17	87	###	14.7	0.33	1.0	365.5	X	vhdl	14	cosmac	Y	asm	N	N	64K	64K	Y	100	16	2009	2020		AKA COSMAC ELF of 1976	Fmax is for bare core, runs CamelForth modified to use block RAM
cosmac	https://github.com/eric-smith/cosmac	beta	Eric Smith	1802	8	8	kintex-7-3	James Brakefield	598	6	6	17	87	###	14.7	0.33	1.0	48.0	X	vhdl	14	elf	Y	asm	N	N	64K	64K	Y	100	16	2009	2020		uses PIXIE graphics core	
verilog1802	https://github.com/eric-smith/cosmac	beta	James Bowman	1802	8	8	kintex-7-3	James Brakefield	244	6	6	17	87	###	14.7	0.33	1.0	48.0	X	verilog	3	cdp1802	Y	yes	N	N	64K	64K	Y	100	16	2015	2020		runs CamelForth	all except RAM in one source file
1802-pico-base	https://github.com/eric-smith/cosmac	beta	Steve Tetlow	1802	8	8	zu-3e	James area	247	136	6	2	427	###	v21.1	0.33	12.0	47.6	LX	vhdl	6	pico_base	Y	yes	N	N	64K	64K	Y	52	16	2016	2016	https://wiki.forth.org/wiki/1802	VHDL 1802 Core with TinyBASIC	Instructions on using Scala
cosmac-ELF	https://github.com/eric-smith/cosmac	stable	Winston Lowe	1802	8	8	zu-3e	James Brakefield	247	136	6	2	427	###	v21.1	0.33	12.0	47.6	LX	vhdl	6	toplevel	Y	yes	N	N	64K	64K	Y	100	16	2020	2020	https://github.com/eric-smith/cosmac	AKA COSMAC ELF of 1976	Instructions on using Scala
sys_180x	https://github.com/eric-smith/cosmac	stable	Zoltan Pekic	1802	8	8	zu-3e	James Brakefield	247	136	6	2	427	###	v21.1	0.33	12.0	47.6	LX	vhdl	6	cpu180x	Y	yes	N	N	64K	64K	Y	100	16	2020	2020	https://github.com/eric-smith/cosmac	used 1802 using mcs ucode compile	https://github.com/eric-smith/cosmac
af5k5	https://github.com/eric-smith/cosmac	alpha	Andrew Fachat	6502	32	8	kintex-7-3	James Brakefield	4424	873	6	6	69	###	14.7	1.00	4.0	3.9	X	vhdl	13	gckco65k	Y	yes	N	N	4K	4K	N			2012	2019	http://www.6502.com	extended 6502 AKA 65K with 16, 32 or 64 bit data	4004 CPU & MCS-4
chip_6502	http://www.aholme.co.uk	alpha	Andrew Holme	6502	8	8	spartan-7	James Brakefield	514	767	6	6	200	###	v23.2	0.33	4.0	42.1	X	Y	verilog	5	chip_6502	Y	yes	N	64K	64K	Y			2016	2016	http://www.aholme.co.uk	cycle accurate generated from transis	also author of two Forth TTL machines
ladybug	https://github.com/eric-smith/cosmac	stable	Arlot Ottens	6502	8	8	spartan-7	James Brakefield	476	111	6	4	106	###	v23.2	0.33	4.0	18.4	X	vhdl	2	cpu	Y	yes	N	N	64K	64K	Y			2016	2016	http://ladybug.xsail.nl/ariet/lpgp/6502/	cycle accurate generated from transis	
verilog-6502	https://github.com/eric-smith/cosmac	stable	David Banks	6502	8	8	kintex-7-3	James Brakefield	407	6	6	6	200	###	14.7	0.33	4.0	30.6	X	vhdl	2	cpu	Y	yes	N	N	64K	64K	Y			2007	2018	http://ladybug.xsail.nl/ariet/lpgp/6502/	cycle accurate generated from transis	
verilog-6502	https://github.com/eric-smith/cosmac	stable	Arlot Ottens	6502	8	8	zu-3e	James Brakefield	475	112	6	6	333	###	v21.1	0.33	3.0	77.2	X	vhdl	2	cpu	Y	yes	N	N	64K	64K	Y			2007	2018	http://ladybug.xsail.nl/ariet/lpgp/6502/	cycle accurate generated from transis	
verilog-6502	https://github.com/eric-smith/cosmac	alpha	Arlot Ottens	6502	16	8	zu-3e	James Brakefield	599	6	6	2	204	###	14.7	0.67	4.0	57.1	X	vhdl	5	gpp16	Y	yes	N	N	4G	4G	Y			2011	2018	http://forum.6502.org	16-bit data RAM "bytes"	sync memory, e.g. use block RAM
verilog-6502	https://github.com/eric-smith/cosmac	alpha	Arlot Ottens	6502	16	8	zu-3e	James Brakefield	327	98	6	6	370	###	v21.1	0.33	3.0	124.6	X	vhdl	26	cpu	Y	yes	N	N	64K	64K	Y			2011	2021	https://github.com/eric-smith/cosmac	used in 100MHz 6502 DIP module	boot ROM mapped to LUTs?
t65	https://github.com/eric-smith/cosmac	stable	Daniel Wallner	6502	8	8	kintex-7-3	James Brakefield	575	6	6	6	291	###	14.7	0.33	4.0	41.7	AX	vhdl	7	T65	Y	yes	N	N	64K	64K	Y			2002	2010	https://github.com/eric-smith/cosmac	6502, 65C02 & 65C816; wide use	rewritten for ELUTs, spartan6 version has black
sbc6502	https://github.com/eric-smith/cosmac	stable	Dave Nardella	6502	8	8	artix-7	James was m	1074	382	6	12	42	###	v23.2	0.80	3.0	31.3	AGX	Y	verilog	19	top	Y	yes	N	256	256	Y			2024	2024	https://github.com/eric-smith/cosmac	linked in page has full description	web page also has soft 6502 for Gowin, Xilinx &
coprob6502	https://github.com/eric-smith/cosmac	stable	Dave Banks	6502	8	8	kintex-7-3	James bare c	636	144	6	258	###	14.7	0.33	3.0	44.7	X	vhdl	Verilog	T65	Y	yes	N	64K	64K	Y			2014	2019	https://github.com/eric-smith/cosmac	65C102			
electronfpga	https://github.com/eric-smith/cosmac	mature	David Banks	6502	8	8													AX	Y	vhdl		Y	yes	N	N	64K	64K	Y			2014	2020	https://github.com/eric-smith/cosmac	Acorn Electron ULA in various FPGAs	uses T65 core
free6502	http://web.archive.org/web/20020101/http://www.fre6502.org/	stable	David Kessner	6502	8	8	kintex-7-3	James Brakefield	646	144	6	193	###	14.7	0.33	4.0	24.6	X	vhdl	5	free6502	Y	yes	N	N	64K	64K	Y			1999	2000	http://www.sproy.com	microcoded		
t6507ip	https://github.com/eric-smith/cosmac	beta	Gabriel Oshiro, Samuel	6502	8	8	spartan-6	James Brakefield	4942	6	6	214	###	14.7	0.33	4.0	3.6	X	vhdl	22	ghdl_proc	Y	yes	N	N	64K	64K	Y			2009	2010	https://github.com/eric-smith/cosmac	for use in Atari 2600		
lattice6502	https://github.com/eric-smith/cosmac	beta	Ian Chapman	6502	8	8	kintex-7-3	James Brakefield	4942	6	6	214	###	14.7	0.33	4.0	3.6	X	vhdl	3	ghdl_proc	Y	yes	N	N	64K	64K	Y			2009	2010	https://github.com/eric-smith/cosmac	for use in Atari 2600	targeted to LCMXO2280	
cpu6502_true	https://github.com/eric-smith/cosmac	stable	Jens Gutschmidt	6502	8	8	kintex-7-3	James Brakefield	1678	6	6	159	###	14.7	0.33	4.0	7.8	X	vhdl	7	r6502_tc	Y	yes	N	N	64K	64K	Y			2008	2024	https://github.com/eric-smith/cosmac	cycle accurate	web page update only	
cpu6502_true	https://github.com/eric-smith/cosmac	stable	Jens Gutschmidt	6502	8	8	spartan-6	James Brakefield	1678	6	6	159	###	14.7	0.33	4.0	7.8	X	vhdl	8	core	Y	yes	N	N	64K	64K	Y			2008	2018	https://github.com/eric-smith/cosmac	cycle accurate		
mc6502	https://github.com/eric-smith/cosmac	mature	Michael Morris	6502	8	8	spartan-6	James Brakefield	466	6	3	118	###	14.7	0.33	4.0	20.8	X	vhdl	8	M65C02	Y	yes	N	N	64K	64K	Y			2013	2020	https://github.com/eric-smith/cosmac	also a m6502a version	micro-coded via F9408 soft sequencer	
mc6502a	https://github.com/eric-smith/cosmac	mature	Michael Morris	6502	8	8	zu-3e	James Brakefield	466	6	3	118	###	14.7	0.33	4.0	20.8	X	vhdl	61	M65C02A	Y	yes	N	N	64K	64K	Y			2021	2021	https://github.com/eric-smith/cosmac	enhanced 8/16-bit version of 6502	PDFs on his fileForth for M65C02A	
mimicpu_morri	https://github.com/eric-smith/cosmac	mature	Michael Morris	6502	8	8	spartan-6	Michael Morri	276	6	6	104	###	14.7	0.33	4.0	62.2	X	vhdl	61	mimicpu	Y	yes	N	N	64K	64K	Y	31		2017	2017	https://github.com/eric-smith/cosmac	simplified 6502, see m6502a	8-bit CPU Controller of Arlot Ottens	
mimicpu_morri	https://github.com/eric-smith/cosmac	mature	Michael Morris	6502	8	8	spartan-6	Michael Morri	276	6	6	104	###	14.7	0.33	4.0	62.2	X	vhdl	61	mimicpu	Y	yes	N	N	64K	64K	Y	31		2017	2017	https://github.com/eric-smith/cosmac	8-bit CPU Controller of Arlot Ottens		
mimicpu_morri	https://github.com/eric-smith/cosmac	mature	Michael Morris	6502	8	8	spartan-6	Michael Morri	276	6	6	104	###	14.7	0.33	4.0	62.2	X	vhdl	61	mimicpu	Y	yes	N	N	64K	64K	Y	31		2017	2017	https://github.com/eric-smith/cosmac	8-bit CPU Controller of Arlot Ottens		
mimicpu_morri	https://github.com/eric-smith/cosmac	mature	Michael Morris	6502	8	8	spartan-6	Michael Morri	276	6	6	104	###	14.7	0.33	4.0	62.2	X	vhdl	61	mimicpu	Y	yes	N	N	64K	64K	Y	31		2017	2017	https://github.com/eric-smith/cosmac	8-bit CPU Controller of Arlot Ottens		
mimicpu_morri	https://github.com/eric-smith/cosmac	mature	Michael Morris	6502	8	8	spartan-6	Michael Morri	276	6	6	104	###	14.7	0.33	4.0	62.2	X	vhdl	61	mimicpu	Y	yes	N	N	64K	64K	Y	31		2017	2017	https://github.com/eric-smith/cosmac	8-bit CPU Controller of Arlot Ottens		
mimicpu_morri	https://github.com/eric-smith/cosmac	mature	Michael Morris	6502	8	8	spartan-6	Michael Morri	276	6	6	104	###	14.7	0.33	4.0	62.2	X	vhdl	61	mimicpu	Y	yes	N	N	64K	64K	Y	31		2017	2017	https://github.com/eric-smith/cosmac	8-bit CPU Controller of Arlot Ottens		
mimicpu_morri	https://github.com/eric-smith/cosmac	mature	Michael Morris	6502	8	8	spartan-6	Michael Morri	276	6	6	104	###	14.7	0.33	4.0	62.2	X	vhdl	61	mimicpu	Y	yes	N	N	64K	64K	Y	31		2017	2017	https://github.com/eric-smith/cosmac	8-bit CPU Controller of Arlot Ottens		
mimicpu_morri	https://github.com/eric-smith/cosmac	mature	Michael Morris	6502	8	8	spartan-6	Michael Morri	276	6	6	104	###	14.7	0.33	4.0	62.2	X	vhdl	61	mimicpu	Y	yes	N	N	64K	64K	Y	31		2017	2017	https://github.com/eric-smith/cosmac	8-bit CPU Controller of Arlot Ottens		
mimicpu_morri	https://github.com/eric-sm																																			

up_all_soft folder	opencores or primary link	status	author	style/ clone	year date	inst size	FPGA	report text	com ments	LUTs count	DF	LUT? count	bits ram	M mult	F float	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src file	top file	tool chain	ftg pack	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments				
md51	https://www.mikrotik.com	stable	Ted Fried	8051	8	8	artix-7-3	Ted Fried	312	2725	1350	6	1	0	5	180	##	14.7	0.33	8.0	23.8	X	verilog	3	md51_TQ	Y	Yes	N	64K	64K	Y		2016	2021	https://github.com	micro-coded					
daton_8051	www.cs.ucr.edu	stable	Tony Givargis	8051	8	8	kintex-7-3	James see 8051	2725	1350	6	1	0	5	105	##	14.7	0.33	4.0	12.7	X	vhdl	7	8051.all	Y	Yes	N	64K	64K	Y		1999	2003	https://ics.uci.edu	ASIC						
8051		stable	Tony Givargis	8051	8	8	kintex-7-3	James see da	2690	1325	6	1	0	5	105	##	14.7	0.33	4.0	3.2	X	vhdl	9	8051.all	Y	Yes	N	64K	64K	Y		1999	2016	https://github.com	author has book & course	Embedded System Design: A Unified Hardware					
8051	https://github.com	stable	Tony Givargis	8051	8	8	spartan-7	James see da	1960	1339	6	0	5	4	##	v24.1	0.33	4.0	2.0	X	vhdl	9	8051.all	Y	Yes	N	64K	64K	Y		1999	2016	https://ics.uci.edu	author has book & course	Embedded System Design: A Unified Hardware						
im80a	https://github.com	untested		8080	8	8	cyclone3-10		607	4	1	0	4	104							X	verilog														Two versions of Soviet i8080a reverse engineered from silicon die, 607 4LUTs, 104MIPS					
8080-vhdl	https://github.com/blenni		Brendan Fennell	8080	8	8	kintex7	James Braker	1508	308	6	124	##	14.7	0.33	8.0	3.4	X	vhdl	14	cpu8080	Y	Yes	N	64K	64K	Y						2018				Implemented invaders game				
ep8080	https://github.com		C.H. Ting	8080	8	8	kintex-7-3	James Braker	1276	6	184	##	14.7	0.33	9.0	5.3	X	vhdl	4	ep8080	Y	Yes	N	64K	64K	Y						2002	2016			8080 data sheets					
lgh8080	https://github.com	stable	Jose Luis, Moti Litchev	8080	8	8	kintex-7-3	James Braker	154	6	1	247	##	14.7	0.33	9.0	58.9	AX	verilog	5	i8080c	Y	Yes	N	64K	64K	Y						2007	2019	https://github.com	older versions have both VHDL & Verilog	work related to eP16				
pm85	https://github.com/PetrM1		PetrM1	8080	8	8	kintex-7-3	James Braker	1179	6	299	##	14.7	0.33	9.0	9.3	X	Y	verilog	28	sys_top	Y	Yes	N	64K	64K	Y						2021		https://www.you	Czechoslovakian PC using Intel 8080 clone, for use in MiSTer					
cpu8080	https://opencores	stable	Scott Moore	8080	8	8	kintex-7-3	James Braker	1179	6	299	##	14.7	0.33	9.0	9.3	X	Y	verilog	1	m8080	Y	Yes	N	64K	64K	Y						2006	2016			includes VGA display generator, three variants				
sys9080	https://github.com	stable	Zoltan Pekic	8080	8	8														X	vhdl	15	sys9080	Y	Yes	N	64K	64K	Y						2017	2023	https://opencores	8-bit 8080 CPU based on 29XX bit-slice series of devices AMD 1978 S1 pge ap note			
g85	http://simlab.ee	stable	Alex Miczo	8085	8	8	kintex-7-3	James gate level design												X	vhdl	1	8085	Y	Yes	N	64K	64K	Y						1993		http://www.fpga	also a TTL implementation in VHDL	complete 8-bit up software & hardware		
ssppu	https://github.com/redos		redos	8085	8	16														X	Y	vhdl	20	board	asm	N	64K	64K	Y	5					2022		https://archive.org	SAP-1 (Simple-As-Possible) architecture			
ep994a	https://github.com	stable	Erik Pihl	9900	16	16	kintex-7-3	James Braker	1340	6	5	286	##	14.7	0.83	3.0	59.0	X	vhdl	10	ep994a	Y	Yes	N	64K	64K	Y						2016	2019	https://hackaday	T1 9900 emulation	also tms9902 (uart) core by Paul Urbanus?				
ep994a/icy99	https://github.com	stable	Erik Pihl	9900	16	16														L	verilog	29	tms9900	Y	Yes	N	64K	64K	Y						2016	2023	https://hackaday	T1 9900 emulation	also tms9902 (uart) core by Paul Urbanus?		
cpu9502	https://opencores	stable	David Banks	32032	32	16	kintex-7-3	James bare core												X	Y	vhdl	Verilog	32032	sys	Y	Yes	N	64K	64K	Y						2014	2019	https://standart.c	floating point is separate co-processor	
m2632	https://github.com	stable	Udo Moeller	32032	32	16	kintex-7-3	James Braker	10167	6	19	16	83	##	14.7	1.00	1.0	8.2	AX	verilog	18	example	Y	Yes	Y	4G	4G	Y	200	24	3			2009	2019	http://cpu-n32k.net/	21.97 VAX Mips at 50Mhz (Cyclone IV)				
ao6800	https://github.com	beta	Aleksander Osman	68000	16	16	arria-2	James Braker	3479	A	6	169	##	q13.1	0.67	4.0	8.1	A	Y	verilog	1	ao6800	pry	Yes	N	4G	4G	Y						2010	2012			uses microcode, instruction prefetch buffer			
aoocs	https://github.com	beta	Aleksander Osman	68000	16	16	arria-2	James Braker	17852	A	2	43	57	##	q18.0	0.67	4.0	0.5	A	Y	verilog	22	aoOCS	pry	Yes	N	4G	4G	Y						2010	2011			uses ao6800 core, Amiga chip set en		
aoocs	https://github.com	beta	Aleksander Osman	68000	16	16	cyclone3-10	James Braker	26009	A	2	67	45	##	q18.0	0.67	4.0	0.3	A	Y	verilog	22	aoOCS	pry	Yes	N	4G	4G	Y						2010	2011			uses ao6800 core, Amiga chip set en		
aoocs	https://github.com	beta	Aleksander Osman	68000	16	16	cyclone3-10	Aleksander O	26227	A	2	65	##	q10.1	0.67	4.0	0.4	A	Y	verilog	22	aoOCS	pry	Yes	N	4G	4G	Y						2010	2011			uses ao6800 core, Amiga chip set en			
aoocs	https://github.com	beta	Aleksander Osman	68000	16	16	kintex-7-3	James altera primitives												A	Y	verilog	22	aoOCS	pry	Yes	N	4G	4G	Y						2010	2011			uses ao6800 core, Amiga chip set en	
terracresta	https://github.com	beta	Darren Olafson	68000	16	16														A	Y	verilog	50		Y	Yes	N	4G	4G	Y						2018	2022			FPGA compatible core of Nichibutsu's fx86k & 180 cores	
cpu9502	https://github.com	stable	David Banks	68000	32	16	kintex-7-3	James bare core												X	Y	vhdl	Verilog	68000	sys	Y	Yes	N	64K	64K	Y						2014	2019	https://standart.c	68000	
lgh8080	https://code.ec	stable	Frederic Requien	68000	32	16	stratix-2	Frederic Requien	1900	4	1	90	##	1.00	6.0	15.8	A	verilog	1	j68	Y	Yes	N	4G	4G	Y										2016	2018			for use with Minimig	
j68	https://github.com/fredr	stable	Frederic Requien	68000	16	16	cyclone3-10	Frederic Requien	1900	4	1	90	##	1.00	6.0	7.9	A	verilog	38	sc_j68	Y	Yes	N	64K	64K	Y										2016	2018			A Size-Optimized Microcoded 68000	
apollo_68080	http://www.sgi	proprietary	Gunnar von Boehn	68000	8	8	cyclone3-10	Gunnar von Boehn													X	vhdl			Y	Yes	N	4G	4G	Y						2012	2022	http://www.apollo	sells Amiga card, "68080" with 64-bit	claims very fast FPGA versions	
v1_coldfire	https://www.silv	proprietary	IPextreme	68000	16	16	cyclone3-10	freescale	5000	4	80	##	0.89	1.0	14.2	A	verilog				Y	Yes	N	4G	4G	Y										2008		https://www.silv	free for Altera	3500 LUTs on Stratix-III	
witham_68k	https://www.witham	errors	Jack Whitam	68000	32	16	kintex-7-3	James no top module												X	vhdl			Y	asm	N	4G	4G	Y						2002	2003			university project, 68020 subset		
fv68k	http://fv68k.fatari.com/		Jorge Chwik	68000	16	16	spartan-7	James Braker	3162	1504	6	1	100	##	v23.2	1.00	3.0	10.5	X	system	3	fv68k	Y	Yes	N	4G	4G	Y						2018	2021	https://github.com	Cycle accurate, see http://fatari.com/viewtopic.php?t=28&t=34730#p358139				
mc68k0ds	https://sites.google		Oliver De Smet	68000	32	16	kintex-7-3	James errors	4617	6	7	##	14.7	1.00	8.0					X	Y	vhdl	10	mc68k0ds	Y	Yes	N	4G	4G	Y						2011				SOC for HP9816 computer emulation	
rf68000	https://opencores	alpha	Robert Finch	68000	32	16	zUSe	James missing IP												system	7	rf68000	Y	Yes	N	4G	4G	Y						2008	2024			mc68000 similar core, BCD instructions have variances			
rf68k0ds	https://opencores	alpha	Robert Finch	68000	16	16	spartan-3	James need	13639	4	12	17	##	14.7	0.67	4.0				X	Y	verilog	49	rf68k0ds	Y	Yes	N	4G	4G	Y						2011	2021	https://github.com	based on Tobias Gubener's TG68		
k68	https://github.com	alpha	Shawn Tan	68000	16	16	kintex-7-3	James Braker	2392	6	24	##	14.7	0.67	4.0	1.7	X	verilog	15	k68	cpu	Y	Yes	N	4G	4G	Y										2003	2009			68K binary compatible
tf68k	https://github.com	stable	Tobias Gubener	68000	16	16	kintex-7-3	James Braker	2391	6	44	##	14.7	0.67	4.0	3.2	X	verilog	2	TG68	fast	Y	Yes	N	4G	4G	Y										2016	2020			TG68 - evocate 68000 Code
lgh8k	https://github.com	stable	Tobias Gubener	68000	16	16	kintex-7-3	James Braker												X	vhdl	3	TG6800c	Y	Yes	N	4G	4G	Y						2016	2013	2021			68020 ISA (68000, 68010 & 68020 choice)	
suxa-III	http://www.eso	beta	Wolfgang Forster	68000	16	16	arria-2	James Braker	7388	A	55	##	q13.1	0.67	4.0	1.3	A	vhdl	11	wf68000c	Y	Yes	N	4G	4G	Y										2003	2013			for use as an Atari ST	
neogeo	https://github.com/Maza		Murray Aickin	68000	286	16														A	Y	verilog														2023		https://en.wikipedia	port of Neogeo Core (video arcade)	CycloneV, open hardware, retro gaming	
hcl1core	http://www.gm	stable	Green Mountain Com	68HC11	8	8	kintex-7-3	James Braker	2190	6	127	##	14.7	0.33	4.0	4.8	X	vhdl	1	hcl1rtl	Y	Yes	?	N	64K	64K	N	53	8	2	2000						2000			6811 data sheets	
system11	https://github.com	alpha	John Kent, David Burn	68HC11	8	8	kintex-7-3	James Braker	1218	6	153	##	q13.1	0.33	4.0	10.3	X	Y	vhdl	17	cpu11	Y	Yes	N	64K	64K	Y										2003	2009	http://members.d	restricted use license, with corrections	
gyp	https://opencores	stable	Kevin Phillips	68HC11	8	8	arria-2	James Braker	925	A	1	1	127	##	q13.1	0.33	4.0	11.3	A	vhdl	25	gate_upr	Y	Yes	N	64K	64K	Y										2008			

up_all_soft folder	opencores or primary link	status	author	style/ clone	year	inst size	FPGA	report com	com ents	LUTs ALUT	DH?	LUT? LUTs	bits ram	mult ram	F max	date	tool ver	MIPS inst	clks/ inst	KIPS LUTs	ver dor	src code	#src file	top file	tool doc	ftg pt	max data	max inst	byte adrs	adr #	# reg	pip e	start year	last revis	secondary web link	note worthy	comments			
lem15_18		alpha	James Brakefield	accum	16	18	kintex-7	James Brakefield	483	483	6	1	294	##	14.5	0.16	1.0	97.4	X	vhdl	2	lem15_18m	N	256	1K	77	2	1	2010	2018				variable bit-length memory read/wrt	on-codes coded, untested					
lem4_9	https://opencor	beta	James Brakefield	accum	4	9	kintex-7	James Brakefield	144	144	6	1	195	##	14.5	0.16	1.0	216.7	AX	vhdl	2	lem1_9	Y	N	Y	32	2K	N	24	1	2016				binary & BCD digit addition, speed mod					
lem4_9ptr	https://opencor	beta	James Brakefield	accum	4	9	kintex-7	James Brakefield	151	151	6	1	151	##	14.5	0.24	1.0	240.0	AX	vhdl	2	lem1_9ptr	Y	N	Y	512	2K	N	24	1	2016				binary & BCD digit addition, speed mod					
lem4_9ptr	https://opencor	beta	James Brakefield	accum	4	9	zu-2e	James Brakefield	210	210	6	0	397	##	14.5	0.24	1.0	453.5	AX	vhdl	2	lem1_9ptr	Y	N	Y	512	2K	N	24	1	2016				binary & BCD digit addition, speed mod					
hamblen_scom	http://hamblen	stable	James O. Hamblen	accum	16	16	cyclone-1	James altera	80	4	1	204	##	q18.0	0.67	2.0	852.7	A	verilog	1	scom	N	N	256	256	N	4	2008		http://hamblen				from Hamblen 2008 "Rapid prototyp	tiny edu, high IO count					
hamblen_scom	http://hamblen	stable	James O. Hamblen	accum	16	16	cyclone-1	James altera	196	4	1	166	##	q18.0	0.67	2.0	283.5	A	verilog	2	DEZ_top	N	N	256	256	N	4	2008		http://hamblen				from Hamblen 2008 "Rapid prototyp	tiny edu, high IO count					
icamp-cpu	https://github.com	beta	James Stanley	accum	16	16	spartan-6	James Stanley	392	392	6	1	500	##	14.5	0.33	2.0	42.3	X	verilog	76	ipga-cpu	Y	asm	N	64K	64K	N	16	2022						TTL & Verilog home built, has OS	pictures of the built			
simplecpu12	https://github.com	stable	Jan Sommer	accum	12	12	spartan-6	Jan Sommer	498	212	6	6	180	##	14.7	0.50	2.0	90.4	X	vhdl	9	top_level	Y	asm	N	4K	4K	N	32	3	2020						looks like an accumulator dsgn			
mitcpu	https://github.com	beta	Jeff Bush	accum	8	11	spartan-6	Jeff Bush	799	799	6	1	204	##	14.7	0.33	3.0	21.3	X	verilog	2	tinyproc	Y	asm	N	256	256	N	4	2017	2017				only 7 inst, also: RISC-Processor, ChiselGPU, LiscMicrocontroller, PASC & NyuziProc					
hack	https://github.com	stable	Jegor van Oodorp	accum	16	16	kintex-7	James Brakefield	267	267	6	347	##	14.7	0.33	1.0	428.4	X	verilog	4	1pc	Y	asm	N	64K	64K	Y	43	1998	2000						SystemVerilog version of the course materials on hardware design				
popcorn	http://www.fpg	stable	Jeung Joon Lee	accum	8	8x	kintex-7	James Brakefield	205	205	6	347	##	14.7	0.33	1.0	349.0	X	vhdl	1	u16bcpu	Y	asm	N	64K	64K	Y	43	2002	2008						very limited inst set	MIPS/cik ad/d, 2 clks/inst			
micro16b	http://members	beta	John Kent	accum	8	16	kintex-7	James Brakefield	531	531	6	204	##	14.7	0.33	3.0	42.3	X	vhdl	11	Micro8	Y	asm	N	2K	2K	Y	16	2002	2002						derived from Tim Boscke's mcpu	also micro8 and micro8b variants			
micro8a	http://members	beta	John Kent	accum	8	16	kintex-7	James Brakefield	531	531	6	204	##	14.7	0.33	3.0	42.3	X	vhdl	11	Micro8	Y	asm	N	2K	2K	Y	16	2002	2002										
8bit-verilog_mcu	https://github.com	stable	Josh Friend	accum	8	8	zu-2e	James Brakefield	392	392	6	1	500	##	14.5	0.33	2.0	10.7	X	vhdl	2	top_level	Y	asm	N	512	512	Y	16	2012	2012						for class project, small data stack	PB clock, students to add features		
c16	https://github.com	stable	Juan Gonzalez-Gomez	accum	15	15	spartan-3	James Brakefield	1751	1751	4	16	57	##	14.7	0.33	1.0	10.7	X	vhdl	1	acc2	Y	asm	N	64K	64K	Y	16	2003	2012						8080 derivative, optional UART, 8-bit	Yilinx 4K RAM, no primitives		
simple_tti_cpu	https://github.com	stable	Ken Boak	accum	8	8	kintex-7	James Brakefield	89	96	6	1	227	##	14.7	0.67	2.0	855.5	AX	verilog	10	Nooble	Y	asm	N	4K	4K	N	32	2016	2016						26 chpr course using Apollo Commar	??why LUT count different from agnorm		
suite-16	https://github.com	stable	Ken Boak	accum	16	16	kintex-7	James Brakefield	164	137	6	100	##	v23.2	0.33	2.0	100.6	X	vhdl	6	system	Y	asm	N	256	16	Y	10	2015	2019						Digital schematic, very minimal	designed for manual operation			
ben_eater_up	https://github.com	stable	Ken Jordan	accum	8	8	spartan-7	James Brakefield	185	185	6	1	175	##	14.7	0.33	3.6	86.9	X	vhdl	12	system	Y	asm	N	16	16	N	4	2015	2019						Ben Eater's 8-bit breadboard computer	why use block RAM?		
tinyfpga	https://github.com	stable	Lauri Isola	accum	32	38	zu-3e	James Brakefield	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	2018	2021						educational 8-bit with 4-bit addres	
asip38	https://github.com	stable	Lauri Isola	accum	32	38	zu-3e	James Brakefield	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	2018	2021						Application-Specific Instruction set	Pr missing prog & data mem, missing mult
asip38	https://github.com	stable	Lauri Isola	accum	32	38	zu-3e	James Brakefield	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	2018	2021						Application-Specific Instruction set	Pr missing prog & data mem, missing mult
leopard	https://github.com	stable	Leonard Brandwein	accum	16	16	kintex-7	James Brakefield	799	799	6	1	204	##	14.7	0.67	3.0	26.3	X	vhdl	23	leopard	Y	asm	N	64K	64K	Y	182	2016	2016						8-bit with reg, op, a, b, c, d reg	based on Viktor Toth's 4 bit microcontroller		
lwirc	https://github.com	stable	Li Wu	accum	12	12	aria-2	James Brakefield	88	88	6	1	230	##	v23.1	0.17	1.0	443.6	A	verilog	9	risc_core	Y	asm	N	256	2K	Y	16	2008	2009						Clariscs simplified PIC, 4 reg, rtn stack	absolute addressing only, lowered MIPS/cik		
inst_list_proc	https://opencor	planning	Maheesh Palve	accum	8	15	kintex-7	James Brakefield	786	786	6	1	340	##	14.7	0.33	1.0	142.6	X	verilog	34	top	Y	asm	N	128	1K	32	2014											
mimafpga	https://github.com	stable	Manuel Killinger	accum	24	24	spartan-7	James Brakefield	275	288	6	125	##	v23.2	0.80	1.0	363.6	X	vhdl	32	mimaproj	Y	asm	N	1M	1M	19	2019	2021											
mimafpga	https://github.com	stable	Manuel Killinger	accum	24	24	artix-7	James Brakefield	112	6	1	182	##	14.7	0.80	1.0	1089	AX	vhdl	32	mimaproj	Y	asm	N	1M	1M	19	2019	2021											
mimafpga	https://github.com	stable	Martin Schoeberl	accum	16	16	spartan-6	Martin Schoeberl	112	6	1	182	##	14.7	0.80	1.0	1089	AX	vhdl	32	mimaproj	Y	asm	N	1M	1M	19	2019	2021											
lpsl	https://github.com	stable	Martin Schoeberl	accum	8	8	cyclone-1	Martin Schoeberl	162	4	1	162	##	14.7	0.17	1.0	167.0	A	vhdl	32	mimaproj	Y	asm	N	1M	1M	19	2019	2021											
mroell_cpu	https://github.com	stable	Matthias Roell	accum	8	8	kintex-7	James Brakefield	185	6	1	357	##	14.7	0.33	1.0	637.1	X	vhdl	32	mimaproj	Y	asm	N	1M	1M	19	2019	2021											
hack	https://github.com	stable	Michael Schroeder	accum	16	16	spartan-7	James Brakefield	688	411	6	128	##	v24.1	1.00	1.0	124.6	X	verilog	24	top	Y	asm	N	64K	64K	N	16	2020	2020										
mix-fpga	https://github.com	stable	Michael Schroeder	accum	31	31	spartan-7	James Brakefield	688	411	6	128	##	v24.1	1.00	1.0	124.6	X	verilog	24	top	Y	asm	N	64K	64K	N	16	2020	2020										
gigatron	https://github.com	stable	Michail	accum	8	16	spartan-7	James Brakefield	688	411	6	128	##	v24.1	1.00	1.0	124.6	X	verilog	24	top	Y	asm	N	64K	64K	N	16	2020	2020										
usimulpez	https://github.com	stable	Pablo Salgado et al	accum	12	12	stratix-2	Pablo Salgado et al	134	134	6	1	134	##	v23.2	0.33	3.0	237.9	A	vhdl	3	usimulpez	Y	asm	N	512	512	8	2011											
tt-cpu	https://github.com	stable	Paul Campbell	accum	4	4	spartan-7	James Brakefield	688	411	6	128	##	v24.1	1.00	1.0	124.6	X	verilog	3	usimulpez	Y	asm	N	512	512	8	2011												
ben_eater_up	https://github.com	stable	Paul Kappmeyer	accum	8	8	spartan-7	James Brakefield	688	411	6	128	##	v24.1	1.00	1.0	124.6	X	verilog	3	usimulpez	Y	asm	N	512	512	8	2011												
os8	https://www.wjw	alpha	Paul Kappmeyer	accum	8	8	spartan-7	James Brakefield	688	411	6	128	##	v24.1	1.00	1.0	124.6	X	verilog	3	usimulpez	Y	asm	N	512	512	8	2011												
16bit_relay	https://github.com	stable	Peter Prikasky	accum	16	16	spartan-7	James Brakefield	688	411	6	128	##	v24.1	1.00	1.0	124.6	X	verilog	3	usimulpez	Y	asm	N	512	512	8	2011												
hack	https://github.com	stable	Peter Prikasky	accum	16	16	spartan-7	James Brakefield	688	411	6	128	##	v24.1	1.00	1.0	124.6	X	verilog	3	usimulpez	Y	asm	N	512	512	8	2011												
gameboy	https://github.com	stable	Raphael Stabler	accum	8	8	spartan-7	James Brakefield	688	411	6	128	##	v24.1	1.00	1.0	124.6	X	verilog	3	usimulpez	Y	asm	N	512	512	8	2011												
opc2cpu	https://github.com	stable	Revaldin	accum	16	16	kintex-7	James Brakefield	117	6	556	##	14.7	0.15	4.0	178.1	X	verilog	2	opc2cpu	Y	asm	N	256	1K	Y	12	3	2017	2021										
opc2cpu	https://github.com	stable	Revaldin	accum	16	16	kintex-7	James Brakefield	174	6	526	##	14.7	0.30	4.0	226.9	X	verilog	2	opc2cpu	Y	asm	N	64K	64K	N	13	3	2017	2021										
opc2cpu	https://github.com	stable	Revaldin	accum	16	16	kintex-7	James Brakefield	101	6	526	##	14.7	0.15	4.0	195.4	X	verilog	2	opc2cpu	Y	asm	N	256	1K	Y	13	3	2017	2021										
bit-serial	https://github.com	stable	Richard Howe	accum	16																																			

[illegible]

[illegible]

up_all_soft folder	opencores or primary link	status	author	style/ clone	year start	year end	FPGA	reporter	com ments	LUTs ALUT	DFF LUTs	bus mils	blk mils	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ver dor	src code	#src file	top file	tool dep	flg pt	max data	max inst	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments					
32-bit MIPS	https://sourceforge.net/projects/mips32/	beta	Cairo University	MIPS	32	32	zu-3e	James	very slow synthesis	6	1	100	##	v21.1	1.00	1.0	143.3	X	vhdl	18	mips_mod	Y	yes	N	4G	4G	Y	32	2011	2018				Cairo University EE dept	stopped run in synthesis						
mips up vhd1	https://github.com/cm242		Chandra Mettu	mips	32	32	spartan7	James	no LUT	1744	2311	6		250	##	v23.2	1.00	1.0	143.3	X	vhdl	10	NYU6463	Y	yes	N	4G	4G	Y	32	2020					simple MIPS with comparison to RCS	considerable mapping of memory to logic?				
zoom	https://github.com/zencl		Yik Yak	mips	32	32															scala	147	cpuopt	Y	yes	N	4G	4G	Y	90	32	2023						configurable out-of-order MIPS32 up			
mips_harris	http://booksite.wiley.com/ghettai	simulation	David Harris	MIPS	32	32															system	49	mips_sing	Y	yes	N	Y	4G	4G	Y		2014	2021	https://booksite.wiley.com/ghettai	courseware to go with book	goes with text book exercises					
mips_harris	http://booksite.wiley.com/ghettai	simulation	David Harris	MIPS	32	32															system	49	mips_mul	Y	yes	N	Y	4G	4G	Y		2014	2021	https://www.youglint.com	courseware to go with book	video on Digilent Blog					
mips_harris	http://booksite.wiley.com/ghettai	simulation	David Harris	MIPS	32	32															vhdl	49	mips_mul	Y	yes	N	Y	4G	4G	Y		2014	2021	https://digilent.com	courseware to go with book	complete set of book figures by chapter					
vhdl-cpu2	https://github.com/lebric		Lebric Normandin	mips	32	32															verilog	16	mips_cpu	Y	yes	N	4G	4G	Y	32	2018					courseware to go with book	course project: single cycle, pipelined				
mips-HLS-vivado	https://github.com/lebric	stable	Grammatopoulos Vasi	MIPS	32	32															asm			Y	yes	N	4G	4G	Y	29	32	5	2018						course project: single cycle, pipelined	diagrams for R2M, memory read/write, branch, etc	
mips32r1	https://opencores.org/oc/mips32r1	stable	Grant Ayers	MIPS	32	32	arria-2	James Braker		3716		A	8	79	##	q13.1	1.00	1.0	21.3	AX	verilog	20	processor	Y	yes	N	Y	4G	4G	Y	32	5	2012	2015	https://github.com/lebric	Harvard arch	complete software tool chain				
beri	https://www.cimr.org.uk/berimips	mature	Gregory Chadwick	MIPS	64	32															bluesp	34	mipstop	Y	yes	N	4G	4G	Y	32	2012	2017	https://github.com/lebric	Bluespec Extensible RISC Implementa	CHERI (Capability Hardware Enhanced RISC						
digital_up	https://github.com/hneer		Helmut Neumann	mips	16	16	spartan-7	James Braker	clockin	716	309	6	1	182	##	v22.1	0.67	1.0	170.1	X	schem	46	processorHD	asm	N	Y	64K	64K	60	16	2016	2022	https://github.com/lebric	UP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?						
digital_up	https://github.com/hneer		Helmut Neumann	mips	16	16	zu-5e	James Braker	clockin	709	310	6	1	250	##	v22.1	0.67	1.0	236.2	X	schem	46	processorHD	asm	N	Y	64K	64K	60	16	2016	2022	https://github.com/lebric	UP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?						
mips-processor	https://github.com/hneer		Henry Shires	mips	32	32															vhdl	52	mips_prod	Y	yes	N	4G	4G	Y	32	5	2023						course project: single cycle, pipelined	extensive simulation tests		
edgex	https://opencores.org/oc/edgex	alpha	Hesham AlMatary	MIPS	32	32															verilog	30	edge_core	Y	yes	N	4G	4G	Y	32	5	2014	2014							MIPS1 clone	
sardmips	https://opencores.org/oc/sardmips	systemC	Igor Iul	MIPS	32	32															systemC			Y	yes	N	4G	4G	Y	32	2006	2009							synthesizable parametric IP core supporting full MIPS R2000 ISA		
mips-cpu	https://opencores.org/oc/mips-cpu	alpha	Jeremiah Mahler	MIPS	32	32	kintex-7-3	James Braker	added	596		6	1	244	##	v14.7	1.00	1.0	409.2	X	verilog	15	cpu	Y	yes	N	4G	4G	Y	32	5	2017	2017							Very early stage project, only implem	
mips32	https://opencores.org/oc/mips32	stable	Jim Jifang	MIPS	32	32	kintex-7-3	James Braker		3696		6	8	192	##	v17.4	1.00	1.0	52.0	X	verilog	17	pipelined	Y	yes	N	4G	4G	Y	57	32	5	2017	2021	https://github.com/lebric	vivado project, ISA at github page	no outputs, missing im_data.txt				
mips-lite	https://opencores.org/oc/mips-lite	alpha	Jon Craton	MIPS	32	32	kintex-7-3	James Braker	insufficient memory												vhdl	65	cpu	asm	N	Y	4G	4G	Y	32	2009	2009									
octagon	https://opencores.org/oc/octagon	beta	Jon Pry	MIPS	32	32	kintex-7-3	James Braker		3021		6	4	9	333	##	v14.7	1.00	1.0	110.2	X	vhdl	46	octagon	asm	N	Y	4G	4G	Y	32	2015	2015	https://github.com/lebric	8 thread barrel processor, largely MIPS compatible						
lcp-risc	https://github.com/krant	mature	Jose Ruiz	MIPS	32	32	kintex-7-3	James Braker		1533		6	163	##	v14.7	1.00	1.0	106.0	AX	vhdl	12	mips_core	Y	yes	N	4G	4G	Y	32	2011	2018	https://github.com/lebric	new version: moving to MIPS32r1	new version not ready, keeping old numbers							
lcp-risc	https://github.com/krant	mature	Kiran & Aluru	MIPS	32	32	spartan7	James Braker		1428	1572	6									x	verilog	25	topmodul	Y	yes	N	4G	4G	Y	32	2018	2020							only two register fields + shift amount	
mips_fault_top	https://github.com/lebric	stable	Lazaridis Dimitris	MIPS	32	32	kintex-7-3	James Braker		2017		6	4	6	45	##	v14.7	1.00	1.0	22.5	X	vhdl	40	main	Y	yes	N	4G	4G	Y	32	5	2013	2013							arithmetic includes fault detection
mips2000	https://github.com/lebric	stable	Lazaridis Dimitris	MIPS	32	32	kintex-7-3	James Braker		1971		6	4	6	71	##	v14.7	1.00	1.0	36.2	X	vhdl	35	0m	Y	yes	N	4G	4G	Y	32	5	2012	2016							supports almost all instructions of my course project
mips789	https://opencores.org/oc/mips789	stable	Li Wei	MIPS	32	32	kintex-7-3	James Braker		1432		6	1	171	##	v14.7	1.00	1.0	119.1	AX	verilog	10	mips_core	Y	yes	N	4G	4G	Y	32	5	2007	2014							supports most MIPS instructions	
giped_mips	https://github.com/Amr17		Maryam Hilmy Awad	mips	24	24	spartan7	James Braker	empty ASIC design												X	vhdl	19	maincore	Y	yes	N	16M	16M	Y	32	5	2022						top has component declarations & m		
mips-cpu	https://github.com/mhsbc		Matheus Souza	MIPS	32	32	spartan7	James Braker	LPM components												X	system	24	cpu	N	Y	4G	4G	Y	32	2017	2019							MIPS like cpu, course project, VHDL verilog & system verilog		
plasma_fpga	https://opencores.org/oc/plasma_fpga	stable	Maximilian Reuter	MIPS	32	32	kintex-7-3	James Braker	errors												X	vhdl	20	plasma	Y	yes	Y	4G	4G	Y	32	2015	2019							plasma with FPU	
16bit_process	https://github.com/prant		MD Baduzzaman Pran	MIPS	16	16																		Y	yes	N	4G	4G	Y	32	2018	2018	https://prantam.com	course project, schematics only	simple up with well done schematics						
mips_linder	https://www.scicomp.de/mips_linder	paper	Michael Linder	MIPS	32	32	kintex-7-3	James Braker		1100		6		238	##	v14.7	1.00	1.0	216.5	B	vhdl	39	a_mips	Y	yes	N	4G	4G	Y	32	2007	2007							masters thesis		
r4000	https://www.mips.com	errors	Michael Pivlin	MIPS	32	32	kintex-7-3	James Braker	lots of problems															Y	yes	N	4G	4G	Y	32	2014	2018							does not implement 64-bit data		
midpaga	https://www.mips.com	beta	MIPS Technologies	MIPS	32	32	artix-7-3	James Braker		10692		6	47	118	##	v14.7	1.00	1.0	11.0	X	Y	verilog	139	mip_syste	Y	yes	N	4G	4G	Y	32	2012	2022	https://www.youglint.com	M14K core & mips/paga-plus	only a few insts implemented, test vehicle					
PSX_MISTER	https://github.com/beta	stable	MIStEr-devel	mips	32	32															X	vhdl	120	sys_top	Y	yes	N	4G	4G	Y	32	2021	2022	https://en.wikipedia.org/wiki/M14K_core	M14K core & mips/paga-plus	only a few insts implemented, test vehicle					
mips_pipelined	https://github.com/beta	stable	Mohammad Hossein Y	MIPS	32	32	spartan7	James Braker	macro errors															Y	yes	N	4G	4G	Y	32	5	2017	2019	https://en.wikipedia.org/wiki/M14K_core	course project, hazard detection as well as forwarding, limited ISA						
mais	https://github.com/beta	stable	Rene Doss	MIPS	32	32	kintex-7-3	James Braker		2760		6	4	5	245	##	v14.7	1.00	1.0	88.7	X	vhdl	22	MAIS_soc	Y	yes	N	4G	4G	Y	32	5	2013	2013							register forwarding around ALU
mangomips32	https://github.com/beta	stable	Ricky Tino	MIPS	32	32	spartan7	James Braker		7923	4802	6	4	100	##	v23.2	1.00	1.0	12.6	X	verilog	25	mangomips	Y	yes	N	4G	4G	Y	100	32	5	2019	2023							cache support, runs linux
cmips	https://github.com/beta	mature	Roberto Hessel	MIPS	32	32	cyclone4	Roberto Hessel		6347	2596	4	22	50	##	v14.7	1.00	1.0	7.9	Y	A	vhdl	22	core	Y	yes	N	4G	4G	Y	32	5	2017	2019	https://www.inf.uni-leipzig.de/lehre/ss17/verilog/	5-stage pipeline, MIPS32r2 core	license req'd for commercial use				
hif-risc	https://opencores.org/oc/hif-risc	stable	Sergio Johann Filho	MIPS	32	32	kintex-7-3	James Braker		1446		6	4	115	##	v14.7	1.00	1.0	79.2	X	vhdl	9	spartan3e	Y	yes	N	4G	4G	Y	41	32	2016									MIPS1 subset, no multiplier
plasma	https://opencores.org/oc/plasma	stable	Steve Rhoads	MIPS	32	32	kintex-7-3	James Braker		2462		6	3	97	##	v14.7	1.00	1.0	39.5	X	vhdl	22	plasma	Y	yes	N	4G	4G	Y	32	2001	2016	http://plasmacpu.com	wide outside use, opencores page has list of related publications							
yacc	https://opencores.org/oc/yacc	stable	Tak Sugawara	MIPS	32	32	kintex-7-3	James Braker		2220		6	6	15	189	##	v14.7	1.00	1.0	52.3	AX	verilog	10	yacc2	Y	yes	N	4G	4G	Y	32	5	2005	2009							derived from, but independent of yacc
yni	https://github.com/beta	stable	Tommy Thorn	MIPS	32	32	kintex-7-3	James Braker		3610		6									X	verilog	8	top	Y	yes	N	2M	2M	Y	32	2004	2008							subset of MIPS R2000	
sweet32	https://opencores.org/oc/sweet32	alpha	Valentin Angelovski	MIPS	32	32	kintex-7-3	James Braker		1050		6	1	142	##	v14.7	1.00	1.0	135.1	X	B	vhdl	2	Sweet32	Y	yes	N	4G	4G	Y	26	16	2014	2015							targets MACHXO2, no RAM
sweet32	https://opencores.org/oc/sweet32	alpha	Valentin Angelovski	MIPS	32	32	kintex-7-3	James Braker		1797		6	1	2	185	##																									

[illegible]

url_all_soft folder	opencores or primary link	status	author	style/ clone	year first	year last	FPGA	report text	com ment	LUTs /inst	LUTs /inst	bits ram	F max	date	tool ver	MIPS /inst	clk/ inst	KIPS /LUT	ver code	src code	src file	top file	tool ch	ftg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last year	secondary web link	note worthy	comments	
c18top	https://www.vlsi-stable	stable	Colin Riley	RISC	16	16	kintex-7-3	James Braker	510		6		271	##	14.7	0.67	4.0	88.9	X	vhdl	1 core	Y	asm	N	64K	64K	N	20	8	2003		https://www.vlsi-stable	graphics capability	clock/2 and six phases		
tfpu	https://github.com/ColinRiley	untested	Colin Riley	RISC	16	16	kintex-7-3	James Braker	510		6		271	##	14.7	0.67	4.0	88.9	X	vhdl	20 top	Y	asm	N	64K	64K	N	20	8	2016	2016	https://domphue	Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for edu			
yfcpu	https://github.com/ColinRiley	errors	Cory Walker	RISC	16	16	kintex-7-3	James Braker	18		6			##	14.7	0.67	1.0			verilog	2 yfcpu	Y	asm	N	256	256	Y	5	1	16				Educational	very simple	
cpu2	https://github.com/cas-m	stable	Craig Shannon	risc	32	32	artix7	James Braker	396		6	1	123	##	14.7	1.00	4.0	77.9	X	vhdl	12 cpu	Y	asm	N	4K	4K	N	20	16	5	2015	2015		used to verify know how to use FPGA	example of SLL & SRL, very slow	
carhi	https://github.com/ColinRiley	alpha	Dagvadori Galbadrak	RISC	32	32	kintex-7-3	James Braker	396		6	1	123	##	14.7	1.00	4.0	77.9	X	vhdl	4 tarhi	controller	Y	asm	N	16M	16M	N	11	4	2013	2013		no doc, extremely small RISC	difficulty with timing, try 7.0ns	
s6oc	https://github.com/ColinRiley	stable	Dan Gisselquist	RISC	32	32	spartan-6	James Braker	2820		6	1	10	133	##	14.7	1.00	1.0	47.3	X	verilog	31 toplevel	Y	asm	N	4G	4G	N	20	16	5	2015	2015			uses ZIP CPU
suah25soc	https://github.com/ColinRiley	mature	Dan Gisselquist	RISC	32	32	spartan-6	James Braker	7936		6	4	25	87	##	14.7	1.00	1.0	11.0	X	verilog	31 toplevel	Y	asm	N	4G	4G	N	20	16	5	2015	2015			uses ZIP CPU
thairisc	https://github.com/ColinRiley	stable	Dan Gisselquist	RISC	32	32	spartan-6	James Braker	7936		6	4	25	87	##	14.7	1.00	1.0	11.0	X	verilog	31 toplevel	Y	asm	N	4G	4G	N	20	16	5	2015	2015			uses ZIP CPU
zipcpu	https://github.com/ColinRiley	stable	Dan Gisselquist	RISC	32	32	kintex-7-3	James Braker	1687		6	2	218	##	14.7	1.00	1.0	128.9	AX	verilog	7 zipcpu	Y	asm	N	4G	4G	Y	35	16	5	2015	2015	https://github.com/ColinRiley	bare bones variant of zipcpu	autofpga builds complete system	
vespa	http://www.arsc-stable	untested	David J. Lilla	RISC	32	32	kintex-7-3	James Braker	1687		6	2	218	##	14.7	1.00	1.0	128.9	AX	verilog	7 zipcpu	Y	asm	N	4G	4G	Y	35	16	5	2015	2015	https://github.com/ColinRiley	ISA has changed, multiple instruction	support for several FPGA boards	
thelu_gpu	https://github.com/ColinRiley	beta	Diego Valverde	RISC	96	64	kintex-7-3	James Braker	493049		6			##	14.7	0.40	1.0			GP	verilog	32 thelu	Y	asm	N	4G	4G	N	16	32	2005	2005		Ray Cast Programmable graphic Process	four cores, huge LUT count, 2/3rds LUT RAM	
tinyisa	https://github.com/dillon-stable	stable	Dillon Huff	RISC	32	32	kintex-7-3	James Braker	493049		6			##	14.7	0.40	1.0			GP	verilog	32 thelu	Y	asm	N	4G	4G	N	16	32	2005	2005		Ray Cast Programmable graphic Process	four cores, huge LUT count, 2/3rds LUT RAM	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	130160		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462	##	##	14.0	0.00	0.3			A	system	27 CoreQuad	Y	asm	Y	4G	4G	N	16	2017	2017	https://opencores	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-g	
odess	https://github.com/ColinRiley	stable	Dmytro Senyakin	RISC	##	##	cyclone-5	James Braker	35984		A	##	462																							

up_all_soft folder	opencores or primary link	status	author	style/ clone	year start	year end	target size	FPGA	report url	com ments	LUTs /LUT	FF	LUT? /LUT	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ver code	src code	#src file	top file	tool ch	rtl pt	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments
tinycpu	https://opencores.org/project/tinycpu	alpha	Jordan Earls	RISC	8	8	aria-2	James Braker	136	A	384	##	q13.1	0.17	2.0	235.5	AX	vhdl	2	tinycpu	asm	N	1K	1K	12	4	2012	2012	Directory contains	subset of 6502	MIPS/inst reduced due to few inst							
xucpu	https://opencores.org/project/xucpu	stable	Justin Qiao	RISC	16	16	spartan-6	James Braker	356	A	6	4	187	##	14.7	1.00	1.0	524.8	X	vhdl	25	system	4k	Y	4K	4K	Y	28	32	5	2022	2023	https://github.com/justinqiao/xucpu	Experimental Unstable CPU				
risc_uw_dnn	https://opencores.org/project/risc_uw_dnn	stable	Kirk Hayes, Jshamlet	RISC	8	8	intere-7	James Braker	691	6	1	263	##	v21.1	0.33	1.0	125.6	X	vhdl	9	Open8	Y	Yes	N	64K	64K	Y	8	2006	2023		16 inst, scrapped web page, 98 lines of verilog, no call/rtn, bare core, excellent exam						
basic-cpu	https://fembed.net/video/1613232	stable	Kinkolo	RISC	32	32	spartan-7	James Braker	6554	6	44	125	##	v23.2	1.00	1.0	4.6	X	Y	system	15	top	Y	Yes	N	4G	4G	Y	37	32	2022	2023	https://github.com/kinkolo/basic-cpu	real-time device 4 recognizing hardware	senior project at UW, MIPS derivative (WISC-SF)			
open8_urisc	https://opencores.org/project/open8_urisc	stable	Kirk Hayes, Jshamlet	RISC	8	8	intere-7	James Braker	691	6	1	263	##	v21.1	0.33	1.0	125.6	X	vhdl	9	Open8	Y	Yes	N	64K	64K	Y	8	2006	2023		16 inst, scrapped web page, 98 lines of verilog, no call/rtn, bare core, excellent exam						
zktc	https://opencores.org/project/zktc	stable	Kirk Hayes, Jshamlet	RISC	16	16	spartan-7	James Braker	691	6	1	263	##	v21.1	0.33	1.0	125.6	X	vhdl	9	Open8	Y	Yes	N	64K	64K	Y	8	2006	2023		16 inst, scrapped web page, 98 lines of verilog, no call/rtn, bare core, excellent exam						
moncky	https://opencores.org/project/moncky	stable	Kris Demuyneck	RISC	16	16	aria-7	Kris Demuyneck	1376	6	33	10	##	v2.7	0.67	1.0	4.9	X	Y	system	6	zktc	Y	Yes	N	64K	64K	N	32	16	2020	2021	https://hackaday.io/project/174049-moncky	hobby project to design CPU, create compiler, create kernel and run it				
moncky	https://opencores.org/project/moncky	stable	Kris Demuyneck	RISC	16	16	aria-7	Kris Demuyneck	1376	6	33	10	##	v2.7	0.67	1.0	4.9	X	Y	system	6	zktc	Y	Yes	N	64K	64K	N	32	16	2020	2021	https://hackaday.io/project/174049-moncky	intended as educational, all original	10: VGA, PS/2, SP, SD			
moncky	https://opencores.org/project/moncky	stable	Kris Demuyneck	RISC	16	16	aria-7	Kris Demuyneck	1376	6	33	10	##	v2.7	0.67	1.0	4.9	X	Y	system	6	zktc	Y	Yes	N	64K	64K	N	32	16	2020	2021	https://hackaday.io/project/174049-moncky	also has verilog				
latticeicmco8	http://www.lati	stable	Lattice Semiconductor	RISC	8	8	LF2E	Lattice Semic	265	4	1	104	##	v0.33	2.0	64.4	ALX	vhdl	10	isp8_core	Y	Yes	N	256	4K	Y	32	2005	2010	https://en.wikipedia.org/wiki/Lattice_iCMC08	16 deep call stack, four configurations	tool kit: LMS for Diamond3.10						
cpu_32	https://github.com/aslak/32bit-cpu	stable	Lawrence Manning	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
maxicore32	https://github.com/aslak/32bit-cpu	stable	Lawrence Manning	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
nilofar1	https://github.com/aslak/32bit-cpu	stable	Lawrence Manning	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
8bit_piped_pro	https://opencores.org/project/8bit_piped_pro	stable	Mahesh Sukhdeo Palve	RISC	8	8	intere-7	James Braker	691	6	1	263	##	v21.1	0.33	1.0	125.6	X	vhdl	9	Open8	Y	Yes	N	64K	64K	Y	8	2006	2023		16 inst, scrapped web page, 98 lines of verilog, no call/rtn, bare core, excellent exam						
8bit_piped_pro	https://opencores.org/project/8bit_piped_pro	stable	Mahesh Sukhdeo Palve	RISC	8	8	intere-7	James Braker	691	6	1	263	##	v21.1	0.33	1.0	125.6	X	vhdl	9	Open8	Y	Yes	N	64K	64K	Y	8	2006	2023		16 inst, scrapped web page, 98 lines of verilog, no call/rtn, bare core, excellent exam						
xthundercore	http://forum.ace	stable	majorjomo	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
risc_core_i	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
mc1	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
mrisc32	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
mrisc32	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
ice_mik2	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
phnix_cpu_de	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
cpu_32	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
patmos	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
cpu_takagi	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
supersmall	http://www.eec	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
minimips_supr	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
fisc	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
fisc	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
fisc	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
fisc	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
fisc	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
fisc	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
fisc	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
fisc	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
fisc	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	spartan-7	James Braker	2281	785	6	2	104	##	v23.2	1.00	1.0	45.7	X	vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022	2022	https://www.youtube.com/watch?v=32bit-cpu	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md	VGA pattern generator youtube video			
fisc	https://github.com/mrisc/risc_core_i	stable	Manuel Imhof	RISC	32	32	sp																															

uip_all_soft folder	opencores or primary link	status	author	style/ clone	year start	year end	FPGA	report ter	com ents	LUTs ALUT	DFF	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dora	src code	src file	top file	tool chain	ftg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last year	secondary web link	note worthy	comments	
wisc-sp13	https://github.com	stable	Shyamal H Adnakat	RISC	16	16															verilog		Y	N	64K	64K	N		8	2007	2017		CS 552 term project - functional design of a microprocessor called the WISC-SP13				
aap	https://github.com	stable	Simon Cook	RISC	16	16	arria-2	James Braker	7193		A				393	##	q18.0	0.67	1.0	36.6	A	verilog	7 de0_nano	Y	yes	Y	64K	16M	Y		64	2015	2016	http://www.embd	includes Altera project	4 to 64 reg, 24-bit pc, no status reg	
aap	https://github.com	stable	Simon Cook	RISC	16	16	cyclone4	James Braker	10630		A				306	##	q18.0	0.67	1.0	36.6	A	verilog	7 de0_nano	Y	yes	Y	64K	16M	Y		64	2015	2016	http://www.embd	includes Altera project	4 to 64 reg, 24-bit pc, no status reg	
a_tiny_up	https://www.quora.com		Simon Moore, Frankie	RISC	32	32	arria-5	James Braker	35		A					##	q18.0	0.67	1.0			system	1 TinyCom	Y	asm	Y	1K	1K	N	13	128	2007	2011	https://www.cl.ac	from Thacker's version, Un Cambridge course		
x9	https://github.com/Vehzh		Simon Zhang	RISC	8	9															system	24 top_level	Y	asm	N	256	256	Y	13	16	2016	2017		9-bit processor: 4:1:4 op-code, R0, R1 fields			
eco32f	https://github.com	stable	Stefan Kristiansson	RISC	32	32	kintex-7	James Braker	3845			6	3	4	123	##	14.7	1.00	1.0	32.1	X	verilog	12 eco32f	Y	yes	N	512M	256M	Y	61	32	6	2014	2014		pipelined version of the eco32 CPU	cache & mmu
atlas_2k	https://openocd	beta	Stephan Nolting	RISC	16	16	kintex-7	James Braker	1595	1108		6	1	4.5	151	##	14.7	0.80	1.0	75.9	AX	vhdl	19 ATLAS_2K	Y	asm	N	64K	64K	M	80	8	2013	2015	https://www.allat	ARM thumb like inst set	has MMU & full SOC features	
atlas_2k	https://openocd	beta	Stephan Nolting	RISC	16	16	z0-3e	James Braker	1222	1160		6	1	4.5	262	##	v21.1	0.80	1.0	171.4	AX	vhdl	19 ATLAS_2K	Y	asm	N	64K	64K	M	80	8	2013	2015	https://www.allat	ARM thumb like inst set	has MMU & full SOC features	
atlas_core	https://openocd	beta	Stephan Nolting	RISC	16	16	spartan3	James Braker	2406	1091	4	1	1	11	81	##	14.7	0.80	1.0	27.0	AX	vhdl	19 ATLAS_2K	Y	asm	N	64K	64K	M	80	8	2013	2015	https://www.allat	ARM thumb like inst set	has MMU & full SOC features	
atlas_core	https://openocd	beta	Stephan Nolting	RISC	16	16	cyclone4	James Braker	2967	1364	4	1	1	32	99	##	14.8.0	0.80	1.0	26.7	AX	vhdl	19 ATLAS_2K	Y	asm	N	64K	64K	M	80	8	2013	2015	https://www.allat	ARM thumb like inst set	has MMU & full SOC features	
atlas_core	https://openocd	beta	Stephan Nolting	RISC	16	16	cyclone4	James Braker	559	269	6	1	1	200	##	v14.1	0.80	1.0	286.2	AX	vhdl	8 ATLAS_CP	Y	asm	N	64K	64K	Y	80	8	2013	2015	https://www.allat	ARM thumb like inst set	non-MMU version		
atlas_core	https://openocd	beta	Stephan Nolting	RISC	16	16	z0-3e	James Braker	611	285	6	1	1	333	##	v21.1	0.80	1.0	436.4	AX	vhdl	8 ATLAS_CP	Y	asm	N	64K	64K	Y	80	8	2013	2015	https://www.allat	ARM thumb like inst set	non-MMU version		
fluid_core	https://github.com/Hamsi	alpha	Stephan Nolting	RISC	8	12	kintex-7	James Braker	956						381	##	14.7	0.33	1.0	131.7	X	verilog	17 FluidCore	N	Y						8	2015	2020	https://www.allat	data width adj., mem sizes adj.	2020 version requires registration	
processor-core	https://github.com/Hamsi		Steven Hua	RISC	32	32															vhdl		Y	N	4G	4G		24	32	2018	2018		clean, simple, prob classwork	Quartus pro, basic RISC instructions			
ic-3	https://github.com/Sacus		Sudharshu Gupta	RISC	16	16	z0-3e	James Braker								##	v21.1	1.00	1.0			vhdl		Y	asm	N	64K	64K	Y	16	8	2017	2017	https://en.wikipe	from book: 978-0072467505 by Pat	apndx has schematic, uses latches	
anemis	https://github.com/Sudam		Sudharshan Sundaram	RISC	16	16	spartan-3	James Braker	752						3	100	##	14.7	0.67	2.0	44.5	X	verilog	9 main_test	Y	asm	N	64K	64K	Y	22	15	2018	2020	https://www.you	simple, educational UP with decent vi	RISC with several load/store modes
c-mit	http://www.c-mit	stable	Suresh Devanathan	RISC	4	8	kintex-7	James Braker	723		4					178	##	14.7	0.33	1.0	81.4	X	vhdl	3 Processor	Y	asm	N	64K	64K	Y	27	16	2002	2002		neural network microprocessor, specialized registers	
myrisc1	https://github.com	stable	Susam Pal	RISC	8	8															vhdl	5 microprod	Y	N	256	256	Y	16	4	2005	2016	https://en.wikipe	one of several implementations	AKA Mano Machine, LPM macros			
eight_bit_uc	https://github.com	stable	Symplify	RISC	8	12	kintex-7	James Braker													vhdl	10 eight_bit	Y	N		2K	Y		32	2000	2000		part of Amplify documentation				
mist1032	https://github.com	stable	Takahiro Ito	RISC	32	32	arria-2	James altera	10801		A	4		125	98	##	q18.0	1.00	1.0	9.1		system	50 mist32e1d	Y		4G	4G	Y		64	2014	2014		mist32 up: embedded version			
mist1032	https://github.com	errors	Takahiro Ito	RISC	32	32	arria-2	James altera			A										A	verilog	87 mist1032sa	Y		4G	4G	Y		64	2014	2014		mist32 up: out of order version	missing cache, ram, 16entry, 512bit v		
mist1032	https://github.com	errors	Takahiro Ito	RISC	32	32	cyclone4	James altera			A	4		138	32	##	q18.0	1.00	1.0	1.0		verilog	100 mist1032sa	Y		4G	4G	Y		64	2015	2015		mist32 up: in-order version	high pin count		
xtensa	https://github.com/proprietar	proprietary	Venilicia/Cadence	RISC	16	16	2															proprietary		Y		4G	4G	Y		32	5,7				upward compatible family, sliding reg	ASIC usage, TIE tool generates RTL & software	
lion	https://github.com/lliont		Theodoulos Lontakis	RISC	16	16															A	Y	vhdl	7 lionsysten	Y	yes	N	64K	64K	Y		8	2015	2023	https://github.com/lliont	custom gaming CPU, mem segments	software in C#, has BASIC
lion	https://github.com/lliont		Theodoulos Lontakis	RISC	16	16															A	Y	vhdl	7 lionsysten	Y	yes	N	64K	64K	Y		8	2015	2023	http://users.sch	custom gaming CPU, mem segments	new directory, same RTL, Mister project
lion	https://github.com/lliont		Theodoulos Lontakis	RISC	32	32															A	Y	vhdl	7 lionsysten	Y	yes	N	1M	1M	Y		8	2015	2023	http://users.sch	custom gaming CPU, Altera BDF files	new 32-bit version, Mister project
basic-simd-up	https://github.com	stable	Tingyuan Liang	RISC	16	18	spartan7	James Braker	1369	259	6				71	##	v23.2	0.75	1.0	39.1		verilog	5 cputop	Y	N	1K	1K	Y	47	8	2018	2022		simple SIMD processor in Verilog	compiled via Cadence to ASIC layout		
sayuri_cpu	http://www.mf	stable	Toyoaki Sagawa	RISC	32	32	kintex-7	James Braker	1604		6				208	##	14.7	1.00	1.0	129.9	X	vhdl	13 cpu	Y		4G	4G		32	2000	2000		dead weblink	high number of DFF			
tiny64	https://openocd	stable	Ulrich Riedel	RISC	32	32	kintex-7	James Braker	874						189	##	14.7	1.00	2.0	107.9	X	vhdl	6 binyx	Y	asm	N	64K	64K		14	8	2004	2007		data size from 32 to 64 bits	micro-coded sub-ups	
hpc-16	https://github.com	beta	Umar Siddiqui	RISC	16	16	kintex-7	James Braker	871		6				152	##	14.7	0.67	1.0	116.6	X	vhdl	20 risc_16_b	Y	asm	N	64K	64K			16	2005	2015				
fpag1_risc16	http://www.fpag	errors	Van Loi Le	RISC	16	16	kintex-7	James Braker			6				200	##	14.7	0.67	1.0		X	verilog	8 mips_16	Y	N	64K	64K		13	4	2017	2017		similar to mips16, 16_1cycld	incomplete Risc_16 bit module		
fpag2_risc16	http://www.fpag	stable	Van Loi Le	RISC	16	16	kintex-7	James Braker	369						200	##	14.7	0.67	1.0	363.1	X	verilog	8 mips_16	Y	N	65K	65K		8	8	2017	2017		educational, no block RAM inferred	actual prog sz=16, actual data mem sz=256		
fpag4_mips16	http://www.fpag	stable	Van Loi Le	RISC	16	16	kintex-7	James Braker	352						213	##	14.7	0.67	1.0	405.0	X	vhdl	8 mips_vhdl	Y	N	65K	65K		8	8	2017	2017		educational, no block RAM inferred	actual prog sz=16, actual data mem sz=256		
v8cpu	https://github.com/vergel		Vanya Sergeev	risc	8	16															X	verilog	3 v8cpu	Y	asm	N	64K	64K	Y	15	16		2018			simple(educational) multi-cycle von Neumann architecture 8-bit CPU written in "440	
cpu-16-bit	https://github.com/Vedat		Vedang Asgankar	RISC	16	16	spartan7	James Braker	468	195	6				147	##	v23.2	0.67	3.0	70.2	X	vhdl	5 cpu	Y	N	64K	64K	N	17	8	2022			id/st multiple & predication insts	trimming of inst reg		
qrisc32	https://github.com/alpha	alpha	Viacheslav	RISC	32	32	arria-2	James Braker	3075		A	4		144	##	q13.1	1.00	1.0	46.9	A	system	8 qrisc32	Y	yes	N	4G	4G	Y		32	4	2010	2011		qrisc32 wishbone compatible risc core	for PhD thesis	
r8-core	https://github.com/VictorO		Victor O. Costa	RISC	16	16															Y	vhdl	14 r8	Y	asm	N	64K	64K	N	35	16	2019			university project, doc in portuguese	expanded R8 ISA	
mark_ii	https://github.com/Vladislav		Vladislav Mlejnecky	RISC	32	32															A	Y	vhdl	24 mark_ii	Y	yes	Y	16M	16M	N		16	2017	2018		system on chip written in VHDL	custom PCB with MAX10
whitebeard	https://github.com/Mega		Vuk Bordevic	risc	8	16	cyclone-3														A	vhdl		cpu	Y	N	64K	64K	Y	20	2	8	2022	2023		simple risc, shift ops, schematic captu	ISA doc only on github web page
ucode_cpu	https://github.com	stable	Warren Toomey	RISC	16	16	arria-7-3	James Braker	6748		6	1	1		125	##	q15.0	1.00	0.5	29.3	A	vhdl	16 cpu	Y	N	64K	64K	N		32	2013	2016		originally schematic based (Logisim)			
opa	https://github.com	stable	Wesley W. Terpstra	RISC	32	32	cyclone-5	James Braker	8540		A										A	vhdl			Y	N	64K	64K	N		32	2013	2016		An Out-Of-Order Superscalar Soft CPU	tested, incomplete	
marca	https://openocd	stable	Wolfgang Puffitsch	RISC	16	16	arria-2	James Braker	1763		A				22	157	##	q13.1	0.67	6.0	10.0	A	vhdl	40 marca	Y	N	8K	16K		75	16	4	2007	2009		serial multiply & divide	clks/inst is approx
aiuzp/aiuzp	https://github.com	stable	Yamin Li, Wanning Ch	RISC	8	16	arria-2	James Braker	129		A				298	##	q13.1	0.17	2.0	192.6	AX	vhdl	1 cpu	Y	asm	N	64K	64K	Y	16	4	1996	1998		MIPS/inst reduced due to few inst		
aiuzp/aiuzp	https://github.com	stable	Yamin Li, Wanning Ch	RISC	8	16	kintex-7	James Braker	138	51	6																										

uP_all_soft folder	opencores or primary link	status	author	style/ clone	year start	inst size	FPGA	report text	com ments	LUTs ALUT	DH LUT	DF LUT	mults bkm	mults ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ver don	src code	src file	top file	tool chal	flg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments			
riscv_picov32	https://github.com/CliffordWolf	beta	Clifford Wolf	risc-v	32	32	kintex-L3	Clifford	small	761	442	6			454	##	v16.2	1.00	3.0	198.9	X	verilog	1	picov32	Y	yes	N	4G	4G	Y		32	2016	2022		minimal features, soc options	LUTs & Fmax for Kintex, Virtex & Ultrascale+			
riscv_picov32	https://github.com/CliffordWolf	beta	Clifford Wolf	risc-v	32	32	xcku3p-3	Clifford	small	761	442	6			769	##	v16.2	1.00	3.0	336.8	X	verilog	1	picov32	Y	yes	N	4G	4G	Y		32	2016	2022	https://github.com/CliffordWolf	minimal features, soc options	designed for minimum LUTs			
riscv_picov32	https://github.com/CliffordWolf	beta	Clifford Wolf	risc-v	32	32	xcku3p-3	Clifford	large	2019	1085	6			769	##	v16.2	1.00	3.0	127.0	X	Y	verilog	1	picov32	Y	yes	N	4G	4G	Y		32	2016	2022	https://github.com/CliffordWolf	minimal features, soc options	designed for minimum LUTs		
riscv_cpu	https://github.com/untested	untested	Colin Riley	risc-v	32	32	artix-7	Colin Riley		3291	1156	6	12	1	200	##	14.7	1.00	1.0	60.8	X	Y	vhdl	14	core	Y	yes	N	4G	4G	Y		32	2015	2020	https://habs.dominic	Series of 16 tutorials on uP design, w/ RPU uP, TPU now discarded			
riscv_scarv-cpu	https://github.com/scarv		Daniel Page	risc-v	32	32															X	Y	verilog	31	frv_core	Y	yes	N	4G	4G	Y		32	2019	2020	https://www.ukr	side channel hardened, no cache, branch prediction or virtual memory, research proj			
riscv_black-pa	https://github.com/black		Daniel Petrisko	risc-v	64	32																				Y	yes	Y	16E	16E	Y		32	2021			cache-coherent, RV64Gc multicore			
riscv_harris	http://pages.hmc.edu/harris		Dave Harris	risc-v	32	32																				Y	yes	N	4G	4G	Y	45	32	2019	2021		courseware to go with book	no top?		
riscv_harris	http://pages.hmc.edu/harris		Dave Harris	risc-v	32	32																				Y	yes	N	4G	4G	Y	45	32	2019	2021		courseware to go with book	no top?		
riscv_sweriv	https://github.com/chips		david harris & sarah h	risc-v	32	32																				Y	yes	N	4G	4G	Y		32	2017	2024	https://github.com/chips	rvfpga, swervoff, also books/Digital	digkey courseware, three variants		
riscv_taiga	https://github.com/stable	stable	Eric Matthews	risc-v	32	32	zynq			1551					1	123		1.00	1.0	79.3	AX	system	46	glacial	Y	yes	N	4G	4G	Y		32	2017	2022		TAIGA: A new RISC-V soft-processor R	33% smaller & 39% faster than LEON3			
riscv_glacial	https://github.com/brouh		Eric Smith	risc-v	32	32																				Y	yes	N	4G	4G	Y	45	32	2018	2019		designed for 2018 RISC-V SoftCPU Contest, for "smallest implementation" category, 8			
riscv_snitch	https://github.com/WIP		Florian Zaruba	risc-v	32	32																				Y	yes	N	4G	4G	Y		32	2023	https://www.nulp	single-stage, single-issue, in-order RISC-V core (RV32I or RV32E), 32-bit integer and 64				
riscv_jive	https://github.com/fredre		Frédéric REQUIN	risc-v	32	32																				Y	yes	N	4G	4G	Y		32	2018			Size-Optimized Microcoded RISC-V CP	16-bit ALU		
riscv_noel	https://www.gaisler.com		gaisler	risc-v	32	32																AX	verilog	19	jive_cpu_4	Y	yes	N	4G	4G	Y		32	2022	https://www.gais	many config options	32 & 64-bit, software tools, bit files			
riscv_tinsel	https://github.com/POCT		Ghaith Taraneh	risc-v	32	32																				Y	yes	N	4G	4G	Y		32	2022	https://poets-pro	message-passing architecture designed for FPGA clusters				
riscv_minimax	https://github.com/sjnel		Graeme Smecher	risc-v	32	32	16	U0600	Graeme Sme	423	61	6			200	##	v22.2	1.00	4.0	118.2	X	verilog	2	minimax	Y	yes	N	4G	4G	Y		32	2022	2023		LUT count comparisons with other risc	most 32-bit insts microcoded, limited 16-bit ISV			
riscv_gito	https://github.com/hossein		Hossein Ashtari	risc-v	32	32	2CU102	Hossein	include	201079					6	###	###	250				X	system	31	rv32_core	Y	yes	N	4G	4G	Y		32	8	2020	2022	https://beavrin-re	RISC-V Barrel Processor for Deep Ne	has NN accelerator	
riscv_shakti	https://github.com/ajmo		IT Madras	risc-v	32	32																				Y	yes	N	4G	4G	Y		32	3	2014	2021	https://shakti.org	"8 different riscv cores, Madras India	several web sites & datings	
riscv_drin-s	https://github.com/alpha	alpha	Integrated Circuits Lab	risc-v	32	32																A	system	107	module_t	Y	yes	N	4G	4G	Y		32	6	2021	2024		6-stage core, 2-Wide Superscalar, implementing the RISC ISA (RV32IM)		
riscv_niosv	https://www.intel.com	proprietary	Intel	risc-v	32	32	aglex	intel	fastest	1509		A	2	566	##	q21.3	1.00	1.0	375.2	A	proprietary			Y	yes	N	4G	4G	Y		32	5	2021			free license, small inst & data men	RV32IA spec, M20K for reg file, interrupts			
riscv_niosv	https://www.intel.com	proprietary	Intel	risc-v	32	32	aria-10	intel	fastest	1375		A	2	306	##	q21.3	1.00	1.0	222.3	A	proprietary			Y	yes	N	4G	4G	Y		32	5	2021			free license, small inst & data men	RV32IA spec, M20K for reg file, interrupts			
riscv_niosv	https://www.intel.com	proprietary	Intel	risc-v	32	32	stratio-10	intel	fastest	1580		A	2	362	##	q21.3	1.00	1.0	229.1	A	proprietary			Y	yes	N	4G	4G	Y		32	5	2021			free license, small inst & data men	RV32IA spec, M20K for reg file, interrupts			
riscv_rp32	https://github.com/alpha	alpha	Iztok Jeras	risc-v	32	32																				Y	yes	N	4G	4G	Y		32	2022			four variants including single cycle, m	synthesis collapse		
riscv_GRVI-ph	http://fpga.org/	beta	Jan Gray	risc-v	32	32	virtex-u-2	Jan Gray		320		1	375	##	v16.4	1.00	1.0	1172	X	proprietary			Y	yes	N	4G	4G	Y	45	32	3	2015	2018	https://www.you	hand fitted & placed	"Hoplite" router, 1680 cores in XCVP9				
leona3	http://www.gal	stable	Jiri Gaisler, Jan Anders	risc-v	32	32																				Y	yes	Y	4G	4G	Y		64	7	2003	2021	https://en.wikipe	RTL for LEON3, LEON3S and NOEL-V	for microchip & xilinx RAD hard parts	
riscv_rudolf	https://github.com/hobal		Jörg Mische	risc-v	32	32				545					6	200	##	1.00	1.0	367.0	ALMx	verilog	4	pipeline	Y	yes	N	4G	4G	Y		32	5	2021			RISC-V processor for real-time system	34 clock mult & divide		
riscv_potato	https://github.com/beta	beta	Kristian Skordal	risc-v	32	32	kintex-7-3	James Brakef		2467		6			116	##	14.7	1.00	1.0	47.1	X	B	vhdl	24	pp_core	Y	yes	N	4G	4G	Y	30	32	2014	2020				risc-v integer only, no mult	"rocket-core" version at risc.org
riscv_myth	https://github.com/kub3y		Kuburan Karakaran	risc-v	32	32																																		
riscv_minerva	https://github.com/lambd		lambdacorecept	risc-v	32	32																					Y	yes	N	4G	4G	Y		32	6	2020			microarchitecture of Minerva is largely inspired by the LatticeMico32 processor	
riscv_lattice	https://www.lai	stable	Lattice Semi	risc-v	32	32	machXO3	Lattice Semi		1507		4		4	60	##	1.00	1.0	39.8	L	Y	verilog			Y	yes	N	4G	4G	Y		32	5	2021			RV32I ISA, 5 stage pipeline, configured & generated using Lattice Procel			
riscv_rv3n	https://github.com/riscvli		Li Xinbing	risc-v	32	32																				Y	yes	N	4G	4G	Y		32	2020			RV32IMC processor core, which has a new pipeline with "3+N" stages			
superscalar-ris	https://github.com/riscvli		Li Xinbing	risc-v	32	32																				Y	yes	N	4G	4G	Y		32	2019	2020				Super-scalar out-of-order RV32IMC	performance: 6.4 CoreMark/MHz
reonn	https://github.com/difficult		Lucas Castro	risc-v	32	32	kintex-7-3	James	many files						6		##	14.7	1.00	1.0					Y	yes	N	4G	4G	Y		32	2017	2018	https://stria-liv	uses Leon infrastructure with risc-v ISA				
riscv_reonn	https://github.com/difficult		Lucas Castro	risc-v	32	32	spartan6	Wajih Youssef		3370					6	133	##	1.00	1.0	39.4					Y	yes	Y	4G	4G	Y	45	32	2018			Lightweight Cryptographic Instruction	risc-v version on Leon3 tools			
riscv_haradz	https://github.com/Wren		Luke Wren	risc-v	32	32																L	verilog	18	hazards5	Y	yes	N	4G	4G	Y		32	5	2019	2023	https://arxiv.org/a	RISC-V processor designed for the RISCBo	games console	
riscv_haradz	https://github.com/Wren		Luke Wren	risc-v	32	32																L	verilog	28	hazards3	Y	yes	N	4G	4G	Y		32	3	2019	2024	https://github.com	RISC-V processor designed for the RISC	supports ASIC synthesis	
riscv_riscboy	https://github.com/Wren		Luke Wren	risc-v	32	32																L	verilog	54	riscboy_f	Y	yes	N	4G	4G	Y	45	32	2018	2021				portable games console design, PCB dsgn, see riscv_hazard3&5	
riscv_dark	https://github.com/beta	beta	Marcelo Samsoniuk	risc-v	32	32	kintex-7-3	Marcelo Sam		1000		6			220	##	v20.1	1.00	1.0	220.0	XL	verilog	4	darriscv	Y	yes	N	4G	4G	Y	45	32	2	2018	2024	https://opencores	written in one night, low line count	ku040 overclock 400MHz, builds for 18 fpga bo		
riscv_dark	https://github.com/alpha	alpha	Marcelo Samsoniuk	risc-v	32	32	kintex-7-3	James Brakef		1422		6	1	167	##	v17.0	1.00	1.0	117.2	XL	verilog	2	darkscov	Y	yes	N	4G	4G	Y	45	32	2	2018	2024	https://blog.hacke	written in one night, low line count	readme is descriptive, uses cache			
f3ztc	https://github.com/beta	beta	marko zec, vordah, Da	risc-v	32	32	artix-7-3	zec & vordah		1048		6	4	33	185	##	14.7	1.00	1.0	176.5	X	vhdl	50		Y	yes	N	4G	4G	Y	30	32	5	2014	2019	https://www.nxlab	MIPS or RISC-V ISA, Arduino support	https://www.youtube.com/watch?v=55mzMH		
riscv_wildcat	https://github.com/schoe		Martin Schoeberl	risc-v	32	32	artix7	Martin Schoe		993	442	6			111	##	1.00	1.0	112.0	X	scala	32	singlecycl	Y	yes	N	4G	4G	Y		32	4	2025			comparison of 3, 4 & 5 stage pipeline	book: Digital Design with			
riscv_wildcat	https://github.com/schoe		Martin Schoeberl	risc-v	32	32	cyclone4	Martin Schoe		1727	452	4			85	##	1.00	1.0	48.9	A	scala	32	singlecycl	Y	yes	N	4G	4G	Y		32	4	2025			comparison of 3, 4 & 5 stage pipeline	papers show 3 & 5 stage pipelines			
riscv_fwirisc	https://github.com/mball		Matthew Balance	risc-v	32	32	ic640	Matthew Bal		1653		4			##	1.00	6.7			AL	system	8	fwirisc_fw																	

up_all_soft folder	opencores or primary link	status	author	style/ clone	year	inst size	FPGA	report t	com ent	LUTs ALUT	DFF	LUT? DFF	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven doc	src code	#src file	top file	tool chal	fltg pt	max data	max inst	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments		
riscv_humming	https://github.com/riscv-humming	stable	riscv	32	32	32	kintex-7-3	James Braker	14119			6	32	62	##	14.7	1.00	1.0	4.4	X	Y	verilog	141	e203_soc	Y	Yes	N	4G	4G	Y	32	2016	2022	https://github.com/riscv-humming	e200 has opensource	also have a chip			
riscv_humming	https://github.com/riscv-humming	untested	riscv	32	32	32																Y	verilog		Y	Yes	N	4G	4G	Y	32	2017	2022	https://github.com/riscv-humming	AKA e200, Chinese	software tools take 80M8			
riscv_sifive	https://www.sifive.com	asic	riscv	32	32	32																Y	proprietary		Y	Yes	N	4G	4G	Y	32			https://www.sifive.com	ASIC IP house, 32-bit "freedom" core	free Artix-7 bitstream			
riscv_sifive	https://www.sifive.com	asic	riscv	64	32	32																Y	proprietary		Y	Yes	N	4G	4G	Y	32			https://www.sifive.com	ASIC IP house, 64-bit "freedom" core	free Artix-7 bitstream			
sys_emz1001	https://github.com/pepek/zoltan	asic	Zoltan Pekic	S20000	4	8	spartan-3	Zoltan Pekic	1022	344	4				##	14.7	0.16			X	Y	vhdl	26	EMZ1001A	Y	asm	N	128	4K	59				2022	https://hackaday.com/2022/01/01/zoltan-pekic-emz1001/	recreation of Iskra EMZ1001 4-bit micro no black ram? Picture of original chip			
jcore_aka_sh2	http://www.i-ge.com	difficult	Jeff Dionne, Rob Landi	SH2	32	16																Y	vhdl	136		Y	Yes	N	4G	4G	Y	32	2014	2020	https://www.youtube.com/watch?v=I-ge	different from jcore_aka_sh2, schematic for Spartan-6 board	Americans in Japan		
i-core_pi	https://github.com/i-core	stable	SH2	32	16	32																Y	vhdl	45	cpu	Y	Yes	N	4G	4G	Y	16	2014	2020	https://www.cnx.org/IT/ebooks/i-core_pi/index.html	different from jcore_aka_sh2, schematic for Spartan-6 board			
igpu	https://github.com/igpu	stable	SM7	32	32	32	zyg7040	Muhammad	128K			6	##	167	##	v17.2				X	Y	vhdl	34	igpu	Y	Yes	Y	4G	4G	Y	32	2016	2017	https://d1.acm.org/10.1145/3121211.3121212	graph cores, reviews comparable prod vivado fpga at IP benchmarks, wikipedia: GPGP				
verilogboy	https://hackaday.com/2019/01/01/verilog-boy/	alpha	Wenting Zhang	SM83	8	8	zu-3e	James Braker	2415	1601	6		4	238	##	v21.1	0.33	3.0	10.8	X	Y	verilog	22	boy	Y	Yes	N	64K	64K	Y		2019	2019	https://github.com/verilogboy/verilog-boy	Game Boy in Verilog, both CPU (SM83) and GPU (SM83) implemented	also https://github.com/neilryan/GBA			
sparc64soc	https://github.com/sparc64soc	alpha	Dmitry Rozhddestvenskiy	SPARC	64	32	kintex-7-3	James Braker	errors	7554					##	v21.0	2.00	1.0		Y	verilog	263	W1	N	Y	Yes	N	4G	4G	Y		2009	2010		huge source file count	work in progress with no progress			
i1_core	https://openpiton.io/i1-core/	stable	Fabrizio Fazzino et al	SPARC	64	32	kintex-7-3	James Braker	52845			6	8	59	56	##	v14.1	2.00	1.0	2.1	AX	verilog	136	i1_top	Y	Yes	Y	N	4G	4G	Y	32	2007	2012	https://en.wikipedia.org/wiki/OpenPiton	reduced version of OpenSPARC T1	Vivado run		
leon2	https://github.com/leon2	stable	Jiri Gaisler	SPARC	32	32	kintex-7-3	James Braker	5992			6	1	12	133	##	v14.7	1.00	1.0	22.3	X	vhdl	82	leon	Y	Yes	Y	N	4G	4G	Y	64	5	1999	2003	https://en.wikipedia.org/wiki/Leon2	LUT #s from Mios vs Leon2 comparison	https://www.gaisler.com/index.php/products/leon2	
leon3	https://github.com/leon3	stable	Jiri Gaisler	SPARC	32	32	kintex-7-3	James Braker	5992			6	1	12	133	##	v14.7	1.00	1.0	22.3	X	vhdl	82	leon	Y	Yes	Y	N	4G	4G	Y	64	5	1999	2003	https://en.wikipedia.org/wiki/Leon3	large config file, rad-hard asic version	https://www.gaisler.com/index.php/products/leon3	
leon3	http://www.gaisler.com/index.php/products/leon3	stable	Jiri Gaisler, Jan Anders	SPARC	32	32	kintex-7-3	Jiri Gaisler	2920			6		183			1.00	1.0	62.7	ALIX	X	vhdl	100	leon3x	Y	Yes	Y	N	4G	4G	Y	64	7	2003	2021	https://en.wikipedia.org/wiki/Leon3	customized for ~50 FPGA devices, xls with utilization for all targets		
openpiton	https://github.com/openpiton	difficult	mmickewon	SPARC	32	32	kintex-7-3	James Braker	too many files			6				##	v14.7	1.00	1.0			verilog			Y	Yes	Y	N	4G	4G	Y	64	2015	2019	http://parallel.org.uk/openpiton/	Princeton Un.	both FPGA & ASIC, very many source files		
temlib	http://temlib.org	stable	SPARC	32	32	32	kintex-7-3	James Braker	2579			6	32	111	##	v14.7	1.00	1.0	43.1	X	vhdl	48	temlib	Y	Yes	N	4G	4G	Y	64	2013	2015		copywrite: experimental use	has caches				
temlib	http://temlib.org	stable	SPARC	32	32	32	kintex-7-3	James Braker	3730			6	5	111	##	v14.7	1.00	1.0	29.8	X	vhdl	48	temlib	Y	Yes	N	4G	4G	Y	64	2013	2015		copywrite: experimental use	options for fltg pt, pipeline, mul & div config				
amic-0	https://github.com/amic-0	stable	Alberto Moriconi	stack	32	8	zu-3e	James Braker	622	357	6			250	##	v21.1	1.00	6.0	67.0	X	vhdl	12	processor	Y	Yes	N	4G	4G	Y		2010	2021	https://en.wikipedia.org/wiki/Amic-0	based on mic-1 by Andrew Tanenbaum	36-bit uCode, usually java virtual machine				
stack-cpu	https://github.com/stack-cpu	stable	Arlet Ottens	stack	16	16															X	verilog	2	cpu	Y	Yes	N	64K	64K	N	23			2017			3 or 4 stacks, load/store with stack of xilinx block RAM		
pancake	https://people.eecs.berkeley.edu/~pancake/	stable	Bruce Land	stack	16	5	kintex-7-3	James Braker	bypass	441		6	1	1	128	##	v14.7	0.67	1.0	194.8	X	verilog	7	de2_minid	Y	Yes	N	4K	4K	Y	31			2010	2014	http://www.cs.cmu.edu/~pancake/	The Pancake Stack Machine derived from the ECE5760	Cornell ECE5760	
hive	https://github.com/hive	stable	Eric Wallin	stack	32	32	ari-2	James Braker	1420			A	8	24	283	##	q13.1	1.00	1.0	199.4	ALX	verilog		hive_core	Y	Yes	N	4K	4K	Y	10	8	2013	2015		4 symmetrical stacks, eight threads via pipeline barrel			
spu-mark-ii	https://github.com/spu-mark-ii	stable	WIP	stack	16	16															X	verilog	37	sc	Y	Yes	N	64K	64K	Y	34			2020	2023	https://ashet.org/	micro-code ISA stack machine	ISA at doc/specs/spu-mark-ii.md	
minicpu	http://www.cs.tu-berlin.de/~minicpu/	stable	Hirotugu Nakano	stack	16	5	kintex-7-3	James Braker	lots of	433		6	1	1	128	##	v14.7	0.33	1.0	97.7	X	verilog	7	minicpu	Y	Yes	N	4K	4K	Y	26			2008	2018		same as tiny-cpu	uses Flex, Bison & Perl to create gcc compiler	
mpio3	http://www.bit.ly/mpio3	stable	K. Lee	stack	16	16	kintex-7-3	James Braker				6			##	v14.7	1.00	1.0			verilog			Y	asm	N	4K	4K	Y	32K			1999	2007	https://groups.google.com/group/mpio3	data documentation, CPLD implement	*1 schematics, also mpro3		
tiny_cpu	http://www.cs.tu-berlin.de/~tiny_cpu/	stable	K. Nakano	stack	16	5	kintex-7-3	James Braker	multiple assignments	6		6			##	v14.7	0.66	3.0	2.0	AX	verilog	11	DE2_TINY	Y	Yes	N	4K	4K	Y				2007	2009	http://www.cs.tu-berlin.de/~tiny_cpu/	different from tinycpu	uses Flex, Bison & Perl to create gcc compiler		
minicpu-3	https://github.com/minicpu-3	stable	Michael Morris	stack	16	8	kintex-7-3	James Braker	147			6		741	##	v14.7	0.67	28.0	120.6	X	verilog	2	both	Y	Yes	N	4K	4K	Y	33			2012	2013		separate source for each CPLD chip, fits (2) XC9500 CPLD @ 71.4 MHz	to create gcc comp		
m17	http://users.ece.cmu.edu/~m17/	asic	Philip Koopman	stack																														2012	2013	https://users.ece.cmu.edu/~m17/	chapter 4.3 in Koopman	6600 gate ASIC	
tridator-cpu	https://github.com/ledner/tridator-cpu	stable	Sebastian Lederer	stack	32	16	artix-7	James Braker	incom	1019	362				100	##	v24.2	1.00	4.0	24.5	X	verilog	20	top	Y	Yes	N	4G	4G	Y				2024			32-bit stack machine, Wirth pascal	LUT counts don't match those of a Bit up	
the12x_12up	https://github.com/the12x_12up	alpha	James Brakefield	stack/acc	12	12	kintex-7-3	James Braker	972			6	1	1	123	##	v14.7	0.50	1.0	63.3	X	vhdl	2	the12x_12	Y	Yes	Y	N	4K	4K	Y	54	64	1	2015			combo stack/accumulator design	load/store arch, not optimized
aquarius	https://openpiton.io/aquarius/	stable	Thorn Aitch	SuperH-2	32	32	kintex-7-3	James Braker	4071			6	2	10	97	##	v14.7	1.00	1.0	23.7	ALX	verilog	21	top	Y	Yes	N	4G	4G	Y		2020	2015	http://gnf.org/cd/	clone of Hitachi SH-2	project seems to have stalled			
aquarius	https://openpiton.io/aquarius/	stable	Thorn Aitch	SuperH-2	32	32	zu-3e	James Braker	3563	1384	6	2	16	147	##	v21.1	1.00	1.0	41.2	ALX	verilog	21	top	Y	Yes	N	4G	4G	Y		2020	2015	http://gnf.org/cd/	clone of Hitachi SH-2	project seems to have stalled				
sys0800	https://github.com/sys0800	stable	Zoltan Pekic	TMS08000	4	12																vhdl	26	sys0800	Y	Yes	N	12	512					2019	2020	https://github.com/sys0800	calculator chip, both TI Datamath and 4-function BCD calculator chip	256x52 micro code	
tms1000	https://openpiton.io/tms1000/	stable	Nand Gates	TMS10000	4	8																verilog	4	tms1000	Y	Yes	N	64	1K	54				2021	2021		used in several TI products		
con89000	https://github.com/con89000	stable	Matthew Hagerty	TMS99000	8	8	spartan-7	James Braker	incom	41	30	6		122	##	v23.2	0.33	5.0		X	Y	verilog	7	top	Y	Yes	N	64K	64K	Y	16			2017			LUT counts don't match those of a Bit up		
TMS99000	https://github.com/tms99000	stable	Matthew Hagerty	TMS99000	8	8	spartan-7	James Braker	incom	41	30	6		122	##	v23.2	0.33	5.0		X	Y	verilog	7	top	Y	Yes	N	64K	64K	Y	16			2017			F18A is a gaming box, conflicts with C time triggered arch	Tang Nano 9K F18A clone	
uTCA	http://www.cit.berkeley.edu/~utca/	stable	Hans Tiggeler	TITA	16	16	kintex-7-3	James Braker	810			6	1	57	##	v14.7	0.67	1.0	47.4	X	vhdl	23	utca_strud	N	asm	N	4K	4K	Y	8			2003	2003	http://www.hi-lab.com/utca/	no accum, data pointer and bracketed	current version & earlier version		
bfcpu	http://www.cit.berkeley.edu/~bfcpu/	stable	Clifford Wolf	Turing	8	3	kintex-7-3	James Braker	422			6		345	##	v14.7	0.01	4.0	2.0	X	B	vhdl	4	cw6671	Y	Yes	N	64K	64K	Y	8			2003	2003	https://en.wikipedia.org/wiki/Bfcpu	no accum, data pointer and bracketed	internal 1-byte data cache doubles performance	
bfcpu	http://www.cit.berkeley.edu/~bfcpu/	stable	Clifford Wolf	Turing	8	3	zu-3e	James Braker	387			6		500	##	v21.1	0.02	4.0	6.5	X	B	vhdl	4	cw6671	Y	Yes	N	64K	64K	Y	8			2003	2003	https://en.wikipedia.org/wiki/Bfcpu	no accum, data pointer and bracketed	first implementation, no data cache	
openfire_core	https://openpiton.io/openfire-core/	stable	Alex Marchner, Steph	uBlaze	32	32	kintex-7-3	James Braker	empty project	1164		6	3	1	192	##	v14.7	0.33	1.0		X	verilog	12	openfire_4	Y	Yes	N	4G	4G										

uP_all_soft folder	opencores or primary link	status	author	style / clone	inst sz	FPGA	reporter	com ents	LUTs ALUT	DFF	LUTs mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src file	top file	tool chal	flt pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pip e ass	start year	last revis	secondary web link	note worthy	comments			
opengateware	https://github.com/opengateware	opengateware		Z80	8	8														A	Y	vhdl	verilog	Y	yes	N	64K	64K	Y				2008	2016	https://github.com	compatible Congo Bongo/Tip Top arc	several others at opengateware		
z80soc	https://openpor	stable	Ronivon Costa	Z80	8	8	spartan3e	James Brakef	2474		4	2	19	78	##	14.7	0.33	3.0	3.4	AX	Y	vhdl	19	top_3se	Y	yes	N	64K	64K	Y				2008	2016	https://github.com	based on Daniel Wallner's T80	directory disappeared	
z80soc	https://openpor	stable	Ronivon Costa	Z80	8	8	zu-3e	James Brakefield			6					##	v21.2	0.33	3.0		AX	Y	vhdl	19	top_3se	Y	yes	N	64K	64K	Y				2008	2016			based on Daniel Wallner's T80
y80e	https://openpor	stable	Sergey Belyashov	Z80	8	8	cyccone-3	Sergey Belyas	2557							##	14.7	1.00	3.0			verilog	15	top_level	Y	yes	N	64K	64K	Y				2013	2019			Y80e - Z80/Z180 compatible processor	
Z80control	https://openpor	alpha	Tyler Pohl	Z80	8	8	kintex-7	James Brakef	1483		6			189	##	14.7	0.33	3.0	14.0	X	Y	verilog	55	top_de1	Y	yes	N	64K	64K	Y				2010	2012			Microprocessor targeting embedded interfaces to DRAM, based on T80 core	
socZ80	http://spowrbit	stable	Will Sowerbutts	Z80	8	8	spartan-6	James constr	2568		6	15	93	##	14.7	0.33	3.0	4.0	X			vhdl	25	top_level	Y	yes	N	64K	64K	Y				2013	2014			based on Daniel Wallner's T80, for Papilio Pro board	
tiny_zuse	https://github.com/tinyzuse	stable	Florian Stolz	zuse 23	22	8																													partial implement of Zuse Z3 ALU				
gpu	https://openpor	stable	Diego A. Idaraga				kintex-7	James	errors in source		6				##	14.7	1.00	1.0				verilog	4	project	Y	Y	Y	64	N	9				2024		https://tinytapeout.com	graphic processing unit	design from tinytapeout run tt06	
hvhdl	https://github.com	WIP	johonkanen																		AGLX	vhdl														coding errors			
reduceron	https://www.c	stable	Matthew Naylor/Tommy Thorm																		AX															kit for putting together a uP using his floating-point VHDL, ambitious project			
pycpu	https://pycpu.w	myhdl	Norbert Feurle			8																														hardware for functional programming			
complete_8bit	https://www.gu	stable	Van-Lei Le			8	8	kintex-7	James modifi	208	6	1	260	##	14.7	0.33	3.0	137.5	X			vhdl	6	computer	N		N	96	128	Y				2013	2016	https://pycpu.wor	python hardware processor	memory_unit uses block RAM, IO ports pruned	

127 # usable(beta, stable or m	26	116	266	blank	678	≡	645	≡	63					478 verilog	454	non-blank	798	94	694	41	31																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							</
--------------------------------	----	-----	-----	-------	-----	---	-----	---	----	--	--	--	--	-------------	-----	-----------	-----	----	-----	----	----	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----

Under the assumption that the core is capable of one instruction per clock

719 Unique folders in this sheet

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
uP_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
DFF	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used: 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
flt pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++, --indir; (indir), (indir++), (--indir), (indexed), abs-short/direct page, scaled
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions or web page updates
secondary web link	secondary web address
note worthy	anything special about the design

77	paper_only
60	educational
25	weak_start
8	up_cores
27	in limbo
10	planning
76	simulation
573	main+sim
497	net main
644	total

417	VHDL
450	Verilog
82	System Verilog
17	Spinal/Scala
19	VHDL, Verilog
3	MyHDL
36	proprietary
14	other
29	Schematics
####	total

<https://github.com/fayalalebrun/awesome-spinalhdl>

(17) scala/spinal CPUs

418 designs with FOM (KIPS/LUT) results (some duplicates due to multiple FPGA runs)
385 designs with best FOM (likely true measure of # of usable designs)