

up_all_sof

opencores or primary link

status

author

style / clone

data size

inst size

FPGA

reporter

com ents

LUTs ALUT

LUT? mults

bik ram

F max

date ver

MIPS /inst

clks/ inst

KIPS /LUT

ven dor

SOC

src code

#src files

top file

doc

tool chal

fltg pt

Hav'd

max dat

max inst

byte adrs

inst

adr mod

reg

pip e loc

start year

last revis

secondary web link

note worthy

comments

Small soft core up Inventory

Opencore and other soft core processors

kpg-risc	https://github.com/kranit/		Kiran & Aluru	RISC	32	32																															only two register fields + shift amount								
cpu11	https://github.com/verilog-yes	untested	1801BM1	PDP11	8	16																														Two versions, PDP-11 uP reverse engineer USSR uP, no DEC prototype, proprietary die de									
vm80a	https://github.com/verilog-yes	untested	1801BM1	PDP11	8	16	cyclone-3			607	4			104																						Two versions of Soviet i8080a reverse engineered from silicon die, 607 4LUTs, 104M uP for educational purposes: myproc1(single cycle), myprocz2(pipelined)									
myproc	https://github.com/alpha		A. Raamakrishnan	RISC	32	32																																							
reverse-u16	https://github.com/stable		A.T.	Z80	8	8	cylcone-4		James Brakel	11224	4		60			##	14.7	0.33	4.0	X	Y	vhdl	29	xzply	Y	yes	N	N	64K	64K	Y							SOC project using T80, HDML generat retro Z80 based on T80 by Daniel Wallner							
copyblaze	https://openoc.org/stable		Abdullah Ellibrahimi	picoblaze	8	18	kintex-7-3		James missin	622	6		217			##	14.7	0.33	2.0	57.5	IX	vhdl	16	cp_copyle	Y	asm	N	N	256	2K	Y							wishbone extras							
versimiplecpu	https://github.com/MIC25		Abdallah Yidiz	mic25	32	32																														retro 3D BCD arithmetic									
yas64	https://github.com/early		Adithya Sunil	x86	64	8																														One Instruction Window									
sab	https://openoc.org/stable		Ahmed Shahein	accum	8	8	kintex-7-3		James no LUT	48	6		200			##	14.7	0.10	4.0	104.2	X	vhdl	15	mp_struct	Y	asm	N	N	16	16	Y	5						simplest set of 64-bit operations, presumably x86 like instruction forming							
blue	https://openoc.org/stable		Al Williams	accum	16	16	spartan-3-4		James remov	1025	4		63			##	14.7	0.67	1.0	41.1	X	verilog	16	topbox	web	Y	asm	N	N	4K	4K	Y	16						As Possible Computer from Blue						
cardiac	https://openoc.org/mature		Al Williams	accum	13	12	spartan-3-4		James Brakel	557	4		71			##	14.7	0.30	1.0	38.5	X	verilog	16	vtach	Y	asm	N	N	100	100	Y	10						Cardboard Illustrative Aid to Comput 3 digit BCD arithmetic							
one-der	http://www.drd	untested	Al Williams	CISC	32																																								
eight32	https://github.com/robini		Alastair M. Robinson	accum	32	8	cyclone-4		Alasta app	1300	4		133																							5-bit op-code & 3-bit reg #									
zpufile	https://github.com/mature		Alastair M. Robinson	accum	32	8	cyclone-3		Alasta app	1000	4																									full tool set, see github page for ISA description									
amirc0	https://github.com/abmrc		Alberto Moriconi	RISC	32	32																														additional instructions									
6809_6309	https://openoc.org/beta		Alejandro Paz Schmidt	6809	8	8	arria-2		James Brakel	1680	A		145		##	q18.0	0.33	3.0	9.5	AIXL	B	verilog	5	MC6809_4	Y	yes	N	N	64K	64K	Y							2012	2015		based on mic-1 by Andrew Tanenbaum				
6809_6309	https://openoc.org/beta		Alejandro Paz Schmidt	6809	8	8	kintex-7-3		James Brakel	1997	6		175		##	14.7	0.33	3.0	9.7	AIXL	B	verilog	5	MC6809_4	Y	yes	N	N	64K	64K	Y								6309 op-codes not implemented						
6809_6309	https://openoc.org/beta		Alejandro Paz Schmidt	6809	8	8	zu-2e		James area o	1624	6		282		##	v20.1	0.33	3.0	19.1	AIXL	B	verilog	5	MC6809_4	Y	yes	N	N	64K	64K	Y								6309 op-codes not implemented						
6809_6309	https://openoc.org/beta		Alejandro Paz Schmidt	6809	8	8	stratix-5		James Brakel	1711	A		223		##	q14.0	0.33	3.0	14.3	AIXL	B	verilog	5	MC6809_4	Y	yes	N	N	64K	64K	Y								6309 op-codes not implemented						
6809_6309	https://openoc.org/beta		Alejandro Paz Schmidt	6809	8	8	zynq+		James fmax s	1676	6		323		##	v18.2	0.33	3.0	21.2	AIXL	B	verilog	5	MC6809_4	Y	yes	N	N	64K	64K	Y								6309 op-codes not implemented						
brainfuckpu	https://openoc.org/beta		Aleksander Kaminski	x86	8	3	kintex-7-3		James Brakel	110	6		432		##	14.7	0.08	2.0	157.2	X	verilog	1	brainfuck_cpu	N	Y														2014	2015		Touring machine like. 2ndary link is a adj prog & data mem size, terrible name			
ao486	https://openoc.org/beta		Aleksander Osman	x86	32	8	kintex-4-7		James Brakel	36904	4		4	47	46	##	q13.1	1.00	1.0	1.3	I	Y	system	85	ao486	Y	yes	N	N	4G	4G	Y								2014	2015		complete 486, SOC configuration non-SOC, no MMU		
ao486	https://openoc.org/beta		Aleksander Osman	x86	32	8	zu-2e		James Brakel	altera at	6				##	v20.1	1.00	1.0	1.3	I	Y	system	85	ao486	Y	yes	N	N	4G	4G	Y								2014	2015		complete 486, SOC configuration non-SOC, no MMU			
no9800	https://openoc.org/beta		Aleksander Osman	68000	16	16	arria-2		James Brakel	3479	A		6	169	##	q13.1	0.67	4.0	8.1	I	Y	verilog	1	ao68000	br	yes	N	N	4G	4G	Y									2010	2012		uses microcode, instruction prefetch buffer		
aoocs	https://github.com/beta		Aleksander Osman	68000	16	16	arria-2		James Brakel	17852	A		2	43	57	##	q18.0	0.67	4.0	0.5	I	Y	verilog	22	aoOCS	br	yes	N	N	4G	4G	Y									2010	2011		uses ao68000 core. Amiga chip set er Wishbone Amiga OCS SoC	
aoocs	https://github.com/beta		Aleksander Osman	68000	16	16	cyclone-10		James Brakel	26009	A		2	67	45	##	q18.0	0.67	4.0	0.3	I	Y	verilog	22	aoOCS	br	yes	N	N	4G	4G	Y									2010	2011		uses ao68000 core. Amiga chip set er Wishbone Amiga OCS SoC	
aoocs	https://github.com/beta		Aleksander Osman	68000	16	16	cyclone-2		Alealexkor o	26227	A		2	65	##	q10.1	0.67	4.0		I	Y	verilog	22	aoOCS	br	yes	N	N	4G	4G	Y									2010	2011		uses ao68000 core. Amiga chip set er Wishbone Amiga OCS SoC		
aoocs	https://github.com/beta		Aleksander Osman	68000	16	16	kintex-7-3		James Brakel	altera pimitives	6				##	14.7	1.00	1.0		I	Y	verilog	22	aoOCS	br	yes	N	N	4G	4G	Y									2010	2011		uses ao68000 core. Amiga chip set er Wishbone Amiga OCS SoC		
aoor3000	https://openoc.org/beta		Aleksander Osman	MIPS	32	32	kintex-7-3		James Brakel	5307	6		4	9	129	##	v4.0	1.00	1.0	24.2	IX	verilog	19	aor3000	Y	yes	N	N	4G	4G	Y									32	5	2014	2015		MIPS R3000A compatible, has MMU moved declarations forward
aoor3000	https://openoc.org/beta		Aleksander Osman	MIPS	32	32	zu-2e		James area o	4259	6		4	8	167	##	v4.0	1.00	1.0	39.1	IX	verilog	19	aor3000	Y	yes	N	N	4G	4G	Y										2014	2015		MIPS R3000A compatible, has MMU moved declarations forward	
dlx_calvino	https://github.com/alester		Alessandro Calvino	DLX	32	32																																							
dlx_chiara	https://github.com/alester		Alessandro Di Chiara	DLX	32	32	kintex-7-3		James Brakel	2915	6		90	##	14.7	1.00	1.0	30.9	X	vhdl	32	a-dlx	Y	yes	N	N	4G	4G	Y										2017	2019		Course project, no RTL comments, VHDL via instructor?			
rysc_lowrisc	https://github.com/scala		Alex Bradbury	risc-v	32	32																																							
lvp32	https://openoc.org/beta		Alex Kuznetsov	RISC	32	32	kintex-7-3		James Brakel	850	6		3	1	196	##	14.7	1.00	2.0	115.4	AIX	vhdl	20	lvp32u	to	Y	asm	N	N	4G	4G	Y	30								2016	2019		register file in block RAM	
openfire_core	https://openoc.org/alpha		Alex Marschner, Steph	u8085	32	32	kintex-7-3		James empty project																												2007	2009		OpenFire Processor Core					
g185	http://simlab.net	stable	Alex Mischro	u8085	8	8	kintex-7-3		James gate level design																												2013	1993		also a TTL implementation in VHDL					
hrm-cpu	https://github.com/untested		Alexandre Dumont	accum	8	16																																							
riscv_rvbs	https://github.com/CTSR01		Alexandre Joannou	risc-v	32	32																															2018	2020		modelled on "Human Resource Machine"					
sayeh-process	https://openoc.org/stable		Alireza Haghdoust, Arr	RISC	16	8	kintex-7-3		James Brakel	479	6		1	164	##	14.7	0.67	1.0	229.7	X	verilog	13	Sayeh	Y	yes	N	N	64K	64K	Y										2008	2009		haghdoust.persiangig.com		
an-noc-mpsoc	https://openoc.org/mature		Alireza Monemi	u8085	32	32	kintex-7-3		James Brakel	1164	6		3	1	192	##	14.7	1.00	1.0	165.2	X	Y	verilog	90	aeMB	Y	yes	N	N	4G	4G	Y										2014	2017		choice of Im32, aeMB, mor1kx or or1 full system has network of cores
an-noc-mpsoc	https://openoc.org/mature		Alireza Monemi	u8085	32	32	zu-2e		James area o	968	6		3	284	##	v20.1	1.00	1.0	293.2	X	Y	verilog	90	aeMB	co	Y	yes	N	N	4G	4G	Y										2014	2019		choice of Im32, aeMB, mor1kx or or1 full system has network of cores
an-noc-mpsoc	https://openoc.org/mature		Alireza Monemi	u8085	32	32	zu-2e		James area o	1073	6		3	291	##	v20.1	1.00	1.0	278.5	X	Y	verilog	90	aeMB	co	Y	yes	N	N	4G	4G	Y										2014	2019		choice of Im32, aeMB, mor1kx or or1 full system has network of cores
openxlr8	https://github.com/Alorin		alorin technology	AVR	8	16																																2019			https://www.alorin.com				
nios2	https://github.com/Alorin	proprietary	Altera	Nios II	32	32	stratix-3		Altera consis	1020	A		290	##	q13.1	0.90	1.0	255.9	I	proprietary																			2004			AVR clone, SnO and Huij Arduino com Nios II/e: fastest version, DMIPS adj, 2.15 Core			
nios2	https://github.com/Alorin	proprietary	Altera	Nios II	32	32	stratix-5		Altera consis	584	A		4																																

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	repor ter	com ents	LUTs ALUT	LUT %	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	# ins	start year	last revis	secondary web link	note worthy	comments		
ARM_Cortex_M	http://www.arm.com	proprietary	ARM	ARM M1	32	16	virtex-5	ARM	65nm	1900	6			200			1.00	1.0	105.3	AIX	proprietary			Y	yes	N	4G	4G	Y		16	3	2007		https://en.wikipedia.org/wiki/Xilinx_Xcell64	ARM Cortex M0, M1 & M3 avail for F	see xilinx. Xcell64			
ARM_Cortex_M	https://www.arm.com	proprietary	ARM	ARM M1	32	16					6						1.00	1.0		X	encrypted			Y	yes	N	4G	4G	Y		16	3	2019		https://www.arm.com	free use on Xilinx Vivado, encrypted RTL, uses Digilent A7 or S7 board, AIX bus interf				
ARM_Cortex_M	https://developer.arm.com	ASIC	ARM	ARM RS	32	16	asic	Xilinx			A			600				1.0			asic			Y	yes	Y	4G	4G	Y	80					https://en.wikipedia.org/wiki/real-time_interrupt_handling	64 word reg file?				
sayeh_cpu	https://github.com/sayeh	untested	Armin Kazemi	RISC	16												0.67	1.0			asic			Y	asm	N	64K	64K		64			2017			16-bit MIPS, data flow schematic				
t400	https://opencores.org	stable	Arnim Laeuge	COP400	4	8	spartan-2	Arnim Laeuge	643	3	2	60					0.16	4.0	3.7	IX	vhdl	36	1400	core	Y	yes	N	64	1K	Y				2006	2009			implementation of National's 4-bit COP400 microcontroller		
crisv32_axis	https://opencores.org	stable	Arnim Laeuge	MCS-488	8		cyclone-1	Arnim Laeuge	738	4	1	59					0.33	4.0	6.6	IX	vhdl	70	t408	core	Y	asm	N	256	1K	Y				2004	2021			1748 uController	used in several projects	
softcore-cpu	https://github.com/lymen	ASIC	Axis Communications	RISC	32	16														I	proprietary			Y	asm	N	4G	4G	Y	32			2019	2020			embedded comm course project, seven "x86" registers, 32-bit immediates, multi-cycle design			
fluid_core	https://github.com/lymen	alpha	Azmathmoosa	RISC	8	12	kintex-7-3	James Brakef	956	4		381	##	14.7	0.33	1.0	131.7	X		vhdl	17	FluidCore		Y	yes	N	4G	4G	Y	7			2015	2015			data width adj, mem sizes adj			
b16	www.bernd-paysan.github.io	stable	Bernd Paysan	forth	16	5	spartan-6-3	James Brakef	554	6		134	##	14.7	0.67	1.0	161.7	IX		vhdl	40	quince	cp	Y	yes	N	64K	64K	N	18	4	16	2002	2011			two versions: one/15 source files, derived from c18			
gnice-fpga	https://gnice-fpga.github.io	untested	Bernd Ulmann	RISC	16															Y	vhdl	15	quince	cp	Y	yes	N	64K	64K	N	18	4	16	2020		https://github.com	derived from NICE: http://www.vaxm.com PDP11-like, no byte operations			
riscv_piccolo	https://github.com	untested	BlueSpec	risc-v	32	32								83	##	14.7	0.67	2.0	41.0	IX	B	vhdl	16	cd16		Y	yes	N	128K	8M		32	3	2018	2018			RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT),		
cd16	http://anycpu.org	stable	Brad Eckert	forth	16	16	spartan-3-5	James Brakef	681	4		7	31	##	14.7	0.67	2.0	16.9	IX	B	vhdl	16	cd16		Y	yes	N	128K	8M				2003	2003			Spartan-3 block RAM	bare core		
cd16	https://anycpu.org	stable	Brad Eckert	forth	16	16	spartan-3-5	James Brakef	618	4										Y	vhdl	16	cd16		Y	yes	N	128K	8M				2003	2003			Spartan-3 block RAM	includes stack RAMs & some inst RAM		
sc20	http://www.lorion.org	proprietary	Brad Eckert	forth	32	8	virtex-6	Brad Eckert	1977	6				150			1.00	1.0	75.9	X	proprietary			Y	lisp		Y	16M	16K				2011	2016			PDF file, Forth Inc.			
cpu-caddr	https://github.com	untested	Brad Parker	lisp	32	48															verilog			Y	lisp		Y	16M	16K				2011	2016			Verilog FPGA re-implementation of	uses 48-bit u-code		
cpu-pdp11	https://github.com	untested	Brad Parker	PDP11	16	16															verilog			Y	yes	N	64K	64K	Y				2006	2016			A working PDP-11 cpu with an RK11 disk emulator which uses a IDE disk as a backing			
cpu-pdp8	https://github.com	untested	Brad Parker	PDP8	12	12	spartan-3	James Brakef	1557	4		1	##	14.7	0.40	2.0				X	Y	verilog	15	top	Y	yes	N	4K	4K				2006	2016			A working PDP-8/i cpu with an RF08 disk emulator which uses a IDE disk as a backing			
pdp11-34verilog	www.heetoe.com	stable	Brad Parker	PDP11	16	16	aria-2	James Brakef	2532	A				126	##	q13.1	0.67	2.0	16.7	IX	Y	verilog	24	pdp11		Y	yes	N	64K	64K		70	13	8	2004	2004			boots & runs RT-11, EIS inst & MMU	
bjp2verilog	http://www.heetoe.com	stable	Brad Parker	PDP11	12	12	kintex-7-3	James Brakef	509	6				366	##	14.7	0.50	2.0	181.3	X	Y	verilog	18	pdp8		Y	yes	N	32K	32K				2005	2010			boots & runs TSS-1 & Basic		
bjp1	https://github.com	alpha	Brendan Bohannon	RISC	32	16	kintex-7-3	James Brakef	509	6							14.7	1.00	2.0		X	verilog	34	exunit	Y	yes	N	4G	4G	Y	9	16	2017	2018			128-bit memory path	based on SH-4, work suspended		
bts1arch	https://github.com	beta	Brendan Bohannon	CISC	32	16	kintex-7-3	James Brakef	4762	6		10	167	##	14.7	1.00	1.5	23.3	X	Y	verilog	11	bsrxunit	Y	yes	N	64K	64K	Y	64	32	2018	2021			is BTSR1, msp430 like, fltg-pt defined	3 data sizes, no (R++) or (-R) modes			
bts1arch	https://github.com	beta	Brendan Bohannon	CISC	64	16											14.7			X	Y	verilog	149	bj2	Y	yes	N	256T	256T	Y	64	32	2018	2021			64-bit regs, 16x inst, 48-bit VM	BDX2 is superset of BTSR1, 4 data sizes		
wb_z80	https://opencores.org	stable	Brewster Porcella	Z80	8	8	kintex-7-3	James Brakef	2025	6				144	##	14.7	0.33	3.0	7.8	X	Y	verilog	4	z80	core	Y	yes	N	64K	64K	Y			2004	2012			derived from Gut Hutchison TV80	Wishbone High Performance Z80	
classic_HP_cak	https://github.com	stable	Arnim Nemetz	accum	56	10	kintex-7-3	James Brakef	1750	6		3	233	##	14.7	0.17	10.0	2.2	X	Y	vhdl	15	classichp	Y	N	30	4K	N	40	7	2012				processor & ROMs for HP-55, 45 & 35	includes LED display driver & UART, for Papilio				
risc-16	https://people.eecs.berkeley.edu/~pancake/	stable	Bruce Jacob	RISC	16	16											0.67				Y	vhdl	12	sc	Y	yes	N	64K	64K	N	9	8	2000	2015			single cycle, pipeline & OO variants	Little Computer (LC-896) derivative		
up3	https://people.eecs.berkeley.edu/~up3/	stable	Bruce Land	stack	16	5	kintex-7-3	James bypass	441	6	1	1	128	##	14.7	0.67	1.0	194.8	X	Y	verilog	7	de2	minik	Y	yes	N	4K	4K		31		2010	2014			The Pancake Stack Machine derived	Cornell ECES760		
kraken16	https://people.eecs.berkeley.edu/~kraken16/	stable	Bruce R. Land	RISC	18	18	kintex-7-3	James Brakef	281	6		1	278	##	14.7	0.67	1.0	662.3	X	Y	verilog	1	de2	top	Y	asm	N	256	256	N	22	16		2008	2015			Cornell course material	basic core is scomp, used by up3 & de2_top'	
stack_machine	http://people.eecs.berkeley.edu/~stack_machine/	stable	Bruce R. Land	forth	16	5	cyclone10	James Brakef	5101	4	6	29	66	##	q18.0	0.67	0.3	25.9	X	Y	verilog	9	VGA	sr	asm	N	64K	4K	N			2009	2011			(3) up cores, Cornell course material	VGA output, uses Nakano's tiny_cpu			
riscv_femtoRV	https://github.com	stable	Bruno Levy	risc-v	32	32															Y	verilog	45	femto	sc	Y	yes	N	4G	4G	Y	45	32	2020	2021			teach FPGAs to university students, research director		
p16b	https://github.com	beta	C.H. Ting	forth	16	5	kintex-7-3	James case	367	6				355	##	14.7	0.67	1.0	648.1	X	Y	vhdl	1	cpu16	Y	asm	N	64K	64K		28		2000				part of eForth?	data width can be expanded		
p24e	https://github.com	beta	C.H. Ting	forth	24	6	spartan-3	James Brakef	1175	4		16	51	##	14.7	0.83	1.0	36.0	X	Y	vhdl	1	p24c	Y	asm	N	2K	2K		28		2000				part of eForth?	data width can be expanded			
cpu16	http://www.ultibo.com	stable	C.H. Ting	forth	16	5	kintex-7-3	James Brakef	347	6				364	##	14.7	0.67	1.0	702.1	X	Y	vhdl	1	cpu16	Y	asm	N	64K	64K	N	28		2000	2000			P16 in VHDL	CPU24 vhd with width=16		
ep16	https://github.com	stable	C.H. Ting	forth	16	5	kintex-7-3	James Brakef	837	6				254	##	14.7	0.67	1.0	203.6	X	Y	vhdl	5	ep16.vhd	Y	yes	N	32K	32K	N	32		2005	2012			PDF files	5-bit instructions		
ep24	https://github.com	stable	C.H. Ting	forth	24	6	kintex-7-3	James substi	1020	6		3	167	##	14.7	0.83	1.0	135.6	X	Y	vhdl	1	ep24	Y	asm	N	4K	4K		27		2002	2002			initialized Lattice memory blocks	removing stack clear: 503 LUT6 & 143MHz			
ep32	https://www.andromeda.com	proprietary	C.H. Ting	forth	32	8	XP2	C.H. Ting	3368	4				ispL	##	1.00	1.0				proprietary			Y	yes	N	64K	64K	Y			2007	2018			kindle book & RTL available: EP32 RIS	RTL: S25 from C.H. Ting			
ep8080	https://github.com	beta	C.H. Ting	8080	8	8	kintex-7-3	James Brakef	1276	6		184	##	14.7	0.33	9.0	5.3	X	Y	vhdl	4	ep80.vhd	Y	yes	N	64K	64K	Y			2002	2016			8080 data sheets	work related to eP16				
bytemachine	https://github.com	mature	cdopdergron	forth	8	8	kintex-7-3	James Brakef	319	6	1	250	##	14.7	0.33	2.0	129.3	IX	Y	vhdl	7	bytemach	me	Y	yes	N	4K	4K	Y	30		2016	2017			top is Altera schematic	results are for 2016 bare core			
32-bit MIPS	https://github.com/capita	untested	Cairo University	MIPS	32	32	zu-2e	James	very very slow	6	1			##	v20.1	1.00	1.0				Y	verilog	18	mips_mod	Y	yes	N	4G	4G	Y	32	2011	2018			Cairo University EE dept	ISE runs out of memory (6GB)			
swt16	https://github.com/capita	untested	captainidane	RISC	16	16															Y	verilog	10	swt16-top	Y	asm	N	Y	64K	64K	Y	31	16	5	2020				16-bit, 5-stage RISC uP. RTL description in Verilog. Includes assembler, simulator, and	
chip8	https://github.com/capita	errors	Carsten Elton Sørensen	RISC	8	8	kintex-7-3	James missing modules						##	14.7						Y	verilog	28	chip8	Y	yes	N	64K	64K	Y	32		2013	2018			Verilog implementation of the Super	https://www.zophar.net/pdroms/chip8/chip-8/		
cast_8051	http://www.cast-ic.com	proprietary	CAST INC	8051	8	8	virtex-6	CAST 820 sil	1800	6		2	81	##	12.1	0.33	3.0	5.0	X	Y	proprietary			Y	yes	N	64K	64K	Y	32					Cast has up related IP	several versions, FPGA kits				
cast_ba22	http://www.cast-ic.com	proprietary	CAST INC	RISC	32	16	spartan-6	CAST inc	1800	6		32	72			1.00	1.0	40.0	X	Y	proprietary			Y	yes	N	4G	4G		32					Cast has up related IP	several versions, FPGA kits				
ep3																																								

url_repo	openores or primary link	status	author	style / riscv	data size	inst size	FPGA	reporter	com ents	LUTs ALUT	LUT?	mbls ram	bik ram	F max	die deg	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	soc	src code	#src files	top file	tool chn	fltg pt	max dat	max ins	byte adrs	#net	adr mod	# reg	pip e loc	start year	last revz	secondary web link	note worthy	comments				
riscv_scarvy-cpu	https://github.com/scarvy	mature	Daniel Page	dscov-	32	32	kintex-7-3	James Brakel	270	##	14.7	0.33	3.0	67.4	X	vhdl	14	cpu	Y	yes	N	64K	64K	Y	72	32	2019	2020	https://www.ukr	side channel hardened, no cache, branch prediction or virtual memory, research pro												
uos	https://opencore	stable	Daniel Roggen	accum	8	16	kintex-7-3	James Brakel	441	6	1	213	##	14.7	0.33	3.0	45.3	X	vhdl	14	A90S1200	Y	yes	N	64K	128K	Y	72	32	2014	2017		UoS Educational Processor	inspired by x86 ISA								
ax8	https://opencore	stable	Daniel Wallner	AVR	8	16	spartan-6-3	James Brakel	1549	6	1	213	##	14.7	0.33	3.0	192.1	X	vhdl	10	P16C55	Y	yes	N	256	4K	Y			2002	2010		both A90S1200 & A90S2313	inserted fake inst ROM								
ppx16	https://opencore	stable	Daniel Wallner	PIC16	8	14	kintex-7-3	James Brakel	409	6	238	##	14.7	0.33	1.0	41.7	X	vhdl	7	T65	Y	yes	N	64K	64K	Y			2002	2010		both 16C55 & 16F84	with fake instruction ROM									
t65	https://opencore	stable	Daniel Wallner	6502	8	8	kintex-7-3	James Brakel	575	6	191	##	14.7	0.33	4.0	41.7	X	vhdl	7	T65	Y	yes	N	64K	64K	Y			2002	2010		6502, 65C02 & 65C816; wide use										
t80	https://opencore	stable	Daniel Wallner	Z80	8	8	kintex-7-3	James Brakel	1389	6	163	##	14.7	0.33	3.0	12.9	X	vhdl	5	T80a	Y	yes	N	64K	64K	Y			2002	2018		Z80, 8080 & gameboy inst sets, several usages										
c88	https://github.c	alpha	Daniel Bailey	accum	8	8	kintex-7-3	James Brakel	3088	6	2	167	##	14.7	0.33	2.0	8.9	X	vhdl	25	C88	Y	asm	N	8	256	Y	10	8	2015	2015	https://www.you	only 8 memory locations	used 3658 Dff, doesn't infer block or LUT RAM								
c88	https://github.c	alpha	Daniel Bailey	accum	8	8	spartan-3-3	James Brakel	2664	4	2	54	##	14.7	0.33	1.0	6.7	X	vhdl	25	C88	Y	asm	N	8	256	Y	10	8	2015	2015	https://www.you	only 8 memory locations	used 3785 Dff, doesn't infer block or LUT RAM								
agcnorm	https://opencore	beta	Dave Roberts	CISC	15	15	spartan-3a	James Brakel	3732	4	2	20	##	14.7	0.66	1.0	3.5	X	vhdl	5	AGC	Y	N	Y	4K	72K	N	11	1	1962	2012	http://klabs.org.hk	Apollo Guidance Computer via 3-input NOR gate emulation									
copro6502	https://github.c	stable	David Banks	CISC	8	8															VHDL & Verilog	Y						2014	2017	https://stardot.o	65C102, Z80, 80286, 6809, PDP11, ARM2 & 32016 cores selectable by DIP switch on											
electronfpga	https://github.c	mature	David Banks	6502	8	8															VHDL & Verilog	Y						2014	2020	https://en.wikiped	Acorn Electron LULA in various FPGAs	uses T65 core										
Lutiac	http://www.arch	custom	David Galloway, David	reg	16	NA	stratix-4	David Galloway	140	4	4	198				0.67	1.0	947.6	I	vhdl & verilog	Y	asm	N	64	4K	Y	64	64	32	3	2010	2010	Talks at Un. Toron	Synthesis maps PC into ucode	no inst mem: small state machine, ~200 inst op							
vespa	http://www.arch	untested	David J. Lilja	RISC	32	32															verilog	Y	asm	N	4G	4G	N	16	32	2005	2005		from book: Designing Digital Computer Systems with Verilog 0-521-82866-X, Un. Min									
free6502	http://web.arch	stable	David Kessner	6502	8	8	kintex-7-3	James Brakel	646	6	193	##	14.7	0.33	4.0	24.6	X	vhdl	5	free6502	Y	yes	N	64K	64K	Y			1999	2000	http://www.spro	microcoded										
my8085light	https://github.com/debta	stable	Debtanu Mukherjee	8085	8	8															verilog	7	my8085	Y	N	64K	64K	Y	18	8	2020	2020	https://opencores	light weight 8085 with 18 inst								
mycpu	http://www.my	mature	Dennis Kuschel	accum	8	8	kintex-7-3	James Brakel	3428	6	1	155	##	14.7	0.33	3.0	5.0	X	vhdl	28	cpu	Y	yes	N	64M	64M	Y			2010	2015		originally in TTL	micro-coded								
gpcu	https://opencore	stable	Diego A. Idarraga	beta	8	8	kintex-7-3	James Brakel	1301	6	1	155	##	14.7	1.00	3.0	5.0	X	vhdl	21	gpcu	Y	yes	N	64M	64M	Y			2015	2015		graphic processing unit	coding errors								
thea_gpu	https://opencore	beta	Diego Valverde	RISC	96	64	kintex-7-3	James Brakel	934049	6	1	155	##	14.7	0.40	1.0					GP-V	verilog	32	theia	Y	yes	N	64M	64M	Y			2009	2012		Ray Cast Programmable graphic Pro	four cores, huge LUT count, 2/3rds LUT RAM					
dp8051	https://www.diprio	untested	Digital Core Design	8051	8	8															ILX	proprietary	49	cpu	Y	yes	N	4G	4G	N	13	32	2019	2019		also PIC, HC11, 68000, 680x, d32pro	see more recent DQ8051CPU					
tinyisa	https://github.com/dillon	untested	Dillon Huff	RISC	32	32															verilog	49	cpu	Y	yes	N	4G	4G	N	13	32	2019	2019		very small ISA with multi-cycle, pipelined & with forwarding implementations							
mcu8	https://opencore	alpha	Dimo Pepelyashev	accum	8	8	kintex-7-3	James Brakel	274	6	299	##	14.7	0.33	1.0	360.1	X	vhdl	16	processor	Y	asm	N	256	256	Y	17		2008	2009		asm, simulated, builds?										
tlur8051	https://opencore	beta	Dinesh Annayya	8051	8	8	kintex-7-3	James Brakel	1985	6	1	127	##	14.7	0.33	4.0	5.3	IX	vhdl	74	oc8051	Y	yes	N	64K	64K	Y			2011	2016		includes peripherals									
sparc64soc	https://opencore	alpha	Dmitry Rozhdensvenski	SPARC	64	32	kintex-7-3	James Brakel	1985	6	1	127	##	14.7	2.00	1.0					Y	verilog	263	W1	N	Y			2009	2010		huge source file count	work in progress with no progress									
odess	https://opencore	stable	Dmytro Senyakin	RISC	128	16	cyclone-5	James Brakel	35984	4	72	112	103	##	q18.0	4.00	1.0	11.4	I	system	27	CoreOneV	Y	asm	Y	4G	4G		16	2017	2017	https://opencores	Alterra Pro, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p								
odess	https://opencore	stable	Dmytro Senyakin	RISC	128	16	cyclone-5	James Brakel	50135	4	72	112	90	##	q18.0	4.00	1.0	7.2	I	system	27	CoreOneV	Y	asm	Y	4G	4G		16	2017	2017	https://opencores	Alterra Pro, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p								
odess	https://opencore	stable	Dmytro Senyakin	RISC	128	16	cyclone-5	James Brakel	50135	4	72	112	90	##	q18.0	4.00	1.0	7.2	I	system	27	CoreOneV	Y	asm	Y	4G	4G		16	2017	2017	https://opencores	Alterra Pro, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p								
odess	https://opencore	stable	Dmytro Senyakin	RISC	128	16	cyclone-5	James Brakel	50135	4	72	112	90	##	q18.0	4.00	1.0	7.2	I	system	27	CoreOneV	Y	asm	Y	4G	4G		16	2017	2017	https://opencores	Alterra Pro, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p								
odess	https://opencore	stable	Dmytro Senyakin	RISC	128	16	cyclone-5	James Brakel	50135	4	72	112	90	##	q18.0	4.00	1.0	7.2	I	system	27	CoreOneV	Y	asm	Y	4G	4G		16	2017	2017	https://opencores	Alterra Pro, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p								
odess	https://opencore	stable	Dmytro Senyakin	RISC	128	16	cyclone-5	James Brakel	50135	4	72	112	90	##	q18.0	4.00	1.0	7.2	I	system	27	CoreOneV	Y	asm	Y	4G	4G		16	2017	2017	https://opencores	Alterra Pro, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p								
odess	https://opencore	stable	Dmytro Senyakin	RISC	128	16	cyclone-5	James Brakel	50135	4	72	112	90	##	q18.0	4.00	1.0	7.2	I	system	27	CoreOneV	Y	asm	Y	4G	4G		16	2017	2017	https://opencores	Alterra Pro, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p								
odess	https://opencore	stable	Dmytro Senyakin	RISC	128	16	cyclone-5	James Brakel	50135	4	72	112	90	##	q18.0	4.00	1.0	7.2	I	system	27	CoreOneV	Y	asm	Y	4G	4G		16	2017	2017	https://opencores	Alterra Pro, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p								
odess	https://opencore	stable	Dmytro Senyakin	RISC	128	16	cyclone-5	James Brakel	50135	4	72	112	90	##	q18.0	4.00	1.0	7.2	I	system	27	CoreOneV	Y	asm	Y	4G	4G		16	2017	2017	https://opencores	Alterra Pro, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p								
odess	https://opencore	stable	Dmytro Senyakin	RISC	128	16	cyclone-5	James Brakel	50135	4	72	112	90	##	q18.0	4.00	1.0	7.2	I	system	27	CoreOneV	Y	asm	Y	4G	4G		16	2017	2017	https://opencores	Alterra Pro, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p								
odess	https://opencore	stable	Dmytro Senyakin	RISC	128	16	cyclone-5	James Brakel	50135	4	72	112	90	##	q18.0	4.00	1.0	7.2	I	system	27	CoreOneV	Y	asm	Y	4G	4G		16	2017	2017	https://opencores	Alterra Pro, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p								
odess	https://opencore	stable	Dmytro Senyakin	RISC	128	16	cyclone-5	James Brakel	50135	4	72	112	90	##	q18.0	4.00	1.0	7.2	I	system	27	CoreOneV	Y	asm	Y	4G	4G		16	2017	2017	https://opencores	Alterra Pro, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p								
odess	https://opencore	stable	Dmytro Senyakin	RISC	128	16	cyclone-5	James Brakel	50135	4	72	112	90	##	q18.0	4.00	1.0	7.2	I	system	27	CoreOneV	Y	asm	Y	4G	4G		16	2017	2017	https://opencores	Alterra Pro, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p								
odess	https://opencore	stable	Dmytro Senyakin	RISC	128	16	cyclone-5	James Brakel	50135	4	72	112	90	##	q18.0	4.00	1.0	7.2	I	system	27	CoreOneV	Y	asm	Y	4G	4G		16	2017	2017	https://opencores	Alterra Pro, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p								
odess	https://opencore	stable	Dmytro Senyakin	RISC	128	16	cyclone-5	James Brakel	50135	4	72	112	90	##	q18.0	4.00	1.0	7.2	I	system	27	CoreOneV	Y	asm	Y	4G	4G		16	2017	2017	https://opencores	Alterra Pro, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p								
odess	https://opencore	stable	Dmytro Senyakin	RISC	128	16	cyclone-5	James Brakel	50135	4	72	112	90	##	q18.0	4.00	1.0	7.2	I	system	27	CoreOneV	Y	asm	Y	4G	4G		16	2												

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	report ter	com ent	LUTs ALUT	LUT %	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	u do	tool chai	fltg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pp e	start year	last revis	secondary web link	note worthy	comments				
suslik	https://opencor	alpha	Goran Dakov	RISC	32	32	kintex-7-3	James	missing file	(s) 6							14.7	1.0	1.0		verilog	4	cpu	asm										2015	2016		"arithmetic core"	has testbench & caches				
a-z80	https://opencor	stable	Goran Devic	cyclone-2	280	8	8	cyclone-2	Goran Devic	2084	4		29	19	##	q11.14	0.33	1.0	3.0	IX	verilog	24	z80_top	Y	yes	N	N	64K	64K	Y					2014	2020	https://github.co	gate level reverse eng'd z80	Complete implementation of a Sinclair ZX Spec			
a-z80	https://opencor	stable	Goran Devic	280	8	8	kintex-7-3	James Brakef	1186	6			24	##	##	14.7	0.33	1.0	6.8	IX	verilog	24	z80_top	Y	yes	N	N	64K	64K	Y					2014	2020	https://github.co	gate level reverse eng'd z80	Complete implementation of a Sinclair ZX Spec			
a-z80	https://opencor	stable	Goran Devic	280	8	8	spartan-6	Goran Devic	1819	6			8	##	##	14.7	0.33	1.0		IX	verilog	24	z80_top	Y	yes	N	N	64K	64K	Y					2014	2020	https://github.co	gate level reverse eng'd z80	Complete implementation of a Sinclair ZX Spec			
mips-hls-vivad	https://github.c	stable	Grammatopoulos Vasi	MIPS	32	32										q13.1	1.0	1.0	21.3	IX	cpp	20	processor	Y	yes	N	Y	4G	4G	Y				32		2019			written in cpp, no inst decode, limited ISA			
mips32r1	https://opencor	stable	Grant Ayers	MIPS	32	32	aria-2	James Brakef	3716	A	8		79	##	##	q13.1	1.0	1.0		IX	verilog	20	processor	Y	yes	N	Y	4G	4G	Y				32	5	2012	2015	https://github.co	Harvard arch	complete software tool chain		
multicomp	http://saele.ho	untested	Grant Seale	accum	8	8																														6502, 6800, 6809 & Z80 on Cyclone II; Basic, Cameforth and CPM; also SD card, UAR						
hcl11core	http://www.gm	stable	Green Mountain Com	68HC11	8	8	kintex-7-3	James Brakef	2190	6			127	##	##	14.7	0.33	4.0	4.8	X	vhdl	1	hcl11rtl	Y	yes	?	N	64K	64K	N	53			8	2	2000	2014	https://github.co	6811 data sheets	restricted use license, with corrections		
mc6809	http://www.gm	stable	Greg Miller	6809	8	8																														6809						
berli	https://www.d	mature	Gregory Chadwick	MIPS	64	32																																				
apollo_acceler	http://www.apc	proprieta	Gunnar von Boehn	68000	8	16	cyclone-V	Gunnar von Boehn																																		
tv80	https://opencor	mature	Guy Hutchison, Howar	280	8	8	kintex-7-3	James Brakef	1207	6			182	##	##	14.7	0.33	3.0	16.6	IX	verilog	6	tv80n	Y	yes	N	N	64K	64K	Y						2004	2018	https://github.co	derived from Daniel Wallner's T80, ASIC implementations			
cpu86	http://www.ht-lab	beta	Hans Tiggele	x86	8	8	kintex-7-3	James Brakef	3421	6		1	127	##	##	14.7	0.17	2.0	3.1	X	vhdl	23	cpu86_top	Y	yes	N	N	1M	1M	Y						2002	2018	http://www.ht-lab	8088 clone	ht-labs offers several up cores		
recore54	http://www.ht-lab	beta	Hans Tiggele	PPC16	8	14	kintex-7-3	James Brakef	Cannot find	crd							14.7	0.33	1.0		X	vhdl	20	rcore54_s	Y	yes	N	Y	256	4K	Y						1999	2019	http://www.ht-lab	not available at ht-lab website	www.ht-lab.com	
UTTA	http://www.ht-lab	stable	Hans Tiggele	PP1A	16	16	kintex-7-3	James Brakef	810	6		1	57	##	##	14.7	0.67	1.0	47.4	X	vhdl	23	utta_struc	N	asm	N																
hicovec	https://opencor	beta	Harald Manske, Gundc	RISC	32	32	kintex-7-3	James Brakef	compiler errors								14.7	1.0	1.0		X	vhdl	28	cpu	Y	asm	N															
24bit_up	https://github.c	alpha	Harshal Mittal	RISC	24	24	zu-2e	James area o	3453	6		1	187	##	##	v20.1	0.80	1.0	43.2	X	verilog	17	processor	Y	yes	N	16M	16M	N	17	32					2008	2010	http://www.ht-lab	hybrid scalar & vector processor			
eco32	https://opencor	stable	Helliwing Geisse	RISC	32	32	kintex-7-3	James Brakef	2339	6		1	160	##	##	14.7	1.0	1.5	45.5	ILX	Y	verilog	14	cpu	Y	yes	N	512M	256M	Y	61	32					2003	2014	homepages.thm.de	basic 24-bit RISC, course work	big Diff count, multiple writes to register file	
eco32	https://opencor	stable	Helliwing Geisse	RISC	32	32	kintex-7-3	James Brakef	2367	6		5	147	##	##	14.7	1.0	1.5	29.1	ILX	Y	verilog	24	eco32	Y	yes	N	512M	256M	Y	61	32					2003	2014	homepages.thm.de	MIPS like, slow mul & div		
mc8051	http://www.oregano	stable	Helmut Mayrhofer	8051	8	8	kintex-7-3	James Brakef	3022	6		1	83	##	##	14.7	0.33	4.0	2.3	X	vhdl	49	mc8051cd	Y	yes	N	256	64K	Y									1999	2013	www.oregano	fast 8051, version available with floating-point by David Lundgren	
xpro2	http://www.bittl	stable	Herbert Kleebauer	CISC	16	16																																				
edge	https://opencor	alpha	Hesham ALMATRY	MIPS	32	32	spartan-6-3	James Brakef	5345	6		7	1	8	##	14.7	1.0	1.0	1.5	X	verilog	30	edge_core	Y	yes	N	N	4G	4G	Y												
src	https://github.c	untested	Heuring & Jordan	RISC	32	32																																				
minicpu	http://www.cs.i	stable	Hirotugu Nakano	stack	16	5	kintex-7-3	James Brakef	lots of	433	6	1	1	128	##	14.7	0.33	1.0	97.7	X	verilog	7	minicpu	Y	yes	N	4K	4K	N	26												
df6805	www.hitechglo	proprieta	Hitech Global	6805	8	8	stratix-1	Hitech Global	1690	4			83				0.33	4.0	4.1	I	proprietary	13	ez8_cpu	Y	yes	N	N	64K	64K	Y												
ez8	https://github.c	beta	Howard Mao	accum	8	16	kintex-7-3	James Brakef	replac	644	6		2	233	##	14.7	0.33	2.0	59.6	X	verilog	13	ez8_cpu	Y	yes	N	256	4K	Y													
IDEA1	https://github.c	beta	Hrvje Cavrak	PDP1	18	18																																				
fb-lite	https://github.c	alpha	Hui Yan Cheah et al	RISC	16	32	virtex-6	Liu Ch	unabl	321	6	1	2	405	##	13.2	0.67	1.0	845.3	X	verilog	22	cpu_top	Y	yes	N	Y	64K	64K	N	24	32	9	2011	2016	https://github.co	The IDEA DSP Block	uses DSP slice in barrel mode for ALU from GitHub, rq'd NOPs lower actual results				
mb-lite_plus	http://www.late	stable	Huibo Ariens	uBlaze	32	32	kintex-7-3	James Brakef	244	6		2	319	##	##	14.7	1.0	1.0	1308.1	X	B	vhdl	34	tumbler	Y	yes	N	4G	4G	Y												
tiny-riscv	https://github.c	untested	Hyounghk Shon	RISC	32	32																																				
cpu_mcnally	https://www.soc	untested	Iain McNally	accum	16	16																																				
lattice6502	https://opencor	beta	Ian Chapman	6502	8	8	kintex-7-3	James Brakef	4942	6			214	##	##	14.7	0.33	4.0	3.6	X	vhdl	3	ghdl_proc	Y	yes	N	N	64K	64K	Y												
pdp8l	https://opencor	beta	Ian Schofield	PDP8	12	12	cyclone-3	James Brakef	1088	4		48	63	##	##	q13.1	0.50	2.0	14.4	I	vhdl	11	top	Y	yes	N	N	4K	4K	Y												
power_a2	https://github.c	beta	IBM (open PPC)	PPC	64	32																																				
sardmips	https://www.silv	untested	Igor Loi	MIPS	32	32																																				
v1_coldfire	https://www.silv	untested	Igor Loi	MIPS	32	32																																				
whitman_68k	https://www.silv	untested	Igor Loi	MIPS	32	32																																				
verilog-harvan	https://www.silv	untested	Igor Loi	MIPS	32	32																																				
J1	http://www.excamera	stable	James Bowman	forth	16	16	kintex-7-3	James Brakef	335	6		1	180	##	##	14.7	0.80	1.0	431.0	X	vhdl	74	cpu	Y	yes	N	Y	4G	4G	N	4											
J1a	http://www.excamera	stable	James Bowman	forth	16	16	zu-2e	James area o	253	6		1	336	##	##	v20.1	0.80	1.0	106.1	I	X	vhdl	1	J1	Y	forth	N	64K	64K	20												
J1a32	http://www.excamera	stable	James Bowman	forth	16	16	kintex-7-3	James Brakef	518	6		412	##	##	##	14.7	0.80	1.0	636.1	X	verilog	3	J1	Y	forth	N	64K	64K	20													
J1b	http://www.excamera	stable	James Bowman	forth	32	32	kintex-7-3	James Brakef	630	6		358	##	##	##	14.7	1.0	1.0	384.4	X	verilog	3	J1	Y	forth	N	64K	64K	20													
J1b16	http://www.excamera	stable	James Bowman	forth	32	32	kintex-7-3	James Brakef	630	6		302	##	##	##	14.7	1.0	1.0	115.5	X	verilog	3	J1	Y	forth	N	64K	64K	20													
verilog1802	https://github.c	errors	James Bowman	1802	8	8	kintex-7-3	James Brakef	1588	6		355	##	##	##	14.7	1.0	1.0	223.4	X	verilog	3	J1	Y	forth	N	64K	64K	20													
xgilo	http://excamera	macros	James Bowman	forth	16	8	kintex-7-3	James Brakef	requires prepro																																	
lem1_9	https://opencor	alpha	James Brakefield	accum	1	9	kintex-7-3	James Brakef	1 stage	75	6		1	171	##	14.5	0.04	1.0	91.2	IX	vhdl	2	lem1_9	Y	asm	N	Y	32	2K	N	24											
lem1_9min	https://opencor																																									

id	up_all	opencores	status	author	style / clone	data size	inst size	FPGA	report	com	LUTs	LUT7	mult	blk ram	F max	date	tool	MIPS /inst	clk/s	KIPS /LUT	ven dor	SOC	src code	#src files	op file	tool	flg	pt	max data	max inst	byte adrs	# inst	adr mod	# reg	start year	last revis	secondary web link	note worthy	comments																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
myblaze	https://opencores.org/view/myblaze	https://opencores.org/view/myblaze	mature	Jian Luo	uBlaze	32	32	kintex-7-3	James Brakfeld		6					##	14.7	100	1.0				myhdl	15	top	Y	yes	N	4G	4G	Y	32	2010	2010			clone, python code generators																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
myblaze	https://opencores.org/view/myblaze	https://opencores.org/view/myblaze	mature	Jian Luo	uBlaze	32	32	kintex-7-3	James Brakfeld		6					##	14.7	100	1.0				myhdl	15	top	Y	yes	N	4G	4G	Y	32	2010	2010			clone, python code generators																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
mips32	https://opencores.org/view/mips32	https://opencores.org/view/mips32	stable	Jin Jifang	MIPS	32	32	kintex-7-3	James Brakfeld	3696	6		8	192	##	v174	1.00	1.0	52.0	X	verilog		17	pipeline	Y	yes	N	4G	4G	Y	32	5	2017			vivado project			"classic MIPS"																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
leon2	https://github.com/leon2	https://github.com/leon2	stable	Jiri Gaisler	SPARC	32	32	cyclone-1	Klas Westerl	7554	4	42	50	##			1.00	1.0	6.6	I	vhdl	90	leon	Y	yes	Y	4G	4G	Y	64	5	1999	2003	https://en.wikipedia.org/wiki/Leon2			LUT # from Nios vs Leon2 comparison	https://www.gaisler.com/index.php/products/leon2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
leon2	https://github.com/leon2	https://github.com/leon2	stable	Jiri Gaisler	SPARC	32	32	kintex-7-3	James Brakfeld	5952	6	1	12	133	##		14.7	100	1.0	22.3	X	vhdl	82	leon	Y	yes	Y	4G	4G	Y	64	5	1999	2003	https://en.wikipedia.org/wiki/Leon2			Large config file, rad-hard asc version	https://www.gaisler.com/index.php/products/leon2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
leon3	http://www.gaisler.com/index.php/products/leon3	http://www.gaisler.com/index.php/products/leon3	stable	Jiri Gaisler, Jan Anders	SPARC	32	32	kintex-7-3	Jiri Gaisler	2920	6						1.00	1.0	62.7	AIXL	Y	vhdl	100s	leon3x	Y	yes	Y	4G	4G	Y	64	7	2003	2020	https://en.wikipedia.org/wiki/Leon3			customized for ~50 FPGA boards,	https://en.wikipedia.org/wiki/Leon3			xls with utilization for all targets																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
riscs	https://opencores.org/view/riscs	https://opencores.org/view/riscs	beta	Jlechner et al	RISC	16	16	kintex-7-3	James missing	blak	6	1					14.7	0.67	1.0		X	vhdl	26	rise	Y	asm	N	64K	64K		16	5	2006	2010	https://en.wikipedia.org/wiki/Riscs			ARM style register usage																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
dcarts	https://opencores.org/view/dcarts	https://opencores.org/view/dcarts	beta	Jlechner, Martin Walte	RISC	16	16	kintex-7-3	James missing	signal	6						14.7	0.67	1.0		X	vhdl	18	scarts	yes	N	64K	64K		122	16	4	2011	2012			GCC compiler																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
dlc_superscala	https://www.rs-dlc.com	https://www.rs-dlc.com	errors	Joachim Horch	DLX	32	32	kintex-7-3	James degenerate		6					##	14.7	100	1.0		X	vhdl	4	dlx	yes	N	4G	4G	Y	32	1997	1998			Course project, Two inst/clock, doc in university project																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
armdu	https://opencores.org/view/armdu	https://openc	stable	Joanathan Masur, Xavi	ARM7	32	32	aria-2	James Brakfeld	1668	4	4	8	66	##	q13.1	0.75	2.0	29.5	I	vhdl	12	cpu	yes	N	4G	4G	Y	80	16	5	2013	2014			ARMv7																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
pdg8	https://opencores.org/view/pdg8	https://openc	alpha	Joe Manojlovic, Rob	PDP8	12	12	kintex-7-3	James Brakfeld	1219	6	1	18	##			14.7	0.50	2.0	37.5	X	Y	vhdl	55	cpu	Y	yes	N	32K	32K		8	2012	2013			PDP-8 Processor Core and System			Boots OS/8, runs apps, several variants																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
jam	https://github.com/jam	https://github.com/jam	stable	Johan Thelin et al	RISC	32	32	kintex-7-3	James Brakfeld	1369	6					143	##	14.7	100	1.0	104.2	X	vhdl	17	cpu	Y	N	Y	128K	128K		32	5	2002	2014			serial multiply & divide																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
jam	https://github.com/jam	https://github.com/jam	stable	Johan Thelin et al	RISC	32	32	kintex-7-3	James Brakfeld	1396	6					159	##	14.7	100	1.0	113.7	X	vhdl	17	cpu sys	Y	N	Y	128K	128K		32	5	2002	2014			serial multiply & divide			took out clock divider																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
risc1684	https://opencores.org/view/risc1684	https://opencores.org/view/risc1684	stable	John Clayton	PIC16	8	14	kintex-7-3	James Brakfeld	375	6					392	##	14.7	0.33	2.0	172.5	I	verilog	1	risc1684	Y	yes	N	256	4K	Y	32	2002	2018			derived from CQCIP by Sumio Morioka			other variants with RTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
ica	https://opencores.org/view/ica	https://opencores.org/view/ica	stable	John Cronin	RISC	8	8	kintex-7-3	James Replac	3287	6	3	3	157	##		14.7	0.33	1.0	15.8	I	verilog	17	sc	Y	yes	N	64K	64K		16					has VGA controller, plays Pong			altera memories																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
micro16a	http://members.cccp.org/micro16a	http://members.cccp.org/micro16a	beta	John Kent	accum	16	16	kintex-7	James Brakfeld	205	6					434	##	14.7	0.33	2.0	349.0	X	vhdl	1	u16bcpu	Y	asm	N	64K	4K	Y	8	2002	2008	http://members.cccp.org/micro16a			very limited inst set			MIPS/clk adj d, 2 clk/inst																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
micro16b	http://members.cccp.org/micro16b	http://members.cccp.org/micro16b	beta	John Kent	accum	8	16	kintex-7	James Brakfeld	531	6					404	##	14.7	0.33	3.0	42.3	X	vhdl	11	Micro68	Y	N	2K	2K	Y	32	2002	2002	http://members.cccp.org/micro16b			derived from Tim Boscke's mcpu			also micro8 and micro8b variants																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
system01	http://members.cccp.org/system01	http://members.cccp.org/system01	beta	John Kent, David Burn	6801	8	8	kintex-7-3	James Brakfeld		6						14.7	0.33	4.0				vhdl			Y	yes	N	64K	64K	Y	2003	2009																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
system05	http://members.cccp.org/system05	http://members.cccp.org/system05	beta	John Kent, David Burn	6805	8	8	kintex-7-3	James Brakfeld	834	6					204	##	14.7	0.33	4.0	20.2	X	Y	vhdl	10	System05	Y	yes	N	64K	64K	Y	2003	2009	http://members.cccp.org/system05			optohome.com.au/ikeent/																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
system09	http://members.cccp.org/system09	http://members.cccp.org/system09	stable	John Kent, David Burn	6809	8	8	kintex-7-3	James Brakfeld	1631	6		41	88	##		14.7	0.33	3.0	6.0	I	Y	vhdl	40	cpu09	Y	yes	N	64K	64K	Y	2003	2021	http://members.cccp.org/system09			from John Kent web page			opencores download URL incorrect, use col E																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
system11	http://members.cccp.org/system11	http://members.cccp.org/system11	alpha	John Kent, David Burn	68HC11	8	8	kintex-7-3	James Brakfeld	1218	6					153	##	14.7	0.33	4.0	10.3	X	Y	vhdl	17	cpu11	Y	yes	N	64K	64K	Y	2003	2009	http://members.cccp.org/system11			known Bugs & untested instructions																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
system68	http://members.cccp.org/system68	http://members.cccp.org/system68	stable	John Kent, David Burn	6801	8	8	spartan-3	James Brakfeld	2235	4		4	46	##		14.7	0.33	4.0	1.7	X	Y	vhdl	21	cpu68	Y	yes	N	64K	64K	Y	2003	2009	http://members.cccp.org/system68			optohome.com.au/ikeent/																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
cray2_reboot	https://opencores.org/view/cray2_reboot	https://opencores.org/view/cray2_reboot	beta	John Kula	CRAY2	64	16																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			</

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	reporter	com ents	LUTs ALUT	LUTs ALUT	mbits	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	# lea	start year	last rev	secondary web link	note worthy	comments	
sp-1586	https://github.com	stable	Lini Mestar	x86	32	8	kintex-7-3	James Brakef	32144	6	4	28	73	##	14.7	1.00	2.0	1.1	X	verilog	37	top_sys	Y	yes	Y	4G	4G	Y					2016	2016	http://img.youtube.com/vi/2W1guyhCluE/0.jpg	gate level dsgn, vivado project also		
reomv	https://github.com	difficult	Lucas Castro	risc-v	32	32	kintex-7-3	James Brakef	1563	6				91	##	14.7	1.00	1.0		X	vhdl	26	sb_core	yes	Y	4G	4G	Y	86	32	2	2017	2018	https://strjrj.live	uses Leon infrastructure with risc-v ISA			
opencscale	http://www.lirmm.fr	stable	Lyonel Barthe	uBlaze	32	32	spartan-3-4	Lyonel Barthe	1563	4				91	##	112.1	1.00	1.0	58.2	X	Y	vhdl	26	sb_core	yes	Y	4G	4G	Y	86	32	5	2010	2012	www.lirmm.fr/ADNoc	secretblaze	data is for single secretblaze	
secretblaze	http://www.lirmm.fr	stable	Lyonel Barthe	uBlaze	32	32	spartan-3-4	Lyonel Barthe	1563	4				91	##	112.1	1.00	1.0	58.2	X	Y	vhdl	26	sb_core	yes	Y	4G	4G	Y	86	32	5	2010	2012	www.lirmm.fr/ADNoc	secretblaze	data is for single secretblaze	
nilioofar1	http://cse.sharif.edu	errors	Mahdi Amiri	RISC	16	16	kintex-7-3	James Brakef	1786	6				##	##	14.7	0.67	1.0			verilog	3	rf1	Y									2014			derived from risc-16	ASIC, uses Leonardo for synthesis	
inst_list_proc	https://github.com	planning	Mahesh Palve	accum	8	15	kintex-7-3	James Brakef	1049	6			1	340	##	14.7	0.33	1.0	142.6	X	verilog	34	top	Y	N	128	1K		32				2014			pipelined, state machine	UART, SPI & timer included	
8bit_piped_pro	https://github.com	stable	Mahesh Sukhdeo Palve	RISC	8	16	kintex-7-3	James Brakef	1049	6			1	370	##	14.7	0.33	1.0	116.4	X	verilog	28	top	Y					20	16	2013	2017	https://github.com	uses Perl as assembler	uses Perl to generate ROM file			
8bit_piped_pro	https://github.com	stable	Mahesh Sukhdeo Palve	RISC	8	16	kintex-7-3	James Brakef	1049	6			1	410	##	14.7	0.33	1.0	110.2	X	verilog	28	top	Y					20	16	2013	2017	https://github.com	uses Perl as assembler	uses Perl to generate ROM file			
thundercore	http://forum.xtremephd.com	alpha	majordomo	RISC	32	16	kintex-7-3	James Brakef	793	6			2	193	##	14.7	1.00	1.0	243.7	X	vhdl	49	stc	yes	N	Y	4G	4G		16	5	2014			Gadget Factory Forum thread	in debug, no comments, mostly in simulation		
risc_core_i	https://opencores.org	planning	Manuel Imhof	RISC	16	16	kintex-7-3	James Brakef	349	6	1		526	##	##	14.7	0.67	3.0	336.8	X	B	vhdl	13	CPU	Y	asm	N	1K	1K		8	4	2001	2009	http://www.xtremephd.com	Haward arch, thesis project	derived clks; estimated derating	
minimafga	https://github.com	stable	Manuel Killerger	accum	24	24															Y	vhdl	32	minimapprc	Y	N				19			2019			Minimal Machine processor taught at	has testbench	
darkriscv	https://github.com	alpha	Marcelo Samsoniuk	risc-v	32	32	kintex-7-3	James Brakef	1422	6			1	167	##	14.7	1.00	1.0	117.2	X	verilog	2	darksocv	Y	yes	N	4G	4G	Y	45	32	2	2018	2018	https://blog.hackplayers.com	written in one night, low line count	readme is descriptive, uses cache	
riscv_dark	https://github.com	beta	Marcelo Samsoniuk	risc-v	32	32	kintex-7-3	Marcelo Samsoniuk	1000	6				220	##	14.7	1.00	1.0	220.0		verilog	4	darkriscv	Y	yes	N	4G	4G	Y	45	32	2018	2021	https://opencores.org	written in one night, low line count	builds for five fpga boards		
mrisc32	https://github.com	alpha	Marcus Geelnaar	RISC	32	32															vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2021	https://www.bits.com	Mostly harmless Reduced Instruction Set	Gray-1 vector inst, also a1 variant, LLVM support		
ice_mk2	https://github.com	beta	Mario Hoffmann	RISC	16	16															vhdl	8	top	Y	N	4K	4K	Y	16	16	2020	2020	https://hackaday.io/project/174049-ice-cpu-mk-ii	variant of fpga4student				
f32zc	https://github.com	alpha	marko zec, vordah, Daris-v/MIP3	atrix-7-3	32	32	atrix-7-3	zec & vordah	1048	6	4	33	185	##	##	14.7	1.00	1.0	176.5	X	vhdl	50		Y	yes	N	Y	4G	4G	Y	30	32	5	2014	2019	https://www.nxlab.com	MIPS or RISC-V ISA, Arduino support	https://www.youtube.com/watch?v=55MzMH
dix	https://opencores.org	errors	Martin Gumm	DLX	32	32	kintex-7-3	James Brakef	6					##	##	14.7	1.00	1.0			vhdl	120		Y	asm	N				32		1995	2014		University of Stuttgart, ASIC dsgn	case statmt others clause has problems		
leros	https://opencores.org	stable	Martin Schoeberl	accum	16	16	spartan-6	Martin Schoeberl	112	6			1	182	##	0.67	1.0	1088.8	IX	vhdl	5	leros	Y	yes	N	Y	256	64K		2	2	2008	2020	https://github.com	256 word data RAM, PIC like	short LUT inst ROM		
lipisi	https://github.com	stable	Martin Schoeberl	accum	8	8	cyclone4	Martin Schoeberl	162	4			1	162	##	0.17	1.0	167.0		scala	2		Y	yes	N	N	64K	64K	Y	9	3	16	2017	2019	https://github.com	goal is 100 LUTs, program mapped to	"Lipsi, a very tiny processor"	
atmos	https://github.com	stable	Martin Schoeberl	RISC	32	32															scala												2015			http://atmos.computer.dtu.dk/		
lop	https://opencores.org	stable	Martin Schoeberl et al	forth	16	16	cyclone-1	Martin Schoeberl	2000	4				100	q10.0	0.67	1.0	33.5	I	vhdl	11	core	Y	yes	N	256K	256K						2004	2014		https://github.com/lop-devel/lop	java app builds some source code files	
cpu_takagi	https://github.com	untested	Masayuki Takagi	RISC	16	16															vhdl	3	cpu							16			2016	2016				
mipscpu	https://github.com/mfbsc	Mathews Souza	MIPS	32	32																system	24	cpu	N		N	4G	4G						2017	2019		MIPS like cpu, course project, VHDL verilog & system verilog	
riscv_fwirisc	https://github.com	untested	Matthew Balance	risc-v	32	32	ice40	Matthew Balance	1653	4				##	##	1.00	6.7			AL	system	8	fwirisc_fwirisc	Y	yes	N	4G	4G	Y	45	32	2018	2018	https://opencores.org	featherweight entry 2018 RISC-V con	0.15 DMIPS/MHz		
riscv_fwirisc	https://github.com	untested	Matthew Balance	risc-v	32	32	igloo2	Matthew Balance	1060	4				20	##	1.00	6.7			AL	system	8	fwirisc_fwirisc	Y	yes	N	4G	4G	Y	45	32	2018	2018	https://opencores.org	featherweight entry 2018 RISC-V con	0.15 DMIPS/MHz		
reduceron	https://www.cs.tu-berlin.de	untested	Matthew Naylor/Tommy Thorm																	IX												2008	2018	https://github.com	hardware for functional programming	red-java generates the RTL		
legv8	https://github.com/mattc	untested	Matthew Olsson	AA64	64	32	kintex-7-3	James Brakef	884	6			2	137	##	14.7	1.00	1.0	155.0		vhdl	8	cpu	Y	yes	N	4G	4G	Y	10	32	2018	2019		another implementation	legv8 from Patterson & Hennessy 2017		
moell_cpu	https://github.com	untested	Matthias Reil	accum	8	8	kintex-7-3	James Brakef	185	6				357	##	14.7	0.33	1.0	637.1	X	vhdl	8	cpu	Y	yes	N	4G	4G	Y	10	32	2014	2016		university course project			
reflet	https://github.com/Arkane	untested	Maxime Bouillot	accum	8	8															vhdl	20	plasma	Y	yes	Y	4G	4G	Y				2015	2018	https://github.com	original design	most ops between accumulator & register, risc	
plasma_fpu	https://opencores.org	stable	Maximilian Reuter	MIPS	32	32	kintex-7-3	James Brakef	6					##	##	14.7	1.00	1.0			vhdl	20	plasma	Y	yes	Y	4G	4G	Y				2015	2018		plasma with FPU	based on Plasma by Steve Rhoads	
16bit_processor	https://github.com	untested	Adi Ban Shazman Pran	MIPS	16	16															vhdl	23		Y	yes	N	4G	4G	Y				2019	2019	https://prantoan.com	course project, schematics only	simple up with well done schematics	
riscv_spu32	https://github.com	untested	Merten Maik	RISC-v	32	32															vhdl	15	wb_cyclor	Y	yes	N	4G	4G	Y				2019	2019		actively being developed		
micp_open	https://opencores.org	beta	Mezazh Ibrahim	PIC18	16	24	kintex-7-3	James Brakef	881	6	1		200	##	##	14.7	0.67	1.0	152.1	X	vhdl	23	MCIOpen	Y	yes	N	Y	4K	1M	Y				2014	2015		light version of PIC18	
system6801	https://www.usc.edu	untested	Michael L. Hasenratz	6801	8	8	cyclone-3	James Brakef	1507	4		3	73	##	##	14.7	0.33	4.0	4.0	I	vhdl	15	wb_cyclor	Y	yes	N	64K	64K	Y				2003	2009	http://members.cba.hawaii.edu	based on John Kent's 6801	tested on Apex20K, Cyclone & Strain boards	
simplecpu	https://www.usc.edu	untested	Michael Freeman	RISC	32	32															vhdl	15	wb_cyclor	Y	yes	N	64K	64K	Y				2018	2019	https://www.usc.edu	Educational, also a version 2 with VH	both mips & riscv RTL	
mips_linder	https://www.scribd.com	paper	Michael Linder	MIPS	32	32	kintex-7-3	James Brakef	1100	6				238	##	14.7	1.00	1.0	216.5		B	vhdl	39	a_mips	Y	yes	N	4G	4G	Y				2007	2007		masters thesis	no LUT RAM, source code in PDF
m16C5x	https://github.com	stable	Michael Morris	PIC16	8	14	spartan-3-4	Michael Morris	1217	4			3	60	##	0.33	1.0	16.3	X	Y	verilog	3	m16C5x	Y	yes	N	Y	256	4K	Y				2013	2014		SOC LUT count	code at P16C5X
m65C02	https://opencores.org	mature	Michael Morris	6502	8	8	spartan-6-3	James Brakef	466	6			3	118	##	14.7	0.33	4.0	20.8	X	Y	verilog	13	m65C02	Y	yes	N	64K	64K	Y				2013	2020	https://github.com	also a m65C02a version	micro-coded via F9408 soft sequencer
minicpu-s	https://github.com	stable	Michael Morris	stack	16	8	kintex-7-3	James Brakef	147	6				741	##	14.7	0.67	28.0	120.6	X	verilog	2	both	Y	N				33			2012	2013		separate source for each CPLD chip,	fits (2) XC9500 CPLD		
p16C5x	https://opencores.org	errors	Michael Morris	PIC16	8	14	kintex-7-3	James Brakef	378	6				252	##	14.7	0.33	1.0	220.2	IX	verilog	3	P16C5x	Y	yes	N	Y	256	4K	Y				2013	2014			
r4000	https://github.com	mature	Michael Povlin	MIPS	32	32	kintex-7-3	James Brakef	1049	6				##	##	14.7	1.00	1.0			verilog												1994	1995		does not implement 64-bit data	only a few insts implemented, test vehicle	
supersmall	http://www.eec.tu-berlin.de	stable	Michael Ritchie	RISC	32	32	stratix-3	Michael Ritchie	207	A		2+8	126	##	##	14.7	1.00	16.0	38.1	I	vhdl	13	nios2ee	Y	yes	opt	4G	4G	Y				2005	2009		2-bit serial, Mostly MIPS-1 compliant	Copyright 2005,2006,2009 Jonathan Rose, and	
sofrcp</																																						

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	report ter	com ents	LUTs ALUT	LUT inst	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pp e loc	start year	last rev	secondary web link	note worthy	comments		
ag_6502	https://opencor	beta	Oleg Odintsov	6502	8	8	kintex-7-3	James Brakef	824	6				176	##	14.7	0.33	4.0	17.7	ILX		verilog	2	ag_6502	yes	N	N	64K	64K	Y				2012	2012		verilog code generation, "phase level accurate"			
openmsp430	https://opencor	stable	Oliver Girard	MSP430	16	16	stratix-3-2	Oliver Girard	1147	A	1			98					28.5	IX		verilog	30	openMSP	Y	yes	N	N	64K	64K	Y	16			2009	2018		near cycle accurate	performance spreadsheet	
tinyvliw8	https://opencor	alpha	Oliver Stecklina	VLIW	8	32	kintex-7-3	James Brakef	895	6				149	##	14.7	0.33	1.0	55.0	X		vhdl	19	sysarch	N	Y	256	1K	Y				2013	2020		tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs			
hp868	https://sites.go	errors	Oliver De Smet	Capricorn	8	8	spartan-3-5	James Brakef	unresolved xil	4												verilog	85	cpu	N	Y					64			2010	2010	https://en.wikiped	uses PicoBlaze, emulates HP868	picoBlaze uart uses LUT4s		
mc68k08s	https://sites.go	beta	Oliver De Smet	68000	32	16	kintex-7-3	James Brakef	4617	6												vhdl	10	mc68k08s	Y	yes	N	N							2011	2011		SOC for HP9816 computer emulation		
riscv_serv	https://github.c	untested	Dlof Kindgren	risc-v	32	32	ice40			4												verilog	17		Y	yes	N	Y	4G	4G	Y	45	32		2018	2020	https://riscv.org/	RISC-V contest prize, 1-bit ALU	https://github.com/olofk/corescore	
harvard_arch	https://github.c	untested	omarellahedady	risc-v	32	32	kintex-7-3	James Brakef	1073	6	3			283	##	14.7	1.00	4.0	65.9	X		vhdl	135	harvard_arch	Y	yes	N	Y	4G	4G	Y	37			2008	2009		zpu4: 16 & 32 bit versions, code size	many source files	
zpu	https://github.c	stable	Oyvind Harboe	forth	32	8	kintex-7-3	Pablo Kocik	177	4				117	##	14.7	0.33	2.0	109.1	X		verilog	18	zpu_core	Y	yes	N	Y	4G	4G	Y	57	2		2006	2006		3 versions, behavioral coding	ZPU the worlds smallest 32 bit CPU with GCC h	
picoBlaze	www.bleyer.org	mature	Pablo Kocik	picoBlaze	8	18	spartan-3	Pablo Kocik	48	4				134	##	14.7	0.17	2.0	237.9	I		vhdl	3	simplex4_cpu	Y	yes	N	512	512	Y				2011	2011	http://www.gti-d	part of university course, simplex4 has	an index register		
simplex4	https://github.c	stable	Pablo Salvaedeo etal	RISC	32	32	kintex-7-3	James Brakef	7491	6	11	1	118	##	14.7	1.00	1.0	15.7	X		vhdl	42	top	Y	yes	N	Y	64K	64K	Y	32			2010	2011		five variants	no doc, xilinx constraint file		
pirogrip	https://github.c	stable	Paulo Mantovani	risc-v	32	32	kintex-7-3	James Brakef	6502	8	8				##	14.7	0.33	2.0		X	Y	vhdl	114	machine	Y	yes	N	Y	64K	64K	Y				2017	2020		32-bit RISC-V processor designed with	HLS, coded in SystemC	
riscv_h15	https://github.c	stable	Paul Gardner-Stephen	6502	8	8	kintex-7-3	James Brakef	6502	8	8				##	14.7	0.33	2.0		X	Y	vhdl	114	nocpu	Y	yes	N	Y	64K	64K	Y				2017	2020		Enhanced c65 running in FPGA	seeks high performance	
mega65	https://github.c	untested	Paul Gardner-Stephen	6502	8	8	kintex-7-3	James Brakef	6502	8	8				##	14.7	0.33	2.0		X	Y	vhdl	114	nocpu	Y	yes	N	Y	64K	64K	Y				2017	2020		Enhanced c65 running in FPGA	seeks high performance	
pauloblaze	https://github.c	stable	Paul Genssler	picoBlaze	8	18	spartan-3	Pablo Kocik	48	4				134	##	14.7	0.17	2.0	237.9	I		vhdl	3	simplex4_cpu	Y	yes	N	512	512	Y				2011	2011		course project, slower more LUTs than original	claims easier to modify and extend		
osu8	https://www.gti-d	alpha	Paul Stoffregen	accum	8	8	kintex-7-3	James Brakef	6502	8	8				##	14.7	0.33	2.0		X	Y	vhdl	114	nocpu	Y	yes	N	Y	64K	64K	Y				2017	2020		OSU8 Microprocessor Project "instru	* 1 schematics, doc at web page, currently acti	
s430	https://www.gti-d	alpha	Paul Taylor	MSP430	16	16	artix-7	Paul Taylor	449	6				100	##	14.7	0.67	9.0	16.6			vhdl	1	s430	Y	asm	N	N	64K	64K	Y	24			1994	2005	https://github.co	msp430 subset with 8-bit alu	coded for size & not for speed	
dp32	https://www.gti-d	errors	Peter Ashenden	RISC	32	32	kintex-7-3	James Brakef	388	6					##	14.7	1.00	1.0				vhdl	1	s430	Y	asm	N	N	64K	64K	Y	32			2001	2001		from The Designers Guide to VHDL	timing delays in source code	
gunmut	http://digitaldes	stable	Peter Ashenden	RISC	8	18	kintex-7-3	James Brakef	388	6				259	##	14.7	0.33	1.0	220.7	IX		verilog	6	gunmut-re	Y	asm	N	Y	256	4K	Y				8	2007		see Digital Design: An Embedded Systems	Approach Using VHDL	book: Elements of Computing Systems
hack30	https://github.c	beta	Peter Clarke	accum	16	16	kintex-7-3	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y	32K	32K	N				2	2016		https://www.nanu	CPU used to run Veritis	book: Elements of Computing Systems
msp430_vhdl	https://opencor	beta	Peter Szabo	MSP430	16	16	kintex-7-3	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y	32K	32K	N				16	2014	2017		Comprehensive verification was not	complies on cyclone II
fpga-64	http://www.syn	stable	Peter Wendrich	6502	8	8	kintex-7-3	James Brakef	2210	6				156	##	14.7	0.33	4.0	5.8	X	Y	vhdl	26	fpga64_cc	Y	yes	N	N	64K	64K	Y	26			2005	2008		Rendition of Commodore 64	alters top level schematic	
am17	http://users.ece	asic	Philip Koopman	stack			kintex-7-3	James Brakef	2210	6				156	##	14.7	0.33	4.0	5.8	X	Y	vhdl	26	fpga64_cc	Y	yes	N	N	64K	64K	Y	26			2005	2008		chapter 4.3 in Koopman	6600 gate ASIC	
msl16	https://github.c	beta	Philip Leong, Tsang, Le	forth	16	4	kintex-7-3	James Brakef	303	6				256	##	14.7	0.67	1.0	566.4	X		vhdl	13	cpu	Y	asm	N	Y	256				16			2001			CPLD prototype	
riscv_ibex_low	https://github.c	stable	Philipp Wagner	risc-v	32	32	kintex-7-3	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y	32K	32K	N				2	2016		https://www.nanu	Comprehensive verification was not	complies on cyclone II
vhdl-simple-up	https://github.c	untested	Pietro Lorefice	RISC	16	16	kintex-7-3	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y	32K	32K	N				2	2016		https://www.nanu	Comprehensive verification was not	complies on cyclone II
vhdl-simple-up	https://github.c	untested	Pietro Lorefice	RISC	16	16	kintex-7-3	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y	32K	32K	N				2	2016		https://www.nanu	Comprehensive verification was not	complies on cyclone II
itib-proc	https://github.c	stable	Preetam Pinnada	RISC	16	16	kintex-7-3	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y	32K	32K	N				2	2016		https://www.nanu	Comprehensive verification was not	complies on cyclone II
riscv_ariane	https://github.c	errors	PulseRain Tech LLC	8051	8	8	aria-2	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y	32K	32K	N				2	2016		https://www.nanu	Comprehensive verification was not	complies on cyclone II
pulserain	https://github.c	stable	PulseRain Tech LLC	8051	8	8	aria-2	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y	32K	32K	N				2	2016		https://www.nanu	Comprehensive verification was not	complies on cyclone II
riscv_reindeer	https://github.c	untested	PulseRain Tech LLC	8051	8	8	aria-2	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y	32K	32K	N				2	2016		https://www.nanu	Comprehensive verification was not	complies on cyclone II
mpdma	https://opencor	beta	quickwayne	uBlaze	32	32	kintex-7-3	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y	32K	32K	N				2	2016		https://www.nanu	Comprehensive verification was not	complies on cyclone II
riscv_steel	https://opencor	beta	quickwayne	uBlaze	32	32	kintex-7-3	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y	32K	32K	N				2	2016		https://www.nanu	Comprehensive verification was not	complies on cyclone II
riscv_steel	https://opencor	beta	quickwayne	uBlaze	32	32	kintex-7-3	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y	32K	32K	N				2	2016		https://www.nanu	Comprehensive verification was not	complies on cyclone II
vhdl-msp430	https://github.c	stable	PulseRain Tech LLC	8051	8	8	aria-2	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y	32K	32K	N				2	2016		https://www.nanu	Comprehensive verification was not	complies on cyclone II
minisc	https://opencor	beta	quickwayne	uBlaze	32	32	kintex-7-3	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y	32K	32K	N				2	2016		https://www.nanu	Comprehensive verification was not	complies on cyclone II
mcs-4	https://github.c	stable	PulseRain Tech LLC	8051	8	8	aria-2	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y	32K	32K	N				2	2016		https://www.nanu	Comprehensive verification was not	complies on cyclone II
ucpvhdl	https://github.c	stable	PulseRain Tech LLC	8051	8	8	aria-2	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y	32K	32K	N				2	2016		https://www.nanu	Comprehensive verification was not	complies on cyclone II
mais	https://github.c	stable	PulseRain Tech LLC	8051	8	8	aria-2	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y	32K	32K	N				2	2016		https://www.nanu	Comprehensive verification was not	complies on cyclone II
opc-opc2cpu	https://github.c	stable	PulseRain Tech LLC	8051	8	8	aria-2	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y	32K	32K	N				2	2016		https://www.nanu	Comprehensive verification was not	complies on cyclone II
opc-opc3cpu	https://github.c	stable	PulseRain Tech LLC	8051	8	8	aria-2	James Brakef	1735	6				127	##	14.7	0.67	2.0	24.5	IX		vhdl	22	cpu	Y	yes	N	Y												

up_all	opencores	status	author	style / clone	data size	inst size	FPGA	report	com	LUTs	LUT7	mults	bik ram	F max	date	tool ver	MIPS /inst	clks /inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chain	fltg pt	max dat	max inst	byte adrs	# net	adr mod	# reg	pip e	start year	last rev	secondary web link	note worthy	comments	
thor	https://opencores.org/view/Thor	mature	Robert Finch	RISC	64	32		Robert Finch		210000			306								verilog		thor2	Y	asm	Y	4G	4G	Y			64	2015	2019	https://github.com/RobertFinch/Thor	Thor-2: L1 & L2 caches, GP float & vector regs			
thor	https://opencores.org/view/Thor	mature	Robert Finch	RISC	64	16		Robert Finch		210000			306								verilog		thor5	Y	asm	Y	4G	4G	Y			64	2015	2019	https://github.com/RobertFinch/Thor	Thor-5: L1 & L2 caches, GP float & vector regs	plans for more features, eventually 2M LUTs		
xgate	https://opencores.org/view/Xgate	alpha	Robert Hayes	MIPS	16	16	kintex-7-3	James Brakef		2778	6			159	##	14.7	0.67	1.0	38.3	X	verilog	7	xgate_top	Y	N	4G	4G	Y	42			16	2009	2013	https://github.com/RobertHayes/Xgate	high pin count	FreeScale XGATE co-processor compatible		
cmips	https://github.com/RobertHayes/cmips	mature	Roberto Hessel	MIPS	32	32															vhdl	22	core	Y	yes	N	N	4G	4G	Y	32	5	2017	2019	http://www.inf.dtu.dk/~cmips/	5-stage pipeline, MIPS32r2 core			
ssbcc	https://opencores.org/view/SSBBC	stable	Rodney Sinclair	forth	8	9	kintex-7	Rodney Sinclair		196	6			474	14.7	0.33	1.0	797.9	ILX	verilog	3	core	Y	asm	N	N	4G	4G	Y	41			3	2012	2014	https://github.com/RodneySinclair/SSBBC	Python program generates the Verilog	inst after branch/call/rtn always execs	
dfp	https://opencores.org/view/DFP	stable	Ron Chapman	forth	8	8	kintex-7-3	James Brakef		297	6			192	##	14.7	0.33	1.0	213.2	X	vhdl	25	DataFlow	Y	yes	N	N	4G	4G	Y			3	2003	2009	https://github.com/RonChapman/DFP	8-bitter, generates a custom VHDL stack machine, compiler is in Forth		
280soc	https://opencores.org/view/280soc	stable	Ronivon Costa	z80	8	8	spartan-3e	James Brakef		2474	4	2	19	78	##	14.7	0.33	3.0	3.4	IX	vhdl	19	top_s3e	Y	yes	N	N	64K	64K	Y			2008	2016	https://github.com/RonivonCosta/280soc	based on Daniel Wallner's T80			
minirisc	https://opencores.org/view/Minirisc	stable	Rudolf Ussel	PIC16	8	14	spartan-3	Rudolf Ussel		460	4			120	##	14.7	0.33	1.0	57.4	X	verilog	7	risc_core	Y	yes	N	256	4K	Y			2001	2012	https://github.com/RudolfUssel/Minirisc					
avr_core	https://opencores.org/view/AVR_core	stable	Ruslan Lepetokov	AVR	8	16	kintex-7-3	James Brakef		2135	6			87	##	14.7	0.33	1.0	19.7	X	verilog	15	avr_core	Y	yes	N	64K	128K	Y	72		32	2002	2017	https://github.com/RuslanLepetokov/avr_core	VHDL core also			
riscuva1	https://www.scribd.com/document/111111111/riscuva1	stable	S. de Pablo	picoBlaze	8	14	kintex-7-3	James Brakef		109	6			370	##	14.7	0.33	2.0	560.7	X	verilog	1	riscuva1_bme	Y	asm	N	256	1K	Y	35			2006	2006	https://github.com/SdePablo/riscuva1	Verilog source included in PDF file	also VHDL version by Bikash Gogoi with identical		
m8k8	https://github.com/Usuki/m8k8	stable	Sam Gladstone et al	RISC-V	32	32															verilog	12	cpu3017	Y	yes	N	4G	4G	Y			32	2001	2009	https://github.com/Usuki/m8k8	simply sourced 68K			
sxp	https://opencores.org/view/SXP	stable	Samuel Falvo II	beta	64	32	kintex-7-3	James Brakef		2455	6			175	##	14.7	2.00	1.0	142.9	X	B	verilog	4	sxp	Y	yes	N	16	16	Y			32	2016	2017	https://github.com/SamuelFalvoII/sxp	basic RISC-V	too many los	
lucal35000	https://github.com/SamuelFalvoII/lucal35000	stable	Samuel Falvo II	beta	16	16	kintex-7-3	James Brakef		735	6		8	172	##	14.7	0.67	1.0	157.2	X	B	verilog	27	M_kestrel	Y	yes	N	64K	64K	Y	20		2	2012	2015	https://hackaday.com/2015/02/02/lucal35000/	J1 with wishbone bus	uses state machine RTL generator M_J1a runs at 244MHz & 368 LUTs	
2164a	https://github.com/SamuelFalvoII/2164a	stable	Samuel Falvo II	forth	16	16	kintex-7-3	James Brakef		514	6			476	##	14.7	0.67	1.0	620.7	X	B	verilog	4	1644a	Y	N	N	64K	64K	Y	12			2012	2017	https://github.com/SamuelFalvoII/2164a	derived from Myron Plichota's design (streaming)	64-bit simple Forth engine	
6647	https://github.com/SamuelFalvoII/6647	stable	Samuel Falvo II	forth	16	16	kintex-7-3	James Brakef		514	6			476	##	14.7	0.67	1.0	620.7	X	B	verilog	4	1644a	Y	N	N	64K	64K	Y	12			2012	2017	https://github.com/SamuelFalvoII/6647	derived from Myron Plichota's design (streaming)	very little doc	
minimips	https://opencores.org/view/Minimips	stable	Samuel Hanguet	RISC	32	32	kintex-7-3	James Brakef		2939	6	8	118	##	14.7	1.00	1.0	40.1	X	vhdl	12	minimips	Y	yes	N	N	4G	4G	Y	56		3	5	2004	2018	https://github.com/SamuelHanguet/minimips	based on MIPS1		
manik	https://www.dspreports.com/view/manik	stable	Sandeep Dytta	RISC	32	32	kintex-7-3	James Brakef		2939	6	8	118	##	14.7	1.00	1.0	40.1	X	vhdl	12	minimips	Y	yes	N	N	4G	4G	Y	56		3	5	2004	2018	https://www.dspreports.com/view/manik	based on MIPS1		
mocha	https://github.com/SanjayGupta/mocha	stable	Sanjay Gupta	accum	8	8		James Brakef		2939	6	8	118	##	14.7	1.00	1.0	40.1	X	vhdl	12	minimips	Y	yes	N	N	4G	4G	Y	56		3	5	2004	2018	https://github.com/SanjayGupta/mocha	based on MIPS1		
dspuav16	http://www.DTSP.com/dspuav16	stable	Santiago de Pablo	DSP	16	16	kintex-7-3	James Brakef		332	6			317	##	14.7	0.67	1.0	640.7	X	verilog	1	dspuav16	Y	asm	N	256	4K	Y	40		16	2001	2004	http://www.DTSP.com/dspuav16	16 bit data memory, 24 bit reg	broken web link		
up1232	http://www.dte.com/up1232	stable	Santiago de Pablo	RISC	8	16	kintex-7-3	James Brakef		220	6			244	##	14.7	0.33	3.0	122.0	X	vhdl	3	up1232a	Y	asm	N	64K	64K	Y	33	2	32	2000	2006	http://www.dte.com/up1232	description in source files			
cpu8080	https://opencores.org/view/CPU8080	stable	Scott Moore	8080	8	8	kintex-7-3	James Brakef		1179	6			299	##	14.7	0.33	9.0	9.3	X	verilog	2	m8080	Y	yes	N	64K	64K	Y			2006	2016	https://opencores.org/view/CPU8080	includes VGA display generator, three variants				
lm32	https://github.com/SebastienBourdeaudou/lm32	mature	Sebastien Bourdeaudou	LM32	32	32		James Brakef		13531	6	31	78	50	##	14.7	0.80	1.0	3.0	X	Y	verilog	24	lm32-top	Y	yes	N	4G	4G	Y			32	6	2014	2014	https://github.com/SebastienBourdeaudou/lm32	cleaned up lattice micro32, see milkmik	
milkmik	https://github.com/SebastienBourdeaudou/milkmik	stable	Sebastien Bourdeaudou	LM32	32	32	spartan-6	James Brakef		990	6			207	##	14.7	0.33	1.0	69.0	ILX	verilog	1	sofbus	N	yes	N	64K	64K	Y	72		32	2	2010	2013	https://www.milkmik.com/	uses LM32, uses Spartan-6 IO	failed in mapper	
navre	https://opencores.org/view/Navre	stable	Sebastien Bourdeaudou	AVR	8	16	kintex-7-3	James Brakef		2939	6			207	##	14.7	0.33	1.0	69.0	ILX	verilog	1	sofbus	N	yes	N	64K	64K	Y	72		32	2	2010	2013	https://www.milkmik.com/	AVR core, part of www.milkmik.org		
y80e	https://opencores.org/view/Y80e	stable	Sergey Belyashov	Z80	8	8	cyccone-3	Sergey Belyashov		2557	4			207	##	14.7	1.00	3.0	69.0	ILX	verilog	15	top_level	Y	yes	N	64K	64K	Y			2013	2019	https://github.com/SergeyBelyashov/y80e	Y80e - Z80/Z180 compatible processor	based on Y80 from "Microprocessor Design Us			
riscu_vhdl	https://opencores.org/view/riscu_vhdl	errors	Sergey Khabarov	RISC-V	64	32	kintex-7-3	James Brakef		1446	6			207	##	14.7	1.00	1.0	69.0	ILX	vhdl	1	sofbus	N	yes	N	64K	64K	Y			32	2016	2018	https://github.com/SergeyKhabarov/riscu_vhdl	System-On-Chip based on bare Rocke	both rocket & river cores		
hif-rcid	https://opencores.org/view/hif-rcid	stable	Sergio Johanno Fihl	MIPS	32	32	kintex-7-3	James Brakef		1446	6			207	##	14.7	1.00	1.0	69.0	ILX	vhdl	1	sofbus	N	yes	N	64K	64K	Y			32	2016	2018	https://github.com/SergioFihl/hif-rcid	MIPS-I subset, no multiplier			
erp	https://opencores.org/view/ERP	stable	Shahzadij	PIC18	8	16	spartan-3-3	James Brakef		366	4	1	1	70	##	14.7	0.33	1.0	63.5	X	verilog	1	ERPVerilog	Y	yes	N	4K	1M	Y			15	6	2004	2014	https://opencores.org/view/ERP	two report PDFs & one Verilog file	not 100% compatible	
ae18	https://opencores.org/view/AE18	stable	Shawn Tan	PIC18	8	16	spartan-3-3	James Brakef		1084	4	1	1	207	##	14.7	0.33	1.0	63.5	X	verilog	1	ae18_core	Y	yes	N	4K	1M	Y			2003	2009	https://hackaday.com/2009/02/02/ae18-core/	not 100% compatible	negative edge reset "clock"			
aeMB	https://opencores.org/view/AEMB	stable	Shawn Tan	uBlaze	32	32	kintex-7-3	James Brakef		1018	6	3		131	##	14.7	1.00	1.0	128.5	ILX	verilog	7	aeMB_core	Y	yes	N	4G	4G	Y			2004	2009	https://opencores.org/view/AEMB	not 100% compatible				
k68	https://opencores.org/view/K68	stable	Shawn Tan	alpha	32	32	kintex-7-3	James Brakef		2392	6			24	##	14.7	0.67	4.0	1.7	X	verilog	15	k68_cpu	Y	yes	N	4K	4G	Y	16		2003	2009	https://opencores.org/view/K68	68K binary compatible				
dnmu16	https://github.com/ShawnTan/dnmu16	stable	Shawn Tan, Marcus Pe	alpha	32	32	kintex-7-3	James Brakef		662	6	1		318	##	14.7	0.67	4.0	80.4	X	vhdl	1	dcu16	Y	asm	N	64K	64K	N	37		8	2009	2012	https://en.wikipedia.org/wiki/Amber_(processor_core)	4+ addressing modes, 4 & 5-bit reg./modefile			
ncarm	ftp://ftp.gwdg.de/pub/ftp/pub/ncarm	untested	Sheng Shen	ARM	32	16																																	
wisc-sp13	http://ftp.gwdg.de/pub/ftp/pub/wisc-sp13	stable	Shymal H Anadkat	RISC	16	16																																	
x32																																							

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	repor ter	com ents	LUTs ALUT	LUT %	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	top file doc	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pp e loc	start year	last revis	secondary web link	note worthy	comments	
riscv_scr1	https://github.com/Syntacore	untested	Syntacore	risc-v	32	32	aria-2	James Brakefield		A						##	q18.0					system	47	scr1_top	Y	yes	N	4G	4G	Y		32		2017	2018	http://syntacore.com			
riscv_scr1	https://github.com/Syntacore	untested	Syntacore	risc-v	32	32															system	47	scr1_core	Y	yes	N	4G	4G	Y		32		2017	2021	http://syntacore.com				
pdp2011	http://pdp2011.y	stable	Sytsen van Slooten	PDP11	16	16	kintex-7-3	James Brakefield	5060	6	1		205	##	14.7	0.67	2.0	13.6	IX	Y	vhdl	3	cpu	Y	yes	Y	N	64K	64K	Y	70	13	8		2008	2019	http://pdp2011.y	SoC, build files for A&X boards	complete impl including orig IO devices
yacc	https://opencor	stable	Tadatoshi Ishii	accum	8	8	spartan-6	James Brakefield	missing files	6	6			##	14.7	0.33	3.0				vhdl	2	prawn	Y	yes	N	4K	4K	Y				1992					reduced version of parwan from VHDL: Analysis and Modeling of Digital Systems, 1992	
mist1032	https://opencor	stable	Takahiro Ito	MIPS	32	32	kintex-7-3	James Brakefield	2220	6	6			##	14.7	1.00	1.0		IX		verilog	10	yacc2	Y	yes	N	4G	4G	Y	32	5		2005	2009			derived from, but independent of plaid		
mist1032	https://github.com/Takahiro Ito	errors	Takahiro Ito	RISC	32	32	aria-2	James Brakefield	10801	A	4	125	98	##	q18.0	1.00	1.0	9.1			system	50	mist32e1q1	Y	yes	N	4G	4G	Y	64			2014					mist32e1: embedded version	
mist1032	https://github.com/Takahiro Ito	errors	Takahiro Ito	RISC	32	32	aria-2	James Brakefield	10801	A	4	125	98	##	q18.0	1.00	1.0				verilog	87	mist1032sa	Y	yes	N	4G	4G	Y	64			2014					mist32e1: out of order version	
mbilite	https://opencor	stable	Takahiro Ito	RISC	32	32	cyclone-10	James Brakefield	33251	A	4	138	32	##	q18.0	1.00	1.0	1.0			verilog	100	mist1032sa	Y	yes	N	4G	4G	Y	64			2015					mist32e1: in order version	
forth_kf532	https://github.com/Tamar Kranenburg	beta	Tamar Kranenburg	uBlaze	32	32	kintex-7-3	James Brakefield	941	6	6	2	227	##	14.7	1.00	1.0	240.9	IX		vhdl	18	core_wb	Y	yes	N	4G	4G	Y	86	32		2009	2017				not all instructions implemented	
mc151	http://www.mcl65.com	stable	Tarasov Iliia	forth	32	6	kintex-7-3	James Brakefield	1719	6	4	4	172	##	14.7	1.00	1.0	100.3	X		vhdl	1	kf532	N	Y	N	1K	16K	Y				2013	2013				no trace of source code on web	
mc151	http://www.mcl65.com	stable	Ted Fried	8051	8	8	artix-7-3	Ted Fried	312	6	2	180	##	14.7	0.33	8.0	23.8	X		proprietary			Y	yes	N	64K	64K	Y				2016					micro-coded		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	kintex-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##	14.7	0.33	4.0	49.5	X		vhdl	1	mcl65	Y	yes	N	64K	64K	Y				2017					microcoded, cycle exact		
mc151	http://www.mcl65.com	stable	Ted Fried	6502	8	8	artix-7-3	James Brakefield	326	6	2	196	##																										

106 # usable(beta, sl	1	18	70	192 blank	493	466	29	318 verilog	340	non-blank	537	61
49 "B" or "X" of lim	1	777	591 a	28 zu-2e				589 vhdl	308	asam	104	Web page DMIPS per en.wikipedia.org/wiki/Instructions_per_community_freecoremark_index.php
MIPS/MHz Pro-rating for data size:												
1-bit	0.04	16-bit	0.67	64-bit	2.00			sys veril	35	forth	10	DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/Instructions_per_second
4-bit	0.17	24-bit	0.80	Silicon Area equivalents				propieti	35			
8-bit	0.33	32-bit	1.00	LUTS/DSP48	16:1			scala	11			
12-bit	0.40	48-bit	1.50	LUTS/Block RAM	32:1							

[illegible]