_uP_all_soft folder	opencores or prmary link status author	style / gs clone	inst sz	FPGA repor co		Dff CT St blle	F .	g tool ver	MIPS /	inst /I	IPS vei	soc n	src #	files top file	ğ ch			ax byte st adrs	dr # od reg	e year		secondary web link	note worthy	comments
Small soft of	ore uP Inventory ©2023	James Brakefiel	ld																					
Opencore and	other soft core processors																							
totalcpu	https://opencor alpha	RISC 12+ 1	12 kin	ntex-7-3 James Bra	kef 229	6 1	149 #	# 14.7	0.33	3.0	71.7 X	ve	rilog	10 cpu	П	N			16	2007	2009		data width 12 bits and up, no data me	emory
odess	https://opencor stable Dmytro Senyakin		16 str	ratix-5 Dmytro Se	enya 32978	A 72 11	2 192 #	## q17.1	4.00	1.0	23.3 I	-		27 CoreOne	Y ası	n Y	4G 4	G	16	2017				37-bit adr, quad issue, caches, 32-64-128 fltg-
odess	https://opencor stable Dmytro Senyakin	RISC ## 1	16 str	ratix-5 Dmytro Se	eny: 148078	A 72 12	2 184 #	## q17.1	4.00	0.3	19.9 I	sy	stem v	27 CoreQuad	Y ası	n Y	4G 4	G	16	2017	2017	https://opencores	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-
odess	https://opencor stable Dmytro Senyakin	RISC ## 1	16 str	ratix-5 Dmytro Se	enya 50814	A 72 11	2 180 #	## q17.1	4.00	1.0	14.1 I	sy	stem v	27 CoreOne	Y ası	n Y	4G 4	G	16	2017	2017	https://opencores	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-
odess	https://opencor stable Dmytro Senyakin	RISC ## 1	16 cyc	clone-5 James red	duce 35984	A 72 11	2 103 #	## q18.0	4.00	1.0	11.4 I	sy	stem v	27 CoreOne	/ Y ası	n Y	4G 4	G	16	2017	2017	https://opencores	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-
odess	https://opencor stable Dmytro Senyakin	RISC ## 1	16 cyc	clone-5 James slo	w to 50135	A 72 11	90 #	## q18.0	4.00	1.0	7.2 I	sy	stem v	27 CoreOne	Y ası	n Y	4G 4	G	16	2017	2017	https://opencores	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-
ARM Cortox	https://download ASIC ARM	ADMANES GA S	22:	is Viliny	6000		1500	_	2.00	0.5 1	000	30			V 1/0				-				uses are rated IC area	dual issue, includes fltg at 8 MMII 8 caches

Opencore and other soft core proce	essors																					
totalcpu https://opencor al	lpha	RISC 12	+ 12 k	intex-7-3	James Brakef 2	29 6	1	149 ## 14.7	0.33 3.0	71.7	Х	verilog	10 cpu		N			16	2007 2009		data width 12 bits and up, no data me	emory
odess https://opencor sta	table Dmytro Senyakin	RISC ##			Dmytro Senya 329		72 112	192 ## q17.1			_	-,		Y asm		4G 4G		16	2017 2017	https://opencore	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p
	table Dmytro Senyakin	RISC ##			Dmytro Senya 1480		72 122				-		27 CoreQuad			4G 4G		16	2017 2017	https://opencore		37-bit adr, quad issue, caches, 32-64-128 fltg-p
	table Dmytro Senyakin	RISC ##			Dmytro Senya 508		72 112				-1		27 CoreOneV			4G 4G		16	2017 2017	https://opencores		37-bit adr, quad issue, caches, 32-64-128 fltg-p
	table Dmytro Senyakin	RISC ##			James reduce 359		72 112						27 CoreOneV			4G 4G		16	2017 2017	https://opencore		37-bit adr, quad issue, caches, 32-64-128 fltg-p
odess https://opencor sta	table Dmytro Senyakin	RISC ##	# 16 c	yclone-5	James slow to 501	35 A	72 112	90 ## q18.0	4.00 1.0	7.2		system v	27 CoreOneV	Y asm	Y	4G 4G		16	2017 2017	https://opencore	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p
ARM_Cortex_A https://develope A	ASIC ARM	ARM A53 64	4 32 a	sic	Xilinx 60	00 A		1500	2.00 0.5	1000		asic		Y yes	Υ		Υ			https://en.wikipe	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
legv8 https://github.c	table Warren Seto	AA64 64		intex-7-3	James Brakef 7			154 ## 14.7		210.5	Х	B verilog	2 arm_cpu	Y yes	N	4G 4G	Y 10	32	2018 2019		coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A
	table Warren Seto	AA64 64			James Brakef 8			137 ## 14.7		155.0		B verilog	2 arm_cpu	Y yes	N				2018 2019		coursework, limited ISA, 3 versions	inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, E
	mattc Matthew Olsson	AA64 64			James Brakef 8			137 ## 14.7		155.0	_	verilog		Y yes	N	4G 4G	Y 10	32	2018 2019		another implementation	legv8 from Patterson & Hennessy 2017
	ulation Samuel Falvo II Inha Christopher Fenton	risc-v 64 CRAY1 64			James trimm 24 James Brakef 134			175 ## 14.7		142.9		B verilog	4 polaris	Y yes	N Y	16E 16E	Υ 420	32 536	2016 2017	https://github.com	kestrel #3, basic 64-bit RISC-V	uses state machine RTL generator
	table Miguel Santos	RISC 64			James Brakef 134		19 10				X I		46 cray_sys_t			4IVI 4IVI	N 128 Y 85		5 2018 2018	терезу по	homebrew Cray1 Flexible Instruction Set Computer	24-bit address registers
	beta Robert Finch	RISC 64			James Brakef 104		12 7	65 ## 14.7			X	system v verilog	13 fisc_core 1 FISA64		N Y		Y 85	0 32	2015 2015	nttp://www.archi	m/robfinch/Cores	caches, VHDL & System Verilog versions, alteranced to use multi-cycle on mult
	table Agner Fog	cisc 64			Agner Fog 211		12 /	56 ## v20.1			X			Y asm		64K 32K	v	64	2016 2023	https://github.com		x86 adr modes, vector inst use width of vect re
	table Tommy Thorn	MMIX 64			James Brakef 116		8 10	94 ## q13.1			î	system v				16Q 16Q	Y 256	288	2006 2014		clone of Knuth's MMIX	micro-coded
	table Fabrizio Fazzino etal	SPARC 64			James Brakef 528		8 59	56 ## v14.1		2.1	IX					4G 4G		32	2007 2012	https://en.wikipe	reduced version of OpenSPARC T1	Vivado run
	ulatioi Niranjan Ramadas	RISC 64	4 32 k	intex-7-3	James way to 1350	09 6	32	75 ## 14.7	1.00 1.0	0.6			28 pipeline		N Y		Y 137	32	4-8 2012 2012	nrbramadas.apps	university ASIC project, read PDF	64-bit data paths, superscalar, branch analysis
riscv_percival https://github.com/a	/artecs ArTeCS (Un Madrid)	risc-v 64	4 32 k	intex7	ArTeC largest 571	29 27996 6		50 v20.2	1.00 2.0	0.4	Х	system v	~60	Y yes	N :	16E 16E	Υ	32	2017 2022	https://github.com	Open-Source Posit RISC-V Core with (Quire Capability, cav6(AKA Ariane) derivative
ks10 http://www.tec al	lpha Rob Doyle	PDP10 36	6 26 6	nartan 6	Rob Doyle 44	27 6	15	50 ## 14.7	1.00 2.0	1 5 6	х	verilog	39 esm ks10	Y yes	V N		N		2011 2014		36-bit accum & 18-bit adrs	ucf file, most tests pass
			0 30 3	partair-0							·											
microblaze https://www.xilbrop		uBlaze 32		rirtex ultr				682 ##	1.03 1.0	7 12-10	Х	propriet		Y yes c			Y 86	32	3 2002			70 configuration options, MMU optional
	beta Jan Gray	risc-v 32		rirtex-u-2		20 6		375 ## v16.4		1172	Х	propriet			N			32	3 2015 2018	https://www.you	hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P
	prietar Xilinx	uBlaze 32		intex-7				320		603.7	Х		ary	Y yes c	ppt	4G 4G	Y 86	32	3 2002	hanner Harris 1911		70 configuration options, MMU optional
	ASIC ARM Ipha Jeremiah Mahler	MIPS 32			James added 5			1050		583.3	х	asic				4G 4G	Y 80	16 32	10 2012	nttps://en.wikipe	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
	table Alberto Moriconi					22 357 6		244 ## 14.7 250 ## v21.1		409.2	X	0			IN	4G 4G	ĭ	32	5 2017 2017	https://en.wikine	Very early stage project, only implem	
	table James Bowman	stack 32 forth 32			James vivado 6. James DFF ex 9.	33, 0		358 ## 14.7		384.4	У	vhdl verilog	8 processor 3 i1	Y forth	N I	64K 64K	20		2 2006 2017	nceps.//en.wikipe	based on mic-1 by Andrew Tanenbau uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
riscy niosy https://www.introp		risc-v 32			intel fastest 15			566 ## q21.3			î	propriet				4G 4G	γ 20	32	5 2021			RV32IA spec, M20K for reg file, interrupts
	beta Charles Papon	risc-v 32	_		Charles Papor 4			346		374.1	X		smallest			4M 4M		32	2023	https://riscv.org/	preformance #s for 8 configurations	"Briey" is SOC variant
riscv_rudolv https://github.com/l	/bobbl Jörg Mische	risc-v 32				45 6		200 ##		367.0	ALMX		4 pipeline	Y yes	N	4G 4G	Y	32	5 2021		RISC-V processor for real-time system	34 clock mult & divide
	beta Clifford Wolf	risc-v 32				51 442 6		769 ## v16.2		336.8	Х	verilog		Y yes			Υ	32	2016 2022	https://github.com	mimimal features, soc options	designed for minimum LUTs
an-noc-mpsoc https://opencor ma	ature Alireza Monemi	uBlaze 32	2 32 z	u-3e	James vivado 10	79 6	3 1	333 ## v21.1	1.00 1.0	308.9	Х		90 aeMB_top	Y yes	N	4G 4G	Υ		2014 2019		choice of Im32, aeMB, mor1kx or or1	full system has network of cores
	table Giovanni Ferrante	RISC 32			James Brakef 4			192 ## 14.7			IX	vhdl	14 cpu	Y asm	N N				2003 2009		x86 .exe generates VHDL RISC uP	using 16 bit example
	prietar Altera	Nios II 32			Altera consis 10		-	290 ## q13.1				propriet				4G 4G		32	2004		fltg-pt, caches & MMU options	Nios II/f: fastest version, DMIPS adj, 2.15 Core
	beta Shawn Tan	uBlaze 32			James vivado 9		3	250 ## v21.1					7 aeMB_cor	Y yes	N	4G 4G	Υ		2004 2009		not 100% compatable	
	lpha majordomo	RISC 32	_		James Brakef 7		2	193 ## 14.7		243.7	Х			or yes				16 5 16	5 2014		Gadget Factory Forum thread	in debug, no comments, mostly in simulation
	table revaldinho beta Tamar Kranenburg	RISC 32 uBlaze 32			James Brakef 6. James Brakef 9.			303 ## 14.7 227 ## 14.7			X	verilog vhdl	2 opc7cpu	Yasm	N N	1M 1M	N 32 Y 86	5 16	2017 2021 2009 2017	https://revaldinho	not all instructions implemented	see hackaday One Page Computing Challenge
	prietar Intel	risc-v 32			intel fastes 15			362 ## g21.3			1/		18 core_wb	Y yes			7 80	32	5 2009 2017			moved everything to work library RV32IA spec, M20K for reg file, interrupts
	table James Bowman	forth 32			James DFF ex 15			355 ## 14.7				verilog		Y forth			20		2 2006 2017		uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks
riscy niosy https://www.inbrop		risc-v 32	2 32 a		intel fastest 13			306 ## q21.3		222.3	Ĥ	propriet		Y yes		4G 4G	Y	32	5 2021		free license, small inst & data men	RV32IA spec, M20K for reg file, interrupts
	beta VectorBlox	risc-v 32	2 32 5		vectorblox 10			244 ## 14.7		221.0	Ħ		13 orca	Y yes		4G 4G	Y	32	2016		*, /, fltg-pt all optional	RV32IM
	beta Marcelo Samsoniuk	risc-v 32			Marcelo Sam: 10			220 ## v20.1		220.0		verilog	4 darkriscv			4G 4G	Y 45	32	2018 2021	https://opencore	written in one night, low line count	builds for five fpga boards
	aper Michael Linder	MIPS 32	2 32 k	intex-7-3	James Brakef 11	00 6		238 ## 14.7		216.5		B vhdl		Y yes		4G 4G		32	2007 2007		masters thesis	no LUT RAM, source code in PDF
	cala Charles Papon	risc-v 32			Charles Papor 13			295		210.9		Y scala		Y yes		4G 4G	Υ	32	2023	https://riscv.org/2	preformance #s for 8 configurations	"Briey" is SOC variant
core_arm https://opencor b	beta Konrad Eisele	ARM 32	2 16 k	intex-7-3	James Brakef 12	39 6	3	250 ## 14.7	1.00 1.0	201.8	Х	Y vhdl		Y yes		56M 256M		16	2004 2009	http://cfw.source	very large project with many unused	missing files found in sourceforge dir, very littl
hive https://opencor sta	table Eric Wallin	stack 32	2 16 a	rria-2	James Brakef 14	20 A	8 24	283 ## q13.1	1.00 1.0	199.4	ILX	verilog	hive_core		N		N 40	10	8 2013 2015		4 symetrical stacks, eight threads via	
riscv_picorv32 https://github.co	beta Clifford Wolf	risc-v 32				51 442 6		454 ## v16.2		198.9	Х	verilog		Y yes		4G 4G		32	2016 2022		mimimal features, soc options	LUTs & Fmax for Kintex, Virtex & Ultrascale+
	riscliti Li Xinbing	ARM9 32			James vivado 18			357 ## v21.1		197.6		verilog	4 risclite_m:						2020		ARMv4-compatible CPU core	no mult, interrupts or reg banks
	prietar ensilica.com	eSi-3200 32			ensilica 22			200		181.8	IX	verilog		Y yes		4G 4G	Y 104		5 2001 2016		verilog source included with license	room for 90 user inst, also as ASIC
	beta marko zec, vordah, Dar				zec & vordah 10		4 33	103 1111 141.7		176.5	X	vhdl		Y yes			Y 30		5 2014 2019	http://www.nxlab	MIPS or RISC-V ISA, Arduino support	https://www.youtube.com/watch?v=55MzMF
	prietar ensilica.com	eSi-3200 32			ensilica 18			200		166.7	IX	verilog	eSi-3200			4G 4G	Y 104	10 16	5 2001 2016		verilog source included with license	room for 90 user inst, also as ASIC
	ature Alireza Monemi	uBlaze 32			James Brakef 11	5.4	3 1	192 ## i14.7		165.2	Х	Y verilog		Y yes	N N	4G 4G	Υ	32	2014 2017	tore H = 2	choice of lm32, aeMB, mor1kx or or1	
p-vex https://github.com/s sweet32 https://opencor_al	/tvana: Thijs van As	VLIW 32 MIPS 32					1 1	233 ## 14.7 142 ## 14.7		140.1	\vdash	vhdl B vhdl		1 700		4G 4G	73 Y 26	32	4 2005 2015 2014 2015	http://www.vliw.	1, 2 or 4 issue vLiW, uses HP VEX too	probable degeneracy, LUT RAM for program n
	Ilpha Valentin Angelovski table Chip Gracev	RISC 32			James Brakef 10 James Brakef 94		-	160 ## 14.7		134.8	X	verilog		Y yes	IN IN	4G 4G	r 26	16	2014 2015		targets MACHXO2, no RAM	anneal FDCA and build files
	table Chip Gracey beta Alex Kuznetsov	RISC 32		u-3e	James Brakef 949 James Brakef 949		4 2	160 ## 14./ 250 ## v21.1		134.8	AIX	verilog	9 top 20 lxp32u_to	Y yes	N N	4G 4G	V 20	256	3 2016 2022	https://lxp32.gith	eight propellers, clocking from ucf file register file in block RAM	vendor neutral source code, no div inst
	table Toyoaki Sagawa	RISC 32	_		James Brakef 16			250 ## V21.1 208 ## 14.7		131.9	-	vhdl	20 IXp32u_to 13 cpu01	1 q2111	N N		1 30	32	2000 2000	ircps://ixpaz.gith	dead weblink	high number of DFF
	table Dan Gisselguist	RISC 32	_		James Brakef 16			218 ## 14.7		129.9	X			v	N N		V 25	16	5 2015 2023	ununu librocorss s	ISA has chnaged, multiple instruction	
	beta Shawn Tan	uBlaze 32			James Brakef 16 James Brakef 10		3 2	131 ## 14.7				verilog	7 zipcpu 7 aeMB_cor				Y 35	16	2004 2009	www.iibrecores.c	not 100% compatable	http://zipcpu.com/zipcpu/zo16/01/01/zipcpu-
	beta Clifford Wolf	risc-v 32			Cliffor large 20			769 ## v16.2		127.0		Y verilog	1 picorv32			4G 4G	Y	32	2016 2022	https://github.com	mimimal features, soc options	designed for minimum LUTs
	table Li Wei	MIPS 32			James Brakef 14.			171 ## 14.7		119.1	ıx		10 mips_core			4G 4G	Y V	32	5 2007 2014	ps.//gitilub.COI	supports most MIPSI instructions	acsigned for minimum EUTS
riscv_minimax https://github.com/s	gsmei Graeme Smecher	risc-v 32	2 32 K		Junies Braker 14	23 61 6		200 ## v22.2		118.2	X			Y yes		4G 4G	Y	32	2022 2023			most 32-bit insts microcoded, limited 16-bit IS.
riscv steel https://opencores.o	org/pro Rafael Calcada	risc-v 32			James Brakef 17			208 ## v19.2		117.4	H			Y yes		4G 4G		32	3 2020	https://github.com	github version has vivado proj	under grad thesis
	lpha Marcelo Samsoniuk	risc-v 32			James Brakef 14		1	167 ## 14.7		117.2	х	verilog		Y yes		4G 4G	Υ	32	2 2018 2018	https://blog.hack	written in one night, low line count	readme is descriptive, uses cache
	table James Bowman	forth 32		intex-7-3	James DFF ex 26	12 6		302 ## 14.7			Х		3 j1	Y forth	N (64K 64K	20		2 2006 2017		uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks
	beta Alex Kuznetsov	RISC 32	2 32 k		James Brakef 8		3 1	196 ## 14.7			AIX	vhdl	20 lxp32u_to				Y 30		3 2016 2022	https://lxp32.gith	register file in block RAM	vendor neutral source code, no div inst
Jan	table Johan Thelin etal	RISC 32			James Brakef 13			159 ## 14.7		113.7	Х	vhdl	17 cpu_sys	-		128K 128K		32	5 2002 2014		serial multiply & divide	took out clock divider
arm9-soft-cpu https://github.com/i	/risclite	ARM9 32			James vivado 20			238 ## v21.1		113.5	Ш	verilog	4 risclite_m:			4G 4G	Υ		2020		ARMv4-compatible CPU core	no interrupts or reg banks
	table Jeff Bush	RISC 32			James Brakef 14			161 ## 14.7		111.6	Х	verilog	22 fpga_top	Y yes	N	4G 4G	Y 21	32	2008 2019	https://github.com	two designs with same name	MIT course work
	beta Jon Pry	MIPS 32			James Brakef 30		4 9	333 ## 14.7		110.2	X	vhdl	46 octagon			4G 4G	Y	32	2015 2015		8 thread barrel processor, largely MII	
	beta Niklaus Wirth table Ulrich Riedel	RISC 32	_		James Brakef 19 James Brakef 8			213 ## v21.1 189 ## 14.7		109.9	X			Y yes		4G 4G 64K 64K	4.4	16	2013 2017 2004 2007	nttp://www.astro	minimalist Wirth, part of Project Obe data size from 32 to 64 bits	micro-coded sub-ops
	ature Jose Ruiz	MIPS 32			James Brakef 8 James Brakef 15			189 ## 14.7 163 ## 14.7		107.9	IX	vhdl vhdl	6 tinyx 12 mips soc	Y yes		4G 4G	v 14	32	2004 2007	https://github.com	new version: moving to MIPS32r1	new version not ready, keeping old numbers
ARM_Cortex_Nhttp://www.armrop		ARM M1 32			ARM 65nm 19			200		105.0	ΔIX	propriet	arv IIIIbs_SOC	Y yes		4G 4G	Y	16		https://gitilub.com	ARM Cortex MO. M1 & M3 avail for F	
	table Johan Thelin etal				James Brakef 13			143 ## 14.7	1.00 1.0	104.2	X	vhdl	17 cpu	Y	N Y 1	128K 128K		32	5 2002 2014	c.p3.//Cii.wikipe	serial multiply & divide	SEC AIREA ACCION
					James Brakef 17			185 ## 14.7									Y 26		2014 2015			clock divider to Sweet32 v1 core
		- 152								, ,,,,,,,,				17		1	,0					

Series Marine Ma	_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff }	£ blk ram	F max	a tool	MIPS of	ilks/ KI	PS ve UT do	n o src #sr code file		g chai	fltg .	max dat	max byte		# PIP	start la year re		econdary web link	note worthy	comments
Marchen Marchand Marchen Marchen Marchen Marchen Marchen Marchen Marchen March	eight32	https://github.c	om/robins	Alastair M. Robinson	accum	32 8	cyclone-4	Alasta appro	1300	4		133		1.00	1.0 10	2.3	vhdl 17	7 eightthirt	y Y yes	N	500N	/500M Y	28	8	2019 20	23 htt	tps://retroramb	5-bit op-code & 3-bit reg #	full tool set, see github page for ISA description
Series and the content of the conten	forth_kf532	https://github.c	stable	Tarasov Ilia	forth	32 6				6	4 4	172	## 14.7			0.3 X	vhdl 1	kf532	N	N Y	/ 1K	16K				13			
Series and the content of the conten	sweet32	https://opencor														8.8 X	B vhdl 2	Sweet32_	Y yes	N N	4 4 G	4G Y	26	16					
September 1962 - 1964 -	cpugen	https://opencor				32 16				6	8					6.3 IX	(vhdl 14	1 cpuc	Y asm	N N	V					09			using 32 bit example
See Legel 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		https://opencor				32 32													Y yes	N						10			
See Land Market B. La		https://opencor				0- 0-													yes	N	4G	4G Y							
The second control of the control of		hara H				0- 0-												2 MAIS_soc	Y yes	N N	4 4G	4G							
. The content we		http://www.pro								392 6	4																tp://www.astro		
The contract of the contract o		https://opencor								401F C	3 2																		
See Number 1967 1965 1965 1965 1965 1965 1965 1965 1965		https://github.c																									tne://www.vout		
The minimal and and a set per		https://gitlah.co				-		James Braker		-	1		## 14.2					5 IIIOIIKA	V ves	N						_	tps.//www.yout		
The Control of the Co		https://opencor					, ,	lames Braket		6	4		## 14.7													htt	tos://github.cor		55% Sittainer & 55% Taster triain Econo
See Control (1988) A property of the control of the		https://github.c			RISC	32 32						123	## 14.7					tarhi con	troller	N	16M	1 16M N	11	4		13			difficulty with timing, try 7.0ns
March	storm core	https://opencor																						32 8					
See	altor32	https://opencor	stable	Ultra Embedded	OpenRISC	32 32	kintex-7-3	James Braket	2505	6	5	192	## 14.7	7 1.00	1.0 7	6.8 IL	X verilog 16	altor32	Y yes	N Y	/ 4G	4G Y			2012 20	15 htt	tps://openrisc.io	simplified OpenRISC 1000	xilinx S3 primitives
Section 1.	sc20	http://www.for	proprietar	Brad Eckert	forth	32 8	virtex-6	Brad Eckert	1977	6		150		1.00	1.0 7	5.9 X	proprietary								20	10		PDF file, Forth Inc.	
See	myforthproces		JUDIC	ociniara monnici	101111	32 8				6	- 6	223	1111	1.00					Y yes	N			96			112			
90. Georgia Manufall 1995. Septimina 1995. Sep			proprietar	Altera				Altera consis		А									Y yes	opt				32				fltg-pt, caches & MMU options	Nios II/e: min LUTs version, DMIPS adj, 1.68 Co
Part		https://opencor																											
		https://github.c																						32 6		_	tps://www.cl.ca		
Seed Sunday well as the fisher part of the	zpu	https://github.c															vhdl 23	zpu_core	Y yes	N	4G	4G Y				.05			
No. Process		https://opencor	es.org/pro	Raidel Calcada									## V19.2										+		1-1	LO	tps://github.com		
The filt in the fi		http://www.gais				0- 0-							## 14										+	04 /			tps://en.Wikipe(
The Configuration of the Confi		https://sourceto								- 6	4 6							riscu	r yes	N N	40	4G "	+	-			tps://people.int		
Service Servic		https://opencor								-	++-						verilog /				46	46 Y	+	22		2	Lps://openrisc.id		
Secretary 1. Secre		http://github.co					-							1.00	3.0 5	0.5	Vridi 1:	nioszee	1 yes								unu liemes f-/sp		
Sept. Sept. Sept. Marketon, 19 Jan. Reput. Sept. Marketon, 19 Jan. Sept.		http://www.iirm																										NC Secretolaze	uata is for single secre(DIaze
Exercised Section Process Section Pr		https://www.iirm		,								_				_								-				no longer supported	canquesino ALLI
See		nttps://opencor																					+				tps://opencores		
market with the state of the personal of the p	latticemicos2	http://www.latt								P	4 30								ı y yes	IN 1							tps://en.wikiped		Diamond3.10; see im32 & misoc folders
March Conference Conferen	yarı	https://gitnub.co		. , .							15									\vdash	_					08			Illularia Manell
mounter (mounter) (mounter		https://opencor								,	,	192	## V1/.4	1.00	1.0 5	2.0 X	verilog 1	/ pipelinem	1 Y yes	.,									
Part		http://projectob																		Y							11-20-1	minimalist Wirth, part of Project Obe	modified to use DRAM, serial mult
State Control State St		778		,		-					-									-							tps://github.con	n/atgreen/moxie-cores	16 10 11
Page		https://github.co	aipiia								9 6	13/	## 14.	2.00	1.0 4	7.6 X	verilog 3		ome					•		16		2016 version gives same reults as 201	
The contract of the contract o		https://opencor								6	1 10								V							20		sina Winterson only, an apple	
March Marc		https://github.co								,																			
1909 19		https://github.co																											
State Stat	4	https://opencor	е-ре-														Y V verilog 1/	1 cnu	V ves	N							menages thm d		IOI FIID tilesis
Manual Park		https://opencor																											cache & no peripherals
Internal Section Mary (Person A) State S		https://github.c								6	3 2											10 1					tns://githuh.com		eserie a no periprierais
Ammorphistic March		http://temlib.or		Koberermen						6	32								ole .	Y	v 4G	4G Y					cps.//gicriab.com	copywrite: experimental use	has caches
International		https://github.c		Li Xinhing																			-	-					
State C. Berkeley Frage State C. Berkeley Frage State C. Berkeley Frage State C. Berkeley Frage State C. Berkeley State State C. Berkeley State St		https://opencor									4 8						verilog 19	aoR3000	Y ves	N	46	4G Y		32 5					
Sequence of the properties when properties were to have stailed member of the properties when properties were to have stailed member of the properties when properties were to have stailed member of the properties when properties were to have stailed member of the properties when properties were to have stailed member of the properties when properties were to have stailed member of the properties when properties were to have stailed member of the properties when properties were to have stailed member of the properties when properties were to have stailed member of the properties when properties were to have stailed member of the properties when properties were to have stailed member of the properties when properties were to have stailed member of the properties when properties were to have stailed member of the properties when properties were to have stailed member of the properties when properties were to have stailed member of the properties when properties were to have stailed member of the properties when properties whe		https://github.c												7 1.00	1.0 4	1.2 X	verilog 23	3 vscale co	re	N	1.0	1.0							
	aquarius	https://opencor	stable	Thorn Aitch	SuperH-2	32 16	zu-3e	James vivado	3563	1384 6	2 16	147	## v21.1	1.00	1.0 4	1.2 IL	X verilog 21	l top	Y yes	N	4G	4G Y			2003 20	15 htt	tp://0pf.org/j-co	clone of Hitachi SH-2	project seems to have stalled
member https://poetnor stable (none/smitred)	arm_rusian	https://github.c	om/0xD50	ruslan	arm	32 32	zu-3e	James LUT R.	3563	6						1.2	system veril	o ARM_Sing	y yes	Υ	4G	4G Y			20	19		from "Digital design and computer ar	multi-cycle
Inter-process Computation		https://opencor				32 32				1857 6	10	100					X verilog 25	a23_core	Y yes	N	4G		80				tps://en.wikiped		
State Process State Process State Process State Process State Process State St		https://github.c								Α	. 2																		
State State Processor State		https://opencor								6	8		## 14.7			0.1 X	vhdl 12	2 minimips			4 4 G	4G			2004 20	18			
Internation										6	32	_														htt	tp://www.cast-i		
State Stat		nttps://www.lat	0.00.0													-) alar :::	Y yes	N	4G	4G Y					har Malay		
atticemical 2 into //www.es/ and some mean, Mich M32 2 2 2 EP3 Lattice Semi 22 miscoc folders supports and starting with the starting of the starting with t		https://opencor	stable om/lchcFr							- 6	3		## 14.				vridi 22	piasma	1 yes	N N	46	46 Y					tp://piasmacpu.		
Supersmall Inter//www.price Stable Michae Ritchie RISC 32 32 Internal State Company Amount Amoun		http://www.latt	stable							1	4 20						(verilog 2/	1 lm32 cm									tns://en wikiner	0 - 0 - 77 - 0 - 7	
Inter_//www.pcc beta Nakkas Wirth RISC 32 32 kintex_75 James Parket 2441		http://www.eer											## 091					эг_срс	. 163	 " '	170	1	+						
Imber https://generical stable Conor Santifort ARM7 32 32 Radio ARM 32 32 Radio ARM 32 32 Radio ARM 32 Radio ARM 32 Radio ARM ARM 32 Radio ARM ARM		http://www.nrc																RISC5	Y yes	Υ	4G	4G	+ + +	16			tp://www.astro		
mips 2000 https://generord. stable Larandis Dimitris		https://opencor								2382 6	20															-	tps://en.wikiped		
modelite https://jetthub.c stable Authony Green RSG 32 32 32 33 34 34 34 34	mipsr2000	https://opencor	stable	Lazaridis Dimitris	MIPS	32 32			1971	6	4 6	71	## 14.7	7 1.00	1.0 3	6.2 X					4G	4G Y						supports almost all instructions of mi	course project
Separation Sep		https://github.c	stable	Anthony Green	RISC	32 32	arria-2	James Braket		Α	4	93	## q18.0	1.00	1.0 3	4.6 X			ПĹ		4G	4G Y		16	2009 20	17 <u>htt</u>	tps://github.con	n/atgreen/moxie-cores	
or 1200 p. https://gothub.c stable strauch Tobias OpenRisC 32 32 victore-Nisor powell-stephend frigory and profession of the cost of the c	asip38	https://aaltodor	.aalto.fi/b	Lauri Isola	accum			James xilinx																4		21 htt	tp://www.kolun	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
Intex_intex_nerov32 https://github.c stable Stephan Notting stable St		https://aaltodor	.aalto.fi/b							1056 6	4 35												31 4	-					
Second Part	or1200_hp	https://opencor								6	\Box																tps://openrisc.io		
## ## ## ## ## ## ## ## ## ## ## ## ##	riscv_neorv32	https://github.c	0.00.0.0			0- 0-	-,		0.0				4-0														tps://opencores		
dix_chiara https://github.c stable Alexandro Di Chiara DLX 32 32 kintex-7- James Brakef 2915 6 12 100 10 30.4 vhdl 32 adix V ves N 46 46 V 32 2015 2020 http://github.c untested Colin Riley riscv 23 22 kintex-7- James Brakef 2915 6 12 100 10 30.4 vhdl 34 core V ves N 46 46 V 32 2015 2020 http://github.c stable No. 10		https://github.c										_	## 14.7																
Figure Intest/picture Intentition Intest/picture Intentition I		https://github.c															verilog 26	frv_cpu_a											
termlib http://github.c stable SPARG 32 32 kintex-7-:]James Brakef 3730 6 5 111 ## 14.7 1.00 1.0 29.8 X vhdl 48 fpu_simple Y N 46 46 Y 32 2013 2015		riceps.//Brendb.co															vhdi 32	a-dix									and Make Arms		
https://github.c stable wesley W. Terpstra RISC 32 32 cyclone-5 wesle larges 8540 A		https://github.co		COIIN KIIEY																							.p://iaps.domip		
issex markies https://github.com/Spina Charles Papon? riscv 32 32 kintex-7: James Brakef 3330 6 6 5 147 ## 14.7 1.00 1.5 29.1 LIX y verilog 24 eco32 Y yes N 16M 16M 512 510 510 510 510 510 510 510 510 510 510		https://github.c		Wesley W Ternstra														ıpu_simp	ie	T P	v 46	46 Y							
Eco32 https://gothub.c stable hellwing Geisse RISC 32 32 kintex-7-3]ames Brakef 3677 6 5 147 ## 14.7 1.00 1.5 29.1 IX V verilog 24 eco32 V yes N 512M/256M V 61 32 32 2003 2014 homepages,thm.c MIPS like, s) how multiply or divide simple implementation of RISC-V	- 1 -	https://github.c				-						_	q13.0					+	Y vec	N	46	46 V		_			tns://sninalhdl/		
Name Interstrict Interst		https://oneprov				0- 0-				- 6	-		## 1/1					1 eco32	V ves	N	5121	/256M V					menages thm d		
nige machine https://github.c stable norman stabs/spencer stabs/spen		https://githuh.c								6	17			7 1,00	2.0 2	8.3 ¥	verilog 2	varvi son	Y yes	N N	V 46	4G						,	simple implementation of RISC-V
bor3000		https://github.c												7 1.00	1.0 2	4.5 X	vhdl 20	Board	Y ves	N	16M	1 16M							https://www.voutube.com/watch?v=PRItF8n6
aquarius https://opencor stable Thorn Aitch SuperH-2 32 16 kintex-7: James Brakef 4071 6 2 10 97 ## 14.7 1.00 1.0 23.7 ILX verilog 21 top Y yes N 46 46 Y 2003 2015 http://open.org/i-cc clone of Hitachi SH-2 project seems to have stalled btstr31, might shall to this this this to this this this this this this this this	aor3000	https://opencor																aoR3000	Y ves	N			1			_			moved declarations forward
https://github.c beta Brendan Bohannon CISC 32 16 kintex 7:3 James Brakef 4762 6 10 167 ## 14.7 1.00 1.5 23.3 X verilog 11 bsrexunit Vyes V N 64K 64K V 64 32 2018 2023 is BtSR1, msp430 like, fitg-pt defined 3 data sizes, no (R++) or (R) modes mips fault tol https://open.org stable Lazaridis Dimitris MIPS 32 32 kintex 7:3 James Brakef 2017 6 4 6 45 ## 14.7 1.00 1.0 22.5 X vhdl 40 main V yes N 46 4G V 32 5 2013 2013 arithmetic includes fault detection no external memory port?		https://opencor															X verilog 21	l top	Y yes	N							tp://0pf.org/j-co		
mips fault tol/https://open.cor stable Lazaridis Dimitris MIPS 32 32 kintex-7-3 James Brakef 2017 6 4 6 45 ## 14.7 1.00 1.0 22.5 X vhdl 40 main Yyes N 46 4G Y 32 5 2013 2013 arithmetic includes fault detection no external memory port?	btsr1arch	https://github.c								6	10								Y yes	Y			64	32					
or1200		https://opencor		Lazaridis Dimitris		32 32			2017	6	4 6	45	## 14.7	7 1.00	1.0 2	2.5 X	vhdl 40	main	Y yes	N	4G	4G Y		32 5				arithmetic includes fault detection	no external memory port?
or1200mp https://github.c stable Stefan Wallentowitz OpenRISC 32 32 kintex-7:3 James Brakef 4960 6 4 8 111 ## 14.7 1.00 1.0 22.4 X verilog 104 or1200_td Y yes Y M 46 46 Y 32 2012 2012 https://openrisc.id multiprocessor variant, single core	or1200	https://github.c	stable	Damjan Lampret					5231	6	4 8	118	## 14.7	7 1.00	1.0 2	2.5 X	verilog 78	3 or1200_to	Y yes	ΥN	1 4G	4G Y			2010 20	15 <u>htt</u>	tps://openrisc.id		no LUT RAM for reg file
	or1200mp	https://github.c								6	4 8	111	## 14.7	7 1.00	1.0 2	2.4 X	verilog 10	4 or1200_to	Y yes	ΥN	∕1 4G	4G Y		32		12 htt	tps://openrisc.id		

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff E	E S bl	k F m max	e too			KIPS ve	or or code	#src files to	p file				max byte inst adrs		# pip	start la		secondary web link	note worthy	comments
riscompatible	https://opencor		Andre Soares				James set IC		6	5		## 14.							yes N					16	2014			based on RISCO processor by Junquei	
leon2	https://github.c		Jiri Gaisler	SPARC			James Brake		- 6	5 1 1		## 14.					82 leoi		yes \						1999 20			large config file, rad-hard asic version	https://www.gaisler.com/index.php/products
amber minsoc	https://opencor		Conor Santifort Raul Fajardo etal	ARM7 OpenRISC			James Brake James Brake			5 1		## v18				X verilog X Y verilog						4G Y		16 3 32	2010 20	017	https://en.wikiped	no MMU minimal OR1200, vendor neutral, has	sachos
mips32r1	https://opencor		Grant Ayers	MIPS			James Brake	f 3716	- 1	A 8		## q13				(verilog									2012 20		nttos://github.com	Harvard arch	complete software tool chain
altium/TSK300	http://techdocs	proprietar			32 32	spartan-3		2426	4	4	4 50		1.00	1.0	20.6 AI	LX propriet	ary		yes N					-	2004 20	017 (R0140.pdf, http:/	frozen, asm, C, C++, schem, VHDL & V	
zap	https://opencor	alpha	Revanth Kamaraj		32 32		James Brake		6	5 1		## 14				verilog		_top '	yes N	N N	4G	4G Y		16	2017 20		nttps://github.cor	ARMv4T & Thumbv1	has cache & mmu
armv4_uarch	https://github.c	com/granty	Grant Wilk			max10	Grant Wilk	2860	4	4		## q18				vhdl	18		yes N					16		020	nttps://grantwilk.	custom uarch for the ARMv4 ISA on II	
risc5 i68	http://www.pro		Niklaus Wirth Frederic Requin		32 32		James Brake Freder speed			5 4 4	4 180	## v20				X verilog verilog			r yes N					16 16	2013 20		https://people.inf	minimalist Wirth, part of Project Ober for use with Minimig	micro-coded on stack machine
piropiro	https://github.c		pandora2000		32 32		James port r			5 11		## 14.		1.0		vhdl					64K			32	2010 20			five variants	no doc, xilinx constraint file
riscv_microser	https://github.c	stable	Microsemi		32 32	polarfire	microsemi	8614		4 2 1			8 1.00		14.2	propriet			yes N		4G	4G Y		32	2016 20		nttps://www.micr	is encrypted IP	has caches
klc32	https://opencor		Robert Finch		32 32		James Brake	f 3790				## 14				verilog					ļ	4G Y		32	2011 20		nttps://github.cor	single ported block RAM register file :	
zpuino nyuzi_gpu	http://alvie.com		Alvaro Lopes Jeff Bush	forth GPGPU	32 8		James Brake Jeff Bush	f 2547 74000		5 4 1	2 126	## 14	7 1.00 0 16.00		12.3)	Y vhdl			yes N		4G		37 80	64	2008 20	012	ottne://github.com	SoC version of modified ZPU 32 scalar & 32 vector reg	pipelined, removed ucf file
microcore	https://github.c		Klaus Schleisiek		32 8		Klaus Schleis	i 2864	- 4	4		## 3.1				LX vhdl			asm N				84	04		023	ittps://github.com	easy to add op-codes, fltg-pt opt., sir	12. 16. 27 & 32 bit data sizes
flexgrip	http://www.ecs	paper	Kevin Andryc	GPGPU		atrix-7	James Brake			5 ## 11	9 100	## 14	7 1.00	0.1	11.0	vhdl	46 gpg	pu_ml5	05_top_lev	vel					2013 20	016	nttp://www.ecs.u		requested & received source files
mipsfpga	https://www.mi		MIPS Technologies				James Brake		(5 4						Y verilog					4G			32	2014 20	018	nttps://www.yout	M14K core & mipsfpga-plus	DRAM interface, I&D caches. 8789 FF
xulalx25soc zap	https://opencor		Dan Gisselquist Revanth Kamarai	RISC	32 32	spartan6-	James Spart James high I	a 7936	- 6	5 4 2 A 2 3		## 14.				Y verilog verilog		level							2015	022.0	ldi01000 armu1 l	ARMv4T & Thumbv1	uses ZIP CPU has cache & mmu
amber	https://opencor		Conor Santifort	ARM7	32 32		James Brake			5 2 3	_	## 418				X verilog							-		2017 20			no MMU, shared cache	2048 LUTs used as single port RAM
riscv_rv01_cor	https://opencor		Stefano Tonello	risc-v	32 32		James Brake			5 4 6		## 14		1.0		vhdl			yes N			4G Y		32		017	,,	all files in one directory	two self test tops
mist1032	https://github.c		Takahiro Ito		32 32	arria_2	James altera			A 4 12		## q18			9.1	system	50 mis	t32e10	1		4G			64	20	014		mist32 uP: embedded version	
m32632	https://opencor		Udo Moeller	N32032			James Brake			5 19 1		## 14.				(verilog									2009 20		nttp://cpu-ns32k.r	net/	21.97 VAX Mips at 50MHz (Cyclone IV)
leon2 forwardcom	https://github.c		Jiri Gaisler Agner Fog	SPARC	32 32	cyclone-1 atrix-7	Klas Westerl Agner Fog	7554 13248		4 4 5		## v20	1.00			vhdl system			yes Y		4G 64K			64 5 64	1999 20 2016 20	003	https://en.wikiped	LUT #s from Nios vs Leon2 compariso x86 like, complete ISA, MMX & vector	https://www.gaisler.com/index.php/products x86 adr modes, vector inst use width of vect r
riscv_hummin	https://github.c						James Brake			5 3		## 14				Y verilog									2016 20	022	nttps://github.com	. , . , ,	also have a chip
af65k	https://github.c	alpha	Andre Fachat				James Brake	f 4424	6	5	69	## 14.	7 1.00		3.9	vhdl				N N					2011 20	019	nttp://www.6502.	extended 6502 AKA 65K with 16, 32 o	r 64 bit data
af65k	https://github.c		Andre Fachat	6502	32 8	zu-3e	James vivad	0 4424	6	5	69			4.0		vhdl	0	ko65k	/ N	N N	16	46	+	46	2011 20	019 h	nttp://www.6502.	extended 6502 AKA 65K with 16, 32 o	
rtf65002 riscv picorv32	https://opencor		Robert Finch Clifford Wolf		32 8	kintex-7-3	James Brake Jean-L small	f 11216 2764	1833 4	4		## v14	1 0.67	2.0 3.0	3.7)	verilog verilog		5002d			4G			16 32	2013 20	013	ttps://github.com	32-bit 6502 + 6502 emulation mimimal features, soc options	"proven" https://github.com/sipeed/TangNano-9K-exal
riscv_picorv32	https://github.c		Susumu Mashimo		32 32		Susumu Mas			5	90	***	1.00	1.0	3.2	system		JIV32	yes N	N	4G	4G Y		32	2010 20	022	ittps://www.clix-	RISC-V out-of-order superscalar proce	
ztapchip	https://github.c		Vuony Nguyen	MIPS	32 32	cyclone5			Ä	A 43 57		## q18		1.0		Y vhdl	53 ztac		,,,,,					-	2015 20	015			files no longer available, was under developm
kpu	https://github.c		Andrea Corallo		32 32		James missi		,	5 3		## 14.				Y verilog			yes N	N Y	4G	4G			2016 20		nttp://andreacora		ten used as testbench for the KPU core
milkymist riscy fwrisc	https://github.c		Sebastien Bourdeaudu Matthew Balance	LM32	32 32 32 32		James failed			5 31 7		## 14	7 0.80				169 syst		yes N					32 6 32	2007 20				failed in mapper
v586	https://github.c		Jose Rissetto	x86	32 8	-8	Matthew Ba James Brake			5 12 1		## 14				L system verilog	22 v58	ec_ipg	yes N	N N	1M		45	32	2018 20		ottos://opencores	featherweight entry 2018 RISC-V cont MMU & caches, branch cache	www.voutube.com/channel/UCNhm8Bah54c
edge	https://opencor		Hesham ALMatary				James Brake			5 7		## 14.				verilog								32 5	2014 20		recps.//gienab.com		MIPS1 clone
ao486	https://opencor		Aleksander Osman	x86	32 8	cyclone-4	James Brake	f 36094		4 4 4		## q13.			1.3	Y system	85 ao4	86	/ yes		4G	4G Y			2014 20	014	nttps://www.stuff	complete 486, SoC configuration	Henry Wong thesis at U.Toronto, also youtube
lemberg	https://github.c		Wolfgang Puffitsch		32 32		James Brake			4 25 5		## q13			1.1	vhdl	57 core		yes Y		4G			32 4	2011	<u> </u>	nttp://www2.imm	upto 4 inst/clock	LPM mem & floating point
sp-i586 riscv picorv32	https://github.c		Lini Mestar Clifford Wolf		32 8 32 32	GW/1NIP-C	James Brake Jean-L large	f 32144 8594		5 4 2 4 2 3		## 14	1.00	2.0 3.0	1.1	verilog Y verilog	37 top	_sys	yes Y	Y I	4G	4G Y		32	2016 20	016	http://lmeshoo.ne	gate level dsgn, vivado project also mimimal features, soc options	inclueds all peripherals
mist1032	https://github.c		Takahiro Ito		32 32		James altera			4 4 13	-	## q18.		1.0	1.0	verilog					4G			64		015	ittps://www.clix	mist32 uP: inorder version	high pin count
rois	https://opencor		James Brakefield	RISC	24 24	zu-2e	James no bl	k 627	-		387	## v19	2 0.83	1.0	.07 1 Y	vhdl		24 24m		N	16M	16M N	30	64 1	2016 20	017			24-bit word operations only
rois	https://opencor		James Brakefield				James Brake		- 6	5		## 14				vhdl	2 rois					16M N			2016 20				24-bit word operations only
rois	https://opencor	alpha	James Brakefield		24 24		James Brake		6	5	1 120	## 14.	7 0.83	1.0	261.7	vhdl		24_24u				16M Y	55	64 1	2016 20	017		single pipe stage, pre simulation stage	
opc.opc8cpu	https://github.c		revaldinho		24 24				- 6	5	_	## 14.		2.0		verilog			asm N					16	2017 20	_	nttps://revaldinhc	,	see hackaday One Page Computing Challenge
ep24 24bit_up	https://github.c	stable	C.H. Ting Harshal Mittal		24 6 24 24	kintex-7-3	James subst James area	it 1020 o 3535	2166 6	5 1	3 167	## 14.	7 0.83	1.0		vhdl verilog	1 ep2	cossor	asm N	N N	16M	4K	27 17	32	2002 20	002		room for 37 additional op-codes basic 24-bit RISC, course work	removing stack clear: 503 LUT6 & 143MHz big Dff count, multiple writes to register file
p24e	nttps://gitilub.c		C.H. Ting				James Brake			4 1	_	## 14.		_		vhdl			r asm N		_		28	32	2000	013		part of eForth?	data width can be expanded
rois	https://opencor	alpha	James Brakefield	RISC	24 24	zu-2e	James huge	9000	6	5	150	## v19	2 0.83	1.0	13.9	vhdl	2 rois	24_24u	0 N	N	16M	16M Y	55	64 1	2016 20	017		single pipe stage, pre simulation stage	8, 16 & 24-bit load/store
kraken16	https://people.e	stable	Bruce R. Land	RISC	18 18	kintex-7-3	James Brake	f 281		5	1 278	## 14	7 0.67	1.0	62.3	verilog	1 DE2	TOPK	(asm N	N N	256	256 N	22	16	20	008	nttns://people.ecc	Cornell course material	
spartanMC	http://www.spa	stable	Falk Hassler	RISC			James Brake	f 853	6	5 1	2 120	## 14	7 0.67	1.0		Y verilog	38 spa	rtanmo	/ asm						2012 20	014		SPARC like register windows	
chad	https://github.c		Brad Eckert		18 16		James vivad		2211 6	5		## v21				VL verilog			yes N		64K			16		021		verilog, .f &.c code; fpga project files	
chad chad	https://github.c		Brad Eckert Brad Eckert		18 16	atrix-7-3	James optio James DFF e	n 1972 x 1995		5		## v21				AL verilog AL verilog			yes N		64K			16		021 021		verilog, .f &.c code; fpga project files verilog, .f &.c code; fpga project files	
chad	https://github.c						James DFF e			5						VIL verilog								16		021		verilog, .f &.c code; fpga project files verilog, .f &.c code; fpga project files	
pdp1	https://opencor	, , , , , , , , , , , , , , , , , , , ,	Yann Vernier				James Brake			4		## 14				vhdl	15 top		yes N				28		2011 20		nttp://pdp-1.comj		uses Minimal UART from opencores
verilog-harvar	https://github.co	om/iavwo	Jae-Won Chung	RISC	16 16		James multi-	171		5		## v21		1.0		verilog	5 cpu				#### #	### N	23	4	2019 20			multi-driven nets	single cycle CPU that has an IPC of 1
pumpkin	https://github.c	om/Steve	Steve Teal		16 16		James Brake			5	_	## v21		2.0		vhdl		_	r asm N		4K		14			020		scalable, 16-bit, 16 instruction soft CP	
leros			Martin Schoeberl	accum	16 16		Martin Scho		(5	1 182		0.67	1.0	1089 I	(vhdl	5 lerc	os '	yes N	N Y					2008 20	020	nttps://github.cor	256 word data RAM, PIC like	short LUT inst ROM
J1			James Bowman				James area			5		## v20		1.0	1061)	vhdl	1 j1	.02	forth N				20	1 2	L000 L	015	nttps://github.com	uCode inst, dual port block RAM	16 deep data & return stacks
verilog-harvard	https://github.c		Jae-Won Chung David Galloway, David		16 16 16 NA		James multi- David Gallov			5 A 4	250 198	## v21	0.67		1015)	verilog	/ cpu	102	' I	N N	64K			32 3	2019 20	019 010 T	Talks at Un. Toron	multi-driven nets synthesis mans PC into ucode	multi cycle CPU that has an IPC of 1
hamblen_scon	http://hamblen.	stable	James O. Hamblen	accum	16 16	cyclone-1	James altera	80		4		## q18		2.0	352.7	verilog	1 sco				256	256 N	4			008		from Hamblen 2008 "Rapid prototypi	,
iDEA	https://github.c	alpha	Hui Yan Cheah etal	RISC	16 32	virtex-6	Liu Cheunabl	le 321	6	5 1	2 405	13.	2 0.67	1.0 8	345.3	verilog	22 cpu	_top '	yes N	N Y			24		2011 20	016 T	he iDEA DSP Bloc	uses DSP slice in barrel mode for ALU	from GitHub, rq'd NOPs lower actual results
octavo	http://fpgacpu.c		Charles LaForest		16 16		Charles LaFo			1	550		0.67	1.0	737.0	verilog	18 Oct	avo '	asm N	N			14	16 10	2012 20	_	nttps://github.con		~= performance across word sizes, no call/rtn
cpu16 pumpkin	http://www.ultr	stable om/Steve	C.H. Ting Steve Teal	forth	16 5	kintex-7-3 zu-3e	James Brake James Brake	f 347	131 6	5		## 14 ## v21		2.0		vhdl vhdl	1 cpu 6 my		/ asm N		64K 4K		28 14	-	2000 20	000 020		P16 in VHDL scalable, 16-bit, 16 instruction soft CP	CPU24.vhd with width=16 emulates Myco, forced block RAM
p16b	c.ps.//giuiu0.0	beta	C.H. Ting		16 5		James case			5		## 14				vhdl	1 cpu	16	r asm N		64K		28	-	2000	J2U		part of eForth?	data width can be expanded
xr16	https://github.c	stable	Jan Gray	RISC	16 16	kintex-7-3	James Brake	f 273	6	5	263	## 14.	7 0.67	1.0	644.8	verilog	4 xr1	6 '	/ N	N	64K	64K		16	1999 20	001		handcrafted instruction set	tool FPGA P&R, speed mode better
dspuva16	http://www.DTI	stable	Santiago de Pablo	DSP	16 16	kintex-7-3				5		## 14.		1.0	540.7	verilog	1 dsp	uva16	asm N				40	16		004 <u>v</u>	www.1-core.com/	16 bit data memory, 24 bit regs	broken web link
J1a	www.excamera	stable	James Bowman Samuel Falvo II	forth	16 16 16 4	kintex-7-3	James DFF e James Brake	x 518		5		## 14				verilog B verilog	3 j1 1 s16		forth N		64K		20 12		2006 20	017	https://github.com	uCode inst, dual port block RAM kestrel #2, byte & word data	DFF used for 18 deep data & return stacks derived from Myron Plichota's design (stream
c16v/1a			Fahad Siddiqui		16 4		Fahad Siddio	_			_	## 14	0.80			verilog		A44	asm N	_			-	_	2012 20	_			image processing, several publications
s16x4a ippro	https://github.c		Jiuuiqui		1 20 32						256		7 0.67	1.0															
s16x4a ippro msl16	https://github.c	beta	Philip Leong, Tsang, Le	forth	16 4	kintex-7-3	James Brake	f 303	1.6)	250	## 14.	/ 0.0/	1.01	066.4	vhdl	13 cpu	1 1	asm N	N	256		16		2001			CPLD prototype	
ippro msl16 misc16	https://github.c	beta com/Steve	Steve Teal	accum	16 16	zu-3e	James Brake James Brake	f 197	78 6	-	500	## v21	2 0.22	1.0	558.4	B vhdl	1 mis	c '	yes N	N	64K		16		20		nttps://github.com	16-bit minimal CPU, has a single instr	
ippro msl16 misc16 xr16	https://github.c https://github.c https://github.c	beta com/Steve- stable	Steve Teal Jan Gray	accum RISC	16 16 16 16	zu-3e zu-2e	James Brake James need	f 197 s 346	(5	500 282	## v21	2 0.22 1 0.67	1.0	58.4) 547.0)	B vhdl verilog	1 mis 4 xr1	6 '	yes N	N N	64K 64K	64K		16	1999 20	001	nttps://github.com	16-bit minimal CPU, has a single instru handcrafted instruction set	uction 'mov' & eforth tool FPGA P&R, speed mode better
ippro msl16 misc16	https://github.c https://github.c https://opencor	beta com/Steve- s stable r alpha	Steve Teal	accum RISC RISC	16 16 16 16 16 16	zu-3e zu-2e spartan6-	James Brake	f 197 s 346 f 356	6	-	500 282 4 187	## v21	2 0.22 1 0.67 7 1.00	1.0 5 1.0 5 1.0 5	558.4) 547.0) 524.8)	B vhdl	1 mis 4 xr1 25 syst	6 tem_4k	yes N	N N	64K 64K 4K	64K 4K		16	20	001 017		16-bit minimal CPU, has a single instruhandcrafted instruction set Experimental Unstable CPU	

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	S blk	F max	oot da te	ol MIPS r /inst	clks/ inst	KIPS v	dor Src code	#src files	top file	र्ह chai	fltg ->	max dat	max byte		# pip	start year r		secondary web link	note worthy	comments
atlas_core	https://opencor	beta	Stephan Nolting	RISC	16 16	zu-3e	James vivado	611	285 6	1	333	## v21	.1 0.80	1.0	436.4	IX vhdl	8	ATLAS_CP	Y asm	N Y	64K	64K Y	80	8	2013 2	2015		ARM thumb like inst set	non-MMU version
J1	www.excamera.	stable	James Bowman		16 16		James Braket		6	1			.7 0.80			X vhdl	1		Y forth		64K		20	- 2	2006 2		https://github.cor	uCode inst, dual port block RAM	16 deep data & return stacks
fpga4_mips16_	http://www.fpg		Van Loi Le	RISC	16 16		James Braket	352	6				.7 0.67			X vhdl	8	mips_vhd	l	N	65K		8	8	2017 2			educational, no block RAM inferred	actual prog sz=16, actual data mem sz=256
fpga4_mips16_	http://www.fpg		Van Loi Le	RISC	16 16		James Braket	369	6				.7 0.67			X verilog		mips_16			65K		13	8	2017 2			educational, no block RAM inferred	same prog & data mem and alu as mips16_16_
micro16b	http://members		John Kent				James Braket	205	6				.7 0.33			X vhdl							8		2002 2		http://members.c	very limited inst set	MIPS/clk adj'd, 2 clks/inst
alwcpu risc core i	https://opencor		Andreas Hilvarsson Manuel Imhof	RISC	16 16 16 16		James Braket	377 349	6	1			.7 0.67	1.0 3.0		ILX vhdl X B vhdl	7		ome Y asm	N N	1 64K			8 4	2009 2			lightweight CPU Havard arch, thesis project	maximal features derived clocks: estimated derating
ncore	https://opencor		Stefan Istvan	accum	16 8	kintex-7-3	James Braket	223	6	1		_	.7 0.67	1.0		X verilog	_	nCore		N	128K		16	16	2006 2			This is a little-little processor core	derived clocks, estimated derating
atlas core	https://opencor		Stephan Nolting	RISC	16 16		James Braket	559	6	1			.1 0.80			IX vhdl		ATLAS CP					80	8	2013 2			ARM thumb like inst set	non-MMU version
hamblen_scom	http://hamblen.	stable	James O. Hamblen	accum	16 16		James altera	196	4		166	## q18	.0 0.67			I verilog		DE2_TOP		N N						2008	http://hamblen.ed	from Hamblen 2008 "Rapid prototypi	
raptor16	www.spacewire	stable	Steve Haywood	CISC	16 16	kintex-7-3		590	6				.7 1.40			X vhdl		raptor16		N N		64K N			2004			8 data & 8 adr regs	no multiply, 8 adr modes
-8	see FISA64		Robert Finch	RISC	16 16		James Braket	780	6				.7 0.67			X verilog	1			N Y				8			https://github.cor	inside FISA64 project	debug uP for fisa64
yafc	https://github.ci		Tim Wawrzynczak Fekknhifer	forth RISC	16 16 16		James Braket	617 807	6				.7 0.67			X vhdl			asm Y asm	_	8K	8K	26		2008 2	2014		"student RISC system"	influenced by J1, F16 & C18
diogenes digital_up	https://opencor	Deta om/bnoor	Helmut Neemann	mips	16 16		James clocki	709	310 6	1 1			.1 0.67			X vhdl		processor			CAV	64K	60	16	2008 2		https://github.com	uP implemented as schematic	has assembler and ISA pdf. 2Kx16 RAM?
saveh process	https://opencor	stable	Alireza Haghdoost, Arr	RISC	16 8		James Braket	479		1			.7 0.67			X verilog	13	Saveh	Y	N	64K		00	32	2008 2		haghdoost.persia		simple RISC
opc.opc3cpu	https://github.c		revaldinho	accum	16 16		James reduc	174	6		526	## 14	.7 0.30	_		X verilog				N N	64K	64K N	13 3		2017 2				see hackaday One Page Computing Challenge
moncky	https://gitlab.co		Kris Demuynck	RISC	16 16		James no me	768	280 6		250	## v21	.1 0.67	1.0		X X schema		Moncky3		N		64K N	32	16	2020 2		https://hackaday.		also has verilog
table887	https://github.c		Robert Finch	RISC	16 16		James Braket	643	6				.7 0.67			X verilog		table887_		N N			28	8	2014 2				included with Table888 source code
ep16	https://github.co		C.H. Ting	forth	16 5		James Braket	837	6				.7 0.67			X vhdl			Y yes				32		2005 2		PDF files	initialized Lattice memory blocks	5-bit instructions
pancake	https://people.e		Bruce Land		16 5		James bypas	441		1 1			.7 0.67			X verilog		de2_minio					31 80		2010 2	2014	http://www.cs.hir	The Pancake Stack Machine dervied t ARM thumb like inst set	Cornell ECE5760
atlas_2K digital_up	https://github.c		Stephan Nolting Helmut Neemann	RISC	16 16 16 16	zu-3e snartan7	James vivado	1222 716		1 5			.1 0.80			ILX vhdl X schema		ATLAS_2K						16	2013 2	1012	https://github.com	ARM thumb like inst set uP implemented as schematic	has MMU & full SOC features has assembler and ISA pdf. 2Kx16 RAM?
yasep	https://hackada		Yann Guidon		16 32		James reduc		309 6				.7 1.00			AX vhdl		microYAE:						16	2016 2		www.youtube.com	JavaScript generated VHDL, revisions	
opc.opc6cpu	https://github.c		revaldinho	RISC	16 16		James Braket	450	6				.7 0.67			X verilog		орс6сри						16	2017 2		https://revaldinho		see hackaday One Page Computing Challenge
b16	www.bernd-pay	stable	Bernd Paysan	forth	16 5		James Braket	554	6		134	## 14	.7 0.67	1.0	161.7	IX verilog	15	b16	Y yes	N	64K	64K N			2002 2		https://github.cor	two versions: one/15 source files, de	rived from c18
kestrel-2	kestrelcompute	stable	Samuel Falvo II		16 16		James Braket	735	6		172	## 14	.7 0.67			X Y verilog					64K		20	- 2	2012 2		https://hackaday.	J1 with wishbone bus	M_j1a runs at 244MHz & 368 LUTs
mcip_open	https://opencor		Mezzah Jbrahim		16 24		James Braket	881		1		## 14	.7 0.67		152.1	X vhdl	23	MCIOopei	n_r yes				\Box		2014 2	015		light version of PIC18	
ensilica			ensilica.com	eSi-1600	16 16	virtex-5	ensilica	1100	6		160		1.00	1.0		IX verilog		eSi-1600				64K Y	92 10	16 5	2001 2	2016		verilog source included with license	room for 90 user inst, also as ASIC
ensilica opc.opc5lscpu	https://www.ens		ensilica.com revaldinho	eSi-1600			ensilica James Braket	1100 383	6		160		1.00	1.0		IX verilog X verilog	1	eSi-1650 opc5lscpu	Y yes	N A	64K		92 10 18 4		2001 2		https://royaldiaha	verilog source included with license OPC5LS OPC5 with predicate inst	room for 90 user inst, also as ASIC see hackaday One Page Computing Challenge
opc.opc5iscpu	https://github.co		revaldinho	RISC			James reduc		6				7 0.40			X verilog	7	орс5ізсри	Y asm	N N	1 64K	64K N	15 4		2017 2		https://revaldinho	OPCS RR inst. ISA similar to OPC1	see hackaday One Page Computing Challenge
ejrh_cpu	https://github.c	stable	Edmund Horner	RISC	16 16	kintex-7-3		928		1 2			.7 0.67			X verilog		machine	Y			04K 14		16	2015 2		nttp3///revolumine	see web archive for doc	see nachaday one rage companing chancinge
dragonfly	http://www.leo		LEOX team		16 16		James Braket	788	6				.7 0.67			X vhdl			Υ	N	256	2K			2001			unusual, uses FIFOs	
verilog-65C02	https://github.c	alpha	Arlet Ottens	6502	16 8	zu-3e	James vivado	327	98 6		370	## v21	.1 0.33	3.0	124.6	X verilog	26	cpu	yes	N N	1 64K	64K Y			2011 2	2021	https://github.cor	used in 100MHZ 6502 DIP module	rewritten for 6LUTs, spartan6 version has blac
minicpu-s	https://github.co	stable	Michael Morris	stack	16 8			147	6				.7 0.67	28.0		X verilog		both	Υ	N	<u> </u>		33			2013		separate source for each CPLD chip, i	
tigli_cpu	<u> </u>	stable	Cleiton Juffo	RISC	16 16	kintex-7-3	James Braket	636	6				.7 0.67		119.7	X verilog	24	cpu	Υ	N Y			16	16	2013 2			course project, not pipelined	no LUT RAM for reg file
hpc-16	https://opencor	beta	Umair Siddiqui	RISC	16 16		James Braket	871 433	-	1 1			7 0.67			X vhdl			Y asm				26	16	2005 2			same as tiny-cpu	uses Flex, Bison & Perl to create gcc compiler
minicpu lem16_18	nttp://www.cs.r	alpha	Hirotsugu Nakano James Brakefield		16 18			483	6				.5 0.16			X verilog X vhdl		lem16_18		N	256		77	-	2010 2			variable bit-length memory read/writ	
multicycle_risc	https://github.c		Yash Sanjay Bhalgat	RISC	16 16	kintex-7-3		1470	6				.7 0.67			X verilog					64K		15	8	2015 2			multi-cycle IIT-B-RISC15 ISA	developed on Altera, course project
c16too	https://www.sc		Cole Design and Devel	RISC	16 16		James Braket	510	6				.7 0.67			X vhdl			Y asm	N	64K	64K N	20	8	2003		coledd.com/electi	graphics capability	clock/2 and six phases
dcpu16	https://github.c		Shawn Tan, Marcus Pe	RISC	16 16		James Braket	662	6	1	0-0		.7 0.67			X vhdl &	-	dcpu16_c					37	8	2009 2		https://en.wikipe	for the 0X10c game	4+ addressing modes, 4 & 5-bit reg /modefield
atlas_2K	https://opencor	beta	Stephan Nolting	RISC	16 16	kintex-7-3	James Braket	1595	6	1 5	151		.7 0.80			ILX vhdl	19	ATLAS_2K	Y asm	N Y	64K	64K M	80	8	2013 2			ARM thumb like inst set	has MMU & full SOC features
ep994a	https://github.ci		Erik Piehl	9900	16 16		James Braket	1340		5			.7 0.83			X vhdl								16	2016 2			TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
verilog-65C02 oc54x	https://gitnub.co	aipna beta	Arlet Ottens Richard Herveille	DSP	16 8 16 16	kintex-7-3	James remov	599 2225	6	1 4	204	## 14	.7 0.67	4.0 1.0	54.1	X verilog		gop16 oc54_cpu	yes	N N	4G	4G		_	2011 2	2018	nttp://forum.6502	16-bit data RAM "bytes" 40-bit accumulator, barrel shifter	boot ROM mapped to LUTs? C54x clone
forth-cpu/h2	https://opencor		Richard Howe	forth	16 16		James Braket	1858	6	1 9			.7 0.67			X Y vhdl	11	top	1 yes		64K		25		2017 2	2020	https://github.cor		derived from J1, hex & bin files in 2/16/2018 ta
cole_c16	https://www.sc		Cole Design & Develop	RISC			James Braket	554	6							X vhdl			Y asm				20	8	2002 2			(7) clks per inst, complete SOC	
microcore	http://www.pld	beta	Klaus Schleisiek	forth	16 8		James Braket	1101	6				.7 0.67	2.0	51.1	X vhdl	17	ucore120	Y asm	N Y					1999 2		,	indexing into return stack, auto inc/d	no block RAM?, uses tri-state signals
uTTA			Hans Tiggeler	TTA	16 16			810	6	1			.7 0.67		47.4	X vhdl		utta_struc	N asm	N							http://www.ht-lal	time triggered arch	bad weblink
c-nit	http://www.c-ni	stable					James xilinx	752		3			.7 0.67		44.5	X verilog			or asm				22	15	2003 2			RISC with several load/store modes	
bobcat moncky	haana //nialah na		Stan Drey Kris Demuvnck	DSP	16 24 16 16		James Braket	1622 1196	523 6	1 22			.1 0.67			X vhdl X X schema		bobcat_co		N		64K N	22	16	1998 2	2000	https://hackaday.	from 16x65K to 64KB RAM	dead web links two phase clock, ALU & mem have own phase
neo430	https://gitiab.co		Stephan Nolting	MSP430		virtex-6	Stephan Nolt	402	523 6	33			.7 0.67			IX vhdl		neo430_t	Y yes		28K		32	16	2015 2	021	https://nackaday.	website has detailed resource untilize	minimal configuration
blue	https://opencor		Al Williams	accum	16 16		James remov	1025	4	 '			.7 0.67			X verilog		topbox		N		4K N		2	2009 2	2010	nttps://github.tul	derived from Caxton Foster's Blue	http://www.voutube.com/watch?v=dt4zezZP8
cd16	http://anycpu.or		Brad Eckert	forth	16 16		James Braket	681	4	_	-		.7 0.67			IX B vhdl		cd16		N				_	2003 2		http://web.archiv	Spartan-3 block RAM	bare core
xgate	https://opencor	alpha	Robert Hayes	RISC	16 16	kintex-7-3	James Braket	2778	6				.7 0.67	1.0	38.3	X verilog	7	xgate_top		N			42	16	2009 2	2013		high pin count	Freescale XGATE co-processor compatible
аар	https://github.c		Simon Cook	RISC	16 16	uiiiu L	James Braket		A				.0 0.67			I verilog	7	de0_nano					\Box	64	2015 2		http://www.embe	includes Altera project	4 to 64 reg, 24-bit pc, no status reg
jop	https://opencor		Martin Schoeberl etal	forth MSP430			Martin Schoe		4		100		0.67			l vhdl			Y yes				+++	1.0	2004 2			https://github.com/jop-devel/jop	java app builds some source code files
openmsp430 w11	https://opencor	0.00.0	Oliver Girard Walter Mueller		16 16 16 16	stratix-3-2 kintex-7-3	Oliver Girard James Braket	1147 1760	A	1 1	98		0.67			X Y vhdl		pdp11_co				64K Y	70 13	16	2009 2		https://github	near cycle accurate Boots UNIX. has MMU & cache, retro	performance spreadsheet
W11 a27	https://backada	stable	vvaitei iviuellei		16 24		James Braket	1760	1	1 12			0.67			I verilog		top a2z	i yes	IN IN	+IVI	HIVI Y	70 13	0	2010 2		necps.//gitriub.COF	BOOLS OINIA, HAS WINIO & CACHE, FETTO	1 Dr -11/10 CFO COIE and SOC
t180-cpu	p3.//iluckdud		Leonard Brandwein	accum	16 8		James bypas	709	6				.7 0.67			X vhdl		cpu	Υ	N N	64K	64K Y	182		2016 2		https://www.vtto	8-bitter with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller
stack_machine	http://people.er	stable		forth	16 5			5101	_	6 29		## q18			_	X verilog		VGA_sran	Y asm	N N	64K	4K N				2011		(3) uP cores, Cornell course material	
msp430_vhdl	https://opencor		Peter Szabo	MSP430		kintex-7-3	James Braket	1735	6				.7 0.67			IX vhdl		cpu	Y yes	N	64K			16	2014 2			Comprehensive verification was not	compiles on cyclone II
dme	https://github.c		ErwinM		16 16		James Braket		6			_	.7 0.67	_		X verilog		cpu	Y yes	N	64K	64K Y	40	8	2016 2			based on magic-16	computer & computer2 null dsgns: no outputs
sub86	https://opencor		Jose Rissetto				James Braket		6				.7 0.67			X verilog		sub86	Y yes	N N	64K	64K Y	+++	7	2012 2	2013	but H	very small x86 subset core	no segment registers, limited op-codes
mcl86	https://github.cl	stable	Ted Fried Simon Cook	x86 RISC	16 8 16 16		Ted Fried	308 10630	6		180		0.67			X verilog		de0_nano	Y yes	N N	1 1M	1M Y	++	64	2016 2	2021	http://www.embe	microcoded, meets original 8088 tim includes Altera project	1 to 64 reg, 24-bit pc, no status reg
neo430	https://onencor		Stephan Nolting			-,	James chang	947	6		202		7 0.67			IX Y vhdl		neo430 to						16	2015 2		https://github.com	edit neo430 sysconfig.yhd to set opt	
cd16	http://anvcpu.o		Brad Eckert		16 16		James Braket	618	4		31		.7 0.67	0.0		IX Y vhdl		demosoce			128K		++		2003 2		http://web.archiv	Spartan-3 block RAM	includes stack RAMs & some inst RAM
pdp11-34verild	www.heeltoe.cr	stable	Brad Parker	PDP11	16 16	arria-2	James Braket	2532	A		126	## q13	.1 0.67	2.0	16.7	IX Y verilog		pdp11	Y yes	N N	64K	64K	70 13	8	2009			boots & runs RT-11, EIS inst & MMU	
s430	https://www.p-/		Paul Taylor	MSP430			Paul Taylor	449	6		100		0.67			vhdl					64K				2019 2	019		msp430 subset with 8-bit alu	coded for size & not for speed
neo430	https://opencor		Stephan Nolting	MSP430	16 16		Stephan Nolt	626	6	2	117		.7 0.67			IX vhdl		neo430_t	Y yes	N	28K	32K Y	$\perp \Box$	16	2015 2	2021	https://github.cor	website has detailed resource un	
v1_coldfire	https://www.sih		IPextreme	68000	16 16		freescale	5000	4	\perp	80		0.89	_	14.2	I verilog			Y yes				70 12	16	2008	1010	https://www.silva	free for Altera	3500 LUTs on Stratix-III
pdp2011 next186	https://pdp2011.		Sytse van Slooten Nicolae Dumitrache	PDP11 x86	16 16 16 8		James Braket	5060 1966		2			.7 0.67			IX Y vhdl IX verilog			Y yes				70 13	8	2008 2		nttp://pdp2011.sy	SoC, build files for A&X boards	complete impl including orig IO devices
next186 s80186	https://opencor		Jamie Iles	x86	16 8		James Braket Jamie Iles	1966	A		60		0.67		11.5	I Y system	50	Next186_		N N			++-		2012 2		https://www.iomi	boots DOS 80186 binary compatible core	implementing the full 80186 ISA
microcore	https://github.c		Klaus Schleisiek	forth	16 8		Klaus Schleisi	1976	A 4				12 0.67		11.5	AILX vhdl	38	ucore	Y asm				84		1999 2		nttp3.//www.jdffli	easy to add op-codes, fltg-pt opt., si	
c16	https://opencor		Jsauermann				James Braket	1751		16	57	## 14	.7 0.33	1.0		X vhdl	22	Board co	mii yes	N	64K	64K Y		5	2003 2			8080 derivative, optional UART, 8-bit	
s4pu	https://baioc.git	thub.io/po	Gabriel de Sant'Anna				Gabriel de Sa		1622 4	86	50	## q13	.1 0.67	1.0	10.1	I vhdl	17	s4pu	Y asm	N	64K	64K	32		2017 2	2020	https://gitlab.com	/baioc/s4pu	in Portuguese
1					0	,			, -			1420	,,																

_uP_all_soft folder	opencores or prmary link	statu	s author	style /	data sz nst sz	FPGA	repor com ter ents		Dff E	st bli	r F	da te lool	MIPS clks/		ven of	src code	#src files top file	tooi chai		nax max		# adr	# pip	start year		secondary web	note worthy	comments
marca	nttps://opencor	stable	Wolfgang Puffitsch	RISC	16 16	arria-2	James Brake	f 1763	. A	A 2	2 157	## q13.1	0.67 6.0	0 10.0	П	vhdl	40 marca Y	l N	N I	8K 16K		75	16 4	2007	2009		serial multiply & divide	clks/inst is approx
rtf8088	nttps://opencor	plannii	ng Robert Finch	x86	16 8	kintex-7-	3 James Brake	f 4514	(5 4	174	## 14.7	0.67 3.0		Х	verilog	57 rtf8088 Y			1M 1M	Υ			2012	2013	https://github.con	8-bit memory data, e.g. 8088	
ao68000	https://opencor		Aleksander Osman		16 16 16 16		James Brake Frédéric Reg		A A		6 169 9 90	## q13.1	1.00 6.0		I Y	verilog	1 ao68000 pr	yes N	V	4G 4G	Y		16	2010	2012		uses microcode, instruction prefetch	Stack based CPU with Forth-like microcode
zet86	https://github.co		Zeus Marmoleio		16 8		James Brake		- 6		68		0.67 2.0		х	verilog verilog	38 soc_j68 32 fpga_zet_ Y	yes n	N N	1M 1M	Y		10	2008		https://github.com		Zet The x86 (IA-32) open implementation
moncky	nttps://gitlab.co	m/big-l	at Kris Demuynck	RISC	16 16	artix-7	Kris Demuyn	1376	6	5 3	3 10	## v21	0.67 1.0			schemat	36 top Y	yes N	V .	54K 64K	N	32	16	2020	2021	https://hackaday.	intended as educational, all original	IO: VGA, PS/2, SPI, SD
tg68	nttps://opencor	stable					James Brake		6		-9-9		0.67 4.0		Х		2 TG68_fast Y	yes N	N N	4G 4G				2007			TG68 - execute 68000 Code	for use with Minimig
pop11-40 k68	nttp://www.ip-a		ior Naohiko Shimizu Shawn Tan	68000	16 16		Naohiko Shir James Brake	r 2687 f 2392	4		20		0.67 2.0		X	NSL verilog	17 top Y 15 k68 cpu Y			54K 64K 4K 4G	Y	70 13	16	2009		www.ip-arch.jp/in	Boots UNIX 68K binary compatible	various papers, no verilog or vhdl
suska-III	nttp://www.exp	beta			16 16				- 1			## q13.1			î		11 wf68k00ip Y	ves N	N N	4G 4G	Y		16	2003			for use as an Atari ST	
aoocs	nttps://github.co	beta	Aleksander Osman			arria-2	James Brake	f 17852	A				0.67 4.0			verilog	22 aoOCS on	yes N	V	4G 4G	Υ			2010	2011		uses ao68000 core, Amiga chip set e	
aoocs	nttps://github.co	beta	Aleksander Osman	68000	16 16	cyclone-	1 James Brake	f 26009		1 2 6	7 45	## q18.0	0.67 4.0	0.3	I Y	verilog	22 aoOCS on	yes N	N .	4G 4G	Υ			2010	2011		uses ao68000 core, Amiga chip set e	n Wishbone Amiga OCS SoC
acc I	nttps://github.co		Juan Gonzalez-Gomez	accum	15 15	KIIIICA 1	3 James rom 8	k 88	6			## 14.7			IX	verilog		yes N		4K				2016				??why LUT count different from agcnorm
agcnorm <u>I</u>	nttps://opencor	beta	Dave Roberts	accum	15 15	spartan-	3 James Brake	f 3732	4		2 20	## 14.7	0.66 1.0	3.5	Х	vhdl	5 AGC Y	N	N Y	4K 72K	N	11	1	1962	2012	http://klabs.org/h	Apollo Guidance Computer via 3-inpi	ut NOR gate emulation
cardiac <u>l</u>	nttps://opencor		e Al Williams		13 12		3 James Brake		4		71		0.30 1.0		Х	verilog		asm N		100 100	N	10		2013	2019	https://www.cs.di	CARDboard Illustrative Aid to Compu	
wb4pb	nttps://opencor	stable	Stefan Fischer	picoBlaze	13 13	spartan-	3 Stefan Fische	309	4	1	1 102	## 14.7	0.33 3.0	36.2	X Y	vhdl or v	14 picoblaze_w	b_uart	Y	-			_	2010	2013	https://en.wikiped	software addon for picoBlazeSoftwa	r kcpsm3 only works for Spartan 3
usimplez	nttps://opencor		Pablo Salvadeo etal	accum			Pablo Salvad		4		134	40		237.9		vhdl	3 usimplez_cp		N .			8		2011		http://www-gti.de	part of university course, simplez+i4	has an index register
pdp8verilog	www.heeltoe.co		Brad Parker	PDP8 forth	12 12 12 8		James Brake	f 505 f 399	6		366 1 294		0.50 2.0	0 181.3 0 147.4				yes N	N N				8	2005			boots & runs TSS/8 & Basic	d anti- and black BARAS disculant and
microcore the12X 12uP	Ittp://www.pid		Klaus Schleisiek James Brakefield				James Brake		- 6				0.40 2.0			vhdl vhdl	30 ucore110 Y 2 the12x 12 Y			4K 4K	N	54	64 1	1999		www.microcore.o	combo stack/accumulater design	only one block RAM? simplest core
pdp8	nttps://opencor	alpha	Joe Manojlovick, Rob	PDP8	12 12	kintex-7-	James Brake		6		183	## 14.7	0.50 2.0		ΧΥ					32K 32K			8	2012			PDP-8 Processor Core and System	Boots OS/8, runs apps, several variants
pdp8l	nttps://opencor	beta		PDP8	12 12		3 James Brake		- 4	1 4		## q13.1			Ų.		11 top Y		N N			44 47		2013		haan.// 6:	Minimal PDP8/L implementation wit	
rf6809	ιιιρs://opencor		Robert Finch	6809	12 12		Robert Finch	6500				## v21.2				ľ		asm N		64G 64G	Y	44 13	ŏ	2022	_	nup://www.finitro	Different from rtf6809: 36-bit adrs, o	12-DIL Version, nas inst. Cache
eric5	nttp://www.ent	propriet	ar Thomas Entner	forth	9 8	cyclone-	4 entner-elect	r 110		1 opt	60		0.42 1.0	229.1	-1	propriet				512 1K			3-4	2005	2011		25 MIPS: ERIC5xs, ERIC5Q	
ssbcc	nttps://opencor	stable		forth	8 9	kintex-7			6		474		0.33 1.0		ILX	verilog		asm N			Υ	41	3	2012	2020	https://github.cor		o inst after branch/call/rtn always execs
non-von-1	nttps://www.ch		Christopher Fenton Nick Kovach		8 8		3 James Brake 3 James Brake		6			## 14.7		797.1	v	verilog verilog	1 nonvontop			64 64K 64K	Y	30 17	4	2010	2010		SIMID in tree structure Reduced AVR Core for CPLD	A & B regs, instructions broadcast not a full clone, doc is opencores page
8bit chapman	nttp://www.ece		Rob Chapman, Stever		8 8		James vivade		63 6			## 14.7		762.2	ILX	vhdl	10 stack_pro Y		N .	256 256	Y	24	4	1998			course work	not a full clone, doc is opericores page
mcpu	nttps://opencor	stable	Tim Boscke	accum	8 8		6 James Brake		(384			749.0	Х	vhdl	1 tb02cpu2 Y	asm N		64 64	Υ	4		2007		https://github.cor	MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst
mroell_cpu	nttps://bitbucke		Matthias Roell	accum	8 8		3 James added		(## 14.7		637.1	X	vhdl	8 cpu Y					10		2014		//	university course project	
myrisc1 riscuva1	nttns://www.sci		Muza Byte S. de Pablo	RISC picoBlaze	0 0	airia-2	James Brake James Brake		. A			## Q13.1	0.33 1.0	560.7	X	verilog verilog	1 myRISC1 Y 1 riscuva1 pr		V Y	256 256 256 1K	Y	16 35	4	2011 2006		https://en.wikipeo	Verilog source included in PDF file Verilog source included in PDF file	AKA Mano Machine, LPM macros also VHDL version by Bikash Gogoi with ident
lwrisc	nttps://opencor	stable	Li Wu		8 12	arria-2	James Brake	f 88	A		1 230	## q13.1	0.17 1.0	443.6	Т	verilog	9 risc_core	asm N	N Y	256 2K	Υ	16		2008	2009	7,0	ClaiRISC simplified PIC, 4 reg rtn stac	k absolute addressing only, lowered MIPS/clk
popcorn td4	nttp://www.fpg		Jeung Joon Lee	accum	8 8x		James Brake		6	5			0.33 1.0		X	verilog	4 pc Y	l l	N I	54K 64K	Y	43		1998			small 8 bit uP	very small uP
cosmac	nttps://github.co	beta		1802	8 8	e president	3 James Brake	f 244	- 6	5	270			365.5	x	verilog vhdl	5 td4_top 1 cosmac Y	asm N	N N			100	16	2012			AKA COSMAC ELF of 1976	Fmax is for bare core, runs CamelForth
mcu8	nttps://opencor	alpha	Dimo Pepelyashev	accum		kintex-7-	3 James Brake		6			## 14.7	0.33 1.0	360.1	х	vhdl	16 processor_E	asm		256 256	Υ	17		2008			asm, simulated, builds?	
picoblaze	nttps://www.xili		Ken Chapman		8 18		James Brake	f 110 f 175		5			0.33 2.0		X	vhdl	1 kcspm6 Y				Υ			2003		https://en.wikiped	2 clocks/inst, no prog ROM	this is the original picoBlaze author
nocpu ahmes	nttps://gitnub.co		John Tzonevrakis Fabio Pereira	RISC	8 8		James Brake James Brake		- 6	5		## 14.7	0.33 3.0	306.1		verilog vhdl	5 cpu N 3 ahmes			256 256 256 256	Y	15 1	4	2016	2017	http://embeddeds	minimal & complete	8 ALU inst, 3 port reg file
8bit_chapman	nttp://www.ece	beta	Rob Chapman, Stever	forth	8 8	kintex-7-	3 James Brake	f 176	- 6		131	## 14.7	0.33 1.0	245.5	ILX	vhdl	10 stack_pro Y	N	N :	256 256	Υ	24		1998			course work	
dapzipi8	nttps://github.co	,	an Ehsan Ali	process.	8 18		Ehsan conve	305 f 136	49 6				0.33 1.0							256 2K	Υ				2022			R also zipi8 starting point, PhD thessis
tinycpu <u>I</u>	ittps://opencor	alpha	Jordan Earls Zainalabedin Navabi	RISC	0 0	arria-2 kintex-7-	James Brake					## q13.1		235.5	IX X	vhdl verilog	2 tinycpu 16 par_beh Y	asm N			Υ	12	4	2012 1995		directory contains 2nd uP in director		MIPS/inst reduced due to few inst
gumnut	nttp://digitaldes	stable	Peter Ashenden	RISC	8 18	kintex-7-	James Brake	f 388	- 6		259		0.33 1.0	220.7		verilog	6 gumnut-rt Y	asm N	N Y	256 4K	Y		8	2007			see Digital Design: An Embedded Sys	
p16c5x	https://opencor		e Michael Morris	PIC16	8 14			f 378 f 297	6		252			220.2	IX	verilog	3 P16C5x Y		N Y	256 4K	Υ			2013			0.1:11	1
Shit-verilog mo	ittps://opencor	stable	Ron Chapman	forth	8 8	zu-2e	James Brake	397	- 6		1 500	## 14.7	0.33 1.0	213.2	X	vhdl verilog	25 DataFlowF Y 11 cpu		++	512 512	٧	16	_	2003 2012			8-bitter, generates a custom VHDL st for class project, small data stack	PR clock students to add features
aizup/aizup_m	nstruct1.cit.com	stable	Yamin Li, Wanming Ch	RISC	8 16		James Brake	f 121	, i		298	## q13.1		205.4	IX	vhdl	1 cpu		N N			16	4	1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
opc.opccpu	https://github.co	stable		accum	8 16				6		526 238			195.4	X	verilog				256 2K	Y	13 3		2017		https://revaldinhc	OPC1 one page computer for CPLD	see hackaday One Page Computing Challe
ppx16 babyrisc	nttps://opencor nttp://www.san		Daniel Wallner John Rible	RISC	8 14		James missir James vivado		6				0.33 1.0		X	vhdl verilog	10 P16C55 Y 1 qs5_mix Y			256 4K 54K 64K	Y	15	8	2002 1997		httn://www.sandi	both 16C55 & 16F84 part of a three class course	with fake instruction ROM memory rd/wt & ALU per clock
opc.opc2cpu	nttps://github.co	stable		accum	8 16	kintex-7-		e 117	6	5		## 14.7		178.1	Х	verilog		asm N			Υ	12 3		2017	2021	https://revaldinhc		see hackaday One Page Computing Challenge
risc16f84	nttps://opencor		John Clayton		8 14		James Brake		6				0.33 2.0		IX	verilog	1 risc16f84_ Y	yes N	V Y	256 4K	Υ			2002			derived from CQPIC by Sumio Moriol	
picoblaze lipsi	nttps://www.xili		Ken Chapman Martin Schoeberl	picoBlaze	8 18		James Brake Martin School	f 178 e 162	4		1 182		0.33 2.0		Х	vhdl scala	1 kcspm3 Y			256 2K 54K 64K	Y	9 3	16	2003		https://en.wikipeo	2 clocks/inst, no prog ROM goal is 100 LUTs, program mapped to	this is the original picoBlaze author of "Lipsi, a very tiny processor"
pic_coonan	25,7,8,0,00,0	alpha		PIC16	8 14	kintex-7-	James Brake	f 328	6	5	1 165	## 14.7	0.33 1.0	166.1	Х	verilog	7 piccpu Y	yes N	V Y	256 4K	Υ			1999				risc8 by Tom Coonan also a PIC uP
aizup/aizup_pi	nstruct1.cit.cor		Yamin Li, Wanming Ch	RISC	8 16		James Brake		(## 14.7		157.9	IX	vhdl	1 cpu	asm N	N N	54K 64K	Υ	16	4	1996			used in Cornell EE475 course	MIPS/inst reduced due to few inst
brainfuckcpu classy core 17	https://opencor	beta om/clas	Aleksander Kaminski sy Andreas Schweizer	mem AVR	8 16	KIIIICA-7	3 James Brake 3 Andreas Sch		- 6		432 164	## 14.7		157.2 0 151.2	Х	verilog vhdl	1 brainfuck_cp 8 top Y	yes N	N Y	54K 128K	v	72	32	2014	2015	http://www.cliffoi	adjuct to some custom logic	an adj prog & data mem size, terrible name Implementing a CPU in VHDL parts 13
tisc	nttps://opencor		Vincent Crabtree	accum	8 8	kintex-7-	James Brake	f 195	6	5		## 14.7	0.33 1.0	147.1	Х	vhdl	1 TISC	N	N .	256 1K	Y		2	2009			Tiny Instruction Set Computer	minimal accumulator machine
inst_list_proce	nttps://opencor		ng Mahesh Palve	accum	8 15		James using	786	(1 340				Х	verilog	34 top Y			128 1K		32		2014			pipelined, state machine	UART, SPI & timer included
complete_8bit synpic12	ιτιρs://www.qu	stable	Van-Lei Le Miguel Angel Ajo Pela	PIC12	8 8		James modif	fi 208	6		1 260 1 197	## 14.7		137.5 136.8	X IX	vhdl vhdl	6 computer N 7 synpic12 Y			96 128 256 2K	Y		-	2016	2011	http://projects.ph	CHDL to verilog	memory_unit uses block RAM, IO ports prun- bad weblink
free_risc8	nttps://web.arcl	stable	Thomas Coonan	PIC16	8 14	kintex-7-	3 James Brake	f 355	(5	142	## 14.7	0.33 1.0	132.2	Х	verilog	8 cpu Y	yes N	N .	256 4K				2002	2011		ve.org/web/20120309123835/http://	www.mindspring.com/~tcoonan/index.html
fluid_core	nttps://opencor		Azmathmoosa	RISC	8 12		James Brake	f 956	4			## 14.7		131.7	Х	verilog	17 FluidCore	l l	V V		,.	40 -	8	2015			data width adj., mem sizes adj.	
pt13 bytemachine	ιτιρ://www.sing https://github.co	stable		accum forth	8 8	kintex-7- kintex-7-		f 301 f 319	6		357 1 250		0.33 3.0	130.5	IX	verilog vhdl	1 pt13 Y 7 bytemachor	asm N	N Y	54K 8K 4K	Y	40 3 30	_	2011		nups://www.edn.	PT13 is optimized to be completely e top is Altera schematic	micro-code & register updates, minimal ISA
aizup/aizup_ovi	nstruct1.cit.cor		Yamin Li, Wanming Ch		8 16		James Brake		6	,			0.17 3.0			vhdl	1 cpu	asm N	N N	54K 64K	Y	16	4	1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
open8_urisc	nttps://opencor		Kirk Hays, Jshamlet	RISC	8 8		James Brake		6			## 14.7	0.00	125.6		vhdl				54K 64K	Υ	22 -	8	2006			accum & 8 regs, clone of Vautomatic	on uRISC processor, in use
up1232 verilogboy	nttp://www.dte nttps://hackada	stable	Santiago de Pablo Wenting Zhang	RISC risc-v	8 16		James Brake	f 220	608 6		244 313		1.00 3.0	122.0	X	vhdl verilog	3 up1232a			54K 64K 54K 64K	Y	33 2	32	2000		https://github.com	bare core, prog size 4K to 64K Game Boy in Verilog, both CPU (SM8	description in source files
8bit_piped_pro	nttps://opencor		Mahesh Sukhdeo Palv	RISC	8 16	kintex-7-	James swap	p 1049	008 6				0.33 1.0			verilog	28 top Y	700		041		20	16	2013			uses Perl as assembler	use Perl to generate ROM file
nanoblaze	nttps://opencor		Francois Corthay	picoBlaze			James Brake		(## 14.7		113.2	Х	vhdl	12 nanoblaze	asm	H	256 2K	Υ			2015	2015		nanoBlaze compatable, adjustable d	
8bit_piped_pro	nttps://opencor		Mahesh Sukhdeo Palv e Pablo Kocik	RISC	8 16	24.50	James vivado 3 Pablo Kocik	1500 177	1822 6		1 500	## v21.1		110.0	X	verilog verilog	28 top Y 18 pacoblaze Y	asm N	v	256 2K	У	20 57	16	2013	2017	https://github.cor	uses Perl as assembler 3 versions, behavioral coding	use Perl to generate ROM file
sap	nttps://opencor	stable	Ahmed Shahein	accum	8 8	kintex-7-	James no LU	48	6	5	200		0.10 4.0	104.2		vhdl	15 mp_struct	N	V	16 16	Y	5	Ľ	2012		https://shirishkoir	Simple as Possible Computer from M	https://www.youtube.com/watch?v=prpyEF
picoblaze	nttps://www.xil	stable		picoBlaze			James Brake		(5	2 195			101.6	ΧY		19 kc705_kcr Y			256 2K	Υ			2003	1000	https://en.wikiped	2 clocks/inst	this is the original picoBlaze author
qs5-rible tinyfpga	nttp://www.san		John Rible Ken Jordan	accum			James Brake James Brake		6				0.33 1.0				1 qs5_mix 12 system			256 32K 16 16	Y	10	+	1998 2017			used in his class, also uses eP32 educational 8-bitter with 4-bit addre	s why use block RAM?
1.bpa	p.//Bididb.c	, 5,000		1 0000111			- Journey Brake	. 100			-, 2/3	24.7	3.33 3.0			1.1101			- 1 1	10		10		1202/	_01/		bit addre	

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	S blk	F max	a tool	MIPS cl	ks/ KIPS	ver do	src #sr code file	top file	tooi chai	fltg 3	max dat	max byte		# PIP	start year	last revis	secondary web link	note worthy	comments
fpga4_8bit_up	http://www.fpg.	stable	Van Loi Le	accum	8 8	kintex-7-3	James Braket	f 258	6	1	200	## 14.7	0.33	3.0 85	.3 X	vhdl 9	compute	ome	N	96	128 Y	10	2	2016	2016	book: LaMeres Int	educational	16 input & 16 output ports fill out 256 byte a
verilog-6502	https://github.co		Arlet Ottens	6502	8 8	zu-3e	James vivado	475	112 6		333	## v21.1	0.33	3.0 77.	.2 X	verilog 2	cpu	yes	1 N	√ 64K	64K Y			2007	2018	http://ladybug.xs4	lall.nl/arlet/fpga/6502/	sync memory, e.g. use block RAM
ae18	https://opencor	beta	Shawn Tan	PIC18	8 16	zu-3e	James vivado	954	501 6		208	## v21.1	0.33	1.0 72	1 ILX	verilog 1			N Y	/ 4K	1M			2003	2009	https://hackaday.i	not 100% compatable	negative edge reset "clock"
risc8	https://web.arcl		Tom Coonan	PIC16			James Brake	f 355	6			## 14.7		2.0 71		verilog 8	cpu	Y yes	N Y	256	2K Y			1999	1999	https://github.com	excellent HTML doc	directory contains derivative design by anoth
navre	https://opencor		Sebastien Bourdeaudu	AVR	8 16		James Braket	f 990	6		207	## 14.7	0.33	1.0 69		X verilog 1						72	32	2010	2013	https://www.milk	AVR clone, part of www.milkymist.or	
uos	https://opencor	mature	Daniel Roggen	accum	8 16	kintex-7-3	James Brake	f 441	6		270	## 14.7	0.33	3.0 67.	.4 X	vhdl 14	cpu	Υ				3	4	2014	2017		UoS Educational Processor	inspired by x86 ISA
latticemico8	http://www.latt	stable	Lattice Semiconductor		8 18		Lattice Semio	265	4	1	104		0.33	2.0 64	4 II X	vhdl 10		Y ves	N	256	4K Y		32	2005	2010	https://en.wikiper	16 deep call stack, four configuration	tool kit: LMS for Diamond3.10
mcl65	http://www.mic		Ted Fried	6502	8 8		Ted Fried	252	6	2						verilog 1								2017		https://github.com	microcoded, cycle exact	excellent micro-coding LUT counts
erp	https://onencor		Shahzadik		8 16		James Braket	f 366		1 1		## 14.7		1.0 63		verilog 1			1	-		15	6	2004		778	two report PDFs & one Verilog file	
ae18	https://onencor	beta	Shawn Tan	PIC18	8 16	arria-2	James Braket	f 1084	Δ	1		## a13.1		1.0 63			ae18_cor		N Y	/ 4K	1M		_	2003	2009	https://hackaday.i	not 100% compatable	negative edge reset "clock"
mx65	https://github.co		Steve Teal	6502	8 8		James Braket	f 485	148 6			## v21.2		4.0 63		vhdl 5	apple1	Y ves	N	64K	64K Y			2022			cycle accurate, passes Klaus Dorman	
minicpu_morri	https://github.co		Michael Morris		8 8		Michael Mor	276	6	 	104			2.0 62			minicpu_		N			31			2017		simplified 6502, see m65c02a	RE: 8-bit CPU challenge of Arlet Ottens
ez8	https://github.co	stable	Howard Mao	accum	8 16	kintex-7-3	James replac	644	6	2	233	## 147		2.0 59			ez8_cpu	Ħ	Ť	256				2014		httn://zhehaomao	com/	not sure inferred RAM correct?
light8080	https://onencor		Jose Ruiz, Moti Litoche		8 8		James Brake	f 154	6	1	247	14.7		9.0 58			i80soc	V ves	N I					2007		https://github.com	targeted to area includes HART inte	older versions have both VHDL & Verilog
copyblaze	https://opencor			picoBlaze			James missir		6			## 14.7				vhdl 16	cn convi	V acm	N .	256	2K V		_	2011		recps.//gicnob.com	wishbone extras	older versions have been vribe a verlieg
minirisc	https://opencor		Rudolf Usselmann		8 14		Rudolf Ussel	460	4		80	24.7				verilog 7								2001			Wishbone extras	
tinyvliw8	https://opencor	alpha	Oliver Stecklina	VLIW	8 32		James hacke	895	6			## 14.7	0.33	1.0 55	n x	vhdl 19	sysarch	. ,	N Y	/ 256	1K V			2013			tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs
avrtinvx61core	https://opencor		Andreas Hilvarsson		8 16		James Brake		6							vhdl 1						72	32	2008			tiny verve sore core processor	bare core, racera er writer to avis
avr_core	https://opencor		Rusian Lepetenok		8 16	zu-3e	James vivado	1624	519 6			## v21.1	0.33	1.0 50	0 V	verilog 70	avr_core	V voc	NI NI	CAV	128K Y		32	2002			VHDL core also	
babyrisc	http://www.can		John Rible	RISC	8 16	kintex-7-3	James Brake	f 468	515 6			## 14.7	0.33	2.0 49	7 Y		qs5 mix		N	64K			92	1997		http://www.sandi	part of a three class course	memory rd/wt & ALU per clock
mcl65	http://www.sdll	stable	Ted Fried		8 8	kintex-7-3	James insert	6 326	6			## 14.7		4.0 49					N I			13	-	2017		cp.//www.sallu	microcoded, cycle exact	excellent micro-coding LUT counts
aizup/aizup se	instruct1.cit.com	stable	Yamin Li. Wanming Ch		8 16	kintex-7-3		f 136	6			## 14.7		8.0 48			cpu		N I			16	4	1996			used in Cornell EE475 course	MIPS/inst reduced due to few inst
cosmac	https://github.com		ramin Li, wanming Ch Eric Smith		8 16		James Brake		6									Y asm				100	16	2009			uses PIXIE graphics core	modified to use block RAM
1802-pico-basi	https://github.c		Steve Teal	1802	9 0	zu-3e	James area o	247	136 6				0.33 1				pico_basi			64K		52	16	2016		https://wibi forth	VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, Interrupts & DMA not imp
	https://gitilub.Cl		Steve Teal Strauch Tobias		8 16				136 6							vhdl 10							32	2016		riceps.//wiki.iortn-		uny posic in noivi, interrupts & Divia not imp
avr_hp	https://opencor				8 16		James 2 slot	1554 f 854	6				0.33		4 X	vndi 10						12	34				hyper pipelined (eg barrel) AVR	plains of 700 HITs in Courts 2 and 12
nextz80 ax8	nttps://opencor		Nicolae Dumitrache Daniel Wallner		8 8	kintex-7-3	James Braket		6								NextZ800					72	32	2011			hoth A90S1200 & A90S2313	claim of 700 LUTs in Spartan-3 probably wron inserted fake inst ROM
	https://opencor	0100.0			0 16	operen e				$+$ $\frac{1}{2}$						vhdl 14							32			haran Harris		
attiny_atmega_	ntcps://opencor	beta	Gheorghiu Iulian	AVR	8 16	zu-3e	James vivado		116 6	\vdash		## v21.1		1.0 43		Y verilog 9	mega_co	y yes	N		128K Y	72	32	2018		https://git.morgot	configurable AVR processor w/8 con	
micro8a	nttp://members		John Kent		8 16				6			## 14.7				vhdl 11	Micro8	Y	N I					2002			derived from Tim Boscke's mcpu	also micro8 and micro8b variants
t65	https://opencor		Daniel Wallner	6502			James Brake		6								T65	Y yes	N I	1 64K	64K Y		_	2002	2010		6502, 65C02 & 65C816; wide use	
verilog-6502	https://github.co		Arlet Ottens	6502	8 8		James Brake	f 407	6			## 14.7		4.0 40		verilog 2	cpu		N I					2007	2018	http://ladybug.xs4	lall.nl/arlet/fpga/6502/	
bc6502	http://finitron.ca		Robert Finch	0302	8 8	zu-3e	James vivado	583	6			## v21.1		4.0 40	.4 X	verilog 18			1 N					2012				bare source
parwan		stable	Zainalabedin Navabi	accum	8 8	kintex-7-3	James Braket	f 161	6		76	## 14.7	0.33	4.0 38	.8 X	vhdl 2	parwan	Y yes	N 1	√ 4K	4K Y			1995		2nd uP in director	from VHDL: Analysis and Modeling of	AKA cpu8, both vhdl & verilog versions
68hc05	https://opencor	stable	Ulrich Riedel	6805	8 8	zu-3e	James vivado	1106	117 6		485	## v21.1	0.33	4.0 36	.2 X	vhdl 1	6805	yes	1 N	√ 64K	64K Y			2007	2009			68c05 & 68c08 very different Fmax
xmega_core	https://opencor	beta	Gheorghiu Iulian	AVR	8 16	kintex-7-3	James Brake		6		120	## 14.7		1.0 35	.6 X	verilog 34	mega_co	Y yes	N	64K	128K Y	72	32	2017		https://git.morgot	8 AVR cores, 4 sets LUT counts poste	https://git.morgothdisk.com/VERILOG/VERIL
dp8051	https://www.dc	proprietar	Digital Core Design		8 8	virtex-5	Digital Core I	1699	6		200	## 14.7	0.30	1.0 35	.3 ILX	proprietary		Y yes	N	64K	64K			1999			also PIC, HC11, 68000, 680x, d32pro	full system with RAM
mxp	http://vectorblo	stable	VectorBlox Computing	vect	8	zynq45-7	vectorblox	39856	6	64 81	175	## v17.2	1.00	0.1 35	.1	proprietary		Υ						2012	2017	http://www.ece.u	MXP Matrix Processor is a scalable so	LUT count for 8 lanes with custom inst
v6502	https://github.co	untested	Ryu Kojiro	6502	8 8	zu-3e	James bare o	868	131 6		250	## v21.1	0.33	3.0 31	.7 X	vhdl 23	v6502	Y yes	N 1	√ 64K	64K Y			2019	2020	https://opencores	6502 with extras: 16-bit stack pointer	www.youtube.com/watch?v=K3jH-f_r80E
natalius 8bit r	https://opencor		Fabio Guzman	RISC	8 16	kintex-7-3	James Braket	f 232	6	1	175	## 14.7	0.11	3.0 27	.7 X	verilog 12						29	8	2012			return stack & register file	3 clocks/inst
bc6502	http://finitron.ca	beta	Robert Finch	6502	8 8	kintex-7-3	James Braket	f 619	6		197	## 14.7	0.33	4.0 26	.2 X	verilog 18	bc6502	yes	N 1	N 64K	64K Y			2012	2012		-	bare source
avr_fpga	https://opencor	stable	Juergen Sauermann	AVR	8 16	kintex-7-3	James Braket	f 1606	6	1 6	120	## 14.7	0.33	1.0 24.	.7 X	vhdl 20	cpu core	Y yes	N	64K	128K Y	72	32	2009	2010		extended lecture on FPGA uP design	
free6502	http://web.arch		David Kessner	6502	8 8	kintex-7-3	James Brake	f 646	6		193	## 14.7	0.33	4.0 24	.6 X	vhdl 5	free6502	Y yes	N 1	V 64K	64K Y			1999	2000	http://www.sprov	microcoded	
mcl51	http://www.mic	stable	Ted Fried	8051	8 8		Ted Fried	312	6	2	180		0.33	8.0 23	.8 X	verilog 3	mcl51_T0	Y yes	N 1	N 64K	64K Y			2016	2021	https://github.com	micro-coded	
68hc05	https://opencor	stable	Ulrich Riedel	6805	8 8	kintex-7-3	James Braket	f 1112	6		300	## 14.7	0.33	4.0 22	.2 X		6805		N I					2007	2009			
6809_6309	https://opencor		Alejandro Paz Schmidt	6809	8 8	zu-3e	James vivado		367 6		333	## v21.1				X B verilog 5	MC6809_	Yyes	N 1	V 64K	64K Y			2012			6309 op-codes not implemented	does not match timing results of zynq+
m65c02	https://opencor	mature	Michael Morris	6502	8 8	spartan-6	James Braket	f 466	6	3	118	## 14.7	0.33	4.0 20	.8 X	Y verilog 13								2013	2020	https://github.com	also a m65c02a version	micro-coded via F9408 soft sequencer
ucpuvhdl	https://github.co	stable	Reed Foster	RISC	8 16	kintex-7-3	James 512 LI	933	6			## 14.7		2.0 20		vhdl 29	core	Y asm		256		12 2	7	2016	2017	https://github.com	six tutorials on uCPUvhdl	using muCPUv2_1 of 3 upwards compatible of
avr_fpga	https://opencor		Juergen Sauermann	AVR	8 16		James Braket	f 1877	6	1 6			0.33		.2 X	Y vhdl 20	avr fpga	Y yes	N	64K	128K Y	72	32	2009	2010	https://fr.wikivers	extended lecture on FPGA uP design	missing module in atmega8_pong_vga
system05	https://opencor	beta	John Kent, David Burn	6805	8 8	kintex-7-3	James Braket	f 834	6		204	## 14.7	0.33	4.0 20	.2 X	Y vhdl 10	System05	Y yes	N I	√ 64K	64K Y			2003	2009	http://members.o	ptushome.com.au/jekent/	
altium/TSK165:	http://techdocs.	proprietar	Altium	PIC16	8 12	spartan-3	Altium	416	4		50			2.0 19		X proprietary		Y yes	N Y	256	4K Y			2004	2017	CR0140.pdf, CR01	frozen, asm, C, C++, schem, VHDL & 1	default clock speed is 50MHz
avr_core	https://opencor	stable	Rusian Lepetenok	AVR	8 16	kintex-7-3	James Braket	f 2135	6		127	## 14.7	0.33	1.0 19	.7 X	verilog 15	avr_core	Y yes	N	64K	128K Y	72	32	2002	2017		VHDL core also	
pet_fpga	https://github.co	stable	Thomas Skibo	6502	8 8		James Braket	f 1052	6		242	## 14.7	0.33	4.0 19	.0 X	verilog 1	cpu6502	Y yes	1 N	N 64K	64K Y			2007	2011	https://github.com	for Commodore PET	
m65	www.ip-arch.jp/	stable	Naohiko Shimizu	6502	8 8	arria-2	James Braket	f 483	A		110	## q13.1	0.33	4.0 18		sfl & TDI 8								2001	2002			
ag_6502	https://opencor	beta	Oleg Odintsov	6502	8 8	kintex-7-3		f 824	6		176			4.0 17			ag_6502		N I	0 64K	64K Y			2012	2012		verilog code generation, "phase leve	accurate"
ag_6502	https://opencor	beta	Oleg Odintsov	6502	8 8	zu-3e	James vivado	824	6			## v21.1		4.0 17		verilog 2	ag_6502		N 1					2012	2012		verilog code generation, "phase leve	accurate"
tv80	https://opencor	mature	Guy Hutchison, Howar	Z80	8 8	kintex-7-3	James Brake	f 1207	6		182	## 14.7	0.33	3.0 16	.6 IX	verilog 6	tv80n	Y yes	N I	0 64K	64K Y			2004	2018	https://github.com	derived from Daniel Wallner's T80, A	SIC implementations
pavr	https://opencor		Doru Cuturela	AVR	8 16		James Brake	f 2630	6	1	132	## 14.7	0.33	1.0 16			pavr_con					72	32 (2003			superset of AVR	
m16c5x	https://opencor		Michael Morris	PIC16	8 14	spartan-3	Michael Mor	1217	4		60	##	0.33	1.0 16		Y verilog 3	m16C5x	Y yes	N Y	256	4K Y			2013	2014		SOC LUT count	
jca			John Cronin		8 32		James replac		6	3 3		## 14.7		1.0 15		Y verilog 17	soc	П	\Box				16				has VGA controller, plays Pong	altera memories
6809_6309	https://opencor	beta	Alejandro Paz Schmidt	6809	8 8				A		223	## q14.0	0.33	3.0 14			MC6809_	Y yes	N I	0 64K	64K Y	44 13	8	2012	2015		6309 op-codes not implemented	
z80control	https://opencor		Tyler Pohl	Z80	8 8	kintex-7-3		f 1483	6			## 14.7		3.0 14		Y verilog 55	top_de1	Y yes	N I	64K	64K Y			2010				interfaces to DRAM, based on T80 core
8051	https://opencor	alpha	Simon Teran, Jakas	8051	8 8	zu-3e	James area o	1424	645 6				0.33	4.0 14	.0 ILX	verilog 32								2001	2016		8051 core includes several on-chip p	eripherals, like timers and counters
apple2fpga	http://www.cs.c		Stephen A Edwards		8 8	zu-3e	James vivado	1238	706 6			## v21.1		4.0 13		Y vhdl 19	de2 ton	Y ves	N '	/ 64K	64K Y			2007				replaced Altera PLL with stub
t80	https://opencor		Daniel Wallner	Z80	8 8		James Z80 m		6							vhdl 5								2002			Z80, 8080 & gameboy inst sets, sever	
dalton_8051	www.cs.ucr.edu	stable	Tony Givargis	8051	8 8	kintex-7-3		f 2725	6	1 1		## 14.7		1.0 12			i8051_all					\Box	\neg	1999	2003		ASIC	
gup	https://onencor		Kevin Phillipson	68HC11	8 8		James Brake	f 925	Δ	1 1		## a13.1		4.0 11	3 1	vhdl 25	gator un	Yves	N	V 64K	64K Y	\Box		2008			top level is schematic	
r8051	https://github.co		Li Xinbing		8 8		James Brake			1					1 X	verilog 2	r8051	Y ves	N I	V 64K	64K Y			2015			1 - g	
verilogboy	https://hackada		Wenting Zhang	SM83			James vivado		1601 6				0.33		8 ×	Y verilog 22	bov	Y yes				+		_	2019	https://github.com	Game Boy in Verilog, both CPU (SMR	also https://github.com/neildryan/GBA
system11	https://onencor	alpha	John Kent, David Burn	68HC11	8 8	kintex-7-3	James Brake	f 1218	6	т Т		## 14.7	0.00	4.0 10		Y vhdl 17		Y yes				1 1	-	2003		http://memhers.o	known bugs & untested instructions	-F-1/6
6809 6309	https://opencor		Aleiandro Paz Schmidt	6809	8 8		James Brake	f 1996	370 6	\vdash		## 14.7					MC6809_	Y ves	N	V 64K	64K Y	44 13	8	2012			6309 op-codes not implemented	
6809_6309	https://opencor		Alejandro Paz Schmidt		8 8		James Brake	f 1680	370 0			## a18.0	0.00	3.0 9			MC6809_					44 13	8	2012			6309 op-codes not implemented	
cpu8080	https://opencor	stable	Scott Moore	8080	8 8	kintex-7-3	James Brake	f 1179	6			## 14.7		9.0 9				Y yes				1.1.1.1.1.1		2006			includes VGA display generator, thre	n variants
	http://www.cc.c	stable	Stephen A Edwards		8 8	kintex-7-3	James uncor	1417	6			## 14.7		4.0 9			de2_top					++		2007			emulation of Apple II computer	replaced Altera PLL with stub
apple2fpga c88	https://github.c		Daniiel Bailey		8 8		James Braket			2			0.33					Y asm				10	8	2015		https://www.vout	only 8 memory locations	used 3658 Dff, doesn't infer block or LUT RAI
	https://giuidb.u		lose Ruiz		8 8		James Brake			1 1	_	_	0.33		_							10	<u> </u>	2013		nttps://www.yout	targeted to balanced	~ 6 clocks/inst
light52	https://caaaa	stable		Z80	0 6			f 2025	6	1 1				3.0 7		Y vhdl 8						++	-	2012			derived from Guy Hutchison TV80	
wb_z80	https://opencor		Brewster Porcella		8 8	kintex-7-3	James Braket		6	+		## 14.7				verilog 4	z80_core	ı yes	N I	1 C41	64K Y	++		2004				Wishbone High Performance Z80
	nttps://opencor		Jens Gutschmidt				James Brake	f 1678				## 14.7			.o X	vhdl 7	16502_tc	yes	N I	N 64K	04K Y	++	-			hara Harbal	cycle accurate	6 l
cpu6502_true_	mirns://onencor		Goran Devic		8 8		James timing	1761	365 6			## v21.1				verilog 24						++	-	2014		nups://github.com	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spe
a-z80	//		Ulrich Riedel	6808	8 8	zu-3e	James vivado	1875	128 6			## v21.1		4.0 7.			x68ur08	yes	N	V 64K	64K Y	1 1 1	- 1	2007	2009		i	68c05 & 68c08 very different Fmax
a-z80 68hc08	https://opencor																										A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
a-z80 68hc08 a-z80	https://opencor https://opencor	stable	Goran Devic	Z80	8 8	kintex-7-3	James Brake	f 1186	6			## 14.7		1.0 6		verilog 24	z80_top_	Y yes	1 N	4 64K	64K Y			2014		https://github.com	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spe
a-z80 68hc08	https://opencor https://opencor https://github.co	stable alpha	Goran Devic Daniiel Bailey	Z80 accum	8 8 8 8	spartan-3		2664		2 1			0.33	1.0 6	.7 X	verilog 24 vhdl 25 vhdl 70	C88	Y asm	N N	N 64K	64K Y 256 Y		8	2014 2015 2004	2015	,	gate level reverse eng'd Z80 only 8 memory locations T48 uController	Complete implementation of a Sinclair ZX Spe used 3785 Dff, doesn't infer block or LUT RAN used in several projects

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff	513	blk ram r		e too			/ KIPS		101		#src files	top file	은 chai	fltg pt	ma:		byte adrs	# adı				last evis	secondary web link	note worthy	comments
ofcpu	http://www.cliff	stable	Clifford Wolf	Turing	8 3	zu-3e	James vivado	387		6		500 #	## v21	.1 0.0	2 4.	0 6.	5 X	B vi	ndl	4 cv	w6671	Y yes	N	N 641	64K	Υ	8			2003 2	2003	nttps://en.wikiped	no accum, data pointer and bracketer	internal 1-byte data cache doubles performa
atmega8_pong	https://fr.wikive	stable	Juergen Sauermann	AVR	8 16	spartan-3	James clock of	2767		4 1	10	53 #	# 14	7 0.3	3 1.	0 6.	3 X	Y vi	ndl	37 av	vr_fpga_	Y yes	N	641	64K	Υ	17	4		2017 2	2017		several projects using avr core	uses Sauermann core
.51	https://opencor	stable	Andreas Voggeneder	8051	8 8	kintex-7-3	James Brakef	1942		6 1		147 #	# 14	.7 0.3	3 4.	0 6.	2 IX	vi	ndl	17 T8	8032	Y yes	N	N 641	64K	Υ				2002 2	2010		8052 & 8032	8032 SoC
oulserain	https://github.co	stable	PulseRain Tech LLC	8051	8 8	arria-2	James some :	2376		A 2	41	130 #	## q18	.0 0.3	3 3.	0 6.	0 I	Sy	/stem v	25 FF	P51_fast	Y yes	N	Y 64H	64K	Υ				2017 2	2018	nttps://www.puls	1 clk/inst, intended for Max10	
atmega8_pong	https://fr.wikive	stable	Juergen Sauermann	AVR	8 16	spartan-3	James clock of	2898		4 1	11	53 #	## 14	7 0.3	3 1.	0 6.	0 X	Y vi	ndl	37 pa	acman_N	Y yes	N	641	64K	Υ	17	4		2017 2	2017		several projects using avr core	uses Sauermann atmega16 core
system09	https://opencor	stable	John Kent, David Burn	6809	8 8	kintex-7-3	James Brakef	1631		6	41	88 #	## 14	7 0.3	3 3.	0 6.	0 IX	Y vi	hdl	40 cp	pu09l	Y yes	N	N 641	64K	Υ	44 13	8		2003 2	2021	nttp://members.o	from John Kent web page	opencores download URL incorrect, use col
pga-64	http://www.syn	stable	Peter Wendrich	6502	8 8	kintex-7-3	James Brakef	2210		6	2	156 #	## 14	7 0.3	3 4.	5.	8 X	Y vi	hdl	26 fp	ga64_co	Y yes	N	N 641	64K	Υ		26		2005 2			Rendition of Commodore 64	altera top level schematic
turbo8051	https://opencor	beta	Dinesh Annayya	8051	8 8	kintex-7-3	James Brakef	1985		6 1		127 #	# 14	.7 0.3	3 4.	5.	3 IX	Vé	erilog	74 00	c8051_tc	Y yes	N	N 641	64K	Υ				2011 2	2016		includes perpherials	
ep8080	https://github.ci	beta	C.H. Ting	8080	8 8	kintex-7-3	James Brakef	1276		6		184 #	## 14	.7 0.3	3 9.	5.	3 X	vi	ndl	4 ep	p80	Y yes	N	N 641	64K	Υ				2002 2	2016	3080 data sheets	initialized Lattice memory blocks	work related to eP16
3051	https://opencor	alpha	Simon Teran, Jakas	8051	8 8	kintex-7-3	James tunred	1744		6 1		111 #	## 14	7 0.3	3 4.	5.	3 ILX	. ve	erilog	32 00	c8051_tc	Y yes	N	641	64K	Υ				2001 2	2016		8051 core includes several on-chip pe	eripherals, like timers and counters
mycpu	http://www.my	mature	Dennis Kuschel	accum	8 8	kintex-7-3	James Brakef	3428		6 1		155 #	## 14	7 0.3	3 3.	5.	0 X	vl	hdl	28 cp	pu_top	Υ	N	64N	л 64M	Υ				2010 2	2023	http://mynor.org/	originally in TTL, avail. as a kit	my4th: micro-coded, bit serial, runs Forth
cast_8051	http://www.cas	roprietar	CAST Inc	8051	8 8	virtex-6	CAST I 820 sli	1800		6	2	81 #	## 12	1 0.3	3 3.	5.	0 X	pı	roprieta	iry		Y yes	N	641	64K	Υ		32				nttp://www.cast-i	Cast has uP related IP	several versions, FPGA kits
nc11core	http://www.gm	stable	Green Mountain Comp	68HC11	8 8	kintex-7-3	James Brakef	2190		6		127 #	# 14	7 0.3	3 4.	0 4.	8 X	vł	hdl	1 ho	c11rtl	Y yes	?	N 64F	64K	N	53	8	2	2000		5811 data sheets	restricted use license, with correction	ns .
.3	https://opencor	stable	Charles Cole	CISC	8 8	arria-2	James Brakef	3495		A 2		141 #	## q18	.0 0.3	3 3.	0 4.	4 I	Vé	erilog	3 bo	oss	Υ		128	K 128K					2014 2		nttps://en.wikiped	Infocom Z-Machine V3, youtube vide	http://inform-fiction.org/zmachine/standard
oms8051mini	https://opencor	alpha	Simon Teran, Dinesh A	8051	8 8	kintex-7-3	James Brakef	1991		6 1	32	133 #	## 14	7 0.3	3 5.	0 4.	4 X	Y ve	erilog	66 di	igital_co	Y yes	N	641	64K	Υ				2000 2		The second second	·	
ofcpu	http://www.cliff	stable	Clifford Wolf	Turing	8 3	zu-3e	James vivado	303		6		500 #	## v21	.1 0.0	1 4.	0 4.	1 X	B vi	ndl	4 cv	w6670	Y yes	N	N 641	64K	Υ	8			2003 2	2003	nttps://en.wikiped	no accum, data pointer and bracketer	first implementation, no data cache
df6805	www.hitechglob	proprietar	Hitech Global	6805	8 8	stratix-1	Hitech Global	1690		4		83		0.3	3 4.	0 4.	1	рі	roprieta	iry		Y yes	N	N 641	64K	Υ						5805 data sheets		
socz80	http://sowerbut	stable	Will Sowerbutts		8 8	spartan-6	James constr	2568		6	15	93 ‡	## 14	.7 0.3	3 3.	0 4.	0 X	vi			p_level					Υ				2013 2			based on Daniel Wallner's T80, for Pa	pillio Pro board
system6801	https://opencor	stable	Michael L. Hasenfratz		8 8	cyclone-3	James Brakef	1507		4	3	73 ‡			3 4.	0 4.		vi		15 w	b_cyclor	Y yes				Υ				2003 2		nttp://members.o	based on John Kent's 6801	tested on Apex20K, Cyclone & Straix boards
58hc08	https://opencor	stable	Ulrich Riedel	6808	8 8	kintex-7-3	James Brakef	2290		6		101 #		.7 0.3	3 4.	3.	6 X	vi	hdl	1 x6	58ur08	yes	N	N 641	64K	Υ				2007 2				
attice6502	https://opencor	beta	Ian Chapman	6502	8 8	kintex-7-3	James Brakef	4942		6		214 #	# 14	.7 0.3	3 4.	3.	6 X	vi	ndl		hdl_proc	Y yes	N	N 641	64K	Υ				2010 2			targeted to LCMXO2280	
280soc	https://opencor	stable	Ronivon Costa	Z80	8 8	spartan3e	James Brakef	2474		4 2		78 ‡			3 3.	3.	4 IX	Y vi			p_s3e	Y yes	N	N 64H	64K	Υ				2008 2			based on Daniel Wallner's T80	directory disappeared
8051		stable	Tony Givargis		8 8	kintex-7-3	James Brakef	2690		6 1	-	105 #					2 X				051_all	Y yes	N	641	64K	Υ				1999 1			author has book & course	Embedded System Design: A Unified Hardwa
pu86	http://www.ht-l		Hans Tiggeler		8 8	kintex-7-3	James Brakef	3421		6 1		127 #									pu86_top					Υ				2002 2				ht-labs offers several uP cores
a-z80	https://opencor		Goran Devic		8 8		Goran Devic	2084		4	29		## q11					VE			30_top_c					Υ				2014 2			gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Sp
rf6809	https://opencore			6809	8 8	artix-7	Robert Finch	4200		6	4		## v21						/stem v			Y yes			/I 16M	Υ	44 13	8		2022 2	2022		Different from rtf6809: 24-bit adrs, or	
mc8051	http://www.ore	stable	Helmut Mayrhofer	8051	8 8	kintex-7-3	James Brakef	3022		6 1		83 #	## 14	7 0.3	3 4.	0 2.			ndl	49 m	1c8051co					Υ					2013	www.oreganosyst	fast 8051, version available with float	ing-point by David Lundgren
altium/TSK80x	http://techdocs.			Z80	8 8			2558		4		50		0.3		0 2.			roprieta	iry		Y yes	N			Υ				2004 2	2017		frozen, asm, C, C++, schem, VHDL & V	
ofcpu	http://www.cliff	stable	Clifford Wolf	Turing	8 3	kintex-7-3	James Brakef	422		6		345 #				0 2.	0 X	B vi	hdl		w6671		N			Υ	8				2003	nttps://en.wikiped	no accum, data pointer and bracketer	
nd63701	https://opencor		Tsuyoshi Hasegawa		8 8	spartan-6	James Brakef	1412		6 1	3	31 #									D63701_			N 641		Υ				2014			Used in Atari game console, 6801 clor	ne?
system68	https://opencor		John Kent, David Burn		8 8		James Brakef	2235		4	4		## 14				7 X	Y vi				Y yes				Υ				2003 2		nttp://members.o	ptushome.com.au/jekent/	
m2cpu			Zakary Nafziger		8 8	max10	Zakary Nafzig			4	56		## q22			0 1.	7 I	vi			2cpu_to			641		Υ	75 4	7		2016 2			micro-coded 8-bitter with 75 instructi	
v65c816			Valerio Venturi	6502	8 8	cyclone-I		1693		4		25		0.3		0 1.	6 I		ndl	26 v6	6502	Y yes		N 641		Υ					2023			https://www.youtube.com/watch?v=K3jH-
altium/TSK51A	http://techdocs.			8051	8 8			1890		4	1	50		0.3					roprieta			Y yes				Υ				2004 2			frozen, asm, C, C++, schem, VHDL & V	
tf6809	https://github.co		Robert Finch	6809	8 8		James many	7506		6 1	2		## 14									Y yes				Υ	44 13	8		2012 2		nttp://www.finitro		see also rf6809 variant
pu65c02_true	https://opencor	stable	Jens Gutschmidt	6502	8 8	spartan-6	James latch v	4794		6		47 ‡	## 14	.7 0.3	3 4.	0.	8 X	vi	ndl	8 cc	ore	yes	N	N 641	64K	Υ				2008 2	2021		cycle accurate	
em4 9ptr	https://opencor	beta	James Brakefield	accum	4 9	zu-2e	James 1 stage	210		6	0	397 #	## v20	1 0.2	4 1.	453.	5 IX	vi	ndl	2 le	m1 9ptr	Υ	N	Y 512	2 2K	N	24	1	1	2016			binary & BCD digit addition, speed mo	4 index registers: (ix),(ix),(ix++),(ix+off)
em4 9ptr	https://opencor		James Brakefield	accum	4 9		James 1 stage			6			# 14			240.					m1 9ptr			Y 512		N	24			2016				4 index registers: (ix),(ix),(ix++),(ix+off)
em4 9	https://opencor	beta	James Brakefield	accum	4 9	kintex-7-3	James 1 stage	144		6	1	195 #	# 14	5 0.1	6 1.	216.	7 IX	vi	ndl	2 le	m1 9	Υ	N	Y 32	2K	N	24		1	2016	t		binary & BCD digit addition, speed mo	
ane nn	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	stable	Suresh Devanathan	RISC	4 8	kintex-7-3	James Brakef	723		6		178 #		7 0.3	3 1.	81.	4 X	vi	ndl	3 Pr	rocessor	Υ					27	16		2002			neural network microprocessor, spec	
mcs-4	https://opencor		Reece Pollack	4004	4 4		James Brakef	228		6			# 14								1004		N	4K	4K	N		1		2012 2	2012		4004 was multi-chip	4004 CPU & MCS-4
tinycomputer	https://github.co			accum	4 8	spartan3	James Brakef	643		4		100 #						Y vi		29 tii	nycompu	Υ	N		256		20	16			2017		4-bit Up via 2901 slice & micro code	no data RAM memory
400	https://opencor	stable	Arnim Laeuger	COP400	4 8	spartan-2	Arnim Laeuge	643		3	2	60		0.1	6 4.	3.	7 IX	vi	hdl	36 t4	100_core	Y yes	N	Y 64	1K	Υ				2006 2	2009		implementation of National's 4-bit CC	DP400 microcontroller
om1 Omin	https://opencor	stable	James Brakefield	accum	1 0	kintex-7	James 1 stage	63		6	-1	250 4	# 14	.5 0.0	4 4	0 227.	2 11 2	vi	adl		m1 9mi			Y 64		N		64	- 1	2003 2	2009		logic amulation machine	
em1_9min	https://opencor		James Brakefield		1 9		James 1 stage	75		6			## 14 ## 14								m1_9mi m1_9	ı dsm		Y 54 Y 32		N N	24	04		2003 2			logic emulation machine	
em1_9	https://opencor		James Brakefield	accum	1 /		James 1 stage			6						72.					m1_9 m1_9ptr	1 V			2 K			+		2016 2	.01/		single bit at a time, absolute adrs	4 index registers: (ix),(ix),(ix++),(ix+off)
em1_9ptr	ncups://opencor	peta	James Brakeneiu	accum	1 9	killtex-/-:	James T Stage	14/	-+	U	1	1/0 7	+++ 14	ا.ل د.	0 1.	12.	U IX	+ IVI	ıul	z je	шт_эрті	1	IN	1 314	ZK.	IN	24	+	1	2010			use speed opt, logic emulation machi	+ inuex registers: (ix),(ix),(ix++),(ix+0ff)
							1	i I		1 1			- 1	- 1	- 1	1		1 1				- 1	1 1	- 1	1			- 1	1 1					

112 #	# usable(beta, st	U	13	37	14 blank	529	#	529	#	9	13 verilog	243
41 '	'B" or "X" of lim	0		528	529 a						529 vhdl	223
MIPS/MHz Pro-	rating for data size	e:			51 zu-3e						sys verilog	24
1-bit	0.04	16	5-bit	0.67	64-bit	2.00					proprietary	21
4-bit	0.17	24	1-bit	0.80	Silicon Area equ	ivalents					scala	4
8-bit	0.33	32	2-bit	1.00	LUTS/DSP48	16:1					schematic	5
12-bit	0.40	48	3-bit	1.50	LUTS/Block RAM	1 32:1						
Under the accur	nation that the co	ra ic canal	ale of one inst	uction per clock								

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_uP_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors

84 Web page DMIPS p en.wikipedia.org/wiki/instructions_per_community.freesc_www.eembc.org/coremark/index.php
orth 6 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/instructions_per_second

/5	_paper_only
60	educational
25	_weak_start
8	_up_cores
5	in limbo
10	planning
52	simulation
573	main+sim
521	net main
644	total

353	VHDL
399	Verilog
51	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
36	proprietary
13	other
4	Schematics
877	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)

_uP_all_soft opencores folder prmary lin		atus	author	style , clone		sz inst sz	FPGA	repor ter	com ents		Dff	LUT?	Signal blk	F max	date	tool ver	MIPS /inst	clks ins	KIPS	ven dor	soc	src code	#src files	top fil	9 c	nai pt	Hav'd	nax m dat in	ax by	te te	ad mo	r # d reg	e lon	tart las ear rev	t secondary web
clks/ inst	nur	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP																																	
KIPS /LUT	figu	ure of m	nerit, does not includ	de effects	of me	mory	capacity,	floating	point	or instru	ction se	t qual	ity																						
Vendor	Ver	ndors fo	or which design build	ds: Actel: I	Libero	, Intel	(Altera):	Quartus	Lattic	esemi: D	iamono	& iCE	cube, X	ilinx: IS	SE & V	'ivado	,						1												
SOC	B: b	bare co	re (no RAM connecti	ions or me	emory	acces	s delay),	Y: Syste	m on a	Chip (ha	ıs perip	herals)																						
src code	VHI	/HDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc																																	
# src files	nur	mber of	f source files for com	npile, place	e, rou	te & ti	ming; inc	ludes te	st ben	ches																									
top file	top	top file for compile, place, route & timing run, multiple versions of same design distinguished here																																	
doc	is d	locume	cumentation provided?																																
tool chain	is th	there a compiler or assembler provided or available																																	
fltg pt	doe	pes the compile, place, route & timing run include floating point?																																	
Hav'd	H: s	separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)																																	
max data	ma	ximum	um data address																																
max inst	max	naximum instruction address																																	
byte adrs		s byte addressing provided																																	
# inst		number of unique instructions, conditionals count as one instruction, somewhat subjective																																	
# adr modes			PC rel, indexed, reg-		ed; st	ack, in	dir, indir	++,ind	ir; (in	dir), (indi	r++), (-	indir),	(indexe	d), ab	s-shor	rt/dire	ect page	e, scal	ed																
# reg	nur	number of registers in register file																																	
pipe len	nur	number of pipeline stages																																	
start year	yea	year of first design activity																																	
last revis	last	last year for revisions or web page updates																																	
secondary web link	sec	secondary web address																																	
note worthy	any	thing s	pecial about the des	ign																			J												

note worthy

comments