_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	the ram max be	tool MIP	S clks/ KIPS t inst /LUT	ven o	src	#src files top file	chai fltg	ma: dat	max byt	e tsu a	dr #	e start I	st secondary web	note worthy	comments
Small soft co		· · · ,		James Br	akefield																lon /	-1	Į.	L.
Opencore and	other soft core p	processors																						
1410	https://github.c			1401	6 6x	-		1424	645 6	242 #	24.4 0.2	2 40 44	ILX	vhdl	700		161				2019 2		superset of IBM1401, gate level vhd	
8051 8051	https://opencor		Simon Teran, Jakas Simon Teran, Jakas	8051 8051	8 8		James area of	_	645 6	1 111 ##	v21.1 0.3	3 4.0 14.0 3 4.0 5.3			32 oc8051_tc \			64K Y	+	-	2001 2		8051 core includes several on-chip p 8051 core includes several on-chip p	
16bit_processo	https://github.c	om/pranti	Md Badiuzzaman Pran	MIPS										schemat	ic						2018 2	118 https://prantoam	course project, schematics only	simple up with well done schematics
16bitcpu			Winston Van		16 16									_	19 top \	N		1K N	_		2		Custom 16 bit CPU and datapath in V	
1802-pico-basi	https://github.c	beta no RTI	Steve Teal Scott Baker	1802	8 8	zu-3e	James area	247	136 6	2 42/ ##	v21.1 0.3	3 12.0 47.0	LX v	vhdl	6 pico_basic	yes N		64K Y	52	16	2016 2	116 https://wiki.forth	VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, Interrupts & DMA not imple
24bit_up	https://github.c	alpha	Harshal Mittal	RISC	24 24	zu-3e	James area	3535	2166 6	1 187 ##	v21.1 0.8	0 1.0 42.	2 X	verilog	17 processor	N N	160	/ 16M N	17	32	2019 2	119	basic 24-bit RISC, course work	big Dff count, multiple writes to register file
32-bit_MIPS	https://sourcefo		Cairo University	MIPS	32 32		James very				v21.1 1.0			vhdl	18 mips_mod					32	2011 2		Cairo University EE dept	stopped run in synthesis
6809_6309 6809_6309	https://opencor		Alejandro Paz Schmidt Alejandro Paz Schmidt	6809 6809			James vivad		367 6 A		v21.1 0.3		AILX B	verilog verilog	5 MC6809_0 N	yes N	N 64	64K Y	44	13 8	2012 2 2012 2	15	6309 op-codes not implemented 6309 op-codes not implemented	does not match timing results of zynq+
6809_6309	https://opencor		Alejandro Paz Schmidt		8 8		James Brake		370 6		14.7 0.3		7 AILX B		5 MC6809_()	yes N	N 64	64K Y			2012 2		6309 op-codes not implemented	
6809_6309	https://opencor		Alejandro Paz Schmidt	6809	8 8		James Brake		A	145 ##		0.0		verilog	5 MC6809_()		N 641		44	13 8	2012 2		6309 op-codes not implemented	
68hc05 68hc05	https://opencor		Ulrich Riedel Ulrich Riedel	6805	8 8		James vivad James Brake		117 6 6	485 ##	v21.1 0.3			vhdl vhdl	1 6805 1 6805	yes N yes N	N 641	64K Y	+	_	2007 2	109		68c05 & 68c08 very different Fmax
68hc08	https://opencor		Ulrich Riedel				James vivad		128 6		v21.1 0.3			vhdl	1 x68ur08	yes N	N 641	64K Y			2007 2			68c05 & 68c08 very different Fmax
68hc08	https://opencor		Ulrich Riedel	6808	8 8		James Brake		6	101 ##		3 4.0 3.0	5 X	vhdl	1 x68ur08	yes N	N 641	64K Y			2007 2			
8bit_chapman 8bit_chapman	http://www.ece http://www.ece		Rob Chapman, Steven Rob Chapman, Steven	forth forth	8 8		James vivad James Brake		63 6 6			3 1.0 762.3 3 1.0 245.5		vhdl	10 stack_pro \		256		24	+	1998 1		course work	
8bit_piped_pro	https://opencor		Mahesh Sukhdeo Palve	RISC	8 16		James swap	_	6	1 370 ##		3 1.0 116.4		verilog	28 top 1	+ - I'V	25	230 1	20	16	2013 2		uses Perl as assembler	use Perl to generate ROM file
8bit_piped_pro	https://opencor	0.00.0.0	Mahesh Sukhdeo Palv		8 16		James vivad		1822 6		v21.1 0.3	3 1.0 110.0		verilog	28 top				20	16	2013 2		uses Perl as assembler	use Perl to generate ROM file
8bit-verilog_mo	https://www	stable	Josh Friend Simon Moore, Frankie	accum RISC	8 8	zu-2e arria-5	James timin	g 392	6 A		v20.1 0.3		X	verilog system v	11 cpu	acm N	512 V 112	512 Y	16	120	2012 2	112 https://www	for class project, small data stack	PB clock, students to add features
a_tiny_up a_tiny_up	https://www.qu	errors	Chuck Thacker	RISC	32 32	zu-3e	James tiny L James missi	ng files	6	##	q18.0 0.6 v20.1 0.6	7 1.0		verilog	1 TinyComp 1	asm N	Y 1K	1K N	13	128 128	2007 2 2007 2	107 https://www.cl.c	from Thacker's version, Un Cambrid 104 lines of verilog, Thacker (wikipe	dia) deceased
a2z	https://hackada	errors		RISC	16 24		James repla		RAM wit 6		14.7 0.6		I	verilog							2016 2	18	runs on Cyclone IV	
a2z a2z	https://hackada	errors stable		RISC	16 24	zu-2e	James Brake		6		v20.1 0.6 q17.0 0.6		1	verilog verilog	top a2z	\vdash	\vdash	++	++	+	2016 2 2016 2	118	runs on Cyclone IV	
aap	https://eithub.c		Simon Cook		16 16		James Brake		A A		q17.0 0.6	_	5 1	verilog		ves	Y 641	(16M Y		64	2016 2		includes Altera project	4 to 64 reg, 24-bit pc, no status reg
aap	https://github.c	stable	Simon Cook	RISC	16 16		James Brake		4	306 ##	q18.0 0.6	7 1.0 19.3		verilog		yes		16M Y		64	2015 2		includes Altera project	4 to 64 reg, 24-bit pc, no status reg
acc	https://github.c	stable	Juan Gonzalez-Gomez	accum	15 15		James rom 8	88	6	1 227 ##	14.7 0.6	7 2.0 865.	2 IX	verilog	1 acc2 Y	yes N		4K			2016 2	16 https://github.co	26 chptr course using Apollo Comma	ar ??why LUT count different from agcnorm
acc ae18	https://gitnub.c	stable	Shawn Tan	PIC18	8 16	zu-3e arria-2	James DFF e	f 1084	A	1 207 ##	o13.1 0.6	3 1.0 63.3	I IIX	verilog	1 acc2 1 ae18_core	yes N	Y 4K	711	+ +		2016 2	116 https://github.co	not 100% compatable	negative edge reset "clock"
ae18	https://opencor		Shawn Tan	PIC18	8 16		James vivad				v21.1 0.3		L ILX	verilog	1 ae18_core	yes N					2003 2	09 https://hackaday	not 100% compatable	negative edge reset "clock"
aeMB	https://opencor		Shawn Tan	uBlaze	32 32		James Brake		6	3 131 ##		0 1.0 128.		verilog	7 aeMB_cor \	yes N		4G Y			2004 2		not 100% compatable	
aeMB af65k	https://opencor https://github.c		Shawn Tan Andre Fachat	uBlaze 6502			James vivad James Brake		434 6 6		v21.1 1.0	0 1.0 250.	3 ILX	verilog vhdl	7 aeMB_cor 1 13 gecko65k 1	yes N		4G Y			2004 2 2011 2		not 100% compatable extended 6502 AKA 65K with 16, 32	or 64 hit data
af65k	https://github.c	alpha	Andre Fachat	6502	32 8	zu-3e	James vivad	0 4424	6	69 ##	v21.1 1.0	0 4.0 3.9) X	vhdl	13 gecko65k	N	N				2011 2	119 http://www.6502	extended 6502 AKA 65K with 16, 32	
ag_6502	https://opencor	beta	Oleg Odintsov	6502	8 8		James Brake	f 824	6		14.7 0.3		7 ILX	verilog	2 ag_6502	yes N					2012 2	112	verilog code generation, "phase leve	el accurate"
ag_6502 agcnorm	https://opencor https://opencor	beta beta	Oleg Odintsov Dave Roberts	6502 accum	8 8	zu-3e snartan-3	James Vivad James Brake	6 824 f 3732	6 4	176 ##	v21.1 0.3	3 4.0 17. 6 1.0 3.	7 ILX	verilog vhdl	2 ag_6502 5 AGC	,	N 641	0-110	11	1	2012 2 1962 2	112 http://klahs.org/	verilog code generation, "phase leve Apollo Guidance Computer via 3-inp	el accurate"
ahmes	https://github.c		Fabio Pereira	accum	8 8		James Brake	f 186	6	476 ##				vhdl	3 ahmes		N 256			1	2016 2		systems.io/ahmes-a-simple-8-bit-cpu	- bare CPU with no RAM
aizup/aizup_m	instruct1.cit.cor		Yamin Li, Wanming Ch		8 16	arria-2	James Brake					7 2.0 205.4			1 cpu		N 641		16	4	1996 1		used in Cornell EE475 course	MIPS/inst reduced due to few inst
aizup/aizup_ov aizup/aizup_pi	instruct1.cit.cor		Yamin Li, Wanming Ch Yamin Li, Wanming Ch		8 16		James Brake James Brake	f 138 f 198	6			7 3.0 128. 7 2.0 157.		vhdl	1 cpu 1 cpu	asm N asm N			16 16	4	1996 1		used in Cornell EE475 course used in Cornell EE475 course	MIPS/inst reduced due to few inst MIPS/inst reduced due to few inst
aizup/aizup_se	instruct1.cit.cor		Yamin Li, Wanming Ch	RISC	8 16		James Brake	_	6		14.7 0.1			vhdl				64K Y		4	1996 1		used in Cornell EE475 course	MIPS/inst reduced due to few inst
altium/TSK165	http://techdocs	proprietar		PIC16	8 12	spartan-3		416	4					propriet		yes N					2004 2		frozen, asm, C, C++, schem, VHDL &	
altium/TSK300 altium/TSK51A	http://techdocs	oroprietar oroprietar		RISC 8051	8 8	spartan-3 spartan-3		2426 1890	4	4 50 1 50	1.0		AILX	propriet:	ary	yes N	N 4G	4G Y	+	+	2004 2		frozen, asm, C, C++, schem, VHDL & frozen, asm, C, C++, schem, VHDL &	
altium/TSK80x	http://techdocs	proprietar	Altium	Z80	0	spartan-3		2558	4		0.5	5 0.0 1	2 AILX	propriet	ary	yes N	N 641	64K Y			2004 2		frozen, asm, C, C++, schem, VHDL &	
altor32	https://opencor			OpenRISC			James Brake		6		14.7 1.0				16 altor32						2012 2		simplified OpenRISC 1000	xilinx S3 primitives
altor32_lite alwcpu	https://opencor		Ultra Embedded Andreas Hilvarsson	OpenRISC			James Brake James Brake		6		14.7 1.0	0 2.0 61.3 7 1.0 345.5		verilog vhdl			Y 4G	4G Y	-	16	2012 2		simplified OpenRISC 1000, no pipelir lightweight CPU	exilinx S3 primitives maximal features
am9080	https://opencor		Moshe Shavit	8080	8 8		James hung				14.7 0.3	3 9.0	X		31 cpu \	yes N	N 641	64K Y	+ +	10	2917 2		emulation of AM9080 using bit-slice	
am9080	https://opencor		Moshe Shavit	8080	8 8	kintex-7-3	James hung	in synthe:	sis 6		14.7 0.3			vhdl	31 sys9080 Y	yes N	N 641	64K Y			2917 2		emulation of AM9080 using bit-slice	
amber amber	https://opencor		Conor Santifort Conor Santifort	ARM7	32 32		James area			10 168 ##	v21.1 0.7 v21.1 1.0			verilog verilog	25 a23_core \ 25 a25 core \	yes N		4G Y		16 16	3 2010 2 5 2010 2		no MMU, shared cache	
amber	https://opencor		Conor Santifort	ARM7			James Brake		2382 6					verilog	25 a25_core \			4G Y		16	3 2010 2		no MMU	
amber	https://opencor	stable	Conor Santifort	ARM7	32 32	kintex-7-3	James Brake	f 6409	6	2 82 ##	14.7 0.7	5 1.0 9.0	ILX	verilog	25 a23_core \	yes N	4G	4G Y	80	16	3 2010 2		no MMU, shared cache	2048 LUTs used as single port RAM
amic-0 an-noc-mpsoc	https://github.c		Alberto Moriconi Alireza Monemi	stack uBlaze			James vivad James vivad		357 6 6			0 1.0 401.9 0 1.0 308.9		vhdl verilog	8 processor 90 aeMB_tor	yes N	1	4G Y	++	+	2014 2	https://en.wikipe	based on mic-1 by Andrew Tanenba choice of Im32, aeMB, mor1kx or or	u uCode, usually Java virtual machine
an-noc-mpsoc an-noc-mpsoc	https://opencor		Alireza Monemi	uBlaze	32 32		James Vivad James Brake	_	6	3 1 333 ##				verilog	90 aeMB 1	yes N		4G Y	++	+	2014 2		choice of Im32, aeMB, mor1kx or or choice of Im32, aeMB, mor1kx or or	
any-1	https://github.c	defined	Robert Finch	RISC	64 36	zu-3e	James error:	s	تُلط	##	v21.1 2.0	0 1.0	Х	system v	83 any1base	Y			128	64	2021 2	121 http://anycpu.org	Cray-1 like with full set of vector inst	tr three versions with different ISAs, inst sz, reg
ao486	https://opencor		Aleksander Osman	x86	32 8		James Brake				v20.1 1.0			system v		yes		4G Y	+ T	\Box	2014 2		complete 486, SoC configuration	non-SoC, no MMU, not superscalar
ao486 ao486_mister	https://github.c		Aleksander Osman Sorgelig	x86 x86	32 8		James Brake James vivad		6		q13.1 1.0	0 1.0 1.i 0 1.0	3 I Y	system v		yes		4G Y		+	2014 2		complete 486, SoC configuration complete 486, SoC configuration	Henry Wong thesis at U.Toronto, also youtube mister version of ao486: reworked with many
ao68000	https://opencor		Aleksander Osman	68000	16 16		James Brake		A	6 169 ##	q13.1 0.6	7 4.0 8.3		verilog	1 ao68000 pr	ryes N	4G	4G Y			2010 2	112	uses microcode, instruction prefetch	
aoocs	https://github.c		Aleksander Osman	68000	16 16		Aleksander (4	2 03	q10.1 0.6		I Y	verilog	22 aoOCS pr	yes N		4G Y	\Box		2010 2		uses ao68000 core, Amiga chip set e	n Wishbone Amiga OCS SoC
aoocs	https://github.c		Aleksander Osman Aleksander Osman	68000 68000	16 16		James altera James Brake		5 6 A		14.7 1.0 q18.0 0.6			verilog verilog	22 aoOCS pr 22 aoOCS pr	yes N		4G Y	++	+	2010 2 2010 2		uses ao68000 core, Amiga chip set e uses ao68000 core, Amiga chip set e	
aoocs	https://github.c		Aleksander Osman	68000	16 16		James Brake		4	2 43 37 111	q18.0 0.6			verilog	22 aoOCS pr	yes N	4G	4G Y			2010 2		uses ao68000 core, Amiga chip set e	
aor3000	https://opencor		Aleksander Osman	MIPS	32 32	zu-3e	James high I	4199	2520 6	4 8 175 ##	v21.1 1.0	0 1.0 41.8	3 IX	verilog	19 aoR3000 N	yes N	4G	4G Y		32	5 2014 2	15	MIPS R3000A compatible, has MMU	moved declarations forward
aor3000	https://opencor		Aleksander Osman	MIPS	32 32		James Brake		6	4 9 129 ##	14.7 1.0	0 1.0 24.	2 IX	verilog	19 aoR3000	yes N	4G	4G Y	+	32	5 2014 2		MIPS R3000A compatible, has MMU	
apollo_68080 apple2fpga	http://www.apo		Gunnar von Boehn Stephen A Edwards	68000 6502	8 16		Gunnar von James vivad		706 6	7 195 ##	v21.1 0.3	3 4.0 13.0) IX Y	vhdl	19 de2_top	yes N		4G Y	++	32	2012 2		sells Amiga card, "68080" with 64-bi emulation of Apple II computer	t claims very fast FPGA versions
apple2fpga apple2fpga	http://www.cs.	0.10.0.0	Stephen A Edwards	6502	8 8		James uncor		700 6		14.7 0.3	3 4.0 9.		vhdl	19 de2_top \	yes N	Y 641	64K Y		\Box	2007 2		emulation of Apple II computer	replaced Altera PLL with stub
aquarius	https://opencor		Thorn Aitch	SuperH-2			James vivad		1384 6	2 16 147 ##	v21.1 1.0	0 1.0 41.	2 ILX	verilog	21 top 1	yes N	4G	4G Y			2003 2	http://0pf.org/j-c	clone of Hitachi SH-2	project seems to have stalled
aquarius ARC	https://opencor	stable proprietar		SuperH-2		kintex-7-3 porprietar	James Brake	f 4071	6	2 10 97 ##	14.7 1.0	0 1.0 23. 1.0		verilog proprieta		yes N	4G	4G Y	++	+	2003 2	http://opf.org/j-c	clone of Hitachi SH-2 several families each with options	project seems to have stalled for ASIC use, FPGA versions avail
ARM_Cortex A	https://develop			ARM A53	64 32	asic	Xilinx	6000	A	1500	2.0	0 0.5 ####		asic		yes Y	46	40 Y	++	+		https://en.wikipe	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
										. , ,	. ,													, B pr

See	_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	st blk ram	F max	a tool	MIPS clks	/ KIPS		os src code	#src files	top file	tooi chai	fltg max max pt dat inst	byte to adrs #	adr mod	# pip	start las year rev	note worthy comments
St. Denne St. De							arrira V	altera	4500	А		1050			583.3		asic			Y yes			0	16 10		
2. M.							5			6							ener yper	ed		Y yes					201	7,
Column									1900			200				AIX		ary		Y yes	N 4G 4G	Υ		16 3	2007	
						32 16		Xilinx		Α		600						22		Y yes		Y 80			202	
Section 1.		https://github.c	com/nguye			32 32		James LUT R	ANI TOT IN:	401E 6		200	## VZ1.1				3y3tem v	23	ADA4 MAUL	y yes		Y V	++		202	
Property	arm_rusian	https://github.c	com/0xD50		_	32 32				4815 6		200					system	verilo				Y V	+		201	
See Control of Control	arm rusian	https://github.c	com/0xD50	1 03 011	WI III	32 32	20 00	Jannes Lo i K	332	6		147	1111 02212	1.00	9		system	verilo	J MICIVI_I IPC		1 10 10	Y	+ +		201	
The section of the contract of		https://openco	res.org/pro			32 32				s 6						Α	vhdl			Y ves	1 10 10	Y 80	0	16	2014 201	
The section of the contract of	arm9-soft-cpu	https://github./	com/risclite	Li Xinbing	ARM9	32 32	zu-3e	James vivado	3914	1257 6	4	167	## v21.1	1.00 1.0	0 42.6		verilog	4	arm9 con	Y ves	Y 4G 4G	Υ			202	0 ARMv4-compatible CPU core Dhrvstone value: 1.2 DMIPS/MHz
Section 1. The content of the conten	arm9-soft-cpu	https://github.c	com/risclite	Li Xinbing		32 32	zu-3e			778 6	4	238	## v21.1				verilog	4	risclite_m:						202	
Ten der Mer de	arm9-soft-cpu	https://github.c	com/risclite	Li Xinbing	ARM9	32 32	zu-3e	James vivado	1807	736 6			## v21.1	1.00 1.0	197.6							Υ			202	O ARMv4-compatible CPU core no mult, interrupts or reg banks
See	armv4_uarch	https://github.c	com/granty	Grant Wilk	ARM9	32 32	max10	Grant Wilk	2860	4		50	## q18.0	1.00 1.0	17.5	Α					N 4G 4G	Υ		16	202	0 https://grantwilk.custom uarch for the ARMv4 ISA on Incourse work, top level is schematic
See		https://github.c	com/grant\			32 32		Juilled Middle	o deldales	6				1.00		Α	vhdl	10			10 10	Υ		16	202	neps//grantwine-custom duren for the ritimore is roll in course work, quartus project
Ten strategies and seed and se	artemis	https://github.c	simulatio	Sudharshan Sundaram	RISC	16 16	zu-3e	James incom	plete sou	rce code			## v21.1	1.00 1.0	D		verilog	9	main_test	Y asm	N	N 18	8	8	2018 202	0 https://www.yout simple, educational uP with decent vi vivado project
Septiment of the fine the control of		https://aaltodo	c.daito.ii/ c																				0			
M. A. W.		https://openco											## v20.1					10	DLX_top	Y yes	4G 4G		\perp		2002 200	
See No.		https://openco							0000																2002 200	
See		https://openco								1160 6														8	2013 201	
See - Control -		nttps://openco								205 6														8		
Transport Services 1995 19		https://opencor									_													0		
The property of the property o		https://gpencol								-	_													4		
		https://fr.wikiv																					_			
The Confession Confess	1	https://opersa																_					-			
The control of the co		https://openco							1674	510 6						^ v								32	2010 201	
In the part of the		https://openco								212 0	+															******
The process contain process co	_	https://openco								6	1 6															
The content of the		https://openco				0 10				6																
Part		https://onenco		Juergen Sauermann								-11														
we by month part of the part o		https://openco	r stable	Juergen Sauermann		8 16		James vivado	1877	6	1 6		## v21.1	0.33 1	n	X	Y vhdl	20		V ves	N 64K 128K	V 7	2	32	2009 201	O https://fr.wikivers.extended lecture on EPGA uP design missing module in atmega8 nong yga
rest may find proposed level by the find propose		https://openco	r stable			8 16		lames 2 slot	1554	6	1 0	223	## 14.7	0.33 1	0 474	x	vhdl	10		myes	N 64K 128K	V 7	2	32	2010 201	
Service Control Service Contro		https://openco			ΔVR	8 16				6													7	4		
Company Comp	avr-cnu	https://githuh	ristable			8 16			nns usage	9 6		410	## v21 1	0.33 1	0 732.2		vhdl	+-		Y ves		V 73	2	32	201	q
Second Column Second Colum	avrtinvx61core	https://openco	r beta	Andreas Hilvarsson	AVR	8 16		James Braket	1243	6		194	## 14.7	0.33 1.0	0 51.5	Х	vhdl	1		ves	N 64K 128K	Y 72	2	32	2008 200	9
200 200		https://openco								_		_											2	_		0 both A90S1200 & A90S2313 inserted fake inst ROM
3-290 Table / James of the file of the f	a-z80	https://openco	r stable	Goran Devic	Z80	8 8	spartan-6	6 Goran Devic	1819	6	8		## 14.7	0.33 1.0	D						N N 64K 64K	Υ				https://github.comgate level reverse eng'd Z80 Complete implementation of a Sinclair ZX Spe
289 1896 189		https://openco	r stable	Goran Devic	Z80	8 8			1186	6		24	## 14.7	0.33 1.0	0 6.8	IX						Υ			2014 202	
Secondary State Rend Payson Form F	a-z80	https://openco	r stable	Goran Devic	Z80	8 8	zu-3e	James timing	1761	365 6		41	## v21.1	0.33 1.0	7.7	IX	verilog	24	z80_top_c	Y yes	N N 64K 64K	Υ			2014 202	0 https://github.com/gate level reverse eng'd Z80 Complete implementation of a Sinclair ZX Spe
Second part of the plane Second part of the	a-z80	https://openco		Goran Devic			cyclone-2	2 Goran Devic																		0 https://github.com/gate level reverse eng'd Z80 Complete implementation of a Sinclair ZX Spe
Substitute March M		www.bernd-pa					spartan-6					134	## 14.7				verilog	15	b16							
## Modern Processes Market		www.bernd-pa																								
Marcine Marc		http://www.sar								6										Υ			5	8		
Part	babyrisc	http://www.sar	stable							6		286	## v21.1	0.33 2.	189.3	Х	verilog	1	qs5_mix	Υ	N 64K 64K	Y 15	5	8		9 http://www.sandi part of a three class course memory rd/wt & ALU per clock
	basic-cpu	https://embedo	stable	Justin Rujewski		0 10		James syntax	errors	6			## V21.1	0.33 2.0	U	-	verilog	1			N V 4V 4V	16	6	-		8 16 inst, scrapped web page, 98 lines of verilog, no call/rtn, bare core, excellent exam
Seed Seed Computer Seed Seed Seed Seed Seed Seed Seed Se		nttps://gitnub.c	com/zsiwyi	Tingyuan Liang				5 In control Break at	640			407		0.22	26.2	.,				Y			/	8		
Rem, easter, by Interfulf pulse found makes of the product of the		http://finitron.c								6													+			40.000.00
Part								Janies vivado	303			200	## VZI.I	0.55 4.0	40.4	^							n			
See, early Stages / / / public com/misson Stages Stages Stages / / public com/misson Stages Stage			, . ,	,																1 03111	14 250 10	<u> </u>	<u> </u>	-	202	
Proceedings Processes Pr																				asm	N 256 16	Υ			2015 201	
Bene Peter						8 8	1													Y asm			1 1			
http://www.cff stable clifford Welf Turing 8 3 buses buses 5		https://github./	com/JetSta	XarkLabs													vhdl									
	beri				MIPS	64 32	2										bluespe							32		7 https://github.com/Bluespec Extensible RISC Implementa CHERI (Capability Hardware Enhanced RISC In
		http://www.clif			Turing	8 3	kintex-7-	James Braket	422	6		345	## 14.7	0.01 4.0	0 2.0	Х					N N 64K 64K	Υ 8	8			
http://www.edf stable (Cliffor Wolf Turing 18 3 Ju-24 James Justification Life Strong Life	bfcpu	http://www.clif	stable	Clifford Wolf	Turing	8 3	zu-3e	James vivado	303	6		500	## v21.1	0.01 4.0	0 4.1	Х	B vhdl	4	cw6670	Y yes	N N 64K 64K	Υ 8	8			https://en.wikiped no accum, data pointer and bracketed first implementation, no data cache
District of the part		http://www.clif	stable		Turing	8 3				6							B vhdl	4	cw6671		N N 64K 64K	Υ 8	8			https://en.wikipegno.accum, data pointer and bracketeginternal 1-byte data cache doubles performan
District		https://github./	com/howe	Richard Howe		16 16		James errors					## v21.1	0.67 51.	D		vhdl	6	top	Υ	N 4K 4K	N 15	5			
District	bjx1	https://github./	alpha	Brendan Bohannon	RISC	32 16	kintex-7-	3 James syntax	errors	6			## 14.7	1.00 2.0	0		verilog	34	exunit	Υ	Y N 4G 4G	Υ	9	16	2017 201	8 128-bit memory path based on SH-4, work suspended
Dilbe Piga		https://openco				16 16				4						Х				veb	N 4K 4K			2	2009 201	
Debota D	blue_fpga	https://github.c	com/Geckc	Jaime Centeno																			6	2		gate level png's, simulator exe
Drainfuckop https://poence/ beta Aleksander Kaminski mem 8 3 kintex-7:3 ames Brakef 110 6 432 ## 14.7 0.08 2.0 15.72 X veriog 5 5 5 5 5 5 5 5 5			beta	Stan Drey	DSP			3 James Braket	1622	6	1	107	## 14.7	0.67 1.	44.0	Х				Υ	N 64K 64K					
Distribution Dist	brainfuckcpu	https://openco	r beta	Aleksander Kaminski	mem	8 3	kintex-7-	James Braket	110	6						Х	verilog				N Y		8	0	2014 201	5 http://www.cliffo Touring machine like, 2ndary link is a adj prog & data mem size, terrible name
District	bst-cpu	https://github.c	stable	Yichun Ma	RISC	32 32	kintex-7-	3 James altera	primitive	s 6			## 14.7	1.00 1.0	0	I	verilog		sc_comput	er	N 4G 4G			32	2016 201	learning, pipeline uP
Distriarch https://github.c alpha arendan Bohannon CISC 64 16 Linear Braker 4762 6 10 16 ## 14.7 1.0 1.5 23.3 X verilog 149 byz. Y N 267 25	bst-cpu	https://github./	stable	Yichun Ma	RISC	32 32	arria-2	James Brake	1439	А	2	58	## q18.0	1.00 1.0	0 40.2	_1_	verilog	26	sc_comput	er	N 4G 4G			32	2016 201	
https://github.c beta Brendan Bohannon CISC 32 16 kintex-7-3 James Brakef 4762 6 10 107 ## 14.7 1.00 1.5 23.3 X verilog 1.1 bsrewnit Y Yes Y N 64K 64K X Y 64 32 20.18 2022 Sis BSR1, msp430 like, fitty-thor ascending a business of the production of the prod		https://github./	alpha	Brendan Bohannon		64 16													bjx2	Y yes	Y N 256T 256T			32	2018 202	2 https://www.yout 64-bit regs, 16x inst, 48-bit VM BJX2 is superset of BtSR1, 4 data sizes
Dugs18 https://firthub.c mature https://github.c		https://github./			CISC	32 16	kintex-7-	3 James Braket	4762	6	10	167	## 14.7	1.00 1.	5 23.3	Х			bsrexunit	Y yes			4	32		
Dycenacy	bugs18	https://drive.gr	ogle.com/	Myron Plichota	forth	16 18	spartan-7	7 Myron Plicho	ota	6						Х										
Stable Sauerman		https://github./								6	1	250	## 14.7	0.33 2.0	129.3								0			
Calcing Calc		https://openco			accum	16 8				4	16	57	## 14.7	0.33 1.0	0 10.7	Х	vhdl				N 64K 64K	Υ		5		
22550_mister https://github.com/Grabu Grabulosaure C2650_ 8 8 8 8 8 8 8 8 8 8	c16too	https://www.sr	stable	Cole Design and Devel	RISC			James Brake		6		271	## 14.7					1	core	Y asm		N 20	0	8		
https://github.c alpha banilel Bailey accum 8 8 8 kinex-7-5 James Brakef 3088 6 2 16 / ## 14.7 0.33 2.0 8.9 X vhdl 25 C88 Y asm N 8 256 Y 10 8 2015 2015 https://www.youd only 8 memory locations used 36785 DRf, doesn't infer block or LUT RAY cardiac https://github.c alpha banilel Bailey accum 8 8 8 kinex-7-5 James Brakef 3088 6 2 15 / ## 14.7 0.33 2.0 8.9 X vhdl 25 C88 Y asm N 8 256 F Y 10 8 2015 2015 https://www.youd only 8 memory locations used 36785 DRf, doesn't infer block or LUT RAY cardiac https://www.cas/propretar/ CAST Inc 8051 12 spartan-3 James Brakef 505 Y 4 1 71 ## 14.7 0.30 1.0 8.5 X verilog 16 vtach Y asm N 100 100 N 10 2013 2019 https://www.cas/cast 2021 https://www.cast-Cast abs 2015 2015 h		https://github./													1					Υ			1 1			
c88 https://github.c alpha Daniiel Bailey accum 8 8 8 spartan-3 James Diff ge 2664 4 2 54 ## 14.7 0.33 1.0 6.7 X viril 25 C88 Y am N 8 256 Y 10 8 2015 2015 https://www.cast-proprietar CAST Inc 8051 8 8 virtees CAST 82 of 8 virtees 82 of 8		https://github./				8 8	kintex-7-	3 James Braket	3088	6	2	167	## 14.7	0.33 2.0	8.9		vhdl	25	C88	Yasm			ol	8		
Cardiac https://open.cor mature Al Williams accum 13 12 Spartan-3 James Brakef 557 4 71 ## 14.7 0.30 1.0 38.5 X verilog 16 vtach Y asm N 100 100 N 10 2013 2019 https://www.cs.dc CARDboard Illustrative Aid to Compul 3 digit BCD arithmetic cast 8.051 http://www.cs.dc-yoprietar/CAST inc 8051 8 8 virtex-6 (CAST 1820 8 1 ## 12.1 0.33 3.0 5.0 X proprietary Y yes N 64K 64K Y 32 21 http://www.cast-foxT inc 8051 N 100 100 N 10 2013 2019 https://www.cast-foxT inc 8051 N 100 100 N 10 N 10 N 10 N 10 N 10 N		https://github./							0000					0.00							0 250		-	-		
cast 3651 http://www.cast-porietaric/AST inc 8051 8 8 virtex-6 (AST 20 sil 20						-																		_		
cast_ba22 http://www.cas/proprietar CAST Inc RISC 32 16 spartan-6 CAST Inc 10 spartan-7 Inc 10 spartan-8 I						8 8				6	2													32	10.00	
https://github.com/Engine engineersbox arm 16 16 spartnary James errors 6 ## \(\frac{\pmathrm{#}}{22.1} \) schemal 10 manual_cpu N 64K 64K 8 2022 ARMv7 / MIPS IV hybrid ISA microard Digital schematic, VHDL & verilog ARMv7 / MIPS IV hybrid ISA microard Digital schematic, VHDL & verilog N 128K 8M 2003 N 128K N 2003 N 128K 8M 2						32 16	spartan-6			6	32			1.00 1.0	0 40.0						4G 4G		1 1			
Coll		https://github./											## v22.1		1	Ė							1 1		202	
cd16 http://anvcpu.o stable Brad Eckert forth 16 16 spartan-3 James Brakef 618 4 7 31 ## 14.7 0.67 2.0 16.9 IX V vhdl 16 demosocext N 128K 8M 2003 2003 http://web.archiw/Spartan-3 block RAM includes stack RAMS & some inst RAM		http://anycpu.c							681					0.67 2.0	0 41.0	IX							1 1			3 http://web.archiv/Spartan-3 block RAM bare core
		http://anycpu.c																		xt			1 1		2003 200	
	cf_ssp				?		1								1								1 1		2003 200	

State Continue C	comments	note worthy	secondary we	t last		# pip	adr mod	byte to	nt max max	당 chai	top file	rc #s	or S co	KIPS \	PS clks/ st inst	tool N	F at t	blk F	off [5]	LUTs ALUT	repor com ter ents	FPGA	data sz inst sz	style /	author	status	opencores or prmary link	_uP_all_soft folder
Column	ng the alu inst is ucoded, some missing ops	ang Forth-inspired processor targeting t	https://clash-la	8 2018	2018	- 100			N 64K 64K		3	kell 2					TÌ						16 16	forth	Cliff L. Biffle	com/cbiffle	nttps://github.	cfm
Column C	files max SOC, -1 speed grad	verilog, .f &.c code; fpga project files		2021																			18 16	forth	Brad Eckert	com/bradle	nttps://github.	
Set of the control of				2021																						com/bradle	nttps://github.	
The standard were presented and the standard were presented and the standard were presented as a standa																			_							com/bradle	nttps://github.	
Column C			https://op.wiki			16	3	N 23			mcu chin ^o	log 3		/9.5 X	80 1.0			3 1	- 6				18 16					
Second Column Col			nttps://en.wiki			7	1	N 40		v				2.2	17 10 0			3 2	6				_					
Part	Implementing a CPU in VHDL parts 13		https://blog.cla							Y ves									4								nttns://github.	
Section 1.			http://www.int					Υ															32 32				nttps://github.	
Secondary Control Co	des	RISC with several load/store modes		3 2004	2003	15			N N 64K 64K	om asm	SOC	ilog 6	X veri	44.5	67 2.0	14.7	100 ##	3 1	4	752	James xilinx	spartan-3	16 16		Sumit	stable	nttp://www.c-	c-nit
Bank Damp			http://www.da							Y yes		ilog 3	veri														nttps://github.	
September 1982 Application (1982) Application (1982	I&D very small caches do not infer any RAM		(0.1			32													6								nttps://github.	
Second Column Second Colum		assy (7) clks per inst, complete SOC	https://blog.cla			8	D	N 20																RISC			nttps://www.s	
Septiment State 1	memory_unit uses block RAM, IO ports p	- CEC402 700 00205 5000 DDD44 4				_	+	Y	N 96 128	N	computer	II E		137.5	33 3.0	14.7	260 ##	1 2						cicc			nttps://www.q	
The content of the	1, AKM2 & 32016 cores selectable by DIP SWITC		nttps://stardot				+ +	v	N 256 2K	Y asm				57.5	33 20	14.7	217 ##	2	cn core	ojects for ea	ISE pr						https://gitnub.	
Section Contract	used missing files found in sourceforge dir. ver		httn://cfw.so.u			16													6								nttps://openco	
Security (1) (2) (2) (3) (3) (3) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4	various academic papers, several project:							_	14 230141230141	1 yes	I am_proc			201.0	00 1.0	14.7	230 ##	J 2	- 0	1233	James Drake	KIIILEX-7-5					nttn://www.cle	
Service Methods March Marc	Fmax is for bare core, runs CamelForth		cortex wis data					Y 100	N N 64K 64K	Yasm	cosmac			365.5	33 1.0	14.7	270 ##	2	6	244	James Brake	kintex-7-3					nttps://github.	
Second S	modified to use block RAM	uses PIXIE graphics core					0	Y 100	N N 64K 64K		elf	II 1	X X vhd	48.0	33 1.0	14.7	87 ##	17	6	598	James inferr				Eric Smith	beta	nttps://github.	
Supplication Processing P	instructions on using Scala	day, AKA COSMAC ELF of 1976	https://hackad	2020		16					toplevel	la 8	X scal		33 1.0								8 8	1802	Winston Lowe	stable	nttps://hackad	cosmacELF
Dec.		incomplete source code		6 2009	2006	8			64K		cowgirl	II 1	vhd		67 1.0	14.7			cod 6	plete sourc	James incom	kintex-7-3	16 16	RISC	Thebeekeeper	errors	nttps://openco	cowgirl
Section Process Proc						16	6	Y 26		Υ	top	II 7						4		3558	vhdlf	cyclone-4					nttps://github.	cpu_basic
Part	Exam possibly same as simplecpu	for course, SystemVerilog HDL - Exa-					$\perp \Box$		N N 4K 4K	Υ	- 0	_	-,		\perp		\bot											
State Control Contro				6 2016	2016		6	16			cpu			[\perp		\perp	\perp			\vdash	1	16 16					
## 1500-000-000-000-000-000-000-000-000-000			1			8									_			\perp		\vdash \vdash	<u> </u>							
Proceedings Proceding Pr	CPU24.vhd with width=16		1			_	В			\perp				702.1			364 ##	3	6	347	James Brake	kintex-7-3						
Composition	Altera register file		1			8	2	N 32		\perp	cpu16	ilog 5							_		 	1						
Seption Mary Company Mary Company Mary Company Mary Company Mary			1			_	+	Υ			r6502_tc	1 7						-	6								nttps://openco	
Part Company		.,	!			_	+	Υ		700				0.0													nttps://openco	
Separation	three variants	includes VGA display generator, three					\perp	Υ						0.0					_								nttps://openco	
Suggest Stages / Josephson Stages / Josephson Stages / Josephson Stages / Josephson Fortrain B. 185 28 19 Hortes-7- James Parkel 74 6 6 19 29 18 18 18 18 18 18 18 1	ht-labs offers several uP cores		http://www.ht			_	+	Υ				_		3.1	17 2.0	14.7	127 ##	1 1	6	3421	James Braket	kintex-7-3						
Sugery of the professional programmer of the professional professional programmer of the professional profess						16	D	Y 80																			nttps://github.	
Supplementary Supplementar)				\perp												6								nttps://openco	
Post Description Descrip						_	+				cpuc			96.3	00 1.0	14.7	154 ##	8 1	6	1597	James Braket						nttps://openco	
Properties Pro			https://dspace.			_	\perp		1 20111 2011																		nttps://github.	
Spring S						8	\perp	Y				-				_												
Company Comp	F08 disk emulator which uses a IDE disk as a ba					_	+											1									nttps://github.	
Part	24121-11			9 2004	1999	536		γ			CQPIC	18 v 5						40 40 4									nttp://www00	
Gray2_revoit https://genetool beta. John Kula	24-bit address registers 24-bit address registers					536	8 3	N 128		y yes			x veri	56.6	00 1.0	_	_	19 10 1.	ь	13463			64 16	_	,		www.cnristent	cray1
Control Cont	32-bit address registers					530 E30	0 1	N 128	1 14 4101 4101	Y yes			A Veri	-+	00 1.0	VZ1.1	## V	12 1	0	11510	James under	zu-se	64 16				www.cnnsient	cray1
Self-order Sel	very dated product	0	http://develop					N 128			te & moduli											1					otto://develon	
Separation Description D	very dated product		nttp://develop			10	+	v			ione1 all			12.7	22 1.0	147	105 ##	1 1 1	6	2725	James Brake	kintov 7 3					enery server of	
Bartips Natives / Agriculture Martips Natives / Agriculture Martips Natives Agriculture Martips Natives Martips Natives	for Bulso zini9 starting point. BhD thossis						+ +	v			10031_all	11 2							19 6								ettne://github	
Factor Inter-			https://github.					v			ilog	DI & Ver			33 1.0	V22.1	224 ## V	2 2.	43 0	303	Elisali Colive	zu-se						
dataflow chap https://gen.cor data			https://blog.ha			32 2	+ +	v							00 1.0	14.7	167 ##	1 1	6	1/122	James Brake	kintov-7-3					ottns://github	
Exposition Exp	interior is descriptive, ases eache		neeps.//biog.no			JL L								117.12					_								nttps://onenco	
## B805 See PISAG4 Stable Ronchaman for the stable Ronchaman for th	4+ addressing modes, 4 & 5-bit reg /mod		https://en.wiki			8	7	N 37						80.4				1 3	6					RISC			nttps://github.	
## Superson Stable Ron Chapman Forth 8 8 Kintex-7-3 James Brakef 297 6 192 ## 14.7 0.33 1.0 213.2 X whol 25 DataFlowly Y V V V V V V V V V			6805 data shee					Υ	N N 64K 64K	Y yes				4.1	33 4.0		83		4								www.hitechglo	
https://github.com/nneer/ Helmut Neemann mips 16 16 2016 2022 https://github.com/nneer/ Helmut Neemann mip	DL stack machine, compiler is in Forth	8-bitter, generates a custom VHDL s		3 2009	2003						DataFlow	1 2	X vhd	213.2	33 1.0	14.7	192 ##	1	6	297	James Braket	kintex-7-3	8 8	forth	Ron Chapman	stable	nttps://openco	dfp
Digital up https://github.com/lneet/ Helmut Neemann mips 16 16 20-5e James Jackik 709 310 6 1 250 mt v2.2 0.67 1.0 236.2 X Schemal 46 processorHD asm N Y 64K 64K 60 16 2016 2022 https://github.com/up implemented as stemment make as search displayed make as search displayed make as search make as search displayed make as search make	debug uP for fisa64	.cor inside FISA64 project	https://github.						N Y	Υ									6						Robert Finch	stable	ee FISA64	dgb16
dispension https://github.com/aleter/alexandro Calvino DLX 32 32 kintex-7-2 James Brakef 807 6 1 297 ## 14.7 1.00 1.0	has assembler and ISA pdf, 2Kx16 RAM?	cor uP implemented as schematic	https://github.			16	0	60		HD asm	processor	emat 4									James clocki	spartan7	16 16	mips	Helmut Neemann	com/hneer	nttps://github.	digital_up
dix action dix	has assembler and ISA pdf, 2Kx16 RAM?		https://github.			16	0	60											310 6							om/hneer	nttps://github.	
dix claims https://github.com/aleted Alessandro Calvino DLX 32 32 22 32 32 32 32 3			1				$\perp \perp$		N 1K		cpu			246.3				1 2	6	807							nttps://openco	diogenes
dix_chiara https://github.c stable Alessandro Di Chiara DLX 32 32 kintex-7: James Brakef 2915 6 90 ## 14.7 1.00 1.0 30.9 X vhdl 37 a-dix 7 37 37 37 37 37 37 37			1						++++		0				00 1.0	14.7	##	-	6	\vdash	James errors	kintex-7-3						dlx
dix palmiero Dix 32 32 32 32 32 32 32 3	also supports Synopsys Design Compiler		1				+	-					*****	20.5	00 : -		00	++		20:-		l			, ileasandre carvino	conny dicter	recps.//grendb.	
dix_spalmiero https://github.c			1				+	-						30.9	UU 1.0	14.7	90 ##		6	2915	James Brake							
discrimination disc	five stage pipeline, forwarding, automatic		1		_									-+	00 1.0	14.7		-	oblo C	hoiarch: -	lamos dosis						ttps://github.	
dme https://github.c stable ErwinM RISC 16 16 16 kintex-7-3 James Brakef 1755 6 5 3 ## 14.7 0.67 1.0 20.4 X verilog 49 cpu V yes N 64K 64K V 40 8 2016 2017 based on magic-16 computer & dp32 cpus of the properties of the properti			1					_										+	סטופ ס								https://gitnub.	
Egg From Peter Ashenden RISC 32 32 Inter-7- James Bracer 14.7 1.00 1.0 1	computer & computer2 null dsgns: no ou		1					y 40						20.4					6	1755	James Brake	kintex-7-						dme
https://www.bc/ proprietar Digital Core Design B051 B 8 Wirtex-5 Digital Core Design B051 B18 Digital Core Design B18 D18 Digital Core Design B18 D18			book, CDROM			-	-	1 40	041 041	. yes	СРИ			20.4				+	٠	17.55							responing and unit	dn32
dragonfly http://www.lec beta EOX team MISC 16 16 kitex-7-3 James Brakef 788 6 16 26 47 47 100 100 47 47 47 47 47 47 47			DOOK, CONOIVI			32	+ +	-+	N 64K 64K	Y ves	+			35.3				21		1699							nttps://www.d	
dsp16 https://github.com/jotege/Jose Tejada dsp 16 16 cyclones Jose Tejada 2471 512 A 12	pro panayatem with nami		1			\dashv	+ +	-		γ γε3	dgf core							1	6								nttp://www.le	
dspuva16 http://www.DTi stable Santiago de Pablo DSP 16 16 kintex-7-3 James Brakef 332 6 317 ## 14.7 0.67 1.0 640.7 X verilog 1 dspuva16 asm N V 256 4K 40 16 2001 2004 www.1-core.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 510 kintex-7-3 James Brakef 2339 6 1 160 ## 14.7 1.00 1.5 45.5 IX V verilog 14 cpu V ves N 512W 256M Y 61 32 2003 2014 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory, 24 bit regs broken web co32 https://open.com 16 bit data memory com com			1			16	9	N 29		Y asm		_			2.0		2	12	612 A								nttps://githuh	
eco32 https://open.cor stable hellwing Geisse RISC 32 32 kintex-7-3 James Brakef 2339 6 1 1 160 ## 14.7 1.00 1.5 45.5 IX. V verilog 14 cpu Y verilog 12 eco32f Y verilog 12 eco32f Y verilog 12 eco32f Y verilog 12 eco32f Y verilog 14 cpu Y verilog 12 eco32f Y verilog 15 eco32f Y verilog 15 eco32f Y verilog 16 eco32f New Y 161 32 2003 2014 https://open.cor is a control of the control of the cost of the control of the cost of the c	broken web link		www.1-core.co											_	67 1.0	14.7	317 ##	3									nttp://www.D	
eco32 https://open.cor stable Hellwing Geisse RISC 32 32 kintex-7-3 James Brakef 33 37 6 3 4 123 # 147 100 1.5 29.1 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1			homepages.thr															1 1	6								nttps://openco	
eco32f https://github.c stable Stefan Kristiansson RISC 32 32 kintex-7-3 James Brakef 3845 6 3 4 123 ## 1.7 1.00 1.00 32.1 X verilog 12 eco32f Y verilog 13 eco32f Y verilog Y verilo		ım.d MIPS like, slow mul & div	homepages.thr			32	1	Y 61		Y yes	eco32	ilog 2	LX Y veri			14.7	147 ##	5 1	6		James Brake	kintex-7-3	32 32	RISC	Hellwing Geisse	stable	nttps://openco	eco32
odgo https://googgog slobs Hacham Al Matany MIDS 23 23 grantan Silamor Brakefi 5245	PU cache & mmu	pipelined version of the eco32 CPU				32 6				Y yes	eco32f						123 ##	3 4 1	6	3845			32 32				nttps://github.	
	MIPS1 clone	Edge Processor (MIPS)						Υ	N N 4G 4G	Y yes	edge_cor			1.5				7 1	6			operten e	32 32		Hesham ALMatary		nttps://openco	edge
eight_bit_uc stable Synplicity RISC 8 12 kintex-7-3 James signal/variable mixup 6 14.7 0.67 1.0 vhdl 10 eight_bit_uc 2K Y 32 2000 2000 part of Amplify documentation			1					Υ		uc	eight_bit_	ll 1	vhd				-	$\perp \perp$					8 12					eight_bit_uc
	full tool set, see github page for ISA descr		https://retrora					Y 28	N 500M 500M	Y yes	eightthirt	1										.,						
ejrh_cpu https://github.cl stable Edmund Horner RISC 16 16 kintex-7-3 James Brakef 928 6 1 2 196 ## 14.7 0.67 1.0 141.6 X verilog 17 machine Y 16 2015 2015 see web archive for doc			1			16	$\perp \perp$		\Box	Υ	machine	ilog 1			67 1.0	14.7	196 ##	1 2 1	6	928	James Brake	kintex-7-3						
			https://en.wiki				+	Υ			1	_		_				+		L		1						
			1							Y yes	eSi-3250																	
	ense room for 90 user inst, also as ASIC	verilog source included with license	1																									
			1																6								nttp://www.er	
			DDE ELC																6								nttp://www.er	
			PDF TIIES	2 2012	2005	-				r yes		1 5													4B		icips://github.	ep16
ep24 stable C.H. Ting forth 24 6 kintex-7-3 James substit 1020 6 3 167 ## 14.7 0.83 1.0 13.5 X vhd 1 ep24 Y asm N N 4K 27 2002 2002 room for 37 additional op-codes removing st ep32 https://www.amproprietar/ C.H. Ting forth 32 6 XP2 C.H. Ting 3368 4			https://wibife-			-	+	- 12/	IN IN 4K	1 92111	epz4			133.0				3 1									ottne-//www	ep24 ep32
Epoz Interselvation and Intersection and	z majmie. 323 noni c.n. ting	TOT KITCHE DOOK & NTL AVAILABLE: EP32 KI	nttps://wiki.for	, 12018	1200/							prietary	lpro		0.0 1.0	ishr			4	3308	C.H. HING	AFZ	32 0	IUIUI	C.II. IIIIg	hiobustat	iccps.//www.a	char

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	st bli	k F m max	e tool	MIPS clk	KIPS t /LUT			#src files	top file	र्ह tool chai		max b		adr #		start las	
ep32	http://forth.org/	mature	CH Ting	forth	32 5											vhdl	7	ep32	Y forth	N					201	2 has eForth binary & source now free
ep8080	https://github.co		C.H. Ting	8080			James Brake	f 1276	6		184	## 14.7	0.33 9	.0 5.3	Х	vhdl		ep80.vhd	Y yes	N N 64K	64K	Υ			2002 201	5 8080 data sheets initialized Lattice memory blocks work related to eP16
ep994a	https://github.co		Erik Piehl	9900		kintex-7-	James Braket	f 1340	6		5 286	## 14.7		.0 59.0			10	ep994a	Y yes	N N 64K		Υ	16		2016 201	https://hackaday. TI 990 emulation also tms9902 (uart) core by Paul Urbanus?
ep994a/icy99	https://github.co	0.000.0	Erik Piehl		16 16								0.83 3	-	L			tms9900	Y yes	N N 64K		Υ	16		2016 202	
eric5	http://www.ent		Thomas Entner	forth			entner-electi	110		opt	60		0.42 1							512	1K		3-4		2005 201	1 25 MIPS: ERIC5xs, ERIC5Q
erp	https://opencor	0.00.0	Shahzadjk Howard Mao	RISC			James Braket James replace		4			## 14.7	0.33 1 0.33 2	0 59.6	X			ERPverilog	Y	25.6	4K	15	6		2004 201 2014 201	two report PDFs & one Verilog file thtp://zhehaomao.com/ not sure inferred RAM correct?
f18a	http://www.gre		Chuck Moore	forth		KIIILEX-7-	James replac	044	- 0	1 1	2 233	## 14.7	0.33 2	.0 35.0	^	proprieta		ez8_cpu	Y yes	230	41				2014 201	AKA G144A12: 12x12 array family of parallel processors
f21	http://www.ultr		Jeff Fox	forth			1									propriet			1 yes						1997 201	1 http://www.ultrat "machine forth", crazy address space chip & simulator, AKA MuP21 or F21
f32c	https://github.co		marko zec, vordah, Dar	risc-v/MIF		atrix-7-3	zec & vordah	1048	6	4 3	3 185	## 14.7	1.00 1	0 176.5	Х		50		Y yes	N Y 4G	4G	Y 30	32	5	2014 201	http://www.nxlab MIPS or RISC-V ISA, Arduino support https://www.youtube.com/watch?v=55MzN
fc16			Richard Haskell	forth												propriet										PDF papers chpt 11: VHDL By Example: Fundamentals of
fgpu	https://github.co		Muhammed al Kadi	SIMT	0- 0-		Muhammed	128K	6	192 16		## v17.2			Х		34 1		Y yes	Y 4G	4G	Υ	32		2016 201	7 <u>https://dl.acm.org</u> eigth cores, reviews comparable proj vivado fltg-pt IP, benchmarks, wikipedia: GPC
fisa32	https://github.co		Robert Finch	RISC	32 32		James Braket		6	3		## 14.7		.0 43.7				FISA32	Υ	N Y			32		2014 201	4 https://github.com/robfinch/Cores
fisa64	https://github.co		Robert Finch	RISC	64 32		James Braket		4	12		## 14.7		0 9.4	X			FISA64	Y	N Y	-	у ог	6 22	-	2015 201	https://github.com/robfinch/Cores need to use multi-cycle on mult
fisc fisc	https://github.co		Miguel Santos Miguel Santos	RISC	64 32	cyclone-4	James Braket	f 5036	4 A		1 66		2.00 1 2.00 1		-		21	fisc_core	Y yes	Y N	-	Y 85 Y 85			2018 201 2018 201	B http://www.archf Flexible Instruction Set Computer caches, VHDL & System Verilog versions, alte http://www.archf Flexible Instruction Set Computer caches, VHDL & System Verilog versions, alte
flexgrip	http://www.ecs		Kevin Andryc	GPGPII	32 32	atrix-7		f 72649			9 100	## 418.0			х		-	gpgpu_ml5				1 63	0 32	_	2018 201	http://www.ecs.uleight GPU processors requested & received source files
flexgripplus	https://github.co		Josie Condia		32 32	!	Junies Bruke	72043		150 11	3 100	1111 2-4.7	1.00 0	11.0		vhdl	-10	БРБРО_ПП	JUS_10P_	10101					202	https://opencores GPGPU based on G80 architecture of NVIDIA, heavly based on flexgrip
fluid core	https://opencor		Azmathmoosa		8 12	kintex-7-	James Braket	f 956	4		381	## 14.7	0.33 1	.0 131.7	Х		17	FluidCore		N Y			8		2015 201	data width adj., mem sizes adj.
forth_cpu	https://anycpu.c	untested	Richard Howe	forth	16 16	;										vhdl	11 1	top							2013 202	1 http://www.aholn.https://github.com/howerj/forth-cpu based on J1 uP, used to operate DIY GPS reci
forth_kf532	https://github.co		Tarasov Ilia	forth	32 6			1719	6		4 172	## 14.7		.0 100.3	Х			kf532	N		16K				2013 201	no trace of source code on web
forth-cpu/h2	https://opencor		Richard Howe	forth			3 James Braket		6				0.67 1				11 1			64K		25			2017 202	https://github.com H2 Forth SoC, VHDL reads *.hex & *.b derived from J1, hex & bin files in 2/16/2018
forwardcom	https://github.co			cisc			Agner Fog		6		70		1.00 1		Х	-,			Y asm	Y 64K		Υ	64		2016 202	1 https://github.com x86 like, complete ISA, MMX & vector 16-bit compressed inst, x86 adr modes
fpag4_risc16_1	http://www.fpg	errors					James deger	nerate desig	gn 6	++	_	## 14.7	0.66 1	.0	Ш			Risc_16_b		N Y 64K		13	4 16	$\vdash \vdash$	2017 201	7 similar to mips16_16_1cycl incomplete Risc_16_bit module
fpg1 fpga/ Shit up	https://github.co	om/hrvac	Hrvoje Čavrak Van Loi Le	PDP1	18 18 8 8	kintov 7	James Braket	f 258	6	++	1 200	## 14.7	0.33 3	.0 85.3	х	Y verilog vhdl	31	cpu computer :	Y yes	N 4K N 96	4K 128	Y 10	2	$\vdash\vdash$	201 2016 201	video display of PDP-1 console, a mister core, retro gaming book: LaMeres Inteducational 16 input & 16 output ports fill out 256 byte a
fpga4_8bit_up fpga4_mips_5p			Van Loi Le Van Loi Le		32 32		James Braker James deger				1 200		1.00 1		^	verilog	9 1		Y yes	N N 4G		, 10	32		2016 201	7 educational, full pipelined MIPS incomplete
fpga4_mips_5p	http://www.fpg		Van Loi Le	RISC	16 16		James Braket		6	-	200	## 14.7		.0 363.1	х		8	mips 16		N 65K		13	8		2017 201	7 educational, full pipelined wires incomplete 7 educational, no block RAM inferred same prog & data mem and alu as mips16_1
fpga4_mips16_	http://www.fpg		Van Loi Le	RISC			James Braket		6			## 14.7		.0 405.0	X			mips_vhdl		N 65K		8	8		2017 201	deducational, no block RAM inferred actual prog sz=16, actual data mem sz=256
fpga4_up8_12	http://www.fpg		Van Loi Le				James deger		gn 6			## 14.7	0.33 1					microcontr		N					2016 201	educational, simplified PIC12 incomplete
fpga-64	http://www.syn	stable	Peter Wendrich	6502	8 8	kintex-7-	James Braket	f 2210	6		2 156	## 14.7	0.33 4	.0 5.8	Х	Y vhdl	26	fpga64_cc	Y yes	N N 64K	64K	Υ	26		2005 200	Rendition of Commodore 64 altera top level schematic
fpga-bbc	https://github.co	untested	Mike Stirling	6502												vhdl					65K				2011 201	https://www.mike BBC micro, uses t65 uP also ZX-spectrum retro project
fpgacomputer	https://github.co	CITOIS	Milan Vidakovic		16 8		James errors	5	A			## q18.0								N N 64K		Y 25	8	-	2018 201	https://mvidakovi 16-bit CPU, 64KB, UART (115200 bps), and VGA
fpgacomputer	https://github.co		Milan Vidakovic		16 8		James erros		6				0.67 4			Y verilog							8		2018 201	https://mvidakovi 16-bit CPU, 64KB, UART (115200 bps), and VGA
fpgammix	https://github.co	0.00.0	Tommy Thorn	MMIX Z8			James Braket James Braket		A	8 1		## q13.1 ## 14.7			-				Y yes	Y Y 16Q N Y 2K		Y 256	288		2006 201 2016 201	https://en.wikiped clone of Knuth's MMIX micro-coded
fpz8 free risc8	https://opencor		Fabio Pereira Thomas Coonan				James Brake		6		142	## 14.7				vhdl verilog	8	fpz8_cpu_	V voc	N 7 2K		T V			2002 201	Zilog Z8 encore (eZ8) 8-bit core Altera megafunctions (mem)
free6502	http://web.arch		David Kessner		8 8		James Brake		6				0.33 4				5 1			N N 64K		v			1999 200	http://www.sprovmicrocoded
ft64	https://github.co		Robert Finch	RISC		!	Somes Brake	0.10			133	24.7	0.55	24.0		verilog		FT64v3b	Y ves	Y 16E	16E	Y			2017 201	https://www.ama 4th attempt at 64-bit core (raptor64, Jamazon kindle book, L1 & L2 icaches & L1 dca
fx68k	http://fx68k.fxat	untested	Jorge Cwik	68000	16 16	;										system v				N 4G		Υ	16		2018 202	https://github.com/Cycle accurate, see http://atari-forum.com/viewtopic.php?f=28&t=34730#p358139
gaia	https://github.co		Yuichi Nishiwaki	risc											Х		31 1		Y yes	Y 4G		Υ			201	https://hackaday. ray-tracing in OCaml, custom CPU, co many VHDL record types
gbox16-gpu	https://github.co		engineersbox	risc											Х								8		202	Digital schematic, based on NVIDIA and AMD uarch
gl85	http://simlab.ec		Alex Miczo	8085	8 8				6			14.7	0.00		Х			i8085	Y yes	N N 64K	64K	Υ			1993	http://www.fpga. also a TTL implementation in VHDL
gpu	https://opencor		Diego A. Idarraga		\bot		James errors		6			## 14.7					21			Υ					2015 201	graphic processing unit coding errors
gumnut	http://digitaldes	0.00.0	Peter Ashenden	RISC			James Braket		6		259		0.33 1		IX			gumnut-rt		N Y 256		Υ	8	-	2007	see Digital Design: An Embedded Systems Approach Using VHDL
gup	https://opencor		Kevin Phillipson		1 8 8		James Braket	f 925	А	1	1 127	## q13.1	0.33 4	.0 11.3	1			gator_upr	Y yes	N N 64K		Y			2008 201	1 https://www.mil.utop level is schematic
hack hack	https://github.co		Jegor van Opdorp Peter Clarke		16 16 16 16		-								х	system v verilog			Y	N Y 32K N Y 32K		N	2		202	SystemVerilog version of the course materials on hardware design https://www.nand CPU used to run Tetris book: Elements of Computing Systems
hack	https://github.co	omy theup	Philip Zucker		16 16										^	verilog	22		Y	N Y 32K			2		201	1 educational formally verified version of the Nand 2 Tetris course using Coq
hack	https://github.co	- /		accum			Wu Ha not co	267	4		4			+	-	verilog	22		v	N Y 32K			2		202	https://www.nancCPU used to run Tetris book: Elements of Computing Systems
hack			Michael Schroder	accum			Tru monor co	207			1				Ī		24		Y	N Y 32K			2		201	https://www.nancCPU used to run Tetris book: Elements of Computing Systems
hamblen_scom	http://hamblen.		James O. Hamblen	accum	16 16	cyclone-1	I James altera	80	4		1 204	## q18.0	0.67 2	.0 852.7	- 1	verilog	1 :	scomp		N N 256					200	http://hamblen.ed from Hamblen 2008 "Rapid prototypi tiny edu, high IO count
hamblen_scom	http://hamblen.	stable	James O. Hamblen	accum	16 16	cyclone-1	l James altera	196	4		1 166	## q18.0	0.67 2	.0 283.5	- 1	verilog	2	DE2_TOP		N N 256	256	N 4			200	http://hamblen.ed from Hamblen 2008 "Rapid prototypi tiny edu, high IO count
harvard_arch_i	https://github.co	,	omarelhedaby	RISC														harvard_p							202	1 many source files
hc11core	http://www.gm		Green Mountain Comp	68HC11			James Braket	f 2190	6		127	## 14.7			Х			hc11rtl		? N 64K		N 53	8		2000	6811 data sheets restricted use license, with corrections
hd63701	https://opencor		Tsuyoshi Hasegawa	6801			James Braket		6				0.33 4			verilog				N N 64K					2014	Used in Atari game console, 6801 clone?
hf-risc hicovec	https://opencor		Sergio Johann Filho Harald Manske. Gundo	MIPS			James Braket		6		4 115	## 14.7 14.7	1.00 1		Х	vhdl vhdl		spartan3e_		N N 4G		Y 41	32		2016 2008 201	https://github.com/MIPS I subset, no multiplier hybrid scalar & vector processor
hicovec	https://opencor		Harald Manske, Gundo Eric Wallin	stack		kintex-/-	James Comp		6	8 2	4 283	## q13.1		.0 199.4	ILX		28	cpu hive core	Y asm	N N	-	N 40	10		2008 201	hybrid scalar & vector processor 4 symetrical stacks, eight threads via pipeline barrel
hp86b	https://sites.goo				n 8 8		James unres		interf 4		7 203	## 413.1			ILA		85		+	17	\vdash	140	64		2013 201	https://en.wikiped.uses.PicoBlaze, emualtes.HP86B picoblaze uart uses LUT4s
hpc-16	https://opencor		Umair Siddiqui	RISC			James Braket		6		152		0.55 2		х	vhdl	20	CDU	Y asm	N 64K	64K		16		2005 201	picoulaze dati uses co 145
hrm-cpu	https://github.co		Alexandre Dumont	accum			- I I I I I I I I I I I I I I I I I I I				-52					verilog	Ħ,	-	Υ	N OTT	1	Y 16	2	\Box	2018 201	modelled on "Human Resource Machine"
i8051			Tony Givargis	8051		kintex-7-	James Brake	f 2690	6	1	1 105	## 14.7	0.33 4	.0 3.2	Х		9 i	i8051_all	Y yes	N 64K	64K	Υ			1999 199	author has book & course Embedded System Design: A Unified Hardwa
ibm360-30	https://github.co	om/ibm20	Lawrence Wilkinson	360		zu-3e	James errors		6		1	## v21.1	1.00 20	.0	Χ	vhdl	72	ibm2030	Y yes	24N	24M	Y 160	16		2012 202	1 https://www.ljw.r gate level clone, emulation only? original 4Kx55 microcode, 8K RAM
ice_mk2	https://gitlab.co	alpha	Mario Hoffmann	RISC	16 16											verilog	8 1	top	Υ	N 4K	4K	N 16	16		2020 202	https://hackaday.io/project/174049-ice-cpu-mk-ii variant of fpga4student
iDEA	https://github.co		Hui Yan Cheah etal	RISC		virtex-6	Liu Cheunabl	321	6	1	2 405	13.2	0.67 1	.0 845.3	Х			cpu_top	Y yes	N Y 64K		N 24	32		2011 201	The iDEA DSP Bloquses DSP slice in barrel mode for ALU from GitHub, rg'd NOPs lower actual results
ignite_ptsc		asic	George Shaw	forth									1	.0		propriet	ary			N 4G					1995 200	ShBoom clone, fast ASIC with high co PTSC web site had full documentation
igor	https://github.co	errors		lisp		kintex-7-	James missir	ng files	6			## 14.7	0.33 1	.0			25								2010 201	IGOR - A microprogrammed LISP mac two versions, spartan3 LUT4
iitb-proc	https://github.co		Preetam Pinnada	RISC			1			$\perp \perp$								iitb_proc		N	L		\Box	Ш	202	course project for EE224 @EE.IITB, fo very little doc, sizeable state machine
inst_list_proce	https://opencor	P8	Mahesh Palve		8 15	kintex-7-	James using	786	6	++	1 340	## 14.7	0.33 1	.0 142.6	Х		34	top	Y	N 128		32		-	2014	pipelined, state machine UART, SPI & timer included
instant-soc	https://www.fpj	stable	Inna Buin	risc-v		liine :	Thomas Section	1522	-	++		uu	1.00	0 100 -	IV.	vhdl	12		V		4G	Y	32		2020 202	2 https://github.cor converts C++ into VHDL, risc-v CPU & perpherials, unused instructions omitted
ion16h	https://opencor		Jose Ruiz	MIPS			James Braket	f 1533	6	++	163	## 14.7	1.00 1	.0 106.0	IX			mips_soc		N 4G N 4K	4G 4K	Y 11	32		2011 201	https://github.com/new version: moving to MIPS32r1 new version not ready, keeping old numbers
iop16b	rictps://github.co		Doug Gilliland	RISC			lamas as: : :	252	6	+-	1 225	##20 1	0.00	0 ###	х			cpu_top					8		2021 202	2 https://hackaday.il/O Processor with minimal instructio full set of perpherals
11	www.excamera.		James Bowman James Bowman	forth			James area o	253 f 335	6		1 100	## v20.1		.0 ##### .0 431.0			1 1	,	Y forth	N 64K	64K	20	\vdash		2006 201 2006 201	https://github.cor/uCode inst, dual port block RAM 16 deep data & return stacks https://github.cor/uCode inst, dual port block RAM 16 deep data & return stacks
J1 J1a	www.excamera.	stable	James Bowman James Bowman	forth					6	++	1 180	## 14.7		.0 431.0	X		1 j		Y forth		64K	20			2006 201	https://github.comuCode inst, dual port block RAM 16 deep data & return stacks 17 deep data & return stacks 18 deep da
J1a32	www.excamera.	stable	James Bowman James Bowman	forth	32 16				6	++	358	## 14.7		.0 384.4	X		3	,	Y forth		64K	20	-		2006 201	7 uCode inst, dual port block RAM DFF used for 18 deep data & return stacks DFF used for 18 deep data & return stacks
11032	www.excamera.		James Bowman	forth			James DFF e	2612	6				1.00 1						Y forth	N 64K		20			2006 201	7 UCode inst, dual port block RAM DFF used for 18 deep data & return stacks 7 UCode inst, dual port block RAM DFF used for 32 deep data & return stacks
I1h		STADIE					James DFF e		6				1.00 1						Y forth			20			2006 201	7 UCode inst, dual port block RAM DFF used for 32 deep data & return stacks 7 UCode inst, dual port block RAM DFF used for 16 deep data & return stacks
J1b J1b 16	WWW.excamera	stable																								
J1b_16	www.excamera.		James Bowman Steffen Reith	forth forth			James DFF e.	1566	- 1			1111 2-1.7	1.00	.0 225.4	^											
	www.excamera. https://github.co	scala	Steffen Reith		32 16	i	anies Drr e	1500			-	24.7	1.00	.0 225.4	ı		11 5	j1	Y forth	N 64K N 64K	64K	20			2017 201	J1 reimplemented using Scala/Spinal to generate VHDL or Verilog VHDL clone of J1 forth CPU laltera block RAM

Part	_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	st blk	F max	e tool	MIPS clks		ven dor	os code	#src files	top file	र्छ chai	fitg P max max	2	adr mod	# pip	start las	note worthy comments
Section 1. 10. 10. 10. 10. 10. 10. 10. 10. 10.	j68	https://github.c	om/fredre	Frédéric Requin	68000	16 16	cyclone3	Frédéric Requ	1900	4	9	90		1.00 6.	0 7.9			38	soc j68	yes	N N 64K 64H	Υ		16	201	8 A Size-Optimized Microcoded 68000 (Stack based CPU with Forth-like microcode
The property is a property i	j68	https://code.god								4	4	180				-	verilog	1	j68	Y yes	N 4G 4G	Υ				
March Control Contro	jam	https://github.c	stable	Johan Thelin etal						6							vhdl	17	cpu_sys	Υ					2002 201	4 serial multiply & divide took out clock divider
Mary	jem	https://github.co	0.00.0						-000	6										Υ	N Y 128K 128					
The content of the co	jane_nn									6					0 81.4	X		3	Processor	Υ	$\overline{}$	1 2	27		2002	
The content of the co	jca	1000	0100.0				kintex-/-3					15/	## 14./	0.33 1.	0 15.8	IX				-	-		-	16	2044 204	
The control of the co				Jen Dionne. Rob Landi			1	need t	to run mak	e per KEA	DIVIE IIIE									V ves	46 46	V		16		
The second secon	,	https://github.c		Eduardo Corpeño			1									ΙX				Y			6			
See No. 1964 1965 1965 1965 1965 1965 1965 1965 1965	jop	https://opencor				16 16	cyclone-1	Martin Schoe	2000	4		100	q10.0	0.67 1.	0 33.5					Y yes						
Sept. Sept. 1 (1) 10 (1	jpu16	https://github.c	stable	Joksan Alvarado	RISC	16 26	kintex-7-3	James missin	g RAM file	s 6			14.7	0.67 1.	0		vhdl				N 64K 64H			16	2012	
1980	k1	http://mcforth.r	net/	Klaus Kohl-Schoepe													verilog	11	K1	Y forth	N 64K 64F	. 2	24		202	0 based on J1, Quartus project file
	k68	https://opencor														Х	verilog	15	k68_cpu							
Series Se		https://github.co				_																	\perp	32		
190		kestrelcomputer					kintex-7-3	James Brakef	735	6	8	172	## 14.7	0.67 1.	0 157.2	Х		27	M_kestrel	Y yes			20	2		
Mathematical Math							binton 7.3	lamas Brakaf	2700	-	4 1	200	## 147	1.00	0 12.2	v		25	KI C22	Y				22		
THE STATE OF STATE AND ALL AND		https://opencor								- 6	9 1						V verileg	10	knu knu	V			+			
State Control Contro		https://gitilub.ci								6	3 1								DE2 TOP	Vacm	N N 256 256		2			
Seed of the control o	ks10	http://www.tec			moc	36 36				6												N 2	-	10		
Sementicul Seminary S	ladybug	https://github.c	untested	Arlet Ottens	6502	8 8		l l														Y				6 http://ladybug.xs4all.nl/arlet/fpga/6502/
Service (1982) And the first processing of the first p	lattice6502	https://opencor	beta	lan Chapman	6502	8 8	kintex-7-3	James Brakef	4942	6		214	## 14.7	0.33 4.	0 3.6	Х	vhdl	3							2010 201	0 targeted to LCMXO2280
Part	latticemico32	http://www.latt											## q13.1					24	lm32_cpu	Y yes	N Y 4G 4G					7 https://en.wikiped optional data & inst caches Diamond3.10; see lm32 & misoc folders
1. 1. 1. 1. 1. 1. 1. 1.	latticemico32	http://www.latt																							2006 201	
1	latticemico8	http://www.latt										104				ILX			isp8_core	Y yes	N 256 4K					
Seed of the Configuration of t	IC-2	nttp://www.cs.u					kintex-7-3	: James gate le	evel primiti	ives 6	\vdash	1	## 14.7	0.67 2.	U	$\vdash \vdash$		13	ic2_all		N 64K 64H	N 1	lb			
The control of the co		https://github.co					kintov 7.7	James Braliaf	iold	-	\vdash	+	## 147	1.00 1	0	\vdash		1 2	arm cn::							
Part	legvo legv8	https://github.co			7010-1					6			1111 2-1.7	1.00			B verilog	2	arm_cpu	Y yes						9 coursework limited ISA, 3 versions single cycle, Inst: LDUR, STUR, ADD, SUB, ORR
See		https://github.c								6																
Mary		https://github.c	om/mattc	Matthew Olsson	AA64	64 32	kintex-7-3	James Brakef	884	6														32	2018 201	9 another implementation legv8 from Patterson & Hennessy 2017
min to final fragrons of the final for final for final for final for final for final		https://github.co	stable	Seninha phillbush	AA64	64 32											verilog	28			N 4G 4G	Y 1	10	32	2018 201	9 single cycle & pipeline versions course project
m. Specific State 1. 1	lem1_9	https://opencor	alpha	James Brakefield	accum			James 1 stage	75	6			## 14.5	0.04 1.	0 91.2	IX	vhdl	2	lem1_9	Υ	N Y 32 2K	N 2	24	1	2016 201	7 single bit at a time, absolute adrs
Part	lem1_9min	https://opencor	stable	James Brakefield			kintex-7	James 1 stage	63	6	1	358	## 14.5										8			9 logic emulation machine
In the part of the	lem1_9ptr	https://opencor			accam	1				6																
man gent gent gent gent gent gent gent gen										6																
med. Agent progressions of the progressions of		https://opencor								6	1															
The Content of The		https://opencor								6	1													1	2016	
The control of the co		https://github.c												0.12.			*****						*			
The purpose of the pu	leon2	https://github.c				_	.,								_											
State Ministry M	leon2	https://github.c			SPARC	32 32				4												Y				
No. Processor	leon3	http://www.gais		Jiri Gaisler, Jan Anders	SPARC	32 32	kintex-7-3	Jiri Gaisler		6				1.00 1.	0 62.7			100:	s leon3x	Y yes						1 https://en.wikipec.customized for ~50 FPGA boards, xls with utilization for all targets
The control of the co	leon3	http://www.gais	stable	Jiri Gaisler, Jan Anders		32 32				6																1 https://en.wikiped RTL for LEON3, LEON5 and NOEL-V for microchip & xilinx RAD hard parts
Miles Mile	leros	https://opencor	stable	Martin Schoeberl	accum	16 16	spartan-6	Martin Schoe	112	6	1	182				IX	vhdl	5	leros					2 2	2008 202	0 https://github.com 256 word data RAM, PIC like short LUT inst ROM
### 1482 ### Age ### A	lgp30	http://www.e-b	stable	Stanley Frankel	accum	32 32											Y vhdl	42	LGP-30	Y yes	N 4K 4K	N		3	201	7 FPGA version of LGP30 drum computer, also LGP21, RPC4000, 65F02
	light52	https://opencor								6								8	light52_m	Y yes	N N 64K 64F					
Installation Inst		https://opencor				0	kintex-7-3	James Brakef	154	6	1	247	14.7	0.33 9.	0 58.9	IX				Y yes						
https://getrube.com/lines/ Threedoubles Indications RSC 20 1 1 1 1 1 1 1 1 1		https://github.co															2114			Υ			20	8		
In the part of the		https://github.co	om/lliont/										_		-									8		
State Marin Schoeberf State Marin Schoeberf State		https://github.co	om/lliont/						-						_								+	8		
Semicocontribute Months	lipsi	https://github.co	, , , , , , ,				cvclone4	Martin Schoe	162	4	1	162		0.17 1	0 167 0					V			9 3			
Thiss://feethand.com/starte Sebasties Bourdeauduk LMS2 32 32 32 32 32 33 34 34	lispmicrocontro	http://nyuzi.org								6		102	## 14.7					_		Y			, ,	10	2017 201	
utate		https://github.co	mature	Sebastien Bourdeaudu	LM32	32 32			Ĭ								verilog	24	lm32-top	Y yes	N Y 4G 4G	Y		32 6	201	4 cleaned up lattice micro32, see milkymist
Number N	Lutiac		custom	David Galloway, David	reg	16 NA	stratix-4	David Gallow	140	A	4	198		0.67 1.	0 947.6	- 1	vhdl &	verilo	g		64	N 6	64	32 3	201	0 Talks at Un. Toron synthesis maps PC into ucode no inst mem: small state machine, ~200 inst o
https://opencord https://ope		https://opencor			accum	8 12	uiiiu L			A				0.12.			¥CI IIOS			usiii						
	lxp32	https://opencor								6																
Index		https://opencor							340	•	-												SU			
11.55		nttps://opencor												1.00 1.	0 90.6	IX		9	m1_core	yes			+	32		
https://sers.scg askc Philips Koopman		https://github.c				8 12					 	00				^								\vdash		
132632 https://goenced stable U60 Modeller N32032 32 8 kintex-7-3 lames Brakef 10167 6 9 19 16 83 #ft 14.7 1.00 1.0 8.7 N Verlog 13 M65022 V yes N N 64K 4K V	m16C5X m17	http://users.ece	_			0 12	AIIILEX-/-3	James Stu IID	rary proble	-1115 р	\vdash	+	## 14./	0.55 2.	-				UITOCOX	, yes	14 1 250 4K	+ ' +	+		1556 201	The second place second
Machine Shimizu 6502 8 8 arria-2 lames Brakef 483 A 110 ## [413.1 0.33] 4.0 18.8 X 5ft B.TO 8 m65cpu V ver N N 4K 4K V 2011 2002 2003 2002 2003 2002 2003 2002 2003 2003 2003 2003 2003 2003 2003 2003 200		https://onencor			0.00.0	32 R	kintex-7-3	James Brakef	10167	6	19 16	83	## 14.7	1.00 1	0 8.2	ΙX			examnle	Y ves	Y Y 4G 4G	γ οι	00	24 3	2009 201	
1855 1856	m65	www.ip-arch.ip/								A	1 10									Y yes						2
https://github.com/Morri Michael Morris 6502 8 8 zu-3e ames portmap mismatch 6 0 ## V21.1 0.33 4.0 0 verilog 5.1 M65002A Vers N 64K 64K V 0.1 2011 enhanced \$f3/6bit version of 6502 PDFs on his figforth for M65002A magic-1 https://www.hombrewccg Bill Buzbee accum 8 8 kintex-7-3 ames pase 2760 6 4 5 245 ## 14.7 1.0 1.0 88.7 X vhdl 1.3 cpu3017 verilog 5.5 Y vers N 2.0	m65c02	https://opencor								6	3								M65C02							0 https://github.com also a m65c02a version micro-coded via F9408 soft sequencer
This://www.homebreword Bill Burbee accum 8 8 8 8 8 8 8 8 8	m65c02a		om/Morri	Michael Morris	6502	8 8		James portm	ap mismat	ch 6			## v21.1	0.33 4.	0		verilog	61	M65C02A	Y yes	N N 64K 64H	Y			202	enhanced 8/16-bit version of 65c02 PDFs on his figForth for M65C02A
The stable Rene Doss Milps 32 12 kintex-7-3 lames Brakef 2760 6 4 5 245 ## 14.7 1.00 1.0 88.7 X vndi 22 MAIS_soc V vs. N N 46 46 V V V Vs. N N 46 46 V V V V Vs. N N 46 46 V V V Vs. N N 46 46 V V V V Vs. N N 46 46 V V V V Vs. N N 46 46 V V V V Vs. N N 46 46 V V V V Vs. N N 46 46 V V V V Vs. N N 46 46 V V V V Vs. N N 46 46 V V V V Vs. N N 46 46 V V V V Vs. N N 46 46 V V V V Vs. N N 46 46 V V V V V Vs. N N 46 46 V V V V V V V Vs. N N 46 46 V V V V V V V V V V V V V V V V V	m68k	https://github.co	om/usoki/														*iidi		cpu3017							
nangings https://github.c stable Ricky Tino MIPS 32 32 22 23 24 24 25 25 25 25 25 25	magic-1	http://www.hom	nebrewcp				ļ.,	<u> </u>			\Box					Ш	schema	atic					6 5	7		
Name		hatman (1) to 1	010-0-0				kintex-7-3	James Brakef	2760	6	4 5	245	## 14.7			Х							,			
nano_machin https://github.com/Amin/Amin/Amin/Amin Aliari accum 16 16 kintex-7-3 James needs 364 6 0 ### 14.7 0.67 2.0 whdl 5 microprod Y N N 4K 4K N 25 2005 2016 https://en.wikiped.course.project, bidir mem data for XC9572 CPLD, large # of latches nano-comput https://github.com/Amin/Amin/Amin Aliari accum 16 16 kintex-7-3 James needs 364 6 0 ### 14.7 0.67 2.0 whdl 19 sayeh Y N N 4K 4K N 25 2005 2016 https://en.wikiped.course.project, bidir mem data for XC9572 CPLD, large # of latches of the same nano-comput https://github.com/Amin/Amin Aliari accum 16 16 intex-7-3 James needs 364 6 0 ### 14.7 0.6 0 10.0 I whdl 40 marca Y N N 4K 4K N 25 2005 2016 https://en.wikiped.course.project, bidir mem data for XC9572 CPLD, large # of latches of the same nano-comput https://en.wikiped.course.project, bidir mem data for XC9572 CPLD, large # of latches of the same nano-comput https://en.wikiped.course.project, bidir mem data for XC9572 CPLD, large # of latches of the same nano-comput https://en.wikiped.course.project, bidir mem data for XC9572 CPLD, large # of latches of the same nano-comput https://en.wikiped.course.project, bidir mem data for XC9572 CPLD, large # of latches of the same nano-comput https://en.wikiped.course.project, bidir mem data for XC9572 CPLD, large # of latches of the same nano-complex with the same nano-complex w		https://github.cl		. ,		_	kinton 7.0	lamos '	oditic - t	cupra C	++	+	447		_	\vdash		_					JU			
nano-comput																										

	1				z				П.		1 - 1	1	I I		1 1		T.	1	tool	a. 15	I I	1 . 1	pip		
_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz nst s	FPGA	repor com ter ents	LUTs ALUT	Dff	E ran	r F n max	g tool	/inst in	s/ KIPS st /LUT	dor	S code	#src files	top file	용 chai	pt H dat inst	.,	mod	reg e	start las year revi	note worthy comments
mc8051	http://www.ore	stable	Helmut Mayrhofer	8051	8 8	kintex-7-3	James Brakef	3022		5 1	83	## 14.7	0.33 4	1.0 2.3	-		49	mc8051cc	Y yes	N N 256 64K	Υ		- Ion	1999 201	www.oreganosyst fast 8051, version available with floating-point by David Lundgren
mcip_open	https://opencor		Mezzah Jbrahim		16 24		James Brakef			5 1		## 14.7		.0 152.1				MCIOoper		N Y 4K 1M				2014 201	light version of PIC18
mcl51 mcl65	http://www.mic		Ted Fried Ted Fried		8 8			312 252		5	180	## 147		3.0 23.8	X			mcl51_TO						2016 202	1 https://github.com/micro-coded
mcl65 mcl65	http://www.mic		Ted Fried		8 8		Ted Fried James inserte	326				## 14.7		1.0 64.2 1.0 49.6	X				Y yes Y yes	N N 64K 64K		+	-	2017 202 2017 202	1 https://github.cor microcoded, cycle exact excellent micro-coding LUT counts 1 microcoded, cycle exact excellent micro-coding LUT counts
mcl86	https://github.c		Ted Fried	x86	16 8		Ted Fried	308			1 180	## 14.7	0.67 20		_				Y ves	N N 1M 1M				2016 202	1 http://www.embe microcoded, meets original 8088 timing@100MHz
mcpu	https://opencor	stable	Tim Boscke	accum	8 8	spartan-6	James Brakef	41	-	5	384	## 14.7	0.08 1	.0 749.0	Х	vhdl	1	tb02cpu2	Y asm	N 64 64	Υ 4	1		2007 201	https://github.com MCPU A minimal CPU for a CPLD reduced MIPS/clk due to only 4 inst
mcs-4	https://opencor		Reece Pollack	4004	4 4		James Brakef	228		5			0.16 4			verilog				N 4K 4K				2012 201	2 4004 was multi-chip 4004 CPU & MCS-4
mcu8	https://opencor		Dimo Pepelyashev Paul Gardner-Stephen	accum 6502	8 8		James Brakef			5	299	## 14.7	0.33 1	1.0 360.1		vhdl Y vhdl		processor		N N 64K 64K		7		2008 200	asm, simulated, builds? Enhanced c65 running in FPGA seeks high performance
mega65 mega65			Paul Gardner-Stephen		8 8	Kintex-7-	James bash s James missin			5			0.33 2			Y vhdl	114	machine	Y yes	N N 64K 64K				2017 202 2017 202	2 Enhanced c65 running in FPGA seeks high performance 2 Enhanced c65 running in FPGA seeks high performance
mera400f		om/jakubi		risc	16 16		Junes missin	. Sc		1		WW 420.2	0.55			verilog		mera400f						202	reimplementation of MERA-400 CPU, Polish, Mera400 was TTL uP
micro_nating	https://github.c	mature	Geoff Natin	RISC	16 16											vhdl	56	processor	final	N N 64K 64K)	9	2016 201	microcoded instruction set processor, educational
micro16b	http://members		John Kent	accum	16 16		James Brakef	205		5		## 14.7		2.0 349.0	Х			u16bcpu				3		2002 200	http://members.c very limited inst set MIPS/clk adj'd, 2 clks/inst
micro8a microblaze	http://members	beta broprietar	John Kent				James Brakef	531 563		5	204	## 14.7		3.0 42.3 1.0 #####		vhdl		Micro8		N N 2K 2K opt 4G 4G		-	32 3	2002 200	2 http://members.c derived from Tim Boscke's mcpu also micro8 and micro8b variants https://en.wikiped.MicroBlaze MCS. smallest configuration options. MMU optional
microblaze		proprietar		uBlaze	32 32			546		5	1 320	***	1.03 1	.0 603.7	x				Y yes Y ves	opt 46 46	Y 86	5		2002	MicroBlaze MCS, smallest configuration options, MMU optional
microcore	http://www.pld		Klaus Schleisiek	forth	12 8		James Brakef	399		5	1 294	## 14.7		2.0 147.4				ucore110		N Y 512 2K			-	1999 202	2 www.microcore.o indexing into return stack, auto inc/d only one block RAM? simplest core
microcore	http://www.pld	beta	Klaus Schleisiek	forth	16 8	kintex-7-3	James Brakef	1101		5			0.67 2	2.0 51.1	Х	2111421	17	ucore120	Y asm	N Y 4K 4K				1999 202	indexing into return stack, auto inc/d no block RAM?, uses tri-state signals
microcore	https://github.c		Klaus Schleisiek		16 8					5	168	## 14.7	0.67 2	2.0	Х				Y asm				_	202	
microforth microwatt	https://github.c		Jess Totorica anton blanchard		18 18 32 32					-	+				I X		34	top toplevel	Y yes	N Y 64K 64K			_	2019 202 2019 202	http://mindworks/Arduino-like board/platform based up AKA F18, educational, loop stack ttps://openpowe.open source PPC from IBM supports microPython, beta stage
milkymist	https://github.c		Sebastien Bourdeaudu	LM32			James failed	13531		5 31 7	3 50	## 14.7	0.80 1	.0 3.0	x		169	system	Y yes	N Y 4G 4G		+ +	32 6	2007 201	4 uses LM32, uses Spartan-6 IO failed in mapper
mimafpga	https://github.c		Manuel Killinger	accum												Y vhdl		mimappro	Y	N	19	9		201	Minimal Machine processor taught at has testbench
minicpu	http://www.cs.l		Hirotsugu Nakano		16 5		James lots of	433	-	5 1		## 14.7		.0 97.7	Х		7	minicpu	Y yes	N 4K 4K		5		2008 201	same as tiny-cpu uses Flex, Bison & Perl to create gcc compiler
minicpu_morri			Michael Morris	6502	8 8	- p - · · · · ·	Michael Mori	276		5	104		0.33 2		Х			minicpu_c	Υ	N 64K 64K		1		201	7 simplified 6502, see m65c02a RE: 8-bit CPU challenge of Arlet Ottens
minicpu-s minimips	https://github.c	stable stable	Michael Morris Samuel Hangouet	stack RISC	16 8 32 32		James Brakef James Brakef	147 2939	 	5 8		## 14.7 ## 14.7	0.0.	3.0 120.6 1.0 40.1				both minimips	Y yes	N N 4G 4G	33	5	32 5	2012 201 2004 201	separate source for each CPLD chip, 4 fits (2) XC9500 CPLD based on MIPS I
minimips minimips supe	https://opencor		Miguel Cafruni				James Braker	2939		0 0	110	## 14.7	1.00		^	vhdl				N N 4G 4G				2004 201	B based on MIPS I dual issue to two pipes, 16-bit mulitplier
minirisc	https://opencor		Rudolf Usselmann	PIC16			Rudolf Usselr	460		4	80		0.33 1		Х			risc_core_		N Y 256 4K				2001 201	2
minsoc	https://opencor		Raul Fajardo etal	OpenRISC	32 32	kintex-7-3	James Brakef	4945		5 4 :	3 107	## 14.7		.0 21.7	ILX	Y verilog		or1200_to		Y M 4G 4G			32	2009 201	https://github.comminimal OR1200, vendor neutral, has caches
mips_16	https://opencor	stable	Doyya Doyya	RISC	16 16	kintex-7-3	James collap:	sed in co	mpile (5		14.7	1.00 1	.0		verilog	12	mips_16_		N 64K 64K				2012 201	Educational 16-bit MIPS Processor
mips_cpu_blue	https://github.c	om/txstat	Michael Volling	mips	32 32 32 32	hinton 7.1	James Brakef	2017		5 4	5 45	## 147	1.00 1	0 22.5	х	myhdl vhdl			Y yes	N 4G 4G N 4G 4G		-	32 5 32 5	201	simplified MIPS CPU with pipelining, MyHDL, classic pipeline diagram arithmetic includes fault detection no external memory port?
mips_fault_tole mips_linder	https://www.sc		Michael Linder	MIPS	32 32		James Braker			5 4		## 14.7		.0 216.5	^	B vhdl		a_mips	Y yes Y yes	N 4G 4G			32 3	2013 201 2007 200	7 masters thesis no LUT RAM, source code in PDF
mips_pipelined	https://github.c		Mohammad Hossein Y		32 32	KIIICK 7 C	James Braker	1100			250	1111	1.00	210.3		verilog		toplevelci						2017 201	course project, hazard detection as well as forwarding, limited ISA
mips_sc_rubio			Victor P. Rubio	MIPS												vhdl		mips_sc	Y yes	4G 4G				2004 200	MIPS RISC Processor for Comp Arch Ed, 2004, single cycle, RTL in PDF
mips_up_vhdl			Chandra Mettu	mips	32 32											vhdl		NYU6463F	Y yes	N 4G 4G			32	202	simple MIPS with comparison to RC5 accellerator, NYU student
mips32 mips32r1	https://opencor		Jin Jifang Grant Ayers	MIPS	32 32		James Brakef James Brakef	3696 3716	-	5 S		## v17.4	1.00 1	.0 52.0	X IX			pipelinem processor		4G 4G N Y 4G 4G				2017 2012 201	vivado project "classic MIPS" https://github.com Harvard arch complete software tool chain
mips3211	https://opencor	stable		MIPS			James Braker						1.00 1					mips_core		N 4G 4G				2012 201	4 supports most MIPSI instructions
mipscpu	https://github.c	om/mfbsc	Matheus Souza	MIPS	32 32	KIIICK 7 C	James Braker	1102			2,1	1111 2417	1.00	115.1		system			N	N 4G 4G			JL J	2017 201	MIPS like cpu, course project, VHDL verilog & system verilog
mips-cpu	https://github.c		Jeremiah Mahler		32 32	kintex-7-3	James added	596	-	5	1 244	## 14.7	1.00 1	.0 409.2	Х	verilog			Y yes					2017 201	Very early stage project, only implem no outputs, missing im_data.txt
mips-cpu2			Yash Bhutwala	MIPS												verilog			Y yes	N 4G 4G			32	2016 201	Pipelined CPU, course project, actual design in fibinacci or helloWorld
mipsfpga mips-hls-vivado	https://www.m		MIPS Technologies Grammatopoulos Vasi	MIPS	32 32 32 32	atrix-7-3	James Brakef	10692	<u> </u>	5 4	7 118	## 14.7	1.00 1	.0 11.0	Х	Y verilog cpp		mfp_syste cpu	Y yes Y yes	N 4G 4G N 4G 4G		+ +	32	2014 201 201	B https://www.yout M14K core & mipsfpga-plus DRAM interface, I&D caches. 8789 FF written in cpp, no inst decode, limited ISA
mips-lite	https://github.c		Jon Craton	MIPS	32 32	kintex-7-3	James insuffi	cient me	mory I	5	1	## 14.7	1.00 1	.0		vhdl	65	сри	asm	N 40 40	+'+	+	32	2009 200	whitten in cpp, no hist decode, minited 13A
mipsr2000	https://opencor	stable	Lazaridis Dimitris	MIPS	32 32		James Brakef			5 4	5 71	## 14.7	1.00 1	.0 36.2	Х	vhdl	35		Y yes	N 4G 4G	Υ		32 5	2012 201	supports almost all instructions of mi course project
misc16	https://github.c	om/Steve	Steve Teal	accum	16 16		James Brakef		78	5	500	## v21.2		.0 558.4	Х	_		misc	Y yes	N 64K 64K)		202	1 https://github.com 16-bit minimal CPU, has a single instruction 'mov' & eforth
misc16	https://github.c	om/Steve	Steve Teal	RISC	16 16 32 32	zu-3e	James Altera			5		## v21.2		1.0	II X		9	misc_forth	Y yes	N 64K 64K)	22	202	1 16-bit minimal CPU which only has a single instruction 'mov'
misoc mist1032	https://github.c		Takahiro Ito	RISC	32 32		lames altera			hru migen A 4 12	- 00	## q13.1		.0 9.1	ILX		. 50	mist32e10	Y yes	N 4G 4G		+	32 64	2007 201	P https://m-labs.hk Video IP for Mist & others choice of latticemicro32 or mor1kx uP mist32 uP: embedded version
mist1032	https://github.c	0.10-0.0	Takahiro Ito	RISC	32 32		James altera			Δ 4 12.	3 30	## q18.0		.0 5.1				mist1032s		4G 4G		+ +	64	201	4 mist32 uP: out of order version missing cache_ram_16entry_512bit.v
mist1032	https://github.c		Takahiro Ito			cyclone-1	James altera	33251		4 4 13	32	## q18.0	1.00 1			verilog		mist1032i		4G 4G			64	201	mist32 uP: inorder version high pin count
mitecpu	https://github.c			accum	8 11															N Y 256	Υ 7	7		2017 201	only 7 inst, also: RISC-Processsor, ChiselGPU, LispMicrocontroller, PASC & NyuziPro
mix-fpga	https://opencor		Michael Schroeder	accum	31 31											verilog		mix	Υ	Y 4K 4K			8	202	1 https://en.wikiped binary version of the MIX-Computer as described in "The Art of Computer Program
mocha moncky	https://github.c		Sanjay Gupta Kris Demuvnck	accum	8 8 16 16	artiv 7	Kris Demuyno	1376	 	5 3	2 10	## v21	0.67 1	.0 4.9	v	vhdl X schema		processor	Y asm Y yes	N 64K 64K			16	2020 202	8-bit microcontroller developed at NIIT University, course materials include full RTL 1 https://hackaday. intended as educational, all original IO: VGA, PS/2, SPI, SD
moncky			Kris Demuynck	RISC			James no me		280	5 3		## V21.1				X schema							16	2020 202	1 https://hackaday.hare CPU also has verilog
moncky	https://gitlab.co	,	Kris Demuynck	RISC	16 16	zu-3e	James clock	1196	523	5 3		## v21.1		.0 43.8	Х	X schema	1 36	top	Y yes	N 64K 64K	N 32	2	16	2020 202	1 https://hackaday. from 16x65K to 64KB RAM two phase clock, ALU & mem have own phase
mor1kx	https://github.c	stable	Julius Baxter	OpenRISC	32 32	kintex-7-3	James Brakef	2718	-			## 14.7	1.00 1	.0 80.0	Х	verilog	48	mor1kx		N 4G 4G	Υ		32	2012 202	1 https://www.yout lots of configuration parameters considered best openrisc design
moxie	https://github.c		Anthony Green	RISC	32 32		James missin			Α		## q18.0			Ш			moxie	1	4G 4G		$+\Box$	16	2009 201	7 https://github.com/atgreen/moxie-cores four read, two write register file missing
moxielite	https://github.c		Anthony Green	RISC	32 32		James Brakef			5 3		## 14.7		.0 48.0	X		_	moxielite_	wb	4G 4G		+	16	2009 201	https://github.com/atgreen/moxie-cores
moxielite mpdma	https://github.c		,	RISC uBlaze	32 32 32 32	arria-2	James Brakef			A 4	93	## q18.0		.0 34.6		vhdl Y perl	11	moxielite	V	4G 4G N 4G 4G		+	16 32	2009 201	/ nttps://gitnub.com/atgreen/moxie-cores
mpama mproz	http://www.bitl	beta stable	quickwayne K. Lee	uBlaze			James Brakef			5	+		1.00 1		H	y peri schema	I.		Y yes Y asm			++	52	2006 200 1999 200	Soft MultiProcessor on FPGA Perl gens *.xmp, mhs, mss & ucf files Thttps://groups.go little documentation. CPLD implemen *.1 schematics, also mproz3
mrisc32	https://github.c		Marcus Geelnard		32 32	cx-/-:	- James Scriett		 			14.7	1.00			vhdl		mc1	Y asm			3	32	2018 202	1 https://www.bitsr Mostly harmless Reduced Instruction Cray-1 vector inst, also a1 variant, LLVM supp
mrisc32	https://github.c	alpha	Marcus Geelnard	RISC	32 32											Y vhdl	36	mc1	Y asm	Y 4G 4G	Y 68		32	2018 202	https://www.bitsr MC1 variant web page logic that can output a 1920×1080@60 video
mroell_cpu	https://bitbucke		Matthias Roell		8 8		James added			5		## 14.7	0.00	.0 637.1		vhdl		cpu	Υ		10			2014 201	university course project
msl16			Philip Leong, Tsang, Le		16 4		James Brakef			5			0.67 1		X		13		Y asm	N 256	16	5	4.5	2001	CPLD prototype
msp430_vhdl multicomp	http://searle.bo		Peter Szabo Grant Searle	MSP430 accum	16 16 8 8	kintex-7-3	James Brakef	1735	 	D	127	## 14.7	0.67 2	24.5	IX	vhdl	1 9	cpu	Y yes	N 64K 64K	Y	+	16	2014 201	Comprehensive verification was not compiles on cyclone II https://blog.gadge6502, 6800, 6809 & Z80 on Cyclone II; Basic, CamelForth and CPM; also SD card, UA
multicomp			Doug Gilliland	accum		1				+			 	_			1		+	 	+ +	1 1	+	201	1 https://hackaday. 6502, 6800, 6809 & 280 on Cyclone II, console available
multicycle_risc		stable	Yash Sanjay Bhalgat	RISC	16 16	kintex-7-3	James Brakef	1470		5	213	## 14.7	0.67 1	.0 97.0	Х				Υ	N 64K 64K			8	2015 201	5 multi-cycle IIT-B-RISC15 ISA developed on Altera, course project
multi-cycle-cpu	https://github.c		Amrik Sadhra	RISC	32 32											vhdl	48	top_level	Υ	4G 4G		1	32	2016 201	https://www.yout nicely documented with state diagrar spreadsheet for test programs, ISE project
mx65	https://github.c		Steve Teal	6502	8 8		James Brakef	485				## v21.2				vhdl		apple1	Y yes	N 64K 64K	Υ	+	-	2022 202	cycle accurate, passes Klaus Dormann 6502 functional tests, has uart
mxp my8085light	https://wectorblo		VectorBlox Computing Debtanu Mukheriee	vect 8085	8 9	zynq45-7	vectorblox	39856		5 64 8	1 1/5	## V17.2	1.00	35.1	H	proprie verilog		my8085	Y	N 64K 64K	Y 18	+	8	2012 201	7 http://www.ece.u MXP Matrix Processor is a scalable so LUT count for 8 lanes with custom inst D https://opencores light weight 8085 with 18 inst
my8085light myblaze		mature		uBlaze	32 32	kintex-7-3	James Brakef	ield	—	5	+	## 14.7	1.00 1	.0	\vdash	myhdl			Y yes	N 64K 64K			32	2010 201	3 clone, python code generators
myblaze	https://opencor		Jian Luo	uBlaze	32 32		James Brakef			5		## 14.7	1.00 1	1.0	L	myhdl		Ľ		N 4G 4G	Υ	╧	32	2010 201	Clone, python code generators
тусри	http://www.my	mature	Dennis Kuschel		8 8	kintex-7-3	James Brakef	3428		5 1		## 14.7	0.33	5.0		vhdl	28	cpu_top	Υ	N 64M 64N	1 Y			2010	originally in TTL micro-coded
myforthproces	https://opencor	stable	Gerhard Hohner	forth	32 8	SP-kintex	James Brakef	2959		5	223	## 14.7	1.00 1	.0 75.3	Х	vhdl	58	mycpu	Y yes	N 64M 64N	1 96	5		2004 201	DPANS'94 32-bit Forth, masters thesi 25.15 Whetstones

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	off 5	st blk ram	F max	g tool	MIPS clks	/ KIPS	ven dor	os src code	#src files	op file	tool		max b		adr i	pip e	start las year rev	
myproc	https://github.c	alpha	A. Raamakrishnan	RISC	32 32	2										verilog				N 4G	4G			32	201	17 uP for educational purposes: myproc1(single cycle), myproc2 (pipelined)
myrisc1			Muza Byte	RISC	8 8	arria-2	James Brake	f 121	A	. 2	231	## q13.1		0 628.7	-	verilog		yRISC1 \	/	N Y 256		Y 16		4	2011 201	
myrisc1	https://github.c		Susam Pal	RISC	8 8								0.33 1.		-			icroproc \		N Y 256		Y 16		4	2005 201	16 https://en.wikipedone of several implementations AKA Mano Machine, LPM macros
nanoblaze	https://opencor		Francois Corthay	picoBlaze			3 James punct		6			## 14.7		_	Х			noblaze		256	_	Υ			2015 201	
nanoblaze	https://opencor		Francois Corthay	picoBlaze	8 18		James Brake		6			## 14.7						noblaze		256		Υ			2015 201	
natalius_8bit_r	https://opencor		Fabio Guzman	RISC	8 16		James Brake		6	1		## 14.7			Х			talius_p \		N Y 256		Y 29			2012 201	
navre	https://opencor	stable	Sebastien Bourdeaudi	AVR	8 16	kintex-7-3	3 James Brake	f 990	6		207	## 14.7	0.33 1.	0 69.0	AILX	verilog	1 so	ftusb_n \	/ yes	N 64K	64K	Y 72		32 2	2010 201	13 https://www.milk AVR clone, part of www.milkymist.org
nc4016	https://en.wikio	asic	Chuck Moore	forth	16											proprieta	ry									chapter in Koopman
ncore	https://opencor	alpha	Stefan Istvan	accum	16 8	kintex-7-3	James Brake	f 223	6		105	## 14.7	0.67 1.	0 316.3	Х	verilog	3 nC	Core \	/	N 128K	64K	16		16	2006 201	18 This is a little-little processor core
neo430	https://opencor	alpha	Stephan Nolting	MSP430	16 16	virtex-6	Stephan Nol	ti 402	6	2	204	## 14.7	0.67 8.	0 42.5	IX	vhdl	19 ne	eo430_tc \	/ yes	N 28K	32K	Υ		16	2015 202	21 https://github.com/website has detailed resource untiliza minimal configuration
neo430	https://opencor	alpha	Stephan Nolting	MSP430	16 16	artiix-7	James chang	947	6	2	203	## 14.7	0.67 8.	0 17.9	IX	Y vhdl	19 ne	eo430_tr	yes	N 28K	32K	Υ		16	2015 202	21 https://github.com/edit neo430_sysconfig.vhd to set opti ~8+ clocks for R-R inst
neo430	https://opencor	alpha	Stephan Nolting	MSP430	16 16	cyclone-4	Stephan Nol	ti 626	6		117	## 14.7	0.67 8.	0 15.7	IX	vhdl	19 ne	eo430_tc \	yes	N 28K		Υ		16	2015 202	21 https://github.com/website has detailed resource unt minimal configuration
next186	https://opencor	r stable	Nicolae Dumitrache	x86	16 8	arria-2	James Brake	f 1966	A			## q13.1	0.67 2.		IX	verilog	4 Ne	ext186_(\	yes	N N 1M	1M	Υ			2012 201	13 boots DOS
next186_soc_p	https://opencor	rstable	Nicolae Dumitrache	x86	16 8		James transl	ate errors		1			0.67 2.			Y verilog	40 dd	dr_186 \	yes	N N 1M		Υ			2013 201	19 SoC version of next186 boots DOS, does video games & sound
next186mp3	https://opencor		Nicolae Dumitrache	x86	16 8				6	1			0.67 2.			Y verilog	16 dd	dr_186 \	yes	N N 1M		Υ			2013 201	14 SoC version of next186 boots DOS, has DSP core, no x86 source
nextz80	https://opencor	stable	Nicolae Dumitrache	Z80	8 8	kintex-7-3	James Brake	f 854	6		119	## 14.7	0.33 1.	0 46.0	Х			extZ80Cl \	/ yes	N N 64K		Υ			2011 201	19 claim of 700 LUTs in Spartan-3 probably w
nibblercpu			Bryan Chan	accum	4 8											system v				N Y 4K					201	17 http://www.rayslooriginally a TTL project
nibblercpu			erin candescent		4 8													bblercpt \		N Y 4K					201	
nige_machine	778		Andrew Read				James Brake		6	8 33			1.00 1.		Х	******	29 Bc		/ yes	N 16M	16M	512	5	12	201	
niloofar1			Mahdi Amiri	RISC	16 16		James ran o					## 14.7				verilog			4							derived from risc-16 ASIC, uses Leonardo for synthesis
nios2		proprietar					Altera consis		A				0.90 1.		-	p. epet				opt 4G		Υ			2004	fltg-pt, caches & MMU options Nios II/f: fastest version, DMIPS adj, 2.15
nios2	harry Harry	proprietar			32 32		Altera consis	s 584	A		420	## q16.0	0.10 1.	υ 71.9	1	F - F	_			opt 4G		Y			2004	fltg-pt, caches & MMU options Nios II/e: min LUTs version, DMIPS adj, 1.
niosprocessor	nttps://github.c		Julien Malka		32 32		-	\vdash		+	$\vdash \vdash$	-	\vdash	1	$\vdash \vdash$	vhdl	25 cp	u N	/ yes	N 4G	46	Y	+	32	2019 201	y p
nnarm	rtp://ttp.gwdg.d		Sheng Shen	ARM	32 16				- -	+	2		0.05		L.J	1	_+				25.6	.		_		mentioned at https://en.wikipedia.org/wiki/Amber_(processor_core), ran afoul
nocpu	https://github.c		John Tzonevrakis	RISC	8 8		James Brake		6			## 14.7			Х		5 cp	u N	N no	N 256		Υ 2-	_	4		minimal & complete 8 ALU inst, 3 port reg file
non-von-1	nutps://www.ch	stable	Christopher Fenton		8 8		James Brake	f 230	6	+	556	## 14.7	0.33 1.	0 /9/.1	\vdash	verilog	1 nc	onvontop	no	N 64	CAK	Y 30	+	7	2016 265	SIMID in tree structure A & B regs, instructions broadcast
nova-soc	nutps://github.c	um/scottl	Scott Baker	nova	16 16 16 4	zu-3e	James no me	ern init file	6	++	$\vdash \vdash$	## V21.2	0.6/ 2.	0	$\vdash \vdash$	t vndl	14 50) I	yes	N 64K	04K	V 44	+	/	2015 202	Nova CPU + RAM + UART + Timer + I/O Ports, Sierra Circuit Dsgn, missing hex file
nybbleForth	https://github.c		Lars Brinkhoff Jeff Bush	forth	10 4	KIIIICA / S	James missir		6	+		## 14.7 8.0 1.00		U	\vdash		1 cp		/ yes	4K	4K	r 11	-		2017 201 2015	
nyuzi_gpu oberon sdram	nttps://gitnub.c		Jeff Bush Nicolae Dumitrache	RISC			James Synta:		A 6	++-		## 14.7		0 49.5	x	system v			/ yes	Y 4G	40	+			2015 202	
oc54x	nttp://projector	r beta	Richard Herveille	DSP	16 16		James Brake	f 2225	6	1		## 14.7		0 49.5	X				yes	N Y 64K		_		16	2002 200	
	https://opencor		Jon Prv				James Brake		6	4 9		## 14.7		0 54.1	X	verilog vhdl	10 00	:54_cpu \ :tagon	yes asm	N Y 64K		v		32	2002 200	
octagon	https://opencor		Charles LaForest	reg	16 16		Charles LaFo			1 1	550	## 14.7	0.67 1.		î	verilog	18 Oc	Lagon	asm asm	N 46	46	1.4			2013 201	
octavo odess	http://ipgacpu.i		Dmytro Senyakin	RISC	## 16		James too bi			288 462		## =10.0	4.00 0.		H			oreQuad Y	asm /		4G	14		16		
odess	https://opencor		Dmytro Senyakin	RISC	## 16		Dmytro Seny			72 112		## q18.0			+					Y 4G		_			2017 201 2017 201	
odess	https://opencor		Dmytro Senyakin				Dmytro Seny			72 112					H					Y 4G		\rightarrow			2017 201	
odess	https://opencor		Dmytro Senyakin	RISC			Dmytro Seny						4.00 1.		÷	-,				Y 4G				16	2017 201	
odess	https://opencor	stable	Dmytro Senyakin	RISC	## 16		James reduc			72 112					÷			oreOneV Y	asm /	Y 4G				16	2017 201	
odess	https://opencor		Dmytro Senyakin	RISC			James slow t			72 112	90	## 018.0	4.00 1.	0 7.2	_										2017 201	
oks8	https://opencor		Kongzilee				James bad c						0.67 1.				8 ok			N 64K		v			2006 200	
oldland-cpu	http://iamieiles		Jamie Iles	RISC	32 32		James synta		A			## a18.0	1.00 1.					dland ci Y		N N 4G		Y	_		2015 201	
oldland-cpu	http://jamieiles		Jamie Iles	RISC	32 32		James synta		A			## q18.0			Ť			ynsham Y		N N 4G		Y			2015 201	
oms8051mini	https://opencor		Simon Teran, Dinesh A	8051	8 8		James Brake		6	1 32		## 14.7				Y verilog	66 die	gital con Y	/ ves	N 64K		Y			2000 201	
one-der	http://www.drd		Al Williams	CISC	32		James missir		4			## 14.7			m	verilog	18 to	pbox	1,00						2009 200	
ора	https://github.c	stable	Wesley W. Terpstra	RISC	32 32		Wesle larges		A		125	q15.0	1.00 0.		-	vhdl								32	2013 201	
opc.opc2cpu	https://github.c		revaldinho	accum	8 16	kintex-7-3	James reduc		6		556	## 14.7	0.15 4.	0 178.1	Х	verilog	2 op	oc2cpu \	/ asm	N N 256	1K	Y 12	3		2017 201	
орс.орс3сри	https://github.c	stable	revaldinho		16 16		James reduc		6		526	## 14.7	0.30 4.	0 226.9	Х		2 op		/ asm	N N 64K	64K	N 13	3		2017 201	
орс.орс5сри	https://github.c	stable	revaldinho	RISC	16 16	kintex-7-3	James reduc	e 273	6		294	## 14.7	0.40 3.	0 143.6	Х	verilog			/ asm	N N 64K	64K	N 15	4	16	2017 201	19 https://revaldinhc OPC5 RR inst, ISA similar to OPC1 see hackaday One Page Computing Challe
opc.opc5lscpu	https://github.c	stable	revaldinho	RISC	16 16		James Brake		6			## 14.7								N N 64K		N 18	4		2017 201	
орс.орс6сри	https://github.c		revaldinho	RISC			James Brake		6							verilog	2 op	oc6cpu \		N N 64K	64K	N 27	4		2017 201	
opc.opc7cpu	https://github.c	stable	revaldinho	RISC	32 16	kintex-7-3	James Brake		6	i			1.00 2.				2 op	oc7cpu \	/ asm	N N 1M		N 32	5	16	2017 201	
opc.opc8cpu	https://github.c	beta	revaldinho	RISC	24 24		James no tes		6			## 14.7		0 250.1	Х		1 op		/ asm	N N 16M		N 32	4	16	2017 201	19 https://revaldinhd OPC8 24bit, based on OPC5LS, more i see hackaday One Page Computing Challe
орс.орссри	https://github.c	stable	revaldinho	accum	8 16			101	6			## 14.7		0 195.4	Х		2 op	occpu \	asm /	N N 256		Y 13	3		2017 201	
open8_urisc	https://opencor		Kirk Hays, Jshamlet	RISC	8 8	kintex-7-3	James Brake	f 691	6	1	263	## 14.7	0.33 1.	0 125.6	Х		9 Op		yes	N 64K		Υ		8	2006 202	
openc	https://github.c		T-Head Semiconducto	risc-v	32 32	2										verilog				N 4G		Υ		32	202	
openfire_core	https://opencor		Alex Marschner, Steph		32 32		James empt			i		14.7				verilog		enfire_ \		N N 4G		Υ		32	2007 200	09 OpenFire Processor Core "FPGA Proven"
openfire2	https://opencor		Antonio Anton	uBlaze	32 32	kintex-7-3	James Brake	f 1201	6	3 2	105	## 14.7	1.00 1.	0 87.4	Х		27 op			N N 4G		-	_ [32	2007 201	
opengateware	https://github.c		opengateware	z80	8 8		1					_		_		Y vhdl & ve			/ yes	N 64K			_		202	
openmsp430	https://opencor		Oliver Girard	MSP430			Oliver Girard		A		98			0 28.5	IX		30 op	oenMSP4 \		N N 64K				16	2009 201	
openpiton	https://github.c		mmckeown	SPARC			James too m		6			## 14.7	1.00 1.		L.J	verilog		١	/ yes	Y N 4G		Y			2015 201	
openscale	http://www.lirn		Lyonel Barthe		32 32	spartan-3	Lyonel Barth	1563	4	+	91	i12.1	1.00 1.	0 58.2	Х		26 sb	_core	yes	4G	4G	Y 86	_	32 5	2010 201	
openxlr8	https://github.c		alorium technology	AVR	8 16	2				$\bot \bot$			<u> </u>	_	H	Y verilog	_		\square				_		201	
or1200	https://github.c		Damjan Lampret	OpenRIS0	32 32	kintex-7-3			6	4 8		## 14.7	1.00 1.		Х	verilog		1200_tc \	/ yes		4G	Y		32	2010 201	
or1200_hp	nttps://opencor		Strauch Tobias	OpenRISC			Strauc 3 slot		6	+	185		1.00 1.		Х		39 or	1200_ic \				Y			2010 201	
or1200_soc	https://opencor		gaz	OpenRISC			James missir		4			## q11.1			\vdash		39 to		/ yes	Y M 4G		Υ		32	201	
or1200mp	nttps://github.c		Stefan Wallentowitz	OpenRISC			James Brake		6	- 0			1.00 1.		X					Y M 4G		Y		32	2012 201	
or1k or1k marocchi	https://opencor	stable	,	RISC	32 32	kintex-7-3	James Brake	f 3299	- 6	3 3	189	## 14.7	1.00 1.	0 57.3	IX		39 m	_	/ yes	N M 4G		Y		32	2001 201	
	https://gitnub.c		Andrey Bacherov				lamas acció	1	6	+	\vdash	## -10.0	100 1	0	-	verilog	104		/ yes	Y 4G		Y			2012 201	
or1k_soc or1k-cf	https://opencor	mature r alpha	Xianfeng Zeng	OpenRISO OpenRISO			James synta	x errors	6	++	\vdash	## q18.0	1.00 1.	U		Y verilog		TK_2OC_ /	yes	4G	46	T	- 1	32	2009 201	
	https://opencor						+	+		++-	\vdash	_	\vdash	+	\vdash	confluen	_		/ asm	N N 64K	CAV	Y 24	+	+	2004 200	
osu8	https://www.pj		Paul Stoffregen Don Golding	forth	8 8 16 5		Tlamas ba 1	1	-	++	\vdash	14.7	0.67 1.	0	\vdash	schemat	c p1		asm	N N 64K N 64K		1 24	-+		1994 200 2000	05 https://github.com/OSU8 Microprocessor Project "instru *.1 schematics, doc at web page, currentl
p16 p16b	nctp://www.ulti		C. H. Ting	forth	16 5		James bad s		6	+	355	## 14.7			х				/lacm	N 64K		28	-	+	2000	part of eForth? data width can be expanded
	https://			PIC16	10 5				6	+		## 14.7	0.07				1 cp		/ asm	14 0410	0110	28 V	+	+		
p16c5x	nups://opencor	mature			24 6	kintex-7-3			6	+		## 14.7	0.00	0 220.2	IX		3 P1		/ yes	N Y 256		Y 28	+	+	2013 201	
p24e	ununu bleves		C. H. Ting Pablo Kocik	forth			James Brake Pablo Kocik	f 1175	4	10	117	## 14./	0.83 1.	0 36.0			1 p2		/ asm	N 2K N 256		V 57	+	-	2000	part of eForth? data width can be expanded 3 versions, behavioral coding
pacoBlaze pancake	https://poo-l-		Bruce Land		16 5				6	_		## 14.7	0.33 2.				10 bg	acoblaze \	dSIII	N 256	_	1 3/	-+	- 2	2010 201	
paticake	nctps://people.e	stable stable	Zainalabedin Navabi	accum			James bypas	f 157	6	1 1		## 14.7		0 194.8	X					N N 4K		V 31	+	+	1995 199	
parwap	1		Zainalabedin Navabi Zainalabedin Navabi	accum			James Brake		6	+			0.33 4.					ar_beh \	/ yes	N N 4K N N 4K		V	-	+	1995 199	
parwan			Learnalapedin Navabi	accum	1018	KITILEX-/-:	-hames grake	101	6	4	/6	## 14./	U.33 4.	U 38.8	٨		∠ pa	nwan 1	yes			1				
parwan	hanna Hataba 100		Leff Duck	DICC	10 10																					
parwan pasc		untested			16 16	5				+		_	-	_	+	verilog	+		4	N 64K	64K	N 20	2	8	2017 201	
parwan	https://github.c	untested stable	Jeff Bush Martin Schoeberl Paul Genssler	RISC RISC picoBlaze	16 16 32 32 8 18	2										scala vhdl	7	uloBlaze \	(N 64K	64K	N 20	2		2017 201 2015 202 2015 202	22 http://patmos.com/university project, ASIC tapeout http://www.t-crest.org/

The section of the se	_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT	Dff	E all tar	F n max	क tool	MIPS clks		ven dor	os code	#src files	top file	र्छ chai			oyte #	adr #	pip e	start las	note worthy comments
See	pavr	https://openco	r alpha	Doru Cuturela	AVR	8 16	kintex-7-3	James Brakef	2630		5	1 132	## 14.7	0.33 1	0 16.5			18	pavr cont	Y yes	N Y 4K	4M	Y 72	3	2 6	2003 200	009 superset of AVR
Column C	pcycle					4 8											vhdl			Υ	N Y 16	128					
History of Authors and Standard Standar	pdp1				PDP1	18 18	spartan-3	James Brakef	1390		1	6 138	## 14.7	0.50 10	0 5.0	Х	vhdl		top	Y yes			Y 28			2011 201	
Column C	pdp11_reduce	https://github.c	com/mhon	Mohamed Omran			5				$\perp T$					ш	******		system	Y yes					8		
Martin M		www.heeltoe.co	stable								4	126											70		8		
Column		https://github.c	com/scottll			10 10	2u-3c			2	5	205								. ,,			70		8		
Fig. Property of the content of								James Braket	5060	- ') 1	205	## 14.7	0.67 2	0 13.6	IX				y yes			/0	13	8		
Marting Mart		https://gitildb.c	,					James Brakef	1219	H .	5 1	183	## 14.7	0.50 2	0 375	×				Y ves					8		
See New York Control of the Control	pdp8l	https://openco									1 4							11	top							2013 201	Minimal PDP8/L implementation with 4K disk monitor system
Property	pdp8-soc	https://github.r	com/scottll	Scott Baker	PDP8	12 12			m init file	2 (5		## v21.2				Y vhdl	15	SOC			4K					
See Level 19 1	pdp8verilog	www.heeltoe.c	stable	Brad Parker	PDP8	12 12	kintex-7-3	James Brakef	505		5	366	## 14.7	0.50 2	0 181.3	Х	verilog	18	pdp8	Y yes	N N 32K	32K			8	2005 201	010 boots & runs TSS/8 & Basic
See	pdp-8x	https://github.c			PDP8		!											atic									
. Open	pet_fpga							James Brakef	1052		5	242	## 14.7	0.00									Υ				
Column C	pet-on-a-chip	https://github.c				_																	Y 40	5	8 2		
Column C										1	5	1 165				Х							Υ				
See		https://tams-wi								ilems (_	2 217				_	******						T V		-		
March Control Contro		https://www.xii																				_	v .		+		
See	picoblaze	https://www.xi									•												Y				
The contract of the base of the contract of th		https://github.r																42	top				Y	3	2		
ma. Mo. Programmer and the progr	plasma	https://openco	stable	Steve Rhoads															plasma		N 4G	4G	Υ	3	2	2001 201	016 http://plasmacpu. wide outside use, opencores page has list of related publications
ma. Mo. Programmer and the progr	plasma_cortex	https://github.c									5				_	Χ					N 4G	4G	Υ		_		https://hackaday.io/project/160180-plasma-cortex-open-source-cpu-in-vhdl
1	plasma_fpu	https://opencor						James errors			5		## 14.7	1.00 1	0	Ш		20	plasma				Υ	3	2		
The service of the property of	pmd85											-	<u> </u>		_		Y system	٧ 28	sys_top		N 64K		_		_		
The property of the property o	pop11-40									<u> </u>	1									Y yes				13	8		www.ip-arch.ip/in Boots UNIX various papers, no verilog or vhdl
See	popcorn	https://www.fpg		0						 -	1	347	## 14.7	0.33 1	U 428.4	Х				Y wor			Y 43	—	2		
Company Comp		https://gitnub.c								 	++	220	## 147	032 4	0 102 1	v							T V	3	4		
Company of the Comp	prawn	nttps://opencor									_	238				^	2111401						Y V				
Super	p	https://github.c						Junies missin	S mes		1		3.00	0.55	_			Ť	prown	Y				3	2		
goalety and filed the file	propeller	https://propelle																		1	4G	4G					
Section Company Comp	propeller_p8x3	https://www.pa				32 32	kintex-7-3	James Brakef	9498		5 2	0 160	## 14.7	1.00 0	1 134.8	Х	verilog	9	top	Y yes							
Proceedings Process	PSX_MiSTer	https://github.c	beta	MiSTer-devel	mips	32 32	!												sys_top	Y yes	4G	4G	Υ	3	2	2021 202	
Secondary Seco	pt13	http://www.sin	stable	Daniel Ogilvie						_	5	357	## 14.7	0.33 3	0 130.5		verilog	1	pt13	Y asm	N Y 64K	8K	Y 40	3		2011 201	018 https://www.edn. PT13 is optimized to be completely el micro-code & register updates, minimal ISA
Interlight State Application Continued State Section State	pulserain	https://github.c								_							-,						Υ				
major in the product of the control to the control	pulserain															1							Υ				
See the figure and the control of th		https://github.c																					14			202	scalable, 16-bit, 16 instruction soft CF LUT RAM inferred (small size)
State Process Proces		nttps://gitnub.c																В 26	myco			4K		-	2 4		
Second S	pycpu pycpu	https://gitilub.c			VLIVV		KIIILEX-7-3	Janies Dypas:	1000		,	233	## 14.7	1.00 1	0 140.1	1		20	system	1 yes	IN		/3	- 3	2 4		
5-60e Into//enex at state Section Section	gnice-fpga	https://gnice-fr			RISC	16 16	;				+ +							40	auince co	Y ves	N N 64K	64K	N 18	4 1	6		
5-69e [stu//www.stu//	grisc32	https://openco	r alpha	Viacheslav	RISC	32 32	arria-2	James Brakef	3075	,	A 4	144	## q13.1	1.00 1	0 46.9	-	system	١ 8	qrisc32	Y yes	N 4G	4G	Υ	3	2 4	2010 201	qrisc32 wishbone compatible risc cor for PhD thesis
	qs5-rible							James Brakef			5	135	## 14.7							ľ			Υ				used in his class, also uses eP32
	r32v2020	https://github.c																									
Second Continue	r4000										5				-												
Part	r8051							James Brakef	1031		5 1	139	## 14.7	0.33 4	0 11.1								Υ				
State									500			240		4 40 2	7 200 2									1	6		university project, doc in portuguese expanded R8 ISA
New Part							kintex-7-:	James Braket	590)	319	## 14.7	1.40 2	/ 280.2	Х				y yes				2 0	c 0		8 data & 8 adr regs no multiply, 8 adr modes
https://pubm.com/feffer lieu											+	-			+	-			raptor64	V voc	1 1 4G	4G					
Corest	recon				1150	0 10	+				+ +					-	*CI IIOS		тери	Y ves	opt 4G	4G	Y				
Matthew Napidy Matt	recore54		beta	Hans Tiggeler	PIC16	8 14	kintex-7-3	James Canno	t find <rc< td=""><td>ore pk</td><td>5</td><td></td><td>14.7</td><td>0.33 1</td><td>0</td><td></td><td></td><td>20</td><td>rcore54 s</td><td>Y yes</td><td>N Y 256</td><td>4K</td><td></td><td></td><td></td><td></td><td></td></rc<>	ore pk	5		14.7	0.33 1	0			20	rcore54 s	Y yes	N Y 256	4K					
Inter-signature of the stage street of the sta	reduceron	https://www.cs			ny Thorm								##			IX											018 https://github.com hardware for functional programming red-lava generates the RTL
National	reflet																verilog										https://github.com original design most ops between accumulator & register,
1899 1105 1/20	reonv																						Υ	3	2		
https://open.cres.org/np Robert Frinch 6809 8 8 at int-7 Robert Frinch 6809 1 12 attistic 12 attistic 13 14 15 15 15 15 15 15 15	reverse-u16	https://github.c									1 6	0	## 14.7	0.33 4	0	Х	1 11101						Υ	\vdash	_		SOC project using T80, HDMI generat retro Z80 based on T80 by Daniel Wallner
https://pencores.org/pin/ Robert Finch 6809 12 12 strates. 2 12 strates. 2 12 strates. 2 12 strates. 2 13 strates. 2 14 strates. 2 15 strate	rf68000	https://opencor					zu5e		g IP					0.35	-	.							Y		-		mc68000 similar core, BCD instructions have variances
https://open.com/sepiger Notes Finch 6809 12 12 artists 13 artists 14 artists 14 artists 15 arti											_														0		
Phenemic Strps://gethub.c alpha lobert-Finch GPGPU 32 40	rf6809					12 12	artix-7	lames Brakef	ield	 	-	5 120	## V21.2	0.50 4	0 2.3	X	r system	7 21	rf6800	r dSM V acm	N 64G	646	T 44	13	8	2022 202	
Except Inter-Property Inter-Proper	rfPhoenix					32 40	artix-/	Jailles DidKel	reru		1	_	π# VZ1.Z	0.30 4	0	^	system	83	110003	1 [4511]	46	4G	Υ 44	13	U	2022 202	
Second Interpretation Interpretati	risc_core_i	https://onenco						James Brakef	349	.	5 1	526	## 14 7	0.67 3	0 336.8	х				Y asm				\vdash	8 4		
https://sourcefc beta Niklaus Wirth RISC 32 32 kinkers-7-3 lames Brakef 1186 6 4 6 110 ## 14.7 0.67 1.0 6.7 1.	risc_cpu	https://electror						Janes Braker	5.45		++	320	24.7	3.07	333.0	Ĥ		12	-1.0				Y 8		1 7		
Excision Excision Excision Expression Expressio	risc0	https://sourcef		Niklaus Wirth				James Brakef	1186		5 4	6 110	## 14.7	0.67 1	0 61.9	Х	******	8			N 4G	4G			T		
Accordance https://www.pro alpha alexander Archer frisc 16 16 alexander Archer frisc fill	risc-16	https://github.r			RISC	16 16													soc		N 64K	64K	N 9		8	2000 201	https://user.eng.u single cycle, pipeline & OO variants Little Computer (LC-896) derivative
http://www.pro beta Niklaus Wirth RISC 32 32 22 22 22 James Brakef 2001 392 6 4 177 ## v20.1 1.00 1.0 88.3 ILX verilog 8 RISCS V/ves V 4 6 46 1 16 20.33 2017 http://www.astro minimalist Wirth, part of Project Obe 32x32 multiplier, wikipedia entry wilded and the verilog 8 RISCS V/ves V 4 6 46 1 16 20.33 2017 http://www.astro minimalist Wirth, part of Project Obe 32x32 multiplier, wikipedia entry wilded and the verilog 8 RISCS V/ves V 4 6 46 1 16 20.33 2017 http://www.astro minimalist Wirth, part of Project Obe 32x32 multiplier, wikipedia entry wilded and the verilog 8 RISCS V/ves V 4 6 46 1 16 20.33 2017 http://www.astro minimalist Wirth, part of Project Obe 32x32 multiplier, wikipedia entry wilded and the verilog 8 RISCS V/ves V 4 6 46 1 16 20.33 2017 http://www.astro minimalist Wirth, part of Project Obe 32x32 multiplier, wikipedia entry wilded and the verilog 8 RISCS V/ves V 4 6 46 1 16 20.33 2017 http://www.astro minimalist Wirth, part of Project Obe 32x32 multiplier, wikipedia entry wilded and the verilog 8 RISCS V/ves V 4 46 46 1 16 20.33 2017 http://www.astro minimalist Wirth, part of Project Obe 32x32 multiplier, wikipedia entry wilded and the verilog 8 RISCS V/ves V 4 46 46 1 16 20.33 2017 http://www.astro minimalist Wirth, part of Project Obe 32x32 multiplier, wikipedia entry wilded and the verilog 8 RISCS V/ves V 4 46 46 1 16 20.33 2017 http://www.astro minimalist Wirth, part of Project Obe 32x32 multiplier, wikipedia entry wilded and the verilog 8 RISCS V/ves V 4 46 46 1 16 20.33 2017 http://www.astro minimalist Wirth, part of Project Obe 32x32 multiplier, wikipedia entry wilded and the verilog 8 RISCS V/ves V 4 46 46 1 16 20.33 2017 http://www.astro minimalist Wirth, part of Project Obe 32x32 multiplier, wikipedia entry wilded and the verilog 8 RISCS V/ves V 4 46 46 1 16 20.33 2017 http://www.astro minimalist Wirth, part of Project Obe 32x32 multiplier, wikipedia entry wilded and the verilog 8 RISCS V/ves V 4 46 46 1 16 20.33 2017 http://www.astro minimalist Wirth, part of Project Obe 32x32 multipli	risc16_archer	https://github.c	alpha	Alexander Archer														7	cpu	Υ	N 64K	64K			8		o19 educational
http://www.prc beta http://www.prc http://www.pr	risc16f84	https://opencor									_												Υ		1		
kts http://www.pro beta https://www.pro beta https://www.pro beta https://www.asto https://www.asto beta https://www.asto https://www.asto beta https://www.asto https://www.as	risc5																	8	RISC5				\perp				
Les http://www.ncr beta http://www.ncr beta https://www.ncr beta https://www.asto minimalst Wirth, part of Project Del 32x32 multiplier, wikipedia entry wikiped	risc5									392	, ,			2.00			verilog	8	RISC5				\perp				
ES http://www.pro beta Niklaus Wirth RISC 32 32 atrix7-35 James Brakef 2913 6 6 48 50 ## v20.1 1.00 1.0 17.2 ILX verilog 8 RISCSTOp Vyes V 4G 4G V 16 2013 2017 http://www.astro minimalist Wirth, part of Project Dec 32x32 multiplier, wikipedia entry makes extensive use of xilins A makes	risc5					32 32			2441		4	92	## 14.7	1.00 1	U 37.8	ILX	verilog	8	KISC5	y yes	Y 4G	4G	-	1	b c	2013 201	
https://open.ord stable Milkel PiC16 8 14 kintex-7-3 lames RIACC constraint errors 6 14.7 0.33 1.0 vhdl 15 cpu V ves N V 256 48. V 2002 2011 makes extensive use of xilinx primitives make	risc5					32 32			2012	 	3 4	213	## VZ1.1	1.00 1	0 173	ILX II V	verilos	8	RISCETO-	r yes	f 46	4G	-	1 1	6	2013 201	
https://github.c alpha Dominik Salvet RISC 54 16	risc5x	https://openco								t errors		50		0.33 1	0 17.2	ILA							Y	 	-		
https://epen.ord stable Tom Coonan PIC16 8 12 kintex-7-3 James Brakef 355 6 154 ## 14.7 0.33 2.0 71.5 X verilog 8 cpu V ver N Y 256 2.K Y 1999 1999 https://github.com/cores Trammell Hudson AVR 8 16 N N N N N N N N N	risc63	https://github.c									+	+	1 2-7.7			\Box				1,00			Y 39	1	6		
vickSoftcre https://github.com/osres/ Trammell Hudson AVR 8 16 Image: Compatibility of the	risc8						kintex-7-3	James Brakef	355		5	154	## 14.7	0.33 2	0 71.5	Х				Y yes		2K	Y				999 https://github.com excellent HTML doc directory contains derivative design by ano
Compatible Proprietar Pro	risc8softcore				AVR		i				\perp				l								Υ		I		
https://open.cor Stable Yap Zi He	riscff		proprietar	ExpressIf		16 16	5																			2004	
scompatible https://opencor beta Andre Soares RISC 32 32 kintex-7: James set 10 2167 6 1 145 ## 14.7 1.00 3.0 22.3 X vhdl 12 riscompati Yes N Y 4G 4G Y 16 2014 based on RISCO processor by Junqueira & Suzim 1993	risc-fuggit						!													У							
	riscmcu	https://opencor																15	v_riscmcu	Y yes	N Y 128	512	Y 92				
rc-processor https://github.cg stable Jeft Bush J RISC 32 32 kintex-7-3 James Braket 1445 6 6 161 ## 14.7 1.00 1.0 111.6 X verilog 22 fpga_top Y yes N 4G 4G Y 21 32 2008 2019 https://github.cg two designs with same name MIT course work	riscompatible	https://opencor																									
	risc-processor	https://github.c	stable	Jett Bush	RISC	32 32	kintex-7-	James Brakef	1445			ь 161	## 14.7	1.00 1	U 111.6	Х	verilog	22	fpga_top	Y yes	N 4G	4G	Y 21	3	2	2008 201	119 https://github.com two designs with same name MIT course work

_uP_all_soft opencores or folder prmary link	status	author	style /	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT	Dff È	± blk	F n max	at tool	MIPS clk	KIPS	ven dor	S src code	#src files	top file	र्हे chai	fitg > max max pt dat inst		adr mod	# pip	start las	
riscuva1 https://www.sci	stable	S. de Pablo	picoBlaze	8 14	kintex-7-	James Brake	109	6		370	## 14.7	0.33 2	.0 560.7	Х	verilog	1	riscuva1	ome	N Y 256 1K	Y 35	5	U IAN	2006 200	
		pulp project	risc-v		2							1.00 1	.0					Y yes	Y 4G 4G				2018 202	
		Ultra Embedded Daniel Petrisko	risc-v risc-v	32 32	2										verilog system		200	Y yes Y yes	4G 4G Y 16E 16E			32 32	202	
		Thomas Hornschuh	risc-v			James Braket	ield	6	,	+	## 14.7	1.00 1	.0		vhdl	T	bonfire_c		4G 4G			32	20:	
		UC Berkeley	risc-v	32 32	2										scala			Y yes	Y 4G 4G	Y 45	5	32	1	https://boom-cord Berkeley Out-of-Order RISC-V Processor
riscv_briscv https://ascslab.c			risc-v	32 32	2													Y yes	Y 4G 4G			32	2018 202	
riscv_clarinet https://github.co	OHIJTH C-L	Riya Jain etal		32 32	2					_					bluespe			Y yes	Y 4G 4G			32 5	202	
		Robert Eady		32 32	2 arria-2	James Altera	2616	A	١ .	178	## q18.0		.0 68.2	1		7	clarvi		N 4G 4G N 4G 4G				2016 20:	
	simulation	misha kevlishvili Elliot Liu	risc-v riscv	32 32	2 artix-7	James Brake	config'd	for sime 6	+ +	1	## v22 2	1.00 1			verilog	26	Risc5CP11	Y yes	N 4G 4G N 4G 4G	Υ 4: Υ Δ:		32	2019 20:	
riscv_croyde https://github.co		Ben Marshall	risc-v	64 32		Junies Brake	coming u	101 31111			IIII VLLIL	1.00 1					core_top			Y	1		2021 202	
riscv_dark https://github.c	beta	Marcelo Samsoniuk	risc-v	32 32	kintex-7-	Marcelo Sam	1000	6	,	220	## v20.1	1.00 1	.0 220.0				darkriscv			Y 45	5	32	2018 202	
		Antti Lukats	risc-v	32 32	2		306	4				1.00 6	.7	AL		11		Y yes	N 4G 4G	Y 45	5	32	2018 20:	
riscv_femtoRV https://github.co				32 32				4						ΔΙ	verilog	45	femtosoc	Y yes	N 4G 4G	Y 4:		32	2020 202	
		Matthew Balance Matthew Balance	risc-v risc-v	32 32 32 32		Matthew Bal Matthew Bal		4		20	##	1.00 6 1.00 6	.7 2.8	AL			fwrisc_fpg fwrisc_fpg	Y yes Y ves	N 4G 4G N 4G 4G			32 32	2018 20:	
riscv_GRVI-pha http://fpga.org/			risc-v	32 32		Jan Gray	320	6			## v16.4		.0 1172	X	-,		IWITISC_IPE		N 4G 4G		-		2015 20:	
	om/Wren		risc-v	32 32	2										verilog		hazard5_c		N 4G 4G				2019 202	
		Paolo Mantovani	risc-v		2										system(12	hI5	Y yes	N 4G 4G	Y 45	5	32	2017 202	20 32-bit RISC-V processor designed with HLS, coded in SystemC
riscv_humming https://github.co	stable		risc-v	32 32		James too m		6			## 14.7				verilog				N 4G 4G			32	2016 20:	
riscv_humming https://github.co riscv_humming https://github.co	stable		risc-v	32 32 32 32		James Brake	14119	- 6	32	2 62	## 14.7	1.00 1	.0 4.4	Х	verilog verilog	141	L e203_soc_	Y yes Y yes	N 4G 4G N 4G 4G	Y		32 32	2016 20:	
		Philipp Wagner		32 32					+ +	+					system	v 27	ibex core		N 4G 4G			32	2020 202	
riscv_jive https://github.co		Frédéric REQUIN	risc-v	32 32	2					1		1.00 20	.0		verilog	19	live cpu 1	Y ves	N 4G 4G	l y l		32	20:	18 Size-Optimized Microcoded RISC-V CF 16-bit ALU
riscv_kian https://github.co		splinedrive	risc-v												verilog	17	kianv	Y yes	N 4G 4G	Υ		32	202	very simple riscv cpu/soc one single file implementation
riscv_lattice https://www.lat			risc-v			Lattice Semio	1507	4	. 4	4 60	##	1.00 1	.0 39.8	L		┡		Y yes	N 4G 4G	Y	\perp	32 5	202	
riscv_lowrisc https://github.co	000.0	Alex Bradbury		32 32		l	0544	4	2 4	422	144.0	4.00	0 443		Y scala			v	N 4G 4G			22	20:	
		Microsemi lambdaconcept	risc-v risc-v	32 32	polarfire	microsemi	8614	4	2 10	122	L11.8	1.00 1	.0 14.2		proprie nmigen			Y yes	N 4G 4G N 4G 4G		++	32 32 6	2016 203	18 https://www.micr is encrypted IP has caches 20 microarchitecture of Minerya is largely inspired by the LatticeMico32 processor
riscv_minimax https://github.co	om/gsmed	Graeme Smecher		32 16		Graeme Sme	423	61 6	,	200	## v22.2	1.00 4	.0 118.2	Х			minimax		N 4G 4G			32	202	
		Kubiran Karakaran	risc-v	32 32	2																			https://tl-x.org
		Charles Papon?	riscv	32 32		Charle AKA s	13300	6		155			.4 29.1		scala			Y yes	N 4G 4G			32	202	
		Stephan Nolting	risc-v	32 32		Stephartl fpg		4			## q19.1		.0 32.7		Y vhdl		neorv32_t					32	2020 202	
riscv_niosv https://www.int riscv_niosv https://www.int	proprietar proprietar		risc-v risc-v	32 32		intel fastes intel fastes		Α Α			## q21.3 ## q21.3			1				Y yes Y ves	N 4G 4G N 4G 4G		-	32 5 32 5	202	free license, small inst & data men RV32IA spec, M20K for reg file, interrupts free license, small inst & data men RV32IA spec, M20K for reg file, interrupts
riscy niosy https://www.int						intel fastes		Α			## q21.3					,			N 4G 4G		+ +	32 5		
	isler.com/			32 32		inter rustes	1575	l í		500	nn qerio	1.00 1	.o ELL.S	IX		40		Y yes	N 4G 4G	Y		32	202	
riscv_orca https://github.co			risc-v	32 32		vectorblox	1082	Д	. 1	244	## 14.7	0.98 1	.0 221.0	-					N 4G 4G			32	2016	*, /, fltg-pt all optional RV32IM
riscv_paranut https://github.co		Alexander Bahle	risc-v	32 32	2										vhdl		0 paranut	Y yes	N 4G 4G	Y		32	202	
riscv_percival https://github.co	om/artecs untested	ArTeCS (Un Madrid)	riscv	64 32		ArTeC larges	57129	27996 6	i	50	v20.2	1.00 2	.0 0.4	Х	-,				N 16E 16E N 4G 4G			32	2017 202	
riscv_piccolo https://github.co riscv_picorv32 https://github.co		Clifford Wolf	risc-v risc-v	32 32 32 32		Cliffor small	761	6		769	## v16.2	1.00 3	.0 336.8	х	Y verilog		picorv32	Y yes Y ves	N 4G 4G		+ +	32 3 32	2018 20:	18 RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT), 20 minimal features, soc options designed for minimum LUTs
riscv_picorv32 https://github.co		Clifford Wolf	risc-v	32 32			761	6		454	## v16.2		.0 198.9	X			picorv32	Y yes	N 4G 4G		+ +	32	2016 202	
riscv_potato https://github.co		Kristian Skordal				James Brake		6	i	116	## 14.7			Х	B vhdl	24	pp_core	Y yes	N N 4G 4G	Y 30		32	2014 202	20 risc-V interger only, no mult "rocket-core" version at risc.org
		Andreas Kurth			2 arria-2	James missir	g files	Α	١		## q18.0				system				N 4G 4G			32	2015 202	
		Robert Baruch	risc-v	32 32	2					-					python	8		Y yes	N 4G 4G			32	202	
riscv_reindeer https://github.co		pulserain.com Lucas Castro		32 32		Wajih Yousse	3370			133		1.00 1	.0 39.4	AL	verilog			Y yes	N 4G 4G N 4G 4G	Y 45	5	32 4 32	2018 20:	
riscy riscboy https://github.co	omy reper c			32 32		vvajiii rousse	3370			133		1.00 1	.0 33.4		verilog	54	riscbov fo		N 4G 4G			32	2018 202	
riscv_rocket https://github.co	scala	Andrew Waterman	risc-v	32 32	2										Y scala			Y yes	N 4G 4G	Υ		32	2016 20:	
	untested		risc-v	32 32		Colin Riley	3291	_			## 14.7		.0 30.4		vhdl		core	Y yes				32	2015 202	7,
		Susumu Mashimo	risc-v			Susumu Mas	28166	6		90		1.00 1	.0 3.2		system	verilo	og	Y yes	N 4G 4G			32	202	
riscv_rtg4 https://github.co	mature	microsemi Jörg Mische	risc-v risc-v	32 32 32 32		Jörg Mische	545			200	##	1.00 1	.0 367.0	ALMX	/ worilog	1	pipeline		N 4G 4G N 4G 4G			32 32 5	2018 202	
		Stefano Tonello			kintex-7-	James Braket		- 6	4 62		## 14.7								N 4G 4G			32 3	2015 20:	
riscv_rv12 https://github.c			risc-v	32 32		James Braket		Α.			## q18.0				system			Y yes	N 4G 4G			32		https://roalogic.com
riscv_rv3n https://github.co	om/risclite	Li Xinbing	risc-v	32 32	2										verilog			Y yes	N 4G 4G			32	202	
		Alexandre Joannou	risc-v	32 32	2										bluespe				N 4G 4G			32	202	
		Daniel Page	risc-v risc-v	32 32	2 arria-2	James Brake	iold	Α	+	-	## a18.0	\vdash	-		Y verilog				N 4G 4G			32	2019 202	
	untested		risc-v	32 32	dirid-2	Jarries Braker	ieiū	F	\ 	+	## Q16.U		+				scr1_top_ scr1_core		N 4G 4G N 4G 4G	Y	+	32	2017 20:	
		Olof Kindgren		32 32	2 ice40			4		1			+	L					N 4G 4G		5	32	2017 202	
riscv_serv <a artix-7="" bitstream<="" core="" free="" freedom"="" href="https://github.com/https://gith</td><td>untested</td><td>Olof Kindgren</td><td></td><td></td><td>2 vu37p</td><td>Olof Kindgre</td><td>215</td><td>6</td><td>0.5</td><td>5</td><td>##</td><td>1.00 32</td><td>.0</td><td>Х</td><td></td><td></td><td>serv_top</td><td>Y yes</td><td>N 4G 4G</td><td>Y 45</td><td></td><td>32</td><td>2018 202</td><td></td></tr><tr><td>riscv_shakti https://github.co</td><td>untested</td><td></td><td>risc-v</td><td>32 32</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>1.00 1</td><td></td><td></td><td>bluespe</td><td>25</td><td></td><td>Y yes</td><td>N 4G 4G</td><td></td><td></td><td></td><td>2014 202</td><td>21 https://shakti.org. ~8 different riscv cores, Madras India several web sites & datings</td></tr><tr><td>riscv_sifive https://www.sif</td><td>asic</td><td></td><td>risc-v</td><td>32 32</td><td>2</td><td></td><td></td><td></td><td>+</td><td>1</td><td></td><td></td><td></td><td><u> </u></td><td>proprie</td><td></td><td></td><td>Y yes</td><td>N 4G 4G</td><td></td><td></td><td>32</td><td></td><td>https://www.sifiv ASIC IP house, 32-bit " td="">																								
riscv_sifive https://www.sif riscv_sodor https://github.co	asic scala	UC Berkeley	risc-v risc-v	64 32			\vdash		++	+			+		proprie scala	tary		Y yes Y yes	N 4G 4G N 4G 4G			32 32	\vdash	https://www.sifiv ASIC IP house, 64-bit "freedom" core free Artix-7 bitstream 1, 2, 3 and 5 stage pipe versions
		Merten Maik		32 32	2				+	+-			+	H	Y verilog	\vdash	top	Y yes			+	32	2019 202	
		Rafael Calcada		32 32	zu-2e	James Braket	1775	6		208	## v19.2	1.00 1	.0 117.4					Y yes	N 4G 4G		+	32 3	2013 202	
riscv_steel https://opencore	res.org/pro	Rafael Calcada	risc-v	32 32	2 atrix-7-3	James Braket	1784	6		116	## v19.2	1.00 1	.0 65.0		verilog	21	steel_top	Y yes	N 4G 4G	Υ		32 3	202	20 https://github.com/github version has vivado proj under grad thesis
		Western Digital				Weste high L		6	4 62			1.00 1			system			Y yes	4G 4G			32	2019 202	
		Eric Matthews	risc-v	32 32			1551		1	1 123		1.00 1	.0 79.3	IX	-,			Y yes	N 4G 4G	Y	+	32	2017 202	TAIGA: A new RISC-V soft-processor f 33% smaller & 39% faster than LEON3
riscv_tinsel https://github.co riscv_uriscv https://github.co		Ghaith Tarawneh ultra_embedded		32 32 32 32			\vdash	\vdash	++	+	\vdash	1.00 2	0	\vdash	bluespe		riscv_core	V vec	N 4G 4G	V -	+	32	202	https://poets-proj message-passing architecture designed for FPGA clusters 1 https://opencores Simple, small, multi-cycle 32-bit RISC-V CPU implementation
riscv_uriscv https://github.co		Tomasz Włostowski	risc-v			James missir	g files		+	+	## 14.7	1.00 2			verilog		/13CV_COTE	Y ves	N 4G 4G			32	2015 20:	
riscv_vanilla https://github.co	verified	Ben Marshall	risc-v	32 32	2 artix-7	Ben Marshal		- 6		150			.0 31.0	L	verilog		frv_cpu_a	Y yes	N 4G 4G	Υ	\pm	32 5	20:	
riscv_vanilla https://github.co	verified	Ben Marshall	risc-v	32 32	zu-5e	James IO lim	2422	6			## v21.1	1.00 2	.0		verilog	26	frv_cpu_a	Y yes	N 4G 4G	Υ		32 5	20:	19 "toy" 5 stage RISC-V CPU, implementing the rv32imc
riscv_vexriscv https://github.co		Charles Papon	risc-v	32 32		Charles Papo		6		346			.0 374.1	X		-	smallest	Y yes	4M 4M		+	22	20:	18 https://riscv.org/2 preformance #s for 8 configurations d "Briey" is SOC variant
riscv_vexriscv_https://github.co		Charles Papon Charles Papon	risc-v risc-v	32 32 32 32		Charles Papo Charles Papo		6		295		1.00 1 0.52 1	.0 210.9	X	Y scala	-	full no cac	Y yes Y yes	N 4G 4G 4M 4M		+	32	20:	
riscv_vexriscv https://github.co riscv_vhdl https://opencor		Sergey Khabarov	risc-v risc-v			James many				+	## 14.7				vero;pg Y vhdl & v	/erilo	p	Y yes Y yes	N 4M 4M		+	32	2016 20:	18 verilog source scala not needed 18 https://github.com/System-On-Chip based on bare Rocke both rocket & river cores
viidi <u>attps://opencor</u>	CITOIS	ocigey kilabatuv	113C*V	04 32	KIIILEX-/-	-parrica marry	111155	mig rypi C	· 1 _ 1		.17 14./	1.00 1	.~		I I I vi iui & l	- CITIU	ъ	· I yes	. 1 40 40			J2	2010 20.	TOTAL STATE OF CHIEF DESCRIPTION OF THE NOTICE OF THE COLES

Series Se	_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	E ram	F max	da tool	MIPS clk	s/ KIPS st /LUT		os code	#src files	top file	chai	fltg P max max		adr mod	# pip	start las	
The content of the	riscv_vroom	https://github.c	com/Moo	Paul Campbell	risc-v	32 32	1										system	51	cpu	Y yes	N 4G 4G	Υ		32	2019 202	2 https://hackaday.high-end RISC-V implementation 8 IPC (instructions per clock) peak, goal ~4 ave
Service Servic	riscv_zscale	https://github.c					!										scala				N 4G 4G	Υ				
Experimental control of the control	rise	https://opencor			RISC	16 16	kintex-7-	James missin	ng black bo	xes 6	1		14.7	0.67	.0	Х			rise	Y asm	N 64K 64K			16 5		
Column C							5																			
Second column Art		https://github.c							627	-	+	202	"" 40.3	0.00	0 507.4					Y yes	N 4G 4G	Y				
Proc. Proc		https://opencor								- 6	1												0			
Secondary Control Co		https://openco			RISC	24 24	kintex-7-	lames Braket	382	٠								2	rois24_241	ın						single pipe stage, passes simulation 24-bit word operations only single pipe stage, pre-simulation stage 8, 16 & 24-bit load/store
Second Column		https://openco																								
Martin M	rrisc	https://github.r	com/rene	Rene Schallner											3.0			8	top	Y asm	N 64K 64K	Υ		8	2020 202	
Section Control Cont	rtf64			Robert Finch	RISC	64 8												١ 3	rtf64	Y yes	Υ	Υ		32	2020 202	
Figure Property		https://openco				32 8				6										Υ				16		
Mary Company		https://github.c								6																
Mary		https://opencor								4	12 17												+	16		
Sect		https://opencor						James Braket	4514	6	4	1/4	## 14.7	0.67	8.6	Х			rt18088	Y yes	N N 1M 1M	Y	+		2012 201	
Column C		http://www.mp	4510	1 Olli Tidild				James Braket	52845	6	8 50	56	## 1/1/1	2.00	0 21	IV			s1 ton	V voc	V N 4G 4G	v	+	32	2007 201	
No. Property Column		https://github.c								6								130	s1_top				2		2007 201	
Part		https://www.n	0.00.0									100	mm 14.7	0.67	10 16 6	, ^				+					2012 201	
Mart		https://baioc.gi											## a13.1							Y asm			2			
Control Cont		https://github.r	c stable	Samuel Falvo II	forth	64 8	.,						- 1				verilog	4	s64x7				6		201	7 64-bit simple Forth engine very little doc
Second Column Property Prop		https://openco	r stable	Dan Gisselquist	RISC	32 32	spartan-6	James sparta	2820	6	1 10	133	## 14.7	1.00	.0 47.3	3 X							0	16 5		
Services Services Agent Care Services Agent Ca	s80186	https://github.c			x86	16 8				А						i 1	Y system	١ 50	core	Υ						
Decomposition Property Prop		https://openco						James no LU	48	6		200	## 14.7	0.10	1.0 104.2	X							5			
See No. 1992. Se		https://openco									$\sqcup \Box$					\Box					N 4G 4G	Υ	$\perp \Box$			
Margine State Property Pr		https://github.c						1	لبسا		$\sqcup \sqcup$							L.		Y asm	N 64K 64K	\vdash	\perp			
Second December		https://opencor								6	1			0.0.						Υ						
Section Process Proc		http://www.mc		.,						6	+++		## 14.7		.0 129.9				cpu01	\perp	Y 4G 4G	$\vdash \vdash$	+	32		
Section Column							virtex-6	Brad Eckert	1977	6		150		1.00	0 75.9	X				V	N		+			
Secondary March Secondary March Secondary March Secondary March Marc		https://gitnub.c					liatar 7	7 100000 0010010		-lesst C	\vdash		14.7	0.67		+								10 4		
Secretions and Pull June Barbon Secretion Secretio		nttps://opencor					kintex-/-	: James missin	ig signai de	ciarati 6			14.7	0.67	0	+	vnai	18	scarts	-			2	16 4	2011 201	
Second Column Second Colum		http://www.lire					cnartan-i	R Lyonel Barth	1563	4		01	i12 1	1.00	0 58.7	y v	vhdl	26	sh core				6	32 5	2010 201	https://github.com/smail wires CPO core originally based schoolivires has several versions
Compact Comp		https://github.c									-	75				_				yes			7			2 nrbramadas.apps; university ASIC project, read PDF 64-bit data paths, superscalar, branch analysi
Part		https://github.c	com/mon				KIIICK 7	comes way a	133003	-	J.	,,,	24.7	1.00	0.0	<u> </u>					· · · · · · · · · · · · · · · · · · ·	1 137	1	JL TO		
Supplier Complet Com		https://www-u	s unteste			32 32										1		1 20				1 8	В			
Proc. Proc		https://libre-so	c.org/doc	Luke Leighton												1	python			Υ	Υ	Υ		32	2018 202	2 https://libre-soc.o Scalable Vectors for Power ISA has the respect of Mitch Alsup
Single of co. Inter/(Interlar Armonius March March Votor A Pajaro March Votor Voto							i											2								
		https://github.c	c mature	Victor A Pajaro			!										vhdl				N 4G 4G	Υ		32	201	nice schematic and clear description, course work
Section Sect		https://github.c	com/jame	James Sharp	risc	16 16	5										Y verilog	54	slurm16_s	Y asm	N 64K 64K	Y 20	0	16	202	2 SLURM16 SoC - SLightly Useful RISC N Video console system-on-chip made for the id
State Control		https://github.c				12 12	!																	8		
Self-Configuration (Configuration Configuration Configurat						8 8			2568	6	15	93	## 14.7	0.33	3.0 4.0				top_level	Y yes						
State Stat																			top	Y yes	N 64K 64K	Y	\perp			0 https://szofi.net/p full implementation of AVR 2-stage pi variants: VR2, AVR2.5, AVR3, AVR4 & AVR5
Spart-Refect State Company State Sta				,												- 1							2	7		
Spart Mark Spart Age Spa							cyclone-1	Micha block	613	4	1	180	q17.1	1.00	58.9	9	****			Y yes	opt 4G 4G	Y	\perp	32		
Spart Spar		https://github.c					12.0. 7.			-	+		"" 447	2.00		-	verilog	262	cpu			Y	+		2019 202	
Special Spec		https://opencor							0.53	6	1 2						Y verilog	263	W1		Y		+ +	_		
Store		http://www.spa								-											V 46 46	v	+			
Stack The principle Stack Stac		https://github.u	0.00.0					Jailles Braker	32144	- 0	4 20	/3	## 14.7	1.00 2	1.1	^		17	coc_sys	v			4			
Signate Sign	src	https://github.c																1/	300	+	14 04K 04K	1 3	1			
Support States Support States Support States Support	sshcc	https://openco						Rodney Sinck	196	6		474	14.7	0.33	.0 797.9	II X		3	core	Y asm	N Y 1K 8K	Y 41	1	3		
Stack, purple, Stac		https://github.c						1								_	-					Y	5			
Stack-Lebth Inters//gentus-com/kers/, Alert Ortners stack 56 16 16 16 16 16 16 16		http://people.e	stable	Bruce R. Land	forth	16 5	cvclone1	(James Brakef	5101	4	6 29	66	## a18.0	0.67	0.3 25.9	X	verilog			Y asm	N N 64K 4K	N			2009 201	1 https://people.ecg(3) uP cores, Cornell course material VGA output, uses Nakano's tiny cpu
Stom core but study / Jennes of the stephan holding ARM 7 3 2 2 kintex-7; James Braket 813 2 6 6 3 4 159 #f 14.7 1.00 1.0 77.4 kg. 4 hydl 1.6 core V yes N 4.4 6.4 6 V 1.3 2 8 2011 2015 STORM SOC CRARAT companished storm, soc https://penenor beta Stophan holding ARM 7 3 2 32 kintex-7; James Braket 813 4 6 6 3 4 159 #f 14.7 1.00 1.0 45.7 kg. 4 kg.													4-0.0										3			
Storm, seed Missey / James Parker Storm, seed St	stacks-16-bit	https://github.c	com/rcrist	rcrist	risc	16 16	;																		202	https://www.instr Digital schematic, TTL & 3 layer bread pictures of 3 layer breadboard
Start Star	storm_core	https://openco								6	3														2011 201	4 Storm Core (ARM7 compatible) I & D caches not compiled
Substace 18 18 18 18 18 18 18 1		https://openco								6														32 8		
Substact		http://www.ult	0.00.0	,						_	-			0.20			2111401	8			N N 64K 64K	N 8	8 2			
Supers/scaler-ris Nation/ National N		https://opencor	r alpha					James Braket	1916	6	$\sqcup\sqcup$	172	## 14.7	0.67	3.0 20.1	X				Y yes	N N 64K 64K	Y	\perp	7		
Supersmall http://www.est stable Michael Ritch RISC 32 32 strata; 3 Michael Ritch 207 A 2+8 326 strate; 4 10.0 1		https://github.c	com/mon																				\perp			
Sussile Intigs://pencor alpha Gordon Agova Miss (32) all sussile Intigs://pencor alpha Gordon Agova Miss (32) all sussile Intigs://pencor alpha Valentin Angelovski Miss (32) all sussiles Intigs://pencor alpha Valentin Angelovs																		15	ssrv_top	Y yes	N 4G 4G	Y	+	32	2019 202	Super-scalar out-of-order RV32IMC performance: 6.4 CoreMark/MHz
Sustition Sust										A								١	(col oo:		N N 46 46			4.0	2005 200	
Sweet32 https://open.cor alpha Valentin Angelovski MIPS 32 15 kintex-7-3 James Brakef 1050 6 1 142 ## 147 1.00 1.0 153.1 X 8 whdl 2 Sweet32 Y yes N N 4G 4G Y 26 16 2014 2015 targets MACHXO2, no RAM		http://www.exp								A	\vdash					5 1					N N 4G 4G	Y	+	16		10. 200 20. 10. 10. 10. 10. 10. 10. 10. 10. 10. 1
Sweet32 https://open.com alpha Valentin Angelovski MIPS 32 16 kintex-7-3 James Brakef 1797 6 1 2 185 ## 14.7 1.00 1.0 10.3 1 X Y vhd 28 Sweet32 Y vs N N 46 46 V 26 16 2014 2015 targets MACHXO2, DOR RAM clock divider to Sweet32 \ Y \ vs N N 46 46 V 26 16 2014 2015 targets MACHXO2, DOR RAM clock divider to Sweet32 \ Y \ vs N N 46 46 V 26 16 2014 2015 targets MACHXO2, DOR RAM clock divider to Sweet32 \ Y \ vs N N 46 46 V 26 16 2014 2015 targets MACHXO2, DOR RAM clock divider to Sweet32 \ Y \ vs N N 46 46 V 26 16 2014 2015 targets MACHXO2, DOR RAM clock divider to Sweet32 \ Y \ vs N N 46 46 V 26 16 2014 2015 targets MACHXO2, DOR RAM clock divider to Sweet32 \ Y \ vs N N 46 46 V 26 16 2014 2015 targets MACHXO2, DOR RAM clock divider to Sweet32 \ Y \ vs N N 46 46 V 26 16 2014 2015 targets MACHXO2, DOR RAM clock divider to Sweet32 \ Y \ vs N N 46 46 V 26 16 2014 2015 targets MACHXO2, DOR RAM clock divider to Sweet32 \ Y \ vs N N 46 46 V 26 16 2014 2015 targets MACHXO2, DOR RAM clock divider to Sweet32 \ Y \ vs N N 46 46 V 26 16 2014 2015 targets MACHXO2, DOR RAM clock divider to Sweet32 \ Y \ vs N N 46 46 V V V Vs N N 46 46 V V V V Vs N N 46 46 V V V Vs N N 46 46 V V V V Vs N N 46 46 V V V V V V V V V		https://opencor								6	1	_				1 v					N N AG AC	V 3/	-	16		
Sweet 22 https://gopen.cor alpha Valentin Angelovski Mips 32 16 kintex-7: james Brakef 1177 6 1 116 ## 14.7 1.00 1.0 9.8 8 8 will 2 weerlag 1.00 will		https://opencor								6							y vhdl	28	SWEEL32_	y yes	N N 4G 4G					
September Sept		https://openco								6								20	Sweet32	Y ves	N N 4G 4G					
Sept Declaration Sept Declaration Sept Declaration Declaration Sept Declaration		https://www.ir	e-pe-					- Junes braker	-11//	- 10		110	14./	2.00	50.0	1			J. CCLJ2_	γ γ	Y 40 40	1 20				
Sam https://opencor beta Sam Gladstone etal RISC 32 32 32 32 32 32 33 34 4 6 5 197 33 4.0 5 5 5 5 5 5 5 5 5									\vdash		+++				1-	1			swt16-ton	Y asm	N Y 64K 64K	Y 31			202	16-bit, 5-stage RISC uP. RTL description in Verilog. Includes assembler, simulator, at
Symphory		https://openco					:	too m	any los			- +				1							\top			
System S		http://www.ec/					1	1 1	<u> </u>							1		47	vpu top		1 1 1 1 1 1		+			
sys_tent1001 https://github.com/zpekid/ Jolan Pekic \$2000 4 8 spartanal Zoltan Pekic \$100 Https://github.com/zpekid/ Zoltan Pekic \$2000 4 8 spartanal Zoltan Pekic \$100 Https://github.com/zpekid/ Zoltan Pekic \$100 Https://github.com/zpekid/ Zoltan Pekic \$100 Https://github.com/zpekid/ Zoltan Pekic \$100 Https://github.com/zpekid/ Zoltan Pekic \$100 \$10		1					kintex-7-	James Braket	474	6	1	197	## 14.7	0.33	.0 136.8	IX.		7	synpic12	Y yes	N N 256 2K		T			
System S	sys_emz1001	https://github.r				4 8			1022	344 4			## 14.7	0.16		Х	Y vhdl	26	EMZ1001/	Y asm	N Y 128 4K	59	9			2 https://hackaday.irecreation of Iskra EMZ1001 4-bit mid no block ram? Picture of original chip
\$\frac{\text{\$\sigma}\$\s		https://github.r	com/zpek	Zoltan Pekic			LL.								1		Y vhdl						0	16		
system01 https://peenced beta John Kent, David Burn 680 8 8 kintex-7: James Brakefield 6 9 1.4 0.3 4.0 1.0 y/yes N 0 64K 64K 7 1 2003 2009 9 1 2003 2009 9 1 2003 2009 1 2 2003 2009 1 2 2003 2009 1 2 2 2 3 4 2 2 3 4 2 2 3 4 2 2 3 4 2 2 4 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	sys0800	https://github.c																26	sys0800	Y yes	N Y 12 512				2019 202	0 https://hackaday.calculator.chip, both TI Datamath and 256x52 micro.code
System05 https://opencor beta John Kent, David Burn 6805 8 8 kintex-7-3 James Brakef 834 6 2.04 ## 14.7 0.33 4.0 2.0.2 X Y whd 1.0 System05 Y vs. N N 64K 64K Y 4 13 8 2.003 2.009 http://members.optushome.com.au/isekenge opencores download URL incomplete System11 https://opencor alpha John Kent, David Burn 6809 8 8 kintex-7-3 James Brakef 1631 6 41 88 ## 14.7 0.33 4.0 2.0.2 X Y whd 40 System01 Y vs. N N 64K 64K Y 44 13 8 2.003 2.021 http://members.optushome.com.au/isekenge opencores download URL incomplete System11 Ntips://opencor alpha John Kent, David Burn 6809 8 8 kintex-7-3 James Brakef 1631 6 41 88 ## 14.7 0.33 4.0 1.03 X Y whd 40 Open Y vs. N N 64K 64K Y 44 13 8 2.003 2.021 http://members.optushome.com.au/isekenge opencores download URL incomplete Alpha Vs. N 64K 64K Y 44 13 8 2.003 2.009 http://members.optushome.com.au/isekenge opencores download URL incomplete Alpha Vs. N 64K 64K Y 44 13 8 2.003 2.009 http://members.optushome.com.au/isekenge opencores download URL incomplete Alpha Vs. N 64K 64K Y 44 13 8 2.003 2.009 http://members.optushome.com.au/isekenge opencores download URL incomplete Alpha Vs. N 64K 64K Y 44 13 8 2.003 2.009 http://members.optushome.com.au/isekenge opencores download URL incomplete Alpha Vs. N 64K 64K Y 44 13 8 2.003 2.009 http://members.optushome.com.au/isekenge opencores download URL incomplete Alpha Vs. N 64K 64K Y 44 13 8 2.003 2.009 http://members.optushome.com.au/isekenge opencores download URL incomplete Alpha Vs. N 64K 64K Y 44 13 8 2.003 2.009 http://members.optushome.com.au/isekenge 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.00		https://github.c									\Box							15	sys9080		N N 64K 64K	Υ				8 https://opencores 8-bit 8080 CPU based on 29XX bit-slice series of devices AMD 1978 51 pge ap note
system09 https://open.cor stable John Kent, David Burn 6809 8 8 kinter-1-laws Brakef 1631 6 41 8 ## 14,7 0.33 3.0 6.0 IX Y visual burn 9 2 203 2021 http://members.d from John Kent web page opencores download URL incores download URL		http://member								6													$\perp \Box$			9
system09 https://open.cor stable John Kent, David Burn 6809 8 8 kintps://open.cor system11 https://open.cor system11 https://open.cor system11 https://open.cor system11 https://open.cor system11 https://open.cor system11 y system11 https://open.cor system2 y system3		https://openco																		Y yes			$oxed{\Box}$			
		https://openco				0	KIIIICA 7								3.0 6.0) IX	Y vhdl	40	cpu09l	Y yes	N N 64K 64K	Y 44	4 13	8		1 http://members.o from John Kent web page opencores download URL incorrect, use col E
system68 https://opencor stable John Kent, David Burn 6801 8 8 spartan-3 James Brakef 2235 4 4 46 ## 14.7 0.33 4.0 1.7 X Y Vndl 21 cpu68 Y Ves N N 64K 64K Y 2003 2009 http://members.optushome.com.au/iekent/		https://opencor															Y vhdl	17					\perp	$\sqcup \sqcup$		
	ystem68	https://opencor	stable	John Kent, David Burn	6801	8 8	spartan-3	James Braket	2235	4	4	46	## 14.7	0.33	1.0	/ X	Y vhdl	21	cpu68	Y yes	N N 64K 64K	Υ			2003 200	9 http://members.optushome.com.au/jekent/

Section State Michael L. Hasenfratz Solt State Michael L. Hasenfratz Solt State Stat	_uP_all_soft	opencores or prmary link	status author	style ,		FPGA	repor con	n LUTs Dff 5	nults	lk F	e tool	MIPS /inst	clks/ KIPS	ven o	src code	#src files top file	tooi chai	tg p, ve		max byte		pip start las	secondary web	note worthy	comments
See 1. May 1. Ma		barren //annanana	stable Mishael I Hessefort	C001			2 James Beel	of 1507 4		2 72		,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	40.		15b sustant	J	N N			4	Jon 700.) http://mambana	hannel on John Kontin COO1	tested on Annual Coolean & Strain boards
Service of the control of the contro		nttps://opencor						-							viidi	15 Wb_cyclol 1	yes								
See No. 1965 1965 1965 1965 1965 1965 1965 1965		https://page.com									## 14.												nttps://www.vtto		
Section 1. Appendix of the control o		https://opencor																					2		
Mathematical Content of the property of the	*	https://opencor									## 10	0.00									+++				and a second projects
Series of the property of the		https://opencor														7 765	yes I	NI N	64K	64K Y	+++		n n		0032 300
Martine Martin Martine Martine Martine Martine Martine Martine Martine Martine		https://opencor							<u> </u>	251		0.00		1/		7 103 1	yes I	N N	CAV.	CAV V			1		
March		https://opencor								163				v	verilog	5 TROs V	yes I	N N					8		cal usages
Monthe Market M. M. Market M.		https://dithub.co												Ŷ		3 table997 N	yes i	N N			20		2	280, 8080 & gameboy inst sets, sever	
See Line Minister See Line Min		https://github.c													verilee			IN IN						2016	
Mary Control Mary		https://github.c																N					3	no doc extremely small RISC	difficulty with timing try 7 Ons
See		https://github.co	stable cielo ee						++								/ilei	`						no doc, extremely small ruse	
Service Methods 1985		http://tomlib.or															Η,	v N					-	consurito: ovnorimental use	- /
The control of the co		http://temlib.or													vhdl	48 fnu simple						4 2013 201			
Mary Mary Mary Mary Mary Mary Mary Mary		https://github.c				6	Some Bran	5750	-			2.00	2.0 25.0						_				2		
See New Methods (1986) 1 (1986		https://onencor				6 kintex-7	- James Brak	ef 2331 6		44	## 14	7 0.67	40 32			2 TG68 fast V	ves I	N N					2		
Second Column Col		https://opencor														3 TG68docC \	ves I	N N				6 2013 202	1		
The service of the control of the co	the12X 12uP		alpha lames Brakefield	stack/a	acc 12 12	2 kintex-7	-3 James Brak	ref 972 6	1	1 123	## 14.7	7 0.50	1.0 63.3											combo stack/accumulater design	load/store arch, not optimized
The Control of the		https://opencor							-									-			1 1		2		
See Subject of Supplier Suppli	thor	https://opencor			64 16		James WIP	0 0 0 0 0 0				1 2.00		Ŭ.	system v		asm '	Υ	16F	16F Y	6		1 https://github.com		
The first former where w	thor	https://opencor	mature Robert Finch	RISC	32 3	2	Robert Find	h 90000	3	06					verilog	thor \	asm '	Y	4G	4G Y	6	4 2015 202	https://github.com	n/robfinch/Thor	variable length instructions
No.	thor	https://opencor	mature Robert Finch			2									verilog								https://github.cor	Thor-2: L1 & L2 caches, GP float & ve	ctor regs
March Marc		https://opencor				6			3	06											6	4 2015 202	2 https://github.com		
The content of the	tigli_cpu		stable Cleiton Juffo			6 kintex-7				455	## 14.7	7 0.67	4.0 119.7	Х					64K	64K			3		
May Part P	tim	https://github.cr	om/ben-n Ben Marshall			zu-3e	James deg	enerate synthesis 6									1 1	Υ	4G				5		
w. w	tiny_cpu	http://www.cs.h	errors K. Nakano	stack	< 16									IX	verilog	11 DE2_TINY Y	yes I	N					http://www.cs.hir		
The first building and a place of the control of th		https://github.cr	om/ept22 Ezra Thomas	RISC	8 16	6						1		Y	verilog				64K	64K Y	44 1	6 202	https://ezrasrobo	small cpu with VGA	includes GPU (char gen)
Part		https://opencor				2 kintex-7	-3 James Brak	ef 874 6		189	## 14.7	7 1.00	2.0 107.9										7		
Second Process Proce		https://opencor												1	ahdl					64K Y			9		· ·
Supple Market M		https://opencor	alpha Jordan Earls	RISC	8 8	arria-2	James Brak			384	## q13.	1 0.17	2.0 235.5	IX	vhdl	2 tinycpu	asm I	N N			12		2 directory contains	subset of 6502	MIPS/inst reduced due to few inst
Proc. Proc		https://github.c	stable Ken Jordan			kintex-7	-3 James Brak	ef 185 6	L I	1 175	## 14.7	7 0.33	3.6 86.9		vhdl	12 system		N N					7	educational 8-bitter with 4-bit addre	why use block RAM?
Particular Supersylvation According and Super		https://github.cr	om/dillon Dillon Huff	RISC	32 32	2									verilog	49 cpu \		N	4G	4G N	13 3	2 201	9	very small ISA with multi-cycle, pipel	ned & with forwarding implementations
19. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	tiny-riscv	https://github.co	om/hushc Hyounguk Shon	RISC	32 32	2									verilog	35 riscv_top \	1	N	4G	4G Y	24 3	2 201	9	course work, reduced risc-v, 24 inst,	four variations: cache, multi-cycle, pipeline & sir
19. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	tinyvliw8	https://opencor	alpha Oliver Stecklina	VLIW	/ 8 3	2 kintex-7	-3 James hack	ket 895 6		149	## 14.7	7 0.33	1.0 55.0	Х	vhdl	19 sysarch		N Y	256	1K Y		2013 202	D	tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs
Manual Column Manual Colum	tis-100	https://github.co		accun	n 8 8	3									vhdl	2 tis100 Y							https://en.wikiped		
Secondary Seco	tisc	https://opencor	beta Vincent Crabtree	accun	n 8 8	kintex-7	-3 James Brak	ef 195 6		87	## 14.7	7 0.33	1.0 147.1	Х	vhdl	1 TISC		N	256	1K Y		2 2009 200	9	Tiny Instruction Set Computer	minimal accumulator machine
No.	tms1000	https://opencore				3												N	64	1K	54		1		
Month Department Departme	totalcpu	https://opencor				2 kintex-7	-3 James Brak	ef 229 6	1	149	## 14.7	7 0.33	3.0 71.7	Х				N			1		9	data width 12 bits and up, no data m	emory
Note	tpu	https://github.co				6																			essing Unit. A simple 16-bit CPU in VHDL for ed
Looke Cop. The properties Looke Warner Toroney Rick Si 18 18 17 20 18 18 18 17 20 18 18 18 18 18 18 18 1		https://opencor	beta Dinesh Annayya			kintex-7	-3 James Brak					0.00		IX	verilog				64K	64K Y		2011 201	5	includes perpherials	
Stage Stage March March Application Stage Stage March March Application March Marc		https://opencor												IX		6 tv80n \	yes I	N N					https://github.com	derived from Daniel Wallner's T80, A	
Supplied State Parkel Policy Control State Parkel Policy Control		http://minnie.tu												1		16 cpu							5		originally schematic based (Logisim)
Material State Material Register Materia		https://opencor													verilog	25 ucore Y							D		
## 1992 Marche (Marche) ## 1992 Marche) ##		https://github.co															asm I	N	256	64K Y			https://github.cor		
		https://opencor																					7		
une configure to trace more from Formal Monodated Res. 2 \$1 Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-condition of the Computer Unit Non-trace \$1.5 \text{ Interval Non-condition of the Computer Unit Non-conditi		http://www.dte											3.0 122.0					N	64K	64K Y	33 2 3	2 2000 200	0		
Supple S		https://people.e																_							
State Mars Tagged Mars Tagged Mars Tagged Mars																					1		https://cs.uwater		
Variety of the properties Section Sectio		https://opencor	stable Pablo Salvadeo etal											!				N	512	512	8	2011	http://www-gti.de		
		hara 11	stable Hans liggeler	1171	10 1						## 14								46	46 1/		2000	http://www.ht-lat	time triggered arch	Dud Webilik
See Process		https://www.siit																							
Magnet M		https://opencor											2.0			22 V586	yes i	N					nttps://gitnub.cor		www.youtube.com/channel/UCNbm8Ban54cv
verlige, 502 https://pithubuk stable Arlet Ottens 6502 8.8 8 intex-7.3 james private 47 0.31 4.0 verlige, 502 1011 1.7 1		https://opencor														22 core	yes i	N .	IIVI	IM Y			https://gitnub.com		www.youtube.com/cnannel/UCNbm8Ban54cv
Verling 6502 Inter-/ (right) but Stable Afet Ottens 6502 8 8 Inter-7-3 lames Brakef 407 6 200 pt 14 14 200 pt 15														Х		23 V6502 \	yes I	N N	64K	b4K Y			nttps://opencores		
verlice_65022 https://gethub.cd alpha Aref Otters 6502 65 8 Merex-72 marrier 6502 65 65 65 65 65 65 65 6		https://gitnub.co												v		3 cap1802 N	yes I	N N							all except KAM in one source file
werlogs-SCO2 Intests / / / / / / / / / / / / / / / / / /		https://gitnub.ci												X			yes I	N N							
New Processing Section Markey Mar		https://github.ci												Х	verilog		yes I	N N	04K	04K Y			itteb.//idd/bdg.xs	idiiiiii/diricq ipga/0302/	host ROM manned to LUTe2
Secondary Seco		https://github.c							-					v							+++		https://github.e		
New Normal New		https://backade															yes I	NI N	64K	64K Y	+++		https://github.com		
Verlige-harvard Intitox://github.com/jawv Jae-Won Chung RISC 16 16 16 16 18 18 18 18		https://hackada						do 872 608 6	+							36 vhh	yes I	N N	64K	64K V	+++		https://github.com		
Verlige-harvard https://github.com/jaywe Jae-Won Chung RISC 16 16 24-3e James multi- 171 6 357 ## V2.11 0.67 1.0 1.99 X Verlige 57 cpu02 Y N N 64K 64K N 23 2.019 2.019 multi-driven nets multi-driven ne		https://github.co	dipila Wellang Ending			6	James viVd	0/2 000 0	++	313	VZ1	1.00	3.0 113.3	^									a ccps.//gitilub.COI		
Verlige-harvard https://github.com/jaywg Jae-Won Chung RISC 16 16 2a-3e James multi-driven net 28 6 1 2a-3e James multi-driven net 5 2a-3e James multi-driven net 5 2a-3e James multi-driven net 6 2a-3e James James multi-driven net 6 2a-3e James James multi-driven net 7a James James James multi-driven net 7a James		haras //aith. h				C 2-	James et 1	4i 171 C		257			1.0 1200	v				-							
verlige-harvard https://github.com/javvg Ja-Won Chung RISC 16 16 16 zu-3e James multi-driven nets 5 stage pipelined CPU, same for cpu4 thru cpu verlige-harvard https://github.com/javvg Ja-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 0 0 3 st y verlige pipelined CPU, same for cpu4 thru cpu verlige-harvard https://github.com/javvg Ja-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 0 0 3 st y verlige pipelined CPU, same for cpu4 thru cpu verlige-harvard https://github.com/javvg Ja-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 0 0 3 st y verlige pipelined CPU, same for cpu4 thru cpu verlige-harvard https://github.com/javvg Ja-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 0 0 3 st y verlige pipelined CPU, same for cpu4 thru cpu verlige-harvard https://github.com/javvg Ja-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 0 0 3 st y verlige pipelined CPU, same for cpu4 thru cpu verlige-harvard https://github.com/javvg Ja-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 0 0 3 st y verlige pipelined CPU, same for cpu4 thru cpu verlige-harvard https://github.com/javvg Ja-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 0 0 3 st y verlige pipelined CPU, same for cpu4 thru cpu verlige-harvard https://github.com/javvg Ja-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 0 0 3 st y verlige pipelined CPU, same for cpu4 thru cpu verlige-harvard https://github.com/javvg Ja-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 0 0 3 st y verlige pipelined CPU, same for cpu4 thru cpu verlige-harvard https://github.com/javvg Ja-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 0 0 3 st y verlige pipelined CPU, same for cpu4 thru cpu verlige-harvard https://github.com/javvg Ja-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 0 0 3 st y verlige pipelined CPU, same for cpu4 thru cpu verlige harvard https://github.com/javvg Ja-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 0 0 0 3 st y verlige pipelined CPU, same for cpu6 verlige-harvard https://github.com/javvg Ja-Won Chung RISC 16		https://gitnub.co				_	James mul		++	35/	## VZ1.	U.b/	1.0 1399	^	verilog			N N	04K	CAK N	23				
verilog-harvard https://github.com/jaywc Jae-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 0 ## V21.1 0.67 1.0 X verilog 7 cpu05 Y N V 64K 64K N 23 4 5 2019 2019 multi-driven nets Branch prediction with a BTB with 2-bit satural verilog-harvard https://github.com/jaywc Jae-Won Chung RISC 16 16 zu-3e James multi-driven net 6 0 ## V21.1 0.67 1.0 X verilog 7 cpu05 Y N V 64K 64K N 23 4 5 2019 2019 multi-driven nets Branch prediction with a BTB with 2-bit satural verilog-harvard https://github.com/jaywc Jae-Won Chung RISC 16 16 zu-3e James multi-driven net 6 0 ## V21.1 0.67 1.0 X verilog 7 cpu05 Y N V 64K 64K N 23 4 5 2019 2019 multi-driven nets branch prediction with a BTB with 2-bit satural verilog-harvard https://github.com/jaywc Jae-Won Chung RISC 16 16 zu-3e James multi-driven net 6 0 ## V21.1 0.67 1.0 X verilog 7 cpu07 Y N V 64K 64K N 23 4 5 2019 2019 multi-driven nets branch prediction with a BTB with 2-bit satural verilog-harvard https://github.com/jaywc Jae-Won Chung RISC 16 16 zu-3e James multi-driven net 6 0 ## V21.1 0.67 1.0 X verilog 7 cpu07 Y N V 64K 64K N 23 4 5 2019 2019 multi-driven nets branch prediction with a BTB with 2-bit satural verilog-harvard https://github.com/jaywc Jae-Won Chung RISC 16 16 zu-3e James multi-driven net 6 0 ## V21.1 0.67 1.0 X verilog 7 cpu07 Y N N Y 64K 64K N 23 4 5 2019 2019 multi-driven nets branch prediction with a BTB with 2-bit satural verilog-harvard https://github.com/jaywc Jae-Won Chung RISC 16 16 zu-3e James multi-driven net 6 0 ## V21.1 0.67 1.0 X verilog 7 cpu07 Y N N Y 64K 64K N 23 4 5 2019 2019 multi-driven nets branch prediction with a BTB with 2-bit satural verilog-harvard https://github.com/jaywc Jae-Won Chung RISC 16 16 zu-3e James multi-driven net 6 0 ## V21.1 0.67 1.0 X verilog 7 cpu07 Y N N Y 64K 64K N 23 4 5 2019 2019 multi-driven nets branch prediction with a BTB with 2-bit satural verilog-harvard https://github.com/jaywc Jae-Won Chung RISC 16 16 zu-3e James multi-driven net 6 0 ## V21.1 0.67 1.0 X verilog 7 cpu07 Y N N Y 64K 64K N 23 4 5 2019 20		nttps://github.co					James mul			+	## V21.1	0.67	1.0	X	verilog			N N	64K	64K N	23	4 2019 201	9		
verliog-harvard https://fiththub.com/jaywe Jae-Won Chung RISC 16 16 2u-3e James multi-driven nets 6 0 0 milti-driven nets 16 2u-3e James multi-driven nets 6 0 0 milti-driven nets 10 milti-driven		https://github.co									## v21.3	1 0.67	1.0	Х	verilog			N Y	64K	64K N	23	4 5 2019 201	9		
verilog-harvard https://github.com/jaywe Jae-Won Chung RISC 16 16 zu-3e James multi-driven net 6 0 m multi-driven		https://github.co	77				James mul	ti-driven net 6	$\perp \perp$		## v21.3	1 0.67	1.0	Х	verilog	_		N Y	64K	64K N	23	. 0 -0-0 -0-	9	multi-driven nets	Data forwarding from the ALU
verlige-harvard https://github.com/jaywc Jae-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 l ## V21.1 0.67 1.0 X verling 7 cpu07 V N V 64K 64K N 23 4 5 2019 2019 multi-driven nets instruction cache and data cache werling-harvard https://github.com/jaywc Jae-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 l ## V21.1 0.67 1.0 X verling 8 cpu08 V N V 64K 64K N 23 4 5 2019 2019 multi-driven nets instruction cache and data cache werling-harvard https://github.com/jaywc Jae-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 l ## V21.1 0.67 1.0 X verling 9 cpu09 V N V 64K 64K N 23 4 5 2019 2019 multi-driven nets 0.0MA module and its interrupt mechanism verling-harvard https://github.com/jaywc Jae-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 l ## V21.1 0.67 1.0 X verling 9 cpu09 V N V 64K 64K N 23 4 5 2019 2019 multi-driven nets 0.0MA module and its interrupt mechanism verling-harvard https://github.com/jaywc Jae-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 l ## V21.1 0.67 1.0 X verling 9 cpu09 V N V 64K 64K N 23 4 5 2019 2019 multi-driven nets 0.0MA module and its interrupt mechanism of properties of propertie	,	https://github.co	om/jaywo Jae-Won Chung			6 zu-3e	James mul	ti-driven net 6	$\perp \perp$		## v21.3	1 0.67	1.0	Х	verilog			N Y	64K	64K N	23	4 5 2019 201	9	multi-driven nets	Branch prediction with a BTB with 2-bit satural
verlog-harvard https://github.com/jaywu Jae-Won Chung RISC 16 16 zu-3e James multi-driven nets 6 l m m	verilog-harvard	https://github.cr	om/jaywo Jae-Won Chung	RISC	16 16	6 zu-3e	James mul	ti-driven net 6	\perp		## v21.	1 0.67	1.0	Х	verilog	7 cpu06 \		N Y	64K	64K N	23	4 5 2019 201	9	multi-driven nets	tournament branch predictor
Verilog-harvard https://github.com/jawwa Jae-Won Chung RISC 16 16 2u-3e James multi-driven net 6 0 ## V21.1 0.67 1.0 X Verilog 8 cpu08 Y N Y 64K 64K N 23 4 5 2019 2019 multi-driven nets instruction cache and data cache Miles M	verilog-harvard	https://github.cr	om/jaywo Jae-Won Chung			6 zu-3e	James mul	ti-driven net 6			## v21.3	1 0.67	1.0	Х	verilog	7 cpu07 \	1	N Y	64K	64K N	23	4 5 2019 201	9	multi-driven nets	Memory latency parameter
verilog-harvard https://github.com/jaywci jae-Won Chung Name (a-won Chung Name) (a-won Name) (a-won Name) (a-won Name) (a-won Name) (a-won Name) (a-won Chung Name) (a-won Name)	verilog-harvard	https://github.cr	om/jaywo Jae-Won Chung			6 zu-3e	James mul	ti-driven net 6			## v21.3	1 0.67	1.0	Х	verilog	8 cpu08 \		N Y	64K	64K N	23	4 5 2019 201	9	multi-driven nets	instruction cache and data cache
very seption better 1 to 1 to 2 to 1 to 2 to 2 to 2 to 2 to		https://github.co					James mul	ti-driven net 6			## v21 1	1 0.67	1.0	Х	verilng		1 1	N Y	64K	64K N	23	4 5 2019 201	9	multi-driven nets	DMA module and its interrunt mechanism
verysimpleque intros://eithub.com/MCZS Abdullah Yildiz		https://github.co	om/janua lae-Won Churz				James mul	ti-driven net	+	+	## 1/21	1 0.67	1.0	X	verilog	10 cpu10 N		N V	64K	64K N	23			multi-driven nets	DMA interleaved with instructions that access
Neg		https://github.co	om/MC2S Abdullab Vilde			2 24-36	James Hull	a arrectifiet 0	++	+ +	VZI	0.07	1.0		veriles	TO Chain I	Vec !	N N	16V	16K N	9 7	7 3 2013 201	https://github	educational 2 address public	is missing processor PTI
vhdl_cpu https://github.com/Cgras (harles Grassin accum 8 1 5 partan-3 (harl 203 4 1 14 0.20 2.0 vhdl 6 computer Y asm N N 2.5 2.5 N 1.4 2017 2020 https://charleslabs educational, very simple case statement program whdl-msp430 https://github.com/levine Rafe Hideo Toyonot MSP430 16 1 Description N 1.4 4.6 4.0 2.7 2.0 Whdl 1.5 processor 4.0 2.7 2.0 Whdl 1.5 processor 4.0 4						2	+ +	+ + +	++	+ +	+	+											, incups.//gitilub.COF		
whd/cpu2 https://github.com/lebric Fabric No. 1 degree Search N 1 degree 4 degree Y 29 32 5 2018 McGill Un. Course, MIPS CPU/VHDL. MIPS Inst card, pipe hazard notes whdl-msp430 https://github.clm.nature Rafael Hideo Toyomot MSP430 16 16 V 29 32 5 2018 McGill Un. Course, MIPS CPU/VHDL. MIPS Inst card, pipe hazard notes whdl-msp16-upl https://github.clm.nature Rafael Hideo Toyomot MSP430 16 16 V 29 32 5 2018 McGill Un. Course, MIPS CPU/VHDL. MIPS Inst card, pipe hazard notes whdl-msp16-upl https://github.clm.nature Rafael Hideo Toyomot MSP430 16 16 V 29 32 5 2018 McGill Un. Course, MIPS CPU/VHDL. MIPS Inst card, pipe hazard notes whdl-msp16-upl https://github.clm.nature MsP430 16 16 4 2018 2018 2018 2018 2018 2018 2018 2019 "generic 8-bit processor" In onemory, just 10 locations whdl-simple-upl https://github.cl_untsets/elleviols. Msp1		https://github.co				6 spartan	3 Charl	203 4	++	+	10	7 0 20	2.0										http://charleslahe		
vhdl-imsp430 https://github.c mature Rafael Hideo Toyomot MSP430 16 16 16 16 16 17 16 2018 2018 2018 2018 course project, inspired by msp430, very little commentary vhdl-imsp430 https://github.com/laxyord Anurag Saha Roy risc 8 16 incomplete source code 16 16 256 256 16 2019 "generic 8-bit processor" no memory, just 10 locations vhdl-simple-up https://github.c untested Pietro Lorefice RISC 16 64K N 27 16 2019 "generic 8-bit processor" no memory, just 10 locations vhdl-simple-up https://github.c untested Pietro Lorefice RISC 16 64K N 27 16 2018 course project, inspired by msp430, very little commentary vhdl-simple-up https://github.c untested Pietro Lorefice RISC 16 64K N 27 16 2018 2019 "generic 8-bit processor" no memory, just 10 locations vhdl-simple-up https://github.c untested Pietro Lorefice RISC 16 64K		https://github.co				2		200	++	+++	14.	3.20			71101								R		
whdl-simple-up https://github.c untested risc 8 16 incomplete source code Image: source code		https://github.cl				6		+ + +	++	+ +	\dashv	+			vhdl								В		
whdl-simple-up <a a="" github.cl<="" href="https://github.cl untested Pietro Lorefice RISC 16 16 arria-2 James ran out of memory A ## q18.0 0.67 1.0 whdl simple-up untested N N 64K N 16 2014 2014 simple processor using VHDL for logid based on Gray's xsoc whdl-simple-up <a github.cl"="" href="https://github.cl untested RISC 16 16 kintex-7-3 James ran out of memory 6 ## 14.7 0.67 1.0 whdl 10 processor Y N N 6 K N 16 2014 2014 simple processor using VHDL for logid based on Gray's xsoc</td><td></td><td>https://github.co</td><td></td><td></td><td></td><td>6</td><td>inco</td><td>mplete source code</td><td>+</td><td>+ +</td><td></td><td>1</td><td></td><td></td><td>******</td><td></td><td>1, 1.</td><td>+</td><td></td><td></td><td></td><td></td><td>9</td><td></td><td></td></tr><tr><td>vhdl-simple-up https://github.cl untested Pietro Lorefice RISC 16 16 16 kintex-7: James ran out of memory 6 ## 14.7 0.67 1.0 vhdl 10 processor Y N N 64K 64K N 16 2014 2014 simple processor using VHDL for logic based on Gray's xsoc	е. р. е е е е е е	https://github.cl				6 arria-2					## a18.0	0.67	1.0				1 1	N N					4	Series of the broadcase.	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
								out of memory 6			## 14.7	7 0.67				10 processor Y	1 1				1 1	6 2014 201	4		
												1	i I					Ť					В		

uP all soft	opencores or	style	/ g .	SZ		repor co	m LUTs	s	ć-	£ blk F	g,	tool M	IPS cl	ks/ KIPS	ven u	src	#src	U TOO	flte	max =	max byt	e ts :	adr #	bib	start last	secondary web		
folder	prmary link status author	clon		ış	FPGA	ter en			5	F ram max	gat			nst /LUT		code	files top file	은 용 cha	i pt	. I		s = n		e	year revis	link	note worthy	comments
vrisc	https://github.com/jayval Jay Valentine	RIS	C 32	32					Ħ		+		_			vhdl	21 process	or V			4G Y	_	6 3	- 102	2017		little-endian Harvard architecture RI	simple caches
vscale	https://github.co.stable UC Berkelev	risc				James Bra	kef 307	72	6	12	7 ##	14.7 1	.00	1.0 41.2	x		23 vscale		N	1 40	40 1	37		_	2016 2017		risc-v RV32IM vscale processor, depi	
w11	https://opencor alpha Walter Mueller	PDP.				James Bra			6		7 ##			2.0 28.0			118 pdp11_			N 4M	4M Y	70	_		2010 2022	https://github.com	Boots UNIX. has MMU & cache, retro	
w450	errors Ze Long	CIS		8		James blo					##			3.0	~ .	verilog	3 w450	1 , , c s	- ' '		256 Y		10		2012	neeps.//grandb.com	appears to be class project	3 versions of w450, used latest, patches cause
wb z80	https://opencor stable Brewster Porcella	Z80		8		James Bra			6	14	4 ##				х	verilog	4 z80 cor	e Y ves	N	N 64K		-			2004 2012		derived from Guy Hutchison TV80	Wishbone High Performance Z80
wb4pb	https://opencor stable Stefan Fischer	picoBl		13		James inc					##			3.0			14 picobla			Υ	-				2010 2013	https://en.wikiped	software addon for picoBlazeSoftwa	
wb4pb	https://opencor stable Stefan Fischer	picoBl				Stefan Fisc			4	1 10	2 ##			3.0 36.2						Υ					2010 2013		software addon for picoBlazeSoftwa	
whitham 68k	https://www.iw errors Jack Whitham	6800				James no			+ 1					4.0		vhdl	Picco.	Ylasm		4G	4G Y		1		2002 2003		university project, 68020 subset	read thesis, code generator for top modules
wisc-sp13	https://github.co stable Shyamal H Anadkat	RIS	C 16	16												verilog		Υ	N		64K N			8	2007 2017			gn of a microprocessor called the WISC-SP13
wisc-sp13	https://github.co stable Prayag Bhakar	RIS	C 16	16												verilog		Υ	N	64K	64K N			8	2007 2021		CS 552 term project : functional desi	gn of a microprocessor called the WISC-SP13
x32	http://citeseerx. stable Sijmen Woutersen	fort		8	kintex-7-3	James mis	sing defin	nes	6		##	14.7 1	.00	1.0		vhdl	32 core	Y yes	N	4G	4G Y				2006 2007	https://pdfs.sema	MS thesis, byte code, needs caches	
x9	https://github.com/yehzh Simon Zhang	riso	8	9			Ť									system	24 top lev	el Y asm	ı N	256	256 Y	13	1	6	2016 2017		9-bit processor: 4:1:4 op-code, RO, R	1 fields
xgate	https://opencor alpha Robert Hayes	RIS	C 16	16	kintex-7-3	James Bra	kef 277	78	6	15	9 ##	14.7	0.67	1.0 38.3	Х	verilog	7 xgate t	ор Ү	N			42	1	6	2009 2013		high pin count	Freescale XGATE co-processor compatible
xmega_core	https://opencor beta Gheorghiu Iulian	AVI	R 8	16	kintex-7-3	James Bra	kef 111	16	6	12	0 ##	14.7	0.33	1.0 35.6	Х	verilog	34 mega_c	or Y yes	N	64K	128K Y	72	3	2	2017 2018	https://git.morgot	8 AVR cores, 4 sets LUT counts poste	https://git.morgothdisk.com/VERILOG/VERILO
xproz	http://www.bitl stable Herbert Kleebauer	CIS	C 16	16		sch	ematic ba	sed						1.0		schema	tic	Y asm	n N	64K	64K				1993 1995		documentation in German	*.1 schematic design
xpu	http://excamera macros James Bowman	fort	h 16	8	kintex-7-3	James req	ures prep	rocessor	6			14.7	0.67	1.0		vhdl	1 c2a								2003 2003		predates J1	uses preprocessor on VHDL
xr16	https://github.ce stable Jan Gray	RIS	C 16	16	kintex-7-3	James Bra	kef 27	73	6	26	3 ##	14.7	0.67	1.0 644.8	Х	verilog	4 xr16	Υ	N	64K	64K		1	6	1999 2001		handcrafted instruction set	tool FPGA P&R, speed mode better
xr16	https://github.co stable Jan Gray	RIS	C 16	16	zu-2e	James nee	ds 34	46	6	28	2 ##	v20.1 (0.67	1.0 547.0	Х	verilog	4 xr16	Υ	N	64K	64K		1	6	1999 2001		handcrafted instruction set	tool FPGA P&R, speed mode better
xsoc	http://www.fpg stable Jan Gray	RIS	C 16	16	kintex-7-3	James ver	y sl 37	71	6		##	14.7	0.67	1.0	Х	verilog	16 xsoc	Y yes	N	N 64K	64K Y	16	4 1	6	2000 2001		very compact, bare core	similar to xr16
xtensa	https://ip.cadenproprietar tensilica/cadence	RIS	C 16	16,2	proprieta	ry										propriet	tary			4G	4G		3	2 5,7		ch 8, Processor De	upward compatible family, sliding re	ASIC usage, TIE tool generates RTL & software
xthundercore	http://forum.ga alpha majordomo	RIS	C 32	16	kintex-7-3	James Bra	kef 79	93	6	2 19	3 ##	14.7	1.00	1.0 243.7	Х	vhdl	49 xtc	om yes	N	Y 4G	4G		1	6 5	2014	http://www.xthur	Gadget Factory Forum thread	in debug, no comments, mostly in simulation
xucpu	https://opencor alpha Jurgen Defurne	RIS	C 16	16	spartan-6	James Bra	kef 35	56	6	4 18	7 ##	14.7 1	1.00	1.0 524.8	X Y	vhdl	25 system	4k		4K	4K				2015 2017		Experimental Unstable CPU	
xulalx25soc	https://opencor mature Dan Gisselquist	RIS	C 32	32	spartan-6	James Spa	rta 793	36	6	4 25 8	7 ##	14.7	1.00	1.0 11.0	X Y	verilog	topleve		N	N 4G	4G N	20	1	6 5	2015			uses ZIP CPU
y80e	https://opencor stable Sergey Belyashov	Z80	8 (8	cycone-3	Sergey Be	yas 255	57	4		##	14.7	1.00	3.0		verilog	15 top_lev	el Y yes	N	N 64K	64K Y				2013 2019		Y80e - Z80/Z180 compatible process	based on Y80 from "Microprocessor Design U
y86-64	https://github.c early Adithya Sunil	x86	64	8												verilog									2021		limited set of x86-64 operations	educational
yacc	https://opencor stable Tak Sugawara	MIP	S 32	32	kintex-7-3	James ma	pe 222	20	6		##		1.00	1.0	IX	verilog	10 yacc2	Y yes	N	4G	4G Y		3	2 5	2005 2009		derived from, but independent of pla	YACC Yet Another CPU CPU
yafc	https://github.ce alpha Tim Wawrzynczak	fort	h 16		kintex-7-3	James Bra	kef 61	17	6	4 24	7 ##	14.7	0.67	1.0 268.5	Х	vhdl	20 cpu	asm	ı N	Y 8K	8K	26			2014			influenced by J1, F16 & C18
yari	https://github.c stable Tommy Thorn	MIP	S 32	32	kintex-7-3	James Bra	kef 361	10	6	15 18	9 ##	14.7	1.00	1.0 52.3	X Y	verilog	8 top			2M	2M		3	2	2004 2008		subset of MIPS R3000	
yarvi	https://github.co beta Tommy Thorn	risc-	-v 32	32	kintex-7-3	James Bra	kef 215	52	6	17 12	2 ##	14.7 1	1.00	2.0 28.3	Х	verilog	3 yarvi_so	c Y yes	N	N 4G	4G		3	2 3	2016		no multiply or divide	simple implementation of RISC-V
yasep	https://hackada alpha Yann Guidon	RIS	C 16	32	kintex-7-3	James red	uce 63	32	6	21	5 ##	114.7	1.00	2.0 170.0	AX	vhdl	3 microYA	E! Y asm	n N	N 2G	2G	51	1	6	2005 2018	www.youtube.cor	JavaScript generated VHDL, revisions	ongoing
yfcpu	https://github.ci errors Cory Walker	RIS	C 16	16	kintex-7-3	James deg	en 1	18	6		##	14.7	0.67	1.0		verilog	2 yfcpu	Υ	N	N 256	256 Y	5	1 1	6		Colin Mackenzie?	Educational	very simple
ygrec8	https://hackaday.io/proje Yann Guidon	riso	8	16												vhdl			N	256	256 Y	20		8	2017 2021	https://hackaday.	educational uP with front panel	front panel: one button per op-code
z3	https://opencor stable Charles Cole	CIS	C 8	8	arria-2	James Bra	kef 349	95	Α	2 14	1 ##	a18.0 (0.33	3.0 4.4	1	verilog	3 boss	Y		128K	128K				2014 2014	https://en.wikiped	Infocom Z-Machine V3, youtube vide	http://inform-fiction.org/zmachine/standards
z80control	https://opencor alpha Tyler Pohl	Z80) 8	8	kintex-7-3	James Bra	kef 148	33	6	18	9 ##	14.7	0.33	3.0 14.0	ΧY	verilog	55 top de:	Y yes	N	N 64K	64K Y				2010 2012	,		interfaces to DRAM, based on T80 core
z80-fpga	https://github.com/Obiju: Juan Gonzalez-Gomez	z Z80) 8	8											L	verilog	5	Y yes		N 64K	64K Y				2020		Based on iceZ0mb1e by abnoname a	
z80soc	https://opencor stable Ronivon Costa	Z80) 8	8	zu-3e	James Bra	kefield		6		1/10	v21.2	0.33	3.0	IX Y	vhdl	19 top s3e	Y yes	N	N 64K	64K Y				2008 2016		based on Daniel Wallner's T80	
z80soc	https://opencor stable Ronivon Costa	Z80) 8	8	spartan-3	James Bra	kef 247	74	4	2 19 7	8 ##	14.7	0.33	3.0 3.4	IX Y	vhdl	19 top s3e	Y yes	N	N 64K	64K Y				2008 2016		based on Daniel Wallner's T80	directory disappeared
zap	https://opencor alpha Revanth Kamaraj	ARIV	17 32	32	kintex-7-3	James Bra	kef 755	58	6	1 9 13	5 ##			1.0 17.9	х	verilog	37 zap top		N	N 4G	4G Y		1	6	2017 2022	https://github.cor	ARMv4T & Thumbv1	has cache & mmu
zap	https://opencor alpha Revanth Kamaraj	ARM	17 32			James hig			A		1 ##			1.0 10.8	X	verilog			N	N 4G	4G Y		1		2017 2022		ARMv4T & Thumbv1	has cache & mmu
zbasic	https://github.c/mature Dan Gisselquist	RIS							\Box							verilog	70 main	Y yes	N	N 4G	4G Y	35	1		2018 2020	https://github.cor	bare bones variant of zipcpu	autofpga builds complete system
zet86	https://opencor alpha Zeus Marmolejo	x86	5 16	8	kintex-7-3	James Bra	kef 364	42	6	1 6	8 ##	14.7	0.67	2.0 6.2	х	verilog	32 fpga_ze	t_ Y yes	N	N 1M	1M Y				2008 2018	https://github.cor	equivalent to 80186, boots MS-DOS	Zet The x86 (IA-32) open implementation
zipcpu	https://github.co stable Dan Gisselquist	RIS	C 32	32	kintex-7-3	James Bra	kef 168	37	6	2 21	8 ##	14.7 1	.00	1.0 128.9	Х	verilog	7 zipcpu	Υ	N	N 4G	4G Y	35	1	6 5	2015 2021	www.librecores.o	ISA has chnaged, multiple instruction	
z-machine	https://github.cstem veril Robert Baruch	CIS	C 8	8	arria-2	James Bra	kefield		Α		##	q18.0 (0.33	3.0	1	system	15 plugh	Υ	N						2016	http://inform-ficti	Z-machine (Zork)	https://www.youtube.com/watch?v=2fNBkU
zpu	https://github.co stable Oyvind Harboe	fort	h 32	8	kintex-7-3	James Bra	kef 107	73	6	3 28	3 ##	14.7 1	1.00	4.0 65.9	Х	vhdl	23 zpu_cor	e Y yes	N	4G	4G Y	37			2008 2009		zpu4: 16 & 32 bit versions, code size	ZPU the worlds smallest 32 bit CPU with GCC
zpuflex	https://github.comature Alastair M. Robinson	fort		8		Alasta app			4		Ť					vhdl	4 zpu_cor		N		4G Y	37			2014 2015	https://github.cor	addditional instrucitons	
zpuino	http://alvie.com alpha Alvaro Lopes	fort	h 32	8	spartan 6	James Bra	kef 254	47	6	4 12 12	6 ##	14.7 1	1.00	4.0 12.3	ΧY	vhdl	papilio		N	4G	4G Y	37			2008 2012		SoC version of modified ZPU	pipelined, removed ucf file
ztapchip	https://github.cc stable Vuony Nguyen	MIP				James Bra			Α					1.0 3.2	_		53 ztachip	11,							2015 2015		multi-core with MIPS master	files no longer available, was under developm
ztapchip	https://github.cc stable Vuony Nguyen	MIP			,				T	100				1.0	IX Y		53 ztachip	+	+				\dashv		2015 2022		vexriscv uP, AXI crossbar	Intel & Xilinx support, runs tensor flow
	, 5=,								\Box		1							\top	\top			+	\neg				,	- Private and a second
	# usable(beta, si 0 25	•		_		•	559				. ±	13			verilog	400	non-bla		9 80									

	115 # usable(beta, st	0	25	88	254	blank	559	#	526	#	13	426 verilog	400
	50 "B" or "X" of lim	1		939	691	a						683 vhdl	367
MIPS/	MHz Pro-rating for data siz	e:			83	zu-3e						sys verilog	55
1-bit	0.04		16-bit	0.67	64-bit		2.00					proprietary	36
4-bit	0.17		24-bit	0.80	Silicon A	rea equival	ents					scala	12
8-bit	0.33		32-bit	1.00	LUTS/DS	P48	16:1					schematic	19
12-bit	0.40		48-bit	1.50	LUTS/Blo	ock RAM	32:1						
Under the assumption that the core is capable of one instuction per clock													

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_uP_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version

non-blank 659 80

asm 135 Web page DMIPS p. en.wikipedia.org/wiki/Instructions_per_community.freesc_www.eembc.org/coremark/index.php forth 10 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/Instructions_per_second

/5	_paper_only
60	educational
25	_weak_start
8	_up_cores
5	in limbo
10	planning
52	simulation
573	main+sim
521	net main
644	total

353	VHDL
399	Verilog
51	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
36	proprietary
13	other
4	Schematics
877	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)

_uP_all_soft opencores folder prmary lir	ctatus author T N + EDGA N Dff E 3 E N + EDGA N S S S S S S S S S S S S S S S S S S	e year revis lin
ool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number	lon / to to
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors	
:lks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP	
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality	
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado	
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)	
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc	
# src files	number of source files for compile, place, route & timing; includes test benches	
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here	
doc	is documentation provided?	
tool chain	is there a compiler or assembler provided or available	
fltg pt	does the compile, place, route & timing run include floating point?	
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)	
max data	maximum data address	
max inst	maximum instruction address	
byte adrs	is byte addressing provided	
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective	
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++,indir, (indir+), (indir), (indexed), abs-short/direct page, scaled	
# reg	number of registers in register file	
pipe len	number of pipeline stages	
start year	year of first design activity	
last revis	last year for revisions or web page updates	
secondary web link	secondary web address	
note worthy	anything special about the design	

note worthy

comments