_uP_all_soft folder	opencores or prmary link	status author	style / clone	data sz nst sz			LUTs ALUT	Dff 5 1 blk	F g	tool ver	MIPS c	iks/ KIPS	ven dor	ocode file	top file	은 cha	fltg -> i pt =	max dat	max byte	adr		ipe start en year i		secondary web link	note worthy	comments
	ore uP Invent		James Br	akefield	d			1-1-1-														, , , ,				I.
•	other soft core p																									
totalcpu	https://opencor	alpha	RISC	12+ 12	2 kintex-7-3 Jam	es Brakef	229	6 1	149 ##	14.7	0.33	3.0 71.	7 X	verilog 10	cpu		N				16	2007	2009		data width 12 bits and up, no data me	emory T
odess	https://opencor	stable Dmytro Senyakin	RISC	## 16		rtro Senya		A 72 112				1.0 23.3					Υ		4G		16	2017		https://opencores	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg
odess odess	https://opencor	stable Dmytro Senyakin stable Dmytro Senyakin	RISC	## 16	cyclone-5 Jam cyclone-5 Jam	es reduce : es slow to :	35984	A 72 112 A 72 112				1.0 11.4		system 27 system 27		V Y asm	Y	4G 4G	4G 4G	++-	16 16	2017		https://opencores	Altera proj. Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg 37-bit adr, quad issue, caches, 32-64-128 fltg
odess	https://opencor	stable Dmytro Senyakin	RISC			tro Senya		A 72 112		q17.1	4.00	1.0 14.3		system 27	CoreOne	V Y asm	Y				16	2017		https://opencores	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt
odess	https://opencor	stable Dmytro Senyakin	RISC	## 16				A ## 462			4.00		Α	system 27	CoreQua	d Y asm	Υ	4G			16	2017		https://opencores	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg
odess theia gpu	https://opencor	stable Dmytro Senyakin beta Diego Valverde		96 64		rtro Senya 1 es huge a 9		A 72 122			0.40			system 27 SPL verilog 32		d Y asm	Y	46	46		16	2017				37-bit adr, quad issue, caches, 32-64-128 fltg four cores, huge LUT count, 2/3rds LUT RAM
	haannee //miahaahaa	stable Warren Seto	AA64	64 32			723	280 6 2	156 ##	14.7	1.00	1.0 215.3				V	1,1	40	4G Y		32	2018				pipelined, inst: LDUR, STUR, ADD, SUB, ORR,
legv8 legv8	https://github.co	stable Warren Seto	AA64	64 32		es Brakef	884					1.0 215.0		B verilog 2 B verilog 2	arm_cpu	Y yes	N	4G	4G Y	9	32	2018			coursework, limited ISA, 3 versions	inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ,
legv8	https://github.co	om/mattc Matthew Olsson	AA64			es Brakef	884	6 2	137 ##	14.7	1.00	1.0 155.0)	verilog		Y yes	N	4G	4G Y	9	32	2018			another implementation	legv8 from Patterson & Hennessy 2017
risc63 kcp53000	https://github.co	om/domir Dominik Salvet	RISC risc-v	64 16			2103	1080 6				1.0 227.8		vhdl 16 B verilog 4		Y ves			256K Y		16 32	2020		httns://github.com	tightly packed 16-bit ISA, no mult, no kestrel #3. basic 64-bit RISC-V	BS thesis in Chech uses state machine RTL generator
fisc		stable Miguel Santos	RISC	64 32	2 cyclone-4 Jam	es Brakef	5036	4 21			2.00	1.0 26.3	1 A	system 13	fisc_core	Y yes	Y N	102	Υ	85 6		5 2018		http://www.archf	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, alte
ARM_Cortex_A mecrisp-ice	https://develope	ASIC ARM	ARM A53 forth		2 asic Xilir 5 spartan7 Jam		6000	8860 6 16 16	1500 63 ##	22.2		0.5 1000 2.0 9.8		asic y verilog 48	14		Y N	100	16F Y		\vdash	2011	2022	https://en.wikiped	uses pro-rated LC area 64-bit data size, some comments in G	dual issue, includes fltg-pt & MMU & caches
mecrisp-ice fisa64	https://github.co	beta Robert Finch	RISC		2 kintex-7-3 Jam			6 12 7			1.50			verilog 48			NY		105 1			2011	2023	https://github.cor	n/robfinch/Cores	need to use multi-cycle on mult
cray1	www.chrisfento	alpha Christopher Fenton	CRAY1			es undefi		6 15 1		v21.1		1.0	Х	verilog 46	cray_sys	Y yes	Y N	4M	4M N		536	2010		CRAY data sheets	homebrew Cray1	24-bit address registers
cray1 fpgammix	www.chrisfento	alpha Christopher Fenton stable Tommy Thorn	CRAY1 MMIX			es undefi es Brakef		8305 6 15 1 A 8 10			6.00 1.50	4.0 3.0		verilog 46 system 3		Y yes	Y N Y Y	4M	4M N	256	536 288	2010 2		CRAY data sheets	homebrew Cray1 clone of Knuth's MMIX	24-bit address registers micro-coded
cray1	www.chrisfento	alpha Christopher Fenton	CRAY1	64 16	kintex-7-3 Jam	es Brakef	13463	7358 6 19 10	127 ##	14.7	6.00	1.0 56.6	5 X	verilog 46	cray_sys	Y yes	YN	4M	4M N	128	536	2010	2015	https://www.chris	homebrew Cray1	24-bit address registers
forwardcom	https://github.co	stable Agner Fog	cisc	64 32			21121 29964	7392 6 15823 6 26 108				1.0 5.3 2.0 1.0	3 X	system 18	top	Y asm	Υ	64K	32K Y	64	64	2016		https://www.forw		x86 adr modes, vector inst use width of vect
btsr1arch s1_core	https://opencor	alpha Brendan Bohannon stable Fabrizio Fazzino etal	SPARC	64 32			52845	6 8 59			2.00				topunit s1_top	y yes	Y N Y N	4G	4G Y	04	32	2018		https://www.yout https://en.wikiped	64-bit regs, 16x inst, 48-bit VM reduced version of OpenSPARC T1	BJX2 is superset of BtSR1, 4 data sizes Vivado run
btsr1arch	https://github.co		CISC	64 16				23767 6 52 112				2.0 0.7	7 X			Y yes	YN	256T	256T Y	64	32	2018		https://www.yout	64-bit regs, 16x inst, 48-bit VM	BJX2 is superset of BtSR1, 4 data sizes
riscv_percival thor	https://github.co	mature Robert Finch	risc-v RISC	64 32		eC largest		27996 6 306	50	v20.2	1.00	2.0 0.4	4 X	system ~60 verilog	thor2	Y yes	N Y	16E	16E Y		32 64	2017		https://github.cor	Open-Source Posit RISC-V Core with 0 Thor-2: L1 & L2 caches, GP float & ve	Quire Capability, cav6(AKA Ariane) derivative
thor	https://opencor	mature Robert Finch	RISC	64 16			10000	306						verilog	thor5		Y				64	2015	2023	https://github.cor		plans for more features, eventually 2M LUTs
qupls	https://github.co	WIP Robert Finch	risc	64 40	Rob	ert Finch 16	60K						Х	system 98	qupls	Y asm	Υ				64	2023	2024	http://www.finitro	Qupls (Q+): 2024 version of the Thor	variety of three operand & u-coded instruction
classic_HP_cale	https://github.co	stable Brian Nemetz	accum	56 10			1750	6 3	233 ##		0.17		2 X	vhdl 15				30	4K N	40	7	2012				includes LED display driver & UART, for Papil
ks10	http://www.tecl	alpha Rob Doyle	PDP10	36 36	spartan-6 Rob	Doyle	4427	6 15	50 ##	14.7	1.00	2.0 5.6	5 X	verilog 39	esm_ks1	0 Y yes	Y N		N	+	+	2011	2014		36-bit accum & 18-bit adrs	ucf file, most tests pass
a_tiny_up	https://www.qu	ora.com/ Simon Moore, Frankie	RISC	32 32		es tiny LL	35	A		q18.0		1.0		system 1	TinyCom		N Y		1K N		128	2007			from Thacker's version, Un Cambridg	
riscv_serv riscv_serv	https://github.co	om/olofk/ Olof Kindgren	risc-v risc-v	32 32		Kindgrer Kindgrer	125 198		125 ## 32 ##		1.00	32.0 31.3 32.0 5.3	_	verilog 63 verilog 63					4G Y		32 32	2018			6K cores in vu37p, reg-file in blk-RAM RISC-V contest prize. 1-bit ALU	https://github.com/olofk/corescore https://github.com/olofk/corescore
supersmall	http://www.eec	stable Michael Ritchie	RISC	32 32	2 stratix_3 Mic	nael Ritch	207	A 2+8	126 ##		1.00	16.0 38.3	1 A	verilog							J.	2005	2009		2-bit serial, Mostly MIPS-I compliant	Copyright 2005,2006,2009 Jonathan Rose, an
riscv_serv mb-lite plus		om/olofk/ Olof Kindgren stable Huib Arriens	risc-v uBlaze	32 32	2 cyclone1(Olor 2 kintex-7-3 Jam	Kindgrer es Brakef	239		80 ## 319 ##		1.00	32.0 10.5 1.0 1308	A A	verilog 63 B vhdl 34	serv_top	Y yes	N N	4G	4G Y	45	32	2018		https://riscv.org/2	smallest risc-v core, many boards Delft Un. Of Tech. course work	https://github.com/olofk/corescore use inferred RAM
riscv_engine-v	https://github.co	om/micro Antti Lukats	risc-v	32 32	2 Kilitex-7-3 Jaili	es bi akei	306	4 4	313 ##	14.7	1.00			verilog 11	tullibi	Y yes	N	4G	4G Y	45	32	2018		https://riscv.org/2		no source for xilinx, no implementation docs
riscv_GRVI-pha	http://fpga.org/	beta Jan Gray	risc-v	32 32	2 virtex-u-2 Jan		320					1.0 1172	2 X	proprietary		Y yes	N	4G	4G Y	45	32	3 2015		https://www.yout	hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P
tarhi nios-v	https://github.co	alpha Dagvadorj Galbadrakh el.com/cc Intel	RISC riscv	32 32		es everyt ra compa	396 421	6 1 A	123 ##	14.7 g24.2	1.00	4.0 77.9 1.0 1050) X	verilog 4	tarhi_cor	Yves	N opt	16M 4G	16M N	11	32	2013		https://www.intel	no doc, extremely small RISC requires Quartus Prime Pro? Ashling	difficulty with timing, try 7.0ns ALM mystery: off by 2X? No FF counts
riscv_minimax	https://github.co	om/gsmer Graeme Smecher	risc-v	32 16	5 KU060 Gra	eme Smed	423	61 6	200 ##	v22.2	1.00	4.0 118.2	2 X	verilog 2	minimax	Y yes	N	4G	4G Y		32	2022	2023		LUT count comparisons with other ris	most 32-bit insts microcoded, limited 16-bit
cpugen riscv vexriscv	https://opencor	stable Giovanni Ferrante beta Charles Papon	RISC risc-v	32 16	kintex-7-3 Jam 2 artix-7 Cha	es Brakef rles Papoi	474 481		192 ## 346	14.7		1.0 271.8		vhdl 14 scala	cpu smallest		N N		4M Y			2003	2009	https://ricgy.org/2		using 16 bit example "Briey" is SOC variant
riscv_rudolv	https://github.co	om/bobbl Jörg Mische	risc-v	32 32		Mische	545	6	200 ##			1.0 367.0		verilog 4		Y yes	N	4G	4G Y	++	32		2023	nttps://riscv.org/2		34 clock mult & divide
microblaze		proprietar Xilinx	uBlaze		2 kintex-7 Xilir		546		320			1.0 603.		proprietary		Y yes	opt Y	4G	4G Y	86	32	3 2002				70 configuration options, MMU optional
microblaze mecrisp-quintu	https://www.xili	proprietar Xilinx prge.net/p Matthias Koch	uBlaze riscv	32 32	2 virtex ultr Xilir 2 spartan7 Jam	es added	563 572		682 ## 100 ##	_		1.0 1248		proprietary verilog 24	FemtoRV		opt Y	4G	4G Y	86	32	3 2002	2023	https://en.wikiped	MicroBlaze MCS, smallest configurati based on femtorv32, some comment	70 configuration options, MMU optional uls3s.v adds memory to femtorv32
nios2	inceps,//sourcere	proprietar Altera	Nios II	32 32		ra consis	584	A	420 ##	q16.0	1.00	1.0 719.2		proprietary		Y yes	opt	4G	4G Y		32	2004	2023		fltg-pt, caches & MMU options	Nios II/e: min LUTs version, DMIPS adj, 1.68
mips-cpu softpc		alpha Jeremiah Mahler	MIPS Nios II	32 32		es added	596 613	6 1	244 ##	14.7 g17.1		1.0 409.2 5.0 58.9	2 X	verilog 15 vhdl 13	cpu pios 300	Y yes	N opt	4G	4G Y		32	5 2017	2017		Very early stage project, only implem nine variations in attempt to improve	
amic-0		stable Alberto Moriconi	stack	32 8		es vivado	622					6.0 67.0		vhdl 12		r Y	N	4G	4G Y		32	2010	-013	https://en.wikiped		36-bit uCode, usually Java virtual machine
opc.opc7cpu	https://github.co	stable revaldinho	RISC	32 16	6 kintex-7-3 Jam	es Brakef	624	6	303 ##	14.7	1.00	2.0 242.8	3 X	verilog 2	opc7cpu	Y asm	N N	1M	1M N		16	2017		https://revaldinho	OPC7 32bit, based on OPC5LS, more i	see hackaday One Page Computing Challenge
lxp32 riscv picorv32	https://github.co	beta Alex Kuznetsov beta Clifford Wolf	RISC risc-v	32 32		es Brakef or small	743 761	844 6 3 1.5 442 6	278 ## 769 ##			2.0 186.9 3.0 336.8			lxp32u_t picorv32		N N	4G 4G	46 Y	30	256 32	3 2016 2 2016 2		nιτρs://ixp32.githi https://github.cor	register file in block RAM mimimal features, soc options	vendor neutral source code designed for minimum LUTs
riscv_picorv32		beta Clifford Wolf	risc-v	32 32	2 kintex-U-: Cliff	oresmall	761	442 6	454 ##	v16.2	1.00	3.0 198.9	X	verilog 1	picorv32	Y yes	N	4G	4G Y		32	2016			mimimal features, soc options	LUTs & Fmax for Kintex, Virtex & Ultrascale+
xthundercore lxp32	http://forum.ga	alpha majordomo beta Alex Kuznetsov	RISC	32 16		es Brakef es Brakef	793 850					1.0 243.7 2.0 115.4		vhdl 49 vhdl 20		on yes	N Y	4G	4G V	30	16 256	5 2014 3 2016 2	2022	http://www.xthur	Gadget Factory Forum thread register file in block RAM	in debug, no comments, mostly in simulation vendor neutral source code
tiny64	https://opencor	stable Ulrich Riedel	RISC	32 32		es Brakef	874	6 6				2.0 107.9		vhdl 6	tinyx	u asili		64K		14	8	2004		nccps.//inpoz.gitiii	data size from 32 to 64 bits	micro-coded sub-ops
coen_316_cpu	https://github.co	alpha G.K Yvann Monny	RISC	32 32	kintex-7-3 Jam		897 930					3.0 47.0	X	vhdl 8	cpu_dp				32 N	20	32	2018		hatman / / moration 11		very small caches do not infer any RAM
J1a32 mblite	https://opencor	stable James Bowman beta Tamar Kranenburg	forth uBlaze	32 32		es DFF ex es Brakef	930	6 2	358 ## 227 ##			1.0 384.4		verilog 3 vhdl 18	j1 core wb	Y ves	n N N	4G	4G Y	86	32	2 2006 2		nttps://pytnonli	uCode inst, dual port block RAM not all instructions implemented	DFF used for 18 deep data & return stacks moved everything to work library
simplecpucore	https://github.co	om/Karan Karang	arm	32 32	2 kintex-7-3 Jam	es bare o	946	309 6	100 ##	v24.1	1.00	1.0 105.	7 AX	vhdl 11	arm_core	e Y yes	N	4G	4G Y		16	5 2	2017		CPU core for ARMv3, educational	no RTL comments, shows ASIC layout
lxp32 riscv wildcat	https://opencor	beta Alex Kuznetsov	RISC risc-v	32 32		es Brakef tin Schoe	948 993		250 ##	v21.1		2.0 131.9 1.0 112.0	AIX 6	vhdl 20 scala 32	lxp32u_t	o Y asm	N N	4G	4G Y	30	256 32	3 2016 2	2022		register file in block RAM comparison of 3, 4 & 5 stage pipeline	vendor neutral source code
aeMB	https://opencor	beta Shawn Tan	uBlaze	32 32	z u-3e Jam	es Brakef	997	434 6 3	250 ##		1.00	1.0 250.8	3 ALX	verilog 7	aeMB_cc	or Y yes	N	4G	4G Y		12	2004	2009	ps.,, arxiv.org/	not 100% compatable	Digital Design With Chise
riscv_dark	https://github.co	beta Marcelo Samsoniuk	risc-v	32 32			1000	6	220 ##	v20.1	1.00	1.0 220.0) XL	verilog 4	darkriscv	Y yes	N	4G	4G Y	45	32	2 2018			written in one night, low line count	ku040 overclock 400MHz, builds for 18 fpga
zpuflex aeMB	https://gitnub.co	mature Alastair M. Robinson beta Shawn Tan	forth uBlaze	32 32	cyclone-3 Alas 2 kintex-7-3 Jam		1000 1018	354 6 3	131 ##	14.7	1.00	1.0 128.5		vhdl 4 verilog 7		or Y yes	N	4G	4G Y		++	2014 2		nups://gitnub.cor	addditional instrucitons not 100% compatable	
tridora-cpu	https://gitlab.co	m/sledere Sebastian Lederer	stack	32 16	5 artix-7 Jam	es incom	1019	362	100 ##	v24.2	1.00	4.0 24.5	5 Х	Y verilog 20	top	Y yes	N	4G	4G				2024	https://hackaday.	32-bit stack machine, Wirth pascal	3-bit to 16-bit instructions, some with enable
nios2 f32c		proprietar Altera beta marko zec. vordah. Da	Nios II risc-v	32 32			1020	A 6 4 33	290 ##			1.0 255.9		proprietary vhdl 50		Y yes	opt N Y	4G	4G Y	30	32	2004 5 2014	2010	http://www.nvi-b	fltg-pt, caches & MMU options MIPS or RISC-V ISA, Arduino support	Nios II/f: fastest version, DMIPS adj, 2.15 Cor
sweet32	https://opencor	alpha Valentin Angelovski	MIPS	32 16			1048	6 1				1.0 176.:		B vhdl 2		Y yes	N N	4G	4G Y	26	16	2014		nccp.//www.nxlab	targets MACHXO2, no RAM	nttps://www.youtube.com/wattnrv=55MZN
riscv_fwrisc	https://github.co	om/mball Matthew Balance	risc-v	32 32	2 igloo2 Mat	thew Bala	1060	4	20 ##		1.00	6.7 2.8	3 AL	system 8	fwrisc_fp	γ yes	N	4G	4G Y	45	32	2018	2018	https://opencores	featherweight entry 2018 RISC-V con-	
armv2a_vlsi zpu	https://github.co	stable Oyvind Harboe	arm forth	32 32 32 8			1069 1073	778 6	86 ## 283 ##			1.5 53.8 4.0 65.9		vhdl 21 vhdl 23	zpu core	Y yes	N Y	4G 4G	4G Y	37	27	2008	2022		ASIC project, has vcc & vss connection zpu4: 16 & 32 bit versions, code size	original ARM/Acorn, external caches ZPU the worlds smallest 32 bit CPU with GCO
an-noc-mpsoc	https://opencor	mature Alireza Monemi	uBlaze	32 32	z u-3e Jam	es vivado	1079	6 3 1	333 ##	v21.1	1.00	1.0 308.9	X	Y verilog 90	aeMB_tc	r Y ves	I N I	4G	4G Y	1 1	Ш	2014			choice of lm32, aeMB, mor1kx or or1	full system has network of cores
	https://github.co	beta VectorBlox	risc-v MIPS	32 32	2 stratix-5 vec		1082 1100	A ?	244 ##	14.7	0.98	1.0 221.0) A	vhdl 13	orca	Y yes	N	4G	4G Y		32	2016	2007		*, /, fltg-pt all optional	RV32IM
mips_linder multi-cycle-cpu	https://github.co	paper Michael Linder om/Amrik Amrik Sadhra		32 32	2 kintex-7-3 Jam 2 spartan6 Jam		1100	655 6	83 ##	14.7	1.00	1.0 216.5	X	B vhdl 39 vhdl 48	top leve	i yes		4G 4G	4G Y	21	32	2007		https://www.yout	masters thesis nicely documented with state diagram	no LUT RAM, source code in PDF spreadsheet for test programs, ISE project
		1		~																						

Manusel Lange Ma	_uP_all_soft folder	opencores or prmary link	status au	ıthor	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff CT all plk	F max	a tool		clks/ KIPS inst /LUT	ven dor	src #si		S chai			nax byte inst adrs		1 1	oipe start las		note worthy	comments
STATES SAME AND ALL AN	ep32	http://forth.org/								2309 6												29		20:	2		
See		https://opencor						James Brakef						1.0 165.2	X	Y verilog 90	aeMB	Y yes 1	N .			43	4.0		3		
See The Section 1 and 1		https://gitnub.co																							5		minimai isa
The second property of the control o		https://sourcefo			RISC	32 32	2 kintex-7-3	James Brakef		6 4 6	110	## 14.7	7 0.67	1.0 61.9	Х	verilog 8	RISCO	Y yes 1	۱ I	4G	4G			2011 201	8 https://people.in	minimalist Wirth, education tool	Lola: https://people.inf.ethz.ch/wirth/Lola/ind
Section 1. The content of the conten	openfire2	https://opencor																							2		
Section 1. The control of the contro		https://github.co																				\vdash			https://opencore		
THE MATERIAL SET 1985 WE SHOWN		https://opencor										## 14	1.00	1.0 201.8	^	vhdl 1	7 eightthirty	Y yes 1	N 2:			28	10		https://retroram	5-bit op-code & 3-bit reg #	
March Marc	jam	https://github.co										## 14.7											32		4		,
Standard Standard Ash, John Stan	riscv_niosv	https://www.int						intel fastest		A 2						proprietar	у							5 20.	1		
The control of the co	jam	https://github.co										## 14.													4		
Column C		https://gitildb.co		ароп								## v24.:				y Scala	Tuli 110 cac					86			4 https://docs.amd		
Series of the control process and the control process	hive	https://opencor			stack	32 16				A 8 24												40	10	8 2013 20:	5		
Section of the property of the	riscv_dark	https://github.co																				45	32		4 https://blog.hack		
The Control of the Co		https://github.co		luru																			22		4		need to use inferred block RAM
Secure Michael Methods 16		https://github.co		a										1.0 115.1											6		
The first Annual was before the control of the process of the proc		https://github.co			RISC	32 32	2 kintex-7-3		1445	6 6	161	## 14.	7 1.00	1.0 111.6	х	verilog 2	2 fpga_top	Y yes 1	u .	4G	4G Y	21	32	2008 203	https://github.co		MIT course work
To the control of the		https://opencor											7 1.00	1.0 79.2	Х	vhdl 9	spartan3e	_n yes 1				41		2016	https://github.co		
Mary		https://www.lat		mi						4 4			1.00	1.0 39.8	L	Y verilog	.,	Y yes 1	V .	4G	4G Y			5 202	1		
Security Manufactures and Security Manufactu	ion	https://opencor									163	## 14.	7 1.00	1.0 373.2	AX	vhdl 1	2 mips soc	Y ves	<u>, </u>	4G	4G Y				B https://github.co		
Section Section (Assemble) Secti	riscv_taiga	https://gitlab.co		hews	risc-v	32 32	2 zyng			1	123		1.00	1.0 79.3	AX	system 4	5	Y yes 1	v .	4G	4G Y		32		2		
50. Ord 10 Mars 1 September 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 1997 19	openscale	http://www.lirm																									data is for single secretblaze
1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.		http://www.lirm		rthe																		86	32	5 2010 20	2 www.lirmm.fr/AL		PV22IA cnoc M20V for rog file interrupts
Seed to Seed Principle Seed Principle	J1b 16	www.excamera.		wman								## 14.	7 1.00	1.0 223.4	X	verilog 3	i1					20	32	2 2006 202	3		DFF used for 16 deep data & return stacks
The control of the property of the control of the c	cpugen	https://opencor	stable Giovanni	Ferrante	RISC	32 16	6 kintex-7-3	James Brakef		6 8	154	## 14.7	7 1.00	1.0 96.3	AX	vhdl 14	4 cpuc		N N					2003 200	9	x86 .exe generates VHDL RISC uP	
The contract of the contract o		http://www.mo																							D		
Section Control Cont		https://github.co				0- 0-								4	AL					4G	4G Y				https://opencore		
See Market	p rem	https://github.co													AX					4G	4G Y				4 http://zipcpu.com		
	forth_kf532	https://github.co			forth	32 6				6 4 4	172	## 14.7													3		
The control of the property of	riscv_wildcat	https://github.co																							https://arxiv.org/		
The control of the co		https://github.co			mips	32 32	2 spartan7 .				230	"" VZJ.			\vdash	vhdl 10	NYU6463F	Y yes 1	N .				J.	202	0 4 https://github.co		
No. Condition No. Conditio	riscv_steel	https://gitilub.co														verilog 2:	1 steel top	Y ves	V .	4G	4G Y				4 https://github.co		
In the contract of the contrac	riscv_rv32soc	https://github.co	om/tomve tom verbe	eure	riscv	32 32	2 spartan3 .	James Brakef		843 4 4 6	50	## 14.7	7 1.00	1.0 28.0	AX								32	20:	8 https://tomverbe	vexriscv in verilog, VexRiscV CPU - A	
Sect	sweet32	https://opencor										## 14.7													5		
March Cores, Prints, Company March Cores, Prints, Company March Cores, Prints, Company March Cores, Prints, C				om						A		_										104 10		5 2001 201	5		
MAND Control of National Control of Mand State 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 19		https://github.co										## v21.:			^		risclite m	Y ves					32	202	D ILLD://www.cast-		
Interest		http://www.arm					6 virtex-5	ARM 65nm		6				1.0 105.3		proprietar		Y yes 1	v .	4G	4G Y		16		https://en.wikipe		
No. of the content	j68	https://code.goo																					16		4		
		https://opencor														verilog 7	altor32			4G	4G Y		10		4 https://openrisc.i		
Martine Company Martine Co		https://opencor					2 zu-se . 2 kintex-7-3										5 Dm								6		
		https://sourcefo			forth	32 16	6 spartan7 .	James Brakef	1976	2384 6 4 8							3 j1a	Y forth 1	v .	4G	4G Y			2011 202	3	32-bit data size, some comments in 0	distinct j1a.v for each data size
Part Control State Lararido Diminitro Lararido Diminitro State Lararido Diminitro Lararido Diminitro State Lararido Diminitro State Larar		http://www.fort									150		1.00	1.0 75.9		proprietar	у							20:	0		
Second column Second colum		http://www.pro																Y yes	, .		4G V				http://www.astro		
Section Proceedings Proc		https://github.co								1085 6								Y yes 1	v .	4G	4G Y				2 https://github.co		designed for minimum LUTs
11. core 1582s / //spectros 5482s / //spectros	riscv_pequeno	https://github.co					2 artix7	Mitu R 16 cus		1564 6	100	##	1.00	1.0 48.0	Х	system 3:	1 pqr5_core	Y yes 1	V			53		5 2022 202	4 https://chipmunk		https://github.com/iammituraj/iammituraj
Debron Attention (11/19/19/19/19/19/19/19/19/19/19/19/19/1	arrive derit op a	https://github.co	8													verilog 4	risclite_m	Y yes	<u> </u>				22	202	0		no interrupts or reg banks
Indication Ind		http://opencor									104	## q13	1 1.00	1.0 90.6	AX	verilog 9	m1_core	yes r						2007 20	7		modified to use DRAM serial mult
attemency http://www.ntt. stable Yann Sommeau, Mich Link32 32 Jaria 2 James Brakef 2266 A 4 30 169 ## f13.1 0.80 1.0 5.50 LX verifolg 24 Im32, Cpu Vyes N Y 46 46 V 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	varvi	https://github.co																							6		
Internal collabor Inte		http://www.latt								A 4 30	149	## q13.:	1 0.80	1.0 55.0	LX	verilog 24	4 Im32_cpu	Y yes 1	V Y	4G	4G Y		52		https://en.wikipe		
microblazev https://www.amd.com/re/ Milinx Fisco 32 32 Mintex Milkinx Linear 1 1 1 1 1 1 1 1 1		https://opencor										## 14.					2 riscompat	Y yes 1					_				
April Apri		https://www.ens		וווע								## \\24 .										104 10			4 https://docs.amd		
Description Process Description Process Description Process Description Process Description Process Description Descri	yacc	https://opencor		wara						6 6												30			9		
https://gen.gord https://gen.gord stable hellwing Geisse RisC 32 32 kintex-7-3 James Brakef 233 9 6 1 160 ## 14.7 1.00 1.5 45.5 ALX Verling 14 Cpu Y Ves N 512M 256M V 1.6 2019 from "Oightal design and computer a ringle cycle, atticemical 2 http://www.nct stable Vann Simmeau, Mich M32 32 22 22 * 22 * 22 * 23 23 * 23 22 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23 * 24 * 25 23	cpu_32	https://github.co	om/aslak3 Lawrence	Manning	risc	32 32	2 spartan7 .	James Brakef	2281	785 6 2	104	## v23.2	2 1.00	1.0 45.7	Х	vhdl 1	5 cpu32	Y asm	N E	64K (64K Y	32	16	202	2 https://www.you	uses customasm, doc in readme.r	VGA pattern generator youtube video
Secondary Seco		https://opencor															5 core	Y yes 1	N .						4	Storm Core (ARM7 compatible)	I & D caches not compiled
atticemico 32 http://www.latti stable Yann Siommeau, Mich M33 32 32 EP3 Lattice Semico 2370 4 4 30 115 0.80 10 38.8 LX verilog 26 frv. cpu a V ves N 46 46 V 32 5 2019 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100		https://opencor		Geisse											ALX Y		1 Cpu	Y yes 1	N 5:			61	_		https://github.co		single cycle
Size Amelia https://github.c. verified Ben Marshall rise.v 32 32 zize Ben Marshall rise.v 33 32 zize Ben Marshall rise.v 32 32 zize Rise.v r		http://www.latt		nmeau. Mich								## VZ1			LX							\vdash			7 https://en.wikine		
Internation	riscv_vanilla	https://github.co	verified Ben Mars	hall		32 32	2 zu-5e .		2422	6		## v21.	1 1.00	2.0	ĽŤ	verilog 20	frv_cpu_a	Y yes 1	۷ .	4G	4G Y		32	5 20:	9	"toy" 5 stage RISC-V CPU, implement	ing the rv32imc
Dasma https://pencor stable Seve Rhoads MIPS 32 32 kintex-7-3 James Brakef 2462 6 3 97 ## 14.7 1.00 1.0 39.5 X vhdi 22 plasma Y ves N 4G 4G Y 32 2001 2016 https://plasmacpu wide outside use, opencores page has list of related publications mips 32 32 kintex-7-3 james Brakef 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463 2463		https://github.co								6						verilog 20	frv_cpu_a	Y yes 1						5 20:	9		
lassic mips https://github.com/Kazaw Xavier Yuhan Liu mips 32 32 artisx / 3 xavier 5 more 2463 1289 6		http://www.pro																	<u>, -</u>			$\vdash\vdash$			/ http://www.astro		
issex potato https://github.c beta Kristian Skordal risev 32 32 kintex-7-3 james Braker 2467 6 1 116 ## 14.7 1.00 1.0 9.35 X verilog 25 years are the first of th		https://github.co													- x							\vdash			4		
A	riscv_potato	https://github.co	beta Kristian SI	kordal	risc-v	32 32	2 kintex-7-3	James Brakef	2467	6	116	## 14.7	7 1.00	1.0 47.1	X	B vhdl 24	4 pp_core	Y yes 1	N N	4G	4G Y	30	32	2014 202	0	risc-V interger only, no mult	
Emplify Application Appl	ucore	https://opencor												1.0 93.5	Х	verilog 2	ucore	Y yes 1	۱ .	4G	4G Y		32		0	MMU & caches	
altor32 https://opencor stable Ultra Embedded OpenRISC 32 32 kintex-7-3 ames Braker 502 1578 6 5 192 ## 1.47 1.00 10 73.9 ALX verilog 3 1 Verilog 5 1 1 1 1 1 1 1 1 1		http://alvie.com		pes															V V			37	64		https://github.co		
11 12 13 14 15 15 15 15 15 16 16 15 16 16		https://opencor		nedded																		\vdash	04		https://openrisc.i		
State A Stat	J1b	www.excamera.	stable James Bo	wman	forth	32 16	6 kintex-7-3	James DFF ex	2612	6	302	## 14.	7 1.00	1.0 115.5	Х	verilog 3	j1	Y forth 1	v e	64K (64K	20		2 2006 202	3	uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks
https://github.c stable norion https://github.c stable lulius Baxter OpenRISC 32 32 kintex-7-3 ames Brakef 2718 6 3 3 217 ## 14.7 1.00 1.0 80.0 X verilog 48 mor1kx Y yes N 4G 4G Y 3.2 2012 2024 https://www.you lots of configuration parameters considered best openrisc design stable Rene Doss MileS 32 32 kintex-7-3 ames Brakef 2760 6 4 5 245 ## 1.00 1.0 88.7 X vhdi 22 MAIS 500 Y yes N 4G 4G Y 3.2 2012 2024 https://www.you lots of configuration parameters considered best openrisc design stable Rene Doss miles mile	riscv_clarvi	https://github.co	stable Robert Ea	ıdy	risc-v	32 32	2 arria-2 .	James Altera	2616	A		## q18.0	1.00	1.0 68.2		B system 7	clarvi	Y yes 1	v ·					6 2016 201	7 https://www.cl.c		doesn't make use of block RAM RTL
mais	moxielite	https://github.co																							https://github.co	m/atgreen/moxie-cores	
riscv picorv32 https://github.co beta Clifford Wolf risc-v 32 32 GW1NR-9 lean-Lysmall 2764 1833 4 8 27 ## 1.00 3.0 3.3 X verilog 1 picorv32 V ves N 4G 4G Y 32 2016 2022 https://www.cnx- mimimal features, soc options https://github.com/sipeed/TangNano-9K-exan		incups://gitnub.co									245	## 14.	7 1.00	1.0 80.0	X	veriiog 4i	MAIS soc	yes I	N N			\vdash			use MIPS tools		
https://open.cor stable Dan Gisselquist RISC 32 32 spartan-6 James sparta 2820 6 1 10 133 ## 14.7 1.00 1.0 47.3 X Y verilog 31 toplevel N N 46 4G N 20 16 5 2015 uses ZIP CPU		https://github.co								1833 4 8			1.00	3.0 3.3	x	verilog 1	picorv32	Y yes	v	4G	4G Y	\vdash					
	s6soc	https://opencor	stable Dan Gisse	lquist	RISC	32 32	2 spartan-6	James sparta			133	## 14.	7 1.00	1.0 47.3	ΧΥ	y verilog 3:	1 toplevel	1	N N	4G	4G N	20	16	5 2015			uses ZIP CPU

March	_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff CT Sp blk	F max	a tool		clks/ KIPS inst /LUT	ven dor	src #si		chai pt		max by		adr # mod reg		tart last rear revis	secondary web link	note worthy	comments
Property	armv4 uarch	https://github.c	om/granty	Grant Wilk			2 max10	Grant Wilk	2860	4	50	## a18.0	1.00	1.0 17.5	A	vhdl 1	3	Y ves N	4G	4G Y	Y I	16	5	2020	https://grantwilk.i	custom uarch for the ARMv4 ISA on	course work, top level is schematic
Series Bellevies Series		https://github.c																			· 84			999 2023			
Control Cont		http://www.pro	beta	Niklaus Wirth	RISC	32 3	2 atrix7-35	James Braket	f 2913	6 4	50	## v20.1	1 1.00	1.0 17.2	ALX '	Y verilog 8	RISC5Top	Y ves Y	4G	4G		16	5 2	013 2018			
The content of the co	dlx chiara	https://github.c	stable	Alessandro Di Chiara	DLX	32 3	2 kintex-7-	3 James Braket	f 2915	6	90	## 14.7	7 1.00	1.0 30.9	X	vhdl 3	2 a-dlx	Y yes N	4G	4G		32	2 5 2	017 2017			
The part Control Con	leon3	http://www.gais	stable	Jiri Gaisler, Jan Ander:	s SPARC	32 3	2 kintex-7-	-3 Jiri Gaisler	2920	6	183		1.00	1.0 62.7	AILX '	Y vhdl 10	Os leon3x	Y yes Y	4G		Y	64	1 7 2	003 2021	https://en.wikiped	customized for ~50 FPGA boards,	xls with utilization for all targets
Property		https://opencor	stable	Samuel Hangouet	RISC	32 3	2 kintex-7-	-3 James Braket	f 2939	1886 6 8	118	## 14.7	7 1.00	1.0 40.1	L X	vhdl 1	2 minimips	yes N	N 4G	4G		32	2 5 2	004 2018		based on MIPS I	
See -	myforthproces	https://opencor	stable	Gerhard Hohner				x James Braket									3 mycpu	Y yes N	64N	1 64M	96					DPANS'94 32-bit Forth, masters thes	i: 25.15 Whetstones
Sept. Minimate with property of the property o		https://aaltodoo	.aalto.fi/b								100	## v22.2	2 1.00	1.0 33.8	3 X '	Y vhdl 14	1 top	Y asm N	Y 16K								
Column C		https://aaltodoo																			N 31						
1		https://opencor			14111 5														4G	4G Y	Y						
Column C		https://github.c						-3 James Braket		6			7 1.00	1.0 41.2	2 X											risc-v RV32IM vscale processor, depr	depreciated: not up to date (risc-v)
Seminological Methodological Control C		nttps://opencor									144	## q13.1	1.00	1.0 46.9	Α	system 8	qrisc32				r 						for PhD thesis
Experimental consist provides and provides of the provides of		nttps://opencor																			7 80				https://en.wikiped	no MMU, snared cacne	
Column C		https://github.c								1150 6 13											,				http://labs.domin	Corios of 16 tutorials on uB docign, w	PDIT up TDIT pour discorded
Company of Company o		https://github.c			(1 Open BISC	32 3	2 kintov 7											r yes N			,						
Section of the property of the		http://techdocs	0100.0									## 14.7									/	32					
See		https://onencor										## 14 7						V ves N	5120	4256M Y	/ 61	37					relock: Solvinz, operitary are, its for other ipgas
The control of the co		https://www.an									277				_			. ,,,,	312.		_						RTI · \$25 from C H. Ting
Mathematical Math		https://github.c								6	133	136.				proprietar	'	y ves N	46	4G Y		32					
Section Sect		https://github.c										## 14.7				verilog 1	FISA32			10 .					https://github.com	/robfinch/Cores	Tibe V Version on Econs tools
March Control Contro		https://opencor												1.0 45.2	2 X	Y vhdl 40	storm tor			4G Y	Y					STORM SoC	cache & no peripherals
March Marc	cpu_basic	https://github.c	om/vhdlf/	vhdlf	x86	32 8	B cyclone-4	4 vhdlf	3558	715 4 4					A	vhdl 7	top	Y N	64K	64K Y	Y 26	16	5	2020			readme has screen shots, very readable RTL
March Marc	aquarius	https://opencor	stable							1384 6 2 10											Y			003 2015	http://0pf.org/j-cc	clone of Hitachi SH-2	project seems to have stalled
Teal	arm_rusian	https://github.c	om/0xD5(ruslan	arm	32 3	2 zu-3e	James LUT R	3563	6	147	## v21.1	1.00	1.0 41.2	2	system ve	ril ARM Sing	Y ves Y	4G	4G Y	Y	16	5	2019		from "Digital design and computer a	multi-cycle
Teal	aspida	https://opencor									257	## 14.7	7 1.00	1.0 71.7	7 X	verilog 10	DLX_top	Y yes	4G								compiled sync version
Section Process Proc	yari	https://github.c	stable	Tommy Thorn	14111 5						189	## 14.7	7 1.00	1.0 52.3	3 X '	Y verilog 8	top		2M		\perp	32	2 2	004 2008			
March Control Contro		http://www.e-b		Stanley Frankel		32 3	2 spartan6	Stanle sever	3646									yes N			V	3	3	2017			
Section Sect		https://opencor																			,						
Section Control Cont		https://opencor		Grant Ayers						A 8		## q13.1	1.00	1.0 21.3	AX	verilog 20	processor	y yes N	Y 4G	4G Y	r						
Second Control Seco		http://temlib.or		not confirm																	Y						
201 2 Sept. 1 May		https://opencor																			/ 61						
Part		https://github.c	om/risclite												1		arm9 con				/ 01	32	2 0 2			p-p	
Section Control Cont		https://onencor	stable												7 ALV			V ves N			,		21	LOLO			
Proceedings		https://opencor																			7	32					
Proc. Proc		https://github.c																									
AND COLORS AND A MAN OF 10 1 a		https://github.c				32 8			f 4424	873 6	69	## 14.7	7 1.00	4.0 3.9	X	vhdl 1	gecko65k	Y N			\top						
Marganing Marg	ARM_Cortex_A	https://develop	ASIC	ARM					4500	A	1050		2.50	1.0 583.3	3	asic		Y yes Y	4G	4G Y	Y 80	16		2012	https://en.wikiped	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
Miles March Park	mc68kods	https://sites.goo																									1
Company International State Section Weekendor Company Co	btsr1arch	https://github.c											7 1.00	1.5 23.3		verilog 1:	L bsrexunit	Y yes Y			Y 64						
Second Control Part		https://opencor														Y verilog 8	3 or1200_tc	Y yes Y	M 4G	4G Y	Y						s caches
Index Inde		https://github.c							1500												F12						https://www.astribe.com/watch2DDbC0-C
Part		https://github.c								2382 6 20					ALV						_						https://www.youtube.com/watchrv=PRitE8q6
Section State Advanced Control Mark 24 25 Inter-print Section Sectio		https://github.c													X						7 00						no LUT RAM for reg file
State Control Contro	aor3000	https://opencor							f 5307	6 4	129	## 14.7	7 1.00	1.0 24.2	AX			y ves N	4G	4G Y	7	32					
## 1000 State / Joseph Common State / Joseph Commo		https://opencor			MIPS		2 spartan-6			6 7	. 8							y ves N	N 4G	4G Y	7						
Labeled B. Matery (primults, at alpha.) Robert Friend	or1200_hp	https://opencor			OpenRISC	32 3				6	185	##	1.00	1.0 33.1	L X	verilog 39	or1200_ic	Y yes Y	M 4G	4G Y	Y			010 2013			numbers from published paper
State Composition State Composition State Composition State Composition State Composition State		https://github.c																me	4G	4G Y	Y 130	,				2016 version gives same reults as 20	1 code for cache & mmu incomplete
Instruction		https://github.c						-3 James Braket		6 1 1				1.0 22.3		vhdl 83					Y						https://www.gaisler.com/index.php/products/
maps mgs_//general and mature maps mgs_///general and mature maps mgs_////general and mature maps mgs_////////////////////////////////////	amber	https://opencor																			Y 80						
## Propries Mary / Agents of Stable Conor Santfort ABANT 2 3 k inter-3-1 almes flower February F	kpu i	nttps://gitnub.c								D 3								y yes N	Y 4G	46	,						ten used as testbench for the KPU core
Propose International Stable Bandon/2000 RISC \$2 \$2 international Englaser Stable \$4 4 5 5 8 4 7 10 10 5 7 \$ \$ \$ \$ \$ \$ \$ \$ \$		https://github.c						Lamos Braket										r yes N	N 4G	4G 1	7 90						2049 LLITs used as single port PAM
Sept. Sept		https://github.c																			/ 00						
International Program Inte		https://github.c																			,						https://www.gaisler.com/index.php/products/
magnongs https://genrol.magnongs https:/	zan	https://opencor						-3 James Braket	f 7558	6 1						verilog 3	7 zan ton	y ves N			7			017 2022			has cache & mmu
Substrate Subs	mangomips32	https://github.c			MIPS	32 3	2 spartan7	James Brake													Y 100	_					
Sea		https://opencor	mature	Dan Gisselquist	RISC	32 3	2 spartan6	- James Sparta		6 4 2	87				x (Y verilog			N 4G	4G N	N 20		5 5 2				uses ZIP CPU
Fixery Ministry	ора	https://github.c			RISC	32 3	2 cyclone-5	5 Wesle larges	8540	Α	125	q15.0		0.5 29.3	B A	vhdl						32					tested, incomplete
Properties Past States / Announced States /	riscv_picorv32	https://github.c			risc-v	32 3	2 GW1NR-	-9 Jean-L large	8594	5278 4 2 3		##			У Х						Y						
m3252 stable Udo Moeller 32032 32 8 kintex-7-3 james Braker 10167 6 19 16 83 #ft 147 100 10 10.8 X Verilog 37 37 37 37 37 37 37 3		https://github.c										L11.8			2	proprietar	у	,	4G	4G Y	Y	32					
## 1855//Jopencor alpha Revarth Kamara ARM7 23 32 arria-2 lames high D 10284 A 2 38 11 ## 1810 10.0 10.0 10.8 X verilog 37 78 70 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10		https://www.pa																			\bot						
mistgage	m32632	https://opencor														verilog 1	3 example	Y yes Y	Y 4G	4G Y	Y 200						
Eggu https://github.cs stable Takinir ton grid Takini	zap	https://opencor	alpha												3 X	verilog 3	zap_top	yes N	N 4G	4G Y	<u> </u>						
mist1032 https://github.cb stable Takahiro to RISC 32 32 32 32 32 32 32 3		https://www.mi									110					Y verilog 19	3 mfp_syste				Y						
Intross/Jogeneous alpha Robert Finch Accum 32 8 Rintex-7-3 James Brakef 1126 6 4 6 13 #t 14.1 10.57 2.0 3.7 X verilog 3.0 11655/Jephub. 3.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0		nttps://arxiv.org):-+2244	/ Y			63						id ISA configured for each task
Amber https://github.cs Amber https://github.cs Amber Ambe		https://github.c														system 50	111127276T(' NI			;						"proven"
Forwardcom Inters/(Fighthub, com/Spinal Stable Agner Fog 13248 Agnor Fog		https://opencor																			7 80						
riscv_naxiscv https://github.com/spinal Charles Papon? riscv_naxiscv https://github.com/spinal Charles Papon? riscv_naxiscv https://github.com/spinal Charles Papon? riscv_naxiscv https://github.com/spinal Charles Papon? riscv_naxiscv Sapartan-6 James Janel Ja		https://github.c																			7 33						
milkymist https://github.c stable Sebastien Bourdeaudy LM32 23 32 states - 32 32 sta		https://github.c	om/Spinal									1.25.2			T	scala					/						
fiscv_NDL_cori https://github.c stable Stefano Tonello fiscv 32 32 kintex-7-3 almes Brakef 1997 6 4 62 130 ## 14.7 1.00 1.0 9.3 X vhdl 65 r/O1 selft Y vering fall 4.7 1.00 1.0 4.8 X V vering fall 4.7 X vering 6.7 4.8 4.8 X vering 6.7 4.8 X vering 6.7 4.8 X verin		https://github.c	stable		u LM32	32 3	2 spartan-6	6 James failed	13531	6 31 78	50		7 0.80	1.0 3.0		Y verilog 16	9 system	yes N		4G Y	r	32	2 6 2				
fiscv humming https://github.cd stable	riscv_rv01_con	https://opencor	stable		risc-v		2 kintex-7-	-3 James Braket	f 13997					1.0 9.3	3 X	vhdl 6	rv01_selft	yes N	4G		Y					all files in one directory	two self test tops
ktG22 https://github.c stable kinpoko risc 32 16 Spartar7 James Sparta 27408 6554 6 44 125 ## V3.2 1.00 1.00 4.6 X V System 15 top Y Ves N 4.6 4.6 V 3.7 3.2 2.022 2.023 full basic ISA, hobby 32-bit CPU see also zktc, xdc file, 16 & 32-bit insts riscv risc	riscv_humming	https://github.c												1.0 4.4	1 X 1	Y verilog 14	1 e203_soc_	Y yes N	4G	40	/	32			https://github.cor	e200 has opensource	also have a chip
riscv grad https://github.ccom/rsd-dg/susmu Mashino riscv 32 32 Eyrong Susmu Mashino riscv 32	v586	https://opencor												2.0 2.3	3 X	verilog 2	2 v586	yes N			/ T				https://github.cor	MMU & caches, branch cache	www.youtube.com/channel/UCNbm8Bah54cw
Instruction		https://github.c										## v23.2									Y 37						
tatapoling https://github.c stable Vuony Nguyen MPS 32 32 Cyclones James Brakef 3331 A 43 578 100 ## 1,918.0 1.00 1.0 1.0 2.0 1.1 X Vering 37 tops Y 4 4 37.8 100 ## 1,918.0 1.00 1.0 2.0 1.1 X Vering 3.0 100 1.0 2.0 1.1 X Vering 3.0 1.0 2.0 1.1 X Vering 1.0 2.0 1.1 X Vering 1.0 1.0 2.0 1.1 X Vering 1.0 2.0 1.1 X Vering 1.0 2.0 1.1 X Vering 3.7 Y tops Y 4.6 G Y 4.0 2.01 2.01 2.01 2.01 2.01 2.01 2.01 2.01 2.01 2.01 2.01 2.01 2.01 2.01 2.01 2.01		https://github.c	om/rsd-de									_			-			yes N	4G		<u>, </u>			LULU			
Sp-1586 https://github.c stable Lini Mestar x86 32 8 kinter/sightub.c stable Lini Mestar x86 32 8 kinter/sightub.c stable Lini Mestar x86 32 8 kinter/sightub.c x86 4 4 28 73 ## 14.7 1.00 2.0 1.1 X verilog 37 top-yer vision 32 Y 4 4 4 1.00 1.0 1.0 verilog 100 mist32 up: incorder version https://mews.bir kinter/sightub.c x 4 4 73 ## 14.7 1.00 1.0 1.0 1.0 1.0 1.0		nttps://github.c	om/chipsa									## -10.0			1	system 4	veer_wra	r yes N	4G	4G Y	r	32					
https://gethub.c across Takahiro ito RISC 32 32 cyclone-1 James Jatera 33251 4 4 138 32 ## q18.0 1.00 1.0 1.0 0 0 0 0 0 0 0 0 0		https://github.c																/ voc),	100	16	+						http://img.voutube.com/vi/3W/1gra-bCl-5/0-i-
ao486 https://open.cor beta Aleksander Osman x86 32 8 cyclone-4 James Brakef 36094 4 4 4 7 46 ## q13.1 1.00 1.0 1.1 A V System 85 ao486 V V V 32 32 Cyclone-4 James Brakef 37459 4 25 54 43 ## q13.1 1.00 1.0 1.1 A V V V V V V V V V		https://github.c								6 4 2											; 						high pin count
lemberg https://github.c stable Wolfgang Puffitsch VLIW 32 32 cyclone-4 James Brakef 37459 4 25 54 43 ## q13.1 1.00 1.0 1.1 A vhd 57 core Y yes Y 4G 2M Y 32 4 2011 http://www2.imm upto 4 inst/clock LPM mem & floating point		https://onencor									. 32 Δ6	## n12 1	1 1 100	1.0 1.0		V System QI	an486	y ves			7	04					
flexgrip http://www.ecs paper Kevin Andryc GPGPU 32 32 atrix-7 James Brakef 72649 6 ## 119 100 ## 14.7 1.00 0.1 11.0 X vhdl 46 gpgpu_ml505_top_level 2013 2016 http://www.ecs.uleight GPU processors requested & received Source files		https://github.c									43						7 core	Y yes Y			/	32					
		http://www.ecs									100						gpgpu_ml5	05_top_level	Ť		\top				http://www.ecs.u	eight GPU processors	

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	gata sz inst sz		oor com er ents	LUTs ALUT	Dtt 77	blk F g too	MIPS clk	s/ KIPS st /LUT	ven os co	rc #src	top file	tooi f	iltg of max max byte pt dat inst adrs		# pipe	start last year revis	secondary web link	note worthy	comments
nyuzi_gpu	https://github.co	stable	Jeff Bush	GPGPU	32 32	cyclone-4 Jef	f Bush	74000	4	54 q18.	0 16.00	.0 11.7	AX Y sy	stem 70	nyuzi	Y yes	Y 4G 4G Y	80	64	2015 2024	https://github.com	32 scalar & 32 vector reg	
nyuzi_gpu	https://github.co	stable		GPGPU	32 32		nes missin	82767	38457 6 64		2 1.00		AX Y sy	stem 70	nyuzi	Y yes		80	64	2015 2024	https://github.com	32 scalar & 32 vector reg	should run on either altera or xilinx
thor	https://opencor	mature	Robert Finch	RISC	32 32		bert Finch			306					thor	Y asm	Y 4G 4G Y		64	2015 2023	https://github.com	Thor 2015, 2021-3 docs	variable length instructions
riscv_pito	https://github.co	om/hosse	Hossein Askari	risc-v	32 32	ZCU102 Hos				### 250			X sy:	stem 31	rv32_core	Y yes	N 4G 4G Y			3 2020 2022	https://barvinn.re	RISC-V Barrel Processor for Deep Neu	has NN accelerator
fgpu	https://github.co	stable	Muhammed al Kadi	x86	32 32	zynq7045 Mu	hammed a	128K	6 ##	167 ## v17.	.2		X vh	dl 34	fgpu	Y yes	Y 4G 4G Y		32	2016 2017	https://dl.acm.org	eigth cores, reviews comparable proj	vivado fltg-pt IP, benchmarks, wikipedia: GPG
																				2019 2021			
mimafpga	https://github.co		Manuel Killinger	RISC	24 24			275		125 ## v23.	2 0.00	.0 363.6			mimaproc		N 1M 1M N 16M 16M Y	19				Minimal Machine processor taught at	
rois	nttps://opencor		James Brakefield	RISC	24 24				6	1 120 ## 14. 1 170 ## 14.		.0 261.7			rois24_24u		N 16M 16M Y N 16M 16M N			1 2016 2017 1 2016 2017		single pipe stage, pre simulation stag	8, 16 & 24-bit load/store
rois	nttps://opencor		James Brakefield revaldinho	RISC	24 24	kintex-7-3 Jan kintex-7-3 Jan			6	323 ## 14		.0 250.1			rois24_24n					2016 2017	haannee //normalalinde	single pipe stage, passes simulation	24-bit word operations only see hackaday One Page Computing Challenge
opc.opc8cpu rois	https://github.ci		James Brakefield	forth			nes no blk			382 ## v19							N N 16M 16M N N 16M 16M N			2017 2021	nttps://revaldinno		24-bit word operations only
ep24	ittps://opericor		C.H. Ting	forth	24 24		nes substit			3 167 ## 14.			X vh			Y asm		27	04	2002 2002		single pipe stage, passes simulation room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz
p24e			C.H. Ting	RISC	24 6	spartan 3 Jan				16 51 ## 14.			X vi	dl 1	n24c		N 2K 2K	28	_	2000		part of eForth?	data width can be expanded
24bit up	httns://github.co		Harshal Mittal	RISC			nes area o		2166 6 1								N 16M 16M N		32	2019 2019		basic 24-bit RISC, course work	big Dff count, multiple writes to register file
rois	https://onencor			accum			nes huge l	9000		150 ## v21	2 0.83	.0 13.9	y vh	dl 2	rois24_24u	ın	N 16M 16M Y			2015 2015			8, 16 & 24-bit load/store
1013	перэлу оренеот	агриа	James Brakenela				nes nage i															single pipe stage, pre simulation stage	o, 10 d 24 bit load, store
kraken16	https://people.e		Bruce R. Land	RISC	18 18			281		1 278 ## 14.	0.07	0 662.3					N N 256 256 N	22	16	2008	https://people.ec	Cornell course material	
spartanmc	http://www.spa		Falk Hassler	PDP1		8 kintex-7-3 Jan			6 1	2 120 ## 14.					spartanmo	Y asm				2012 2014		SPARC like register windows	
pdp1	https://opencor		Yann Vernier	forth	18 18			1390	4	6 138 ## 14.			χ vh	dl 15	top	Y yes	N N 4K 4K Y	28		2011 2017	http://pdp-1.com	PDP-1 descended from MIT TX-0	uses Minimal UART from opencores
chad	https://github.co		Brad Eckert			atrix-7-3 Jan				3 196 ## v21.					mcu	Y yes	N 64K 64K N	23	16	2021			min SOC, -3 speed grade
chad	https://github.co	,				atrix-7-1 Jan			6	5 127 ## v21.	1 0.80	.0 51.4	AXML ve	rilog 33	mcu_arty	Y yes	N 64K 64K N	23	16	2021		verilog, .f &.c code; fpga project files	
chad	nttps://github.co		Brad Eckert		18 16				6								N 64K 64K N		16	2021		verilog, .f &.c code; fpga project files	max SOC, -3 speed grade
chad <u>I</u>	nttps://github.co	om/bradle	Brad Eckert	RISC	18 16	zu-3e Jan	nes Brakef	2196	2211 6	5 250 ## v21.	1 0.80	.U 91.1	AXML ve	rilog 33	mcu_arty	Y yes	N 64K 64K N	23	16	2021		verilog, .f &.c code; fpga project files	
yfcpu	https://github.co	errors	Cory Walker	accum	16 16	kintex-7-3 Jan	nes degen	18	6	## 1/	7 0.67	0	1/0	rilog 2	vfcnu	V	N N 256 256 Y	5 1	16	+	Colin Mackenzie?	Educational	very simple
hamblen scom	http://hamblen			accum	16 16	cyclone-1 Jan			1	1 204 ## q18		.0 852.7		rilog 2			N N 256 256 N			2008	http://hamblen.e.	from Hamblen 2008 "Rapid prototypi	tiny edu, high IO count
bit-serial	https://github.co			accum		spartan6 Jan			66 6	100 ## 14.	7 0.67 5	.0 14.8	X 1/h	dl 6	con		N 2K 2K N	15	_	2020 2024	https://hackadav	bit serial. 16-bit uP. very simple	supports Forth
leros	https://opencor			accum	16 16	spartan-6 Ma				1 182	0.67	.0 1089	AX vh	dl 5	leros		N Y 256 64K		2	2 2008 2020	https://github.com	256 word data RAM. PIC like	short LUT inst ROM
bit-serial	https://github.co	om/howe	Richard Howe	reg	16 16	spartan6 Jan				100 ## 14.				dl 6	cpu	γ / ~	N 2K 2K N	15		2020 2024	https://hackaday	bit serial, 16-bit uP, very simple	supports Forth
Lutiac		custom		forth	16 NA	A stratix-4 Day			A 4	198	0.67			dl, verilog			64 N	64	32	3 2010		synthesis maps PC into ucode	no inst mem: small state machine, ~200 inst
streamer16	http://www.ultr		Myron Plichota	stack	16 3	kintex-7-3 Jan				417 ## 14.						Y yes	N N 64K 64K N			2001 2001		MIPS/inst reduced	2nd web adr non-functional
minicpu-s	https://github.co		Michael Morris	RISC	16 8		nes Brakef	147		741 ## 14.				rilog 2			N OTK OTK	33	-	2012 2013		separate source for each CPLD chip, u	fits (2) XC9500 CPLD @ 71.4 MHz
				accum	16 16		nes multi-			250 ## v21		.0 1015		rilog 7			N N 0 0 N	23	4	2019 2019		multi-driven nets	multi cycle CPU that has an IPC of 1
pumpkin	https://github.co		Steve Teal	RISC	16 16	zu-3e Jan	nes Brakef	166	67 6	625 ## v21.	2 0.67 2	.0 1261	vh	dl 6	hello_wor	Y asm	N 4K 4K	14		2020		scalable, 16-bit, 16 instruction soft CP	LUT RAM inferred (small size)
verilog-harvard	https://github.co	om/jaywo	Jae-Won Chung	accum	16 16	zu-3e Jan	nes multi-	171	6	357 ## v21.	1 0.67	.0 1399	X ve	rilog 5	cpu01	Υ	N N 4K 4K N	23	4	2019 2019		multi-driven nets	single cycle CPU that has an IPC of 1
opc.opc3cpu	https://github.co	stable	revaldinho	risc	16 16	kintex-7-3 Jan	nes reduce	174	6	526 ## 14.	7 0.30 4	.0 226.9			opc3cpu	Y asm	N N 64K 64K N	13 3		2017 2021	https://revaldinho	OPC3 16-bit OPC1, for XC95144 CPLD	see hackaday One Page Computing Challenge
mini16_cpu	https://github.co			accum	16 16	kintexus miy		186	6 1	710		0 2558		rilog 13						7 2024		Very small and high performance CPL	data width can be expanded
hamblen_scom				accum	16 16			196		1 166 ## q18.		.0 283.5	A ve	rilog 2	DE2_TOP		N N 256 256 N	4		2008	http://hamblen.e	from Hamblen 2008 "Rapid prototypi	
misc16	https://github.co	Omy Steve	Steve Teal	accum	16 16		nes Brakef		78 6	500 ## v21.	.2 0.22 :	0 558.4	X B vh				N 64K 64K N	10		2021	https://github.com	16-bit minimal CPU, has a single instr	
micro16b	http://members			accum	16 16		nes Brakef	205	6	434 ## 14.		.0 349.0	X vh			Y asm		8		2002 2008	http://members.o		MIPS/clk adj'd, 2 clks/inst
ncore	https://opencor			accum	16 8	kintex-7-3 Jan		223		105 ## 14.				rilog 3			N 128K 64K	16	16	2006 2018		This is a little-little processor core	
bit-serial	https://github.co			accum	16 16				181 6	8 100 ## 14.			X vh				N 2K 2K N	15	_	2020 2024	https://hackaday.	bit serial, 16-bit uP, very simple	supports Forth
pumpkin troc16 16	https://github.ci		Steve Teal James Brakefield	risc forth	16 16	zu-3e Jan spartan7 Jan	nes Brakef	230 232		1 450 ## v21. 1 74 ## v24.		0 656.1			myco troc16 16	Y asm	N 4K 4K N 64K 64K N	25 2	32	2020	h	scalable, 16-bit, 16 instruction soft CP	emulates Myco, forced block RAM ce for full TROC ISA: no shift, extract or divide
troc16_16	nttps://gitnub.ci			accum			nes Braket nes area o			1 336 ## v20			X vn				N 64K 64K N	25 2		2 2006 2023		uCode inst, dual port block RAM	16 deep data & return stacks
hack	https://github.c		Wu Han	RISC	16 16		ı Han	267		4 ##	0.67		L ve				N Y 32K 32K N	18	2	2020	https://github.com	CPU used to run Tetris	book: Elements of Computing Systems
xr16	https://github.co	stable		RISC	16 16			273	132 4	263 ## 14.		.0 644.8	X ve	rilog 4	vr16		N 64K 64K	10	16	1999 2001	https://githuh.com	handcrafted instruction set	tool FPGA P&R, speed mode better
opc.opc5cpu	https://github.co			risc		kintex-7-3 Jan							Y Ve	rilog 7	onc5cnu		N N 64K 64K N			2017 2021	https://gitridb.com	OPC5 RR inst. ISA similar to OPC1	see hackaday One Page Computing Challenge
drv16	https://github.co		Jecel de Assumpção		16 16		el de Assu	282		95 ##	0.67	.0 112.9	AGLX SC	hem 8	drv16.v	γ	N 64K 64K	15 4	16	2024	https://www.mdr	educational, LUT count comparisons	Digital schematic. RISC-V 16-bit ISA
troc16 16	https://github.co		James Brakefield	RISC	16 16					1 71 ## v24.					troc16 16		N 64K 64K N	25 2		2025	https://events.vto		half word aligned, 4 tag bits, signed mult
alwcpu	https://opencor		Andreas Hilvarsson	forth	16 16			298		194 ## 14.			ALX vh				N N 64K 64K Y		8	2009 2010		lightweight CPU	minimal features, uses generics for configu
msl16		beta	Philip Leong, Tsang, Le	accum	16 4	kintex-7-3 Jan	nes Brakef	303		256 ## 14.		.0 566.4	X vh				N 256	16		2001		CPLD prototype	g.
c3pu l	https://github.co		Ivan Sovic	x86	16 16		nes no los	303	234 6	250 ## 14.	7 0.67	.0 184.3					N 64K 64K	22	8	2013 2015		large state enumeration	uses internal tri-states
mcl86	https://github.co	stable	Ted Fried	RISC	16 8	kintex-7-3 Tec	Fried	308	6	4 180	0.67 20	19.6	X ve	rilog 3	EU	Y yes	N N 1M 1M Y			2016 2021	http://www.emb	microcoded, meets original 8088 tim	ing@100MHz
iDEA <u>I</u>	https://github.co	alpha	Hui Yan Cheah etal	accum	16 32	virtex-6 Liu	Chrunable	321	6 1	2 405 13	2 0.67	.0 845.3	X ve	rilog 22	cpu_top	Y yes	N Y 64K 64K N	24	32 9	2011 2016	The iDEA DSP Blo	uses DSP slice in barrel mode for ALU	from GitHub, rq'd NOPs lower actual results
bit-serial	https://github.co	om/howe	Richard Howe	6502	16 16	spartan6 Jan	nes Brakef	324	210 6	8 100 ## 14.			X vh	dl 6	top		N 2K 2K N	15		2020 2024	https://hackaday.	bit serial, 16-bit uP, very simple	supports Forth
verilog-65C02	https://github.co		Arlet Ottens	DSP	16 8		nes Brakef	327	98 6	370 ## v21.		124.6		rilog 26			N N 64K 64K Y			2011 2021	https://github.com	used in 100MHZ 6502 DIP module	rewritten for 6LUTs, spartan6 version has bla
dspuva16				accum	16 16	kintex-7-3 Jan		332		317 ## 14.		.0 640.7			dspuva16		N Y 256 4K	40	16	2001 2004		16 bit data memory, 24 bit regs	broken web link
mano-compute	https://github.co		Amin Aliari	RISC	16 16	spartan7 Jan				71 ## v23.			vh	dl 19	sayeh	Y	N 4K 4K N	25		2020			different use of sayeh: simple & yet enough
limen <u>I</u>	https://github.co		Dominik Salvet	forth	16 16	spartan7 Jan		333		1 250 ## v23.		.0 503.0			limen_sys		N Y 256 256 N		8	2018 2023	https://github.com	highschool thesis in Czech	limen_alpha is dual core version
J1 <u>v</u>			James Bowman	RISC	16 16					1 180 ## 14.				dl 1			N 64K 64K	20	_	2 2006 2023	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks
xr16	https://github.co	stable		forth	16 16		nes needs			282 ## v20.				rilog 4			N 64K 64K	20	16	1999 2001	1	handcrafted instruction set	tool FPGA P&R, speed mode better
cpu16	nup://www.ultr		C.H. Ting Manuel Imhof	RISC	16 5 16 16		nes Brakef	347		364 ## 14. 526 ## 14.					cpu16		N N 64K 64K N N 1K 1K	28		2000 2000	1	P16 in VHDL	CPU24.vhd with width=16
risc_core_i	https://opencor		Manuel Imhot Van Loi Le	RISC	16 16	kintex-7-3 Jan				213 ## 14.			X B vh		mips vhdl		N 1K 1K N 65K 65K	8	0 4	2001 2009	 	Havard arch, thesis project educational, no block RAM inferred	derived clocks: estimated derating actual prog sz=16, actual data mem sz=256
fpga4_mips16_b xucpu	https://opencor			accum	16 16					4 187 ## 14.					system_4k		N 65K 65K	l °l	0	2017 2017	1	Experimental Unstable CPU	actual prog 52-10, actual data mem 52=256
mano machine	https://github.co		Susam Pal	forth	16 16						7 0.67 2				microproc		N 4K 4K N	25	-	2005 2016	https://en.wiking	course project, bidir mem data	for XC9572 CPLD, large # of latches
mano_macnine	c.ps.//giuiub.U		C.H. Ting	RISC	16 5	kintex-7-3 Jan		367	6	355 ## 14.		.0 648.1		dl 1		Y asm	•	28	-+	2005 2016	псрадден. wiкiре	part of eForth?	data width can be expanded
fpga4_mips16_b	http://www.fna		Van Loi Le		16 16			369		200 ## 14.					mips_16		N 65K 65K	13	8	2017 2017		educational, no block RAM inferred	same prog & data mem and alu as mips16 16
xsoc	http://www.fng	stable			16 16						7 0.67		X ve					16 4	16	2000 2001	https://github.com	very compact, bare core	similar to xr16
alwcpu	https://opencor		Andreas Hilvarsson	RISC	16 16	kintex-7-3 Jan		377	77 6	194 ## 14.		.0 345.5		dl 7			N N 64K 64K Y		16	2009 2010	, , , , , , , , , , , , , , , , , , , ,	lightweight CPU	maximal features (additional inst)
opc.opc5lscpu	https://github.co			MSP430	16 16			383	6	247 ## 14.							N N 64K 64K N	18 4	16	2017 2021	https://revaldinho	OPCSLS OPC5 with predicate inst	see hackaday One Page Computing Challenge
neo430	https://opencor	alpha	Stephan Nolting	stack	16 16	virtex-6 Ste	phan Nolti	402		2 204 ## 14.	7 0.67	.0 85.0					N 28K 32K Y		16	2015 2021	https://github.com	website has detailed resource untiliza	minimal configuration
minicpu	http://www.cs.h	stable	Hirotsugu Nakano	stack	16 5	kintex-7-3 Jan		433	6 1	1 128 ## 14	7 0.33	0 97.7			minicpu	Y yes	N 4K 4K N	26		2008 2018		same as tiny-cpu	uses Flex, Bison & Perl to create gcc compiler
pancake	https://people.e		Bruce Land	MSP430	16 5	kintex-7-3 Jan	nes bypass	441		1 128 ## 14.			X ve	rilog 7	de2_minic		N 4K 4K	31		2010 2014	http://www.cs.hii	The Pancake Stack Machine dervied f	Cornell ECE5760
s430	https://www.p-			RISC	16 16	artix-7 Pau	ul Taylor	449		100		.0 16.6	vh	dl 1	s430		64K 64K Y			2019 2019		msp430 subset with 8-bit alu	coded for size & not for speed
opc.opc6cpu	https://github.co		revaldinho	risc	16 16	kintex-7-3 Jan	nes Brakef	450		222 ## 14.		.0 165.4					N N 64K 64K N		16	2017 2021	https://revaldinho	OPC6 based on OPC5LS, more inst	see hackaday One Page Computing Challenge
cpu-16-bit	https://github.co		Vedang Asgaonkar	RISC	16 16	spartan7 Jan	nes 8 latch			147 ## v23.		70.2	X vh	dl 5	cpu		N 64K 64K N	17	8	2022		ld/st multiple & predication insts	trimming of inst reg
sayeh_process	https://opencor		Alireza Haghdoost, Arr		16 8	kintex-7-3 Jan		479		164 ## 14.				rilog 13			N 64K 64K		32	2008 2009	haghdoost.persia	ngig.com	simple RISC
lem16_18			James Brakefield	risc	16 18		nes Brakef	483		1 294 ## 14.					lem16_18n		N 256 1K	77		2010 2018		variable bit-length memory read/writ	op-codes coded, untested
ippro	https://github.co	_	Fahad Siddiqui	reg	16 32	virtex-7 Fah						.0 614.9	X ve			asm				2013 2023		16-bit RISC using DSP48	image processing, several publications
	http://fpgacpu.c		Charles LaForest	RISC	16 16	stratix-4 Cha			A 1	550		.0 737.0			Octavo				16 10	2012 2019		8 core barrel, adjustable data width	~= performance across word sizes, no call/rtr
octavo			Cole Design and Devel Samuel Falvo II	forth	16 16 16 4		nes Brakef	510	6	271 ## 14.		.0 88.9		dl 1		Y asm			8	2003	coledd.com/elect	graphics capability	clock/2 and six phases
c16too	https://www.sci			forth			nac Krabaf	514	1 161	476 ## 14.	71 0.671 1	HL 620.7	Y I R Ivo	rilog 1	rs16x4a	- V I	N N 64K 64K Y	1 121	1	2012 2017		kestrel #2, byte & word data	derived from Myron Plichota's design (strean
c16too s16x4a	https://github.co				10 4	kintex-7-3 Jan												20	-		haran Herri II		
c16too <u>b</u> s16x4a <u>b</u> J1a <u>v</u>	https://github.co www.excamera.	stable	James Bowman	forth	16 16	kintex-7-3 Jan	nes DFF ex	518	6	412 ## 14.	7 0.80	.0 636.1	X ve	rilog 3	j1	Y forth	N 64K 64K	20		2 2006 2023	https://github.com	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
c16too s16x4a	https://github.co	stable stable	James Bowman	forth RISC	16 16 16 5	kintex-7-3 Jan spartan-6 Jan	nes DFF ex nes Brakef	518 554	6		7 0.80	.0 636.1 .0 161.7	X ve	rilog 3 rilog 15	j1 b16	Y forth Y yes		20					DFF used for 18 deep data & return stacks

See Markey M.	_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff CT.	blk Fram r	F g tool			ven os co	ode files	top file	g chai	fitg P max			# pip	pe start last en year revis	secondary web link	note worthy	comments
See Tree Property of the Control of	atlas core	https://opencor	beta	Stephan Nolting	MSP430	16 16	kintex-7-3	James Brakef	559	269 6	1	200 ## v14.1	0.80 1	.0 286.2	AX vh	ndl 8	ATLAS CP	Y asm	N Y 64	K 64K Y	80	8	2013 2015	https://www.alla	ARM thumb like inst set	non-MMU version
Start Market Mar	neo430	https://opencor			accum	16 16									ALX Y vh	ndl 19	neo430 to	Y yes	N 28	K 32K Y		16		https://github.co		minimal configuration
See March 19 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	c3pu	https://github.c	om/isovic	Ivan Sovic	CISC	16 16	spartan3	Ivan Sovic	580	268 4		14.6	0.67 3	.0	X vh	ndl 17	mc3pu	Y asm	N 64	K 64K	22	8	2013 2015		Spartan3: 268FF, 580 4LUT; 22 inst, 8	reg, 3clks/inst, 65K wds, asm
See Manussey M. M. 19 Manussey M. 19		www.spacewire			11131 130	16 16				6		313 1111 1417	1.40		X vh	ndl 1	raptor16	Y yes	N N 64	K 64K N			2004		8 data & 8 adr regs	no multiply, 8 adr modes
Mary Mary Mary Mary Mary Mary Mary Mary		https://opencor				16 16																16		https://github.co		
Section 1. Application 1. Applicatio		https://github.co								-														http://forum.650		
Martine Martin Martine Martine Martine Martine Martine Martine Martine Martine		https://opencor				16 16				285 6												8			ARM thumb like inst set	
See Ministry 1. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		nttps://github.co				16				6					X vh	ndl 20	cpu				26			//		
March Marc		nttp://anycpu.ol								4												4.0				
See		nttps://nackada																			16			www.youtube.co		
See		https://github.c								6														1	course project, not pipelined	
Selection of the property of t		https://github.c				_																8		https://en.wikine	for the 0Y10c game	
State Control Contro		110																			3/	-		http://web.archiv		0 ,
Signer State 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1986 1		https://github.c																			60	16		https://github.co		
Service Ministry Composition (1988) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		ictps://gitilob.co								510 0											182	-10				
See Market See M. 1985 April 1985		https://github.c								309 6	1	182 ## v22.1									60	16		https://github.co		
	kestrel-2	kestrelcompute	stable	Samuel Falvo II	RISC	16 16			735	505 6	- 8	172 ## 14.7	0.67 1	.0 157.2							20		2 2012 2015	https://hackaday	J1 with wishbone bus	M i1a runs at 244MHz & 368 LUTs
Section Sectio		http://www.c-n																			22	15				3
Self-Medical Label	moncky	https://gitlab.co	m/big-bat	Kris Demuynck	RISC	16 16	zu-3e	James no me		280 6		250 ## v21.1			X X sc	hem 36	Moncky3	Y yes	N 64	K 64K N	32		2020 2021	https://hackaday	bare CPU	also has verilog
Transfer (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997)	dgb16	see FISA64	stable	Robert Finch	forth	16 16	kintex-7-3	James Brakef	780	6		313 ## 14.7	0.67 1	.0 269.0					N Y			8		https://github.co	inside FISA64 project	debug uP for fisa64
Seeme Manufall Manufa		https://anycpu.c				16 16										ndl 10	cpu						2013 2024	http://www.aholi		
1. 1. 1. 1. 1. 1. 1. 1.	diogenes	https://opencor			TTA	16 16	kintex-7-3	James Brakef	807	6				.0 246.3		ndl 11	cpu			1K			2008 2009		"student RISC system"	
The contract The	uTTA					16 16				6																
	ep16	https://github.c				16 5				6						ndl 5	ep16	Y yes	N N 32	K 32K N	32			PDF files	initialized Lattice memory blocks	5-bit instructions
9. See - Control 1985	hpc-16	https://opencor								6												16				
Column C	mcip_open	nttps://opencor				16 24				6	1								N Y 4K	1M Y	+				light version of PIC18	
Section 1.		nttps://github.co				16 16				6	1 2					rilog 17	machine	Y			1 50	16		1		
Section Control Cont		nttps://github.co		8							1										50	4.5		harrie Header		
The first production of the pr		nttps://opencor																			+	16		nttps://github.co		
Section Sectio		https://sourcefo								1180 6								f Torth			10			1		http://www.youtube.com/watable-disk.com/
Section 1. Market presented well-actual members of the present present presented well-actual members of the present pr		nttps://opencor								1111 6			0.0.					Υ				10		haannee //miaheeche man		http://www.youtube.com/watch?v=dt4zezzP
The content of the property of the content of the c		http://www.op/		-терпентон-						1144 6														nttps://github.co		8,
Section (1967) And the control of th										6														1		
Securing Manufacture of the Control		http://www.elis								120 6											92 10	10		1		
Septiminary (a) (a) (a) (b) (b) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c		https://opencor								130 O		-			-	_					1 1	16				performance spreadsheet
		https://gitlab.cc				16 16			1196	523 6	33	78 ## v21.1					ton							https://hackaday		two phase clock. ALU & mem have own phase
Segretary Segretary (a) 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1		https://opencor	beta	Stephan Nolting	9900	16 16	zu-3e	James 40 LUT	1222	1160 6	1 4.5	262 ## v21.1	0.80 1	.0 171.4	ALX vh	ndl 19	ATLAS 2K	Y asm	N Y 64			8			ARM thumb like inst set	has MMU & full SOC features
Second Continued Second Cont	ep994a	https://github.c	stable	Erik Piehl	RISC	16 16	kintex-7-3	James Brakef	1340	6	5	286 ## 14.7	0.83 3	.0 59.0								16	2016 2019	https://hackaday.	TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
State Processing State Processing State Processing State Processing State Processing State Processing State	basic-simd-up	https://github.c	stable	Tingyuan Liang	RISC	16 18	spartan7_	James Brakef	1369	259 6		71 ## v23.2	0.75 1								47	8	2018 2022		simple SIMD processor in Verilog	compiled via Cadence to ASIC layout
millione feed trans. / printles of control of trans. / printle		https://gitlab.co	m/big-bat	Kris Demuynck	RISC	16 16	artix-7	Kris Demuyno	1376	6	33	10 ## v21	0.67 1	.0 4.9	X X sc	hem 36	top	Y yes	N 64	K 64K N	32	16	2020 2021	https://hackaday		
state. X. T.	multicycle_risc	https://github.c		Yash Sanjay Bhalgat						6								Υ	N 64	K 64K	15	8			multi-cycle IIT-B-RISC15 ISA	developed on Altera, course project
More	a2z	https://hackada				16 24																				
marsial filters / personal states / personal sta		https://opencor				16 16				1108 6											80	8		https://www.alla	ARM thumb like inst set	
## 1 State / Impact of State Amen Res State										6	_										+	4.0			Camanahanaina maifinatian manah	
International State	msp430_vnai	nttps://opencor				16 16				- 6		12/ ## 14./			AX Vn	101 9		y yes				16		h. 4.4 m. a / /		
		https://gitilub.ci				16 8				1	16	57 ## 14.7			Y vh	dl 22	Board on	mirves				5		iittps://www.jaiii		
Stage Stag		https://github.c								6		53 ## 14.7			X ve	rilog 49	cou cou	Y ves	N 64	K 64K Y	40	8				
Stage Company Stage Stage Company Stage		https://opencor			RISC	16 16			1760	6	1 1	147 ## 14.7								1 4M Y	70 13	8		https://github.co	Boots UNIX, has MMU & cache, retro	
Index: Control Processing Superal Processin	marca	https://opencor		Wolfgang Puffitsch	MSP430	16 16	arria-2	James Brakef	1763	A	22	157 ## q13.1	0.67 6	.0 10.0							75	16			serial multiply & divide	
Indicative Ind	neo430	https://opencor			forth	16 16	ice40	Stephan Nolti	1812	755 4	6	20 ## LR	0.67 4	.0 1.9	ALX Y vh	ndl 19	neo430_to	Y yes	N 28	K 32K Y		16	2015 2024	https://github.co	website has detailed resource unti	minimal configuration
https://eperson alpha stephan Nothing 6500 16 5 cyclored stephan Nothing 6500 16 16 cyclored stephan Nothing 6500 16 cyclored stephan Nothing	forth-cpu/h2	https://opencor	stable	Richard Howe	MSP430	16 16	kintex-7-3	James Brakef	1858	6	9	149 ## 14.7	0.67 1	.0 53.8	X Y vh	ndl 11	top	Υ	N 64	K 64K	25		2017 2020	https://github.co	H2 Forth SoC, VHDL reads *.hex & *.b	derived from J1, hex & bin files in 2/16/2018 t
State Stat	neo430	https://opencor	alpha	Stephan Nolting	68000	16 16	cyclone4	Stephan Nolti	1869	1137 4	8	121 ## q17.1	0.67 4	.0 10.8	ALX Y vh	ndl 19	neo430_to	Y yes	N 28	K 32K Y		16	2015 2024	https://github.co	website has detailed resource unti	default config, includes true RNG
Needlage Needlage Needlage Needlage Operation Stable Needlage Operation Needlage Oper	j68	https://github.c	,			16 16	-,			4	9	90										16				
microcore https://gethubb. beta Maus Schlesisk forth 16 8 NZ Maus Schlesisk 1976 4 33 87 31.2 67 10 11.2 AIX while 38 word 12.56 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256		https://opencor				16 8				6		172 ## 14.7										7				no segment registers, limited op-codes
https://opencord stable Matrin Schoeberlef stable Matrin	next186	https://opencor				_																				
nc54x	microcore	nttps://github.co										33 IIII 3.1L	0.07						14 1 10		84				easy to add op-codes, fltg-pt opt., sir	
16 16 16 16 16 16 16 16		nttps://opencor																			+			1	nttps://github.com/jop-devel/jop	
is seed and the properties of		https://opencor								6											+	16		1		
atlas core https://peencor beta Stephan Nothing dsp 16 16 Spartan3 Stephan Nothing dsp 16 Sp 16		https://opencor				_				6						_		,		_	+					ior use with Minimig
		https://opencor								1001 4												10		https://www.sii-i		has MMII 8. full SOC foothing
pdp13-34verild www.heeltoocd. stable in ard Parker RISC 16 16 16 16 16 16 16 1		https://github.a										01 ## 14./	0.80 1	.0 27.0								16		nttps://www.alla		inas iviivio & Tuli SOC leatures
State		riceps.//grendb.ce								012 A	12	126 ## 612 1	0.67 2	0 167										1		
atlas core https://gothpoc.gore beta stephan Notling misc file file stephan Notling misc file file stephan Notling misc file fil		https://onencor								16	+	120 1111 925.2								N OTIN						Freescale XGATE co-processor compatible
Sifp		https://onencor				-				1364 4									**	K 64K M		_			U F ····	
16 16 17 17 18 18 18 18 18 18		https://github.c																			30	4		https://hackadav		
SAPU https://pencor beta Aleksander Osman SABO 16 16 cyclone2 Gabriel de Sant'Anna 68000 16 16 cyclone2 Cyclon	fx68k	http://fx68k.fxa			forth	16 16										stem 3	fx68k	Y yes	N 40	4G Y		16	2018 2021	https://github.co		
2006 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000	s4pu	https://baioc.git	thub.io/pc	Gabriel de Sant'Anna		16 16					86	50 ## q13.1	0.67 1	.0 10.1			s4pu	Y asm	N 64		32			https://gitlab.con		
2 2 2 2 2 2 3 2 2 2	ao68000	https://opencor		Aleksander Osman		16 16	arria-2	James Brakef	3479		6	169 ## q13.1		.0 8.1	A Y ve	rilog 1	ao68000	om yes	N 40	4G Y						
Copposition		https://opencor				16 8				6	1			.0 6.2	X ve	rilog 32	fpga_zet_	Y yes	N N 1N	1 1M Y				https://github.co		
heack https://opencor alpha stephan Notling x86 16 16 tock Stephan Notling x86 16 16 tock Stephan Notling x86 x87 x8		https://github.c				16 16				947 6	1 16				X Y vh	ndl, Verilog	PDP11.xis	Y yes	64			8		https://stardot.or		
hack https://github.com/philiz / philip Zucker 16 16 spartarn James block 4705 287 6 82 ## V3.2 0.67 2.0 5.8 X verlog 22 computer Y sm N Y 32X 32K N 18 2 2021 https://www.anner.educational formally verified version of the Nand Zertisc curse using Coq names Names	neo430	https://opencor								1923 4						ndl 19	neo430_to	Y yes	N 28			16				default config, includes true RNG
hack https://glithub.com/theap Peter Clarke pdgp11 16 16 spartara James block 4803 287 6 8.3 ## V3.2 0.67 2.0 5.8 X Verlog 22 Cpu Y asm N Y 32K 32K N 18 2 2.016 https://www.manic(PU used tor un Tetris blook: Elements of Computing Systems copros5502 https://www.manic(PU used tor un Tetris blook: Elements of Computing Systems copros5502 https://www.manic(PU used tor un Tetris blook: Elements of Computing Systems copros5502 https://www.manic(PU used tor un Tetris blook: Elements of Computing Systems copros5502 https://www.manic(PU used tor un Tetris blook: Elements of Computing Systems copros5502 https://www.manic(PU used tor un Tetris blook: Elements of Computing Systems copros5502 https://www.manic(PU used tor un Tetris blook: Elements of Computing Systems copros6502 https://www.manic(PU used tor un Tetris blook: Elements of Computing Systems copros6502 https://www.manic(PU used tor un Tetris blook: Elements of Computing Systems copros6502 https://www.manic(PU used tor un Tetris blook: Elements of Computing Systems copros6502 https://www.manic(PU used tor un Tetris blook: Elements of Computing Systems copros6502 https://www.manic(PU used tor un Tetris blook: Elements of Computing Systems copros6502 https://www.manic(PU used tor un Tetris blook: Elements of Computing Systems copros6502 https://www.manic(PU used tor un Tetris blook: Elements of Computing Systems copros6502 https://www.manic(PU used tor un Tetris blook: Elements of Computing Systems copros6502 https://www.manic(PU used tor un Tetris blook: Elements of Computing Systems copros6502 https://www.manic(PU used tor un Tetris blook: Elements of Computing Systems copros6502 https://www.manic(PU used tor un Tetris copros6502 https://www.manic(PU used tor un Tetris blook: Elements of Computing Systems copros6502 https://www.manic(PU used tor un Tetris copros6502 https://www.manic(PU		nttps://opencor	planning			16 8				6											\perp		2012 2013	https://github.co		
Copros602 Attos://girthub.cf Stable David Banks G800 16 16 Kintex-73 James Barker 500 18 18 Kintex-73 James Barker 500 18 19 19 19 19 19 19 19		nttps://github.co	om/philzo			16 16															18	2	2021	https://www.nan		
\(\frac{1}{2}\) coldfire \(\frac{1}{2}\) https://www.silv-oprietar Pextreme \(\frac{1}{2}\) Pe		nttps://github.co					- pa. ea			-0. 0											18	2				book: Elements of Computing Systems
pdp2011 http://gdp20111 stable Sytse van Slooten forth 16 16 kintex-7-3 James Brakef 5060 6 1 205 ## 14.7 0.67 2.0 13.6 AX V V v Indi 18 Cpu Y Ives Y N 64K 64K 70 13 8 2008 2019 http://gdp2011.5 SOc, build files for A&X boards complete implinating or ig 0 devices stack marking http://geoples at stack marking http://g			0.00.0			16 16				158/ 6	_		0.0.				pdp2011_				/0 13	8		nttps://stardot.or		2500 LLITe on Chrotin III
stack machine lnttp://people.ed stable Bruce R. Land RISC 16 5 cyclone1c James Brakef 5101 4 6 29 66 ## q18.0 0.67 0.3 25.9 X verilog 9 9 VGA_sran V asm N N M 64K M N 64K 64K N N 16 2012 2015 2012 2015 2012 2015 2016 arria-2 James Brakef 310 arria-2 James Brakef 7193 A A 393 ## q18.0 0.67 1.0 3.66 A A verilog 7 develog and Verilog 7 develog 2 V people.ed 301 https://people.ed 302 2015 arria-2 James Brakef 4 to 64 reg, 24-bit pc, no status reg suska-III http://www.expl beta Wolfgang Forster RISC 16 16 farria-2 James Brakef 7193 A A 55 ## q13.1 0.67 d.0 1.3 A Vold 11 Video James Brakef 9 Vg es N N M G4K G4K N N 16 2015 2016 https://www.embel includes Altera project 4 to 64 reg, 24-bit pc, no status reg		http://www.sih				16 16				4	1	305 ## 117 T					cou				70 42	10		https://www.silva		
ucode cpu http://minnie.ti stable Warren Toomey RISC 16 16 arria-2 James 4K LUT 6748 6 1 1 ## 14.7 0.67 2.0 A vhd 16 cpu N N 64K 64K N 16 2012 2015 2016 11tp://www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no status reg usuka-III Intro//www.embig.includes Altera project 4 to 64 reg. 24-bit pc, no sta	pdp2U11	http://papele -								- 6	6 20	66 ## 010 0										٥		https://papzu11.5		
aap https://github.c stable Simon Cook 68000 16 16 aria-2 James Brakef 7193 A 393 ## Q18.0 0.67 1.0 36.6 A verilog 7 deQ nano V yes V 64K 16M V 64 2015 2016 http://www.endeq includes Altera project 4 to 64 reg, 24-bit pc, no status reg suska-III http://www.endeq includes Altera project 4 to 64 reg, 24-bit pc, no status reg		http://people.ed								4												16		nttps://people.ed	(5) ur cores, cornell course material	
suska-III http://www.exg beta Wolfgang Forster RISC 16 16 arria-2 James Brakef 7388 A 55 ## q13.1 0.67 4.0 1.3 A vhdl 11 wf68k00ig Y vs. N N 4G 4G Y 16 2003 2013 for use as an Atari ST		https://github.c								- 0														http://www.omb	includes Altera project	
		http://www.evr													A ve	ndl 11	wf68k00ir	V ves	N N 46	46 V	+			cp.//www.emb		- to 0-10g, 24-bit pc, 110 status 10g
	aap														Δ VA	rilog 7	de0_nano	Y ves	V 64	K 16M V	+++		2015 2016	http://www.emh	includes Altera project	4 to 64 reg, 24-bit pc, no status reg

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data \$2 inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff CT St blk	F max	क tool		clks/ KIPS inst /LUT	ven dor	src #sr code file		chai p			nax byte nst adrs	# ad		pipe start last len year revi		note worthy	comments
rtf68ksys	https://opencor	alpha	Robert Finch	68000	16 16		James need t		4 12 17			7 0.67	4.0	X,	Y verilog 49	rtf68kSys	Y yes N	N 4				16	2011 201	https://github.com	based on Tobias Gubener's TG68	
aoocs	https://github.co	beta	Aleksander Osman		16 16		James Brakef	17852	A 2 43		## q18.	0.67	4.0 0.5	Α '	Y verilog 22	aoOCS	om yes N	1 '	4G 4	4G Y			2010 201	1	uses ao68000 core, Amiga chip set e	
aoocs	https://github.co		Aleksander Osman Aleksander Osman	accum			James Brakef Aleksander O		4 2 67			0 0.67 1 0.67	4.0 0.3		Y verilog 22		om yes N	+++	4G 4	4G Y			2010 201	1	uses ao68000 core, Amiga chip set e	
aoocs	nttps://gitnub.ci	beta	Aleksander Osman	accum	10 10	6 Cyclone-2	Aleksander O	2022/					-1.0	A	Y verilog 22	2 80000	om yes N	H	46 4	46 1			2010 201	1	uses ao68000 core, Amiga chip set e	WISHBONE AMIGA OCS SOC
acc	https://github.co	stable	Juan Gonzalez-Gome	ez accum	15 15		James rom &	89	96 6 1	227			2.0 855.5	AX	verilog 1		Y yes N			4K			2016 201	https://github.co		??why LUT count different from agcnorm
agcnorm	https://opencor	beta	Dave Roberts				James Brakef		1110 6 2			7 0.66			vhdl 5			Υ			11	1	1962 201	http://klabs.org/b http://klabs.org/b	Apollo Guidance Computer via 3-inp	
agcnorm wb4pb	https://opencor	beta stable	Dave Roberts Stefan Fischer	picoBlaze accum	13 1		James Brakef Stefan Fische	3/32	1115 4 2	102		7 0.66 7 0.33	3.0 36.2	X	vhdl 5 Y vhdl, v 14			Y	4K /	72K N	11	1	1962 201 2010 201	http://klabs.org/f	Apollo Guidance Computer via 3-inp	
cardiac	https://opencor		Al Williams			2 spartan-3		557	4 1				1.0 38.5				Y asm N	1 1	100 1	100 N	10		2010 201	https://www.cs.d	CARDboard Illustrative Aid to Compu	
wb4pb	https://opencor	stable	Stefan Fischer		13 13		James incomp					7 0.33		i i	Y vhdl, v 14	picoblaze	wb_uart	Υ	-				2010 201	https://en.wikipe	software addon for picoBlazeSoftwa	
	h//	stable	Pablo Salvadeo etal		12 1	2 stratix-2	Dable Celicade	48	4	134	-0	1 0 17	2.0 237.9		vhdl 3				512 5	-12	0		2011	haan //	part of university course, simplez+i4	has an index register
usimplez simplecpu12	https://github.co	om/iason	Jan Sommer	PDP8			Jan Sommer	498		180			2.0 237.5	X	vhdl 9	ton level	Y N	Y			32 3		2011) inttp://www-gu.u	educational, has stack pointer	looks like an accumulator dsgn
pdp8verilog	www.heeltoe.co	stable	Brad Parker		12 12		James Brakef	505	6	366	## 14.	7 0.50	2.0 181.3		verilog 18	pdp8	Y yes N	N 3				8	2005 201	0	boots & runs TSS/8 & Basic	
microcore	http://www.pld		Klaus Schleisiek				James Brakef	513	75 6	336	## 14.	7 0.40	1.0 261.9	Х	vhdl 30	ucore110		Υ 5	512	2K			1999 202	www.microcore.d	indexing into return stack, auto inc/o	only one block RAM? simplest core
socdp8	https://github.co	beta	Folke Will	stack/acc			James Brakef	583	268 6				3.0 30.4					N 3				8	2019 201	9	SoC implementation of a PDP-8/I for	
the12X_12uP pdp8l	https://oponcor		James Brakefield Ian Schofield	PDP8 PDP8	12 1		James Brakef James Brakef	972 1088	6 1 1	123		7 0.50	1.0 63.3 2.0 14.4	X	vhdl 2	the12x_12		N ·			54	64	1 2015 2013 201		combo stack/accumulater design Minimal PDP8/L implementation wit	
pdp8	https://opencor	alpha	Joe Manoilovick, Rol				James Brakef	1219	6 1				2.0 37.5				Y yes N					8	2012 201	5		Boots OS/8, runs apps, several variants
cpus-pdp8	https://github.co	om/lisper	Brad Parker			2 spartan3		1605	481 4 1	50	## 14.	7 0.40	2.0 6.2	X	y verilog 15	top	Y yes N	N ·	4K -	4K		-	2004 201	5		disk emulator which uses a IDE disk as a backing
rf6809	https://opencor	es.org/pr	Robert Finch	forth	12 12	2 artix-7	Robert Finch	6500	6 5	120	## v21.	2 0.50	4.0 2.3	X '	y system 21	L rf6809	Y asm N	6	4G 6	64G Y	44 1	3 8	2022 202	http://www.finitr	Different from rtf6809: 36-bit adrs, o	12-bit version, has inst. Cache
eric5	http://www.ent	ronrieta	Thomas Entner	risc	9 8	2 cyclone-4	entner-electr	110	4 opt	60		0.42	1.0 229.1	A	proprietar	,		++-	512	1 K	_	3-4	2005 201	1	25 MIPS: ERIC5xs, ERIC5Q	
		. орпска																								
baby8	https://github.co	om/jecelj	Jecel de Assumpcao		8 8		Jecel de Assu	29	A 16	58		0.17	4.0 84.5		schem 17		Y asm N			54K Y		16	202	https://mdpi-res.	minimal 8-bit uP with 16-bit adrs	schematic, verilog & system verilog
baby8	https://github.co	om/jecelj stable	Jecel de Assumpcao Tim Boscke	Jr accum TMS9900	8 8		Jecel de Assu James Brakef	31 41	6 4 30 6	58 384		7 0.08	4.0 79.1 1.0 749.0	AGLX	schem 17	th03cpu	Y asm N		64 E		4	16	2007 201	nttps://mdpi-res.	minimal 8-bit uP with 16-bit adrs	stats for several soft uP 4 FPGA/ASIC versions reduced MIPS/clk due to only 4 inst
mcpu core9900	https://github.co	om/dnote	Matthew Hagerty				James Braket James incom	41	30 6			2 0.33			vndi 1 v vhdl 7		Y asm N		54K 6		*	16	2007 201	7	MSP 9900	LUT counts don't match those of a 8bit uP
sap	https://opencor	stable	Ahmed Shahein	accum		kintex-7-3	James no LUT	48	6	200	## 14.	7 0.10	4.0 104.2	Х	vhdl 15	mp_struct	N		16	16 Y	5	120	2012 202	https://shirishkoi	Simple as Possible Computer from N	
sap	https://github.co	stable	Federico Zotti	risc	8 8	kintex-7-3	James no LU	48	6 4 4	200	## 14.	7 0.10	4.0 104.2	G	vhdl 9	sap-1-TOP	N		16	16 Y	5		202	1	Simple as Possible Computer	Gowin 9K project
baby8	https://github.co	om/jecelj	Jecel de Assumpcao		8 8	8	Jecel de Assu	48	4 4	58		0.17	4.0 51.1	AGLX	schem 17	baby8cpu	Y asm N					16	202	https://mdpi-res.	minimal 8-bit uP with 16-bit adrs	micro-coded; mcpu has best figure of merit
drv16/mcpu16	https://github.co	om/jecelj	Jecel de Assumpção		8 8		Jecel de Assu Jecel de Assu	69 77	48 4	313			2.0 378.8 4.0 31.8	AGLX AGLX				2	256 2 54K 6			16	202	https://www.md	very simple accumulator based 8 bit	
baby8 lwrisc	https://github.co	stable	Jecel de Assumpcao	Jr accum accum	8 1		Jecei de Assu James Brakef	88	A 1			0.17	4.0 31.8 1.0 443.6				Y asm N asm N				16	16	2008 200	nttps://mapi-res.	minimal 8-bit uP with 16-bit adrs	relatively low uniform Fmax k absolute addressing only, lowered MIPS/clk
орс.орссри	https://github.co	stable			8 16		James reduce	101	6	526	## 14.	7 0.15	4.0 195.4	x	verilog 2	opccpu	Y asm N			2K Y	13 3	3	2017 202	https://revaldinh		see hackaday One Page Computing Challer
td4	https://github.co	stable	cielo_ee	picoBlaze	8 8		James Brakef	102		200	## 14.	7 0.20	1.0 392.2	X	verilog 5	td4 top				16 Y			2012 201	5		very small uP
riscuva1	https://www.sci	stable		picoBlaze			James Brakef	109	6			7 0.33	2.0 560.7	X				Y 2			35		2006 200		Verilog source included in PDF file	also VHDL version by Bikash Gogoi with identic
picoblaze	https://www.xili	stable beta	Ken Chapman Aleksander Kaminsk		8 18		James Brakef	110 110	6 2	432					vhdl 1			, 2	256	2K Y			2003	https://en.wikipe	2 clocks/inst, no prog ROM	this is the original picoBlaze author
brainfuckcpu opc.opc2cpu	https://opencor	stable	revaldinho	RISC	8 16		James Brakef James reduce	110	6			7 0.08	2.0 157.2 4.0 178.1	X	verilog 2	brainfuck_	Cpu N		256	1K Y	12 3	1	2014 201 2017 202	http://www.cliffo		al adj prog & data mem size, terrible name D see hackaday One Page Computing Challenge
myrisc1	neeps.//gitilub.co		Muza Byte	RISC	8 8		James Brakef	121					1.0 628.7					Y 2				4	2011 201	https://en.wikipe	Verilog source included in PDF file	AKA Mano Machine, LPM macros
aizup/aizup_m	instruct1.cit.com	stable	Yamin Li, Wanming	Ch forth	8 16	6 arria-2	James Brakef	129	A 2	298	## q13.	1 0.17	2.0 192.6	AX	vhdl 1	cpu	N	N 6	54K 6	54K	16	4	1996 199	3	used in Cornell EE475 course	MIPS/inst reduced due to few inst
8bit_chapman	http://www.ece		Rob Chapman, Stev		8 8		James vivado	132	63 6				1.0 762.2					2			24		1998 199		course work	
tinycpu	https://opencor	о.р	Jordan Earls	RISC	8 8		James Brakef	136 136	A				2.0 235.5				asm N				12	4	2012 201	directory contain:		MIPS/inst reduced due to few inst
aizup/aizup_se aizup/simple l	instruct1.cit.cori	stable stable	Yamin Li, Wanming (Yamin Li, Wanming (Ch RISC	8 16		James Brakef James Brakef	136	90 6 55 6	313	## 14.	7 0.17	8.0 48.1 8.0 48.1	AX	vhdl 1	cpu	asm N	N C	54K E	54K Y	16	4	1996 199 1996 199	3	used in Cornell EE475 course used in Cornell EE475 course	MIPS/inst reduced due to few inst similar to mica
aizup/aizup_o	instruct1.cit.com		Yamin Li, Wanming		8 16		James Brakef	138	51 6	318			3.0 128.3				asm N				_	4	1996 199	3	used in Cornell EE475 course	MIPS/inst reduced due to few inst
light8080	https://opencor	stable	Jose Ruiz, Moti Litoc	he accum	8 8	kintex-7-3	James Brakef	154	6 1	247			9.0 58.9				Y yes N	N 6	54K 6	54K Y			2007 201	https://github.co	targeted to area, includes UART, into	older versions have both VHDL & Verilog
parwan			Zainalabedin Navabi		8 8		James Brakef	157	6	435			4.0 228.5										1995 199			of AKA cpu8, both vhdl & verilog versions
parwan	haanneed / /niaheedheen	stable stable	Zainalabedin Navabi Martin Schoeberl	i accum accum	8 8		James Brakef Martin Schoe	161 162	6 4 1	76 162	## 14.		4.0 38.8 1.0 167.0					N 6			0 0	10	1995 199 2017 202	2nd uP in director		of AKA cpu8, both vhdl & verilog versions
ben eater up	https://github.co		Ken Jordan		8 8		James Brakef	164	137 6	100	## v23		2.0 100.6				Y asm N				9 3	10	2017 202	https://github.com	goal is 100 LUTs, program mapped to Ben Eater's 8-bit breadboard compu	
avr8	https://opencor	beta	Nick Kovach	RISC	8 16		James Brakef	174				7 0.33	1.0 792.2	x	verilog 1	rAVR	Y yes N		54K 6		17	4	2010 201)	Reduced AVR Core for CPLD	not a full clone, doc is opencores page
nocpu	https://github.co	beta	John Tzonevrakis	forth	8 8	kintex-7-3	James Brakef	175	6		## 14.	7 0.33	1.5 306.1	Х	verilog 5	cpu	N no N	2	256 2	256 Y		4	201	7	minimal & complete	8 ALU inst, 3 port reg file
8bit_chapman	http://www.ece	beta	Rob Chapman, Stev				James Brakef	176	64 6	131	## 14.	7 0.33	1.0 245.5	ALX	vhdl 10	stack_pro		2					1998 199	3	course work	
pacoBlaze picoblaze	www.bleyer.org	mature stable	Pablo Kocik Ken Chapman	picoBlaze accum		8 spartan-3 8 spartan-3	Pablo Kocik	177	4 1	117	## 14		2.0 109.1				Y asm N		256		57	+	2 200	https://op.wibine	3 versions, behavioral coding	this is the original piceBlaze author
mroell_cpu	https://www.XIII		Matthias Roell		8 8		James Braker James added	1/8	6				2.0 168.9 1.0 637.1				r dSIII N	+++	. 100	ZN T	10		2014 201	nicps://en.wikipe	2 clocks/inst, no prog ROM university course project	this is the original picoBlaze author
tinyfpga	https://github.co	stable		accum	8 8		James Brakef	185	6 1				3.6 86.9				N	N	16	16 Y	10	+	2017 201	7	educational 8-bitter with 4-bit addre	s why use block RAM?
ahmes	https://github.co	stable	Fabio Pereira	accum			James Brakef	186	100 6	476	## 14.	7 0.33	3.0 281.6	ΧI	B vhdl 3	ahmes		N 2			15 1	L	2016 201	http://embedded	systems.io/ahmes-a-simple-8-bit-cpu	bare CPU with no RAM
tisc	https://opencor		Vincent Crabtree		8 8		James Brakef	195	6				1.0 147.1					2				2	2009 200	9	Tiny Instruction Set Computer	minimal accumulator machine
ssbcc aizup/aizup pi	nttps://opencor	stable	Rodney Sinclair Yamin Li, Wanming	RISC Ch accum	8 9		Rodney Sincla James Brakef	196 198	52 6	474 375	## 14.	/ 0.33	1.0 797.9 2.0 157.9	ALX	verilog 3 vhdl 1	core	Y asm N asm N	Y :			41	3	2012 202 1996 199	nttps://github.co	Python program generates the Verili used in Cornell EE475 course	inst after branch/call/rtn always execs MIPS/inst reduced due to few inst
vhdl_cpu	https://github.co		Charles Grassin	accum	8 1		James Braker Charles Grass	203	116 4	3/3		7 0.20		MA	vhdl 6	computer	Y asm N					4	2017 202	http://charleslahe	educational, very simple	case statement program
complete_8bit	https://www.qu	stable	Van-Lei Le	RISC	8 8	kintex-7-3	James modifi	208	6 1	260	## 14.	7 0.33	3.0 137.5	х	vhdl 6	computer	N N		96 1	128 Y		+	2016	Try / Sharlesiabs	and the same	memory_unit uses block RAM, IO ports prunec
up1232	http://www.dte		Santiago de Pablo		8 1		James Brakef	220	6				3.0 122.0	Х	vhdl 3	up1232a	N	6				32	2000 200)	bare core, prog size 4K to 64K	description in source files
non-von-1	https://www.ch		Christopher Fenton		8 8		James Brakef	230	89 6				1.0 797.1	IJ		nonvonto			64	Y		J	201	3	SIMID in tree structure	A & B regs, instructions broadcast
natalius_8bit_ cosmac	https://opencor	beta	Fabio Guzman Eric Smith	1802 picoBlaze	8 10		James Brakef James Brakef	232 244	6 1	270	## 14.	7 0.11	3.0 27.7 1.0 365.5	X	verilog 12	natalius_p	Y asm N	Y Z	256	2K Y 54K Y		16	2012 201 2009 202	2	return stack & register file AKA COSMAC ELF of 1976	3 clocks/inst Fmax is for bare core, runs CamelForth
nanoblaze	https://onencor		François Corthay			8 kintex-7-3		244	6 1				2.0 113.2									10	2009 202	5	nanoBlaze compatable, adjustable d	
1802-pico-basi	https://github.co		Steve Teal		8 8		James area o	247	136 6 2						vhdl 6				4K 6			16	2016 201	https://wiki.forth	VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, Interrupts & DMA not imple
babyrisc	http://www.san	stable	John Rible			6 zu-3e	James Brakef	249	6	286	## v21.	1 0.33	2.0 189.3	х	verilog 1	qs5 mix	Y N	(15	8	1997 199	http://www.sand	part of a three class course	memory rd/wt & ALU per clock
mcl65	http://www.mic		Ted Fried	accum				252	6 2	196	## 14.	7 0.33	4.0 64.2	Х	verilog 1	mcl65	Y yes N	N E	64K (40	J	2017 202		microcoded, cycle exact	excellent micro-coding LUT counts
fpga4_8bit_up drv16/ncpu	https://www.fpg	stable	Van Loi Le I Jecel de Assumpção	1150	8 8	, KIIIICA , S.	James Brakef Jecel de Assu	258 264	6 1 182 4	200 127		7 0.33	3.0 85.3 2.0 79.4	X	vhdl 9	computer	ome N	2	96 1		10	16	2016 201	book: LaMeres In	t educational	16 input & 16 output ports fill out 256 byte adr
drv16/ncpu kiwih	https://github.co	om/kiwih	Hammond Pearce	RISC	8 8		Jecei de Assu James has AS	265	182 4	100		2 0.20	1.0 75.5	AGLX	verilog 8	kiwih tt t					20	10	202	https://www.ma	uP design via chatGPT4. ASIC gate lis	st study using chatGPT4 for hdware synthesis
latticemico8	http://www.latt	stable	Lattice Semiconduct				Lattice Semic	265	4 1	104		0.33	2.0 64.4						256			32	2005 201	https://en.wikipe	16 deep call stack, four configuration	
popcorn	http://www.fpg	stable	Jeung Joon Lee	RISC	8 8:	x kintex-7-3	James Brakef	267	6	347		7 0.33	1.0 428.4	Х	verilog 4	рс	Y N	(43		1998 200	0	small 8 bit uP	
iop16b	https://github.co	alpha	Doug Gilliland		8 1		Doug Gilliland	271	76 4 2	50	##	0.33	4.0 15.2	Α '	Y vhdl 51	L cpu_top			4K -		18	8	2021 202	https://hackaday		o full set of perpherals, 2022 version is huge
mcu8	https://opencor	alpha	Dimo Pepelyashev	0302	8 8	RITTECK 7 5	James Brakef	274	6	299	## 14.	, 0.55			vhdl 16		_E asm		256 2			\perp	2008 200	9	asm, simulated, builds?	DE O L'A COLLA LA III A A CALLA CALL
minicpu_morr baby8	https://github.co	om/Morr	Michael Morris Jecel de Assumpcao		8 8		Michael Morr Jecel de Assu	276	6 4	104	##	0.33	2.0 62.2 4.0 8.6	X AGLX		minicpu_c babv8cpu		E		54K Y	31	10	201	https://mdpi.ro-	simplified 6502, see m65c02a minimal 8-bit uP with 16-bit adrs	RE: 8-bit CPU challenge of Arlet Ottens ASIC & FPGA stats for risc-v. baby8 & soft uP
dfn	https://gitildb.co	stable	Ron Chapman	accum accum			Jecei de Assu James Brakef	285	6	192			1.0 213.2					++	24K t	74K T	\vdash	10	2003 200	+ <u>incps://mapi-res.</u>	8-bitter, generates a custom VHDL s	
pt13	http://www.sing		Daniel Ogilvie	Turing			James Brakef		6		## 14.	7 0.33	3.0 130.5		verilog 1	pt13	Y asm N	ΥE	54K	8K Y	40 3	,	2011 201			micro-code & register updates, minimal ISA
bfcpu	http://www.cliff	stable	Clifford Wolf	picoBlaze	8 3	zu-3e	James Brakef	303	6	500	## v21.	1 0.01	4.0 4.1	X I	B vhdl 4	cw6670	Y yes N	N 6	54K 6	54K Y	8		2003 200	https://en.wikipe	no accum, data pointer and brackete	el first implementation, no data cache
dapzipi8			Ehsan Ali	8051	1 2 I 19	0 I 711 E 0	Ehsan conve	305	49 6 2	1 2241	## v22.	11 0.33	1.0 242.4	1 X I	lyhdl 20) Iton	Y asm N	1 1 2	256 I	2K I Y	1 1		202) I	IDeterministic Branch Prediction for I	R also zipi8 starting point, PhD thessis

March Column Co	_uP_all_soft	opencores or prmary link	status	author	style /	data SZ	FPGA	repor com		Dff 5	st blk	F g	tool	MIPS of	iks/ KIPS	ven g	src #s	rc top file	G chai		max n	nax byte		lr #	pipe start la		note worthy	comments
March	mcl51	http://www.mir	d stable	Ted Fried	picoBlaze	8 8	B artix-7-3	Ted Fried	312	6	2	180	1	0.33	8.0 23.8	X	verilog	mcl51 TO			64K	64K Y	-	1.08	, , , ,	21 https://github.co	or micro-coded	
See		https://www.xil	stable	Ken Chapman			8 kintex-7-	-3 James Brake	ef 317			195 #	# 14.7	0.33	2.0 101.6	X '	Y vhdl 1	9 kc705_kcr	Y asm N	ı	256	2K Y			2003	https://en.wikip	ec 2 clocks/inst	this is the original picoBlaze author
Column		https://github.c	mature	c0pperdragon																			30			17		results are for 2016 bare core
The Section of the Control of the Co		http://www.mic						-3 James inser									verilog :	1 mcl65	Y yes N	I N	64K (64K Y	++			21 http://www.mic	rc microcoded, cycle exact	excellent micro-coding LUT counts
See		https://web.arc																					++			11 https://web.arch	ive org/web/20120309123835/http://	
Service Servic		https://web.arc										154 #	# 14.7	0.33	2.0 71.5				Y yes N	i Y	256	2K Y						directory contains derivative design by another
March Marc	classy_core_17	https://github.c	com/class	y Andreas Schweizer	RISC	8 1	.6 spartan-	-3 Andreas Sch		4		164 #	# 14.7	0.33	1.0 151.2		vhdl 8	3 top	Y yes N	J	64K 1	128K Y	72	32	20	19 https://blog.clas		Implementing a CPU in VHDL parts 13
Series Se	erp	https://opencor								4	1 1									\perp			15	6		14		
Experiment of the control of the con		https://opencor								6			# 14.7	0.33	2.0 172.5		verilog :	1 risc16f84_	Y yes N				++			18	derived from CQPIC by Sumio Morio	k other variants with RTL
March Marc		https://github.c																					16	4		22	educational 4 regs 8-hit adr spaces	vendor neutral source code
Extra Min. Proc. No. 1961 1961 1961 1961 1961 1961 1961 196		http://www.clif								6													8			03 https://en.wikip		
Company Comp		http://digitaldes	stable	Peter Ashenden	accum					6		259 #	# 14.7		1.0 220.7	AX	verilog (gumnut-rt	Y asm N					8	2007			
March Marc	mocha	https://github.c		annial aske	accum							#:	# v23.2	0.33	3.0	,			Y asm N		_	64K Y	31		20	18		IIIT University, course materials include full RTL
	8bit-verilog_mc	u	JUDIC	303111110110	0302	0 0	J LU LC	Junios cirrini	1.6			500 #	# v20.1	0.33	2.0 210.5	Χ					JAL .	512 Y	16		2012 20	12	rer ended projectly amon dette attent	PB clock, students to add features
The part of the		https://github.co				8 1				Ü		238 #														nttp://ladybug.x	3-tallitily articly rpga/ 030L/	with fake instruction ROM
Service Servic		http://techdocs				8 1						50	7 14.7					ry 110033	Y ves N	J Y	256	4K Y	++			17 CR0140.ndf. CR0		
March Marc		http://www.clif											# 14.7				B vhdl 4	1 cw6671	Y yes N	l N	64K (64K Y	8					
The color of the property and the prop	mega65	https://github.c	com/meg	Paul Gardner-Stephe	en accum	8 8	8 spartan7	7 James too n	ma 431	296 6		#	# v23.2	0.67		Χ,	Y vhdl 1:	14								24	Enhanced c65 running in FPGA	very large SOC with many builds & tests
Miles Mile		https://opencor						4					# 14.7						Υ				3	3 4		17	UoS Educational Processor	inspired by x86 ISA
See		https://opencor				_								0.33	1.0 57.4	X	verilog	7 risc_core_	Y yes N			-110	+	\perp		12		
New Section		http://www.co-									3	118 #	# 14.7	0.33	4.0 20.8	X	verilog 1	3 M65C02					++	+		zo <u>nttps://github.co</u>		micro-coded via F9408 soft sequencer
Part		http://www.sar										141 #	# 14.7	0.33	2.0 49 7	x	verilog :	1 as5 mix					15	8				memory rd/wt & ALU per clock
Part			Jubic	JOHN HIDIC	lay 6502	8 1	2 kintex-7-			6	1								-				 ~	Ť		11 http://projects.n		bad weblink
Company Mary Comp		https://github.c			6502	8 8	B zu-3e			112 6				0.33	3.0 77.2	Х	verilog	2 cpu								18 http://ladybug.x		sync memory, e.g. use block RAM
The contract of the contract o		https://github.c	com/Arle				o per corri																				s4all.nl/arlet/fpga/6502/	
96.000 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100		www.ip-arch.jp/	stable							A						X	sfl & TI	m65cpu	Y yes N	I N			\perp			02		CEON C. All Control of the Control o
Part		https://github.co	com/Stev																				+	+		22		
Section Company Comp		http://www.and					o per corri					200 #	# V23.2 # 14.7	0.33	3.0 42.3	Y Y	vhdl 1	1 Micro8	v v	JN			++			20 Intep.// WWW.uno		also micro8 and micro8b variants
Second Second Process 1802 1	t65	https://opencor								6				0.33	4.0 41.7	AX	vhdl											also friici do and friici dob variants
Some May (Figure 1) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	bc6502	http://finitron.c	beta	Robert Finch	1802	8 8	8 zu-3e	James vivad	do 583			286 #								l N	64K	64K Y					, , , , , , , , , , , , , , , , , , , ,	bare source
Second Conference Seco	cosmac	https://github.c								6	17	87 #					X vhdl 1						100	16			uses PIXIE graphics core	modified to use block RAM
Segretary Material Analysis of		https://github.c																		\perp						18	Two versions of Soviet i8080a rever	
Geodesic Proceedings Procedure Pro		http://finitron.c			procerace							-0.											\vdash			12	inhhann auton	bare source
Second		https://opencor											# 14.7	0.33	2.0 57.5	AX	vnai 1	b cp_copybi	Y asm N	4	25b	ZK Y						
## Inter/Fishbold, statisfy-ball, and but by Howard Made		https://github.c	com/taka																1 yes				16	16		16		not much documentation
TreeStart Value Start	ez8	https://github.c	stable			_								0.33	2.0 59.6	X										14 http://zhehaoma	ao.com/	not sure inferred RAM correct?
Second	free6502	http://web.arch	stable	David Kessner	accum	8 8			ef 646			193 #	# 14.7	0.33	4.0 24.6	X	vhdl !	free6502	Y yes N	l N	64K (64K Y				00 http://www.spro	ov microcoded	
State Amministration State Amministration Ammin		https://github.c	com/Arka			-	o per com			411 6														16		24 https://github.co		most ops between accumulator & register, ris
Mathem Parker March Parker Mathem Parker	open8_urisc	https://opencor											# 14.7	0.33	1.0 125.6	X	vhdl 9	Open8	Y yes N					8		23		
## 5022 Phts://peercord bets 1000 peers	inst list proce	https://opencor				8 8							# 147										22			22		
Section Processing Section Processing Section		http://www.lea				8 1	6 kintex-7-			6	-			0.33	1.0 142.0	Ŷ	vhdl 6	dof core					42 F	5 7		าร		OAKT, 3FT & tiller illiciaded
System Color Stage System Color Stage System Color Sys	ag 6502	https://opencor																	yes N	l N	64K (64K Y	12 0			12		el accurate"
		https://opencor				8 8	8 kintex-7-		ef 834	6			# 14.7	0.33	4.0 20.2	X '	Y vhdl 1	0 System05	Y yes N	I N	64K	64K Y			2003 20	09 http://members	.optushome.com.au/jekent/	
werings/by https://pearcod alpha Westing Zhang Westing Zhang Zhang Westing Zhang Westi		https://opencor																										claim of 700 LUTs in Spartan-3 probably wron
Improvision		https://github.c																					$\perp \perp$					
https://gentured. is bide. New Phillippion RISC 8 8 artists 2 artists		https://nackada										140 #			1.0 55.0	×	verilog 3	0 cucarch	y yes r	IV	2EC 1	1 V V	+	_		19 https://github.co		
Ease States Application States Reef Forster PC18 8 16 Inter-7-3 Inter-9-3 States 18 States S	PUD	https://opencor										127 #														11 https://www.mi		bale core, Altera Erivi for RAIVIS
Set Mittags / / John Sex Mittags / Mit	ucpuvhdl	https://github.c	stable	Reed Foster	PIC18	8 1	6 kintex-7-	-3 James 512 L	LU 933	6		118 #	# 14.7	0.33	2.0 20.8	х							12 2	2 7	2016 20	17 https://github.co	or six tutorials on uCPUvhdl	using muCPUv2_1 of 3 upwards compatible d
flaid core https://opencord slap 3 stephen Noting A/R 8 12 intrex-7-2 james Parkel 95 4 381 ## 147 0.33 10 690 / 4 2 2 2 2 2 2 2 2 2		https://opencor		Shawn Tan		8 1	.6 zu-3e	James vivad	do 954	501 6							verilog :	l ae18_core	yes N	I Y	4K	1M				09 https://hackaday	y. not 100% compatable	negative edge reset "clock"
		https://opencor								4		381 #	# 14.7	0.33	1.0 131.7	Х	verilog 1	7 FluidCore	1	l Y			$\perp T$	8				2020 version requires registration
## Bit piped gm filters/ inference of stable Liknibing RISC 8 8 kintex-73 ames strakef 1031 6 1 130 gm 1.47 0.33 0.0 11.11 X verilog 2 100 V V V V V V V V V	navre	https://opencor										207 #	# 14.7	0.33	1.0 69.0	ALX	verilog :	l softusb_n	Y yes N	4	64K (64K Y	72	32		LJ IIILP3.// WWW.IIII		rg
Solid pine pred p		https://opencor																					++	_		18	targeted to balanced	" b CIOCKS/INST
Det Tipss Interst/		https://gitnub.co								6	1 1								y yes N	N N	04K I	UHR Y	20	16		17 https://github.co	or uses Perl as assembler	use Perl to generate ROM file
Inter-/forthub.com/Steve Steve Teal 6502 8 8 87-3 James 512 LU 1071 195 6 0.5 207 ## 14.7 0.33 4.0 15.9 X wholf 5 apple 1 Vyes N 64K 64K V 2.022 202 cycle accurate, passes Klaus Dormann 5502 Lungal constructions 5505 Stephen A Final Process Fin		https://github.c				-													Y yes N	l N	64K (64K Y		10				Sin to Benerate Holyl Ille
Specific		https://github.c	com/Stev							195 6	0.5							apple1	Y yes N	7	64K (64K Y						nn 6502 functional tests, has uart
## 18 https://open.cor beta Shawn Tan 6805 8 16 aria-2 lames Brakef 1084 A 1 207 ## 03.1 0.33 1.0 63.1 ALX werloog 1 ae18 core ves N N 64K 64K Y 2007 2009 ttps://pen.cor cept. 2007 2009 ttps://pen.cor cept. 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2008 2009 2008 2008 2008 2009 2008 2008 2008 2008 2008 2008 2008 2009 2008 2008 2008 2008 2008 2009 2008 2008 2009 2008 2008 2009 2008 2009 2008 2009 2008 2009 2008 2009 2008 2009 2008 2009 2008 2009 2008 2009 2009 2008 2009 2008 2009 2009 2008 2009 2009 2008 2009 2008 2009 2009 2008 2009 2009 2008 2009 2009 2008 2009 2009 2009 2008 2009 2009 2009 2008 2009 2009 2008 2009 2009 2008 2009 2009 2009 2009 2009 2009 2009 2009 2009 2009 2009 2009 2009 2009 2009		https://github.c	com/dave	Dave Nardella					m 1074	382 6	12	42 #	# v23.2	0.80	1.0 31.3	AGX '	Y verilog 1	9 top	Y yes N	ı	256	256 Y			20	24 https://www.lin		
68h.OS https://open.cor https:		https://opencor								A	1	207 #	# q13.1	0.33	1.0 63.1	ALX	verilog :	l ae18_core	yes N	I Y	4K	1M	$\perp \Gamma$			09 https://hackaday		negative edge reset "clock"
xmega core https://open.cor beta Sheorghiu Iulian 8080 8 16 kintex-7-3 James Brakef 116 6 120 ## 14.7 0.33 1.0 35.6 X verilog 34 mega core		https://opencor								117 6									yes N	N N	64K (64K Y	++			09		68c05 & 68c08 very different Fmax
Coud800 https://goencord stable Scott Moore Z80 8 8 kintex-7-2 James Brakef 1179 6 299 ## 14.7 0.33 0. 6.8 AK verlog 24 20.0 tp. (pr. No. 10		https://opencor																	yes N	N N	64K (04K Y	72	רכ			ot 8 AVP cores. A sets LLIT county ====	https://git.morgothdick.com/A/EBU OC A/EBU
2.20 https://open.com stable Goran Devic 280 8 8 kintex-7-2 James Brakef 1186 6 2.4 ## 1.47 0.33 1.0 6.8 AX verlog 2.4 280, top 4 Verlog 3.4	cou8080	https://opencor				8 8				6	++-	299 #:					verilog 3	- m8080	Y ves N				12	32		- C		
11thps://opencor mature Guy Hutchison, Howard PiCL6 8 8 kintex-7-5 lames Brakef 1207 6 128 ## 14.7 0.33 3.0 16.6 AX Verlog 6 1.00 Verlog 6 Verlo		https://opencor				8 8	8 kintex-7-					24 #					verilog 2	4 z80_top_c	Y yes N	l N	64K (64K Y	+					Complete implementation of a Sinclair ZX Spe
m165x https://gencord apha loh Nerh, David Burn foStQ 8 8 kintex-7: James Brakef 1218 6 153 #1 47, 0.33 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0 1.03 4.0	tv80	https://opencor	r mature	Guy Hutchison, How	ar PIC16		8 kintex-7-	-3 James Brake	ef 1207	6				0.33	3.0 16.6	AX	verilog (5 tv80n	Y yes N	I N	64K	64K Y		┸	2004 20		or derived from Daniel Wallner's T80, A	
apple2fpga https://pencor beta Andreas Hilvarsson 8080 8 8 24-3e James James Brakef 1276 5 128 147 0.33 4.0 1.0 0.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5		https://opencor				8 1				4	3	60 #	#			X '	Y verilog	3 m16C5x	Y yes N	1 Y	256	4K Y				14	SOC LUT count	
Surfing-Sizone Intigs://gopencor Deta Andreas Hilvarsson 8,000 8 16 kintes-7: James Brakef 1243 6 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00 1,00		https://opencor																					\perp					
ep88080 https://open.cor letd. CH. Ting AVR 8 8 8 kintex-7: James Brakef 1276 6 148 ## 14.7 0.33 9.0 5.3 X vhol 4 ep80 Y verilog 9 mega_cor Y verilog 9 mega_cor Y verilog 9 mega_cor Y verilog 10 mega_cor Y verilog 1		http://www.cs.c													4.0 13.0	AX	Y vhdl 1	9 de2_top	Y yes N	I Y	64K (64K Y	1 72	22			emulation of Apple II computer	replaced Altera PLL with stub
attiny, atmega littips://opencord beta Sheorghiu Iulian Z80 8 16 Jav.3e James Brakef 1366 116 6 179 ## V2.1.1 0.33 1.0 43.1 X Y Verilog 9 mega. cord Y ver N 0.48 164 164 164 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184		https://opencor								6	++-	194 #	# 14./		1.0 51.5		vnai :	1 en80	yes N	J NI			12	52			s initialized Lattice memory blocks	work related to eP16
## 147 180 https://opencor stable Daniel Wallner 6801 8 8 kintex-7-3 James Z80 m 1389 6 163 ## 14.7 0.33 3.0 12.9 X vhdl 5 T80a Y yes N N 64K 64K Y 2002 2018 280, 8080 & gameboy inst sets, several usages		https://opencor										179 #	# v21.1				Y verilog	mega cor	Y ves N	1 17			72	32				
h6d3701 https://open.cor/ planning/Tsuyoshi Hasegawa 6502 8 8 8 spartan-6.james Brakef 4121 6 1 3 31 ## 14.77 0.33 4.0 9.2 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 5 1 6 1 3 31 ## 14.77 0.33 4.0 9.2 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 5 1 6 1 3 31 ## 14.77 0.33 4.0 9.2 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 5 1 6 1 3 31 ## 14.77 0.33 4.0 9.2 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 5 1 6 1 3 31 ## 14.77 0.33 4.0 9.2 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 5 1 6 1 3 31 ## 14.77 0.33 4.0 9.2 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 5 1 6 1 3 31 ## 14.77 0.33 4.0 9.2 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 5 1 6 1 3 31 ## 14.77 0.33 4.0 9.2 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 5 1 6 1 3 31 ## 14.77 0.33 4.0 9.2 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 5 1 6 1 3 31 ## 14.77 0.33 4.0 9.2 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 5 1 6 1 3 31 ## 14.77 0.33 4.0 9.2 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 5 1 6 1 3 31 ## 14.77 0.33 4.0 9.2 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 5 1 6 1 3 31 ## 14.77 0.33 4.0 9.2 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 2 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 2 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 2 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 2 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 xg // vloril 19 9 de2. top 1 ylor spartan-6.james brakef 4121 6 xg // vlor spartan-6.ja	t80	https://opencor										163 #	# 14.7	0.33	3.0 12.9	X	vhdl !	T80a	Y yes N	I N			 	1		18		
8051 https://github.c WIP Kevin Phillipson	hd63701	https://opencor					B spartan-	6 James Brake	ef 1412			31 #	# 14.7	0.33	4.0 1.8	Х	verilog (5 HD63701_	CORE N	I N	64K	64K Y			2014		Used in Atari game console, 6801 clo	one?
turbo9 https://github.c. WIP Kevin Phillipson 6809 8 8 artix-7 James no tim 1428 530 6 8 112 ## v32.2 0.33 3.0 8.6 X V Verilog 96 soc top_8 Vers N 64K 64K V 44 13 8 6 2024 https://beach.com/restrictions/light-based as a communication of the		http://www.cs.c																					$\perp T$			22		replaced Altera PLL with stub
turbo9 https://github.cl WIP Kevin Phillipson 280 8 8 a artix-7 Kevin Phillips 1464 505 6 8 112 ## V22.2 0.33 3.0 8.4 X Y Verilog 96 soc top g V Ves N 64K 64K Y 44 13 8 6 2024 https://www.yout/competes well against other 8-bitters/four videos, see github		https://opencor										242 #	# v21.1	0.33	4.0 14.0	ALX	verilog 3	2 oc8051_tc	Y yes N	4			1 46					
Transport to the properties and		https://github.co								530 6					3.0 8.6	X	y verilog 9	b soc_top_g	Y yes N	+	64K (64K Y	44 1	3 8				
z80control https://open.coi alpha Tyler Pohl RISC 8 8 kintex-7-3 James Brakef 1483 6 189 ## 14.7 0.33 3.0 14.0 X y verilog 55 top_de1 Y yes N N 64K 64K Y 2010 2012 Microprocessor targeting embedded interfaces to DRAM, ba		https://onencor													3.0 14 0	Ŷ,	y verilog 5	5 top de1	Y ves	l N	64K	64K Y	1 1	2 8	2010 20			
250c.com/com/com/com/com/com/com/com/com/com/		https://opencor										500 #	# v21.1	0.33	1.0 110.0	x	verilog 2	8 top	γ / 3 1	+"	, , '		20	16				use Perl to generate ROM file

Proceedings	A 9051200 & A9052313 er pipelined (ge barrel) AVR 2 op-codes not implemented of op-codes not implemented e accurate 0 op-codes not implemented op-codes not implemented 0 op-codes not implemented 1 op-codes not implemented 1 op-codes not implemented 1 op-codes not implemented 1 core includes several on-chip plevel reverse engl d 280 rus project & report files 1 level reverse engl d 280 rus project & report files 1 level reverse op op-codes not op-codes not implemented 1 level reverse engl d 280 rus project & report files 1 level reverse op op-codes not op	does not match timing results of zynq+ eripherals, like timers and counters Complete implementation of a Sinclair ZX Sp.
	lemented invaders game John Kent's 6809 & adds color of A9051200 & A9052313 er pipelined (eg barrel) AVR 9 op-codes not implemented 9 op-codes not implemented 9 op-codes not implemented 1 op-codes not implemented 1 op-codes not implemented 2 op-codes not implemented 2 op-codes not implemented 3 op-codes not implemented 3 op-codes not implemented 2 with extrase 16-bit stack pointer PIC, HC11, 68000, 680x, d32pro 9 op-codes not implemented 2 op-codes not implemented 2 op-codes not implemented 3 op-codes not implemented 3 op-codes not implemented 3 op-codes not implemented 4 op-codes not implemented 5 op-codes not implemented 6 op-codes not implemented 8 op-codes not implemented 9 op-codes	daltera project with 6809 & 6502 uPs inserted fake inst ROM does not match timing results of zynq+ does not match timing results of zynq+ does not match timing results of zynq+ John E. Kent, translated CPU core from VHDL opencores download URL incorrect, use col to does not match timing results of zynq+ web page update only https://www.youtube.com/watch?v=K3jH-full system with RAM does not match timing results of zynq+ eripherals, like timers and counters Complete implementation of a Sinclair ZX Sp.
State Part State	A 9051200 & A9052313 er pipelined (ge barrel) AVR 2 op-codes not implemented of op-codes not implemented e accurate 0 op-codes not implemented op-codes not implemented 0 op-codes not implemented 1 op-codes not implemented 1 op-codes not implemented 1 op-codes not implemented 1 core includes several on-chip plevel reverse engl d 280 rus project & report files 1 level reverse engl d 280 rus project & report files 1 level reverse op op-codes not op-codes not implemented 1 level reverse engl d 280 rus project & report files 1 level reverse op op-codes not op	inserted fake inst ROM does not match timing results of zynq+ does not match timing results of zynq+ John E. Kent, translated CPU core from VHDL opencores download URL incorrect, use col if does not match timing results of zynq+ web page update only https://www.youtube.com/watch?v=K3jH- full system with RAM does not match timing results of zynq+ eripherals, like timers and counters Complete implementation of a Sinclair ZX Sp.
International Content	A 9051200 & A9052313 er pipelined (ge barrel) AVR 2 op-codes not implemented of op-codes not implemented e accurate 0 op-codes not implemented op-codes not implemented 0 op-codes not implemented 1 op-codes not implemented 1 op-codes not implemented 1 op-codes not implemented 1 core includes several on-chip plevel reverse engl d 280 rus project & report files 1 level reverse engl d 280 rus project & report files 1 level reverse op op-codes not op-codes not implemented 1 level reverse engl d 280 rus project & report files 1 level reverse op op-codes not op	inserted fake inst ROM does not match timing results of zynq+ does not match timing results of zynq+ John E. Kent, translated CPU core from VHDL opencores download URL incorrect, use col if does not match timing results of zynq+ web page update only https://www.youtube.com/watch?v=K3jH- full system with RAM does not match timing results of zynq+ eripherals, like timers and counters Complete implementation of a Sinclair ZX Sp.
Sept	2 op-codes not implemented of op-codes not implemented moded lecture on FPGA uP design noted lecture on FPGA uP design of on System61 by It core also not in John Kent web page 2 op-codes not implemented e accurate 2 op-codes not implemented e accurate 2 op-codes not implemented 2 with extras: 16-bit stack pointer PIC, HC11, 68000, 680x, d32pr op-codes not implemented 2 op-codes not implemented 2 op-codes not implemented 2 op-codes not implemented 3 op-codes not implemented 3 op-codes not implemented 3 op-codes not implemented 1 core includes several on-chip plevel reverse eng d 280 trus project & report files noted lecture on FPGA uP design ended lecture on FPGA uP design en, asm, C, C++, schem, VHDL & 8 8032	does not match timing results of zynq+ John E. Kent, translated CPU core from VHDL opencores download URL incorrect, use col t does not match timing results of zynq+ web page update only Intips://www.youtube.com/watch?v=K3jH- full system with RAM does not match timing results of zynq+ eripherals, like timers and counters Complete implementation of a Sinclair ZX Sp.
Sept	2 op-codes not implemented not implemented not on FPGA uP design inded lecture on FPGA uP design inded lecture on FPGA uP design inded lecture on FPGA uP design in Indone in In	does not match timing results of zynq+ John E. Kent, translated CPU core from VHDL opencores download URL incorrect, use col t does not match timing results of zynq+ web page update only Intips://www.youtube.com/watch?v=K3jH- full system with RAM does not match timing results of zynq+ eripherals, like timers and counters Complete implementation of a Sinclair ZX Sp.
Total Part	anded lecture on FPGA uP design and of lecture on FPGA uP design and on System 01 by 1. core also 1. John Kent web page 3. op-codes not implemented a accurate of op-codes not implemented 2. with extrast 16-bit stack pointer PIC, HC1, 8000, implemented 2. with extrast 16-bit stack pointer PIC, HC1, 8000, implemented 3. op-codes not implemented 3. or included several on-chip plevel reverse eng'd 280. It is prelated ip 1. level reverse eng'd 280. It is project & report files inded lecture on FPGA uP design and ed lecture on FPGA uP design end as my companion of FPGA uP design end ed lecture on FPGA uP design end ed lecture on FPGA uP design end as my companion of FPGA uP design en as my companion of FPGA u	John E. Kent, translated CPU core from VHDL opencores download URL incorrect, use col if does not match timing results of zynq+ web page update only https://www.youtube.com/watch?v=K3jH- full system with RAM does not match timing results of zynq+ eripherals, like timers and counters Complete implementation of a Sinclair ZX Sp.
	ed on System68 and System01 by Locre also nichn kent web page 3 op-codes not implemented a accurate 3 op-codes not implemented 2 with extras: 16-bit stack pointer PIC, HC11, 68000, 680x, d32pro 3 op-codes not implemented 3 op-codes not implemented 4 core includes several on-chip picture 1 core neglect 8 op-codes not implemented 1 core includes several on-chip picture 1 core neglect 8 op-codes not implemented 1 core includes several on-chip picture 1 core neglect 8 op-codes not implemented 1 core includes several on-chip picture 1 core neglect 8 op-codes not implemented 1 core includes several on-chip picture 1 core neglect 8 op-codes not implemented 1 core includes 1 core neglect 8 op-codes not implemented 1 core includes 1 core neglect 8 op-codes not implemented 1 core includes 1 core neglect 8 op-codes not implemented 1 core neglect 8 op-codes neglect 8 op-cod	opencores download URL incorrect, use col to does not match timing results of zynq+ web page update only https://www.youtube.com/watch?v=K3jH-full system with RAM does not match timing results of zynq+ eripherals, like timers and counters Complete implementation of a sinclair ZX Sp.
Inter-Concerned Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference Conference	ed on System68 and System01 by Locre also nichn kent web page 3 op-codes not implemented a accurate 3 op-codes not implemented 2 with extras: 16-bit stack pointer PIC, HC11, 68000, 680x, d32pro 3 op-codes not implemented 3 op-codes not implemented 4 core includes several on-chip picture 1 core neglect 8 op-codes not implemented 1 core includes several on-chip picture 1 core neglect 8 op-codes not implemented 1 core includes several on-chip picture 1 core neglect 8 op-codes not implemented 1 core includes several on-chip picture 1 core neglect 8 op-codes not implemented 1 core includes several on-chip picture 1 core neglect 8 op-codes not implemented 1 core includes 1 core neglect 8 op-codes not implemented 1 core includes 1 core neglect 8 op-codes not implemented 1 core includes 1 core neglect 8 op-codes not implemented 1 core neglect 8 op-codes neglect 8 op-cod	opencores download URL incorrect, use col to does not match timing results of zynq+ web page update only https://www.youtube.com/watch?v=K3jH-full system with RAM does not match timing results of zynq+ eripherals, like timers and counters Complete implementation of a sinclair ZX Sp.
Section Impulsement State State Impulsement State	IL core also I John Kent web page Jop-codes not implemented Lore includes several on-chip plevel reverse eng'd Z80 Love includes several on-chip plevel reverse eng'd Z80 Love project & report files Level reverse eng'd Z80 Level reve	opencores download URL incorrect, use col to does not match timing results of zynq+ web page update only https://www.youtube.com/watch?v=K3jH-full system with RAM does not match timing results of zynq+ eripherals, like timers and counters Complete implementation of a sinclair ZX Sp.
Supplicy	1 John Kent web page 3 op-codes not implemented a occurate 9 op-codes not implemented 2 with extras: 16-bit stack pointer PIC, HC11, 68000, 680x, d32pro 3 op-codes not implemented 3 op-codes not implemented 1 core includes several on-chip p 1 elevel reverse eng'd Z80 thas up related IP 1 elevel reverse eng'd Z80 trus project & report files nded lecture on FPGA uP design	does not match timing results of zynq+ web page update only https://www.youtube.com/watch?v=K3jH- full system with RAM does not match timing results of zynq+ eripherals, like timers and counters Complete implementation of a Sinclair ZX Sp
6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909 6909	2 op-codes not implemented e accurate of eaccurate of op-codes not implemented 2 with extras: 16-bit stack pointer PIC, HC11, 68000, 832Pr op-codes not implemented 3 op-codes not implemented 3 op-codes not implemented 1 core includes several on-chip plevel reverse eng d 280 has uP related IP level reverse eng d 280 rtus project & report files indeed lecture on FPGA uP design ended lecture on FPGA uP design en, asm, C, C++, schem, VHDL & 8 8032	does not match timing results of zynq+ web page update only https://www.youtube.com/watch?v=K3jH- full system with RAM does not match timing results of zynq+ eripherals, like timers and counters Complete implementation of a Sinclair ZX Sp
Geodo Sci. Str. Control Str. Control Str. St	a accurate 9 op-codes not implemented 2 with extras: 16-bit stack pointe PIC, HC11, 68000, 680x, d32pro 9 op-codes not implemented 9 op-codes not implemented 1 core includes several on-chip p 1 elevel reverse eng'd 280 1 thus prelated IP 1 elevel reverse eng'd 280 1 tus project & report files nded lecture on FPGA uP design nded lecture on	web page update only https://www.youtube.com/watch?v=K3jH- full system with RAM does not match timing results of zynq+ eripherals, like timers and counters Complete implementation of a Sinclair ZX Sp.
1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809 1809	2 op-codes not implemented 2 with extras: 16-bit stack pointer PIC, HC11, 68000, 680x, d32pro 9 op-codes not implemented 9 op-codes not implemented 10 op-codes not implemented 10 croe includes several on-chip pelevel reverse eng'd Z80 has uP related IP Level reverse eng'd Z80 rtus project & report files unded lecture on FPGA uP design anded lecture on FPGA uP design en, asm, C, C++, schem, VHDL & 8 8032	https://www.youtube.com/watch?v=K3jH- full system with RAM does not match timing results of zynq+ eripherals, like timers and counters Complete implementation of a Sinclair ZX Sp.
### Seption Se	2 with extras: 16-bit stack pointe PIC, HC11, 68000, 680x, d32pro 9 op-codes not implemented 9 op-codes not implemented 1 core includes several on-chip p level reverse eng'd Z80 thas uP related IP Level reverse eng'd Z80 trus project & report files nded lecture on FPGA uP design nded uP design nded uP de	full system with RAM does not match timing results of zynq+ eripherals, like timers and counters Complete implementation of a Sinclair ZX Sp
Procedure March	PIC, HC11, 68000, 680x, d32pro 3 op-codes not implemented 0 op-codes not implemented 1 core includes several on-chip p level reverse engid 280 has uP related IP level reverse engid 280 rtus project & report files moded lecture on FPGA uP design moded lecture on FPGA uP design ended lecture on FPGA uP design en, asm, C, C++, schem, VHDL & 8 8032	full system with RAM does not match timing results of zynq+ eripherals, like timers and counters Complete implementation of a Sinclair ZX Sp
6909-509 http://www.depropreted physics for exerging 6909 8 8 yerres Digital Core 1999 6 200 pt 34.7 33.8 at 1.0 3.0 2.0 3.3 A.X propretary Vyes N 66K 56K 54 4 3 8.702 505 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506 506	PIC, HC11, 68000, 680x, d32pro 3 op-codes not implemented 0 op-codes not implemented 1 core includes several on-chip p level reverse engid 280 has uP related IP level reverse engid 280 rtus project & report files moded lecture on FPGA uP design moded lecture on FPGA uP design ended lecture on FPGA uP design en, asm, C, C++, schem, VHDL & 8 8032	full system with RAM does not match timing results of zynq+ eripherals, like timers and counters Complete implementation of a Sinclair ZX Sp
6909 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009 1009	op-codes not implemented op-codes not implemented to op-codes not implemented to cre includes several on-chip p level reverse eng'd Z80 has uP related IP level reverse eng'd Z80 trus project & report files model fecture on FPGA uP design en, asm, C, C++, schem, VHDL & & 8032	does not match timing results of zynq+ eripherals, like timers and counters Complete implementation of a Sinclair ZX Sp.
5809	2 op-codes not implemented L core includes several on-chip preserves eng d 280 has uP related IP Level reverse eng d 280 rtus project & report files middle fecture on PPGA uP design anded lecture on PPGA uP design en, asm, C, C++, schem, VHDL & 8 8032	eripherals, like timers and counters Complete implementation of a Sinclair ZX Sp
959.1 http://peercol. sibble Simon Ferral, Jakes Z80 8 8 interes 7 James Future 174 617 6 1 11 87 14 0.31 40 5.3 ALX verified 24 0.655 8 8 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755 0.755	L core includes several on-chip pi level reverse eng'd 280 has uP related iP Level reverse eng'd 280 trus project & report files mded lecture on FPGA uP design en, asm, C, C++, schem, VHDL & 2 & 8032 9	eripherals, like timers and counters Complete implementation of a Sinclair ZX Sp
2480 State Government State Government State Government State	Level reverse eng'd Z80 has uP related IP level reverse eng'd Z80 ttus project & report files unded lecture on FPGA uP design ended lecture on FPGA uP design en, asm, C, C++, schem, VHDL & 8 8 8032	Complete implementation of a Sinclair ZX Sp
September April Control State Province CAST Inc. 280 8 8 Virtoe CAST Inc. 280 CAST Inc.	has uP related IP level reverse eng'd Z80 trus project & report files unded lecture on FPGA uP design unded lecture on FPGA uP design en, asm, C, C++, schem, VHDL & 12 2 & 8032 3	
## 100 March March	level reverse eng'd Z80 rtus project & report files inded lecture on FPGA uP design inded lecture on FPGA uP design en, asm, C, C++, schem, VHDL & 1 2 & 8032	Landard Control Control
arr cpu	rtus project & report files unded lecture on FPGA uP design unded lecture on FPGA uP design en, asm, C, C++, schem, VHDL & 1 2 & 8032	several versions, FPGA kits Complete implementation of a Sinclair ZX Sp.
Behcods https://peencord stable Ulrich Rieded	ended lecture on FPGA uP design ended lecture on FPGA uP design en, asm, C, C++, schem, VHDL & ' 2 & 8032	
wr. figs. https://peercod stable Jurgen Sauermann AVR 8 16 10 - 32 20 20 20 20 20 20 20	ended lecture on FPGA uP design en, asm, C, C++, schem, VHDL & 1 2 & 8032	2nd version with data & prog mems 68c05 & 68c08 very different Fmax
Summy Summ	ended lecture on FPGA uP design en, asm, C, C++, schem, VHDL & 1 2 & 8032	missing module in atmega8, pong, yga
Separation Sep	en, asm, C, C++, schem, VHDL & 1 2 & 8032 9	missing module in atmegas_pong_vga missing module in atmegas_pong_vga
151	2 & 8032 9	
Eggs	9	8032 SoC
1805		5552 500
Supplementary Supplementar	or has book & course	Embedded System Design: A Unified Hardwa
Seminant	ides perpherials	Embedded System Design. A Onnied Hardwa
Sego 5.399 https://peercor beta Alejandro Paz Schmidt 220 8 8 kintex-7-2 ames Brakef 1996 370 6 1.75 ## 14.7 0.33 3.0 9.7 AIX 8 verilog 5 Micros 9.7 Wes N 1 64K 64K Y 44 13 8 2012 2015 1.6309 Wes Brakef 2025 1.75 We	ides perprieriais	
No. 200 https://genency stable Brewster Porcella accum 8 8 Intex-7-3 James Brakef 2025 6 1.44 ## 1.47 0.33 3.0 7.8 X verilog 4 80 Core Vipes N N 64K 64K V 203 2012 202 202 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 2167 203 203 2167	9 on-codes not implemented	
Number N	ved from Guy Hutchison TV80	Wishbone High Performance Z80
a-280 https://gencor stable Roran Devic AWR 8 8 k ycylone-2 [Goran Devic 2084 4 4 29 19 ## q11.1 0.33 1.0 1.0 7 W verlog 24 280,top, c/y yes N 6 6K K2 K V 2 2014 2020 https://gencor stable Roran Devic 500 https://gencor stable Ulrich Reded	lesign via chatGPT4 ASIC gate lis	t Scan (JTAG) chain of all memory & FF
Internation Part Core https://open.cor stable Rusian Lepetenok 68HC11 8 16 kintex-7-; James Brakef 2135 6 127 ## 14.7 0.33 4.0 4.8 X vividi 1 1.9 vividi 1 1.0 vivid	level reverse eng'd Z80	Complete implementation of a Sinclair ZX Sp
Internation	I core also	complete implementation of a sincial Ex-spi
Figgs-64 https://poencor stable not work not	ricted use license, with correction	ns
System 68 https://goencor stable John Kent, David Burn 6808 8 8 spartam-3 James Brakef 2235 4 4 46 ## 14.7 0.33 4.0 1.7 X Y V V V V V V V V V	dition of Commodore 64	laltera top level schematic
68h.08 https://jopen.com/ stable Ulrich Riedel 6809 8 8 kintex-7: James Bradef 2290 6 1.01 ## 14.7 0.33 4.0 3.6 X v.	home.com.au/iekent/	
Introst Intr	поттеленти и поттеленти	
Dubserian https://pithub.cb stable PulseRain Tech LLC SM83 8 8 aria-2 James some 2376 A 2 41 30 ## q18.0 0.33 3.0 0.8 X Y yering 25 FP51 fast Y yes N Y 64K 64K Y 2017 2018 https://pulse.org 10 10 10 10 10 10 10 1	ing uP, compatible with Konami'	docs have ISA comparison 6809/6309/this
Verliogboy https://jenchadada alpha Wenting Zhang Z80 8 8 zu-3e James Braker 2415 161 6 4 238 ## V21.1 0.33 3.0 1.04 X Y Verliog 22 boy Y Yes N N 64K 64K Y 2008 2016 based V80e https://jenchor stable Sergey Belyshov Z80 8 8 spartans James Braker 2415 4 4 2 19 78 ## 14.7 10.3 3.0 3.4 X Y Verliog 19 top 5.8 Y Yes N N 64K 64K Y 2008 2016 based V80e https://jenchor stable Sergey Belyshov Z80 8 8 spartans James Braker 2558 6 15 59 ## 14.7 1.03 3.0 2.2 ALX Verliog 15 top Jevel Y Yes N N 64K 64K Y 2008 2016 based V80e https://jenchor stable Will Sowerbuts AVR 8 Spartans James Braker 2630 6 1 132 ## 14.7 0.33 3.0 4.0 X Verliog 15 top Jevel Y Yes N N 64K 64K Y 2003 2019 V80e V80e N V80e V80e V80e N V80e V	/inst. intended for Max10	
280 c https://genery stable Ronivon Costa 280 8 8 spartanal_alames Brakef 2474 4 2 19 78 ## 14.7 10.33 3.0 3.4 AX Y Vhd 19 top_se Y Yes N N 64K 64K Y 2008 2016 based. 19 19 19 19 19 19 19 1	ne Boy in Verilog, both CPU (SM8	also https://github.com/neildryan/GBA
PROB https://jopen.cor stable Sergey Belyashov Z80 8 8 Sycone-3 Sergey Belyashov Z80 8 Sycone-3 Z80	ed on Daniel Wallner's T80	directory disappeared
altium/TSK800 http://techdocs/roprietar/ Altium Z80 8 8 Spartan-3 Altium Z85 8 8 Spartan-3 Altium Z85 8 0 4 5 5 0 0.33 3.0 2.2 ALX proprietary Y yes N 64K 64K Y 2.004 2.017 CR0140.pdf, CR01 frozence	e - Z80/Z180 compatible process	based on Y80 from "Microprocessor Design I
Soc.88 https://sowerbut stable Will Sowerbut Sacram Sa		clock is 50MHz, #s for other fpgas
Day	ed on Daniel Wallner's T80, for Pa	
1805 1	erset of AVR	
Galton 8051 www.cs.ucr.edu stable Tony Givargis AVR 8 8 kintex-7-3 James Brakef 3032 1.0 1.2 7 1.0 3 1.0 1.2 7 1.0 3 1.0 1.2 7 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1	8 memory locations	used 3785 Dff, doesn't infer block or LUT RAI
Galton 8051 www.cs.ucr.edu stable Tony Givargis AVR 8 8 kintex-7-3 James Brakef 3032 1.0 1.2 7 1.0 3 1.0 1.2 7 1.0 3 1.0 1.2 7 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1	or has book & course	Embedded System Design: A Unified Hardwa
atmega8 pong https://fr.wikive stable Juergen Sauermann 8051 8 16 spartan-3 James clock 2898 4 1 11 53 ## 14.7 0.33 1.0 6.0 X Y vhd 37 pacman Y yes N 64K 64K Y 17 4 2017 2017 severa mc8051 https://www.ore stable Helmut Mayrhofer accum 8 8 kintex-7-3 James Brakef 3022 6 1 83 ## 14.7 0.33 4.0 2.3 X vhd 49 mc8051cd Yes N N 256 64K Y 1 1999 2013 www.oreganosysi fast 80 c88 https://github.com/fallah.j.kli Fallah Brisco 8 8 spartan-3 Ali Fallah 8182 529 4 1 12 98 ## 14.7 0.33 2.0 8.9 X vhd 25 X Y Vhd 25 C88 Y sww.yoreganosysi fast 80 50 50 50 50 50 50 50		
mc8051 http://www.ore stable Helmut Mayrhofer accum 8 8 kintex-7-3 James Brakef 3022 6 1 8 3 ## 14.7 0.33 4.0 2.3 X vhdl 49 mc8051cd Y ves N N 256 64X Y 1999 2013 www.oreganosys! fast 80 68 Nttps://github.c. alpha Danitel Bailey x86 8 8 kintex-7-3 James Brakef 3088 6 2 167 ## 14.7 0.33 2.0 8.9 X vhdl 25 C88 Y lsm N 8 256 64X Y 10 8 2015 2015 https://www.youl.only.8 18086up 11.7 12 98 ## 14.7 0.67 4.0 5.2 X Y yhdl 8 processor Y vyes N N 8 256 V 10 8 2015 2015 https://www.youl.only.8 imple	eral projects using avr core	uses Sauermann core
mc8051 http://www.ore stable Helmut Mayrhofer accum 8 8 kintex-7-3 James Brakef 3022 6 6 1 83 ## 14.7 0.33 4.0 2.3 X vhdl 49 mc8051cd Y lyes N N 256 64K Y 1999 2013 www.oreganosysi fast 80 68 N https://github.com/fallahj.kli Fallah RISC 8 8 kintex-7-3 James Brakef 3082 6 2 167 ## 14.7 0.33 2.0 8.9 X vhdl 25 C88 Y lsm N 8 256 V 10 8 2015 2015 https://www.you onlys simple Nttps://github.com/fallahj.kli Fallah RISC 8 8 Spartan3 Ali Fallah 3032 5.29 4 1 12 98 ## 14.7 0.67 4.0 5.2 X Y lyhdl 8 processor Y lyes N 5 25 64K Y 7 2019	eral projects using avr core	uses Sauermann atmega16 core
i8086up https://github.com/fallah.lAli Fallah RISC 8 8 8 spartan3 Ali Fallah 3132 529 4 1 12 98 ## 14.7 0.67 4.0 5.2 X Y Vvhdl 8 processor Y ves N 512 64K Y 7 2019 simple	8051, version available with float	
	8 memory locations	used 3658 Dff, doesn't infer block or LUT RAI
lica	ole x86 with VGA, SD, uart	case stmt, one branch per inst, xilinx IP
	VGA controller, plays Pong	altera memories
cpu86 http://www.ht-l beta Hans Tiggeler accum 8 8 8 kintex-7-3 James Brakef 3421 6 1 127 ## 14.7 0.17 2.0 3.1 X vhdl 23 cpu86_tol Y lyes N N 1M 1M Y 2002 2018 http://www.ht-lail 8088 ci		ht-labs offers several uP cores
	inally in TTL, avail. as a kit	my4th: micro-coded, bit serial, runs Forth
	com Z-Machine V3, youtube vide	nttp://inform-fiction.org/zmachine/standard
		Quartus project files, vga output
	erent from rtf6809: 24-bit adrs, o	
	e Accurate MC6809 Core	emphasis on cycle accuracy, DIP replacemen
	e accurate	
	eted to LCMXO2280	Altere mark maties (
	Z8 encore (eZ8) 8-bit core	Altera megafunctions (mem)
	9 with 32-bit "FAR" addressing	see also rf6809 variant
		t retro Z80 based on T80 by Daniel Wallner
mxp http://vectorblog stable VectorBlox Computing risc 8 zynq45-7 vectorblox 39856 6 64 81 175 ## v17.2 1.00 0.1 35.1 proprietary Y 2012 2017 http://www.ece.ul MXP	IVIGETIA FIOCESSOI IS A SEGIADIE SE	LOT COUNT IOF O INTES WITH CUSTOM MIST
nanoprocessor https://github.com/vasan/Yasantha Niroshan accum 4 1 12 artix7 James no UU 37 50 6 254 ## v24.1 0.10 1.0 687.2 X vhdl 5 nanoproc Y N 8 4 2024 educat	cational: 4 insts MOV, ADD, NEG	& JZR
	CPU in VHDL	seondary web link has documentation
	ry & BCD digit addition, speed m	
		4 index registers: (ix),(ix),(ix++),(ix+off)
		4 index registers: (ix),(ix),(ix++),(ix+off)
	4 was multi-chip	4004 CPU & MCS-4
		no data RAM memory
t400 https://opencor stable Arnim Laeuger RISC 4 8 spartan-2 Arnim Laeuger 643 3 2 60 0.16 4.0 3.7 AX vhdl 36 t400_core Y yes N Y 64 1K Y 2006 2009 implen	t Up via 2901 slice & micro code	OP400 microcontroller
jane_nn stable Suresh Devanathan S2000 4 8 kintex-7-3 James Brakef 723 6 178 ## 14.7 0.33 1.0 81.4 X vhdl 3 Processor Y 27 16 2002 neural		
sys_emz1001 https://github.com/zpekid_Zoltan Pekic	t Up via 2901 slice & micro code	no block ram? Picture of original chip
nibblercpu https://github.com/bchar Bryan Chan accum 4 8 Spartan 7 James combi 9066 84 6 ## v23.2 0.16 1.0 system 24 nibbler Y N Y 4K 4K 2017 http://www.raysl.gorigina	t Up via 2901 slice & micro code lementation of National's 4-bit Co ral network microprocessor, spec	https://www.bigmessowires.com/nibbler/
	t Up via 2901 slice & micro code lementation of National's 4-bit Co ral network microprocessor, spec eation of Iskra EMZ1001 4-bit mi	
	t Up via 2901 slice & micro code lementation of National's 4-bit Co ral network microprocessor, spec eation of Iskra EMZ1001 4-bit mi inally a TTL project	ļ
lem1_9 https://opencor alpha lames Brakefield accum 1 9 kintex-7:= ames 1stag 75 6 1 171 ## 14.5 0.04 1.0 91.2 AX vhdl 2 lem1_9 Y N Y 32 ZK N 24 1 2016 2017 single l	t Up via 2901 slice & micro code lementation of National's 4-bit Co ral network microprocessor, spec eation of Iskra EMZ1001 4-bit mi	

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz	ts FPGA	repor com ter ents				blk F ram max		ool MIPS				src #	src iles	top file	chai	~ 2		1 1		adr mod					econdary web link		note worthy	comments
lem1_9ptr	https://opencor	beta	James Brakefield	accum	1	9 kintex-7	-3 James 1 stag	ge 147		6	1 176	##	14.5 0.0	6 1.0	72.0	AX	vhdl	2 le	m1_9pti	Υ	N Y	512	2K	N :	24		1 2	016			use speed o	pt, logic emulation mad	:hi 4 index registers: (ix),(ix),(ix++),(ix+off)
up3	https://people.e	stable	Bruce Land			cyclone:	2 Bruce Land	186	i	4	1	##	q8.0				verilog	1 de	e2_top												Cornell ECE	576	basic core is scomp, used by up3 & de2_top'
	# usable(beta, st			676		20	blank	677		#	634	#	42			verilog		no	on-blank	512	53			434 4	2	31							
	"B" or "X" of lim		est			672									661	vhdl	285		sm	117	Web pa	age DN	MIPS p	en.wiki	edia.org	/wiki/l	Instru	ctions_p	оеі соі	mmunity.freeso	www.eemb	c.org/coremark/index.p	<u>ohp</u>
MIPS/MHz Pro	-rating for data s	ize:		0.67		53	zu-3e								sys ver	ilog	36	fo	orth	10	DMIPS	per clo	ock for	many n	icropro	essors	i:	htt	p://en	n.wikipedia.org/	wiki/Instruct	tions_per_second	
1-bit	0.04		16-bit					proprie	tary	24					_																		
4-bit	0.17		24-bit	LUT				S	cala	6		77	_paper_c	only		417	VHDL																
8-bit	0.33		32-bit	1.50		LUTS/DS	SP48	16:1							schem	atic	13		60	educatio	nal		450	Verilog									
12-bit	0.40		48-bit			LUTS/BI	ock RAM	32:1							vhdl, ver	ilog	8		25	_weak_s	tart		82	System	Verilog								
Under the assu	mption that the	ore is ca	pable of one instuction	n per clock					421	Jnique	folders in	this s	heet						8	_up_core	25		17	Spinal/S	cala			htt	ps://g	github.com/faya	lalebrun/aw	esome-spinalhdl	(17) scala/spinal CPUs
																			27	in limbo			19	VHDL, \	erilog								
Column Titles		Details																	10	planning		1	3	MyHDL									
"A"		A: 1st ch	oice clone, B: 2nd cho	ice clone, W	V: 1st cl	noice origin	al, X: 2nd choic	ce origina	I										76	simulatio	n	1	36	proprie	ary								
"B"		used to i	ndicate best KIPS/LUT	for a given	design	usually usi	ng fast FPGA fa	amily											573	main+sin	1		14	other									
cat		main, ed	ucational, planning, si	mulation, pa	aper, ir	limbo or w	veak .												497	net main			29	Schema	tics								
_uP_all_soft fo	lder	if openc	ores design is their fold	der name, o	therwi	se my folde	r name												644	total			1067	total									
opencores or p	rimary link	about 20	O designs in open core	es, about 10	00 in git	hub												_															
status		ASIC, pa	oer (detailed in), plann	ing (no sour	rce), al	pha, beta, s	table, mature,	proprieta	ry, untes	ted; in	complete,	educat	tional typic	cally <16	instruct	ons, si	mulation						418 de	esigns w	ith FOM	(KIPs/L	LUT) r	esults (s	some	duplicates due	to multiple F	PGA runs)	
author		First Nar	ne, Last Name or unive	ersity or cor	poratio	n																	385 de	esigns w	ith best	FOM (li	ikely t	rue me	asure	of # of usable d	esigns)		
style / clone		part nun	ber or "forth", RISC, a	ccumulator,	, etc. "	asic" indica	tes: avail as as	ic & fpga,	an asic n	etlist so	urce or a h	ard cor	re within f	pga chip)																		
data size		data reg	ster size in bits																														
inst size		shortest instruction size in bits																															
FPGA		FPGA fai	nily for compile, place	, route & tin	ning, u	sually using	fastest part gr	ade																									

reporter

IUT?

mults blk RAM

Fmax

date

tool ver

MIPS /inst

clks/ inst

Vendor

src code

src files

tool chain

max data

max inst

byte adrs

adr modes

inst

reg

pipe len

last revis secondary web link

start year

note worthy

fltg pt

Hav'd

top file

IPS /LUT

comments

LUTs ALUT

First Name, Last Name

total number of DEEs

compile, place, route & timing problems

4-LUT, 6-LUT, Altera ALUT, Actel Tile

is documentation provided?

maximum instruction address

number of registers in register file

anything special about the design

is byte addressing provided

number of pipeline stages

year of first design activity
last year for revisions or web page updates

secondary web address

maximum data address

total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable

total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up

maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp

prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors

Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado

abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++, --indir; (indir), (indir++), (--indir), (indexed), abs-short/direct page, scaled

Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number

number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP

figure of merit, does not include effects of memory capacity, floating point or instruction set quality

B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)

top file for compile, place, route & timing run, multiple versions of same design distinguished here

number of unique instructions, conditionals count as one instruction, somewhat subjective

H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)

VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc

number of source files for compile, place, route & timing; includes test benches

total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up

date of compile, place & route; serves to identify source version

is there a compiler or assembler provided or available

does the compile, place, route & timing run include floating point?