## Color Process Proce	_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz inet ez	FPGA	repor		LUTs ALUT	Dff 3	blk F	g too	MIPS clks	KIPS	ven dor	src #src code files	top file	tool chai	fitg P	max i	max byte	ing the mo	lr # pip od reg	start last year revis	secondary web link	note worthy	comments
Column C					James Br	akefiel	d																					
Column C		https://github.c			1401	6 6	ix										vhdl 700	ol	Υ	N	16K	16K Y			2019 2021	https://www.com	superset of IBM1401, gate level vhdl.	was student at UW
March Marc		https://openco	alpha	Simon Teran, Jakas	8051	8 8									.0 14.0	ILX	verilog 32	oc8051_to	Y yes	N	64K	64K Y					8051 core includes several on-chip pe	ripherals, like timers and counters
Column C		https://openco	alpha					7-3 James	tunred	1744	6	1 11	1 ## 14.	7 0.33 4	.0 5.3	ILX		oc8051_to	Y yes	N	64K	64K Y				https://prantoami		
West March		https://github.c	beta					James	area o	247	136 6	2 42	7 ## v21.	1 0.33 12	.0 47.6	LX		pico basio	Y yes	N	64K	64K Y	52			https://prantoami		
Mathematical Math		https://github.c														Х	verilog 17	processor					17	32		,-,,		
The column		https://sourcef				32 3	2 zu-3e	James	very slow	v synthes	sis 6					All V	vhdl 18	mips_mod	Y yes	N N				32				
March Marc		https://openco														AILX B	verilog 5	MC6809_0	Y yes	N N	64K	64K Y						does not match timing results of zynq+
Maria Mari		https://openco	beta	Alejandro Paz Schmidt	6809							17	5 ## 14.7	0.33 3	.0 9.7	AILX B	verilog 5	MC6809_0	Y yes	N N	64K	64K Y			2012 2015		6309 op-codes not implemented	
March Marc		https://openco												0.33 3	.0 9.5	AILX B	verilog 5	MC6809_0	Y yes	N N	64K	64K Y					6309 op-codes not implemented	CO-OF 8 CO-OO
Section Company		https://openco																	ves	N N	64K	64K Y						68CU5 & 68CU8 very different Fmax
March Color Colo		https://openco			6808	8 8	3 zu-3e	James	vivado		128 6							x68ur08	yes	N N	64K	64K Y						68c05 & 68c08 very different Fmax
March Marc		https://openco												7 0.33 4	0 763.3	X	vhdl 1	x68ur08	yes	N N	64K	64K Y	24		2007 2009		source work	
March Marc		http://www.ece																										
The part of the		https://openco	0.00.0														verilog 28	top	Υ					20		https://github.com		
Process Proc	8bit_piped_pro	https://openco	stable	Mahesh Sukhdeo Palve	RISC	8 1		James	vivado	1500 1	822 6	1 50) ## v21.	1 0.33 1	.0 110.0	X	verilog 28	top	Y	-H	540	540 W	20	16	2013 2017	https://github.com	uses Perl as assembler	use Perl to generate ROM file
Column C	a tiny up	https://www.gi	ora.com/	Simon Moore, Frankie	RISC	32 3		James	timing tiny I I	392	A	1 50	## q18.	0.33 2	.0 210.5	X	system v 1	TinyComp	Y asm	N Y	512 1K	1K N	13	128	2012 2012	https://www.cl.ca	from Thacker's version. Un Cambridge	PB clock, students to add reatures
State Stat		https://www.qu			RISC	32 3	2 zu-3e	James	missing fi		6		## v20.	1 0.67 1	.0				Y asm				13	128	2007 2007	https://www.cl.ca		
The content of the	a2z	https://hackada	errors		RISC	16 2				Altera RA	Mw 6				.0	1								+				
Proceedings	a2z	https://hackada	stable		RISC	16 2				1524	4	1 12 6			.0 27.4	H		top a2z		-H				+			runs on Cyclone IV	
Page	aap	https://github.c	stable		RISC	16 1	6 arria-2	James	Brakef	7193	А	39	3 ## q18.	0.67 1	.0 36.6		verilog 7	de0_nano							2015 2016	http://www.embe	includes Altera project	4 to 64 reg, 24-bit pc, no status reg
The content of the	aap	https://github.c				16 1																		64		http://www.embe		
Fig.	acc	https://github.c	stable stable	Juan Gonzalez-Gomez Juan Gonzalez-Gomez		15 1			DFF ex	88	6	1 22	## 14.				verilog 1	acc2	r yes Y yes	N			++	++	2016 2016	https://github.com	26 chptr course using Apollo Commar 26 chptr course using Apollo Commar	??why LUT count different from agenorm ??why LUT count different from agenorm
Manufacted Man	ae18	https://openco	beta	Shawn Tan		8 1						1 20	7 ## q13.	1 0.33 1	.0 63.1	ILX	verilog 1	ae18_core	yes							https://hackaday.i	not 100% compatable	
March Marc		https://openco					6 zu-3e	James									verilog 1	ae18_core	yes	N Y	4K	1M				https://hackaday.i		negative edge reset "clock"
Exposition Continue Continu		https://openco				32 3				997							verilog 7	aeMB_cor	Y yes				-	++				
Section Company Comp		https://github.c				32 8																				http://www.6502.		r 64 bit data
March Marc	af65k	https://github.c									6	6				X			Υ	N N				\bot		http://www.6502.		
Processon Proc		https://openco		Oleg Odintsov		8 8				824	6								yes	** **	0.410	0410		+			verilog code generation, "phase level	accurate"
Purple Control Contr		https://openco				15 1				3732		2 2		7 0.66 1	.0 3.5				Y				11	1	1962 2012	http://klabs.org/h	Apollo Guidance Computer via 3-inpu	t NOR gate emulation
Proceedings Proceedings Process Control Contro	ahmes	https://github.c					8 kintex-7	7-3 James	Brakef					7 0.33 3	.0 281.6										2016 2017	http://embeddeds		
Proceedings Proceedings Proceedings Proceedings Proceedings Process Proc																								4				
Paper Pape			stable	Yamin Li, Wanming Ch							6			7 0.17 2	.0 157.9	IX	vhdl 1	cpu	asm	N N	64K	64K Y		4	1996 1998			
Separate		instruct1.cit.com															vhdl 1	cpu	asm	N N	64K	64K Y		4		000440 1/ 0004		
Separate																			Y yes	N Y	256 4G	4K Y		++-				
State Procedure Procedur											4								Y yes	N N	64K	64K Y						
Empto Tempor Te		http://techdocs										5)						Y yes	N N	64K	64K Y						
Internation Control		https://openco															verilog 7	altor32					-	++		https://openrisc.ic		
Internation	alwcpu	https://openco	alpha	Andreas Hilvarsson													vhdl 7	top	ome	N N	64K	64K Y		16	2009 2010			
Implication Inter-Processor Albeid Coro Samifort AMAP 32 32 33 m 34		https://openco									6						vhdl 31	cpu						+		https://en.wikichig		
Implication Internation		https://openco										10 16				ILX Y	verilog 25	a23 core	Y yes	N N	4G	4G Y				https://en.wikichip		has VHDL for AIMD bit-slice chips
Image: State Concess Applications State Concess Applications State		https://openco			ARM7	32 3	2 zu-3e	James	area o	5066 2	382 6			1 1.05 1	.0 36.4	ILX	verilog 25	a25_core	Y yes	N	4G	4G Y				https://en.wikiped		
Innocempoon		https://openco			ARM7	32 3			Brakef	6103	6									N	4G	4G Y		16 3	2010 2017	https://en.wikiped		2049 LUTe used as single part DAM
Innocempoon		https://openco									357 6									IN	46	4G Y	80	10 3	2010 2017	https://en.wikiped		
Inter- Inter- Inter- Inter- Inter- Inte	an maa mpaaa	https://openco			uBlaze		2 zu-3e	James	vivado						.0 308.9	ΧY	verilog 90	aeMB_top							2014 2019		choice of lm32, aeMB, mor1kx or or1	full system has network of cores
Bod 86 Nites / Inters / In	an-noc-mpsoc	https://openco	mature	Alireza Monemi	uBlaze	32 3 64 3				1164	6	3 1 19		7 1.00 1	.0 165.2	X Y			Y yes	N	4G	4G Y	12.9	64	2014 2017	http://apvenu.eco		tull system has network of cores
Bod 86	ao486	https://openco	beta	Aleksander Osman	x86	32 8				tera ava			## v20.	1 1.00 1	.0	ı Y			Y yes	\dashv	4G	4G Y	140	04		ср.// апусри.0гд		non-SoC, no MMU
abos000 https://jobence/ beta Aleksander Osman 6800 16 16 ormal 2 25 25 8 8 10 10 5 40 8 1 V verlog 2 2 20 20 20 20 20 20		https://openco			x86	32 8	3 cyclone	-4 James	Brakef :	36094	4	4 47 4	5 ## q13.	1 1.00 1		ΙY	system v 85	ao486	Y yes						2014 2014			
Approx A		https://github.c									6	6 16	3 ## 012										++	++			complete 486, SoC configuration	mister version of ao486: reworked with many r
Boocs https://github.ck beta Aleksander Osman 68000 16 16 kintex-7-3 lames Blacked 1782 more stable 1782 more		https://github.c									4				.0	I Y	verilog 22	aoOCS	om yes	N	4G	4G Y		+	2010 2011			
Boocs Intests/fighthuse beta Aleksander Osman 68000 16 16 arria-2 James Brakef 12852 A 2 43 57 ## 1810 0.67 4.0 0.5 1 V verling 22 a0OCS mfyes N 46 46 V 2.010 2011 uses a68000 core, Amiga chip set erf Wishbone Amiga OCS SoC aor3000 Intest/logencor beta Aleksander Osman MIPS 32 22 za-3e James Brakef 26009 4 2 67 8 ## 1810 0.67 4.0 0.5 1 V verling 22 a0OCS mfyes N 46 46 V 2.010 2011 uses a68000 core, Amiga chip set erf Wishbone Amiga OCS SoC aor3000 Intest/logencor beta Aleksander Osman MIPS 32 22 za-3e James Brakef 25009 4 2 67 4 8 175 ## 1812 1 1.00 1.0 41.8 IX Verling 19 a083000 V ves N 46 46 V 2.010 2011 uses a68000 core, Amiga chip set erf Wishbone Amiga OCS SoC aor3000 Total verification of the properties of the propertie		https://github.c									6		## 14.	7 1.00 1	.0	I Y	verilog 22	aoOCS	om yes	N	4G	4G Y			2010 2011			
Bord 2000 Interst Dependence Deta Aleksander Osman MIPS 32 22 za-3e James Interst September Aleksander Osman MIPS 32 22 za-3e James Interst September Aleksander Osman MIPS 32 32 kintex 7-3 James Interst September Aleksander Osman MIPS 32 32 kintex 7-3 James Interst September Aleksander Osman MIPS 32 32 kintex 7-3 James Interst September Aleksander Osman MIPS 32 32 kintex 7-3 James Interst Mins Aleksander Osman MIPS 32 32 kintex 7-3 James Interst Mins Aleksander Osman MIPS 32 32 kintex 7-3 James Interst Mins Mi		https://github.c														I Y	verilog 22	aoOCS	om yes	N	4G	4G Y	\vdash					
Bard 3000 https://geneage beta Aleksander Osman MIPS 32 32 kintex-7-3 ames Brakef 3307 6 4 9 129 ## 1.7 1.00 1.0 24.2 K verling 19 and 3000 Y yes N 46 46 V 32 5 2014 2015 MIPS R3000A compatible, has MMU moved declarations forward moved and periodic mover on Boehn Geyclone-V Gunnary von Gun		https://onenco									-												++					
Application Thirds Third	aor3000	https://openco			MIPS	32 3	2 kintex-7	7-3 James	Brakef	5307	6					IX	verilog 19	aoR3000	Y yes	N	4G	4G Y	ш	32 5	2014 2015		MIPS R3000A compatible, has MMU	moved declarations forward
apple2/pga http://www.scs stable Stephen A Edwards 6502 8 8 kintex-7-3 James Juncon 1417 6 9 159 ## 14.7 0.33 4.0 9.2 K V vhd 19 de2 top V yes N V 64K K V 2007 2009 emulation of Apple II computer replaced Attent Not but this formation 1417 6 14.7 ## V21.1 10.0 1.0 4.1 K vering 2.1 top V yes N 46 46 V 2.003 2015 http://log-org/-tc-clone of Hitachis H3-2 project seems to have stalled 14.7											700	-					vhdl		Y yes	N			H	32		http://www.apollo		
SuperHu Supe		http://www.cs.															vndl 19	de2_top	Y yes	N Y	64K	64K Y	++	++				
Squarius Intos://poercord; stable Thorn Altch SuperH-2] 32 16 Kintex-7-2]ames Brakef 4071 6 2 10 97 ## 14.7 1.00 1.0 23.7 IX verlog 21 top Y yes N 46 46 Y 2.003 2015 Intos://poercord; recommendation In	aquarius	https://openco	stable	Thorn Aitch	SuperH-2	32 1	6 zu-3e	James	vivado	3563 1	384 6	2 16 14	7 ## v21.	1 1.00 1	.0 41.2	ILX	verilog 21	top	Y yes	N	4G	4G Y	ш		2003 2015	http://0pf.org/j-co	clone of Hitachi SH-2	
ARM_Cortex_A https://develope ASIC ARM ARM ASI 64 32 asic Xilinx 6000 A 1500 2.00 0.5 ##### asic Y yes Y D https://en.wikiped.uses.pro-rated LC area dual Issue, includes fittery & MMU& Caches ARM_Cortex_A https://en.wikiped.uses.pro-rated LC area dual Issue, includes fittery & MMU& Caches ARM_Cortex_B https://en.wikiped.uses.pro-rated LC area dual Issue, includes fittery & MMU& Caches ARM_Cortex_B ARM_Cortex_B https://en.wikiped.uses.pro-rated LC area dual Issue, includes fittery & MMU& Caches ARM_Cortex_B ARM_Corte	aquarius	https://openco			SuperH-2	32 1	6 kintex-7	7-3 James	Brakef	4071	6	2 10 9	7 ## 14.	7 1.00 1	.0 23.7	ILX	verilog 21	top	Y yes	N	4G	4G Y		$+$ Γ	2003 2015	http://0pf.org/j-co		project seems to have stalled
ARM. Cortex., # https://develogd ASC ARM ARM.M3 32 16 prirary altera 4500 A 1050 L 250 1.0 583.3 ask V yes V 46 46 45 V 80 16 10 2012 https://ewww.arm.projectar/ARM ARM.M1 32 16 prirary altera 4500 A 1050 L 250 1.0 583.3 ask V yes V 46 46 45 V 80 16 10 2012 https://ewww.arm.projectar/ARM ARM.M1 32 16 prirary ARM. ARM. M1 32 16 prirary ARM. ARM	ARC ARM Cortex	https://develor								6000	A	150				\vdash		 	Y yes		4G	4G v	++	++	\vdash			
ARM_Cortex_N https://www.arm/proprietarl ARM ARM MR1 32 16 10 10 10 10 10 10	ARM_Cortex_A	https://develop	ASIC	ARM	ARM A9	32 1					А			2.50 1	.0 583.3		asic		Y yes	Υ						https://en.wikiped	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
ARM_COREX_F https://develop/ ASIC	ARM_Cortex_I	https://www.ar					6			107						X			Y yes						2019	https://www.arm.	free use on Xilinx Vivado, encrypted R	TL, uses Digilent A7 or S7 board, AIX bus interfac
arm _cpu_ddca https://github.com/nguve Evan Nguyen arm 32 32 23-3e James LUT RAM for inst & d 6 25 25 25 25 25 25 25		http://www.arr							65nm	1900						AIX				$\overline{}$					2007	https://en.wikiped		
Arm_rusian https://github.com/0x05c rusian arm 32 22 23-9 James LUT R 2360 4815 6 200 ## v21.1 1.00 1.0 84.7 system 6 ARM_Mul yes y 4G 4G Y 16 2019 from "Digital design and computer ard single cycle,"		https://github.c			arm	32 3	2 zu-3e				& da 6	60	## v21.	1 1.00 1	.0	L	system v 23	top	Y yes	Υ	4G	4G Y		16	2021	cps.//en.wikipeo		
	arm_rusian	https://github.c	om/0xD5			32 3		James	LUT R/	2360 4	815 6	20) ## v21.	1 1.00 1	.0 84.7		system v 6							16	2019		from "Digital design and computer are	single cycle,
1	arm_rusian	https://github.c	om/0xD5i	ruslan ruslan		32 3		James	LUT RA	392 3563	6	14	## v21.	1 1.00 1	.0 41.2	\vdash	system verilo	ARM_Pipe	Y yes				++	16	2019		from "Digital design and computer are from "Digital design and computer are	incomplete RTL, prob 4 student exercise multi-cycle
		,		, '	•																							

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 2	S blk	k F s	tool ver	MIPS clks /inst inst		ven dor	src code	#src files top file	tool fltg	Hav'da	x max byt t inst adr	e is add	r # d reg	pip e start last year revis	secondary web link	note worthy	comments
arm4u	https://opencor	res.org/pro	Jonathan Masur	arm	32 32	zu-3e	James altera	primitiv	es 6		#	# v21.1	1.00 1.	0	Α	vhdl	12 cpu	Y yes Y	40	4G Y	80	16	2014 2014		ARMv3 ISA, clones early ARM process	ors in functionality
armv4_uarch	https://github.c	om/grantv	Grant Wilk Grant Wilk	ARM9	32 32	max10	Grant Wilk	2860	4	_	50 #	# q18.0	1.00 1.	0 17.5	A	vhdl	18	Y yes N		6 4G Y	+	16	2020	https://grantwilk.	custom uarch for the ARMv4 ISA on I	course work, top level is schematic
arm9-soft-cpu	https://github.c	om/grantv	Li Xinbing	ARM9	32 32	zu-3e zu-3e	James vivado	3914	1257 6	4	167 #	# VZ1.1	1.00 1.	0 42.6	А	verilog	4 arm9_con		40		+ + -	10	2020	nttps://grantwiik.i	ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz
arm9-soft-cpu	https://github.c		Li Xinbing	ARM9	32 32	zu-3e	James vivado						1.00 1.				4 risclite_mx			4G Y			2020		ARMy4-compatible CPU core	no interrupts or reg banks
arm9-soft-cpu	https://github.c	om/risclite	Li Xinbing	ARM9	32 32	zu-3e	James vivado	1807	736 6		357 #			0 197.6		verilog	4 risclite_mx	Y ves Y	40	4G Y			2020		ARMv4-compatible CPU core	no mult, interrupts or reg banks
artemis	https://github.c	simulatio	Sudharshan Sundaram	RISC	16 16	zu-3e	James incom				#	# v21.1	1.00 1.			verilog	9 main_test	Y asm N			18	8	2018 2020	https://www.yout	simple, educational uP with decent vi-	vivado project
aspida	https://opencor		Sotiriou	DLX	32 32	zu-2e	James dated					# v20.1			X	verilog	10 DLX_top	Y yes	40				2002 2009		DLX	compiled sync version
aspida	https://opencor			DLX	32 32		James dated						1.00 1.					Y yes		4G			2002 2009		DLX	compiled sync version
atlas_2K	https://opencor		Stephan Nolting	RISC	16 16 16 16		James vivado	1222	1160 6	1 5			0.80 1.				19 ATLAS_2K					8	2013 2015		ARM thumb like inst set ARM thumb like inst set	has MMU & full SOC features has MMU & full SOC features
atlas_2K atlas core	https://opencor		Stephan Nolting Stephan Nolting	RISC	16 16	kintex-7-3	James Brakef James vivado	611		1 :	5 151 #		0.80 1.		ILX IX		19 ATLAS_2K 8 ATLAS_CP		Y 64	K 64K M	80	8	2013 2015 2013 2015		ARM thumb like inst set	non-MMU version
atlas_core	https://opencor		Stephan Nolting		16 16		James Brakef	559		1			0.80 1.				8 ATLAS CP			K 64K Y	80	8	2013 2015		ARM thumb like inst set	non-MMU version
atmega8_pong	https://fr.wikive			AVR			James clock of	2767		1 10			0.33 1.				37 avr_fpga_			K 64K Y	17	4	2017 2017		several projects using avr core	uses Sauermann core
atmega8_pong	https://fr.wikive		Juergen Sauermann	AVR	8 16	spartan-3	James clock o	2898	3 4	1 1:	1 53 #	# 14.7	0.33 1.	0 6.0	X Y		37 pacman_N	Y yes N	64	K 64K Y	17	4	2017 2017		several projects using avr core	uses Sauermann atmega16 core
attiny_atmega	https://opencor	beta	Gheorghiu Iulian	AVR	8 16	zu-3e	James vivado	1366	116 6		179 #	# v21.1	0.33 1.	0 43.1		verilog	9 mega_cor	Y yes N	64	K 128K Y	72	32	2018 2019	https://git.morgol	configurable AVR processor w/8 conf	gurations
avr_core	https://opencor		Rusian Lepetenok	AVR		zu-3e	James vivado		519 6				0.33 1.			verilog	70 avr_core	Y yes N		K 128K Y	72	32	2002 2017		VHDL core also	
avr_core	https://opencor		Rusian Lepetenok	AVR	8 16		James Brakef	2135					0.33 1.				15 avr_core				72	32	2002 2017		VHDL core also	
avr_fpga	https://opencor	stable stable	Juergen Sauermann	AVR AVR	8 16	kintex-7-3	James Brakef	1606		1 6			0.33 1.		X	vhdl	20 cpu_core			K 128K Y	72	32	2009 2010	harman / /formula harman	extended lecture on FPGA uP design	
avr_fpga avr_fpga	https://opencor	stable stable	Juergen Sauermann	AVR	9 16	zu-3e	James Braker	1606		1 6	6 115 #	# 14./	0.33 1.		X	vhdl	20 avr_fpga	Y yes N	0.4	K 128K Y	72	32	2009 2010	nttps://fr.wikivers	extended lecture on FPGA uP design	missing module in atmega8_pong_vga
avr_fpga	https://opencor	r stable	Juergen Sauermann	AVR	8 16	zu-3e	James vivado	1877	7 6	1 6	6 #	# v21.1	0.33 1	n	X Y	vhdl	20 cpu_core	V ves N	64	K 128K V	72	32	2009 2010	httns://fr.wikivers	extended lecture on FPGA uP design	missing module in atmega8, nong, uga
avr hp	https://opencor		Strauch Tobias	AVR	8 16	kintex-7-3	James 2 slot I	1554	6		223 #	# 14.7	0.33 1	0 47.4	X	vhdl	10 avr_core_	myes N	64	K 128K Y	72	32	2010 2012	1100p3.//1114VIKIVCI3	hyper pipelined (eg barrel) AVR	missing module matricgao_pong_rga
avr8	https://opencor	beta	Nick Kovach	AVR	8 16		James Brakef	174	6		418 #	14.7	0.33 1.	0 792.2	Х	verilog		Y yes N	64	K 64K Y	17	4	2010 2010		Reduced AVR Core for CPLD	not a full clone, doc is opencores page
avr-cpu	https://github.c	stable	Sung Hoon Choi	AVR	8 16	zu-3e	James vhdl 2	008 usag	ge 6		#	# v21.1	0.33 1.	0	ш	vhdl	15 avr_cpu	Y yes N		K 128K Y	72	32	2019			
avrtinyx61core	https://opencor	beta	Andreas Hilvarsson	AVR	8 16	kintex-7-3	James Brakef	1243			194 #		0.33 1.		Х	vhdl	1 mcu_core				72	32	2008 2009			
ax8 a-z80	https://opencor		Daniel Wallner	AVR			James missin	1549		- 1			0.33 1.		X IX	vhdl	14 A90S1200			K 128K Y		32	2002 2010	// /	both A90S1200 & A90S2313	inserted fake inst ROM
a-z80 a-z80	https://opencor		Goran Devic Goran Devic	Z80 Z80			Goran Devic James Brakef	1819		,			0.33 1. 0.33 1.		IX	verilog	24 z80_top_c	Y yes N		K 64K Y		+	2014 2020 2014 2020	https://github.com	gate level reverse eng'd Z80 gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Sp Complete implementation of a Sinclair ZX Sp
a-z80 a-z80	https://opencor			Z80 Z80	8 8	zu-3e	James Braker	1761		+		# v21.1					24 z80_top_c 24 z80 top c		N 64		+	+	2014 2020	https://github.com	gate level reverse eng d 280	Complete implementation of a Sinciair ZX Spi Complete implementation of a Sinciair ZX Spi
a-z80	https://opencor		Goran Devic	780			Goran Devic	2084		20			0.33 1.		IX		24 z80_top_c			K 64K Y			2014 2020	https://github.com	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spi
b16	www.bernd-pay	stable	Bernd Paysan	forth	16 5	spartan-6	James Brakef	554			134 #	14.7	0.67 1.	0 161.7	IX	verilog	15 b16			K 64K N			2002 2017	https://github.com	two versions: one/15 source files, der	ved from c18
b16	www.bernd-pay	stable	Bernd Paysan	forth			James Brakef	field	6				0.67 1.		IX	verilog	1 b16-small	Y yes N		K 64K N			2002 2019	https://github.com	two versions: one/15 source files, der	
babyrisc	http://www.san		John Rible	RISC			James Brakef				141 #	_	0.33 2.				1 qs5_mix		64		15	8	1997 1999	http://www.sandp	part of a three class course	memory rd/wt & ALU per clock
babyrisc	http://www.san	stable	John Rible	RISC	8 16	zu-3e	James vivado	249	6		286 #	# v21.1		0 189.3	Х	verilog	1 qs5_mix	Y N	64	K 64K Y	15	8	1997 1999	http://www.sandp	part of a three class course	memory rd/wt & ALU per clock
basic-cpu bc6502	https://embedd	stable	Robert Finch	6502	8 16 8 8	zu-3e	James Syntax James Brakef	errors 619	6	_	107 #	# v21.1	0.33 2. 0.33 4.	0 26.2	х	verilog	1 18 bc6502	N	N 64	K 64K Y	16	+	2018 2018 2012 2012		16 inst, scrapped web page, 98 lines of	f verilog, no call/rtn, bare core, excellent exan bare source
bc6502	http://finitron.c		Robert Finch	6502	8 8	zu-3e	James braker	583					0.33 4.		X		18 bc6502		N 64		+	+	2012 2012			bare source
ben eater up	https://github.c		Humberto Silva Naves	accum		24-36	Jannes Vivado	303	'H I '		200 #	7 VZ I.I	0.55 4.	0 40.4	^		14 computer	asm N			+		2015 2019	https://eater.net/	Ben Eater's 8-bit breadboard comput	
ben_eater_up	https://github.c			accum												vhdl	6 system						2015 2019	https://eater.net/	Ben Eater's 8-bit breadboard compute	
ben_eater_up	https://github.c	om/JetSta	XarkLabs		8 8												38 computer	Y asm N	25	6 16 Y			2015 2019	https://eater.net/	Ben Eater's 8-bit breadboard compute	
beri	https://www.cl.		Gregory Chadwick	MIPS	_	2											34 mipstop	Y yes	ш		\perp	32	2012 2017	https://github.com		CHERI (Capability Hardware Enhanced RISC II
bfcpu	http://www.cliff		Clifford Wolf	Turing			James Brakef						0.01 4.				4 cw6671		N 64		8		2003 2003	https://en.wikiped	no accum, data pointer and brackete	
bfcpu	http://www.cliff		Clifford Wolf Clifford Wolf	Turing	8 3	zu-3e	James vivado				500 #	# v21.1	0.01 4.	0 4.1	X B	vhdl	4 cw6670		N 64		8		2003 2003	https://en.wikiped	no accum, data pointer and bracketer	first implementation, no data cache
bfcpu bit-serial	nttp://www.ciifi	stable	Richard Howe	Turing	8 3	zu-3e	James vivado	init hkR		_		# V21.1	0.02 4.		хв	vhdl	4 cw6671	y yes N			8	+	2003 2003	nttps://en.wikiped	no accum, data pointer and bracketer bit serial. 16-bit uP. very simple	internal 1-byte data cache doubles performa supports Forth
bjx1	https://github.c	alpha	Brendan Bohannon	RISC	32 16	kintex-7-3	James syntax	THE DRIVE	AIVI 6		#	1 12.4.4	1.00 2.	9		viiidi	34 exunit	v Y	N 40		13	16	2017 2018		128-bit memory path	based on SH-4, work suspended
blue	https://opencor		Al Williams	accum	16 16		James remov		4		63 #		0.67 1.		х			reb N		4K N	16	2	2009 2010		derived from Caxton Foster's Blue	http://www.youtube.com/watch?v=dt4zezZl
bobcat		beta	Stan Drey	DSP	16 24	kintex-7-3	James Brakef	1622	6	1			0.67 1.				30 bobcat_co	Y N	64	K 64K			1998 2000			dead web links
brainfuckcpu	https://opencor	beta	Aleksander Kaminski	mem	8 3	kintex-7-3	James Brakef	110					0.08 2.		Х		1 brainfuck_				8	0	2014 2015	http://www.cliffo	Touring machine like, 2ndary link is ar	adj prog & data mem size, terrible name
bst-cpu	https://github.c			RISC	32 32								1.00 1.	-	_	verilog	sc_comput		40			32	2016 2016		learning, pipeline uP	
bst-cpu	https://github.c		Yichun Ma	RISC	32 32 64 16	2 arria-2	James Brakef	1439) A	- 1	2 58 #		1.00 1.	0 40.2			26 sc_comput	er N Y ves Y		4G	-	32	2016 2016		learning, single cycle uP	
btsr1arch btsr1arch	nttps://gitnub.c	alpha beta	Brendan Bohannon Brendan Bohannon	CISC	32 16	kintex-7-3	James Brakef	4762	6	- 1	0 167 #	14.7	1.00 1.	5 23.3	X			. ,	====	T 256T Y	64	32	2018 2021	nttps://www.yout	64-bit regs, 16x inst, 48-bit VM is BtSR1, msp430 like, fltg-pt defined	BJX2 is superset of BtSR1, 4 data sizes 3 data sizes, no (R++) or (R) modes
bytemachine	https://github.c		cOpperdragon	forth			James Braker						0.33 2.				7 bytemach		N 64	4K Y		32	2018 2021		top is Altera schematic	results are for 2016 bare core
c16	https://onencor	stable	Jsauermann		16 8		James Brakef	1751					0.33 1.				22 Board_cpt			K 64K Y	30	5	2003 2012		8080 derivative, optional UART, 8-bit	xilinx 4K RAM primitives
c16too	https://www.sci		Cole Design and Develo	RISC			James Brakef	510					0.67 4.		X	vhdl		Y asm N		K 64K N	20	8	2003	coledd.com/elect	graphics capability	clock/2 and six phases
c2650_mister	https://github.c		Grabulosaure	c2650	8 8										I Y	vhdl & V	39 sys_top	Y N	32	K 32K Y			2018 2020	https://en.wikiped	clone of Signetics 2650 uP	based on the IBM 1130, Altera project & PLL
c88	https://github.c	alpha	Daniiel Bailey	accum		kintex-7-3	James Brakef	3088		2		14.7			Х		25 C88	Y asm N	8		10	8	2015 2015	https://www.yout	only 8 memory locations	used 3658 Dff, doesn't infer block or LUT RAN
c88	https://github.c		Daniiel Bailey	accum			James Dff ger	2664					0.33 1.		Х			Y asm N		256 Y	10	8	2015 2015	https://www.yout	only 8 memory locations	used 3785 Dff, doesn't infer block or LUT RAI
cardiac	https://opencor		Al Williams	accum			James Brakef	557					0.30 1.						10	0 100 N	10	1	2013 2019	https://www.cs.di	CARDboard Illustrative Aid to Comput	3 digit BCD arithmetic
cast_8051 cast_ba22	http://www.cas		CAST Inc	8051		virtex-6 spartan-6	CAST I 820 sli	1800			2 81 # 2 72		0.33 3. 1.00 1.		X	proprieta		Y yes N Y yes		K 64K Y	+	32	 	http://www.cast-	Cast has uP related IP Cast has uP related IP	several versions, FPGA kits several versions, FPGA kits
cd16	http://anvcpu.o		Brad Eckert				James Brakef	1800					0.67 2.					y yes N		4G 8K 8M	+	32	2003 2003	http://www.cast-i	Cast has up related IP Spartan-3 block RAM	bare core
cd16	http://anvcnii.o		Brad Eckert Brad Eckert				James Braker	618			7 31 #		0.67 2.		IX Y		16 demosoce			K 8M	+	+	2003 2003	http://web.archiv	Spartan-3 block RAM	includes stack RAMs & some inst RAM
cf_ssp	https://opencor		Tom Hawkins	?	1 10							1				confluen	ce	Y N		1			2003 2009	,	confluence to VHDL	CF State Space Processor
cfm	https://github.c	om/cbiffle	Cliff L. Biffle		16 16	5										haskell		N					2018 2018	https://clash-lang	Forth-inspired processor targeting the	
chad	https://github.c		Brad Eckert	forth			James DFF ex						0.80 1.			verilog	33 mcu_arty	Y yes N		K 64K N	23	16	2021		verilog, .f &.c code; fpga project files	
chad	https://github.c	om/bradle	Brad Eckert	forth	18 16 18 16		James DFF ex						0.80 1.			verilog	33 mcu_arty	Y yes N	64	K 64K N		16 16	2021	 	verilog, .f &.c code; fpga project files	max SUC, -3 speed grade
chad chad	https://github.c	om/bradle	Brad Eckert Brad Eckert	forth forth		zu-3e atrix-7-3	James vivado James option	2196	2211 6		3 196 #	+ V21.1	0.80 1. 0.80 1.	0 70 5	XIMI	verilog	33 mcu_arty 33 mcu	Y yes N Y yes N	64			16	2021	1	verilog, .f &.c code; fpga project files verilog, .f &.c code; fpga project files	min SOC, -3 speed grade
chip8	https://bitbucke		Carsten Elton Sørenser	RISC	8		James missin			- -		† 14.7		- 79.3	. tilvit		28 chip8	Y N	1 04	V-R IV	123	10	2013 2018	https://en.wikiner	Verilog implementation of the SuperC	https://www.zophar.net/pdroms/chip8/chip
classic_HP_calc	https://github.c		Brian Nemetz		56 10		James Brakef						0.17 10.	0 2.2	Х		15 classichp_	Y N		4K N	40	7	2012			includes LED display driver & UART, for Papil
classy_core_17	https://github.c	,	Andreas Schweizer	AVR	8 16		Andreas Schw				164 #	# 14.7	0.33 1.	0 151.2		vhdl	8 top	. 100		K 128K Y	72	32	2019	https://blog.classy	adjuct to some custom logic	Implementing a CPU in VHDL parts 13
cmips	https://github.c	mature	Roberto Hexsel	MIPS	32 32	2			\Box						_		22 core	Y yes N		4G Y	$+$ \top	32	5 2017 2019	http://www.inf.uf	5-stage pipeline, MIPS32r2 core	·
c-nit	http://www.c-n	stable		RISC		spartan-3	James xilinx L	752	2 4	- 1	3 100 #	14.7	0.67 2.	0 44.5	Х		6 soc	masm N	N 64	K 64K Y	22	15	2003 2004	harman //	RISC with several load/store modes	
coco3fpga coen 316 cpu	https://github.c		Gary Becker G.K Yvann Monny	6809 RISC	8 8	2 kintex-7-3	James does n	897	6		127 #	+ 147	1.00 3.	0 47.0	x	verilog	39 8 cpu_dp		32	32 N	20	32	2007 2015 2018 2018	nttp://www.davel	uses John Kent's 6809 & adds color co	mputer SOC very small caches do not infer any RAM
coen_316_cpu cole c16	https://github.c		Cole Design & Develop		16 16		James Brakef	89 / 554		_			0.67 7.		X					: 32 N K 64K N		52	2018 2018	https://blog.classi	(7) clks per inst, complete SOC	very arrian caches do not inter any KAM
complete_8bit	https://www.gu		Van-Lei Le	sc	8 8		James modifi			- -	1 260 #	14.7	0.33 3	0 137.5	X		6 computer	N N		128 Y		"	2016		1. , per may complete ade	memory_unit uses block RAM, IO ports prun
	https://github.c		David Banks	CISC				ojects fo	r each core						Y	VHDL &	/erilog	Y				\Box	2014 2017	https://stardot.or	65C102, Z80, 80286, 6809, PDP11, AF	M2 & 32016 cores selectable by DIP switch o
copro6502	https://opencor	stable	Abdallah Elibrahimi	picoBlaze	8 18		James missin	622	6		217 #		0.33 2.		IX	vhdl	16 cp_copybl	Y asm N		6 2K Y			2011 2016		wishbone extras	
copro6502 copyblaze		beta		ARM	32 16	kintex-7-	James Brakef	1239	6	- 3	3 250 #	14.7	1.00 1.	0 201.8	X Y		151 arm_proc	Y yes N	256	M256M		16	2004 2009	http://cfw.source	very large project with many unused:	missing files found in sourceforge dir, very lit
copyblaze core_arm	https://opencor			ΔRM		: 1		1	1 1 1							proprieta	ary		1.1	1 1	1 1	16	2013	Cortex M3 data sh	claims to be mature	various academic papers, several projects
copyblaze core_arm cortex_m3	https://opencor		Tobias Strauch	7 (1 (1 4)	32 10	,	<u> </u>																			
copyblaze core_arm cortex_m3 cosmac	https://opencor http://www.clo https://github.c	beta	Eric Smith	1802	8 8	kintex-7-3	James Brakef	244			270 #			0 365.5	X	vhdl	1 cosmac	Y asm N	N 64	K 64K Y	100	16	2009 2020		AKA COSMAC ELF of 1976	Fmax is for bare core, runs CamelForth
copyblaze core_arm cortex_m3	http://opencor http://www.clo https://github.c https://github.c https://hackada	beta beta		7 (1 (1 4)	8 8	kintex-7-3	James Brakef James inferre					14.7	0.33 1. 0.33 1. 0.33 1.	0 48.0	X X	vhdl	1 cosmac 14 elf 8 toplevel	Y asm N	N 64	K 64K Y	100	16 16	2009 2020 2009 2020			Fmax is for bare core, runs CamelForth modified to use block RAM instructions on using Scala

_uP_all_soft folder	opencores or prmary link	status	author	style /	gata sz nst sz	FPGA	repor com		Dff 2	and tal	k F m max	tool	MIPS cl			src code	#src files top	file 👸	tool chai fltg	p max			dr #	pip e start e year r		dary web link	note worthy	comments
cowgirl	https://opencor	errors	Thebeekeeper	RISC	16 16	kintex-7-	James inco	mplete so	urce co 6				0.67	1.0		vhdl	14 cows	tirl	n		64K		8	2006 2	009		incomplete source code	
cpu_mcnally	https://www.so		lain McNally	accum												B system		Υ	N	N 4K	4K				011		for course, SystemVerilog HDL - Exam	possibly same as simplecpu
cpu_takagi	https://github.co		Masayuki Takagi	RISC													3 cpu					16		2016 2				
cpu11 cpu16	https://github.co		1801BM1 C.H. Ting	PDP11 forth		kintov 7 3	James Brak	ef 347	6		364	14 14 7	0.67	1.0 702	1 X	verilog vhdl	1 cpu1		yes		64K Y	70 1	13 8	2014 2			2 versions, PDP-11 uP reverse engine P16 in VHDL	USSR uP, no DEC prototype, proprietary die de CPU24.vhd with width=16
cpu16	http://www.uitr		Yvo Zoer	RISC		Kintex-7-:	James Brak	er 34.	1 0		304	## 14.7	0.67		.1 ^		5 cpu1				64K N		8	2000 2			no LUT RAM, uses block RAM	Altera register file
cpu6502_true_	https://opencor		Jens Gutschmidt		8 8	kintex-7-	James Brak	ef 1678	8 6		159	## 14.7		4.0 7		vhdl	7 r650			N 64K		32	Ť	2008 2			cycle accurate	Autora register inc
cpu65c02_true	https://opencor		Jens Gutschmidt	6502	8 8		James latch		6		47	## 14.7	0.33	4.0 0	.8 X	vhdl	8 core		yes N	N 64K	64K Y			2008 2	021		cycle accurate	
cpu8080	https://opencor		Scott Moore	8080	8 8		James Brak						0.33				1 m80				64K Y			2006 2			includes VGA display generator, three	
cpu86	http://www.ht-l		Hans Tiggeler		8 8	kintex-7-	James Brak	ef 342:	6	1	127	## 14.7	0.17	2.0 3	.1 X	vhdl	23 cpu8		100	N 1M	1M Y		-	2002 2		www.ht-lab	8088 clone	ht-labs offers several uP cores
cpu-arm cpugen	https://github.co	,	Ankit Solanki Giovanni Ferrante	ARM RISC		kintov 7	James Brak	ef 474	6		102	44 14 7	0.67	1.0 271	.8 IX	vhdl vhdl	18 proce		yes Y asm N		4G Y	80	16	2003 2			Design, implementation and simulation x86 .exe generates VHDL RISC uP	probably course work using 16 bit example
cpugen	https://opencor		Giovanni Ferrante	RISC	32 16		James Brak	_		8			1.00			vhdl	14 cpuc		asm N	N			+	2003 2			x86 .exe generates VHDL RISC uP	using 32 bit example
cpus-caddr	https://github.co		Brad Parker		32 48							-				verilog				Y 16N	16K			2011 2		/dspace.mi	Verilog FPGA re-implementation of M	
cpus-pdp11	https://github.co	untested	Brad Parker	PDP11												verilog			yes	N 64K			8	2006 2	016		A working PDP-11 cpu with an RK11 d	lisk emulator which uses a IDE disk as a backing
cpus-pdp8	https://github.co		Brad Parker	PDP8			James Brak							2.0	Х		15 top	Y		N 4K			_	2004 2				lisk emulator which uses a IDE disk as a backing
cqpic cray1	http://www002		Sumio Morioka Christopher Fenton	PIC16 CRAY1			James RON James Brak				.0 127		0.67		.6 X		5 CQPI 46 cray_				4K Y		536	1999 2 2010 2		August chris	LPM macros homebrew Cray1	24-bit address registers
cray1	www.chrisfento	alpha	Christopher Fenton	CRAY1	64 16	zu-3e	James unde	efi 11510) 6	15	1	## v21.1	6.00	1.0	X		46 cray		ves Y	N 4M	4M N	128	536	2010 2		ata sheets	homebrew Cray1	24-bit address registers
cray2_reboot	https://opencor	beta	John Kula	CRAY2	64 16											non-ED	F gate & me	odule Y	yes Y	N 256N	/256M N	128	528	2016 2	017 Cray 1,	2 & 3 docs	gate level code	32-bit address registers
crisv32_axis_et	http://develope		Axis Communications	RISC	32 16											Y propriet		Υ	yes		4G Y		16		007 http://	developer.a	embedded comm	very dated product
dalton_8051	www.cs.ucr.edu		Tony Givargis	8051	8 8		James Brak		6 6	1	1 105		0.33	1.0 12		vhdl	7 i805:			N 64K			32	1999 2	003		ASIC	
darkriscv dataflow chap	https://github.co	отр.то	Marcelo Samsoniuk Rob Chapman, Steven	risc-v forth	32 32		James Brak				1 16/		0.33		.2 X	verilog	2 darks 27 Data	Elowii V		256			32	2 2018 2	018 <u>nttps:/</u>	/blog.nacks	written in one night, low line count course work	readme is descriptive, uses cache
dcpu16	https://github.co		Shawn Tan, Marcus Pe		16 16		James Brak			1	318			4.0 80	4 X		5 dcpu			N 64K		37	8	2009 2	012 https:/	/en.wikiped	for the 0X10c game	4+ addressing modes, 4 & 5-bit reg /modefield
df6805	www.hitechglob	roprietar	Hitech Global	6805	8 8	stratix-1	Hitech Glob	al 1690) 4		83		0.33	4.0 4	.1 I	propriet	tary	Υ	yes N	N 64K			T			ata sheets		
dfp	https://opencor	0100.0	Ron Chapman	forth			James Brak						0.33				25 Data			V	\vdash	+	<u> </u>	2003 2	009		8-bitter, generates a custom VHDL sta	
dgb16 diogenes	see FISA64		Robert Finch Fekknhifer	RISC	16 16		James Brak				1 297	# 14.7	0.67	1.0 269	0 X	verilog	1 dbg1 11 cpu		asm N		1K	+	8	2008 2	nng https:/	/github.cor	inside FISA64 project "student RISC system"	debug uP for fisa64
dix	naps,//openCOI		Martin Gumm	DLX	32 32		James erro		6	++				1.0 240		vhdl	120		asm		10		32	1995 2			University of Stuttgart, asic dsgn	case statmt others clause has problems
dlx_calvino	https://github.co	m/aleten	Alessandro Calvino	DLX	32 32											vhdl		Υ	yes N	4G	4G		32	2	019		masters thesis	also supports Synopsys Design Compiler
dlx_chiara	https://github.co		Alessandro Di Chiara	DLX	32 32	kintex-7-	James Brak	ef 2915	6		90	# 14.7	1.00	1.0 30	.9 X	vhdl	32 a-dlx	Y	yes N	4G			32	5 2017 2	017		Course project, no RTL comments, VI	
dlx_nicola dlx_palmiero	https://github.co		Nicola Vianello Christian Palmiero	DLX	32 32	Islantos 7. 1	2 1	na halasah	v proble 6	-	_		1.00	1.0		vhdl vhdl	37 a-dlx 41 a-dlx		asm N	4G 4G	4G		32 32	5 2045 2	019		masters thesis	five stage pipeline, forwarding, automatic haza
dix_paimiero dix_superscalai	https://github.ci		Inachim Horch		32 32		James designation James degr		y proble 6				1.00		-	vhdl	41 a-dix			4G 4G			32	5 2015 2			Course project, VHDL to netlist (STM - Course project, Two inst/clock, doc in	
dme	https://github.co		ErwinM	RISC	JL JL		James Brak		6 6				0.67		.4 X		49 cpu		yes N			40	8	2016 2			based on magic-16	computer & computer2 null dsgns: no outputs
dp32		errors	Peter Ashenden	RISC	32 32		James erro		6			## 14.7	1.00	1.0		vhdl							32	2001 2		DROM	from The Designers Guide to VHDL	timing delays in source code
dp8051	https://www.dc		Digital Core Design		8 8		Digital Core							1.0 35		proprie			yes N				_	1999 1	999		also PIC, HC11, 68000, 680x, d32pro	full system with RAM
dragonfly dspuva16	http://www.leo		LEOX team Santiago de Pablo	DSP			James Brak						0.67				6 dgf_d 1 dspu		asm N		2K	40	16	2001	004 4044 1	-core com	unusual, uses FIFOs 16 bit data memory, 24 bit regs	broken web link
eco32	https://opencor	stable	Hellwing Geisse		32 32		James Brak						1.00				14 cpu		yes N		/256M Y	61	32	2003 2		ages.thm.c	MIPS like, slow mul & div	DIONELL WED LINK
eco32	https://opencor		Hellwing Geisse	RISC	32 32		James Brak		6		5 147	## 14.7	1.00	1.5 29	1 ILX	Y verilog	24 eco3	2 Y	yes N	512N	/256M Y	61	32	2003 2		ages.thm.c	MIPS like, slow mul & div	
eco32f	https://github.co	0100.0	Stefan Kristiansson	RISC	32 32		James Brak			3	4 123					verilog	12 eco3	2f Y	yes N		/256M Y		32	6 2014 2			pipelined version of the eco32 CPU	cache & mmu
edge eight_bit_uc	https://opencor		Hesham ALMatary Symplicity	MIPS	9 12		James Brake James signa			7	1 8		1.00		.5 X		30 edge 10 eight			N 4G	4G Y		32 32	5 2014 2 2000 2			Edge Processor (MIPS) part of Amplify documentation	MIPS1 clone
eight32	https://github.co		Alastair M. Robinson		32 8	cvclone-4	Alasta appr	o: 1300			133	14.7		1.0 102	.3	vhdl	17 eight			5001	/500M Y		8	2019 2		/retroramb	5-bit op-code & 3-bit reg #	full tool set, see github page for ISA description
ejrh_cpu	https://github.co	stable	Edmund Horner	RISC			James Brak		6	1	2 196	## 14.7	0.67	1.0 141			17 mach						16	2015 2			see web archive for doc	, and the same of
electronfpga	https://github.co		David Banks	6502												Y vhdl			,	N 64K				2014 2		/en.wikiped	Acorn Electron ULA in various FPGAs	uses T65 core
ensilica ensilica	http://www.ens		ensilica.com ensilica.com	eSi-3200 eSi-3200		stratix-4 stratix-4		2200 1800			200			1.0 181 1.0 166		verilog		3250 Y 3200 Y	yes		4G Y	104 1	10 16	5 2001 2 5 2001 2			verilog source included with license verilog source included with license	room for 90 user inst, also as ASIC room for 90 user inst, also as ASIC
ensilica	http://www.ens			eSi-3200 eSi-1600			ensilica	1100			160			1.0 166		verilog		1600 Y			64K Y						verilog source included with license	room for 90 user inst, also as ASIC
ensilica	http://www.ens			eSi-1600	16 16	virtex-5	ensilica	1100) 6		160		1.00	1.0 145	.5 IX	verilog			yes		64K Y		10 16	5 2001 2	016		verilog source included with license	room for 90 user inst, also as ASIC
ep16	https://github.co		C.H. Ting	forth			James Brak	ef 83			254			1.0 203		vhdl	5 ep16	.vhd Y	yes N		32K N			2005 2		es e	initialized Lattice memory blocks	5-bit instructions
ep24	https://www.an	stable	C.H. Ting	forth forth			James subs	tit 1020			3 167		1.00		.6 X	vhdl propriet	1 ep24	. Y	asm N	N	4K	27	-	2002 2		hulld forth	room for 37 additional op-codes kindle book & RTL available: FP32 RIS	removing stack clear: 503 LUT6 & 143MHz
ep32 ep32	http://forth.org	mature		forth		XP2	C.H. Ting	3300	4			ISPL	1.00	1.0	+ +		7 ep32	v	forth N				+	2007 2		/WIKI.TOTUN-	has eForth binary & source	now free
ep8080	https://github.co	beta	C.H. Ting	8080	8 8	kintex-7-	James Brak	ef 1276			184	## 14.7	0.33	9.0 5	.3 X	vhdl	4 ep80	.vhd Y	yes N		64K Y			2002 2	016 8080 d	ata sheets	initialized Lattice memory blocks	work related to eP16
ep994a	https://github.co		Erik Piehl	9900		kintex-7-	James Brak	ef 1340) 6		5 286	## 14.7				vhdl	10 ep99	4a Y	yes N	N 64K	64K Y		16	2016 2			TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
ep994a/icy99	https://github.co		Erik Piehl	3300	16 16	and 1	ļ				-	+	0.83		L .		29 tms9	900 Y	yes N	N 64K		+	16	2016 2		/hackaday.	TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
eric5 erp	http://www.ent		Thomas Entner Shahzadik	forth RISC	9 8	cyclone-4	entner-elec			opt 1	1 70	## 14 7	0.42	1.0 229		propriet	1 ERPv	erilod V		512	1K	15	3-4	2005 2			25 MIPS: ERIC5xs, ERIC5Q two report PDFs & one Verilog file	
ez8	https://github.co		Howard Mao	accum			James repla						0.33				13 ez8_			256	4K	1.0	+ "	2014 2		zhehaomad	o.com/	not sure inferred RAM correct?
f18a	http://www.gre	asic	Chuck Moore	forth												propriet	tary		yes								AKA G144A12: 12x12 array	family of parallel processors
f21	http://www.ultr		Jeff Fox	forth	21 5					.	105		1			proprie					1.0	-	-	1997 2		www.ultrat		chip & simulator, AKA MuP21 or F21
f32c fc16	nttps://github.co		marko zec, vordah, Dari Richard Haskell	sc-v/MIPS		atrix-7-3	zec & vorda	h 1048	6	4 3	185	## 14.7	1.00	1.0 176	.5 X	vhdl propriet		Y	yes N	Y 4G	4G Y	30	32	5 2014 2	U19 http://	www.nxlab	MIPS or RISC-V ISA, Arduino support PDF papers	https://www.youtube.com/watch?v=55MzMF chpt 11: VHDL By Example: Fundamentals of D
fgpu	https://github.co		Muhammed al Kadi	SIMT		zyng7045	Muhamme	1281	6	### 16	57	## v17.2	+		Х		34 fgpu	Υ	yes Y	4G	4G Y	+	32	2016 2	017 https:/	/dl.acm.ore	eigth cores, reviews comparable proje	vivado fitg-pt IP, benchmarks, wikipedia: GPGP
fisa32	https://github.co		Robert Finch	RISC	32 32	kintex-7-	James Brak	ef 3479		3		# 14.7		1.0 43			1 FISAS	32 Y	N				32	2014 2	014 https:/	/github.cor	n/robfinch/Cores	
fisa64	https://github.co		Robert Finch	RISC		kintex-7-	James Brak	ef 10404			7 65				.4 X		1 FISA						\perp	2015 2		/github.cor	n/robfinch/Cores	need to use multi-cycle on mult
fisc	https://github.co		Miguel Santos Miguel Santos	RISC RISC	64 32	arria-2 cyclone-4	James Brak		A 4				2.00	1.0 26	.1	vhdl			yes Y yes Y		Y	05		5 2018 2 5 2018 2		www.archf	Flexible Instruction Set Computer Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, altera caches, VHDL & System Verilog versions, altera
flexgrip	http://www.ecs		Kevin Andryc	GPU		atrix-7	James Brak				9 100					vhdl	13 fisc_o 46 gpgp	u ml509	top level		++	0.0	U 32	2013 2		www.archr	eight GPU processors	requested & received source files
flexgripplus	https://github.co	mature	Josie Condia	gpgpu	32 32											vhdl					ഥ		工	2	020 https:/	opencores	GPGPU based on G80 architecture of	
fluid_core	https://opencor	отр.то	Azmathmoosa	RISC	8 12	kintex-7-	James Brak	ef 956	5 4	LΤ	381	## 14.7	0.33	1.0 131	.7 X		17 Fluid	Core	N	Υ	\Box		8	2015 2			data width adj., mem sizes adj.	
forth_cpu forth kf532	https://anycpu.d		Richard Howe	forth forth		kint = -	lama		++-		4 473		1.00	10 400	.3 X	vhdl vhdl	11 top	, ,	N	V 411	161	++	+	2013 2		www.aholn	https://github.com/howeri/forth-cpu	based on J1 uP, used to operate DIY GPS reciev
forth_kf532 forth-cpu/h2	https://onencor		Tarasov Ilia Richard Howe	forth			James no *			4	9 149			1.0 100 1.0 53			1 kf532	ı N	IN.	Y 1K		25	+	2013 2		/githuh.com	no trace of source code on web H2 Forth SoC. VHDL reads *.hex & *.b	derived from J1, hex & bin files in 2/16/2018 to
forwardcom	https://github.co		Agner Fog	cisc			Agner Fog				70	## v20.1	1.00	1.0 5			18 top	Υ	asm Y		32K Y		64	2016 2		/github.cor		16-bit compressed inst, x86 adr modes
fpag4_risc16_1	http://www.fpg	errors	Van Loi Le		16 16	kintex-7-	James dege					## 14.7	0.66	1.0			15 Risc_			Y 64K		13	4 16	2017 2	017		similar to mips16_16_1cycl	incomplete Risc_16_bit module
fpg1	https://github.co		Hrvoje Čavrak	PDP1						\perp	4 205		0.00		1 . 1		31 cpu			4K		10	4-	201-	019		video display of PDP-1 console, a mist	
fpga4_8bit_up	http://www.fpg		Van Loi Le Van Loi Le	MIPS			James Brak			\vdash	1 200		0.33	3.0 85	.3 X	vhdl verilog	9 com		ie N	96 N 4G		10	32	5 2016 2		arderes Int	educational educational, full pipelined MIPS	16 input & 16 output ports fill out 256 byte ad incomplete
fpga4_mips_5r fpga4_mips16_	http://www.fpg	00.0	Van Loi Le	RISC			James dege		sign 6				0.67		1 X		8 mips			N 4G		13	8	2017 2			educational, no block RAM inferred	same prog & data mem and alu as mips16 16
fpga4_mips16_	http://www.fpg		Van Loi Le	RISC	16 16	kintex-7-	James Brak	ef 352	6	口厂	213	## 14.7	0.67	1.0 405	.0 X	vhdl	8 mips	vhdl	N	65K		8	8	2017 2	017		educational, no block RAM inferred	actual prog sz=16, actual data mem sz=256
fpga4_up8_12	http://www.fpg		Van Loi Le	accum			James dege						0.33			verilog	7 micre	ocontrol	ler N				T	2016 2			educational, simplified PIC12	incomplete
fpga-64	http://www.syn		Peter Wendrich	6502			James Brak	ef 2210	6	\perp	2 156	## 14.7	0.33	4.0 5	.8 X	Y vhdl	26 fpgat	64_cc Y	yes N	N 64K		+	26	2005 2		r	Rendition of Commodore 64	altera top level schematic
fpga-bbc	ntcps://github.co	untested	Mike Stirling	6502	8 8										ــــــــــــــــــــــــــــــــــــــ	vhdl			N	65K	65K			2011 2	UID nttps:/	/www.mike	BBC micro, uses t65 uP	also ZX-spectrum retro project

_uP_all_soft folder	opencores or prmary link	status	author	style		sz inst sz	FPGA	repor ter		JTs LUT Dff	f 5 1	blk E ram	F s	tool ver	MIPS /inst		KIPS /LUT	ven dor	src code	#src files	top file	tool tool	ltg .p.	max dat	max byte	mod # adr	# P	ip start last	secondary web link note worthy	comments
fpgacomputer	https://github.	occ errors M	Milan Vidakovic	RIS	C 1	16 8	arria-2	James	errors		Α		#	# q18.0	0.67	4.0		,	Y verilog	10	computer	Y asm	N N	64K	64K Y	25	8	2018 2018	https://mvidakovi 16-bit CPU, 64KB, UART (115200 bp:	s), and VGA
fpgacomputer	https://github.		Milan Vidakovic	INIO	C 1	16 8	kintex-7-				6			# 14.7				·	Y verilog	10	computer					25	8	2018 2018	https://mvidakovi 16-bit CPU, 64KB, UART (115200 bp:	s), and VGA
fpgammix	https://github.		Tommy Thorn	MM		64 32	2 arria-2		Brakef 11			8 10		# q13.1			3.0	_	system	v 3 (core	Y yes	YY	16Q	16Q Y		288	2006 2014	https://en.wikiped clone of Knuth's MMIX	micro-coded
fpz8	https://openco		abio Pereira	_		_	cyclone-4			5184		1 16		# 14.7							fpz8_cpu_			2K		_	_	2016 2016	Zilog Z8 encore (eZ8) 8-bit core	Altera megafunctions (mem)
free_risc8 free6502	https://web.ar		Thomas Coonan David Kessner		16		kintex-7-			355 646	6								verilog					256			_	1999 2000	https://web.archive.org/web/20120309123835/http:// http://www.sprov.microcoded	/www.mindspring.com/~tcoonan/index.ntml
ft64	http://web.arc	Stable L	Robert Finch		C 6		Kintex-7-:	James	Braker	646	0	_	193 #	# 14./	0.33	4.0	24.6	^	verilog	3 1	free6502 FT64v3b	y yes	V 14	16E	16F Y		-	2017 2018		, amazon kindle book, L1 & L2 icaches & L1 dca
fx68k	http://fy68k fy	xat untested J			00 1		6					-			-				system			Y yes	N	46	4G Y		16	2017 2010		m.com/viewtopic.php?f=28&t=34730#p358139
gl85	http://simlab.e		Alex Miczo		35		kintex-7-	3 James	gate level	design	6			14.7	0.33	4.0		Х	vhdl			Y yes	N N	64K	64K Y			1993	http://www.fpga.valso a TTL implementation in VHDL	
gpu	https://openco	or stable [Diego A. Idarraga						errors in se		6		#	# 14.7	1.00	1.0			vhdl	21			Υ					2015 2015	graphic processing unit	coding errors
gumnut	http://digitalde		Peter Ashenden	RIS	С	8 18	8 kintex-7-			388	6		259 #	# 14.7	0.33	1.0	220.7	IX	verilog	6	gumnut-rt	Y asm		256			8	2007	see Digital Design: An Embedded Sys	stems Approach Using VHDL
gup	https://openco		Cevin Phillipson		11		arria-2	James	Brakef	925	Α	1 1	127 #	# q13.1	0.33	4.0	11.3	_	vhdl	25 g	gator_upr			64K				2008 2011	https://www.mil.u top level is schematic	
hack	https://github.		egor van Opdorp		ım 1	16 16	5												system					32K			2	2021	SystemVerilog version of the course	
hack	https://gitlab.c		Michael Schroder	accu		16 16	5	_		_			_					1	vierilog	24 (cpu	Y	N Y	32K	32K N	\perp	2	2016	https://www.nand CPU used to run Tetris	book: Elements of Computing Systems
hack hack	https://github.		Peter Clarke Philip Zucker		ım 1		0	-		_		_	_		-			Х	verilog		cpu			32K	32K N 32K N		2	2016 2021	https://www.nand CPU used to run Tetris	book: Elements of Computing Systems
hack	https://github.	.com/wuhar \			ım 1		6	Wu Ha	not co	267	4	4	_			-			verilog		hack				32K N		2	2021	https://www.nand.CPU.used.to.run.Tetris	book: Elements of Computing Systems
hamblen scom			ames O. Hamblen				6 cyclone-1			80	4	1	204 #	# a18.0	0.67	2.0	852.7		verilog						256 N		-	2008	http://hamblen.ed from Hamblen 2008 "Rapid prototy	
hamblen scom	http://hamble		ames O. Hamblen	accu		16 16	6 cyclone-1			196	4			# q18.0				i			DE2_TOP			256				2008	http://hamblen.ec from Hamblen 2008 "Rapid prototy	oi tiny edu, high IO count
harvard arch	https://github.		marelhedaby		C :	32 32	2														harvard pr		N Y					2021		many source files
hc11core	http://www.gr	my stable 0	Green Mountain Co	mr 68HC	11	8 8	kintex-7-	3 James	Brakef 2	2190	6		127 #	# 14.7	0.33	4.0	4.8	Х	vhdl	1	hc11rtl	Y yes	? N	64K		53	8	2 2000	6811 data sheets restricted use license, with correctio	ns
hd63701	https://openco		Suyoshi Hasegawa)1					L412	6	1 3		# 14.7				Х	verilog	6	HD63701_0	CORE	N N	64K	64K Y			2014	Used in Atari game console, 6801 clo	one?
hf-risc	https://openco		Sergio Johann Filho		PS 3	32 32	2 kintex-7-			L446	6	4	115 #	# 14.7			79.2	Х			spartan3e_	neyes		4G	4G Y		32	2016	https://github.com MIPS I subset, no multiplier	
hicovec	https://openco		larald Manske, Gur			32 32	kintex-7-3		compiler e		6	8 24	202 "		1.00		100 1	11.77	vhdl	28		Y asm	N N	\vdash	Y		10	8 2013 2015	hybrid scalar & vector processor	
hive hn86h	https://openco	or stable E	Fric Wallin Olivier De Smet		ck 3				unresolved			o 24		# q13.1 # 14.7			199.4		verilog		hive_core	1	iN	\vdash	N	40	64	2010 2015	4 symetrical stacks, eight threads via https://en.wikiped uses PicoBlaze, emualtes HP86B	picoblaze uart uses LUT4s
np860 hpc-16	https://onego		Jmair Siddiqui	RIS		16 14	spartan-3 kintex-7-3			871	6	+	152 #		0.33		116 6	х	verilog vhdl	20 0		Y asm	N	64K	64K	+	16	2010	incps.//en.wikiped uses nicobiaze, emuaites nP868	picopiaze uart uses EU145
hrm-cpu	https://github		Alexandre Dumont		ım	8 14	6 Killex-/-:	- James	Starel	5/1	0	++	174 #	14./	0.07	1.0	110.0		verilog		сри		N	U4K	V	16 2	10	2018 2019	modelled on "Human Resource Mac	hine"
8051			Tony Givargis		1		kintex-7-	3 James	Brakef 2	2690	6	1 1	105 #	# 14.7	0.33	4.0	3.2	х	vhdl		i8051_all		N	64K	64K Y		_	1999 1999	author has book & course	Embedded System Design: A Unified Hardware
ibm360-30	https://github.	.com/ibm20 L	awrence Wilkinson	n 360	_	8 16	5 zu-3e	James	errors		6	+ +	#	# v21.1	1.00	20.0		Х	vhdl	72	ibm2030	Y yes	_	24M	24M Y	160	16	2012 2021	https://www.ljw.n gate level clone, emulation only?	original 4Kx55 microcode, 8K RAM
ice_mk2	https://gitlab.c	co alpha M	Mario Hoffmann	RIS	C 1	16 16	6							1					verilog	8 1	top	Υ	N	4K	4K N	16	16	2020 2020	https://hackaday.io/project/174049-ice-cpu-mk-ii	variant of fpga4student
IDEA	https://github.		lui Yan Cheah etal		C 1		2 virtex-6	Liu Ch	unable	321	6	1 2	405	13.2	0.67	1.0	845.3	Х			cpu_top	Y yes	N Y	64K		24	32	9 2011 2016	The iDEA DSP Bloc uses DSP slice in barrel mode for ALI	
ignite_ptsc		asic 0	George Shaw	fort	th 3	32 8										1.0			proprie	tary			N	4G	4G			1995 2002	ShBoom clone, fast ASIC with high co	
igor	https://github.	o.cc errors		lisp			kintex-7-	3 James	missing file	es es	6		#:	# 14.7	0.33	1.0			vhdl	25 I								2010 2010	IGOR - A microprogrammed LISP ma	two versions, spartan3 LUT4
iitb-proc	https://github.		Preetam Pinnada	RIS		16 16	5												vhdl		iitb_proc		N					2020	,	o very little doc, sizeable state machine
inst_list_proce:	https://openco		Mahesh Palve		ım		5 kintex-7-	3 James	using x	786	6	1	340 #	# 14.7	0.33	1.0	142.6	Х	verilog	34 1	top			128		32		2014	pipelined, state machine	UART, SPI & timer included
instant-soc	https://www.f				-v 3	32 32	2	1											vhdl	1				4G			32	2020		& perpherials, unused instructions omitted
ion iop16b	https://openco	or mature J		MIP	c s	32 32	2 kintex-7-	3 James	Braket 1	1533	ь		163 #	# 14.7	1.00	1.0	106.0	IX	vhdl	12 1	mips_soc			4G 4K		11	32 8	2011 2018	https://github.com/new/version: moving to MIPS32r1	new version not ready, keeping old numbers
10p16b	nttps://gitnub.		Doug Gilliland				3-	1		252	6	-	336 #	# v20.1	0.80	1.0				1 1							8		nteps-//indexedutyi/O 110ccssor with minimal instruction	
11	www.excamer		ames Bowman ames Bowman		th 1 th 1		6 zu-2e 6 kintex-7-3	James 3 James		253 335	6				0.80			X	vhdl vhdl	1 j	,-	Y forth Y forth	N	64K		20		2 2006 2015	https://github.com/uCode inst, dual port block RAM https://github.com/uCode inst, dual port block RAM	16 deep data & return stacks 16 deep data & return stacks
112	www.excamer		ames Bowman		th 1		6 kintex-7-			518	6		412 #		0.80									64K		20	_	2 2006 2013	https://github.com/uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
J1a32	www.excamer		ames Bowman				6 kintex-7-			930	6		358 #						verilog			Y forth		64K		20	_	2 2006 2017	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
11b	www.excamer		ames Bowman		th 3		6 kintex-7-			2612	6			# 14.7					verilog			Y forth		64K		20	_	2 2006 2017	uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks
J1b 16	www.excamer		ames Bowman		th 3		6 kintex-7-			1588	6		355 #		1.00		223.4	X	verilog			Y forth		64K		20		2 2006 2017	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks
1sc	https://github.		Steffen Reith		th 3		6	James	D11 C1 3	1300			333 111	11 14.7	1.00	2.0	LLU.4		scala	11		Y forth		64K		20		2017 2018	J1 reimplemented using Scala/Spina	
1vh	https://github.		Theo Hussey	fort		32 16	5											1	vhdl	5 j			N	64K		20		2019	VHDL clone of J1 forth CPU	altera block RAM
jam	https://github.	Jedbie 3	ohan Thelin etal		C 3		2 kintex-7-			1396	6		159 #		1.00									128K			32	5 2002 2014	serial multiply & divide	took out clock divider
am	https://github.		ohan Thelin etal		C 3	32 32	2 kintex-7-			1369	6			# 14.7	1.00	1.0	104.2		vhdl			Υ	N Y	128K	128K		32	5 2002 2014	serial multiply & divide	
jane_nn			Suresh Devanathan	RIS		4 8	kintex-7-			723	6		178 #		0.33			Х			Processor	Y	_				16	2002	neural network microprocessor, spe	
ca			ohn Cronin		С		kintex-7-			3287	6		157 #	# 14.7	0.33	1.0	15.8		Y verilog		SOC		_				16		has VGA controller, plays Pong	altera memories
core_aka_sh2	http://www.j-c		eff Dionne. Rob Lar Eduardo Corpeño		2 : C		5	1	need to ru	n make p	er READN	ME file	_						vhdl verilog		limanas	v .	N V	256	256 V	16	4	2014 2016	https://www.yout https://www.youtube.com/watch?v educational, 4 regs, 8-bit adr spaces	Americans in Japan vendor neutral source code
inmy	https://github.		Martin Schoeberl et		th 1		6 cyclone-1	1 Martin	Schoo 3	2000	1	+	100	a10.0	0.67	1.0	22.5			11 0				256K		16	4	2004 2014	https://github.com/ion-devel/ion	java app builds some source code files
ipu16	https://githuh		oksan Alvarado	RIS		16 26			missing RA		6		100		0.67		33.3	-		9		Y asm		64K			16	2012	32 deep call stack, 8 addressing mod	
k1	http://mcforth		(laus Kohl-Schoepe		th 1	16 16	6				Ť	+	_	1-4.7	0.07	1.0			verilog		K1	Y forth	N	64K		24		2020	based on J1, Quartus project file	
k68	https://openco	or alpha S	shawn Tan	6800	00 1	16 16	6 kintex-7-	3 James	Brakef 2	2392	6		24 #	# 14.7	0.67	4.0	1.7	Х	verilog	15	k68_cpu			4K	4G Y		16	2003 2009	68K binary compatible	
kcp53000	https://github.	.ccsimulation S	Samuel Falvo II	risc-	-v 6	64 32	2 kintex-7-	3 James		2455	6		175 #		2.00		142.9	ΧI	B verilog	4	polaris	Y yes	N Y	16E	16E Y		32	2016 2017	https://github.com kestrel #3, basic 64-bit RISC-V	uses state machine RTL generator
kestrel-2	kestrelcomput	ter stable S	Samuel Falvo II	fort	th 1	16 16	6 kintex-7-	3 James	Brakef	735	6	8	172 #	# 14.7	0.67	1.0	157.2	X	Y verilog	27	M_kestrel	Y yes	N	64K	64K	20		2 2012 2015	https://hackaday.clip.id/hackaday.clip.id/hackaday.clip	M_j1a runs at 244MHz & 368 LUTs
kgp-risc	https://github.		Kiran & Aluru		C :	32 32	2												verilog					4G			\Box	2018 2020	only two register fields + shift amou	nt
klc32	https://openco		Robert Finch	RIS		32 32	2 kintex-7-			3790	6	4 1	200 #		1.00			X	verilog					4G		+	32	2011 2012	https://github.com single ported block RAM register file	:(heavy use of includes
kpu	https://github.		Andrea Corallo		C 3	_	kintex-7-			304	6	3	19 #		1.00				Y verilog					4G		22	32	2016 2018		tten used as testbench for the KPU core
kraken16 ks10	https://people		Bruce R. Land	RIS	C 1		8 kintex-7-			281	6	15	278 #		1.00			X			DE2_TOPk		N N Y N	256		22	16	2008	https://people.ece Cornell course material	ucf file, most tests pass
ks10 ladybug	https://github	uipiiu i	Rob Doyle Arlet Ottens		10 3		6 spartan-6	KOD DO	byie 4	142/	ь	15	50 #	# 14.7	1.00	2.0	5.6		verilog		esm_ks10	r yes		644	64K Y	+	+	2011 2014	36-bit accum & 18-bit adrs	ucr nie, most tests pass
lattice6502	https://onence		an Chapman	650		8 9	kintex-7-	3 James	Brakef /	1942	6	+	214 #	# 147	0.33	4.0	3.6	х	vhdl		ghdl_proc	Y Vec	N N	64K	64K V	+	+	2010 2010	targeted to LCMXO2280	+
latticeo302	http://www.la		an Chapman 'ann Siommeau. M		32 3	32 3	2 arria 2		Brakef 2	2166	A	4 30					55.0			24	lm32_cpu	Y ves	N Y	46	4G Y		32	6 2006 2017	https://en.wikiped.optional.data & inst caches	Diamond3.10: see Im32 & misoc folders
latticemico32	http://www.la		ann Siommeau, M		32 3		2 ECP3	Lattice		2370		4 30	115	723.1	0.80	1.0	38.8	LX	verilog	24	lm32_cpu	Y yes	N Y	4G	4G Y		32	6 2006 2017	https://en.wikiped optional data & inst caches	Diamond3.10; see Im32 & misoc folders
latticemico8	http://www.la		attice Semiconduc				B LFE2	Lattice		265	4		104	1	0.33	2.0	64.4	ILX	vhdl	10 i	isp8_core	Y yes	N	256	4K Y		32	2005 2010	https://en.wikiped 16 deep call stack, four configuration	ns tool kit: LMS for Diamond3.10
lc-2	http://www.cs		ric Frohnhoefer		C 1		6 kintex-7-				s 6		#	# 14.7	0.67					13	lc2_all	Y yes	N	64K	64K N	16	8	2002 2002		t educational, compiled via Synopsys
lc-3	https://github.	.com/Sacusi S	Sudhanshu Gupta		C 1	16 16	6												vhdl			Y asm	N	64K	64K Y	16	8	2017	https://en.wikiped from book: 978-0072467505 by Pat	
legv8	https://github.		Warren Seto		54 6				Brakefield		6	+	#	11 47.7	1.00	2.0]				arm_cpu						32	2018 2019	coursework, limited ISA, 3 versions	single cycle, inst: LDUR, STUR, ADD, SUB, ORR,
legv8	https://github.		Warren Seto		54 6		2 kintex-7-			731	6		154 #		1.00			X	B verilog	2 8	arm_cpu	Y yes	N	4G	4G Y	10	32	2018 2019	coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A
legv8	nttps://github.		Warren Seto		54 6		kintex-7-			884	6		137 #		1.00			Х	в verilog	2 8	arm_cpu	Y yes	N	4G		10	32	2018 2019	coursework, limited ISA, 3 versions	inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, B
log d	inttps://github.		Matthew Olsson ames Brakefield		54 6 im		kintex-7-			75 75	6		137 #	# 14.7	0.04			IV	verilog vhdl	1	lem1 9				4G Y		32	2018 2019	another implementation single bit at a time, absolute adrs	legv8 from Patterson & Hennessy 2017
legv8	https://opor		ames Brakefield			1 9				63	6		358 #								lem1_9 lem1_9mi						64	1 2016 2017	logic emulation machine	+
lem1_9	https://openco		ames Brakefield			1 9				147	6		176 #		0.04		72.0	Iλ	vhdl	2 1	lem1_9hti	γ ασιτι	N V	512	2K N	24	04	1 2003 2009		nir 4 index registers: (ix),(ix),(ix++),(ix+off)
lem1_9 lem1_9min	https://openco										0	1 41					97.4				lem16 18n			256		77	-+		variable bit-length memory read/wr	
lem1_9	https://openco https://openco	or beta J			ım I 1	16 18	8 kintex-7-3	3 James	Brakef	483	6	1	294 #	# 14.5	0.16															
lem1_9 lem1_9min lem1_9ptr	https://openco https://openco https://openco	or beta J alpha J	ames Brakefield ames Brakefield	accu	ım 1 ım	16 18 4 9	kintex-7-			483 144	6	1	294 # 195 #		0.16				vhdl	2 1	lem1_9	Y	N Y	32	2K N	24	-+	1 2010 2018	binary & BCD digit addition, speed m	
lem1_9 lem1_9min lem1_9ptr lem16_18	https://openco https://openco https://openco https://openco	or beta J alpha J or beta J	ames Brakefield	accu		4 9		3 James	1 stage		6		195 #		0.16	1.0	216.7	IX			lem1_9 lem1_9ptr				2K N	24			binary & BCD digit addition, speed m	
lem1_9 lem1_9min lem1_9ptr lem16_18 lem4_9 lem4_9ptr lem4_9ptr	https://openco	alpha J cor beta J cor beta J cor beta J cor beta J	ames Brakefield ames Brakefield ames Brakefield ames Brakefield	accu accu accu	ım ım	4 9 4 9 4 9	kintex-7-3 zu-2e kintex-7-3	James James James	1 stage 1 stage 1 stage	144 210 151	6	0	195 # 397 # 151 #	# 14.5 # v20.1 # 14.5	0.16 0.24 0.24	1.0 1.0	216.7 453.5 240.0	IX IX	vhdl vhdl	2 I	lem1_9ptr	Y	N Y N Y	512 512	2K N 2K N	24		1 2016 1 2016 1 2016	binary & BCD digit addition, speed m binary & BCD digit addition, speed m binary & BCD digit addition, speed m	node 10 4 index registers: (ix),(ix),(ix++),(ix+off) 10 4 index registers: (ix),(ix),(ix++),(ix+off)
lem1_9 lem1_9min lem1_9ptr lem16_18 lem4_9 lem4_9ptr lem4_9ptr lem4_9ptr	https://openco	alpha J cor beta J cor stable V	ames Brakefield ames Brakefield ames Brakefield ames Brakefield Wolfgang Puffitsch	accu accu accu VLIV	ım ım ım W 3	4 9 4 9 4 9 32 32	kintex-7- zu-2e kintex-7- 2 cyclone-4	James James James James James	1 stage 1 stage 1 stage Brakef 37	144 210 151 7459	6 6 4 2	0 1 25 54	195 # 397 # 151 # 43 #	# 14.5 # v20.1 # 14.5 # q13.1	0.16 0.24 0.24 1.00	1.0 1.0 1.0	216.7 453.5 240.0 1.1	IX IX IX	vhdl vhdl vhdl	2 I 2 I 57 (lem1_9pti lem1_9pti core	Y Y Y yes	N Y N Y Y	512 512 4G	2K N 2K N 2M Y	24 24 24	32	1 2016 1 2016 1 2016 4 2011	binary & BCD digit addition, speed m binary & BCD digit addition, speed m binary & BCD digit addition, speed m http://www2.imm upto 4 inst/clock	node od 4 index registers: (ix),(ix),(ix++),(ix+off)
lem1_9 lem1_9min lem1_9ptr lem16_18 lem4_9 lem4_9ptr lem4_9ptr lem4_9ptr lemberg	https://openco	or beta J or stable V occ stable J	ames Brakefield ames Brakefield ames Brakefield ames Brakefield Wolfgang Puffitsch iri Gaisler	accu accu accu VLIV SPAF	im im im W 3	4 9 4 9 4 9 32 32 32 32	kintex-7- zu-2e kintex-7- cyclone-4 kintex-7-	James James James James James James	1 stage 1 stage 1 stage Brakef 37 Brakef 5	144 210 151 7459 5992	6 6 4 2 6	0 1 25 54 1 12	195 ## 397 ## 151 ## 43 ## 133 ##	# 14.5 # v20.1 # 14.5 # q13.1 # 14.7	0.16 0.24 0.24 1.00	1.0 1.0 1.0 1.0	216.7 453.5 240.0 1.1 22.3	IX IX IX I	vhdl vhdl vhdl vhdl	2 2 57 82	lem1_9pti lem1_9pti core leon	Y Y yes Y yes	N Y N Y Y	512 512 4G 4G	2K N 2K N 2M Y 4G Y	24 24 24 24	32 64	1 2016 1 2016 1 2016 4 2011 5 1999 2003	binary & BCD digit addition, speed m binary & BCD digit addition, speed m binary & BCD digit addition, speed m http://www2.imm upto 4 inst/clock https://en.wikiped	node 10 4 index registers: (ix),(ix),(ix++),(ix+off) 10 4 index registers: (ix),(ix),(ix++),(ix+off)
lem1_9 lem1_9min lem1_9ptr lem16_18 lem4_9 lem4_9ptr lem4_9ptr lem4_9ptr lemberg	https://openco	or beta J or stable V occ stable J occ stable J	ames Brakefield ames Brakefield ames Brakefield ames Brakefield Wolfgang Puffitsch iri Gaisler iri Gaisler	accu accu accu accu VLIV SPAF SPAF	im im W 3 RC 3	4 9 4 9 32 32 32 32 32 32	kintex-7- zu-2e kintex-7- cyclone-4 kintex-7- kintex-7- cyclone-1	James James James James James James Klas W	1 stage 1 stage 1 stage Brakef 37 Brakef 5 (esteriu 7	144 210 151 7459 5992 7554	6 6 4 2	0 1 25 54	195 # 397 # 151 # 43 # 133 # 50 #	# 14.5 # v20.1 # 14.5 # q13.1 # 14.7	0.16 0.24 0.24 1.00 1.00	1.0 1.0 1.0 1.0 1.0	216.7 453.5 240.0 1.1 22.3 6.6	IX IX IX IX I	vhdl vhdl vhdl vhdl vhdl	2 2 57 82 90	lem1_9pti lem1_9pti core leon leon	Y Y Y yes Y yes Y yes	N Y N Y Y Y	512 512 4G 4G 4G	2K N 2K N 2M Y 4G Y 4G Y	24 24 24 24	32 64 64	1 2016 1 2016 1 2016 4 2011 5 1999 2003 5 1999 2003	binary & BCD digit addition, speed m binary & BCD digit addition, speed m binary & BCD digit addition, speed m http://www2.imm upto 4 inst/clock https://en.wikiped large.config file, rad-hard asic versio https://en.wikiped	node 104 index registers: (ix),(-ix),(ix++),(ix+off) 104 index registers: (ix),(-ix),(ix++),(ix+off) 1PM mem & floating point 1 https://www.gaisler.com/index.php/products/ 10 https://www.gaisler.com/index.php/products/ 10 https://www.gaisler.com/index.php/products/
lem1_9 lem1_9min lem1_9ptr lem16_18 lem4_9 lem4_9ptr lem4_9ptr lem4_9ptr lemberg	https://openco	alpha J cor beta J cor stable V coc stable J	ames Brakefield ames Brakefield ames Brakefield ames Brakefield Wolfgang Puffitsch iri Gaisler	accu accu accu VLIV SPAF SPAF ers: SPAF	im im W 3 RC 3 RC 3	4 9 4 9 4 9 32 32 32 32 32 32 32 32	kintex-7- zu-2e kintex-7- cyclone-4 kintex-7- cyclone-1 kintex-7- kintex-7-	James James James James James James Klas W	1 stage 1 stage 1 stage Brakef 37 Brakef 5 (esteriu 7	144 210 151 7459 5992	6 6 4 2 6	0 1 25 54 1 12	195 ## 397 ## 151 ## 43 ## 133 ##	# 14.5 # v20.1 # 14.5 # q13.1 # 14.7	0.16 0.24 0.24 1.00	1.0 1.0 1.0 1.0 1.0 1.0	216.7 453.5 240.0 1.1 22.3 6.6 62.7	IX IX IX IX I AILX	vhdl vhdl vhdl vhdl vhdl	2 2 57 82 90 100s	lem1_9pti lem1_9pti core leon leon leon3x	Y Y Yes Y yes Y yes Y yes Y yes	N Y N Y Y Y Y	512 512 4G 4G 4G 4G	2K N 2K N 2M Y 4G Y 4G Y	24 24 24 24	32 64 64 64	1 2016 1 2016 1 2016 4 2011 5 1999 2003	binary & BCD digit addition, speed m binary & BCD digit addition, speed m binary & BCD digit addition, speed m binary & BCD digit addition, speed m http://www2.imm upto 4 inst/clock https://en.wisiped IUT is from Nios vs Leon2 comparis https://en.wisiped IUT is from Nios vs Leon2 comparis	node 10 4 index registers: (ix),(ix),(ix++),(ix+off) 10 4 index registers: (ix),(ix),(ix++),(ix+off)

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz	FPGA	repor	r com ents	LUTs ALUT	Dff 5	ह ram max	too date	MIPS /inst	clks/ KIPS	ven	o src #sr			fitg 5	max i	max b		dr # pir	start year		secondary web IInk note worthy	comments
leros	https://openco	r stable	Martin Schoeberl	accum	16 1	16 spartan-	6 Marti	in Schoe	112	6	1 182		0.67	1.0 #####	IX	vhdl 5	leros	Y yes	N Y	256	64K		2	2 2008		https://github.com 256 word data RAM, PIC like	short LUT inst ROM
lgp30	http://www.e-b		Stanley Frankel	accum									0.01					Y yes		4K		N	3		2017	FPGA version of LGP30 drum comput	
light52	https://openco	r beta	Jose Ruiz	8051	8	8 kintex-7-	-3 James	s Brakef	1022	6	1 1 154	## 14	7 0.33	6.0 8.3	IX	Y vhdl 8	light52_m	Y yes	N N	64K	64K	Y		2012	2018	targeted to balanced	~ 6 clocks/inst
light8080	https://openco	stable	Jose Ruiz, Moti Litoche	8080	8	8 kintex-7-	-3 James	s Brakef	154	6	1 247	14	7 0.33	9.0 58.9	IX	verilog 5	i80soc	Y yes	N N	64K	64K	Y		2007	2019	https://github.com targeted to area, includes UART, inter	older versions have both VHDL & Verilog
limen	https://github.c	com/domin	Dominik Salvet	RISC	16	16										vhdl 12	2 core	Υ	N Y	64K	64K	N 20	8	2018	2020	teenager, highschool thesis	
lion	https://github.c	com/lliont/	Theodoulos Liontakis	RISC	16										-	Y vhdl 7	lionsystem	Y yes	N	64K			8	2015	2019	https://hackaday.	software in C#, has BASIC
lion	https://github.c	com/lliont/	Theodoulos Liontakis	RISC	16											Y vhdl 7	lionsystem	Y yes	N	64K	64K	Υ	8	2015		http://users.sch.gr custom gaming CPU, mem segments	new directory, same RTL, Mister project
lion	https://github.c	com/lliont/	Theodoulos Liontakis	RISC	32										-		lionsystem	Y yes	N	1M	1M		8	2015		http://users.sch.gr custom gaming CPU, Altera BDF files	new 32-bit version, Mister project
lipsi	https://github.c		Martin Schoeberl	accum	8		4 Marti			4	1 162		0.17	1.0 167.0		scala 2			N N	64K	64K	Y 9	3 16	2017	2019	https://github.com goal is 100 LUTs, program mapped to	"Lipsi, a very tiny processor"
lispmicrocontre	http://nyuzi.org		Jeff Bush	lisp	32 3		-3 James	s missing	g init file	6		## 14	7 1.00	1.0		verilog 10			N					\perp			program.hex missing
lm32	https://github.c		Sebastien Bourdeaudu	LM32	32 3					—			0.69	4.0 047.6	\vdash	verilog 24		Y yes	N Y				32		2014	cleaned up lattice micro32, see milky	
Lutiac	//		David Galloway, David	reg	16 P		David	s Brakef	140	A	1 230	## a13	1 0.17	1.0 947.6 1.0 443.6	÷	vhdl & verilo			N Y		64		32	2008	2010	Talks at Un. Toron synthesis maps PC into ucode	no inst mem: small state machine, ~200 inst o
lwrisc lxp32	https://openco	stable	Alex Kuznetsov	accum	8 3	12 arria-2 32 kintex-7-				A 6		4-0										Y 16	250			ClaiRISC simplified PIC, 4 reg rtn stack	absolute addressing only, lowered MIPS/clk vendor neutral source code, no div inst
lxp32	https://openco		Alex Kuznetsov	RISC	32 3	32 zu-3e		s Braker s Brakef			4 2 250				AIV	vhdl 20 vhdl 20	0 xp32u_to	Y asm	N N	4G	4G	Y 30		3 2016 3 2016		https://lxp32.githu register file in block RAM https://lxp32.githu register file in block RAM	vendor neutral source code, no div inst vendor neutral source code, no div inst
m1 core	https://openco		Fabrizo Fazzino, Albert	MIPS?		32 arria-2		s Brakef		A				1.0 90.6		verilog 9	m1 core	T dSIII	N I	4G	4G	7 30 V	230	2007	2021	GCC target?	vendor neutral source code, no div ilist
m16c5x	https://openco		Michael Morris	PIC16		14 spartan-				1 4		## 413	0.33		Y Y	Y verilog 3	m16C5v	V voc	N N	256	4K	·	32	2013		SOC LUT count	
m16c5x	https://github.c		Michael Morris	PIC16		12 kintex-7-				olems 6	3 00	## 14				verilog 32	2 m16c5x	Y ves	N Y	256	4K	Ÿ		1998		pipelined and non-pipelined versions	
m17	http://users.eco		Philip Koopman	stack	1		-	1	ш, р.с.			1				proprietary		. ,,		1-00	***			1000		https://users.ece.chapter 4.3 in Koopman	6600 gate ASIC
m32632	https://openco	r stable	Udo Moeller	N32032	32	8 kintex-7-	-3 James	s Brakef	10167	6	19 16 83	## 14	7 1.00	1.0 8.2	IX	verilog 18		Y yes	γ ν	/ 4G	4G	Y 200	24	2009	2019	http://cpu-ns32k.net/	21.97 VAX Mips at 50MHz (Cyclone IV)
m65	www.ip-arch.ip		Naohiko Shimizu	6502	8	8 arria-2				A					Х	sfl & TDF 8	m65cpu	Y ves	N N			Y		2001			, , , , , , , , , , , , , , , , , , , ,
m65c02	https://openco		Michael Morris	6502	8					6		## 14			Х	Y verilog 13	3 M65C02	Y yes	N N	1 64K	64K	Y		2013		https://github.com also a m65c02a version	micro-coded via F9408 soft sequencer
m65c02a	https://github.c	com/Morris	Michael Morris	6502	8	8 zu-3e	James	s portma	ap mism	atch 6		## v21	1 0.33	4.0		verilog 63			N N	64K	64K	Υ			2021	enhanced 8/16-bit version of 65c02	PDFs on his figForth for M65C02A
m68k	https://github.c		Salvador Garcia	68000	32 1											vhdl 13									2018	simplified 68K	
mais		stable	Rene Doss	MIPS	32		-3 James	s Brakef	2760	6	4 5 245	## 14	7 1.00	1.0 88.7	Х	vhdl 22	2 MAIS_soc.	Y yes	N N		4G			2013		use MIPS tools register forwarding around ALU	license req'd for commercial use
magic-1	http://www.ho		Bill Buzbee	accum		-										schematics		Y yes				. 200	5 7	2004		https://hackaday. TTL computer, 6809ish, schematics of	magic-16 planning, 200 TTL chips
mangompaar	https://github.o		Ricky Tino	MIPS									1.00			verilog 25	5	Y yes	N			Y 100		2019		cache support, runs linux	very percise specs
manik	https://www.ds		Sandeeo Dytta	RISC	32 3			s needs				14	7 0.33	1.0		vhdl 45	5 manik2top	Y yes	N	4K			16	2002		www.niktech.com optional data & inst caches	supports Xilinx, Altera, Actel, Lattice; broken v
mano_machine	https://github.c		Susam Pal	accum	16 1			s needs		6			7 0.67		ш	vhdl 5	microproc	Y	N			N 25	$\perp \perp \Box$	2005		Computer System course project, bidir mem data	for XC9572 CPLD, large # of latches
marca	https://openco		Wolfgang Puffitsch	RISC	16	16 arria-2	James	s Brakef	1763	A	. 22 157	## q13	1 0.67	6.0 10.0	-) marca		N	8K		75		2007		serial multiply & divide	clks/inst is approx
mark_ii	https://github.o		Vladislav Mlejnecký	risc	32 3	J.					$\perp \perp \perp \perp$					Y vhdl	mark_ii			16M			16	2017		system on chip written in VHDL	custom PCB with MAX10
mblite	https://openco	r beta	Tamar Kranenburg	uBlaze	32	32 kintex-7-				6		## 14				vhdl 18						Y 86	32	2009		not all instructions implemented	moved everything to work library
mb-lite_plus	http://www.lat		Huib Arriens	uBlaze	32	32 kintex-7	-3 James	s Brakef	244	6	2 319	## 14		1.0 #####	Х				N	4G		Y	32	2010	2012	Delft Un. Of Tech. course work	use inferred RAM
mc6803	https://openco	stable stable		6803	8	8							0.33	3.0		system veril	og	Y yes	N N	1 64K	64K	Y		1999			John E. Kent, translated CPU core from VHDL t
mc6809	https://github.c		Greg Miller	6809	8	8		1				L		2.0	\vdash	verilog 6	gd6809	Y yes	N N	64K	64K	Y		2016	2017	https://shop.trenz Cycle Accurate MC6809 Core	emphasis on cycle accuracy, DIP replacement
mc6809e	//		Flint Weller	6809	8			s gate le				14				vhdl 26	mc68kods	y yes	N N	1 64K	64K	Y		1999		https://www.linke course work, ASIC orientation	
mc68kods	nttps://sites.go		Olivier De Smet	68000	32 1					6			7 1.00											2011		SOC for HP9816 computer emulation	1.1.6.11.
mc8051	http://www.ore		Helmut Mayrhofer Mezzah Jbrahim	8051	8	8 kintex-7- 24 kintex-7-				6	1 83			1.0 152.1		vhdl 49	mc8051cd MCIOoper	Y yes	N N	256	64K	Y		1999 2014		www.oreganosyst fast 8051, version available with float	ng-point by David Lundgren
mcip_open mcl51	https://openco		Ted Fried	8051		8 artix-7-3			881 312	6						proprietary	3 IVICIOOper	Y yes	N N	4K	TIVI	Y V	+	2014	2015	light version of PIC18	
mcl65	http://www.mi	c stable	Ted Fried	6502	0	8 atrix-7-3			252	6	2 196	## 14			X			Y yes	N N	I GAV	CAV.	· -		2017		microcoded, cycle exact	excellent micro-coding LUT counts
mcl65	http://www.mi		Ted Fried	6502	0	8 kintex-7-				6					×	verilog 1 verilog 1							+++	2017		microcoded, cycle exact	excellent micro-coding LOT counts
mcl86	http://www.mi		Ted Fried	x86	16		-3 Ted Fr		308	6	4 180	mm 14		20.0 19.6	X	proprietary	IIICIOS	Y yes	N N	1 1M	1M	v	+	2016		http://www.embe microcoded, meets original 8088 tim	
mcpu	https://openco		Tim Boscke	accum	8		6 James		41	6		## 14		1.0 749.0	Х	vhdl 1	tb02cpu2	Y asm	N	64	64	Y 4		2007	2018	https://github.com MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst
mcs-4	https://openco	r alpha	Reece Pollack	4004	4	4 kintex-7-	-3 James	s Brakef	228	6	376	## 14	7 0.16	4.0 66.0	Х	verilog 7	i4004		N	4K	4K	N		2012	2012	4004 was multi-chip	4004 CPU & MCS-4
mcu8	https://openco	r alpha	Dimo Pepelyashev	accum	8	8 kintex-7-	-3 James	s Brakef	274	6	299	## 14		1.0 360.1	Х		6 processor	E asm		256	256	Y 17		2008		asm, simulated, builds?	
mega65	https://github.c		Paul Gardner-Stephen	6502	8	8 kintex-7-	-3 James	s bash so	cript	6		## 14	7 0.33	2.0		Y vhdl 11	4 machine	Y yes	N N	64K	64K	Y		2017	2021	Enhanced c65 running in FPGA	seeks high performance
mega65	https://github.c	cc untested	Paul Gardner-Stephen	6502	8			s missing		6		## v20	1 0.33	2.0	Х	Y vhdl 11	4 nocpu	Y yes	N N	64K	64K	Υ		2017	2021	Enhanced c65 running in FPGA	seeks high performance
mera400f	https://github.c	com/jakubf	jakubfi	risc	16	16										verilog 77	7 mera400f	Y yes	N	64K	64K	Y			2020	reimplementation of MERA-400 CPU,	Polish, Mera400 was TTL uP
microforth	https://github.c	com/Forth-	Jess Totorica	forth	18 1	18									_	Y verilog 34	4 top	Υ	N Y	64K	64K	N 25		2019		http://mindworks. Arduino-like board/platform based up	AKA F18, educational, loop stack
micro_nating	https://github.c		Geoff Natin	RISC	16 3	16										vhdl 56	6 processor	final				N 10	9	2016		microcoded instruction set processor	
micro16b	http://member		John Kent	accum	16 1					6	434						u16bcpu							2002		http://members.o very limited inst set	MIPS/clk adj'd, 2 clks/inst
micro8a	http://member		John Kent	accum	8 :	16 kintex-7		s Brakef		6	204	## 14			Х	vhdl 1:		Υ	N N	1 2K				2002	2002	http://members.o derived from Tim Boscke's mcpu	also micro8 and micro8b variants
microblaze	https://www.xi	roprietar		uBlaze	32 3	32 virtex ult	tr Xilinx		563	6		##		1.0 #####	Х			Y yes	opt			Y 86		2002		https://en.wikiped MicroBlaze MCS, smallest configurati	70 configuration options, MMU optional
microblaze	nttps://www.xi	iliproprietar		uBlaze	32 3			-	546	6	1 320		1.03	1.0 603.7	X	proprietary						Y 86	32	2002		MicroBlaze MCS, smallest configurati	
microcore	http://www.plo		Klaus Schleisiek Klaus Schleisiek	forth	12				399 1101	6				2.0 147.4		vhdl 30	7 ucore110							1999 1999		www.microcore.o indexing into return stack, auto inc/de indexing into return stack, auto inc/de	
microcore	http://www.pid		Klaus Schleisiek	forth	16	O KILICA /	-3 James	s Braker	1101	6	100	## 14				vhdl 17							+		2004	indexing into return stack, auto inc/de	no block RAMI?, uses tri-state signals
microcore	https://github.c		anton blanchard	PPC	22 :	22				- 0	100	## 14	/ 0.67	2.0			7 toplevel		IN I	4G		v		2019		https://openpowe open source PPC from IBM	supports microPython, beta stage
milkymist	https://github.c		Sebastien Bourdeaudu	LM32	22 3	32 spartan-	6 lames	c failed	12521	6	31 78 50	## 14	7 0.90	10 20	v	Y verilog 16	O custom	Y yes	N N			·	32	2013		uses LM32, uses Spartan-6 IO	failed in mapper
mimafpga	https://github.c		Manuel Killinger	accum			James	- ioneu	10001	H ^o	31 70 30	14	. 5.60	2.0 3.0		Y vhdl 32			N I			19	12		2014	Minimal Machine processor taught at	
minicpu	http://www.cs.		Hirotsugu Nakano	stack	16		-3 James	s lots of	433	6	1 1 128	## 14	7 0.33	1.0 97.7	Х				N	4K	4K	N 26	-	2008		same as tiny-cpu	uses Flex, Bison & Perl to create gcc compiler
minicpu-s	https://github.c		Michael Morris	stack	16		-3 James			6				28.0 120.6		verilog 2	both	Y	N		\neg	33	\top	2012		separate source for each CPLD chip, u	fits (2) XC9500 CPLD
minicpu_morri	https://github.c	com/Morris	Michael Morris	6502	8	8 spartan-	6 Micha	ael Morr	276	6	104		0.33	2.0 62.2	X	verilog 15	5 minicpu_c		N	64K	64K	Y 31			2017	simplified 6502, see m65c02a	RE: 8-bit CPU challenge of Arlet Ottens
minimig	https://code.go		Frederic Requin	68000	32	16 stratix-2	Frede	r speed	1900	4	4 180					verilog 1	j68	Y yes	N	4G		Υ	16	2009	2014	for use with Minimig	micro-coded on stack machine
minimig-j68_cr	https://github.c		Frédéric REQUIN	68000	8 :	10										verilog 16	6 soc_j68	Y yes	N	4G		Υ	32		2018	Stack based CPU with Forth-like micro	code implementing 68000 uP
minimips	https://openco	stable	Samuel Hangouet	RISC	32	32 kintex-7-	-3 James	s Brakef	2939	6	8 118	## 14			Х	vhdl 12	2 minimips	Y yes	N N	4G				2004	2018	based on MIPS I	
minimips_supe	https://openco		Miguel Cafruni	RISC	32 3								1.00				8 minimips	Y asm	N N				32	2017		based on MIPS I	dual issue to two pipes, 16-bit mulitplier
minirisc	https://openco		Rudolf Usselmann	PIC16	8 :					4	80		0.33	1.0 57.4	Х	verilog 7	risc_core_	Y yes	N Y	256	4K	Υ	$\perp \perp \Box$	2001			
minsoc	https://openco		Raul Fajardo etal	OpenRISC	32 3			s Brakef				## 14	7 1.00	1.0 21.7	ILX	Y verilog 88	8 or1200_to	Y yes	YN	Λ 4G	4G	Υ	32	2009		https://github.com minimal OR1200, vendor neutral, has	caches
mips_16	https://openco		Doyya Doyya	RISC	16 1								7 1.00		\sqcup	verilog 12	2 mips_16_0	Υ		64K		13		2012		Educational 16-bit MIPS Processor	
mips_fault_tole	https://openco		Lazaridis Dimitris	MIPS	32	32 kintex-7-					4 6 45			1.0 22.5	Х	vhdl 40	main	Y yes	N	4G		Y		2013		arithmetic includes fault detection	no external memory port?
mips_linder	nttps://www.sc		Michael Linder	MIPS		32 kintex-7-	-: James	s Brakef	1100	6	238	## 14	/ 1.00	1.0 216.5	\vdash			Y yes				++	32	2007		masters thesis	no LUT RAM, source code in PDF
mips_pipelined	https://github.c		Mohammad Hossein Y	MIPS	32 3		-	+		\vdash	+++-	\vdash	+	\vdash	\vdash	verilog 2			N	4G 4G		\rightarrow	32	2017		course project, hazard detection as w	
mips_sc_rubio mips32	https://www.ece		Victor P. Rubio Jin Jifang	MIPS	32 3		-3 James	c Brokes	2606	 -	8 192	## v17	4 100	10 520	_	vhdl verilog 17	mips_sc	r yes	+	4G 4G		v	22	2004	2004	MIPS RISC Processor for Comp Arch E	d, 2004, single cycle, RTL in PDF "classic MIPS"
mips32 mips32r1	https://openco		Jin Jirang Grant Avers	MIPS	32 3			s Braket s Brakef	3696	1 6	8 79			1.0 52.0	IX		7 pipelinem		N .	4G / 4G		y		5 2017	2015	vivado project https://github.com Harvard arch	complete software tool chain
mips32r1 mips789	https://openco	stable		MIPS						l A	8 79	## q13			IX IX					4G 4G		v l		5 2012		supports most MIPSI instructions	complete sortware tool Chain
mips/89 mipscpu	https://github.c	0100.0	Matheus Souza	MIPS			James	o praker	1432	 	1 1/1	## 14	1.00	1.0 119.1	IA	verilog 10 system v 24	1 cou			4G			32	2017		MIPS like cpu, course project, VHDL v	erilog & system verilog
mips-cpu	https://github.o		Jeremiah Mahler	MIPS	32 3		-3 James	s added	506	6	1 244	## 14	7 1.00	1.0 409.2	х	verilog 15	5 CDU	Y yes		4G 4G		v	32	2017		Very early stage project, only implem	
mips-cpu mips-cpu2	https://github.c		Yash Bhutwala	MIPS	32 3		- names	auued	220	- °	1 244	nn 14	1.00	1.0 405.2	^	verilog 1:	Сри	Y yes					32	2017	2017	Pipelined CPU, course project, actual	
mips-cpu2 mipsfpga	httns://www.~		MIPS Technologies	MIPS	32 3		lamor	s Braket	10602	6	47 118	## 14	7 1.00	1.0 11.0	×	Y verilog 19				4G			32	2016			DRAM interface, I&D caches, 8789 FF
mips-hls-vivado	https://github.c		Grammatopoulos Vasi	MIPS	32 3		James	Jakel	10032	H	4/ 110	777 144	1.00	2.0 11.0		cpp 15	cpu cpu	Y yes	N	4G			32		2019	written in cpp, no inst decode, limited	
	ps.//github.t		Jon Craton	MIPS	32 3		-3 James	s insuffic	rient me	mory 6	+++	## 14	7 1 00	1.0	\vdash	vhdl 65	5 cpu	asm	N	1 -0		\rightarrow	32	2009		witten ar epp, no mat decode, innited	
					22 3					6	4 6 71					vhdl 35	5 Dm	Y ves		1.0	40	v		2009		supports almost all instructions of min	course project
mips-lite	https://github.c	r stahle																									
	https://github.c https://openco https://github.c		Lazaridis Dimitris Steve Teal	MIPS	16 1	32 kintex-7- 16 zu-3e		s Braker s Brakef		78 6										4G 64K		N 10	32		2010		
mips-lite mipsr2000	https://github.c https://github.c https://github.c	com/Steve-			16 1	32 kintex-7- 16 zu-3e 16 zu-3e			197					1.0 558.4 1.0				Y yes Y yes					32			16-bit minimal CPU which only has a : 16-bit minimal CPU which only has a :	

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents		Dtt CT.7	blk F ram max	da too		S clks/ KII t inst /Ll			rc es top file	등 tool t	fitg P	max max dat inst		adr # mod rea	e lon	start year		secondary web note worthy	comments
nist1032 h	https://github.co		Takahiro Ito	RISC		arria_2	James altera		А		## q18.	.0 1.0	0 1.0		verilog 8	7 mist1032	sa	T	4G 4G		6			2014	mist32 uP: out of order version	missing cache_ram_16entry_512bit.v
ist1032 h	https://github.co		Takahiro Ito				James altera				## q18.			_		0 mist32e1		_	4G 4G	_	6			2014	mist32 uP: embedded version	
tecpu h	https://github.co		Takahiro Ito Jeff Bush	RISC			1 James altera	33251	4 4	138 32	## q18.	.0 1.0	0 1.0	1.0	verilog 1	00 mist1032		N Y	4G 4G	Y 7	6-		2017	2015	mist32 uP: inorder version	high pin count eIGPU. LispMicrocontroller. PASC & Nyuz
-fpga h	https://github.co		Michael Schroeder	accum							-	+		+-	verilog 2	9 mix			4K 4K		4 :			2021		s described in "The Art of Computer Progra
icha h	https://github.co		Sanjay Gupta	accum	8 8											9 processor	Y asm	N	64K 64K	Y 31				2018		T University, course materials include full
ncky <u>h</u>	https://gitlab.co	m/big-bat	Kris Demuynck		16 16		Kris Demuyn		6	33 10	## v2	21 0.6	7 1.0		X verilog	6 top	Y yes	N	64K 64K		1	,	2020		ttps://hackaday.cintended as educational, all original	IO: VGA, PS/2, SPI, SD
ncky h	https://gitlab.co		Kris Demuynck	RISC	16 16		James no me		280 6		## v21.			3.1 X	X verilog	6 Moncky3	Y yes	N	64K 64K		1		2020		https://hackaday.cbare CPU	
ncky h	https://gitlab.co https://github.co		Kris Demuynck Julius Baxter	OpenRISC	16 16	kintex-7-	James clock James Brake		523 6	33 78 3 217	## v21.				X verilog		Y yes		64K 64K 4G 4G		3		2020		https://hackaday.efrom 16x65K to 64KB RAM https://www.yout lots of configuration parameters	two phase clock, ALU & mem have own p considered best openrisc design
ixie h	https://github.co		Anthony Green	RISC	32 32	arria-2	James Brake James missir	ng module	B 3		## a18.			J.U X	verilog 2		r yes	IN	4G 4G		1		2009		https://www.youthots.or.com/guration parameters	four read, two write register file missing
xielite	https://github.co		Anthony Green	RISC	32 32	kintex-7-	3 James Brake	f 3159	6 3		## 14.			3.0 X	vhdl 1	1 moxielite	wb	_	4G 4G		1		2009		https://github.com/atgreen/moxie-cores	rour read, two write register me missing
oxielite h	https://github.co		Anthony Green	RISC	32 32		James Brake		A 4		## q18.			1.6 X		1 moxielite			4G 4G	Y	1		2009		https://github.com/atgreen/moxie-cores	
pdma h	https://opencor	beta	quickwayne	uBlaze	32 32	kintex-7-	3 James Brake		6		## 14.	.7 1.0	0 1.0		Y perl			N	4G 4G	Υ	3:		2006		Soft MultiProcessor on FPGA	Perl gens *.xmp, mhs, mss & ucf files
oroz <u>h</u>	http://www.bitli	stable			16 16	kintex-7-	3 James schen	natic	6		## 14.	.7 1.0	0 1.0		schematics			N	32K				1999		ttps://groups.god little documentation, CPLD implemen	*.1 schematics, also mproz3
isc32	https://github.co		Marcus Geelnard	RISC	32 32				-					_	vhdl :		Y asm		4G 4G		3:		2018		https://www.bitsn Mostly harmless Reduced Instruction	Cray-1 vector inst, also a1 variant, LLVM
risc32 h	https://github.co		Marcus Geelnard Matthias Roell	RISC		blaker 7.1	2 1	d 185	6	257	## 14	7 0 3	3 1.0 63	7 1 X	Y vhdl 3		Y asm	Υ	4G 4G	Y 68	3:		2018		https://www.bitsn MC1 variant web page	logic that can output a 1920×1080@60 v
il16	iittps://bitbucke		Philip Leong, Tsang, Le	forth	16 4	kintex-7-	James added James Brake		6		## 14.					3 cpu	Y asm	N	256	16			2014	2010	university course project CPLD prototype	
p430_vhdl h	https://opencor		Peter Szabo		16 16		3 James Brake		6				7 2.0 2	1.5 IX	vhdl	Э сри			64K 64K		1		2014	2017	Comprehensive verification was not	compiles on cyclone II
llticomp h	http://searle.ho	untested	Grant Searle	accum	8 8																			2014		Basic, CamelForth and CPM; also SD car
lticomp h	https://github.co		Doug Gilliland	accum																				2021	ttps://hackaday. 6502, 6800, 6809 & Z80 on Cyclone II	
ticycle_risc h	https://github.co		Yash Sanjay Bhalgat			kintex-7-	3 James Brake	f 1470	6	213	## 14.	.7 0.6	7 1.0 9	7.0 X				N		15			2015		multi-cycle IIT-B-RISC15 ISA	developed on Altera, course project
lti-cycle-cpu h	https://github.co		Amrik Sadhra	RISC	32 32	_			140 6	0 070					vhdl 4	8 top_level	Y		4G 4G	Y 21	3:		2016			spreadsheet for test programs, ISE proje
55 <u>h</u>	http://wostorbi-		Steve Teal VectorBlox Computing	6502 vect	8 8	zu-3e	James Brake		148 6	2 370 81 175			3 4.0 6 0 0.1 3	_	vhdl		Y yes	N	64K 64K	Y		+	-	2022	cycle accurate, passes Klaus Dormann	
p <u>h</u> 8085light h	https://pithub.co		Debtanu Mukheriee	8085	8 8	zy11q45-/	vectorblox	OCORC	0 64	01 1/5	## V1/.	.2 1.0	0 0.1 3			7 mv8085	Y	N	64K 64K	Y 18	H-	+	2012		http://www.ece.ul MXP Matrix Processor is a scalable so https://opencores light weight 8085 with 18 inst	LOT COURT OF 6 Idnes WITH CUSTOM INST
blaze h	https://opencor		Jian Luo		32 32	kintex-7-	3 James Brake	field	6		## 14.	.7 1.0	0 1.0		myhdl :		Y yes			Y 10	3:	\vdash	2010		clone, python code generators	
blaze h	https://opencor		Jian Luo	uBlaze	32 32	kintex-7-	James Brake	field	6		## 14.				myhdl		Y yes	N	4G 4G		3:		2010		clone, python code generators	
cpu h	http://www.myd	mature	Dennis Kuschel	accum	8 8	kintex-7-	3 James Brake	f 3428	6 1				3 3.0	5.0 X	vhdl 2		Υ	N	64M 64M	Υ			2010		originally in TTL	micro-coded
forthproces h	https://opencor		Gerhard Hohner	forth	32 8	SP-kintex	James Brake	f 2959	6	6 223	## 14.	.7 1.0	0 1.0 7	5.3 X	vhdl 5	8 mycpu	Y yes	N	64M 64M	96		Щ	2004		DPANS'94 32-bit Forth, masters thesis	
proc h	https://github.co		A. Raamakrishnan	RISC	32 32 8 8		lana n			2 22		1 0-	3 1.0 62	8 7 I	verilog			N V	4G 4G	V -	3:	+		2017	uP for educational purposes: myproc	
	https://github.co		Muza Byte Susam Pal	RISC	8 8		James Brake	f 121	A	2 231	## q13.	0.3		5./		myRISC1 micropro			256 256				2011		https://en.wikiped Verilog source included in PDF file https://en.wikiped one of several implementations	AKA Mano Machine, LPM macros AKA Mano Machine, LPM macros
risc1 h	https://github.co		Francois Corthay	picoBlaze			3 James punct	tuation	6		## 14.			X		2 nanohlazi			256 2K				2015		nanoBlaze compatable, adjustable da	
noblaze h	https://opencor		Francois Corthay	picoBlaze			3 James Brake		6		## 14.					2 nanoblazi			256 2K	Ÿ			2015		nanoBlaze compatable, adjustable da	
talius 8bit r	https://opencor		Fabio Guzman	RISC		kintex-7-		_	6	1 175					verilog 1	2 natalius i	Y asm	N Y	256 2K	Y 29			2012		return stack & register file	3 clocks/inst
vre h	https://opencor	stable	Sebastien Bourdeaudu	AVR	8 16	kintex-7-	James Brake	f 990	6	207	## 14.	.7 0.3	3 1.0 6	0.0 AILX		L softusb_n	Y yes	N	64K 64K	Y 72	3:	2	2010	2013	ttps://www.milky AVR clone, part of www.milkymist.org	
4016 h	https://en.wikicl	asic	Chuck Moore	forth	16										proprietar										chapter in Koopman	
ore <u>h</u>	https://opencor	alpha	Stefan Istvan		16 8		3 James Brake		6		## 14.				*CITION S				128K 64K	16	1		2006		This is a little-little processor core	
o430 <u>h</u>	https://opencor		Stephan Nolting	MSP430			Stephan Nol		6				7 8.0 4			9 neo430_t			28K 32K	Υ	1		2015		ttps://github.com website has detailed resource untiliza	minimal configuration
o430 <u>h</u>	https://opencor		Stephan Nolting	MSP430		artiix-7	James chang		6	2 203					Y vhdl :	9 neo430_t		N	28K 32K	Υ	1		2015		ttps://github.com edit neo430_sysconfig.vhd to set opti	
o430 h	https://opencor		Stephan Nolting			cyclone-4			6 A 2	2 117						9 neo430_t	Yyes	N N	28K 32K	Y	1		2015		ttps://github.com website has detailed resource unt	minimal configuration
ct186 soc p h	https://opencor		Nicolae Dumitrache Nicolae Dumitrache	x86 x86	16 8	arria-2 kintex-7-3	James Brake	late errors	A 2		## q13.			5.1 IX	Y verilog	Next186_	Y yes	N N	1M 1M 1M 1M	Y		+	2012		boots DOS SoC version of next186	boots DOS, does video games & sound
xt186_30C_p	https://opencor		Nicolae Dumitrache		16 8			late errors	6 1		## 14.				Y verilog		Y ves	N N	1M 1M	Ÿ			2013		SoC version of next186	boots DOS, does video games & sound boots DOS, has DSP core, no x86 source
extz80	https://opencor	stable	Nicolae Dumitrache	Z80	8 8	kintex-7-	3 James Brake	f 854	6	119	## 14.	.7 0.3	3 1.0 4		B verilog					Y			2011			claim of 700 LUTs in Spartan-3 probably
blercpu h	https://gist.githu		erin candescent		4 8											L nibblercp			4K 4K						4-bit CPU in VHDL	bare rtl file
ge_machine h	https://github.co		Andrew Read			kintex-7-	3 James Brake		6 8	33 123				1.5 X	vhdl 2		Y yes	N	16M 16M	512	51	!		2014	standalone Forth system	https://www.youtube.com/watch?v=PR
loofar1 h	http://ce.sharif.o		Mahdi Amiri	RISC	16 16	kintex-7-	3 James ran o		ory 6		## 14.				verilog		Y						2004		derived from risc-16	ASIC, uses Leonardo for synthesis
os2		proprietar proprietar				stratix-3	Altera consis		Α		## q13.				proprietar		Y yes			Y	3.		2004		fltg-pt, caches & MMU options fltg-pt, caches & MMU options	Nios II/f: fastest version, DMIPS adj, 2.1! Nios II/e: min LUTs version, DMIPS adj, 2
osprocessor h	https://github.co		Julien Malka	Nios II		Stratix-3	Altera Colisi.	3 304		420	## Q10.	.0 0.1	0 1.0 /		vhdl 2			N	4G 4G		3		2019	2019	Project for Computer Architecture co	
arm fi	ftp://ftp.gwdg.d		Sheng Shen		32 16											- 1-1	. ,,		10 10							/wiki/Amber (processor core), ran afou
cpu h	https://github.co	beta	John Tzonevrakis	RISC	8 8	kintex-7-	3 James Brake	f 175	6	243	## 14.	.7 0.3	3 1.5 30	5.1 X	verilog	cpu	N no	N	256 256	Υ					minimal & complete	8 ALU inst, 3 port reg file
n-von-1	https://www.chi		Christopher Fenton	accum		kintex-7-	3 James Brake		6	556	## 14.			7.1		l nonvonto	p no	N		Y 30					SIMID in tree structure	A & B regs, instructions broadcast
bbleForth	https://github.co		Lars Brinkhoff	forth	16 4		3 James missir		6		## 14.				verilog		Y yes		4K 4K	Y 11			2017		empty design, no init file	tiny
eron_sdram h	http://projectob		Nicolae Dumitrache	RISC	32 32		3 James Brake		6 1	1 104	## 14.				verilog 1				4G 4G		1	4	2013		minimalist Wirth, part of Project Ober	modified to use DRAM, serial mult C54x clone
agon h	https://opencor	beta beta	Richard Herveille	MIPS			James Brake James Brake		6 4	9 333						6 octagon	asm	IN Y	64K 64K 4G 4G	_	3	+	2002		40-bit accumulator, barrel shifter ttps://github.com 8 thread barrel processor, largely MIF	
tayo h	http://fpgacpu.c		Charles LaForest	reg		stratix-4	Charles LaFo		A 1	550	## 14.	0.6			verilog :	8 Octavo	Y asm	N	40 40	14	1		2012			~= performance across word sizes, no ca
ess h	https://opencor		Dmytro Senyakin			cyclone-5			A ###		## q18.			1		7 CoreQuad			4G 4G		1		2017			37-bit adr, quad issue, caches, 32-64-12
ess h	https://opencor	stable	Dmytro Senyakin	RISC	## 16	stratix-5	Dmytro Seny	ya 32978		112 192	## q17.	.1 4.0	0 1.0 2		system v 2	7 CoreOne\	Y asm	Υ	4G 4G		1		2017	2017	ttps://opencores Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-12
ess <u>h</u>	https://opencor		Dmytro Senyakin	RISC		stratix-5				122 184						7 CoreQuad			4G 4G		1	ш	2017			37-bit adr, quad issue, caches, 32-64-12
ess <u>h</u>	https://opencor	stable	Dmytro Senyakin	RISC	## 16		Dmytro Seny			112 180				1.1	system v	7 CoreOne\	Y asm	Y	4G 4G		1	\vdash	2017	2017		37-bit adr, quad issue, caches, 32-64-12
ess h	https://opencor	stable	Dmytro Senyakin Dmytro Senyakin	RISC		cyclone-5	James reduce James slow t		A 72	112 103	## q18.			1.4	system v 2	7 CoreOne\	Y asm	Y	4G 4G	-	1	+	2017	2017	ttps://opencores Altera proj. Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-12 37-bit adr, quad issue, caches, 32-64-12
s8 h	https://opencor		Kongzilee	ARM7	32 32	kintex-7-3			tice 6		## 14.			.Z I	verilog	Oks8		N	64K 64K	v	- 1		2006		clone of KS86C4204/C4208/P4208. S.	
dland-cou	http://iamieiles		Jamie Iles	RISC	32 32	arria-2	James synta	x errors	A		## 018					2 oldland o	. ,		4G 4G	Ÿ	10		2015		ttps://github.com.has.caches.& MMU	runs on Cyclone V
	http://jamieiles.		Jamie Iles	RISC	32 32	arria-2	James synta:		A		## q18.			i	Y verilog				4G 4G	Y	1		2015		https://github.com has caches & MMU	runs on Cyclone V
dland-cpu h			Simon Teran, Dinesh A	8051	8 8		3 James Brake		6 1	32 133	## 14.	.7 0.3	3 5.0		Y verilog 6			N	64K 64K	Υ			2000	2018		
	https://opencor		Al Williams	CISC	32	spartan-3			4		## 14.				verilog 1								2009	2009	The One Instruction Wonder	TTA
ns8051mini h e-der h	https://opencor http://www.drd		Wesley W. Terpstra	RISC	32 32		Wesle larges		A	125		.0 1.0			vhdl				050		3:	4	2013			tested, incomplete
is8051mini h e-der h	https://opencor http://www.drd https://github.co	stable				kintex-7-	3 James reduc		6		## 14.					opc2cpu		N N	256 1K	Y 12	3	\vdash	2017		https://revaldinho OPC2 revised OPC1, for XC9572 CPLD	see hackaday One Page Computing Cha
ns8051mini h e-der h a h c.opc2cpu h	http://opencor http://www.drd https://github.co https://github.co	stable stable	revaldinho	accum		Islanton - 2 4				526	## 14.		0 4.0 22		verilog	opc3cpu	r asm	N N	64K 64K 64K 64K	N 13	3 4		2017		https://revaldinho OPC3 16-bit OPC1, for XC95144 CPLD	see hackaday One Page Computing Cha
ns8051mini h e-der h a h c.opc2cpu h c.opc3cpu h	https://opencor http://www.drd https://github.co https://github.co https://github.co	stable stable stable	revaldinho revaldinho	accum	16 16		James reduc		-	204								N IN	64K 64K	iv 15	* 1					
ns8051mini h ne-der h na h nc.opc2cpu h nc.opc3cpu h nc.opc5cpu h	https://opencor http://www.drd https://github.co https://github.co https://github.co https://github.co	stable stable stable stable	revaldinho revaldinho revaldinho	accum RISC		kintex-7-	3 James reduc	273	6							onc5lscni	Y asm				4 1					
ns8051mini h e-der h a h c.opc2cpu h c.opc3cpu h c.opc5cpu h c.opc5lscpu h	https://opencor http://www.drd https://github.co https://github.co https://github.co https://github.co https://github.co https://github.co	stable stable stable stable stable	revaldinho revaldinho	RISC RISC	16 16	kintex-7-	James reduc	273 f 383	-	247	## 14. ## 14.	.7 0.6	7 3.0 14	I.O X	verilog	opc5lscpu opc6cpu	Y asm Y asm			N 18	4 1		2017	2019	https://revaldinho OPC5 IX IX III S A SIMILIA TO OPC5 https://revaldinho OPC5 DPC5 with predicate inst https://revaldinho OPC6 based on OPC5LS, more inst	see hackaday One Page Computing Cha
dland-cpu h ms8051mini h ne-der h na h nc.opc2cpu h nc.opc3cpu h nc.opc5cpu h nc.opc5lscpu h nc.opc6cpu h nc.opc6cpu h nc.opc6cpu h	https://opencor/ http://www.drd/ https://github.cc/ https://github.cc/ https://github.cc/ https://github.cc/ https://github.cc/ https://github.cc/ https://github.cc/	stable stable stable stable stable stable	revaldinho revaldinho revaldinho revaldinho	RISC RISC	16 16 16 16 16 16	kintex-7- kintex-7- kintex-7-	James reduc James Brake James Brake	273 f 383 f 450	-	247 222	## 14.	.7 0.6	7 3.0 14 7 2.0 16	I.O X 5.4 X	verilog verilog	opc6cpu	Y asm	N N		N 18 N 27 N 32	4 1 4 1 5 1		2017	2019 2019	https://revaldinho OPC5LS OPC5 with predicate inst	see hackaday One Page Computing Ch see hackaday One Page Computing Ch
ns8051mini h ne-der h na h nc.opc2cpu h nc.opc3cpu h nc.opc5cpu h nc.opc5lscpu h nc.opc6cpu h nc.opc7cpu h	https://opencor/ http://www.drd/ https://github.cc/ https://github.cc/ https://github.cc/ https://github.cc/ https://github.cc/ https://github.cc/ https://github.cc/ https://github.cc/	stable stable stable stable stable stable stable stable stable	revaldinho revaldinho revaldinho revaldinho revaldinho revaldinho revaldinho revaldinho	RISC RISC RISC RISC RISC	16 16 16 16 16 16 16 16 32 16 24 24	kintex-7- kintex-7- kintex-7- kintex-7- kintex-7-	James reduced James Braked James Braked James Braked James no ter	273 ff 383 ff 450 ff 624 s 516	6 6	247 222 303 323	## 14. ## 14. ## 14.	.7 0.6 .7 0.6 .7 1.0 .7 0.8	7 3.0 14- 7 2.0 16: 0 2.0 24: 0 2.0 25:	1.0 X 5.4 X 2.8 X 0.1 X	verilog verilog verilog verilog	opc6cpu opc7cpu opc8cpu	Y asm Y asm Y asm	N N N N	64K 64K 1M 1M 16M 16M	N 32	4 1		2017 2017 2017 2017	2019 2019 2019 2019	ttps://revaldinhc OPC5LS OPC5 with predicate inst ttps://revaldinhc OPC6 based on OPC5LS, more inst ttps://revaldinhc OPC7 32bit, based on OPC5LS, more ttps://revaldinhc	see hackaday One Page Computing Ch see hackaday One Page Computing Ch see hackaday One Page Computing Ch see hackaday One Page Computing Ch
ns8051mini in ine-der ine-der in	https://opencor https://www.drd https://github.co https://github.co https://github.co https://github.co https://github.co https://github.co https://github.co https://github.co	stable stable stable stable stable stable stable stable stable stable stable	revaldinho revaldinho revaldinho revaldinho revaldinho revaldinho revaldinho revaldinho revaldinho	accum RISC RISC RISC RISC RISC accum	16 16 16 16 16 16 16 16 32 16 24 24 8 16	kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7-	James reduced James Braked James Braked James Braked James no test James reduced James reduced James reduced James James reduced James Jam	273 ff 383 ff 450 ff 624 s 516 c 101	6 6 6 6 6	247 222 303 323 526	## 14. ## 14. ## 14. ## 14.	.7 0.6 .7 0.6 .7 1.0 .7 0.8 .7 0.1	7 3.0 14- 7 2.0 16: 0 2.0 24: 0 2.0 25: 5 4.0 19:	i.0 X i.4 X 2.8 X 0.1 X i.4 X	verilog verilog verilog verilog verilog	2 opc6cpu 2 opc7cpu 1 opc8cpu 2 opccpu	Y asm Y asm Y asm Y asm	N N N N N N	64K 64K 1M 1M 16M 16M 256 2K	N 32	4 1		2017 2017 2017 2017 2017	2019 2019 2019 2019 2019	ttps://revaldinho OPC5LS OPC5 with predicate inst ttps://revaldinho OPC6 based on OPC5LS, more inst ttps://revaldinho OPC7 32bit, based on OPC5LS, more it ttps://revaldinho OPC8 24bit, based on OPC5LS, more it ttps://revaldinho OPC8 10 one page computer for CPLD	see hackaday One Page Computing Ch- see hackaday One Page Computing see hackaday One Page Computing
ns8051mini hededer habenderschaften habe	https://opencorhttp://www.drd- https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc	stable	revaldinho revaldinho revaldinho revaldinho revaldinho revaldinho revaldinho revaldinho revaldinho Kirk Hays, Jshamlet	accum RISC RISC RISC RISC RISC accum RISC	16 16 16 16 16 16 16 16 32 16 24 24 8 16 8 8	kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7-	2 James reduc 2 James Brake 2 James Brake 3 James Brake 2 James no ter 2 James reduc 2 James Brake	273 ff 383 ff 450 ff 624 ss 516 ce 101 ff 691	6 6 6 6 6 6 6	247 222 303 323 526	## 14. ## 14. ## 14. ## 14. ## 14.	.7 0.6 .7 0.6 .7 1.0 .7 0.8 .7 0.1 .7 0.3	7 3.0 14- 7 2.0 16: 0 2.0 24: 0 2.0 25: 5 4.0 19: 3 1.0 12:	i.0 X i.4 X 2.8 X 0.1 X i.4 X	verilog verilog verilog verilog verilog vhdl	2 opc6cpu 2 opc7cpu 1 opc8cpu 2 opccpu 9 Open8	Y asm Y asm Y asm Y asm Y yes	N N N N N N N N	64K 64K 1M 1M 16M 16M 256 2K 64K 64K	N 32	4 1		2017 2017 2017 2017 2017 2017 2006	2019 2019 2019 2019 2019 2021	ttps://revaldinho OPCSLS OPCS with predicate inst ttps://revaldinho OPCS based on OPCSLS, more inst ttps://revaldinho OPC7 32bit, based on OPCSLS, more ttps://revaldinho OPC3 24bit, based on OPCSLS, more ttps://revaldinho	see hackaday One Page Computing Cha see hackaday One Page Computing uRISC processor, in use
ns8051mini inde-der i	https://opencor https://www.drd https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://opencor https://opencor	stable	revaldinho Kirk Hays, Jshamlet Alex Marschner, Steph	accum RISC RISC RISC RISC RISC accum RISC uBlaze	16 16 16 16 16 16 16 16 32 16 24 24 8 16 8 8 32 32	kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7-	3 James reduc 3 James Brake 3 James Brake 3 James Brake 3 James no tes 3 James reduc 3 James Brake 3 James Brake 3 James empt	273 383 6 450 6 624 8 516 6 101 6 91 9 project fi	6 6 6 6 6 6 1 ille 6	247 222 303 323 526 263	## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	.7 0.6 .7 0.6 .7 1.0 .7 0.8 .7 0.1 .7 0.3 .7 0.3	7 3.0 14 7 2.0 16 0 2.0 24 0 2.0 25 5 4.0 19 3 1.0 12	1.0 X 5.4 X 2.8 X 0.1 X 5.4 X 5.6 X	verilog	2 opc6cpu 2 opc7cpu L opc8cpu 2 opccpu 9 Open8 2 openfire_	Y asm Y asm Y asm Y asm Y yes Y yes	N N N N N N N N N N N N N N N N N N N	64K 64K 1M 1M 16M 16M 256 2K 64K 64K 4G 4G	N 32 Y 13 Y	3 3		2017 2017 2017 2017 2017 2017 2006 2007	2019 2019 2019 2019 2019 2021 2009	tips://revaldinho OPCSIS OPCS with predicate inst tips://revaldinho OPCSIS oPCS with predicate inst tips://revaldinho OPCS 32bit, based on OPCSIS, more inst tips://revaldinho OPCS 2bit, based on OPCSIS, more inst tips://revaldinho OPCS 2bit, based on OPCSIS, more inst tips://revaldinho OPCS 2bit, based on OPCSIS, more inst tips://revaldinho OPCI one page computer for CPLD accum & Fregs, clone of Vautomatio OpenFire Processor Core	see hackaday One Page Computing Cha see hackaday One Page Computing uRISC processor, in use "FPGA Proven"
ms8051mini ine-der in	https://open.cor https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://open.cor https://open.cor https://open.cor	stable	revaldinho Rirk Hays, Jshamlet Alex Marschner, Steph Antonio Anton	RISC RISC RISC RISC RISC RISC accum RISC uBlaze uBlaze	16 16 16 16 16 16 16 16 32 16 24 24 8 16 8 8 32 32 32 32	kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7-	James reduced James Braked James Braked James Braked James no teduced James Braked	273 283 294 295 297 297 297 297 297 297 297	6 6 6 6 6 6 1 1 1 1 1 1 1 1 1 1 1 1 1 1	247 222 303 323 526 263 2 105	## 14. ## 14. ## 14. ## 14. ## 14.	.7 0.6 .7 0.6 .7 1.0 .7 0.8 .7 0.1 .7 0.3 .7 0.3	7 3.0 14 7 2.0 16 0 2.0 24 0 2.0 25 5 4.0 19 3 1.0 12 3 1.0 0 0 1.0 8	X X X X X X X X X X X X X X X X X X X	verilog verilog verilog verilog verilog verilog verilog vhdl verilog Y verilog	2 opc6cpu 2 opc7cpu L opc8cpu 2 opccpu 9 Open8 2 openfire_ 7 openfire_	Y asm Y asm Y asm Y asm Y asm Y yes Y yes Y yes Y yes	N N N N N N N N N N N N N N N N N N N	64K 64K 1M 1M 16M 16M 256 2K 64K 64K 4G 4G 4G 4G	N 32 Y 13 Y Y	4 10 3 3		2017 2017 2017 2017 2017 2017 2006 2007	2019 2019 2019 2019 2019 2021 2021 2009	stros://revaldinhe OPCSLS OPCS with predicate inst tops://revaldinhe OPC6 based on OPCSLS, more inst tros://revaldinhe OPC7 32bit, based on OPCSLS, more ittps://revaldinhe OPC8 24bit, based on OPCSLS, more ittps://revaldinhe OPC8 24bit, based on OPCSLS, more ittps://revaldinhe OPC1 one page computer for CPLD accum & 8 regs, clone of Vautomatio. OpenFire Processor Core "PPCA Proven"	see hackaday One Page Computing Cha see hackaday One Page Computing uRISC processor, in use "FFGA Proven" derived from Stephen Craven's OpenFir
ns8051mini incoder incopc2cpu incopc3cpu inc	https://open.cor https://www.drd https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://open.cor https://open.cor https://open.cor https://open.cor	stable	revaldinho Alex Marschner, Steph Antonio Anton Oliver Girard	RISC RISC RISC RISC RISC Accum RISC uBlaze uBlaze MSP430	16 16 16 16 16 16 16 16 32 16 24 24 8 16 8 8 32 32 32 32 16 16	kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- stratix-3-	James reduces James Brakes James Brakes James Brakes James no tes James Brakes	273 284 273 285 287 287 287 287 287 287 287	6 6 6 6 6 6 6 1 1 1 1 1 1 1 1 1 1 1 1 1	247 222 303 323 526 263 2 105 98	## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	.7 0.6 .7 0.6 .7 1.0 .7 0.8 .7 0.1 .7 0.3 .7 0.3 .7 1.0 0.6	7 3.0 14 7 2.0 16 0 2.0 24 0 2.0 25 5 4.0 19 3 1.0 12 3 1.0 0 1.0 8 7 2.0 2	X X X X X X X X X X X X X X X X X X X	verilog verilog verilog verilog verilog verilog verilog verilog verilog Y verilog verilog verilog verilog	2 opc6cpu 2 opc7cpu L opc8cpu 2 opccpu 9 Open8 2 openfire_ 7 openfire_	Y asm Y asm Y asm Y asm Y asm Y yes Y yes Y yes Y yes	N N N N N N N N N N N N N N N N N N N	64K 64K 1M 1M 16M 16M 256 2K 64K 64K 4G 4G 4G 4G 64K 64K	N 32 Y 13 Y Y Y Y	4 10 3 3 3 3 10		2017 2017 2017 2017 2017 2017 2006 2007 2007	2019 2019 2019 2019 2019 2021 2009 2012 2018	tips://revaldinho OPCSI S OPCS with predicate inst tips://revaldinho OPCSI S OPCS with predicate inst tips://revaldinho OPC6 Saed on OPCSIS, more inst tips://revaldinho OPC6 2 abit, based on OPCSIS, more inst tips://revaldinho OPC6 2 abit, based on OPCSIS, more inst tips://revaldinho OPC1 one page computer for CPLD accum & Fregs, clone of Vautomatio OpenFire Procesor Corre "FPCA Proven" near cycle accurate	"FPGA Proven" derived from Stephen Craven's OpenFire performance spreadsheet
ns8051mini ine-der ine	https://open.cor https://www.drd https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://github.cc https://open.cor https://open.cor https://open.cor https://open.cor https://open.cor https://open.cor https://open.cor https://open.cor https://open.cor	stable beta stable stable stable stable stable stable difficult	revaldinho Rirk Hays, Jshamlet Alex Marschner, Steph Antonio Anton	RISC RISC RISC RISC RISC Accum RISC uBlaze uBlaze MSP430	16 16 16 16 16 16 16 16 32 16 24 24 8 16 8 8 32 32 32 32 16 16 32 32 32 32	kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- stratix-3- kintex-7-	James reduced James Braked James Braked James Braked James no teduced James Braked	273 df 383 df 450 df 624 ds 516 de 101 df 691 dy project fi df 1201 df 1147 hany files	6 6 6 6 6 6 1 1 1 1 1 1 1 1 1 1 1 1 1 1	247 222 303 323 526 263 2 105 98	## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	.7 0.6 .7 0.6 .7 1.0 .7 0.8 .7 0.1 .7 0.3 .7 0.3 .7 1.0 0.6 .7 1.0	7 3.0 144 7 2.0 166 0 2.0 246 0 2.0 255 5 4.0 199 3 1.0 120 3 1.0 0 1.0 8 7 2.0 25 0 1.0	1.0 X 5.4 X 2.8 X 0.1 X 5.4 X 5.6 X 7.4 X 3.5 IX	verilog verilog verilog verilog verilog verilog verilog verilog verilog Y verilog verilog verilog verilog	2 opc6cpu 2 opc7cpu L opc8cpu 2 opccpu 9 Open8 2 openfire_ 7 openfire_	Y asm Y asm Y asm Y asm Y asm Y yes	N N N N N N N N N N N N N N N N N N N	64K 64K 1M 1M 16M 16M 256 2K 64K 64K 4G 4G 4G 4G	N 32 Y 13 Y Y Y Y	4 10 3 3		2017 2017 2017 2017 2017 2017 2006 2007	2019 2019 2019 2019 2019 2021 2009 2012 2018 2019	stros://revaldinhe OPCSLS OPCS with predicate inst tops://revaldinhe OPC6 based on OPCSLS, more inst tros://revaldinhe OPC7 32bit, based on OPCSLS, more ittps://revaldinhe OPC8 24bit, based on OPCSLS, more ittps://revaldinhe OPC8 24bit, based on OPCSLS, more ittps://revaldinhe OPC1 one page computer for CPLD accum & 8 regs, clone of Vautomatio. OpenFire Processor Core "PPCA Proven"	see hackaday One Page Computing Cha see hackaday One Page Computing uRISC processor, in use "FFGA Proven" derived from Stephen Craven's OpenFir

_uP_all_soft folder	opencores or prmary link	status	author	style / sclone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff CT	aults au	r F g	tool ver	MIPS clks /inst ins		ven dor	src code	#src files top file	tool fli	ltg P,	max i	max byte inst adrs	i adr # mod re	e year	last revis	secondary web link	note worthy	comments
or1200	https://github.co	stable	Damjan Lampret (OpenRISC	32 32	kintex-7-3	James Brake	f 523:	6	4	3 118 #	14.7	1.00 1.		Х	verilog	78 or1200_to	Y yes	Y M	4G	4G Y	3	2010	2015	https://openrisc.ic	best older openrisc implementation	no LUT RAM for reg file
or1200_hp	https://opencor	stable	Strauch Tobias	OpenRISC			Strauc 3 slot				185 #		1.00 1	0 33.1	Х	verilog	39 or1200_ic	Y yes '			4G Y	3	2010	2013	https://openrisc.ic	3 slot barrel version of OR1200	numbers from published paper
or1200_soc	https://opencor	beta		OpenRISC			James missir		4				0.67 2		Y	verilog	39 top		Y M			3		2011	https://openrisc.ic	OpenRISC on Terasic DE1 board	
or1200mp	https://github.co			OpenRISC			James Brake						1.00 1				104 or1200_to		Y M		4G Y	3			https://openrisc.ic	multiprocessor variant, single core	
or1k or1k marocch	https://opencor		Julius Baxter, Stefan Kr (Andrey Bacherov	RISC		kintex-/-3	James Brake	f 3299	6	- 5	189 #	14.7	1.00 1	U 5/.3	IA	verilog	39 mor1kx				4G Y	3	2001		https://opencores	no longer supported, see mor1kx continous regression tests	cappuccino ALU Implements a variant of Tomasulo algorithm
or1k_marocen	https://opencor			OpenRISC		arria-2	James synta:	x errors	6		#	# a18.0	1.00 1	0	ΙY	verilog	194 or1k_soc_				4G Y	3	2009		https://openrisc.ic	SoC using OpenRISC 1200	huge tar file
or1k-cf	https://opencor	alpha		OpenRISC	32 32											confluer							2004	2009			
osu8	https://www.pjr			accum												schema			N N		64K Y	24	1994	2005	https://github.com	OSU8 Microprocessor Project "instru	*.1 schematics, doc at web page, currently act
p16	http://www.ultr		Don Golding	forth	16 5		James bad s		6				0.67 1				1 p16		N				2000				
p16b p16c5x	https://oponsor		C. H. Ting Michael Morris	forth PIC16	16 5		James case of		6		355 #		0.67 1 0.33 1	0 648.1	X IX	vhdl verilog	1 cpu16 3 P16C5x		N Y		64K 4K Y	28	2000 2013	2014		part of eForth?	data width can be expanded
p24e	nttps://opencor		C. H. Ting	forth			James Brake		_				0.83 1			vhdl		. 100	N I			28	2013	2014		part of eForth?	data width can be expanded
pacoBlaze	www.bleyer.org		Pablo Kocik	picoBlaze			Pablo Kocik	17			1 117	24.7	0.33 2				18 pacoblaze		-	256		57	2	2006		3 versions, behavioral coding	data width can be expanded
pancake	https://people.e	stable	Bruce Land	stack	16 5		James bypas	s 44:	6	1	1 128 #	14.7	0.67 1			verilog		Y yes 1		4K	4K	31	2010	2014	http://www.cs.hire	The Pancake Stack Machine dervied f	Cornell ECE5760
parwan			Zainalabedin Navabi	accum			James Brake				435 #	# 14.7	0.33 4.	0 228.5			16 par_beh		N N		4K Y		1995				AKA cpu8, both vhdl & verilog versions
parwan	// /			accum		kintex-7-3	James Brake	f 16:	6		76 #	14.7	0.33 4	0 38.8	Х		2 parwan		N N			20 0	1995				AKA cpu8, both vhdl & verilog versions
pasc patmos	https://github.co		Jeff Bush Martin Schoeberl	RISC	22 22										-	verilog scala		Y I	N	64K	64K N	20 2	2017	2019	https://github.com	16 RISC cores	http://www.t-crest.org/
pauloblaze	https://github.co			picoBlaze	8 18											vhdl	7 pauloBlaze	V asm 1	N	256	2K V		2015	2021	ittp://patinos.com	LUT6 reg'd course project slower me	ore LUTs than original claims easier to modify a
pavr	https://opencor		Doru Cuturela	AVR		kintex-7-3	James Brake	f 2630	6		1 132 #	14.7	0.33 1	0 16.5		vhdl	18 pavr_cont		-		4M Y	72 3	6 2003			superset of AVR	l constituir original claims casici to mount a
pcycle	https://github.co	m/domir	Dominik Salvet	accum	4 8											vhdl	5 pcycle	Y Y	N Y	16	128	12	2015	2021		inspired by redstone processor in Min	necraft, 1st custom VHDL design by author
pdp1	https://opencor		Yann Vernier	PDP1			James Brake	f 1390			5 138 #		0.50 10		Х	vhdl	15 top		N N		4K Y	28	2011	2017	http://pdp-1.comp		uses Minimal UART from opencores
pdp11-34verilc	www.heeltoe.co		Brad Parker Mohamed Omran	PDP11 PDP11		arria-2	James Brake	f 2532	2 A		126 #	# q13.1	0.67 2	0 16.7	IX Y	verilog			N N N N		64K	70 13	2009	2021		boots & runs RT-11, EIS inst & MMU	no byte data size, ucode, 2-12 clocks/inst
pdp11_reducer	http://pdp2011.	,		PDP11 PDP11		kintex-7-3	James Brake	f 5060		1	205 #	# 14.7	0.67 2	0 13.6	IX Y	vhdl	9 system 3 cpu	. 100	N N Y N			70 13			http://pdp2011.ca	simplified pdp11, 24 inst SoC, build files for A&X boards	complete impl including orig IO devices
pdp2011 pdp6	https://pithub.co		Michael Morris	PDP11	36 36	kiiitex-/-:	James Diake	. 5000	T L	-	203 #	14./	0.07 2	13.0	IA Y	verilog	16 pdp6	Y yes Y		256K 2		70 13		2019	https://en.wikined	ISA identical to PDP-10	PDP-10 was much more successful
pdp8	https://opencor		Joe Manojlovick, Rob (PDP8	12 12	kintex-7-3	James Brake	f 1219	6	1	183 #	14.7	0.50 2	0 37.5	ΧY	vhdl		Y yes 1	N N				2012		ittp3.//cm.wikipco	PDP-8 Processor Core and System	Boots OS/8, runs apps, several variants
pdp8-soc	https://github.co	m/scottll	Scott Baker	PDP8											Y	vhdl	15 soc	Y yes 1	N N	4K	4K		2016	2020		implemented for the Lattice iCE40-hx	PDP-8 CPU + RAM + UART + Timer + I/O Ports
pdp8l	https://opencor		lan Schofield	PDP8	12 12	cyclone-3	James Brake	f 1088		•		¢ q13.1	0.50 2		1	vhdl	11 top	. 903 .		4K			2013			Minimal PDP8/L implementation with	4K disk monitor system
pdp8verilog	www.heeltoe.co		Brad Parker Thomas Skibo	PDP8 6502			James Brake			-			0.50 2 0.33 4						N N		32K Y	-	2005			boots & runs TSS/8 & Basic	
pet_fpga pet-on-a-chip	https://github.co		Fzra Thomas		8 16	KIIILEX-7-3	James Brake	1032	- 0		242 #	14./	0.53 4				19 top		N Y		64K Y	40 5	2007	2011	https://gitilub.com	for Commodore PET robot controller, senior design projec	cust nch & uP derivative of tiny soc
pic_coonan	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	alpha	Tom Coonan	PIC16	8 14	kintex-7-3	James Brake	f 328	6		1 165 #	# 14.7	0.33 1	0 166.1	Х				N Y	256	4K Y		1999			,	risc8 by Tom Coonan also a PIC uP
pic-16c5x	https://tams-wv	errors	Ernesto Romani	PIC16	8 12	kintex-7-3	James std lib				#		0.33 2			vhdl	16 pic_core	Y yes 1	N Y		4K Y		1998	2002			as part of thesis?
picoblaze	https://www.xili			picoBlaze			James Brake						0.33 2			vhdl			N		2K Y		2003			2 clocks/inst, no prog ROM	this is the original picoBlaze author
picoblaze picoblaze	https://www.xili		Ken Chapman Ken Chapman	picoBlaze picoBlaze		openien e	James Brake James Brake	f 178					0.33 2 0.33 2			vhdl vhdl	1 kcspm3 19 kc705_kcp		N N		2K Y	+++	2003		https://en.wikiped	2 clocks/inst, no prog ROM 2 clocks/inst	this is the original picoBlaze author this is the original picoBlaze author
piropiro	https://www.xiii		pandora2000	RISC			James Brake James port r			11	1 118 #	14.7	1.00 1	0 101.6	X		42 top		Y N		64K Y	3	2003	2011	https://en.wikiped	five variants	no doc, xilinx constraint file
plasma	https://opencor	stable	Steve Rhoads	MIPS	32 32		James Brake				3 97 #		1.00 1		X	vhdl	22 plasma				4G Y	3	2001		http://plasmacpu.	wide outside use, opencores page has	
plasma_cortex	https://github.co		Dylan Brophy	RISC					6				1.00 1		Х	vhdl		1 900		4G				2018	https://hackaday.id	o/project/160180-plasma-cortex-ope	n-source-cpu-in-vhdl
plasma_fpu	https://opencor		Maximilian Reuter	MIPS	32 32	kintex-7-3	James errors	s	6	_	#	14.7	1.00 1	0			20 plasma				4G Y	3				plasma with FPU	based on Plasma by Steve Rhoads
pmd85 pop11-40	https://github.co		PetrM1 Naohiko Shimizu	8080 PDP11	16 16	ep1K	Naohiko Shir	m 268	4		20 #	*	0.67 2	0 2.5	I	NSL		Y yes I		64K	64K Y	70 13	2009	2021	nttps://www.yout	Czechoslovakian PC using Intel 8080 c Boots UNIX	various papers, no verilog or vhdl
popcorn	http://www.fpea		Jeung Joon Lee	accum			James Brake					14.7	0.33 1					Y YES			64K Y	43	1998	2000	www.ip-arch.jp/iii	small 8 bit uP	various papers, no vernog or vitor
power_a2	https://github.co		IBM (open PPC)	-	64 32	vu3p-2	TCL fi											1 703			16E Y	3	2019			PPC RTL, asic gate RTL	Virtex VU3P-2 FPGA implementation (380K lut
ppx16	https://opencor		Daniel Wallner	PIC16	_		James missir		6		238 #			0 192.1	Х		10 P16C55				4K Y		2002	2009		both 16C55 & 16F84	with fake instruction ROM
prawn processor-core	https://github.co		Tadatoshi Ishii Steven Hua	accum RISC		spartan_6	James missir	ng tiles	6		#	14.7	0.33 3	0		vhdl vhdl			N N		4K Y	16 3	1992	2010		reduced version of parwan from VHD clean, simple, prob classwork	L: Analysis and Modeling of Digital Systems, 199 Quartus proj. basic RISC instructions
propeller	https://propelle		Chip Gracey	RISC					+			+		+		verilog		'		4G		51	5 2014		https://github.com		ISA: op/ddd/sss format with predication
propeller_p8x3	https://www.pa		Chip Gracey	RISC	32 32	kintex-7-3	James Brake	f 9498		2	160 #	# 14.7	1.00 0	1 134.8	Х	verilog	9 top	Y yes					2014			eight propellers, clocking from ucf file	
pt13	http://www.sing			accum			James Brake						0.33 3.						N Y		8K Y	40 3	2011				micro-code & register updates, minimal ISA
pulserain	https://github.co		PulseRain Tech LLC	8051	8 8		James missir		A				0.33 3.		1		verilo PulseRain	Y yes I			64K Y		2017		https://www.pulse	intended for Max10	
pulserain pumpkin	https://github.co		PulseRain Tech LLC Steve Teal	8051 accum	8 8	arria-2 zu-3e	James some James Brake	2376 f 166		2 4		# q18.0	0.33 3.		-		25 FP51_fast 6 hello wor		N Y			14	2017	2018	nttps://www.puise	1 clk/inst, intended for Max10 scalable, 16-bit, 16 instruction soft CP	LLIT DAM inforced (cmall cite)
pumpkin	https://github.co		Steve Teal	accum			James Brake						0.67 2			vhdl			-		4K	14	_	2020		scalable, 16-bit, 16 instruction soft CP	
p-vex	https://github.co	m/tvanas	Thijs van As	VLIW	32 ###	kintex-7-3	James bypas	1660	6		1 233 #			0 140.1		vhdl	26 system	Y yes 1	N			73 3	4 2005	2015	http://www.vliw.o	1, 2 or 4 issue VLIW, uses HP VEX tool	probable degeneracy, LUT RAM for program n
русри	https://pycpu.w		Norbert Feurle		8											myhdl							2013		https://pycpu.wor	python hardware processor	
qnice-fpga	https://qnice-fpg		Bernd Ulmann Viacheslav	RISC			January Dominio	f 3075	i A		144 #		1.00 1	0 46.9	ı	vhdl	40 quince_cp		N N			18 4 1	4 2010	2020	https://github.com	derived from NICE: http://www.vaxm grisc32 wishbone compatible risc con-	
qrisc32 qs5-rible	http://www.san		John Rible	RISC			James Brake James Brake			4			0.33 1			verilog	8 qrisc32 1 qs5_mix		N			3	1998			used in his class, also uses eP32	FIOR PRID thesis
r32v2020	https://github.co	m/dougg	Doug Gilliland	risc	7 10			-700	1 1		233 #	1-7.7	3.33			генов	_ 435	+ + '	-				1330	2021		and and and are are	huge download, canceled
r4000			Michael Povlin	MIPS	32 32	kintex-7-3	James lots o				#		1.00 1			verilog							1994	1995		does not implement 64-bit data	only a few insts implemented, test vehicle
r8051	https://github.co	stable	Li Xinbing	8051		kintex-7-3	James Brake	f 103	6	1	139 #	# 14.7	0.33 4.	0 11.1	Х				N N		64K Y		2015				
r8-core	https://github.co		Victor O. Costa	RISC		lulan T	11		1	\vdash	240		1.40	7 200 -	Y			Y asm	N N	64K	64K N	35 1		2019		university project, doc in portuguese	expanded R8 ISA
raptor16 raptor64	https://opencor		Steve Haywood Robert Finch	CISC RISC		kintex-7-3	James Brake	f 590	1 6	\vdash	319 #	14.7	1.40 2	/ 280.2	Х	vhdl verilog	1 raptor16 63 raptor64		N N Y Y		64K N 4G Y	105 2 9	2004	2013		8 data & 8 adr regs 16 register sets, inst & data cache, me	no multiply, 8 adr modes
recon	https://github.co		jeff lieu	Nios II				<u> </u>	+	\vdash		+			+	verilog	33 Tuptor04	Y yes o	ppt	4G		3		2019	https://hackadav.d	NIOS helper files	software helper files also
recore54		beta	Hans Tiggeler	PIC16		kintex-7-3	James Canno	ot find <r< td=""><td>core_pl 6</td><td></td><td></td><td>14.7</td><td>0.33 1</td><td>0</td><td>Lt</td><td>vhdl</td><td>20 rcore54_s</td><td>Y yes I</td><td>N Y</td><td>256</td><td>4K Y</td><td></td><td>1999</td><td></td><td></td><td>not available at ht-lab website</td><td>www.ht-lab.com</td></r<>	core_pl 6			14.7	0.33 1	0	Lt	vhdl	20 rcore54_s	Y yes I	N Y	256	4K Y		1999			not available at ht-lab website	www.ht-lab.com
reduceron	https://www.cs.	stable	Matthew Naylor/Tomm	y Thorm	I						#	#			IX		Reduceror		П	\exists			2008	2018	https://github.com	hardware for functional programming	red-lava generates the RTL
reflet	https://github.co			accum	8 8	Islantos 7 4		61	1 -		1	1 11 -	1.00			verilog	\vdash	V		40	46 11	\Box	2017	2010		original design	most ops between accumulator & register, rise
reonv reverse-u16	https://github.co	difficult	Lucas Castro A T	risc-v 780			James many James Brake		6	6			0.33 4		ХУ	vhdl	29 zxpoly		N N		4G Y	3	2017		ittps://strijar.livej	uses Leon infrastructure with risc-v IS. SOC project using T80, HDMI generat.	retro Z80 based on T80 by Daniel Wallner
risc_core_i	https://opencor		Manuel Imhof	RISC			James Brake			0			0.67 3						N				4 2001			Havard arch, thesis project	derived clocks: estimated derating
risc_cpu	https://electron	untested		accum												vhdl		1	N	32	32 Y	8		2017			
risc0	https://sourcefo		Niklaus Wirth	RISC		kintex-7-3	James Brake	f 1186	6	4	5 110 #	# 14.7	0.67 1	0 61.9	Х				N				2011	201-		minimalist Wirth, education tool	
risc-16 risc16f84	https://github.co		Bruce Jacob John Clayton	RISC PIC16	8 14	kintex-7-3	James Brake	f 375		\vdash	392 #	# 14.7	0.67	0 172.5	IX		12 soc 1 risc16f84_	1 900		64K 256	64K N	9	2000		nttps://user.eng.u	single cycle, pipeline & OO variants derived from CQPIC by Sumio Moriok	Little Computer (LC-896) derivative other variants with RTL
risc5	http://www.pro		Niklaus Wirth	RISC	32 32	zu-2e	James Brake		392 6	4			1.00 1			verilog			Y			1			http://www.astrol	minimalist Wirth, part of Project Ober	
risc5	http://www.pro		Niklaus Wirth		32 32	zu-3e	James Brake		392 6				1.00 1				8 RISC5			4G		1	2013		http://www.astrol	minimalist Wirth, part of Project Obe	
risc5	http://www.pro		Niklaus Wirth	RISC	32 32		James Brake	f 244:	6	4			1.00 1		ILX	verilog	8 RISC5	Y yes '		4G		1	2013	2017	http://www.astrol	minimalist Wirth, part of Project Ober	
risc5	http://www.pro		Niklaus Wirth	RISC	32 32	zu-3e	James IBUF	clocking	6	4	213 #		1.00 1	U	ILX	verilog	8 RISCSTop	Y yes		4G 4G	4G	1	2013	2017	http://www.astrol	minimalist Wirth, part of Project Obe	32x32 multiplier, wikipedia entry
risc5 risc5x	https://enencer	beta stable	Niklaus Wirth Mikel	RISC PIC16	8 14	atrix7-35	James Brake James RLOC			4	50 #	# v20.1	1.00 1 0.33 1		ILX	verilog		Y yes	Y N Y				2013		nttp://www.astrol	minimalist Wirth, part of Project Ober makes extensive use of xilinx primitive	
risc63	https://github.co		Dominik Salvet	RISC		KIIILEX-/-:	James RLUC	constrail	611011 0	\vdash		14./	0.55 1	_	+		16 risc63		N I	230	- Y	39 1		2021		tightly packed 16-bit ISA	thesis in Chech
risc8	https://web.arch	stable	Tom Coonan	PIC16	8 12	kintex-7-3	James Brake	f 355	6		154 #	# 14.7	0.33 2	0 71.5	Х	verilog	8 cpu	Y yes 1	N Y	256	2K Y		1999	1999	https://github.com	excellent HTML doc	directory contains derivative design by another
risc8softcore			Trammell Hudson	AVR						$\Box \Box$	$\perp T$	\perp			oxdot	verilog	6 risc8-soc	Y yes 1	N Y	64K	64K Y	$\Box\Box$	2020	2020		mostly compatible with the AVR instr	uction set
riscff		proprietar	Expressit	RISC	16 16	1		1	1 1	1 1		1		1	1	propriet	tary	1 1	- 1 1	- 1			2004			now produce ESP8266 & ESP32	1

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA repor		UTs LUT Dff	TOT was blk ram	F max		1IPS cli	st /LUT	ven dor	src code	#src files top file	tool chai	fltg P, AH	max max dat inst	byte tsu	adr # mod reg	e s	tart la ear re	st secondary web vis link	note worthy	comments
risc-fuggit	https://github.i		Nikhil Shah		32 32											33 riscmain	У	N	4G 4G		32		20	19		hes, schematic conflicts with documentation
riscmcu	https://openco		Yap Zi He		8 16		s LPM paran		4				1.0	1	vhdl	15 v_riscmcu	Y yes	N Y	128 512		16		002 20	09		added 5 inst to AVR
riscompatible	https://openco		Andre Soares	RISC	32 32	kintex-7-3 James		2167	6 1		## 14.7		3.0 22.3	Х	vhdl	12 riscompat	Y yes	N Y	4G 4G		16		014		based on RISCO processor by Junquei	
risc-processor riscuva1	https://github.i		Jeff Bush S. de Pablo			kintex-7-3 James kintex-7-3 James		1445	b 6		## 14.7		1.0 111.6 2.0 560.7	X		22 fpga_top			4G 4G		32		008 20		two designs with same name Verilog source included in PDF file	MIT course work
riscuva1	https://www.so	0100.0	0.00.00.0		64 32		s Braket	109	ь	3/0			1.0	^	verilog	1 riscuva1			256 1K 4G 4G		32			120 https://github.co		also VHDL version by Bikash Gogoi with ide ments the 64-bit RISC-V ISA IMAC extension
riscv_ariane	https://onenco	res org/pro	pulp project Ultra Embedded		32 32	 						1.00	1.0		verilog		Y yes Y yes		4G 4G	v	32		20	20 https://github.co	n dual issue	also single issue version
iscv black-par	https://github.	com/black-	Daniel Petrisko	risc-v	64 32										system v		Y yes	Υ	16E 16E		32		20	21	cache-coherent, RV64GC multicore	
riscv_bonfire	https://github.i	covado proje	Thomas Hornschuh	risc-v	32 32	kintex-7 James	s Brakefield		6		## 14.7	1.00	1.0		vhdl	bonfire_cp			4G 4G	Y	32		20	18 http://bonfirecpu	vivado project, based on lxp32	comingled lxp32 & RISCv; poorly organized
riscv_boom	https://github.	cc untested	UC Berkeley		32 32										scala		Y yes	Υ	4G 4G		32			https://boom-cor	Berkeley Out-of-Order RISC-V Proces	sor
riscv_briscv	https://ascslab	.c untested		risc-v	32 32												Y yes	Υ	4G 4G		32		018 20		six implementiations of risc-v	Boston Un. Course work
riscv_clarinet	https://github.i		Riya Jain etal		32 32			-							bluespec		Y yes	Υ	4G 4G		32		20			verilog for riscv flute & (3) posit sizes
riscv_clarvi	https://github.i		Robert Eady		32 32	arria-2 James	s Altera 2	2616	A	178			1.0 68.2 1.0	I B			Y yes	N N	4G 4G 4G 4G		32		016 20		educational simple RISC-V implement	doesn't make use of block RAM RTL
riscv_cpu riscv_croyde	https://github.i		misha kevlishvili Ben Marshall	risc-v risc-v	64 32	 		\rightarrow	+			1.00	1.0		verilog	35 core_top			160 160		32		019 20		simple and easy to understand design 64-bit rv64imck ISA	small, simple vet SOC, see also his tim & va
riscv_croyde riscv_dark	https://github.		Marcelo Samsoniuk	risc-v	32 32	kintex-7-3 Marce	elo Sam 1	1000	6	220	## v20.1	1.00	1.0 220.0	-		4 darkriscv		N	4G 4G		32		018 20	21 https://opencore	s written in one night, low line count	builds for five fpga boards
riscv_engine-v	https://github.i		Antti Lukats		32 32			306	4				6.7	AL	verilog			N	4G 4G		32		018 20	18 https://riscv.org/		no source for xilinx, no implementation do
riscv_femtoRV	https://github.o		Bruno Levy	130	32 32										verilog	45 femtosoc	Y yes		4G 4G		32		020 20	21 https://members	teach FPGAs to university students, re	
riscv_fwrisc	https://github.i		Matthew Balance	risc-v	32 32			1653	4				6.7	AL	system v	8 fwrisc_fpg		N	4G 4G		32		018 20	18 https://opencore	s featherweight entry 2018 RISC-V con	
riscv_fwrisc	https://github.		Matthew Balance					1060	4	20			6.7 2.8	AL		8 fwrisc_fpg	. , ,		4G 4G		32		018 20		featherweight entry 2018 RISC-V con	
riscv_GRVI-pha	http://fpga.org	// beta	Jan Gray		32 32	virtex-u-2 Jan G	ray	320	6 1	375	## v16.4	1.00	1.0 #####	Х	propriet			N N	4G 4G		32		015 20		hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P
riscv_harzad5 riscv_hl5	https://github.i	com/wrent	Luke Wren Paolo Mantovani	risc-v risc-v	32 32	 	-	+			+		_	-		18 hazard5_c	Y yes Y yes		4G 4G		32		019 20	21 https://github.co	RISC-V processor designed for the RIS 32-bit RISC-V processor designed with	
riscv_humming	https://github.i	cc stable	radio ivialitovalli	risc-v	32 32	kintex-7-3 James	s too many l	los	6		## 14.7	1.00	1.0			141 e203_cpu		N	4G 4G		32		016 20	118	e200 has opensource	also have a chip
riscv_humming	https://github.i	cc stable			32 32				6 32		## 14.7		1.0 4.4	Х		141 e203_cpu			4G 4G		32		016 20	18	e200 has opensource	also have a chip
riscv_humming	https://github.	untested		risc-v	32 32										verilog		Y yes	N	4G 4G	Υ	32		017 20		AKA e200, Chinese	software tools take 80MB
riscv_ibex_low	https://github.i	cc stable	Philipp Wagner	risc-v	32 32										system v	27 ibex_core	Y yes	N	4G 4G	Y	32		20	20 https://www.low	AKA zero-riscy, also see pulp	several tapeouts
riscv_jive	https://github.o	com/fredre	Frédéric REQUIN		32 32		$\perp T$	\Box		LI.		1.00 2	0.0			19 jive_cpu_t			4G 4G		32		20		Size-Optimized Microcoded RISC-V CI	
riscv_kian	https://github.i		splinedrive		32 32	Luc J.				ليط				+	verilog	17 kianv			4G 4G		32		20		very simple riscv cpu/soc one single fi	
riscv_lattice	nttps://www.la		Lattice Semi	risc-v	32 32	machXO3 Lattic	e Semic 1	1507	4 4	60	##	1.00	1.0 39.8	L Y			Y yes	N	4G 4G	Y	32	5	20		RV32I ISA, 5 stage pipeline, configure	
riscv_lowrisc riscv_microsen	https://github.i		Alex Bradbury Microsemi	risc-v risc-v	32 32	polarfire micro	somi a	8614	4 2 10	122	111.8	1.00	1.0 14.2	⊢	scala propriet	204	Y yes	N	4G 4G	v	32	H-1	20	nttp://www.lowr	version 0.4-lowRISC with tagged men r is encrypted IP	hory and minion core has caches
riscv_minerva	https://github.		lambdaconcept		32 32	polarnie inicro	iseiiii a	5014	4 2 10	122	L11.0	1.00	1.0 14.2		nmigen		Y yes	N	4G 4G		32		20	20		ly inspired by the LatticeMico32 processor
riscy myth	https://github.i		Kubiran Karakaran		32 32										······································		. ,		40 40		- 1	ľ		https://tl-x.org	interodrenacetare or winer to is targe	y maprice by the Editicinicose processor
riscv_neorv32	https://github.i		Stephan Nolting	risc-v	32 32	cyclone-I\ Steph	rtl fpga	848	4	111	## q19.1	1.00	4.0 32.7	AL Y	vhdl	25 neorv32_t	Y yes	N	4G 4G	Y	32	2	020 20	21 https://opencore	very well documented, customiza	many perpherals, LUT counts for all va
riscv_niosv	https://www.in	toroprietar	Intel	risc-v	32 32	agilex intel		1509	A 2	566	## q21.3	1.00	1.0 375.2	1	propriet	ary	Y yes	N	4G 4G	Υ	32	5	20	21		RV32IA spec, M20K for reg file, interrup
riscv_niosv	https://www.in	· · · · · · · · · · · · · · · · · · ·			32 32						## q21.3		1.0 229.1	1	propriet		. 100	N	4G 4G		32		20			RV32IA spec, M20K for reg file, interrup
riscv_niosv	https://www.in	t proprietar			32 32	arria-10 intel	fastest 1	1375	A 2	306	## q21.3	1.00	1.0 222.3	1	propriet	ary		N	4G 4G	Υ	32		20		free license, small inst & data men	RV32IA spec, M20K for reg file, interrup
openc	https://github.i		T-Head Semiconductor		32 32		ļ								verilog				4G 4G		32		20	21 https://www.cnx	Alibaba ASIC RISC-V uP: e902-e906-c9	06-and-c910, docs in Chinese, many many la
riscv_orca riscv_piccolo	https://github.		VectorBlox BlueSpec	risc-v risc-v	32 32	stratix-5 vecto	rblox 1	1082	A ?	244	## 14.7	0.98	1.0 221.0		_	13 orca	Y yes	N N	4G 4G		32		016	10		RV32IM
riscv_piccolo riscv_paranut	https://github.i		Alexander Bahle		32 32	 		\rightarrow				_	_		bluespec		Y yes Y yes		4G 4G		32		2018 20	21 https://ees.hs-au		or low-end applications (e.g., embedded, IoT Effic embed Sys group Un of Applied Science
riscv_picorv32	https://github.		Clifford Wolf	risc-v	32 32	xcku3p-3 Cliffor	rismall	761	6	769	## v16.2	1.00	3.0 336.8	ΧY	verilog			N	4G 4G		32		016 20	20	mimimal features, soc options	designed for minimum LUTs
riscv picorv32	https://github.o		Clifford Wolf	risc-v	32 32			761	6	454	## v16.2					1 picorv32	Y yes	N	4G 4G		32		016 20	20	mimimal features, soc options	LUTs & Fmax for Kintex, Virtex & Ultrascale
riscv_potato	https://github.o	cc beta	Kristian Skordal	risc-v	32 32	kintex-7-3 James	s Brakef 2	2467	6	116	## 14.7	1.00	1.0 47.1			24 pp_core		N N	4G 4G	Y 30	32	2	014 20	20	risc-V interger only, no mult	"rocket-core" version at risc.org
riscv_pulpino	https://github.		Andreas Kurth		32 32	arria-2 James	s missing file	es	A		## q18.0				system v			N	4G 4G		32		015 20	20 http://www.pulp	pulpissimo is single core "pulp" with	
riscv_reboot	https://github.i		Robert Baruch		32 32			-				_			python		•		4G 4G		32	_	20	20 https://www.you	work in progress, has 60 minute video	on design issues
riscv_reindeer riscv_riscbov	https://github.i		pulserain.com		32 32			-					_	AL	verilog			N N	4G 4G		32		018 20		2 RISC-V contest prize	1 1005
riscv_riscboy riscv_rocket	https://github.i		Luke Wren Andrew Waterman		32 32	++-		++	++-	-	+++	-	+	- v	scala	54 riscboy_fp	Y yes		4G 4G		32		018 20		portable games console desgn, PCB d	sgn, see riscv_nazard3&5
riscv_rocket	https://github.i		Colin Riley	risc-v	32 32	artix-7 Colin	Riley 3	3291	6 12 1	100	## 14.7	1.00	1.0 30.4	 				N	4G 4G		32		015 20		Series of 16 tutorials on uP design, wo	RPU uP. TPU now discarded
riscv_rsd	https://github.o		Susumu Mashimo	risc-v	32 32		nu Mash 28		6	90			1.0 3.2		system v		Y yes		4G 4G		32		20		RISC-V out-of-order superscalar proce	
riscv_rtg4	https://github.i	cc mature	microsemi		32 32												Y yes	N	4G 4G	Υ	32	2	018 20	20 https://github.co	risc-v for actel FPGAs, tcl files only	based on rocket chip
riscv_rudolv	https://github.i		Jörg Mische	risc-v	32 32	KINICK , 2 3018 II		545	6	200			1.0 367.0	ALMX			Y yes	N	4G 4G		32		20		RISC-V processor for real-time system	34 clock mult & divide
riscv_rv01_cor	https://openco		Stefano Tonello	risc-v	32 32			3997	6 4 62		## 14.7	1.00	1.0 9.3	Х		65 rv01_selft			4G 4G		32		015 20	17	all files in one directory	two self test tops
riscv_rv12	https://github.i		Roa Logic BV			arria-2 James	s Brakefield	\rightarrow	A		## q18.0			-	system v			N	4G 4G 4G 4G		32		20	https://roalogic.c	Towards	and the second s
riscv_rv3n riscv_rvbs	https://github.i		Li Xinbing Alexandre Joannou		32 32	 		\rightarrow		-	_		-	\vdash	verilog	22	Y yes	N	4G 4G		32		20	120	RV32IMC processor core, which has a	n Bluespec, requires bluespec, no verilog cod
riscv_rvus riscv_scarv-cpu	https://github.		Daniel Page	risc-v	32 32			-						v		31 frv_core		N	4G 4G		32		019 20	20 https://www.ukri		nch prediction or virtual memory, research i
riscv_scarv cpc	https://github.i		Syntacore		32 32	arria-2 James	s Brakefield	\rightarrow	A		## q18.0			 '		47 scr1_top_			4G 4G		32		017 20	18 http://syntacore.	com	prediction of virtual memory, rescuren p
riscv_scr1	https://github.	untested	Syntacore		32 32		T	$\neg \neg$			1		i			47 scr1_core		N	4G 4G		32		017 20		com	
riscv_serv	https://github.	<u>cc</u> untested	Olof Kindgren	risc-v	32 32				4					L	verilog	17 serv_top	Y yes	N	4G 4G		32		018 20		2 RISC-V contest prize, 1-bit ALU	https://github.com/olofk/corescore
riscv_serv	https://github.o		Olof Kindgren	risc-v		vu37p Olof k	Kindgren	215	6 0.5	口		1.00 3		Х	verilog	52 serv_top	Y yes		4G 4G	Y 45	32	_	018 20	21 https://riscv.org/	2 6K cores in vu37p, reg-file in blk-RAM	https://github.com/olofk/corescore
riscv_shakti	https://github.		IIT Madras		32 32		+	-	+	\vdash	+	1.00	1.0	+	bluespec				4G 4G		32		014 20	21 https://shakti.org	~8 different riscv cores, Madras India	
riscv_sifive	https://www.si	fi asic			32 32 64 32	 	+	++	+	\vdash	+	-		\vdash	propriet		. 100	N N	4G 4G		32		$-\vdash$	nttps://www.sifiv	ASIC IP house, 32-bit "freedom" core	
iscv_sifive iscv_sodor	https://www.si	fi asic	UC Berkeley	risc-v risc-v	22 22	 		\rightarrow			+	-	_	 	propriet scala		Y yes Y yes	N N	4G 4G		32	+		nttps://www.sifiv	ASIC IP house, 64-bit "freedom" core 1, 2, 3 and 5 stage pipe versions	ii ee Artix-7 Ditstream
riscv_sodor	https://github.i		Merten Maik		32 32	1 -		++	+		++	_	+	V	verilog		Y yes		4G 4G		32	1	019 20	21 https://giters.com	actively being developed	
iscv_spa32	https://openco		Rafael Calcada		32 32		s Brakef 1	1775	6	208	## v19.2	1.00	1.0 117.4	1 1		21 steel_top		N	4G 4G		32		20	20 https://github.co.	n github version has vivado proj	under grad thesis
iscv_steel	https://openco		Rafael Calcada	risc-v	32 32			1784	6				1.0 65.0		verilog	21 steel_top	Y yes	N	4G 4G		32		20	20 https://github.co	n github version has vivado proj	under grad thesis
iscv_swerv	https://github.i	cc untested	Western Digital	risc-v	32 32	ZCU102 Weste	e high LU 30	0128	6 4 62			1.00	1.0		system v	rerilog	Y yes		4G 4G	Y	32	2	019 20	20 https://blog.west	e 9 stage pipe, dual issue	risc-v SoC for fpga, riscv_swerv_eh1_fpga
iscv_taiga		o stable	Eric Matthews	risc-v	32 32	zynq		1551	1	123		1.00	1.0 79.3	Х	system v		Y yes	N	4G 4G	Υ	32	2	017		TAIGA: A new RISC-V soft-processor f	33% smaller & 39% faster than LEON3
iscv_tinsel	https://github.		Ghaith Tarawneh		32 32		\perp	\rightarrow	\perp		\perp			$\sqcup \bot$	bluespec		\Box	Щ				\perp		https://poets-pro	message-passing architecture designe	d for FPGA clusters
iscv_uriscv	https://github.i		ultra_embedded		32 32	kintov 3 d t	c miccia - f"	~	+	\vdash			2.0	++	verilog	7 riscv_core		N	4G 4G		32		20	21 https://opencore	Simple, small, multi-cycle 32-bit RISC-	V CPU implementation
iscv_urv-core iscv_vanilla	https://github.i		Tomasz Włostowski Ben Marshall	risc-v risc-v	32 32		s missing file Marshall 2		6	150	## 14.7		1.0 2.0 31.0	\vdash	verilog verilog	26 for con 2	Y yes	N	4G 4G 4G 4G		32 32		015 20	10	"toy" 5 stage RISC-V CPU, implement	ng the n/22imc
iscv_vanilla	https://github.	co verified	Ben Marshall	risc-v	32 32	zu-Se lames		2422	6	130	## v21 1	1.00	2.0 31.0		verilog	26 frv_cpu_a	y yes	N	4G 4G	γ	32	5	20	19	"toy" 5 stage RISC-V CPU, implement	ng the rv32imc
iscv_varilla	https://github.	cc beta	Charles Papon	risc-v	32 32	Ed JC Juille.	es Papon?	-724	6		W. V. Z. Z. Z.	0.52	1.0	х	vero;pg	20 HV_CPU_d	Y yes	74	4M 4M	Y	32	-	20	18	verilog source	scala not needed
scv_vexriscv	https://github.		Charles Papon		32 32			481	6	346			1.0 374.1		scala	smallest	Y yes	т	4M 4M				20	18 https://riscv.org/	2 preformance #s for 8 configurations	"Briey" is SOC variant
iscv_vexriscv	https://github.		Charles Papon	risc-v	32 32	atrix-7-3 Charle		1399	6	295			1.0 210.9		scala	full no cac	Y yes	N	4G 4G		32		20	18 https://riscv.org/	preformance #s for 8 configurations	
iscv_vhdl	https://openco		Sergey Khabarov		64 32				6		## 14.7	1.00	1.0	Y	vhdl & v	erilog	Y yes	N	4G 4G		32		016 20		System-On-Chip based on bare Rocke	both rocket & river cores
iscv_zscale	https://github.i	cc scala	UC Berkeley		32 32										scala		Y yes	N	4G 4G	Υ	32	2	015 20	17	not maintained & not conformant	
	https://openco		Jlechner etal	RISC	16 16	kintex-7-3 James	s missing bla	ack boxes	6 1		14.7	0.67	1.0	Х	vhdl	26 rise	Y asm	N	64K 64K		16	5 2	006 20	10 en.wikiversity.org	ARM style register usage	
ise	I between / / gittburb.	cc alpha			16 16		\perp				\perp			L			Y asm		64K 64K		16		013 20		l	verilog generated from schematic
rj32	nttps://github.i												1.0 507.1													
ois	https://openco		James Brakefield		24 24			627	6 1		## v19.2				vhdl	2 rois24_24			16M 16M		64		016 20		single pipe stage, passes simulation	24-bit word operations only
	https://openco	r alpha	James Brakefield James Brakefield James Brakefield	RISC	24 24		s Brakef		6 1	170	## 14.7	0.83	1.0 368.8	Х	vhdl	2 rois24_24i 2 rois24_24i 2 rois24_24i	min	N	16M 16M 16M 16M 16M 16M	N 30	64	1 2	016 20 016 20	17	single pipe stage, passes simulation single pipe stage, passes simulation single pipe stage, pre simulation stage	24-bit word operations only

Seminary Methods	_uP_all_soft	opencores or	status	author	style		sz nst sz	FPGA		om LL		LUT?	₽ blk F	e tool	MIPS /inst	clks/ KIPS inst /LUT	ven dor	osrc #s		tool chai	fitg	p, max	max		adr #		start la year re		note worthy	comments
Section 1.	rtf64	https://github.c	alpha	Robert Finch	RISO	C 6	4 8						_					system v	rtf64	Y yes	Υ	_		Υ	32	IAN			iable length instructions	Posit support, glossary & references
Series Control 1		https://opencor	r alpha	Robert Finch									7 U 113					verilog 1	0 rtf65002d	Υ							2013 20	3 https://github.com 32-l	bit 6502 + 6502 emulation	"proven"
Self Self Self Self Self Self Self Self		https://github.c	a.pa																											probably for simulation?
See		https://opencor															X	Y verilog 4	9 rtf68kSys	Yyes	N	N 4G	4G	Y	16					
See		http://www.mr			_	_		Kintex-7-:	: James Bra	iken 4	514	10	4 1/4	## 14.	/ 0.67	3.0 8.6	_^			y yes	IV	IA TIM	TIVI	Y		- 1	2012 20			th.
See	s1_core	https://openco						kintex-7-	3 James Bra	kef 52	845	6	8 59 56	## v14.	1 2.00	1.0 2.1	IX			Y yes	Υ	N 4G	4G	Y	32		2007 20			Vivado run
See - See - Control - Cont	s16x4a	https://github.c	stable				.6 4					6		## 14.			Х	B verilog :	s16x4a	Υ	N			Y 12				7 kest	trel #2, byte & word data	
Sept 19		https://baioc.gi	thub.io/po				6 16			e Sar 3		4		## q13.	1 0.67	1.0 10.1	- 1		7 s4pu	Y asm	N			32			2017 20	0 https://gitlab.com/baid	oc/s4pu	
See		https://www.p-			_		_	artix-7	Paul Taylo	or	449	6	100		0.67	9.0 16.6					+			Y FG						
See		https://onenco						snartan-6	S lames sn	arta 2	820	6	1 10 133	## 14	7 1.00	10 473	×				N					5	2015	7 04-1	bit simple Forth engine	
Section 1.	s80186	https://github.c					6 8					A								Υ								1 https://www.jamie801	186 binary compatible core	
Mary Mary Mary Mary Mary Mary Mary Mary	sap	https://opencor	r stable	Ahmed Shahein	accu	m 8	8 8				48	6	200	## 14.	7 0.10	4.0 104.2											2012 20			https://www.youtube.com/watch?v=prpyEFx2
The section of the control of the co	sardmips	pary a particular						2																Y	32					
Marked And Proposition 1. A. C. 1. A. C.		https://github.c					6 16	kintov 7	2 Iamas Bro	leof	470	6	1 164	## 14	0.07	2.0	V			Y asm		64K		_	0.4	-			bit MIPS, data flow schematic	64 word reg file?
2. **State 1. **State		http://www.mc					2 32					6								1	14									
Section 1. Supplier of the control o		http://www.for										6			_						Ħ	1	1.0							
Section 1.		https://github.c					.0 10	5										verilog 7	6 fpga-cpui									1 https://hackaday.cTTL	& Verilog home built, has OS	
STORY		https://opencor	r beta				.6 16	kintex-7-	3 James mi	ssing sig	nal declara	6		14.	7 0.67	1.0		vhdl 1	8 scarts		N			122	16	4	2011 20	2 Scar	rts Processor	
The section of the control of the co		https://github.c	om/MIPS1				2 32				560			140			v				\perp					_		https://github.com sma	all MIPS CPU core originally based	schoolMIPS has several versions
METAL MATERIAL PROPERTY AND ALTERNATION AND AL		http://www.lirn										6	32 75			2.0	X					V 4G	46		32			2 nrhramadas annsriunis	versity ASIC project read PDF	64-hit data naths superscalar branch analysis
See No. 1989. Se								!	- Junes We	., 133		۲	/3	14	1.00	2.0 0.0	^		- Ibibeillie	H	1.7	1								
The service of the se			ga4studen	t.com/2017/01/verilog	MIP	S 1		5											single_cy	_mips	口							https://www.fpga4stud	dent.com/p/verilog-project.html	
Seed Seed Seed Seed Seed Seed Seed Seed								2				П						vhdl 3	0 AlvarezPa	jaro_sing					32					
Marchard Michael Micha		https://github.c					_	-			= = =	ĻΙ					_								8					
Part		http://sowerbut	t stable				8 8			nstr 2	568	6	15 93	## 14.	/ 0.33	3.0 4.0								Y	\vdash					
See		https://opencor	om/Aumo				0 16		+	+	+			_	+	\vdash	XL.	r verilog 8	Control	r yes	N N				7					
Section Sect		https://github.c	om/alread					_	1 Micha blo	ock I	613	4	1 180	q17.:	1 1.00	5.0 58.9	H								32	- 1				
See No. 1999. Se		https://openco	r alpha	Dmitry Rozhdestvensk	SPAF	RC 6	4 32	kintex-7-	3 James eri	rors		6		## 14.	7 2.00	1.0												0 hug	ge source file count	work in progress with no progress
Separate May 19 1 May		http://www.spa					8 18				853	6				1.0 94.6				Y asm										
Fig.		https://github.c					2 8	kintex-7-	3 James Bra	kef 32	144	6	4 28 73	## 14.	7 1.00	2.0 1.1	Х	verilog 3	7 top_sys	Y yes	Υ			Υ						
See	spu-mark-ii	https://github.c				-		5	+-+	_	_	\vdash			+		-		7 soc	Y	N	16N	1 16M	Y						
See Appendix Management and Appendix Ages of See Age of	sechec	https://github.c					9 0		Podnov S	incla	106	6	474	14	7 0 22	1.0 707.0	шУ		core	Vacm	N	V 1/	QV.	V 41	2					
Transport of the control of the cont		http://people.e					.6 5					4																		
Dec. Control	stack-cpu	https://github.c	om/Arlet/	Arlet Ottens	stac			5				Ħ		- 1				verilog 2	cpu			64K	64K	N 23					r 4 stacks, load/store with stack de	xilinx block RAM
Secondary Control Secondary Control Secondary Secondar	storm_core	https://opencor		Stephan Nolting			2 32					6	3 179					vhdl 1	6 core						32	8	2011 20	4 Stor	rm Core (ARM7 compatible)	I & D caches not compiled
Separate of the property of		https://opencor										-							0 storm_to	Y yes	N	4G	4G	Υ	32					
September 1982 - March Republic September 1982 - March Republi		http://www.ultr								_		6							streamer	Y yes	N	N 64K	64K	N 8	2 7				,	
State Process Proces		https://github.c	om/risclite					KIIILEX-7-	Jannes Bra	ikei 1	910	0	1/2	## 14.	/ 0.67	3.0 20.1	^			Y ves	N	4G			32					
Mathematics		http://www.eer	stable				2 32	stratix_3	Michael F	litch	207	Α	2+8 126	## q9.0	0 1.00	16.0 38.1	- 1			1,700	Ħ	1.0	1		1					
Miles Mile	suska-III	http://www.exp	<u>beta</u>	Wolfgang Forster	6800	00 1	6 16	arria-2	James Bra	akef 7	388	Α	55	## q13.:	1 0.67	4.0 1.3	- 1	vhdl 1	1 wf68k00i	Y yes	N	N 4G	4G	Υ	16		2003 20			
## 1500 1500		https://opencor					2 32					0																		has testbench & caches
Marco Marc		https://opencor					2 16														N				16					alask disidas to County 22 of anno
with the first further configuration of the service		https://opencor					2 16					6		_	_															clock divider to Sweet32_v1_core
ways ttp://www.pcg patricted channel c									Jannes Dre	IKCII I	1//	1	1 110	mm 14	7 1.00	1.0 30.0										5				n in Verilog, Includes assembler, simulator, and
	swssp				RISO	0 8	8+ 8+	-				Ħ										Υ					2014 20	1 https://en.wikiped.pate	ent, "simplest scalable" data/inst s	a template for dsgn configuration of uP
Property	sxp	https://opencor						?	to	o many l	os							verilog 1	2 sxp		N	4G	4G		32					too many los
	symphony	http://www.ece																			L.,									
State Stat		https://github.c							3 James Bra	aket	474	ь	1 197	## 14.	7 0.33	1.0 136.8	IX	vhdl 3	synpic12	Y yes	N	N 256	2K	Y	\vdash					
Stage Stag		https://github.c					7 12	1				H			+				5 sys0000	V ves	N	N 64K	64K	v						
https://opencord beta both Next, David Burn 6800 8 8 a letter-7-13 ames Brakef 631 6 4 88 416 7-33 40 20 X V v v d 0 20 X V v d 0 20 20 V V v d 20 20 V V v d 20 20 20 V V v d 20 20 V V v v d 20 20 20 V v v v 20 20 20 20 20		http://member					8 8	kintex-7-	3 James Bra	kefield		6		14.	7 0.33	4.0			3 3,33000	Y yes	N	N 64K	64K	Y				9	it dodd ei o basea on 25AA bit siic	e series of devices / two 15 / 0 51 pgc up note
State Stat	system05	https://opencor	r beta	John Kent, David Burn	680	5 8	8 8	kintex-7-	James Bra	kef		6	204					Y vhdl 1		Y yes	N	N 64K	64K	Y			2003 20	9 http://members.optus	home.com.au/jekent/	
SystemS01 SystemS02 SystemS03 Syst		https://opencor					8 8					6	41 88		7 0.33				0 cpu091	Y yes	N	N 64K	64K	Υ				1 http://members.o from	m John Kent web page	opencores download URL incorrect, use col E
New Number Miss M		https://opencor					8 8					6	153		7 0.33				7 cpu11	Yyes	N	N 64K			\vdash				wn bugs & untested instructions	
1390-cgu		https://opencor					8 8										-								\vdash				nome.com.au/jekent/	tested on Anex20K Cyclone & Straiv haards
		ps.//opencor					-																							
Miss://operior Ask		https://openco-										-	2 60	24		0.0														
Second S	t48	https://openco	rstable	Arnim Laeuger			8 8	cyclone-1	1 Arnim Lac	euge	738	4	1 59				IX	vhdl 7	0 t48_core	Y asm							2004 20	1 T48	uController	used in several projects
	t51	https://opencor					-					-					IX	vhdl 1	7 T8032	Y yes	N			Υ			2002 20			8032 SoC
Solution Nation	t65	https://opencor					-				575	6	291				IX			Y yes	N	N 64K	64K	Υ	\vdash					
able888 https://ethibub.c alpha https://ethibub.com/tehibub.chibub.com/tehibub	165U/IP	https://opencor					8 8				280	6	163				V	verilog 2	2 t6507lp	Yyes	N N	N 64K	64K	Y	++	-	2009 20			l ucanec
Part	table887	https://github.c					6 16					6												78	R			6	, oooo ox gamenoy mst sets, severa	
Space Spac	table888	https://github.c								_		6									Ħ			Y 130	8			6 201	L6 version gives same reults as 201	
Space Spac	tarhi	https://github.c	alpha	Dagvadorj Galbadrakh	n RISO	С 3	2 32	kintex-7-	3 James ev	eryt	396	6				4.0 77.9		verilog 4	tarhi_con	troller	N	16N			4		2013 20			
Space Spac	td4	https://github.c	stable				8 8									1.0 392.2					П						2012 20	5	·	
## 100 100		http://temlib.or										6													64			5 cop	ywrite: experimental use	
268Kc https://opencor stable Tobias Gubbener S8000 16 kintex-7-3 amers Prakefield stack/accumulation stable Tobias Gubbener S8000 16 2013 2021 S8020 1SA (S80000, S8010 & S8020 of hole)		https://openso	0100.0	Tohias Guhanar			6 16					6			7 0.67															
her12X_12VP alpha lames Brakefieled stack/acc 12 2 kinteer-7-3 amere Brakefieled stack/acc stack/ac		https://onenco					6 16				221	10	44	π# 14.	0.67															
helia gau https://opencord https://opencord mature Robert Finch RISC 56 64 kintex-73 ammeshage 934049 6 ## 14.7 0.40 1.0 GPI verilog 32 thela		p.s., / Opencul									972	6	1 1 123	## 14.7															(,	
https://opencor mature Robert Finch RISC 32 32 Robert Finch RISC 43 32 32 Robert Finch RISC 44 32 Robert Finch Robert Finch RISC 44 32 Robert Finch Robert	theia_gpu	https://openco			RISO	C 9			3 James hu	ge a 934	049	6							2 theia	Ш	LŤ						2009 20	2 Ray		
hthor https://opencor mature Robert Finch RISC 64 16 Robert Finch RISC Robert Finch Robert Finch Risc Robert Finch Robert Fin	thor	https://opencor	mature mature	Robert Finch			2 32	2	Robert Fir	nch 90	000														0.4				bfinch/Thor	
ther https://open.cof mature Robert Finch RISC 64 16 Jav.5e James Blyon Finch RISC 16 16 location Finds In the string In the s	thor	https://opencor					4 32		Robert Fir	nch 210	000	Ш					$oldsymbol{\sqcup}$										2015 20	1 https://github.com Tho		
Stable Cleton Juffo RISC 16 16 Kintex-7-2 James Brakef 636 6 455 ## 14.7 0.67 4.0 11.97 X verilog 24 cpu Y N Y 64K 64K 16 16 2013 2013 course project, not pipelined no LUT RAM for reg file 1.0 1	thor	https://opencor					4 16				000	+	306		1 2.00	4.0	Ш				Y	4G		Y	64					
im https://github.com/ben-rr Ben Marshall RISC 32 8 zu-3e James degenerate synthesis 6 ## v21.1 0.33 3.0 vhdl 15 top Y Y 4G 4G Y 50 2014 2015 TIM: Tiny Instruction Machine, variable length inst	tigli cou	netps://opencor					6 16	/ LU DC			636	6	VEE	## V21.	7 067	4.0 110 7	У				Y N	7 64h	. AUL	16	14			THE PERSON NAMED IN COLUMN		
	tim	https://github.c										6						verilog 2	5 top											
	tiny_cpu	http://www.cs.										6												- 1-3						

March Marc	_uP_all_soft folder	opencores or prmary link	status	author	style / sclone	data sz inst sz	FPGA	repor com ter ents	LUTS ALUT	Dff E	st blk	r F g	tool ver	MIPS clks /inst inst		ven dor	src code	#src files top file	tool chai pt	Hav'd dat	x max byte	t iii adr mod r		start last year revis	secondary web link	note worthy	comments
Mart	tiny_soc	https://github.co	om/ept22	Ezra Thomas	RISC	8 16										Υ	verilog	16 top	asm N	Y 64	K 64K Y	44	6	2020	https://ezrasrobot	small cpu with VGA	includes GPU (char gen)
Column C		https://opencor				32 32				,								6 tinyx								data size from 32 to 64 bits	micro-coded sub-ops
Seguel Se	tiny8	https://opencor	altera dsg	Ulrich Riedel		8 8					L.	#	# q18.0	0.33 3.												Altera megafunctions	
CONTROLL ON CONTROLLO ON CONTR		https://opencor								_						_							-		directory contains		
Company Comp		https://github.co					kintex-7-3	3 James Brake	ef 185	5 6	1 1	1 175 #	# 14.7	0.33 3.	86.9	Х											
The control of the		https://github.co					!											49 cpu								very small ISA with multi-cycle, pipelir	ned & with forwarding implementations
Decomposition of the content of th		https://github.co								Н.												24	_				
		https://opencor					kintex-7-3	3 James hack	et 895	b	+	149 #	# 14.7	0.33 1.	55.0							40					
No. Control Contro		nttps://gitnub.co					bloken 7.1	1 In our on Duralis	-6 101			07.4	4 147	0.22 1	0 447.4							13			nttps://en.wikiped		
No. Processor 14. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	use	https://opencori					Kintex-7-3	: James Brake	er 19:	0	<u> </u>	87 #	# 14./	0.33 1.	J 147.1							54				,	
The content of the		https://opencor		Natiu Gates			kintov-7-2	2 James Brake	of 220		1	1/10 #	H 147	0.22 2	71.7	v	verilog	10 cou			IN	34					
Month Composition Compos		https://github.co		Colin Riley			KIIILEX-7-	James brake	223	1 1		143 #	1 14.7	0.55 5.	71.7	^					K 64K V	 			https://dominheur		
Definition of the Name of the		https://onencor					kintey-7-3	lames Brake	of 1985	5 6	1	127 #	H 147	0.33 4	1 53	IX									nttps.//dompneu.		Essing offic. A simple 10-bit of 0 in vribe for ea
Control Cont		https://opencor								, ,		AL, "	24.7									1 1 1			https://github.com		IC implementations
Manufaction American Americ		http://minnie.tu									1 1	1 #					vhdl	16 cpu							nteps.//gitridb.com	derived from burner wanner 5 100,7 c	
Transfer Property		https://opencor										1 231 #					verilog	25 ucore								MMU & caches	originally selectricate based (Eogishii)
Process Proc		https://github.co																		25	6 64K Y	12 2			https://github.com		using muCPUv2 1 of 3 upwards compatible d
March Marc	uos	https://opencor	mature	Daniel Roggen	accum	8 16	kintex-7-3	3 James Brake	ef 441	1 6		270 #	# 14.7	0.33 3.	0 67.4	Х	vhdl	14 cpu	1			3	4	2014 2017		UoS Educational Processor	inspired by x86 ISA
Mary	up1232	http://www.dte.			RISC	8 16	kintex-7-3	3 James Brake	ef 220) 6									N	64	K 64K Y	33 2	2	2000 2000		bare core, prog size 4K to 64K	description in source files
Property		https://people.e			accum		cyclone-2	2 Bruce Land	186	5 4							verilog	1 de2_top								Cornell ECE576	basic core is scomp, used by up3 & de2_top'
Part Column Col	urisc		errors	Farhad Mavaddat	RISC	16 16	kintex-7-3	3 James missi	ing modul	le 6		#	# 14.7	0.67 4.	0		vhdl	31 urisc	1	64	K 64K N	1		1987 2012	https://cs.uwaterle	Ultimate Reduced Inst Set Computer	Un. Of Waterloo
Column C		https://opencor	0100.0																		2 512	8		2011	http://www-gti.de		
Mile													# 14.7	0.67 1.	47.4			23 utta_struc	4 UJIII			$\sqcup \sqcup \Box$	$\perp \perp 1$		http://www.ht-lab		
Mary		https://www.silv				16 16					11		\perp					\perp	,			$\sqcup \sqcup \Box$			https://www.silva		3500 LUTs on Stratix-III
Accordance Acc		https://opencor				32 8					12 16											$\sqcup \sqcup$			https://github.com		www.youtube.com/channel/UCNbm8Bah54c
																						$\sqcup \sqcup$			https://github.com		www.youtube.com/channel/UCNbm8Bah54c
Proceedings Proceedings Process Proces		https://github.co							c 868	131 6	+	250 #				Х			, , , ,		10 0410	+++			https://opencores		,,
The part of the		nttps://github.co							rs	, 6	+	200					verilog	3 cdp1802				+++			have the con-		all except RAM in one source file
Proceedings		nttps://github.co																				+++	_				
**************************************		nttps://github.co									1 .	333 #	# VZ1.1	0.33 3.	77.2	Х						+++					hand BOM annual to 1117-2
The part		https://github.co								,						v	verilog	5 gop16				+++			https://forum.6502		
Process Control Cont		https://github.co				0 0													100			+++	++	2011 2021	https://github.com		
Windows The product The		https://hackada				0 0																+++	+ +	2019	https://github.com		
West Service and Authors and A		https://github.co					zu-se	James vivac	JU 8/2	2 000 0	+++	313 #	# VZ1.1	1.00 5.	119.5	^						+++	4		nttps.//gitriub.com		
The Part No. 1992, A control of the Part No. 1992, A control o		https://github.co	om /iousus				nu 20	lamas multi	171			257 #	H21 1	0.67 1	1200	v				_		22					
The Part Part Part Part Part Part Part Part		https://github.cc	JIII/Jaywu			10 10		James multi	_			337 #	_			_	verling				K O4K N	23	4				single cycle CPO that has an IPC of f
The part of the pa		https://github.co	om/jaywo			16 16		James muiti	1-0 288			#	# VZ1.1	0.67 1.	U	Λ	vernog	7 cpu02			K 64K N	23	4 .	2019 2019		maici anvennets	multi cycle CPO that has an IPC of 1
The state of the control of the cont	_	nttps://gitnub.cc	om/jaywo			16 16		James muiti	i-ariven n	et o	-		# VZ1.1	0.67 1.	U .	^	verliog	7 cpu03	f 19	1 64	K D4K N	23	4 5	2019 2019			
The part of the pa		nttps://gitnub.co	om/jaywo			16 16		James multi	i-driven n	et b	++-	#	# V21.1	0.6/ 1.	J	X	verilog	/ cpu04	r N	Y 64	K 64K N	23	4 5	2019 2019		multi-driven nets	Data forwarding from the ALU
The property of the property o		https://github.co	om/jaywo			16 16		James multi	i-driven n	et b		#	# v21.1	0.67 1.	D	X	verilog	7 cpu05	/ N	Y 64	K 64K N	23	4 5	2019 2019		multi-driven nets	Branch prediction with a BTB with 2-bit satura
The property of the property o		https://github.co	om/jaywo			16 16		James multi	i-driven n	et b		#	# v21.1	0.67 1.	D	Х	verilog	, cpaco	/ N	Y 64	K 64K N	23	4 5	2019 2019		multi-driven nets	tournament branch predictor
The particle content of the		https://github.co	om/jaywo	100 11011 011010		16 16		James multi	i-driven n	et 6		#	# v21.1	0.67 1.	D	X	4C1110B		/ N	Y 64	K 64K N	23	4 5	2019 2019		multi-driven nets	Memory latency parameter
Proceedings Control of the Contr		https://github.co	om/jaywo			16 16		James multi	i-driven n	et 6		#	# v21.1	0.67 1.	0	Х	verilog		/ N	Y 64	K 64K N	23	4 5	2019 2019		multi-driven nets	instruction cache and data cache
Property International Column Application Column	verilog-harvard	https://github.co	om/jaywo	Jae-Won Chung		16 16		James multi	i-driven n	et 6		#	# v21.1	0.67 1.	0	Х	verilog	9 cpu09	/ N	Y 64	K 64K N	23	4 5	2019 2019		multi-driven nets	DMA module and its interrupt mechanism
Page 100	verilog-harvard	https://github.co	om/jaywo		RISC	16 16	zu-3e	James multi	i-driven n	et 6		#	# v21.1	0.67 1.	D	X	verilog	10 cpu10	/ N	Y 64	K 64K N	23	4 5	2019 2019			DMA interleaved with instructions that access
Index-Opening Index-Openin																						0 -			https://github.com	educational, 2 address, public version	is missing processor RTL
Inter-completed Inter-Comp		http://www.arct				32 32	!												u3111 14	ŕ		16					
Webstar Continued Contin		https://github.co				8 16	spartan-3	Charl	203	3 4			14.7	0.20 2.	0		vhdl	6 computer				14			http://charleslabs.		
## Part Cyllable of unterfield print (printing by the print cyllable of unterfield print (printing by the printing by the cyllable) Part Cyllable of the printing by the cyllable of the cyl		https://github.co									+				+	_											
Post		https://github.co						 		Ц,	-			0.00													
Institution Company Section Company		https://github.co								illory /						\vdash	viiui	10 processor	/ N							simple processor using VHDL for logic	based on Gray's xsoc
Inter- Feether Age Stable Telephor Age Stable Telephor Age Stable Telephor Age	viiui-siiripie-up		untested	19010141		0 0					++-		14.7	0.07	J			10 processor	IN IN	14 04	K OHK IN	+++					
Section Stage Information Stable U.C. Berkeley Stage Sta		https://github.co				22 22	cyclone-3	` 	607	<u> </u>		104						21 processor	/ N	V 46	4G V	27 6				little-endian Harvard architecture PIS	simple caches
## 1 Miss/ Joseph 2 January Washer Museler POP1 16 16 Inter-2-7 January Burker 75 16 Inter-2-7 January Burker 75 Inter		https://github.co					kintov-7-2	2 James Brake	of 2073) 6		127 #	H 147	1.00 1	11 2	x					, 40 1	3/ 0	_				
web_0		https://onencor									1 1										4 4M Y	70 13			https://github.com		
Mode Miss / Mode Miss	w450		errors	Ze Long												<u> </u>			,								3 versions of w450, used latest, patches cause
Webple Notest/Jopened Stable Stefan Fischer picolalizer 3 13 jartan Stefan Fischer picolalizer 3 13 jartan Stefan Fischer picolalizer 3 14 jartan Stefan Fischer picolalizer		https://opencor				8 8										х			yes N								
Whitham (88) Miss//www.lamb. Miss//www.lam		https://opencor				13 13										Y									https://en.wikiped		
Secondary Seco	wb4pb	https://opencor					spartan-3	Stefan Fisch	iei 309	9 4						XY		14 picoblaze_v	/b_uart	Υ					https://en.wikiped	software addon for picoBlazeSoftwar	kcpsm3 only works for Spartan 3
Secondary Seco		https://www.jwl					kintex-7-3	3 James no to	p module	e		#	# 14.7	0.67 4.	0				/ asm	40	4G Y						read thesis, code generator for top modules
Part	wisc-sp13	http://git.azurev				16 16					\Box									Щ		\Box	8	2007 2017	http://pages.cs.wi	CS 552 term project : functional desig	n of a microprocessor called the WISC-SP13
Register Applies App		http://citeseerx.					kintex-7-3	3 James missi	ing define	s 6	\perp	#	# 14.7	1.00 1.	0	ш			100			$\sqcup \sqcup \Box$			https://pdfs.semai		
Merga Core Intigs://percent										\perp	$\perp \perp$										6 256 Y						
		https://opencor				16 16															\bot	42					Freescale XGATE co-processor compatible
Processor Proc		https://opencor				8 16	kintex-7-3				4—	120 #	# 14.7			Х						72			https://git.morgot		https://git.morgothdisk.com/VERILOG/VERIL
Part							1				+	+	1,		_	\vdash			r asm N	64	K 64K	+					
PTG											+	200				V .			, .	-	V CAL	+++					
Soc http://www.fpg stable Jan Gray RISC 16 16 Mintex-7-1 James yery 371 6 ## 14.7 0.67 1.0 X verlog 16 xoc Y yes N N 64K 64K Y 16 4 6 3200 2001 very compact, bare core similar to xn16 minter min		https://github.ct	stable	Jan Gray													verilog	4 Xr16					-			nanucratted instruction set	tool EPCA P&R, speed mode better
Internal		https://gitnub.co									++-	282 #															cimilar to vr16
Standard Control Standard Co		https://www.tpga							at 3/1	' '	+	+ + #	14./	0.0/ 1.	-	^			yes N					2000 2001	ch 9 Drococcor D		
Number N		http://forum.co							of 703	3 6	+ + -	102 #	# 147	1.00 1	2/12 7	x			m ves M					2014			
Substitute Sub		https://onencor									1 1 :											+++			ncep.//www.xululi		in acoug, no comments, mostly in simulation
\$86 \$\text{https://penency stable} \text{ Sergey Belyashov } \text{ \$280} \text{ \$8. 8 \$\con-3\$ Sergey Belyashov } \text{ \$280} \text{ \$8. 8 \$\con-3\$ Sergey Belyashov } \text{ \$280} \text{ \$8. 8 \$\con-3\$ Sergey Belyashov } \text{ \$280} \text{ \$8. 8 \$\con-3\$ Sergey Belyashov } \text{ \$280} \text{ \$8. 8 \$\con-3\$ Sergey Belyashov } \text{ \$280} \text{ \$8. 8 \$\con-3\$ Sergey Belyashov } \text{ \$280} \text{ \$8. 8 \$\con-3\$ Sergey Belyashov } \text{ \$280} \text{ \$8. 8 \$\con-3\$ Sergey Belyashov } \text{ \$280} \text{ \$8. 8 \$\con-3\$ Sergey Belyashov } \text{ \$280} \text{ \$8. 8 \$\con-3\$ Sergey Belyashov } \text{ \$280} \text{ \$8. 8 \$\con-3\$ Sergey Belyashov } \text{ \$280} \text{ \$8. 6 \$4 \$8 \$\con-3\$ Sergey Belyashov } \text{ \$280} \text{ \$8. 6 \$4 \$8 \$\con-3\$ Sergey Belyashov } \text{ \$280} \text{ \$480} \$480		https://opencor										5 87 #	# 14.7	1.00 1	11 0	x v	verilog		N			20	6 5				USPS ZIP CPU
NBS-64 https://strbub.c early Adithya Sunil x86 64 8		https://opencor									1 7 2	#				_^ <u>'</u>										Y80e - 780/7180 compatible processo	based on Y80 from "Microprocessor Design U
Vac https://girthub.c stable Tak Sugawara MIPS 32 32 kintex-7-3 James Braker 617 6 6 8 8 14.7 1.00 1.0 1		https://github.co					2,23.10.5	acy belye		 	+	1 1"	/					z izp_icvel	,	1	1	++	+				
Vari	,	https://opencor					kintex-7-	3 James man	e 2220) 6	6	#	# 14.7	1.00 1	0			10 vacc2	ves N	46	4G Y	++	2 5				
Part https://github.cs stable Tommy Thorn MIPS 32 32 kintex-7-3 James Brakef 36.10 6 15 189 ## 14.7 1.00 1.0 52.3 X Verling 8 top		https://github.co	alpha	Tim Wawrzynczak											-		vhdl	20 cpu				26	11			,, and macpendent of pla	
		https://github.co									15					XY	verilog	8 top					2			subset of MIPS R3000	
Vasep https://hackada/u.jo/proje Yann Guidon RISC 16 32 kintex-7-3 James reduce 632 6 215 ## 11.47 1.00 2.0 170.0 AX Vhdi 3 microYAE Yasm N N 26 2.6 5.1 1.6 2.005 2018 www.youtube.cor JavaScript generated VHDL, revisions ongoing Yann Guidon risc 8 1.6		https://github.co			_	_										Х	verilog	3 yarvi soc									simple implementation of RISC-V
Vgrec8 https://hackadav.io/proje/great Yann Guidon risc 8 16 Intros/project VhdI N 256 256 Y 20 8 2017 2021 https://backaday.educational uP with front panel front panel: one button per op-code Ufcpu https://bithub.cd errors Copy Walker RISC 16 16 Intros-7-3 James Geen 18 6 ## 14.7 0.67 1.0 uering 2 yfcpu Y N N 256 256 Y 20 8 2017 2021 https://backaday.educational uP with front panel front panel: one button per op-code UFC 103 https://backaday.io/project RISC 16 16 Intros-7-3 James Geen 18 6 ## 11.7 0.67 1.0 N N 256 256 Y 20 8 2017 2011 Https://backaday.educational uP with front panel front panel: one button per op-code UFC 103 https://backaday.inforces RISC 16 16 Https://backaday.ed		https://hackada															vhdl	3 microYAF1					_		www.youtube.com		
\(\frac{1}{2} \fr								1 230		 		"			1										https://hackadav.i		
23 https://open.cor/ stable Charles Cole CISC 8 8 arria-2 James Braker 3495 A 2 141 ## q18.0 0.33 3.0 4.4	yasep	https://hackada							1				H 147	0.67 1	n			2 yfcnu						1	Colin Mackenzie?		
780 control http://opencor.globs. Tular Pobl. 700 9 9 kintov.7.1 jpmg Brskef 1492 6 190 ## 14.7 0.22 20 14.0 Y V Jugallar Et land 451 V J	yasep ygrec8	https://hackada		Cory Walker	RISC	16 16	kintex-7-3	3 James dege	en(32																	Educational	
1 Louis Processor Services Microprocessor Lineary - Companies of the Com	yasep ygrec8	https://hackada https://github.co https://opencor	errors							/ -	2				0 4.4	1			/		K 128K	 	-	2014 2014			http://inform-fiction.org/zmachine/standards

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inet sz	FPGA	repor com ter ents		Dff JUI	aults	lk F m max	date to	ol MIPS		KIPS /LUT		S src code		top file		fitg 3		max by				start year r		ondary web	note worthy	comments
z80-fpga	https://github.c	om/Obiju	Juan Gonzalez-Gomez	Z80	8 8	3										L	verilo	g 5	5	Y yes	N N	64K	64K	Υ			2	020		Based on iceZ0mb1e by abnoname a	nd TV80, with tinyBasic
z80soc	https://opencor	stable	Ronivon Costa	Z80			James Brake		4	2 :	19 78	## 14	1.7 0.3	3.0	3.4	IX	Y vhdl	19	9 top_s3e	Y yes	N N	64K	64K	Y			2008 2	016		based on Daniel Wallner's T80	
zap	https://opencor	alpha	Revanth Kamaraj	ARM7			James Brake		6	1	9 135	## 14	4.7 1.0	0 1.0	17.9	Х	verilo	g 37	7 zap_top	Y yes	N N	4 4 G	4G	Y		16				ARMv4T & Thumbv1	has cache & mmu
zap	https://opencor	alpha	Revanth Kamaraj	ARM7			James high (10284	A	2	38 111	## q18	3.0 1.0	1.0	10.8	Х						4 4 G				16			100e_armv1-	ARMv4T & Thumbv1	has cache & mmu
zbasic	https://github.c	mature	Dan Gisselquist	RISC																		4 4 G		Y 3	5	16	5 2018 2		s://github.con	bare bones variant of zipcpu	autofpga builds complete system
zet86	https://opencor		Zeus Marmolejo	x86			James Brake			1		## 14		7 2.0					2 fpga_zet_t								2008 2				Zet The x86 (IA-32) open implementation
zipcpu	https://github.c		Dan Gisselquist	RISC			James Brake		6		2 218	## 14			128.9	X			zipcpu			4 4 G	4G	Y 3	5	16	5 2015 2			ISA has chnaged, multiple instruction	
z-machine	https://github.c		Robert Baruch	CISC			James Brake		Α				3.0 0.3			- 1			5 plugh		N						2016			Z-machine (Zork)	https://www.youtube.com/watch?v=2fNBkl
zpu	https://github.c		Oyvind Harboe	forth			James Brake			3	283	## 14	4.7 1.0	4.0	65.9	Х			3 zpu_core				4G				2008 2				ZPU the worlds smallest 32 bit CPU with GCO
zpuflex	https://github.c		Alastair M. Robinson	forth	32 8	3 cyclone-3	Alasta appro		4								vhdl	4	zpu_core	Y yes	N		4G				2014 2		s://github.con	addditional instrucitons	
zpuino	http://alvie.com		Alvaro Lopes	forth	32 8		James Brake			4		## 14			12.3		Y vhdl		papilio_pr	Y yes	N	4G	4G	Y 3	7		2008 2			SoC version of modified ZPU	pipelined, removed ucf file
ztapchip	https://github.c	stable	Vuony Nguyen	MIPS	32 3	2 cyclone-5	James Brake	f 31331	Α	43 5	78 100	## q18	3.0 1.0	1.0	3.2	_	Y vhdl	53	3 ztachip								2015 2	015		multi-core with MIPS master	files no longer available, was under develop
114	# usable(beta, s	. 0	20	86		218	blank	545	#		513	# 1	3		378	verilo	g 391		non-blank	617	78										
	"B" or "X" of lim		20	881		668	DIATIK					-				vhdl	343		asm	121		01	ALDC -			and the s				www.eembc.org/coremark/index.ph	_
	-rating for data			881		79	zu-3e									erilog	46		forth				ock for m							www.eemoc.org/coremark/index.pn wiki/Instructions per second	2
			10 his	0.67		64-bit	zu-se	2.00									38		iorai	10	DIVIIP	per ci	DCK IOI III	any mi	LIOPIOCE	55015.		ttp.//eii.i	wikipedia.org/	wiki/ilistructions per second	
1-bit	0.04		16-bit	0.67											propi		38 11				-	7	250				7				
4-bit	0.17		24-bit	0.80			ea equivalen									scala	11		75	_pape		4	259 277	VHI							
8-bit	0.33		32-bit 48-bit	1.00		LUTS/DSF		16:1 32:1											60	educa:		4	26		ilog						
12-bit	0.40			1.50		LUTS/Blo	ck RAM	32:1											25	_weak		4	11		tem Ver		_				
Under the assu	imption that the	core is cap	able of one instuction p	er clock															8	_up_c		4	11		nal/Scal		_				
																		_	5	in limb	-	4	7		DL & Ve	ilog					
Column Titles		Details														10	planni			3		HDL		_							
"A"		A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original															52	simula			35		prietary		_						
"B"			ndicate best KIPS/LUT fo					nily											573	main+	sim		13	oth							
cat			ucational, planning, simi																521	net ma	in		4	Sch	ematics						
_uP_all_soft fo	lder	if opence	res design is their folder	r name, o	therwise	my folder n	ame												644	total			635	tota	al						
opencores or p	rimary link	about 20	0 designs in open cores,	about 10	0 in gith	ub																									
status		ASIC, pap	er (detailed in), plannin	g (no sour	ce), alph	na, beta, stal	ole, mature, p	roprietary	, untested	; incon	nplete, ed	ucationa	al typicall	y <16 ir	nstructio	ns, sim	ulation						418 desi	igns wit	h FOM (KIPs/LU	T) results	some du	plicates due to	multiple FPGA runs)	
author		First Nan	ne, Last Name or univers	sity or cor	poration	1												1					385 desi	igns wit	h best F	OM (like	ly true me	asure of	# of usable de:	signs)	
style / clone		part num	ber or "forth", RISC, acc	umulator	, etc. "a	sic" indicate	s: avail as asio	& fpga, a	n asic netl	ist sourc	e or a ha	d core w	ithin fpg	a chip																	
data size			ster size in bits							-																					
inst size			nstruction size in bits															1													
FPGA		FPGA far	nily for compile, place, r	oute & tir	ning. usu	ially using fa	stest part gra	de										7													
reporter			o Last Name	0. (1)		, aumg ru												-1													

reporter

LUT?

mults blk RAM

date

tool ver

MIPS /inst

clks/ inst

KIPS /LUT

Vendor

src code

src files

top file

tool chain

max data

max inst

byte adrs

reg

pipe len

start year

last revis

secondary web link

adr modes

fltg pt Hav'd

LUTs ALUT

First Name, Last Name compile, place, route & timing problems

total number of DFFs

4-LUT, 6-LUT, Altera ALUT, Actel Tile

is documentation provided?

maximum instruction address

s byte addressing provided

number of pipeline stages

year of first design activity last year for revisions or web page updates

anything special about the design

secondary web address

number of registers in register file

maximum data address

total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable

total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up

HDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc

number of source files for compile, place, route & timing; includes test benches top file for compile, place, route & timing run, multiple versions of same design distinguished here

date of compile, place & route; serves to identify source version

s there a compiler or assembler provided or available does the compile, place, route & timing run include floating point?

total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up

maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp

prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors

Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado

abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++, -indir; (indir), (indir++), (--indir), (indexed), abs-short/direct page, scaled

Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number

number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older up

l: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)

number of unique instructions, conditionals count as one instruction, somewhat subjective

figure of merit, does not include effects of memory capacity, floating point or instruction set quality

bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)