

name	url	author	style /	data	inst	FPGA	repor	com	LUTs	Diff	LUT?	blk	F	tool	MIPS	clks	KIPS	ven	src	#src	top file	tool	flg	max	max	byte	adr	#	pipe	start	last	secondary	web	note	worthy	comments													
folder	primary link		clone				ter	ents	ALUT			mults	ram	F max	date	/inst	/inst	/LUT	endor	code	files	file	deb	ch	pt	dat	inst	adrs	inst	reg	len	year	revis	link															
Small soft core uP Inventory ©2023 James Brakefield																																																	
Opencore and other soft core processors																																																	
1410	https://github.com/cube1	Jay Jaeger		1401	6	6k																													https://www.com	superset of IBM1401, gate level vhdl, was student at UW													
495_cpu	https://github.com/Toto1	Brian Cheng	accum	8	16																																2019 2020	2020	very basic	simple & complete doc									
8051	https://opencor	alpha	Simon Teran, Jakas	8051	8	8	zu-3e	James	area o	1424	645	6																										2001 2016	2016	8051 core includes several on-chip peripherals, like timers and counters									
8051	https://opencor	alpha	Simon Teran, Jakas	8051	8	8	kintex-7.3	James	area o	1744																													2001 2016	2016	8051 core includes several on-chip peripherals, like timers and counters								
16bit_processo	https://github.com/pranto1	Md Baduzzaman Prant	MIPS	16	16																																	2018 2018	2018	course project, schematics only	simple up with well done schematics								
16bit_relax_up	https://relaxup1	Peter Prikazy	WIP	accum	16	16																																2023	2023	min Asm up: PC, Accum, SR & IR reg	Excel macro simulator; imm, abs & indirect adr's								
16bitcpu	https://github.com/simulation1	Winston Van	risc	16	16																																		2020	2020	Custom 16 bit CPU and datapath in VHDL inspired by RISC-V								
1802-pico-basi	https://github.com/beta1	beta	Steve Teal	1802	8	8	zu-3e	James	area o	247	136	6																											2016 2016	2016	VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, Interrupts & DMA not imple							
1802_soc	https://github.com/no_rtl1	no RTL	Scott Baker	1802	8	8																																	2016	2016	1802 CPU + UART + Timer + I/O Ports	no RTL, probably uses 1802-pico-basic							
24bit_up	https://github.com/beta1	alpha	Harshal Mittal	RISC	24	24	zu-3e	James	area o	3535	2166	6	1																											2019 2019	2019	basic 24-bit RISC, course work	big DFF count, multiple writes to register file						
32-bit_MIPS	https://sourcef1	Cairo University	MIPS	32	32	zu-3e	James	very slow synthesis				6	1																											2011 2018	2018	Cairo University EE dept	stopped run in synthesis						
6809_6309	https://opencor	beta	Alejandro Paz Schmidt	6809	8	8	zu-3e	James	vivado	1690	367	6																													2012 2015	2015	6309 op-codes not implemented	does not match timing results of zynq+					
6809_6309	https://opencor	beta	Alejandro Paz Schmidt	6809	8	8	stratix-5	James	Brakef	1711																															2012 2015	2015	6309 op-codes not implemented						
6809_6309	https://opencor	beta	Alejandro Paz Schmidt	6809	8	8	kintex-7.3	James	Brakef	1996	370	6																														2012 2015	2015	6309 op-codes not implemented					
6809_6309	https://opencor	beta	Alejandro Paz Schmidt	6809	8	8	aria-2	James	Brakef	1680																															2012 2015	2015	6309 op-codes not implemented						
68hc05	https://opencor	stable	Ulrich Riedel	6805	8	8	zu-3e	James	vivado	1106	117	6																														2007 2009	2009	68c05 & 68c08 very different Fmax					
68hc05	https://opencor	stable	Ulrich Riedel	6805	8	8	kintex-7.3	James	Brakef	1112																																2007 2009	2009	68c05 & 68c08 very different Fmax					
68hc08	https://opencor	stable	Ulrich Riedel	6808	8	8	zu-3e	James	vivado	1875	128	6																															2007 2009	2009	68c05 & 68c08 very different Fmax				
68hc08	https://opencor	stable	Ulrich Riedel	6808	8	8	kintex-7.3	James	Brakef	2290	6																																2007 2009	2009	68c05 & 68c08 very different Fmax				
4-bit-cpu	https://github.com/simulation1	simulation	sim da-song	risc	4	16																																			2021	2021	no branch instructions?	appears to be unfinished?					
8bit_chapman	http://www.ecp1	beta	Rob Chapman, Steven	forth	8	8	zu-3e	James	vivado	132	63	6																																1998 1998	1998	course work			
8bit_chapman	http://www.ecp1	beta	Rob Chapman, Steven	forth	8	8	kintex-7.3	James	Brakef	176																																		1998 1998	1998	course work			
8bit_piped_pro	https://opencor	stable	Maheesh Sukhdeo Palve	RISC	8	16	kintex-7.3	James	swapp	1049																																		2013 2017	2017	uses Perl as assembler	use Perl to generate ROM file		
8bit_piped_pro	https://opencor	stable	Maheesh Sukhdeo Palve	RISC	8	16	zu-3e	James	vivado	1500	1822	6																																2013 2017	2017	uses Perl as assembler	use Perl to generate ROM file		
8bit-verilog_mcu	https://opencor	stable	Josh Friend	accum	8	8	zu-2e	James	timings	392																																	2012 2012	2012	for class project, small data stack	PB clock, students to add features			
a_tiny_up	https://www.quora.com/1		Simon Moore, Frankie	RISC	32	32	aria-5	James	tiny lut	35																																	2007 2011	2011	from Thacker's version, Un Cambridge course				
a_tiny_up	https://www.quora.com/1		Chuck Thacker	RISC	32	32	zu-3e	James	missing files																																			2007 2007	2007	104 lines of verilog, Thacker (wikipedia) deceased			
a2z	https://hackada1	errors		RISC	16	24	kintex-7.3	James	replace Altera RAM wit																																			2016 2018	2018	runs on Cyclone IV			
a2z	https://hackada1	errors		RISC	16	24	zu-2e	James	area opt																																				2016 2018	2018	runs on Cyclone IV		
a2z	https://hackada1	stable		RISC	16	24	cyclone-4	James	Brakef	1524																																		2016 2018	2018	runs on Cyclone IV			
aap	https://github.com/beta1	stable	Simon Cook	RISC	16	16	aria-2	James	Brakef	7193																																			2015 2016	2016	includes Altera project	4 to 64 reg, 24-bit pc, no status reg	
aap	https://github.com/beta1	stable	Simon Cook	RISC	16	16	cyclone-4	James	Brakef	10630																																			2015 2016	2016	includes Altera project	4 to 64 reg, 24-bit pc, no status reg	
acc	https://github.com/beta1	stable	Juan Gonzalez-Gomez	accum	15	15	zu-3e	James	DIFF ea	88																																			2016 2016	2016	26 chptr course using Apollo Comman	??why LUT count different from agcnorm	
acc	https://github.com/beta1	stable	Juan Gonzalez-Gomez	accum	15	15	kintex-7.3	James	rom &	88																																		2016 2016	2016	26 chptr course using Apollo Comman	??why LUT count different from agcnorm		
ae18	https://opencor	beta	Shawn Tan	PIC18	8	16	zu-3e	James	vivado	954	501	6																																		2003 2009	2009	not 100% compatible	negative edge reset "clock"
ae18	https://opencor	beta	Shawn Tan	PIC18	8	16	aria-2	James	Brakef	1084																																			2003 2009	2009			

_up_all_soft folder	opencores or primary link	status	author	style / clone	year first	year last	FPGA	reporter	com ents	LUTs ALUT	Dff	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	U SO	src code	#src files	top file	U do	tool chain	flg pt	32 bit	max dat	max inst	byte adrs	adr m	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments		
ARM_Cortex_A	https://develop	ASIC	ARM	ARM A53	64	32		Xilinx	6000	A				1500			2.00	0.5	1000			asic			Y	yes	Y		4G	4G	Y	80		16	10		2012	https://en.wiki	uses pro-rated LC area	dual issue, includes flt-pt & MMU & caches	
ARM_Cortex_A	https://develop	ASIC	ARM	ARM A9	32	16		altera	4500	A				1050			2.50	1.0	583.3			encrypted			Y	yes	N	4G	4G	Y			16	3		2019	https://www.arm	uses pro-rated LC area	dual issue, includes flt-pt & MMU & caches		
ARM_Cortex_M	https://www.arm	proprietary	ARM	ARM M1	32	16											1.00	1.0			X	proprietary			Y	yes	N	4G	4G	Y			16	3	2007	https://en.wiki	free use on Xilinx Vivado, encrypted RTL, uses Digilent A7 or S7 board, AIX bus interface	see xilinx Xc6400			
ARM_Cortex_M	https://develop	ASIC	ARM	ARM M1	32	16		virtex-5	ARM 65nm	1900	A			200			1.00	1.0	105.3	AIX		proprietary			Y	yes	N	4G	4G	Y			16	3	2007	https://en.wiki	ARM Cortex M0, M1 & M3 available for FPGAs	uses pro-rated LC area			
ARM_Cortex_R	https://develop	ASIC	ARM	ARM R5	32	16		Xilinx						600										Y	yes	N	4G	4G	Y	80		16		2014	https://en.wiki	uses pro-rated LC area	real-time interrupt handling				
arm_harris	http://booksite	simulation	David Harris	ARM	32	32																system_v	49	arm_single	Y	yes	N	4G	4G	Y					2014	https://booksite.e	software to go with book	both VHDL & System Verilog			
arm_harris	http://booksite	simulation	David Harris	ARM	32	32																vhdl	46	arm_single	Y	yes	N	4G	4G	Y					2014	https://booksite.e	also has book figures & course slides	single cycle, empty synthesis			
arm-cpu	https://github.com/navidavid	Navid Adelpour	ARM	64	32																	verilog	14	cpu	Y	yes	N	4G	4G	Y			32	2018	2018	https://booksite.e	both single cycle & pipelined versions	64-bit registers & memory interface			
arm-cpu_dcdc	https://github.com/nguyevan	Nguyen	arm	32	32	zu-3e	James	LUT RAM for inst & dat				6				##	v21.1	1.00	1.0			system_v	23	top	Y	yes	N	4G	4G	Y			16		2021				from "Digital design and computer architecture"	incomplete RTL, prob 4 student exercise	
arm_russian	https://github.com/Ox050	ruslan	arm	32	32	zu-3e	James	LUT RA	392			6				##	v21.1	1.00	1.0			system_verilog	ARM_Pipe	Y	yes	N	4G	4G	Y			16		2019				from "Digital design and computer architecture"	single cycle, empty synthesis		
arm_russian	https://github.com/Ox050	ruslan	arm	32	32	zu-3e	James	LUT RA	2360	4815		6		200		##	v21.1	1.00	1.0	84.7		system_v	6	ARM_Mull	Y	yes	N	4G	4G	Y			16		2019				from "Digital design and computer architecture"	multi-cycle	
arm_russian	https://github.com/Ox050	ruslan	arm	32	32	zu-3e	James	LUT RA	3563			6		147		##	v21.1	1.00	1.0	41.2		system_verilog	ARM_Sing	Y	yes	N	4G	4G	Y			16		2019				from "Digital design and computer architecture"	multi-cycle		
arm4ku	https://opencores.org/prj	Jonathan Masur	arm	32	32	zu-3e	James	altera primitives				6					##	v21.1	1.00	1.0	A	vhdl	12	cpu	Y	yes	N	4G	4G	Y	80		16	2014	2014					ARMv3 ISA, clones early ARM processors in functionality	no mult, interrupts or reg banks
arm9-soft-cpu	https://github.com/risc-lite	U Xinbing	ARM9	32	32	zu-3e	James	vivado	1807	736		6		357		##	v21.1	1.00	1.0	197.6		verilog	4	risc-lite_m	Y	yes	N	4G	4G	Y					2020				ARMv4-compatible CPU core	no interrupts or reg banks	
arm9-soft-cpu	https://github.com/risc-lite	U Xinbing	ARM9	32	32	zu-3e	James	vivado	2098	778	6	4	238		##	v21.1	1.00	1.0	113.5			verilog	4	risc-lite_m	Y	yes	N	4G	4G	Y					2020				ARMv4-compatible CPU core	no interrupts or reg banks	
arm9-soft-cpu	https://github.com/risc-lite	U Xinbing	ARM9	32	32	zu-3e	James	vivado	3914	1257	6	4	167		##	v21.1	1.00	1.0	42.6			verilog	4	arm9_con	Y	yes	N	4G	4G	Y					2020				ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz	
armv4_uarch	https://github.com/grantwilk	Grant Wilk	ARM9	32	32	zu-3e	James	vivado defaults				6				##	v21.1	1.00	1.0	A	vhdl	18		Y	yes	N	4G	4G	Y			16		2020	https://grantwilk.d	custom arch for the ARMv4 ISA on In	course work, Quartus project				
armv4_uarch	https://github.com/grantwilk	Grant Wilk	ARM9	32	32	max10	Grant Wilk	2860				4		50		##	q18.0	1.00	1.0	17.5	A	vhdl	18		Y	yes	N	4G	4G	Y			16		2020	https://grantwilk.d	custom arch for the ARMv4 ISA on In	course work, top level is schematic			
artemis	https://github.com/grantwilk	Sudarshan Sundaram	RISC	16	16	zu-3e	James	incomplete source code								##	v21.1	1.00	1.0			verilog	9	main_test	Y	asm	N				N	18	8	2018	2020	https://www.youtu	simple, educational up with decent vivado project	missing prog & data mem, missing mult			
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum	32	38	zu-3e	James	xilinx i	2962	1056	6	4	35	100		##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult		
asip38	https://aaitodoc.aalto.fi	Lauri Isola	accum</																																						

_up_all_soft folder	opencores or primary link	status	author	style / clone	year start	year end	FPGA	reporter	comments	LUTs ALUT	DFF	LUT? LUT	ram ram	blk ram	F max	data data	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dort	U code	src code	#src files	top file	U code	tool chain	flg pt	max dat	max inst	byte adrs	adr inst	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments			
cd16	http://anycpu.org	stable	Brad Eckert	forth	16	16	spartan-3	James Brakef	681			4				83	##	14.7	0.67	2.0	41.0	IX	B	vhdl	16	cd16	Y	N	128K	8M					2003	2003	http://web.archive.org	Spartan-3 block RAM	bare core			
cd16	https://github.com/anycpu	stable	Brad Eckert	forth	16	16	spartan-3	James Brakef	618					7	31	##	14.7	0.67	2.0	16.9	IX	X	vhdl	16	demoseocet	Y	N	128K	8M					2003	2003	http://web.archive.org	Spartan-3 block RAM	includes stack RAMs & some inst RAM				
cdc160	https://opencores.org	stable	Tom Hawkins	cdcl160	12	12																				Y	N	4K	4K	64				2003	2009		confluence to VHDL	CF State Space Processor				
cdm	https://github.com/chiffir	stable	Cliff L. Biffle	forth	16	16																				Y	N	64K	64K					2018	2018	https://clash-lang.org	Forth-inspired processor targeting the Verilog, f & c code; fpga project files	alu inst is ucoded, some missing ops				
chad	https://github.com/bradig	stable	Brad Eckert	forth	18	16	zu-3e	James vivado	2196	2211	6		5	250	##	v21.1	0.80	1.0	91.1	XIML			verilog	33	mcu_arty	Y	yes	N	64K	64K	N	23	16		2021	2021		verilog, f & c code; fpga project files				
chad	https://github.com/bradig	stable	Brad Eckert	forth	18	16	atrix-7-3	James option	1972		6		3	196	##	v21.1	0.80	1.0	79.5	XIML			verilog	33	mcu	Y	yes	N	64K	64K	N	23	16		2021	2021		verilog, f & c code; fpga project files	min SOC, ~3 speed grade			
chad	https://github.com/bradig	stable	Brad Eckert	forth	18	16	atrix-7-3	James DFF	1995		6		5	175	##	v21.1	0.80	1.0	70.4	XIML			verilog	33	mcu_arty	Y	yes	N	64K	64K	N	23	16		2021	2021		verilog, f & c code; fpga project files	max SOC, ~3 speed grade			
chad	https://github.com/bradig	stable	Brad Eckert	forth	18	16	atrix-7-1	James DFF	1982		6		5	127	##	v21.1	0.80	1.0	51.4	XIML			verilog	33	mcu_arty	Y	yes	N	64K	64K	N	23	16		2021	2021		verilog, f & c code; fpga project files	max SOC, ~1 speed grad			
chip8	https://github.com/bradig	errors	Carsten Elton Sørensen	RISC	8	8	kintex-7-3	James missing modules																		Y	N	64K	64K					2013	2018	https://en.wikipedia.org	Verilog implementation of the SuperC processor & ROMs for HP-55, 45 & 35	https://www.zogbar.net/pdroms/chip8/chip-8				
classic_HP_cal	https://github.com/classy	stable	Andreas Schweizer	AVR	8	16	spartan-3	Andreas Schw	358			4		233	##	14.7	0.17	10.0	2.2	X			vhdl	15	classichp	Y	yes	N	30	4K	N	40	7		2012	2012		adjust to some custom logic	Implementing a CPU in VHDL parts 1..3			
classy_core_17	https://github.com/classy	stable	Roberto Hexsel	MIPS	32	32								164	##	14.7	0.33	1.0	151.2				vhdl	8	top	Y	yes	N	64K	128K	Y	72	32		2019	2019	https://blog.classy.org	5-stage pipeline, MIPS32r2 core				
cmips	http://www.c-nit	stable	Sumit	RISC	16	16	spartan-3	James xilinx	752			4		3	100	##	14.7	0.67	2.0	44.5	X		verilog	6	soc	Y	yes	N	64K	64K	Y	22	15		2003	2004	http://www.inf.ufr.br	RISC with several load/store modes				
cocoz3fpga	https://github.com	stable	Gary Becker	ARM	8	8																				Y	yes	N	64K	64K	44	13	8		2007	2015	http://www.daveh.com	uses John Kent's 6809 & adds color computer SOC				
coen_316_cpu	https://github.com	stable	G.K Yvann Monny	RISC	32	32	kintex-7-3	James does n	897			6															N	32	32	N	20	32		2018	2018		MIPS based, simulation DO files, I&D	very small caches do not infer any RAM				
cole_c16	https://www.scribd.com	beta	Cole Design & Develop	RISC	16	16	spartan-6	James Brakef	554																		Y	asm	N	64K	64K	N	20	8		2002	2012	https://blog.classy.org	(7) clks per inst, complete SOC			
complete-arm	https://github.com/Vedat	stable	Deviant Raval	arm	32	32																					Y	yes	N	4G	4G	Y	80	16		2021	2021		Single-cycle & multi-cycle ARM up	constraint files for Basys3		
complete_8bit	https://www.quora.com	stable	Van-Lei Le	CISC	8	8	kintex-7-3	James modifi	208			6		1	260	##	14.7	0.33	3.0	137.5	X			vhdl	6	computer	Y	N	96	128	Y				2016	2017		memory, unit uses block RAM, IO ports pruned				
copro6502	https://github.com	stable	David Banks	CISC	8	8																				Y	asm	N	256	2K	Y				2014	2017	https://stardot.org.uk	65C102, 280, 80286, 6809, PDP11, ARMv2 & 32016 cores selectable by DIP switch on Sp				
copyblaze	https://opencores.org	stable	Abdallah Elbrahimi	picoblaze	8	18	kintex-7-3	James missin	622			6		217	##	14.7	0.33	2.0	57.5	IX	X		vhdl	16	cp_copblaz	Y	asm	N	256	2K	Y				2011	2016		wishbone extras				
core_arm	https://opencores.org	stable	Konrad Elele	ARM	32	32	kintex-7-3	James Brakef	1239			6		3	250	##	14.7	1.00	1.0	201.8	X	X	vhdl	15	arm_proc	Y	yes	N	256M	256M					2008	2009	http://cfw.sourceforge.net	very large project with many unused s	missing files found in sourceforge dir, very little			
core9900	https://github.com/dngot	stable	Matthew Hagerty	TMS9900	8	8																					Y	yes	N	64K	64K					2013	2017		MSP 9900			
cortex_m3	https://www.cloppropriet.com	stable	Tobias Strauch	ARM	32	32																														2016	2017		claims to be mature	various academic papers, several projects		
cosmac	https://github.com	beta	Eric Smith	1802	8	8	kintex-7-3	James Brakef	244			6															Y	asm	N	64K	64K	Y	100	16		2009	2020		AKA COSMAC ELF of 1976	Fmax is for bare core, runs Camelforth		
cosmac	https://github.com	beta	Eric Smith	1802	8	8	kintex-7-3	James inferre	598			6		17	87	##	14.7	0.33	1.0	48.0	X	X	vhdl	14	elf	Y	asm	N	64K	64K	Y	100	16		2009	2020		uses PIXIE graphics core	modified to use block RAM			
cosmacELF	https://hackaday.com	stable	Winston Lowe	1802	8	8																					Y	asm	N	64K	64K	Y	100	16		2009	2020	https://hackaday.com	AKA COSMAC ELF of 1976	instructions on using Scala		
cowgirl	https://github.com	errors	Thebeekeeper	RISC	16	16	kintex-7-3	James incomplete source code				6																							2006	2009		incomplete source code				
cpu_32	https://github.com/aslask	stable	Lawrence Manning	risc	8	16																					Y	asm	N	64K	64K	Y	32	8		2020	2022	https://www.youtube.com	educational, DIY, VHDL, youtube video, uses customasm, doc in readme.md			
cpu_32	https://github.com	stable	Lawrence Manning	WIP	risc	8	16																					Y	asm	N	64K	64K	Y	32	8		2020	2022	https://www.youtube.com	VGA pattern generator youtube video		
cpu_basic	https://github.com/vhdfil	stable	x86	8	8																																2020	2020		32-bit CPU with x86 inst. format	readme has screen shots, very readable RTL	
cpu_mcnally	https://www.scribd.com	stable	Iain McNally	accum	16	16																						Y	N	4K	4K					2011	2011		for course, SystemVerilog HDL - Exam	possibly same as simplecpu		
cpu_takagi	https://github.com	stable	Masayuki Takagi	RISC	16	16																														2016	2016					
cpu0	https://jonathan251.github.io	stable	Chen Zhong-Cheng	RISC	32	32																						Y	yes	N	4G	4G	Y	60	16		2012	2023	https://github.com	700 page tutorial on LLVM	LLVM Backend for the Cpu0 Architecture	
cpu11	https://github.com	stable	1801BM1	PDP11	16	16																						Y	yes	N	64K	64K	Y	70	13	8	2014	2020		2 versions, PDP-11 up reverse engineer	USSR up, no DEC prototype, proprietary die des	
cpu16	https://www.ultrabit.com	stable	C.H. Ting	forth	16	5	kintex-7-3	James Brakef	347			6																									2000	2000		P16 in VHDL	CPU24.vhd with width=16	
cpu16	https://opencores.org/prj	stable	Yvo Zoer	RISC	16	16																															2019	2021		no LUT RAM, uses block RAM	Altera register file	
cpu6502_true	https://github.com	stable	Jens Gutschmidt	6502	8	8	kintex-7-3	James Brakef	1678			6																									2008	2018		cycle accurate	cycle accurate	
cpu6502_true	https://opencores.org	stable	Jens Gutschmidt	6502	8	8	spartan-6	James latch v	4794			6																									2008	2021		cycle accurate	cycle accurate	
cpu8080	https://opencores.org	stable	Scott Moore	8080	8	8	kintex-7-3	James Brakef	1179			6																									2006	2016		Includes VGA display generator, three variants		
cpu86	http://www.ht-lab.com	beta	Hans Tiggele	x86	8	8	kintex-7-3	James Brakef	3421			6	1																								2002	2018	http://www.ht-lab.com	8088 clone	ht-labs offers several up cores	
cpu-arm	https://github.com/techca	stable	Ankit Solanki	ARM	32	32																																2018	2018		Design, implementation and simulation	probably course work
cpu8en	https://opencores.org	stable	Giovanni Ferrante	RISC	32	16	kintex-7-3	James Brakef	474			6																									2003	2009		x86_exe generates VHDL RISC up	using 16 bit example	
cpu8en	https://opencores.org	stable	Giovanni Ferrante	RISC	32	16	kintex-7-3	James Brakef	1597			6	8																									2003	2009		x86_exe generates VHDL RISC up	using 32 bit example
cpu8-caddr	https://github.com	stable	Brad Parker	lisp	32	48																																2011	2016	https://dspace.mit.edu	Verilog FPGA re-implementation of M	uses 48-bit u-code
cpu8-pdp11	https://github.com	stable	Brad Parker	PDP11	16	16																																2006	2016		A working PDP-11 cpu with an RK11 disk emulator which uses a IDE disk as a backing s	
cpu8-pdp8	https://																																									

_up_all_soft folder	opencores or primary link	status	author	style/ clone	year	bits	FPGA	reporter	comments	LUTs ALUT	DFF	LUT?	mults	blk ram	F data	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	vendor	core	src code	#src files	top file	tool do	tool chain	flg pt	max dat	max inst	byte adrs	adr inst	# reg	pipe len	start year	last reviz	secondary web link	note worthy	comments				
eight32	https://github.com/robust	stable	Alastair M. Robinson	accum	32	8	cyclone-4	Alastair M. Robinson	1300								1.00	1.0	102.3		vhdl	17	eightthirty	Y	yes	N	500M	500M	Y	28		8	2019	2023	https://retrorambo.com/	5-bit op-code & 3-bit reg #	full tool set, see github page for ISA description					
erik52	https://github.com/robust	stable	Edmund Horner	RISC	16	8	kintex-7-3	James Brakef	928								0.67	1.0	141.6		X	vhdl	17	machine	Y	yes	N	64K	64K	Y	16		8	2015	2015		see web archive for doc					
electronfpga	https://github.com/robust	stable	David Banks	6502	8	8															X	vhdl	17	machine	Y	yes	N	64K	64K	Y	16		8	2014	2020	https://en.wikipedia.org/wiki/Verilog	Acorn Electron IULA in various FPGAs	uses T65 core				
ensillica	https://www.ensillica.com	proprietary	ensillica.com	eSi-3200	32	16	stratix-4	ensillica	2200	A					200		2.00	1.0	181.8		X	verilog	17	eSi-3200	Y	yes	N	4G	4G	Y	104	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC				
ensillica	https://www.ensillica.com	proprietary	ensillica.com	eSi-3200	32	16	stratix-4	ensillica	1800	A					200		1.50	1.0	166.7		X	verilog	17	eSi-3200	Y	yes	N	4G	4G	Y	104	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC				
ensillica	http://www.ensillica.com	proprietary	ensillica.com	eSi-1600	16	16	virtex-5	ensillica	1100	6					160		1.00	1.0	145.5		X	verilog	17	eSi-1600	Y	yes	N	64K	64K	Y	92	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC			
ensillica	http://www.ensillica.com	proprietary	ensillica.com	eSi-1600	16	16	virtex-5	ensillica	1100	6					160		1.00	1.0	145.5		X	verilog	17	eSi-1600	Y	yes	N	64K	64K	Y	92	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC			
ep16	https://github.com/robust	beta	C.H. Ting	forth	16	5	kintex-7-3	James Brakef	837						254		14.7	0.67	1.0	203.6		X	vhdl	5	ep16	Y	yes	N	32K	32K	N	32		2005	2012		PDF files	5-bit instructions				
ep24	https://github.com/robust	beta	C.H. Ting	forth	24	6	kintex-7-3	James Brakef	1020					3	167		14.7	0.83	1.0	135.6		X	vhdl	1	ep24	Y	asm	N	4K		27		2002	2002		room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz					
ep32	https://www.angbr.org	proprietary	C.H. Ting	forth	32	6	XP2	C.H. Ting	3368								1.00	1.0					proprietary										2007	2018	https://wiki.forth-lang.org/en/ep32	kindle book & RTL available: EP32 RISC	RTL: \$25 from C.H. Ting					
ep32	https://github.com/robust	mature	C.H. Ting	forth	32	5															X	vhdl	7	ep32	Y	forth	N							2012							has eForth binary & source	now free
ep8080	https://github.com/robust	beta	C.H. Ting	8080	8	8	kintex-7-3	James Brakef	1276						184		14.7	0.33	9.0	5.3	X	vhdl	4	ep80	Y	yes	N	64K	64K	Y			2002	2016		8080 data sheets	Initialized Lattice memory blocks					
ep994a	https://github.com/robust	stable	Erik Piehl	9900	16	16	kintex-7-3	James Brakef	1340					5	286		14.7	0.83	3.0	59.0	X	vhdl	10	ep994a	Y	yes	N	64K	64K	Y			16	2016	2019	https://hackaday.io/project/174049-ice-cpu-mk-ii	Ti 990 emulation	also tms9902 (uart) core by Paul Urbanus?				
ep994a/icy99	https://github.com/robust	stable	Erik Piehl	9900	16	16											0.83	3.0			L	verilog	29	tms9900	Y	yes	N	64K	64K	Y			16	2016	2020	https://hackaday.io/project/174049-ice-cpu-mk-ii	Ti 990 emulation	also tms9902 (uart) core by Paul Urbanus?				
eric5	http://www.entner-electronics.com	proprietary	Thomas Entner	forth	9	8	cyclone-4	entner-electronics	110			4	opt		60		0.42	1.0	229.1			proprietary										3-4	2005	2011		25 MIPS: ERIC5x, ERIC5Q						
erp	https://opencores.org/oc/viewsvn/1100	stable	Shahzadik	RISC	8	16	spartan-3	James Brakef	366			4	1		70		14.7	0.33	1.0	63.5	X	verilog	1	ERPverilog	Y	yes	N				15	6	2004	2014		two report PDFs & one Verilog file						
e28	https://opencores.org/oc/viewsvn/1100	stable	Howard Mao	accum	8	16	kintex-7-3	James Brakef	644					2	233		14.7	0.33	2.0	59.6	X	verilog	13	e28_cpu	Y	yes	N	256	4K				2014	2014	http://zhehaomao.com/		not sure inferred RAM correct?					
f18a	http://www.greiner.com	asic	Chuck Moore	forth																					Y	yes											family of parallel processors					
f21	http://www.ultrabit.com	asic	Jeff Fox	forth	21	5																															1997	2011	http://www.ultrabit.com	AKA G144A12: 12x12 array	chip & simulator, AKA MuP21 or F21	
f32c	https://github.com/robust	beta	marko zec, vordah, David	isc-v/MIPS	32	16	atrx-7-3	zec & vordah	1048			6	4	33	185		14.7	1.00	1.0	176.5	X	vhdl	50		Y	yes	N	Y	4G	4G	Y	30	32	5	2014	2019	https://www.nxlab.com	MIPS or RISC-V ISA, Arduino support	https://www.youtube.com/watch?v=55MxMhZt			
fc16	https://github.com/robust	paper	Richard Haskell	forth	16																																		PDF papers			
fgpu	https://github.com/robust	beta	Muhammed al Kadi	SIMT	32	32	zynq7045	Muhammed al Kadi	128K			6	3	167			14.7	1.00	1.0		X	vhdl	34	fgpu	Y	yes	Y	4G	4G	Y			32	2016	2017	https://dl.acm.org/citation.cfm?id=3111111	eight cores, reviews comparable project					
fisa32	https://github.com/robust	beta	Robert Finch	RISC	32	32	kintex-7-3	James Brakef	3479			6	12	7	65		14.7	1.50	1.0	9.4	X	verilog	1	FISA32	Y	N	Y						32	2014	2014	https://github.com/robfinch/Cores						
fisa64	https://github.com/robust	beta	Robert Finch	RISC	64	32	kintex-7-3	James Brakef	14044			6	12	7	65		14.7	1.50	1.0	9.4	X	verilog	1	FISA64	Y	N	Y						32	2015	2015	https://github.com/robfinch/Cores		need to use multi-cycle on mult				
flisc	https://github.com/robust	stable	Miguel Santos	RISC	64	32	arria-2	James Brakef	A								14.80	2.00	1.0		X	vhdl	21		Y	yes	Y	N				32	5	2018	2018	http://www.archfi.com	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, altera				
fisc	https://github.com/robust	stable	Miguel Santos	RISC	64	32	cyclone-4	James Brakef	5036			4	21	66			14.80	2.00	1.0	26.1	X	system_v	13	fisc_core	Y	yes	Y	N				32	5	2018	2018	http://www.archfi.com	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, altera				
flexgrip	http://www.ecs.unimelb.edu.au	paper	Kevin Andryc	GGPU	32	32	atrx-7	James Brakef	72649			6	119	100			14.7	1.00	0.1	11.0	X	vhdl	46	agppu_m1505	top level									2013	2016	http://www.ecs.unimelb.edu.au	eight GPU processors	requested & received source files				
flexgripplus	https://github.com/robust	mature	Josie Condia	GGPU	32	32																																https://opencores.org/oc/viewsvn/1100	GGPU based on G80 architecture of NVIDIA, heavily based on flexgrip			
fluid_core	https://opencores.org/oc/viewsvn/1100	untested	Azmathmoosa	RISC	8	12	kintex-7-3	James Brakef	956			4			381		14.7	0.33	1.0	131.7	X	verilog	17	FluidCore	N	Y							8	2015	2015	https://github.com/hewner/forth-cpu	data based adj., mem sizes adj.					
forth_cpu	https://github.com/robust	stable	Richard Howe	forth	16	16	kintex-7-3	James Brakef	1719			6	4	4	172		14.7	1.00	1.0	100.3	X	vhdl	11		N	N	Y	1K	16K				2013	2021	https://www.youtube.com/watch?v=55MxMhZt	based on J1 up, used to operate DIY GPS receiver						
forth_4532	https://github.com/robust	stable	Tarasov Illa	forth	16	16	kintex-7-3	James Brakef	1858			6	9	149			14.7	0.67	1.0	53.8	X	vhdl	11		N	N	Y	64K	64K	Y	25		2017	2020	https://www.forth-lang.org/en/forth-cpu	H2 Forth SC, VHDL reads * hex & * bin	derived from J1, hex & bin files in 2/16/2018 tar					
forth-cpu/h2	https://github.com/robust	stable	Richard Howe	cisc	32	32	atrx-7	Agnor Fog	13248	4990	6				64		14.7	1.00	1.0	4.8	X	system_v	18	top	Y	asm	Y	64K	32K	Y			64	2016	2023	https://www.forth-lang.org/en/forth-cpu	x86 like, complete ISA, MMX & vector	x86 ad modes, vector inst use width of vect reg				
forwardcom	https://github.com/robust	stable	Agnor Fog	cisc	64	32	atrx-7	Agnor Fog	21121	7392	6				56		14.7	2.00	1.0	5.3	X	system_v	18	top	Y	asm	Y	64K	32K	Y			64	2016	2023	https://www.forth-lang.org/en/forth-cpu	x86 like, complete ISA, MMX & vector	x86 ad modes, vector inst use width of vect reg				
fpas4_risc16	http://www.fpga.com	errors	Van Loi Le	RISC	16	16	kintex-7-3	James Brakef	degenerate design								14.7	0.66	1.0		X	verilog	15	Risc_16_b	Y	N	Y	64K	64K		13	4	16	2017	2017		similar to mips16_16_1cyl	incomplete Risc_16_16 module				
fpas1	https://github.com/robust	stable	Hvoje Cavrak	PDP1	18	18															Y	verilog	31	cpu	Y	yes	N	4K	4K				2019							video display of PDP-1 console, a mister core, retro gaming		
fpas4_8bit_up	http://www.fpga.com	errors	Van Loi Le	accum	8	8	kintex-7-3	James Brakef	258			6	1	200			14.7	0.33	3.0	85.3	X	vhdl	9	computer	Y	asm	N	96	128	Y	10	2	2016	2016		book: LaMeres Intro	16 input & 16 output ports fill out 256 byte adr					
fpas4_mips_5p	http://www.fpga.com	errors	Van Loi Le	MIPS	32	32	kintex-7-3	James Brakef	degenerate design								14.7	1.00	1.0		X	verilog			Y	yes	N	4G	4G	Y			32	5	2017	2017		educational, full pipelined MIPS	incomplete			
fpas4_mips16	http://www.fpga.com	stable	Van Loi Le	RISC	16	16	kintex-7-3	James Brakef	369			6		200			14.7	0.67	1.0	363.1	X	verilog	8	mips_16	Y	N	65K	65K		13	8	8	2017	2017		educational, no block RAM inferred	same prog & data mem and alu as mips16_16					
fpas4_mips16	http://www.fpga.com	stable	Van Loi Le	RISC	16	16	kintex-7-3	James Brakef	352			6		213			14.7	0.67	1.0	405.0	X	vhdl	8	mips_vhdl	Y	N	65K	65K		8	8	8	2017	2017		educational, no block RAM inferred	actual prog sz=16, actual data mem sz=256					
fpas4_up_8_12	http://www.fpga.com	errors	Van Loi Le	accum	8	12	kintex-7-3	James Brakef	degenerate design								14.7	0.33	1.0		X	verilog	7	microcontroller	Y	N	64K	64K	Y			26	2005	2008		educational, simplified PIC16	incomplete					
fpas4_64	http://www.fpga.com																																									

_up_all_soft folder	opencores or primary link	status	author	style/ clone	reg bits	bits inst	FPGA	reporter	com ents	LUTs ALUT	Dff	LUT? mults	blk ram	F max	tool date	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	U src	src code	#src files	top file	U do	tool chain	flg pt	32 bit	max dat	max inst	byte adrs	adr m	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments	
ion	https://opencores.org/view/10016b	alpha	Jose Ruiz	MIPS	32	32	kintex-7-3	James Brakef	1533			6		163	##	14.7	1.00	1.0	106.0	IX	Y	vhdl	12	mips_soc	Y	yes	N	4G	4G	Y		32	2011	2018	https://github.com	new version: moving to MIPS32r2v1	new version not ready, keeping old numbers		
ippro	https://github.com/fssiddiqi	stable	Doug Gilliland	RISC	8	16															Y	vhdl	51	cpu_top	Y	asm	N	4K	4K	Y	11	8	2021	2022	https://hackaday.io	I/O Processor with minimal instruction set	full set of peripherals		
j1	http://www.excamera.com	stable	Fahad Siddiqi	risc	16	32	virtex-7	Fahad Siddiqi	484	447		6	1	1	372	##	0.80	1.0	614.9	X	Y	verilog	31		Y	asm	N	64K	64K	30	32	5	2013	2023	https://github.com	16-bit RISC using DSP48	image processing, several publications		
j1a	http://www.excamera.com	stable	James Bowman	forth	16	16	zu-2e	James Bowman	253			6	1	1	336	##	v20.1	0.80	1.0	1061	X	Y	vhdl	1	j1	Y	forth	N	64K	64K	20	2	2006	2015	https://github.com	uCode inst, dual port block RAM	image processing & return stacks		
j1a	http://www.excamera.com	stable	James Bowman	forth	16	16	kintex-7-3	James Brakef	335			6	1	1	180	##	14.7	0.80	1.0	431.0	X	Y	vhdl	1	j1	Y	forth	N	64K	64K	20	2	2006	2015	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks		
j1a32	http://www.excamera.com	stable	James Bowman	forth	16	16	kintex-7-3	James DFF ex	518			6			412	##	14.7	0.80	1.0	636.1	X	Y	verilog	3	j1	Y	forth	N	64K	64K	20	2	2006	2017	https://github.com	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks		
j1b	http://www.excamera.com	stable	James Bowman	forth	32	16	kintex-7-3	James DFF ex	930			6			358	##	14.7	1.00	1.0	384.4	X	Y	verilog	3	j1	Y	forth	N	64K	64K	20	2	2006	2017	https://github.com	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks		
j1b_16	http://www.excamera.com	stable	James Bowman	forth	32	16	kintex-7-3	James DFF ex	2612			6			302	##	14.7	1.00	1.0	115.5	X	Y	verilog	3	j1	Y	forth	N	64K	64K	20	2	2006	2017	https://github.com	uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks		
j1b_16	https://github.com	stable	James Bowman	forth	32	16	kintex-7-3	James DFF ex	1588			6			355	##	14.7	1.00	1.0	223.4	X	Y	verilog	3	j1	Y	forth	N	64K	64K	20	2	2006	2017	https://github.com	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1sc	https://github.com/flamini	stable	Steffen Reith	scala	forth	32	16														Y	vhdl	11	j1	Y	forth	N	64K	64K	20		2017	2020	https://jstefenreith.com	J1 reimplemented using Scala/Spinal to generate VHDL or Verilog				
j1vh	https://github.com/flamini	stable	Thero Hussey	forth	32	16															Y	vhdl	5	j1vh	Y	forth	N	64K	64K	20		2019	2019		VHDL clone of J1 forth CPU	altera block RAM			
j68	https://code.google.com/archive/project/10016b	stable	Frederic Requin	68000	32	32	stratix-2	Frederic Requin	1900			4	4	180			1.00	6.0	15.8	I	Y	verilog	1	j68	Y	yes	N	4G	4G	Y		16	2009	2014		for use with Minimig	micro-coded on stack machine		
j68	https://github.com/fredre	stable	Frédéric Requin	68000	16	16	cyclone3	Frédéric Requin	1900			4	9	90			1.00	6.0	7.9		Y	verilog	38	soc_j68	Y	yes	N	64K	64K	Y		16	2018	2018		A Size-Optimized Microcoded 68000 CPU	Stack based CPU with Forth-like microcode		
jam	https://github.com	stable	Johan Thelin et al	RISC	32	32	kintex-7-3	James Brakef	1396			6			159	##	14.7	1.00	1.0	113.7	X	Y	vhdl	17	cpu_y8	Y	N	Y	128K	128K		32	5	2002	2014		serial multiply & divide	took out clock divider	
jam	https://github.com	stable	Johan Thelin et al	RISC	32	32	kintex-7-3	James Brakef	1369			6			143	##	14.7	1.00	1.0	104.2	X	Y	vhdl	17	cpu_y8	Y	N	Y	128K	128K		32	5	2002	2014		serial multiply & divide		
jam_ne	https://github.com	stable	Suresh Devanathan	RISC	4	8	kintex-7-3	James Brakef	723			6			178	##	14.7	0.33	1.0	81.4	X	Y	vhdl	3	Processor Y	Y	N	Y	128K	128K		27	16	2002	2002		neural network microprocessor, specialized registers	altera memories	
ica	http://www.ica-core.pl	difficult	Jeff Dionne, Rob Landk	SH2	32	16															Y	verilog	17	soc	Y	yes	N	4G	4G	Y		16	2014	2020	https://www.youtube.com/watch?v=10016b	different from core_aka_sh2, schematic for Spartan-6 board	Americans in Japan		
jimmy	https://github.com/kush	stable	Eduardo Corpeño	RISC	8	8															Y	verilog	2	jimmy	Y	N	Y	256	256	Y	16	4	2020	2020	https://www.cnx.org/content/col10016b/1.1	educational, 4 regs, 8-bit adrs	vendor neutral source code		
jop	https://opencores.org/view/10016b	stable	Martin Schoeberl et al	RISC	16	16	cyclone-1	Martin Schoeberl	2000			4		100			q10.0	0.67	1.0	33.5	I	Y	vhdl	11	core	Y	yes	N	256K	256K			2004	2014		java app builds some source code files			
jpu16	https://github.com	stable	Joskan Alvarado	RISC	16	16	kintex-7-3	James Brakef	missing RAM files			6					14.7	0.67	1.0			Y	vhdl	9	JPU16	Y	asm	N	64K	64K			16	2012	2012		32 deep call stack, 8 addressing modes		
k1	http://mcforth.net/	stable	Klaus Kohl-Schoepe	forth	16	16															Y	verilog	11	K1	Y	forth	N	64K	64K		24		2020	2020		based on J1, Quartus project file			
k68	https://opencores.org/view/10016b	alpha	Shawn Tan	68000	16	16	kintex-7-3	James Brakef	2392			6	4	1	200	##	14.7	0.67	4.0	1.7	X	Y	verilog	15	K68	Y	yes	N	4K	4G	Y		16	2003	2009		68K binary compatible		
kcp33000	https://github.com	simulation	Samuel Falvo II	risc-v	64	32	kintex-7-3	James Brakef	2455			6	3	1	175	##	14.7	2.00	1.0	142.9	X	Y	verilog	4	polaris	Y	yes	N	16K	16K	Y	32	2016	2017	https://github.com	kestrel #3, basic 64-bit RISC-V	uses state machine RTL generator		
kestrel-2	https://github.com	stable	Samuel Falvo II	forth	16	16	kintex-7-3	James Brakef	735			6	8	172	##	14.7	0.67	1.0	157.2	X	Y	verilog	27	M_kestrel	Y	yes	N	64K	64K	20	2	2012	2015	https://hackaday.io	J1 with wishbone bus	M_J1a runs at 244MHz & 368 LUTs			
krisc	https://github.com/krantib	stable	Kiran & Aluru	RISC	32	32															Y	verilog	Y	N	Y	N	4G	4G			2018	2020		only two register fields + shift amount					
kic32	https://opencores.org/view/10016b	planning	Robert Finch	RISC	32	32	kintex-7-3	James Brakef	3790			6	4	1	200	##	14.7	1.00	4.0	13.2	X	Y	verilog	25	KLC32	Y	N	4G	4G	Y		32	2011	2012	https://github.com	single ported block RAM register file	heavy use of includes		
kpu	https://github.com/andreacorallo	alpha	Andrea Corallo	RISC	32	32	kintex-7-3	James Brakef	6178			6	3	1	19	##	14.7	1.00	1.0	3.0	X	Y	verilog	19	kpu	Y	yes	N	4G	4G	Y		32	2016	2018	http://andreacorallo.com	KPU is a minimal system on chip written used as testbench for the KPU core		
kraken16	https://people.ece.cornell.edu	stable	Bruce R. Land	RISC	18	18	kintex-7-3	James Brakef	281			6	1	278	##	14.7	0.67	1.0	662.3	X	Y	verilog	1	DE2_TOPK	Y	asm	N	256	256	N	22	16	2008	2008	https://people.ece.cornell.edu	Cornell course material			
ks10	http://www.techsys.com	alpha	Rob Doyle	PDPI10	36	36	spartan-6	Rob Doyle	4427			6	15	50	##	14.7	1.00	2.0	5.6	X	Y	verilog	39	emsc_ks10	Y	yes	N	Y	N	N		2011	2014		36-bit accum & 18-bit adrs	ucf file, most tests pass			
ktc32	https://github.com/kingop	stable	kinoko	risc	32	16															Y	system v	15	ktc32	Y	asm	N	4G	4G	Y	37	32	2022	2023		full basic ISA, hobby 32-bit CPU	spartan7 xdc file		
ladylbug	https://github.com	untested	Ariel Ottens	6502	8	8															Y	verilog	Y	yes	N	64K	64K	Y			2016	2016	http://ladybug.xs4all.nl/ariel/fpga/6502/	targeted to LCMXO2280					
lattice6502	https://opencores.org/view/10016b	beta	Ian Chapman	6502	8	8	kintex-7-3	James Brakef	4942			6					14.7	0.33	4.0	3.6	X	Y	vhdl	3	ghdl_proc	Y	yes	N	64K	64K	Y		2010	2010		optional data & inst caches	Diamond3.10; see lm32 & misc folders		
lattice6502	https://github.com	stable	Yann Sionmeau, Micha	LM32	32	32	arria-2	James Brakef	2166			4	4	30	149	##	q13.1	0.80	1.0	55.0	LX	Y	verilog	24	lm32_cpu	Y	yes	N	4G	4G	Y		32	6	2006	2017	https://en.wikipedia.org/wiki/Diamond3.10	optional data & inst caches	Diamond3.10; see lm32 & misc folders
lattice6502	http://www.latticesemi.com	stable	Yann Sionmeau, Micha	LM32	32	32	CP3	Lattice Semic	2370			4	4	30	115	##	0.80	1.0	38.8	LX	Y	verilog	24	lm32_cpu	Y	yes	N	4G	4G	Y		32	6	2006	2017	https://en.wikipedia.org/wiki/Diamond3.10	optional data & inst caches	Diamond3.10; see lm32 & misc folders	
lattice6502	http://www.latticesemi.com	stable	Lattice Semiconductor	RISC	8	18	LF2	Lattice Semic	265			4	1	104	##	0.33	2.0	64.4	ILX	Y	Y	vhdl	10	isp8_core	Y	yes	N	256	4K	Y		32	2005	2010	https://en.wikipedia.org/wiki/Diamond3.10	16 deep call stack, four configurations	tool kit: LMS for Diamond3.10		
lc-2	http://www.cs.duke.edu	stable	Eric Frohnhoefer	CISC	16	16	kintex-7-3	James Brakef	gate level primitives			6					14.7	0.67	2.0		Y	Y	vhdl	13	lc2_all	Y	yes	N	64K	64K	N	16	8	2002	2002	https://en.wikipedia.org/wiki/Diamond3.10	educational, compiled via Synopsys		
lc-3	https://github.com/Sacrus	stable	Sudhanshu Gupta	RISC	16	16															Y	asm	N	64K	64K	Y	16	8			2017	2017	https://en.wikipedia.org/wiki/Diamond3.10	from book: 978-0072467505 by Patt & Anand	apndx has schematic				
legv8	https://github.com	simulation	Warren Seto	AA64	64	32	kintex-7-3	James Brakef	731			6					14.7	1.00	1.0		B	Y	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10	32	2018	2019	https://en.wikipedia.org/wiki/Diamond3.10	coursework, limited ISA, 3 versions	single cycle, inst: LDUR, STUR, ADD, SUB, ORR, AND	
legv8	https://github.com	stable	Seninha phillibush	AA64	64	32															Y	asm	N	4G	4G	Y	10	32			2018	2019		single cycle & pipeline versions	course project				
legv8	https://github.com	stable	Warren Seto	AA64	64	32	kintex-7-3	James Brakef	731			6	2	154	##	14.7	1.00	1.0	210.5	X	B	Y	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10	32	2018	2019		coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR, AND	
legv8	https://github.com	stable	Warren Seto																																				

u_id	u_name	u_email	u_phone	u_address	u_city	u_state	u_zip	u_country	u_date	u_time	u_status	u_type	u_category	u_subcategory	u_keywords	u_tags	u_notes	u_comments	u_links	u_images	u_videos	u_files	u_attachments	u_metadata	u_permissions	u_access	u_log	u_audit	u_history	u_version	u_release	u_license	u_copyright	u_attribution	u_acknowledgment	u_citation	u_reference	u_source	u_target	u_medium	u_format	u_size	u_resolution	u_bitrate	u_framerate	u_aspectratio	u_colorspace	u_gamma	u_contrast	u_saturation	u_brightness	u_sharpness	u_noise	u_artifacts	u_quality	u_rating	u_reviews	u_feedback	u_suggestions	u_improvements	u_updates	u_deprecations	u_releases	u_versions	u_builds	u_packages	u_dependencies	u_compatibility	u_portability	u_scalability	u_performance	u_security	u_privacy	u_accessibility	u_localization	u_internationalization	u_i18n	u_l10n	u_testing	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk	u_forum	u_discussion	u_community	u_partnership	u_collaboration	u_innovation	u_research	u_development	u_maintenance	u_support	u_documentation	u_tutorials	u_examples	u_demos	u_showcases	u_case_studies	u_benchmarks	u_metrics	u_analytics	u_monitoring	u_logging	u_troubleshooting	u_faq	u_helpdesk
------	--------	---------	---------	-----------	--------	---------	-------	-----------	--------	--------	----------	--------	------------	---------------	------------	--------	---------	------------	---------	----------	----------	---------	---------------	------------	---------------	----------	-------	---------	-----------	-----------	-----------	-----------	-------------	---------------	------------------	------------	-------------	----------	----------	----------	----------	--------	--------------	-----------	-------------	---------------	--------------	---------	------------	--------------	--------------	-------------	---------	-------------	-----------	----------	-----------	------------	---------------	----------------	-----------	----------------	------------	------------	----------	------------	----------------	-----------------	---------------	---------------	---------------	------------	-----------	-----------------	----------------	------------------------	--------	--------	-----------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------	---------	--------------	-------------	---------------	-----------------	--------------	------------	---------------	---------------	-----------	-----------------	-------------	------------	---------	-------------	----------------	--------------	-----------	-------------	--------------	-----------	-------------------	-------	------------

_up_all_soft folder	opencores or primary link	status	author	style / clone	year start	year end	FPGA	repor ter	com ents	LUTs ALLUT	Dff	LUT? mults	blk ram	F max	tool date	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	U SO	src code	#src files	top file	U do	tool chain	flg pt	flg pt	max dat	max inst	byte adrs	adr m	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments		
moxielite	https://github.com	stable	Anthony Green	RISC	32	32	kintex-7-3	James Brakef	3159			6	3	152	##	14.7	1.00	1.0	48.0	X	vhdl	11	moxielite	wb				4G	4G	Y		16		2009	2017	https://github.com/atgreen/moxie-cores				
moxielite	https://github.com	stable	Anthony Green	RISC	32	32	aria-2	James Brakef	2696			A	4	93	##	q18.0	1.00	1.0	34.6	X	vhdl	11	moxielite		Y	yes	N	4G	4G	Y		16		2009	2017	https://github.com/atgreen/moxie-cores				
mpdma	https://opencore.org	beta	quckwayne	uBlaze	32	32	kintex-7-3	James Brakefield				6			##	14.7	1.00	1.0			perl			Y	yes	N	4G	4G	Y		32		2006	2009						
mproz	http://www.bittl.com	beta	Lee Quack	stack	16	16	kintex-7-3	James schematic				6			##	14.7	1.00	1.0			schematic			Y	asm	N	4G	32K					1999	2007	https://groups.google.com	little documentation, CPLD implement	*.t, schematics, also mpro23			
mrrsc32	https://github.com	alpha	Marcus Geelnaard	RISC	32	32														vhdl	36	mrc1	Y	asm	Y	asm	Y	4G	4G	Y	68	32		2018	2023	https://www.bitsn.com	Mostly harmless Reduced Instruction	Cray-1 vector inst, also a1 variant, LLVM support		
mrrsc32	https://github.com	alpha	Mathias Roell	accum	8	8	kintex-7-3	James added	185			6		357	##	14.7	0.33	1.0	637.1	X	vhdl	36	mrc1	Y	asm	Y	asm	Y	4G	4G	Y	68	32		2018	2023	https://www.bitsn.com	MC1 variant web page	logic that can output a 1920x1080@60 video	
mrc01_cpu	https://bitbucket.org	beta	Philip Leong, Tsang, Le	forth	16	4	kintex-7-3	James Brakef	303			6		256	##	14.7	0.67	1.0	566.4	X	vhdl	13	cpu	Y	asm	N					10		2014	2016						
msp430_vhdl	https://opencore.org	beta	Peter Szabo	MSP430	16	16	kintex-7-3	James Brakef	1735			6		127	##	14.7	0.67	2.0	24.5	IX	vhdl	9	cpu	Y	yes	N	256	64K	Y		16		2001							
multicomp	http://searle.hk	untested	Grant Searle	accum	8	8																																		
multicomp	https://github.com	untested	Doug Gilliland	accum	8	8																																		
multicycle_risc	https://github.com	stable	Say Sanjay Bhalgat	RISC	16	16	kintex-7-3	James Brakef	1470			6		213	##	14.7	0.67	1.0	97.0	X	verilog	62	risc15	Y	N	N	64K	64K	Y	15	8		2015	2015	https://hackaday.com	6502, 6800, 6809 & 280 on Cyclone II; Basic, Camelforth and CPM; also SD card, UART				
multi-cycle_cpu	https://github.com/Amrik	stable	Amrik Sadhra	RISC	32	32																																		
mx65	https://github.com/Steve	beta	Steve Teal	6502	8	8	zu-3e	James Brakef	485	148		6	2	370	##	v21.2	0.33	4.0	63.0		vhdl	5	apple1	Y	yes	N	64K	64K	Y		21	32		2016	2016	https://www.youtub	nically documented with state diagram	spreadsheet for test programs, ISE project		
mxp	http://vectorblo.com	stable	Debtanux Mukherjee	vect	8	8	zynq45-7	vectorblox	39856			6	64	81	175	##	v17.2	1.00	0.1	35.1		proprietary																		
my8085light	https://github.com/debta	stable	Debtanux Mukherjee	8085	8	8																																		
myblaze	https://opencore.org	stable	Jian Luo	uBlaze	32	32	kintex-7-3	James Brakefield				6			##	14.7	1.00	1.0			vhdl	15	top_level	Y	yes	N	4G	4G	Y		32		2010	2013						
myblaze	https://opencore.org	stable	Jian Luo	uBlaze	32	32	kintex-7-3	James Brakefield				6			##	14.7	1.00	1.0			myhdl			Y	yes	N	4G	4G	Y		32		2010	2013						
my_cpu	https://louis.ual.edu/cgu/	stable	Skyler Overby	risc	16	16						6									verilog	1	my_cpu	Y	N	N	64K	64K	Y		16									
mycpu	http://www.mycpu.com	mature	Dennis Kuschel	accum	8	8	kintex-7-3	James Brakef	3428			6	1	155	##	14.7	0.33	3.0	5.0	X	verilog	28	cpu_top	Y	N	N	64M	64M	Y											
myfprhprocess	https://github.com	stable	Gerhard Hohner	forth	32	8	SP-kintex	James Brakef	2959			6	6	223	##	14.7	1.00	1.0	75.3	X	vhdl	58	mycpu	Y	yes	N	64M	64M	Y	96			2004	2012	http://mnorcal.org/	educational 16-bit, docs, formal proce	RTL & xdc in appendix, small modules, full test			
myfpga_forth	https://github.com	WIP	jemo07	forth	32	8																																		
myproc	https://github.com	alpha	A. Raamakrishnan	RISC	32	32																																		
myrisc1	https://github.com	stable	Suzam Pal	RISC	8	8																																		
myrisc1	https://github.com	stable	Musa Byte	RISC	8	8	aria-2	James Brakef	121			A	2	231	##	q13.1	0.33	1.0	628.7		vhdl	5	microproc	Y	N	Y	256	256	Y	16	4		2005	2016	https://en.wikipedia.org	up for educational purposes: myproc1	(single cycle), myproc2 (pipelined)			
nanoblaze	https://opencore.org	beta	Francois Corthay	picoBlaze	8	18	kintex-7-3	James punctuation				6			##	14.7	0.33	2.0		X	vhdl	12	nanoblaze	asm				256	2K	Y										
nanoblaze	https://opencore.org	beta	Francois Corthay	picoBlaze	8	18	kintex-7-3	James Brakef	247			6	1	169	##	14.7	0.33	2.0	113.2	X	vhdl	12	nanoblaze	asm				256	2K	Y										
natalius_8bit	https://opencore.org	beta	Fabio Guzman	RISC	8	16	kintex-7-3	James Brakef	232			6	1	175	##	14.7	0.11	3.0	27.7	X	verilog	12	natalius	Y	asm	N	Y	256	2K	Y	29	8		2012	2012					
navre	https://opencore.org	stable	Sebastien Bourdeaudou	AVR	8	16	kintex-7-3	James Brakef	990			6		207	##	14.7	0.33	1.0	69.0	AILX	verilog	1	softusb_ni	Y	yes	N	64K	64K	Y	72	32	2	2010	2013	https://www.milkyavr.com	AVR clone, part of www.milkyavr.com	3 clocks/inst			
nc4016	https://en.wikipedia.org	asic	Chuck Moore	forth	16																																			
ncore	https://opencore.org	alpha	Stefan Istvan	accum	16	8	kintex-7-3	James Brakef	223			6		105	##	14.7	0.67	1.0	316.3	X	verilog	3	nCore	Y	N	N	128K	64K	Y	16	16		2006	2018						
neo430	https://opencore.org	alpha	Stephan Nolte	MSP430	16	16	virtex-6	Stephan Nolte	402			6	2	204	##	14.7	0.67	8.0	42.5	IX	vhdl	19	neo430_t0	Y	yes	N	28K	32K	Y											
neo430	https://opencore.org	alpha	Stephan Nolting	MSP430	16	16	artix-7	James change	947			6	2	203	##	14.7	0.67	8.0	17.9	IX	vhdl	58	neo430_t0	Y	yes	N	28K	32K	Y											
neo430	https://opencore.org	alpha	Stephan Nolting	MSP430	16	16	cyclone-4	Stephan Nolte	626			6	2	117	##	14.7	0.67	8.0	15.7	IX	vhdl	19	neo430_t0	Y	yes	N	28K	32K	Y											
neogeo	https://github.com/Mazarr	stable	Murray Aickin	68000, z80	16	16																																		
next186	https://opencore.org	stable	Nicolas Dumitrache	x86	16	8	aria-2	James Brakef	1966			A	2	77	##	q13.1	0.67	2.0	13.1	IX	verilog	4	Next186_v	Y	yes	N	N	1M	1M	Y										
next186_soc	https://opencore.org	stable	Nicolas Dumitrache	x86	16	8	kintex-7-3	James translate errors				6	1		##	14.7	0.67	2.0			Y	verilog	40	ddr_186	Y	yes	N	1M	1M	Y										
next186mp3	https://opencore.org	stable	Nicolas Dumitrache	x86	16	8	kintex-7-3					6	1		##	14.7	0.67	2.0			Y	verilog	16	ddr_186	Y	yes	N	1M	1M	Y										
next80	https://opencore.org	stable	Nicolas Dumitrache	z80	8	8	kintex-7-3	James Brakef	854			6		119	##	14.7	0.33	1.0	46.0	X	B	verilog	3	Next280C1	Y	yes	N	64K	64K	Y										
nibblercpu	https://github.com/bhag	stable	Bryan Chan	accum	4	8																																		
nibblercpu	https://github.com/bhag	stable	erin candescent	accum	4	8																																		
nige_machine	https://github.com/vele	stable	Andrew Read	forth	32	8	kintex-7-3	James Brakef	5033			6	8	33	123	##	14.7	1.00	1.0	24.5	X	vhdl	29	Board	Y	yes	N	16M	16M	Y	512	512		2014						
nifoolar1	http://ce.sharif.edu	errors	Mahdi Amir	RISC	16	16	kintex-7-3	James ran out of memory				6			##	14.7	0.67	1.0			verilog	3	nf1	Y	yes	N	16M	16M	Y											
nios2	https://opencore.org	proprietary	Altera	Nios II	32	32	stratix-3	Altera consis	1020			A		290	##	q13.1	0.90	1.0	255.9	I	proprietary			Y	yes	opt	4G	4G	Y											
nios2	https://opencore.org	proprietary	Altera	Nios II	32	32	stratix-5	Altera consis	584			A		420	##	q16.0	0.10	1.0			proprietary			Y	yes	opt	4G	4G	Y											
niosprocessor	https://github.com/julien	stable	Julien Malka	Nios II	32	32																																		
nmarm	http://ftp.rwth-aachen.de	untested	Sheng Shen	ARM	32	16																																		
nocpu	https://github.com	beta	Jon Tsonerakis	RISC	8	8	kintex-7-3	James Brakef	175			6		243	##	14.7	0.33	1.5	306.1	X	verilog	5	cpu	N	N															

_up_all_soft folder	opencores or primary link	status	author	style / clone	year first	year last	FPGA	report ter	com ents	LUTs ALUT	Dff	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dors	U SO	src code	#src files	top file	U do	tool chain	flg pt	32 bit	max dat	max inst	byte adrs	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments	
openmp3430	https://opencor	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147			A	1	98			0.67	2.0	28.5	IX		verilog	30	openMSP4	Y	yes	N	N	64K	64K	Y		16	2009	2018		near cycle accurate	performance spreadsheet		
openpilot	https://github.c	difficult	minicdown	SPARC	32	32	kintex-7	James	too many files			6		##	##	14.7	1.00	1.0			verilog	30		Y	yes	N	N	4G	4G	Y	64	2015	2019	http://parallel.org	both FPGA & ASIC, very many source files					
openoclc	https://www.limn	stable	Lyonel Barthe	ublaize	32	32	spartan-3	Lyonel Barthe	1563			4		91		##	112.1	1.00	1.0	58.2	X	Y	verilog	26	sb_core	Y	yes	Y	N	4G	4G	Y	86	32	5	2010	2012	https://www.aluon.fr/ADJ	NoC secretblaze	data is for single secretblaze
openm8r	https://github.com/Algorim	stable	Algorim technology	AVR	8	16																																		
gr1200	https://github.c	stable	Damjan Lampret	OpenRISC	32	32	kintex-7	James Brakefi	5231			6	4	8	118	##	14.7	1.00	1.0	22.5	X	verilog	78	or1200_top	Y	yes	Y	M	4G	4G	Y	32	2010	2015	https://www.aluon.fr/ADJ	AVR clone, S&B and HmJ Arduino com	https://www.youtube.com/watch?v=Drr1M99r			
gr1200_hp	https://opencor	stable	Strauch Tobias	OpenRISC	32	32	virtex-5	Strauch Tobias	5602			6		185	##	##	1.00	1.0	33.1	X	verilog	39	or1200_ic	Y	yes	Y	M	4G	4G	Y	32	2010	2013	https://opencor	best older openisc implementation	no LUT RAM for reg file				
gr1200_soc	https://github.c	beta	gazz	OpenRISC	32	32	cyclone-2	James	missing files			4		##	##	q11.14	0.67	2.0			Y	verilog	39	top	Y	yes	Y	M	4G	4G	Y	32	2011	2011	https://opencor	3 slot barrel version of OR1200	numbers from published paper			
gr1200mp	https://github.c	stable	Stefan Wallentowitz	OpenRISC	32	32	kintex-7	James Brakefi	4960			6	4	8	111	##	14.7	1.00	1.0	22.4	X	verilog	104	or1200_top	Y	yes	Y	M	4G	4G	Y	32	2012	2012	https://opencor	OpenRISC on Terasic DE1 board				
or1k	https://github.c	stable	Julius Baxter, Stefan Kr	OpenRISC	32	32	kintex-7	James Brakefi	3299			6	3	3	189	##	14.7	1.00	1.0	57.3	IX	verilog	39	mor1kx	Y	yes	N	M	4G	4G	Y	32	2001	2018	https://github.c	multi-processor variant, single core				
or1k_marocchi	https://github.c	stable	Andrey Bachero	RISC	32	32															verilog			Y	yes	Y		4G	4G	Y	32	2012	2019	https://github.c	no longer supported, see mor1kx	cappuccino ALU				
or1k_soc	https://github.c	stable	Xianfeng Zeng	OpenRISC	32	32	aria-2	James	syntax errors			6			##	##	18.0	1.00	1.0		I	Y	verilog	194	or1k_soc	Y	yes	Y		4G	4G	Y	32	2009	2010	https://opencor	continuous regression tests	Implements a variant of Tomasulo algorithm		
or1k-fc	https://opencor	alpha	Kenr	OpenRISC	32	32															confluence			Y	asm	N	N	64K	64K	Y	24	2004	2009	https://github.c	SoC using OpenRISC 1200	huge tar file				
osu8	https://www.pir	alpha	Paul Stoffregen	accum	8	8															schematic			Y	asm	N	N	64K	64K	Y	24	1994	2005	https://github.c	OSU8 Microprocessor Project "Instruct	*.1 schematics, doc at web page, currently actu				
p16	http://www.ultratechno	beta	Don Golding	forth	16	5	kintex-7	James	bad syntax			6					14.7	0.67	1.0			vhdl	1	p16	Y	asm	N	N	64K	64K	Y	24	2000	2001	http://ftp.forth.org/svlg/kk/11-2021-Golding.pdf					
p16b	https://github.c	beta	C.H. Ting	forth	16	5	kintex-7	James	case c	367		6		355	##	##	14.7	0.67	1.0	648.1	X	Y	vhdl	1	cpu16	Y	asm	N	N	64K	64K	Y	28	2000	2001		part of eForth?	data width can be expanded		
p16C5x	https://opencor	mature	Michael Morris	PIC16	8	14	kintex-7	James Brakefi	378			6		252	##	##	14.7	0.33	1.0	220.2	IX	verilog	3	P16C5x	Y	yes	N	Y	256	4K	Y	57	2013	2014						
p24e	https://github.c	beta	C.H. Ting	forth	24	6	spartan-3	James Brakefi	1175			4	16	51	##	##	14.7	0.83	1.0	36.0	X	Y	vhdl	1	p24c	Y	asm	N	N	2K	2K	Y	28	2000	2001		part of eForth?	data width can be expanded		
pacoblaze	www.bleyer.org	mature	Pablo Kocik	pacoblaze	8	18	spartan-3	Pablo Kocik	177			4	1	117	##	##	0.33	2.0	109.1	X	verilog	18	pacoblaze	Y	asm	N	256	2K	Y	57	2	2006	2006		3 versions, behavioral coding					
pancake	https://people.e	stable	Bruce Land	stack	16	5	kintex-7	James	bypass	441		6	1	128	##	##	14.7	0.67	1.0	194.8	X	verilog	7	dc2_minij	Y	yes	N	4K	4K	Y	31	2010	2014	http://www.cs.hir	The Pancake Stack Machine derived fr	Cornell ECES760				
parwan	https://github.c	stable	Zainalabedin Navabi	accum	8	8	kintex-7	James Brakefi	157			6		435	##	##	14.7	0.33	4.0	228.5	X	verilog	16	par_beh	Y	yes	N	N	4K	4K	Y	57	1995	1997	2nd up in directory	from VHDL: Analysis and Modeling of	AKA cpu8, both vhd1 & verilog versions			
parwan	https://github.c	stable	Zainalabedin Navabi	accum	8	8	kintex-7	James Brakefi	161			6		76	##	##	14.7	0.33	4.0	38.8	X	Y	vhdl	2	parwan	Y	yes	N	N	4K	4K	Y	57	1995	1997	2nd up in directory	from VHDL: Analysis and Modeling of	AKA cpu8, both vhd1 & verilog versions		
pasc	https://github.c	untested	Jeff Bush	RISC	16	16															verilog			Y	yes	N	64K	64K	N	20	2	8	2017	2019	https://github.c	16 RISC cores				
patmos	https://github.c	stable	Martin Schoeberl	RISC	32	32															scala			Y	asm	N	N	64K	64K	Y	24	2015	2023	http://patmos.org	university project, ASIC tapeout	http://www.t-crest.org/				
pauloblaze	https://github.c	alpha	Pau Genssler	pacoblaze	8	18															vhdl	7	pauloblaze	Y	asm	N	256	2K	Y	57	2015	2021		LUT6 req'd, course project, slower more LUTs than original	claims easier to modify and					
pavr	https://opencor	mature	Doru Cuturela	AVR	8	16	kintex-7	James Brakefi	2630			6	1	132	##	##	14.7	0.33	1.0	16.5	X	Y	vhdl	18	pavr_cont	Y	yes	N	Y	4K	4M	Y	72	32	6	2003	2009		superset of AVR	
pcycle	https://github.com/domi	accum	Dominik Salviet	accum	4	8															vhdl	5	pcycle	Y	yes	N	Y	16	328	12	57	2015	2021		inspired by redstone processor in Minecraft, 1st custom VHDL design by author					
pdp1	https://github.c	alpha	Yann Vernier	PDP1	18	18	spartan-3	James Brakefi	1390			4	6	138	##	##	14.7	0.50	10.0	5.0	X	Y	vhdl	15	top	Y	yes	N	4K	4K	Y	28	2011	2017	https://github.c	PDP-1 descended from MIT TX-0	uses Minimal UART from opencores			
pdp1baach	https://github.com/pafel	stable	adelbach	PDP1	18	18															verilog	16	pd1_cpu	Y	yes	N	N	4K	4K	Y	28	2015	2015							
pdp11_reduced	https://github.com/mohr	stable	Mohamed Omran	PDP11	16	16															Y	verilog	16	pd11	Y	yes	N	64K	64K	Y	24	10	8	2021	2021		simplified pdp11, 24 inst	no byte data size, ucode, 2-12 clocks/inst		
pdp11-32verilog	www.heptoe.co	stable	Brad Parker	PDP11	16	16	aria-2	James Brakefi	2532			A		126	##	##	q13.1	0.67	2.0	16.7	IX	Y	verilog	24	pdp11	Y	yes	N	64K	64K	Y	70	13	8	2009	2009		boots & runs RT-11, ES inst & MMU		
pdp11-32soc	https://github.com/scottt	stable	Scott Baker	PDP11	15	15	zu-3e	James	no mem init file			6		##	##	##	v21.2	0.67	3.0			Y	vhdl	15	sc	Y	yes	N	64K	64K	Y	70	13	8	2016	2020		PDP-11/20 CPU + RAM + UART + Timer + I/O Ports, Sierra Circuit Design now open sou		
pdp2011	http://pdp2011.s	stable	Sytsen van Slooten	PDP11	16	16	kintex-7	James Brakefi	5060			6	1	205	##	##	14.7	0.67	2.0	13.6	IX	Y	vhdl	3	cpu	Y	yes	N	64K	64K	Y	70	13	8	2008	2019	http://pdp2011.s	SoC, build files for A&B boards	complete impl including orig IO devices	
pdp8	https://github.com/mohr	alpha	Michael Morris	PDP8	36	36															verilog	16	pd8	Y	yes	N	256K	256K						2018	2018	https://en.wikiped	ISA identical to PDP-10	PDP-10 was much more successful		
pdp8b	https://github.c	beta	Joe Manojlovic, Rob C	PDP8	12	12	kintex-7	James Brakefi	1219			6	1	183	##	##	14.7	0.50	2.0	37.5	X	Y	vhdl	55	cpu	Y	yes	N	32K	32K	Y	8	2012	2016		PDP-8 Processor Core and System	Boots OS/8, runs apps, several variants			
pdp8l	https://opencor	beta	Jan Schofield	PDP8	12	12	cyclone-3	James Brakefi	1088			4	48	63	##	##	q13.1	0.50	2.0	14.4	I	Y	vhdl	11	top	Y	yes	N	4K	4K	Y	57	2013	2013		Minimal PDP8L implementation with	4K disk monitor system			
pdp8b-soc	https://github.c	stable	Scott Baker	PDP8	12	12	zu-3e	James	no mem init file			6		##	##	##	v21.2	0.40	2.0			Y	vhdl	15	sc	Y	yes	N	4K	4K	Y	57	2016	2020		implemented for the Lattice iCE40-hx3				
pdp8verilog	www.heptoe.co	stable	Brad Parker	PDP8	12	12	kintex-7	James Brakefi	505			6		366	##	##	14.7	0.50	2.0	181.3	X	verilog	18	pd8	Y	yes	N	32K	32K	Y	8	2005	2010		boots & runs TS/8 & Basic					
pdp-8x	https://github.com/mengs	stable	Mats Engstrom	PDP8	12	12															schematic			Y	yes	N	4K	4K	Y	57	2019	2019		Digital schematic, TTL						
pet_fpga	https://github.c	stable	Thomas Skibo	6502	8	8	kintex-7	James Brakefi	1052			6		242	##	##	14.7	0.33	4.0	19.0	X	verilog	1	cpu6502	Y	yes	N	64K	64K	Y	57	2007	2011	https://github.c	for Commodore PET					
pet-on-a-chip	https://github.com/ep22	stable	Ezra Thomas	RISC	8	16															Y	verilog	19	top	Y	asm	N	Y	64K	64K	Y	40	5	8	2	2021	2021	https://ezrasrobot	robot controller, senior design project	cust pcb & up, derivative of tiny_soc
pic_coonan	https://tams-wy	errors	Tom Coonan	PIC16	8	14	kintex-7	James Brakefi	328			6	1	165	##	##	14.7	0.33	1.0	166.1	X	verilog	7	piccpu	Y	yes	N	Y	256	4K	Y	57	1999	2002		risc8 by Tom Coonan also a PIC up	as part of thesis?			
pic-16C5x	https://tams-wy	errors	Ernesto Romani	PIC16	8	12	kintex-7	James	std library problems												vhdl	16	pic_core	Y	yes	N	Y	256	4K	Y	57	1998	2002							
pacoblaze																																								

_up_all_soft folder	opencores or primary link	status	author	style / clone	data date	si inst	FPGA	repor ter	com ents	LUTs ALUT	Dff	LUT? mults	blk ram	F max	D date	tool ver	MIPS /inst	clks/ inst	KIPS /inst	ven dor	U SO	src code	#src files	top file	U do	tool chain	flt pt	ave new	max dat	max inst	byte adrs	adr inst	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments
rf6809	https://opencores.org/en/	stable	Robert Finch		6809	12	12	artix-7	James Brakefield	4200		6	5	120	##	v21.2	0.50	4.0	2.4	X	Y	system	21	rf6809	Y	asm	N	64K	64K	Y	44	13	8	2021	2022	http://www.fintro	Different from rf6809: 36-bit adrs, op	12-bit version, has inst. Cache	
rf6809	https://opencores.org/en/	stable	Robert Finch		6809	8	8	artix-7	Robert Finch	4200		6	4	120	##	v21.2	0.33	4.0	2.4	X	Y	system	21	rf6809	Y	asm	N	16M	16M	Y	44	13	8	2022	2022	http://www.fintro	Different from rf6809: 24-bit adrs, op	8-bit version, has inst. Cache	
rf6809	https://github.com/alpha	stable	Robert Finch		6809	12	12	artix-7	Robert Finch	6500		6	5	120	##	v21.2	0.50	4.0	2.3	X	Y	system	21	rf6809	Y	asm	N	64K	64K	Y	44	13	8	2022	2022	http://www.fintro	Different from rf6809: 36-bit adrs, op	12-bit version, has inst. Cache	
rfc-core	https://opencores.org/en/	planning	Manuel Imhof		RISC	16	16	kintex-7	James Brakefield	349		6	1	526	##	14.7	0.67	3.0	336.8	X	B	vhdl	13	CPU	Y	asm	N	1K	1K	Y	8	4	2001	2009		ggpu Under Construction, derived from Nvuii core by Jeff Bush	derived clocks: estimated derating		
risc_cpu	https://electron	untested			accum	8	8																																
risc_uw_dnn	https://github.com/Shichu	stable	Justin Qiao		risc	32	32														I	Y	system	98	cpu	Y	asm	Y	4G	4G	Y	28	32	5	2022	2023	https://github.com	real-time device 4 recognizing hardware	senior project at UW, MIPS derivative (WISC-SP)
risc0	https://sourcefire	stable	Niklaus Wirth		RISC	32	32	kintex-7	James Brakefield	1186		6	4	6	110	##	14.7	0.67	1.0	61.9	X		verilog	8	RISC0	Y	yes	N	4G	4G					2011	2018	https://people.inf	minimalist Wirth, education tool	Lola: https://people.inf.ethz.ch/wirth/Lola/index.html
risc-16	https://github.com/beta	stable	Bruce Jacob		RISC	16	16																																
risc16_archer	https://github.com/csimulation	stable	Alexander Archer		RISC	16	16	zuSe	James	simulation only																													
risc16f84	https://opencores.org/en/	stable	John Clayton		PIC16	8	14	kintex-7	James Brakefield	375		6																											
risc5	http://www.pro	beta	Niklaus Wirth		RISC	32	32	zu-3e	James	IBUF clocking		6	4		213	##	v21.1	1.00	1.0																				
risc5	https://github.com/beta	stable	Niklaus Wirth		RISC	32	32	zu-3e	James Brakefield	1936	392	6	4		213	##	v21.1	1.00	1.0	109.9																			
risc5	http://www.pro	beta	Niklaus Wirth		RISC	32	32	zu-2e	James Brakefield	2001	392	6	4		177	##	v20.1	1.00	1.0	88.3																			
risc5	http://www.pro	beta	Niklaus Wirth		RISC	32	32	kintex-7	James Brakefield	2441		6	4	1	92	##	14.7	1.00	1.0	37.8																			
risc5	http://www.pro	beta	Niklaus Wirth		RISC	32	32	atrx-7-35	James Brakefield	2913		6	48	50	##	v20.1	1.00	1.0	17.2																				
risc5a	http://www.pro	beta	Niklaus Wirth		RISC	32	32																																
risc5x	https://opencores.org/en/	stable	Mike		PIC16	8	14	kintex-7	James	RLOC constraint errors		6																											
risc63	https://github.com/alpha	stable	Dominik Salvat		RISC	64	64																																
risc8	https://web.archive	stable	Tom Coonan		PIC16	8	12	kintex-7	James Brakefield	355		6																											
risc8softcore	https://github.com/osresc	stable	Tammell Hudson		AVR	8	16																																
riscff	https://github.com/Expressif	stable	Expressif		RISC	16	16																																
risc-fuggit	https://github.com/itsShah	stable	Nikhil Shah		RISC	32	32																																
riscmu	https://opencores.org/en/	stable	Yap Zi He		AVR	8	16	aria-2	James	LPM parameter errors		4																											
risc-compatible	https://opencores.org/en/	stable	Andre Soares		RISC	32	32	kintex-7	James Brakefield	2167		6	1	145	##	14.7	1.00	3.0	22.3	X																			
risc-processor	https://github.com/alpha	stable	Jeff Bush		RISC	32	32	kintex-7	James Brakefield	1445		6	6	161	##	14.7	1.00	1.0	111.6	X																			
riscu1	https://www.sci	stable	S. de Pablo		picoBlaze	8	14	kintex-7	James Brakefield	109		6	3	70	##	14.7	0.33	2.0	560.7	X																			
riscv_birisc	https://opencores.org/en/	stable	Daniel Petrusko		risc-v	64	64																																
riscv_black-par	https://github.com/black	stable	Thomas Hornschuh		risc-v	32	32	kintex-7	James Brakefield			6																											
riscv_bonfire	https://github.com/UC Berkeley	untested	Thomas Hornschuh		risc-v	32	32	kintex-7	James Brakefield			6																											
riscv_boom	https://github.com/UC Berkeley	untested	Thomas Hornschuh		risc-v	32	32	kintex-7	James Brakefield			6																											
riscv_brisvc	https://github.com/UC Berkeley	untested	Thomas Hornschuh		risc-v	32	32	kintex-7	James Brakefield			6																											
riscv_brisvc	https://github.com/UC Berkeley	untested	Thomas Hornschuh		risc-v	32	32	kintex-7	James Brakefield			6																											
riscv_clarinet	https://github.com/HPC-L	untested	Riya Jain et al		risc-v	32	32	aria-2	James	Altera	2616		A		178	##	q18.0	1.00	1.0	68.2	I	B	system	7	clarv	Y	yes	N	4G	4G	Y	45	32	6	2016	2017	https://www.cl	RISC-V with posit arithmetic, bluespec	doesn't make use of block RAM RTL
riscv_clarv	https://github.com/HPC-L	untested	Riya Jain et al		risc-v	32	32	aria-2	James	Altera	2616		A		178	##	q18.0	1.00	1.0	68.2	I	B	system	7	clarv	Y	yes	N	4G	4G	Y	45	32	6	2016	2017	https://www.cl	RISC-V with posit arithmetic, bluespec	doesn't make use of block RAM RTL
riscv_cpu	https://github.com/HPC-L	untested	Riya Jain et al		risc-v	32	32	aria-2	James	Altera	2616		A		178	##	q18.0	1.00	1.0	68.2	I	B	system	7	clarv	Y	yes	N	4G	4G	Y	45	32	6	2016	2017	https://www.cl	RISC-V with posit arithmetic, bluespec	doesn't make use of block RAM RTL
riscv_cpu_veril	https://github.com/HPC-L	untested	Riya Jain et al		risc-v	32	32	aria-2	James	Altera	2616		A		178	##	q18.0	1.00	1.0	68.2	I	B	system	7	clarv	Y	yes	N	4G	4G	Y	45	32	6	2016	2017	https://www.cl	RISC-V with posit arithmetic, bluespec	doesn't make use of block RAM RTL
riscv_croyde	https://github.com/ben-m	untested	Ben Marshall		risc-v	64	64																																
riscv_cva6	https://github.com/ben-m	untested	Ben Marshall		risc-v	64	64																																
riscv_cva6	https://github.com/ben-m	untested	Ben Marshall		risc-v	64	64																																
riscv_cva6	https://github.com/ben-m	untested	Ben Marshall		risc-v	64	64																																
riscv_cva6	https://github.com/ben-m	untested	Ben Marshall		risc-v	64	64																																
riscv_cva6	https://github.com/ben-m	untested	Ben Marshall		risc-v	64	64																																
riscv_cva6	https://github.com/ben-m	untested	Ben Marshall		risc-v	64	64																																
riscv_cva6	https://github.com/ben-m	untested	Ben Marshall		risc-v	64	64																																
riscv_cva6	https://github.com/ben-m	untested	Ben Marshall		risc-v	64	64																																
riscv_cva6	https://github.com/ben-m	untested	Ben Marshall		risc-v	64	64																																
riscv_cva6	https://github.com/ben-m	untested	Ben Marshall		risc-v	64	64																																
riscv_cva6	https://github.com/ben-m	untested	Ben Marshall		risc-v	64	64																																
riscv_cva6	https://github.com/ben-m	untested	Ben Marshall		risc-v	64	64																																
riscv_cva6	https://github.com/ben-m	untested	Ben Marshall		risc-v	64	64																																
riscv_cva6	https://github.com/ben-m	untested	Ben Marshall		risc-v	64	64																																
riscv_cva6	https://github.com/ben-m	untested																																					

_up_all_soft folder	opencores or primary link	status	author	style / clone	year start	year end	FPGA	repor ter	com ents	LUTs ALUT	Dff	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /inst	ven dor	U SO	src code	#src files	top file	do u	tool chain	flt pt	Veri log	max dat	max inst	byte adrs	adr m	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments
riscv_riscboy	https://github.com/Wren	untested	Luke Wren	risc-v	32	32																Y	verilog	54	riscboy_fp	Y	yes	N	4G	4G	Y	45	32	2018	2021		portable games console design, PCB dsgn, see riscv_hazard385		
riscv_rocket	https://github.com/AndrewWaterman	untested	Andrew Waterman	risc-v	32	32																Y	scala	28	r5p-mouse	Y	yes	N	4G	4G	Y	32	32	2016	2018		four variants including single cycle, multi-cycle, synthesis collapse		
riscv_rp32	https://github.com/ColinRiley	untested	Colin Riley	risc-v	32	32																Y	verilog	14	core	Y	yes	N	4G	4G	Y	32	32	2015	2020	http://fabs.domip	Series of 16 tutorials on up design, w/ RPU up. TPU now discarded		
riscv_rsd	https://github.com/rsg-d	untested	Susumu Mashimo	risc-v	32	32		artix-7	Colin Riley	3291		6	12	1	100	##	14.7	1.00	1.0	30.4			Y	system verilog	14	core	Y	yes	N	4G	4G	Y	32	32	2020	2020		RISC-V out-of-order superscalar processor	
riscv_rtg4	https://github.com/mature	untested	microsemi	risc-v	32	32		zynq	Susumu Mashimo	28166		6			90			1.00	1.0	3.2			Y	system verilog	14	core	Y	yes	N	4G	4G	Y	32	32	2018	2020	https://github.com	risc-v for actel FPGAs, tcl files only	based on rocket chip
riscv_rudolv	https://github.com/bobbb	untested	Jörg Mische	risc-v	32	32		kintex-7-3	Jörg Mische	545		6			200	##		1.00	1.0	367.0	ALMx		verilog	4	pipeline	Y	yes	N	4G	4G	Y	32	5	2021	2021		RISC-V processor for real-time systems	34 clock mult & divide	
riscv_rv01_core	https://opencores.org/p/riscv_rv01_core	stable	Stefano Tonello	risc-v	32	32		kintex-7-3	James Brakefield	13997		6	4	62	130	##	14.7	1.00	1.0	9.3	X		vhdl	65	rv01_self	Y	yes	N	4G	4G	Y	32	32	2015	2017		all files in one directory	two self test tops	
riscv_rv12	https://github.com/roalogic	untested	Roa Logic BV	risc-v	32	32		aria-2	James Brakefield			A				##	q18.0						system verilog	16	rv12poc	Y	yes	N	4G	4G	Y	32	32			https://roalogic.com			
riscv_rv16poc	https://github.com/AntonMause	untested	Anton Mause	risc-v	16	32															A		vhdl	16	rv16poc	Y	yes	N	64K	4K	Y	33	32	2019	2023		small 16 bit CPU based on RISC-V RV32I	reduced version of Actel RISC-V?	
riscv_rv3n	https://github.com/riscv/riscv_rv3n	untested	U Xinbing	risc-v	32	32																	verilog	17	serv_top	Y	yes	N	4G	4G	Y	32	32	2020	2020		RV32IMC processor core, which has a new pipeline with "3+N" stages		
riscv_rvbs	https://github.com/CTSRD	untested	Alexandre Joannou	risc-v	32	32																	bluespec	33	core	Y	yes	N	4G	4G	Y	32	32	2020	2020		descript of the RISC-V instruction set in Bluespec, requires bluespec, no verilog code		
riscv_scarv-cpu	https://github.com/scaryd	untested	Daniel Page	risc-v	32	32																Y	verilog	31	frv_core	Y	yes	N	4G	4G	Y	32	32	2019	2020	https://www.ukris	side channel hardened, no cache, branch prediction or virtual memory, research project		
riscv_scr1	https://github.com/syntacore	untested	Syntacore	risc-v	32	32		aria-2	James Brakefield			A				##	q18.0						system verilog	47	scr1_top	Y	yes	N	4G	4G	Y	32	32	2017	2018	http://syntacore.com			
riscv_scr1	https://github.com/syntacore	untested	Syntacore	risc-v	32	32																	system verilog	47	scr1_core	Y	yes	N	4G	4G	Y	32	32	2017	2021	http://syntacore.com			
riscv_serv	https://github.com/olofkindgren	untested	Olof Kindgren	risc-v	32	32		ice40				4									L		verilog	17	serv_top	Y	yes	N	4G	4G	Y	45	32	2018	2021	https://riscv.org/2	RISC-V contest prize, 1-bit ALU	https://github.com/olofk/corescore	
riscv_serv	https://github.com/olofkindgren	untested	Olof Kindgren	risc-v	32	32		vu37p	Olof Kindgren	215		6		0.5		##		1.00	32.0				verilog	52	serv_top	Y	yes	N	4G	4G	Y	45	32	2018	2021	https://riscv.org/2	6K cores in vu37p, reg-file in blk-RAM	https://github.com/olofk/corescore	
riscv_shakti	https://github.com/olofkindgren	untested	IIT Madras	risc-v	32	32																	bluespec	25	core	Y	yes	N	4G	4G	Y	32	3	2014	2021	https://shakti.org	~8 different riscv cores, Madras India	several web sites & datings	
riscv_sifive	https://www.sifive.com	untested	ASIC	risc-v	32	32																	proprietary	Y	yes	N	4G	4G	Y	32	32					https://www.sifive.com	ASIC IP house, 32-bit "freedom" core	free Artix-7 bitstream	
riscv_sifive	https://www.sifive.com	untested	ASIC	risc-v	64	32																	proprietary	Y	yes	N	4G	4G	Y	32	32					https://www.sifive.com	ASIC IP house, 64-bit "freedom" core	free Artix-7 bitstream	
riscv_snitch	https://github.com/WIP	untested	Florian Zaruba	risc-v	32	32																	system verilog	87	snitch	Y	yes	N	4G	4G	Y	32	32	2023	2023	https://www.sifive.com	single-stage, single-issue, in-order RISC-V core (RV32I or RV32E), 32-bit integer and 64-bit float		
riscv_sodor	https://github.com/berkeley	untested	UC Berkeley	risc-v	32	32																Y	scala	top	core	Y	yes	N	4G	4G	Y	32	32	2019	2021	https://giters.com	actively being developed		
riscv_spu32	https://github.com/rafaelcalcada	untested	Merten Maik	risc-v	32	32																	verilog	21	steel_top	Y	yes	N	4G	4G	Y	32	3	2020	2020	https://github.com/olofk/corescore	github version has vivado proj	under grad thesis	
riscv_steel	https://opencores.org/p/riscv_steel	untested	Rafael Calçada	risc-v	32	32		zu-2e	James Brakefield	1775		6			208	##	v19.2	1.00	1.0	117.4			verilog	21	steel_top	Y	yes	N	4G	4G	Y	32	3	2020	2020	https://github.com/olofk/corescore	github version has vivado proj	under grad thesis	
riscv_steel	https://opencores.org/p/riscv_steel	untested	Rafael Calçada	risc-v	32	32		atrx-7-3	James Brakefield	1784		6			116	##	v19.2	1.00	1.0	65.0			verilog	21	steel_top	Y	yes	N	4G	4G	Y	32	3	2020	2020	https://github.com/olofk/corescore	github version has vivado proj	under grad thesis	
riscv_swerv	https://github.com/WesternDigital	untested	Western Digital	risc-v	32	32		ZCU102	Western Digital	30128		6	4	62				1.00	1.0				system verilog	46	core	Y	yes	N	4G	4G	Y	32	32	2019	2020	https://blog.westerndigital.com	9 stage pipe, dual issue	risc-v SoC for fpga, riscv_swerv_eh1_fpga now v2	
riscv_taiga	https://github.com/ericmatthews	untested	Eric Matthews	risc-v	32	32		zynq	Chaitin Tarawneh	1551		1		123				1.00	1.0	79.3	IX		bluespec-verilog	Y	yes	N	4G	4G	Y	32	32	2017	2022	https://poets-proj.com	TAIGA: A new RISC-V soft-processor for message-passing architecture designed for FPGA clusters	33% smaller & 39% faster than LEON3			
riscv_tinsel	https://github.com/andmiele	untested	Andmiele	risc-v	32	32												1.00	3.0				system verilog	14	system_top	Y	yes	N	4G	4G	Y	32	32	2022	2022	https://poets-proj.com	micro-coded, 3-4 clocks/inst, base integer ISA		
riscv_uarisc	https://github.com/ultra-embedded	untested	Ultra Embedded	risc-v	32	32		kintex-7-3	James Brakefield	missing files						##	14.7	1.00	1.0				verilog	7	riscv_core	Y	yes	N	4G	4G	Y	32	32	2015	2015	https://opencores.org/p/riscv_uarisc	Simple, small, multi-cycle 32-bit RISC-V CPU implementation		
riscv_uru-core	https://github.com/tomasz-wlowski	untested	Tomasz Wlowski	risc-v	32	32		kintex-7-3	James Brakefield	missing files						##	14.7	1.00	1.0				verilog	26	frv_cpu_alu	Y	yes	N	4G	4G	Y	32	5	2019	2019	https://opencores.org/p/riscv_uru-core	"toy" 5 stage RISC-V CPU implementing the rv32imc		
riscv_vanilla	https://github.com/ben-marshall	untested	Ben Marshall	risc-v	32	32		artix-7	Ben Marshall	2422		6			150			1.00	2.0	31.0			verilog	26	frv_cpu_alu	Y	yes	N	4G	4G	Y	32	5	2019	2019	https://opencores.org/p/riscv_vanilla	"toy" 5 stage RISC-V CPU, implementing the rv32imc		
riscv_vexriscv	https://github.com/ben-marshall	untested	Charles Papon	risc-v	32	32		artix-7	Charles Papon?			6						0.52	1.0		X		verilog	26	frv_cpu_alu	Y	yes	N	4M	4M	Y	32	5	2018	2018	https://riscv.org/2	verilog source	scala not needed	
riscv_vexriscv	https://github.com/ben-marshall	untested	Charles Papon	risc-v	32	32		artix-7	Charles Papon	481		6			346			0.52	1.0	374.1	X		scala	smallest	core	Y	yes	N	4M	4M	Y	32	5	2023	2023	https://riscv.org/2	performance #5 for 8 configurations of "Briery" is SOC variant		
riscv_vexriscv	https://github.com/ben-marshall	untested	Charles Papon	risc-v	32	32		artix-7	Charles Papon	1399		6			295			1.00	1.0	210.9	X		scala	full no ca	core	Y	yes	N	4G	4G	Y	32	5	2023	2023	https://riscv.org/2	performance #5 for 8 configurations of "Briery" is SOC variant		
riscv_vhdl	https://opencores.org/p/riscv_vhdl	untested	Sergey Khabarov	risc-v	64	32		kintex-7-3	James Brakefield	many files, missing type		6			##	14.7	1.00	1.0				Y	vhdl & verilog	46	cpu	Y	yes	N	4G	4G	Y	32	32	2016	2018	https://github.com	System-On-Chip based on bare Rocket	both rocket & river cores	
riscv_wolv2	https://github.com/tanerc	untested	Taner Öksüz	risc-v	32	32															AX		system verilog	61	cpu	Y	yes	N	4G	4G	Y	32	32	2023	2023	https://github.com	SP & DP flt-pt in VHDL & Sys Verilog	branch target address cache with bimodal branch	
riscv_vroom	https://github.com/mooncamp	untested	Paul Campbell	risc-v	32	32		zu9p	Paul Campbell			6		25		v22.2	4.00	1.0					system verilog	51	cpu	Y	yes	N	4G	4G	Y	32	32	2019	2022	https://hackaday.com	high-end RISC-V implementation	8 IPC (instructions per clock) peak, goal ~4 avert	
riscv_zscale	https://github.com/berkeley	untested	UC Berkeley	risc-v	32	32																	scala	top	core	Y	yes	N	4G	4G	Y	32	32	2015	2017	https://github.com/berkeley	not maintained & not conformant		
rise	https://opencores.org/p/rise	untested	Jlechner et al	RISC	16	16		kintex-7-3	James Brakefield	missing black boxes		6	1					14.7	0.67	1.0	X		vhdl	26	rise	Y	asm	N	64K	64K	Y	16	5	2006	2010	en.wikipedia.org/wiki/Rise	ARM style register usage		
rj32	https://github.com/rj45	untested	alpha	RISC	16	16																	vhdl	8	top	Y	asm	N	64K	64K	Y	32	16	2013	2022	https://github.com	Digital schematic editor	nanogo compiler, youtube videos	
rj5c	https://github.com/rj45	untested	alpha	RISC	32	32																	schematic	6	core	Y	yes	N	4G	4G	Y	32	32	2022	2022	https://github.com	Digital schematic, 16-bit data paths, micro-coded, multi-cycle		
rois	https://github.com/rafaelcalcada	untested	James Brakefield	RISC	24	24		zu-2e	James Brakefield	627		6			382																								

_up_all_soft folder	opencores or primary link	status	author	style / clone	year start	year end	FPGA	reporter	comments	LUTs ALUT	Dff	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	U OS	src code	#src files	top file	U do	tool chain	flt pt	32 bit	max dat	max inst	byte adrs	adr # inst	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments				
sparc64soc	https://opencores.org/view/SPARC64	stable	Dmitry Rozhdzvenski	SPARC	64	32	kintex-7	James Brakefiel	errors			6				##	14.7	2.00	1.0		X	Y	verilog	263	W1	N	Y								2009	2010		huge source file count	work in progress - with no progress				
spartanMIC	http://www.spa	stable	Falk Hasler	RISC	18	18	kintex-7	James Brakefiel		853		6	1	2	120	##	14.7	0.67	1.0	94.6	X	Y	verilog	38	spartanmic	N	asm	Y		4G	4G	Y			32	8	2012	2014		SPARC like register windows			
spu-i586	https://github.com/stephane-wip/spu-i586	stable	Lini Mestari	x86	32	8	kintex-7	James Brakefiel		32144		6	4	28	73	##	14.7	1.00	2.0	1.1	X	Y	verilog	37	top_sys	Y	yes	N		64K	64K	Y	34			2010	2016	http://imeshoo.net	gate level dsqn, vivado project also	http://img.youtube.com/vi/2W1guvhtCUE/0.jpg			
spu-mark-ii	https://github.com/stephane-wip/spu-mark-ii	stable	WIP	stack	16	16																Y	verilog	17	loc	Y	N									2010	2016		micro-code ISA stack machine	ISA at doc/specs/spu-mark-ii.md			
src	https://opencores.org/view/src	untested	Heuring & Jordan	RISC	32	32																Y	verilog	3	core	Y	asm	N	Y	1K	8K	Y	41	3		2012	2020	https://www.zeepe.com	book by Heuring & Jordan	also Kilts cpt17 Adv-FPGA dsqn			
srbcc	https://opencores.org/view/srbcc	stable	Rodney Sinclair	redstone	8	8	kintex-7	Rodney Sincla														Y	verilog	20	board	Y	asm	N	Y	64K	64K	Y	5			2012	2020	https://github.com/rodneysinclair/redstone	Python program generates the Verilog	inst after branch/call/rtn always execs			
ssppu	https://github.com/rodneysinclair/ssppu	stable	rodneysinclair	redstone	8085	8	16			196		6			474		14.7	0.33	1.0	797.9	IX	Y	verilog	3	core	Y	asm	N	Y	1K	8K	Y	41	3		2012	2020	https://archive.org/details/8085-2018-01-01	SAP-1 (Simple-As-Possible) architecture	small subset of 8085			
stack_machine	https://people.eec.toronto.edu/~arlet/stack_machine	stable	Bruce R. Land	stack	16	16	cyclone10	James Brakefiel		5101		4	6	29	66	##	q18.0	0.67	0.3	25.9	X	Y	verilog	9	VGA_sram	Y	asm	N	N	64K	4K	N				2009	2011	https://people.eec.toronto.edu/~arlet/stack_machine	(3) up cores, Cornell course material	VGA output, uses Nakano's tiny_cpu			
stack-cpu	https://github.com/Arlet/stack-cpu	stable	Arlet Ottens	stack	16	16																Y	verilog	2	cpu	Y	asm	N	N	64K	64K	N	23			2011	2017		3 or 4 stacks, load/store with stack del	xilinx block RAM			
stacks-16-bit	https://github.com/cristi/stacks-16-bit	stable	cristi	RISC	16	16																Y	schematic	36													2011	2017	https://www.instrum.com	Digital schematic, TTL & 3 layer bread	pictures of 3 layer breadboard		
storm_core	https://opencores.org/view/storm_core	beta	Stephan Nolting	ARM7	32	32	kintex-7	James Brakefiel		2312		6	3		179	##	14.7	1.00	1.0	77.4	IX	Y	vhdl	16	core	Y	yes	N	4G	4G	Y			32	8	2011	2014		1 & D caches not compiled				
storm_soc	https://opencores.org/view/storm_soc	stable	Stephan Nolting	ARM7	32	32	kintex-7	James Brakefiel		3514		6	3	4	159	##	14.7	1.00	1.0	45.2	X	Y	vhdl	40	storm_top	Y	yes	N	4G	4G	Y			32	8	2012	2015		STORM SoC	cache & no peripherals			
streamer16	http://www.ultr	stable	Myron Pilchota	forth	16	16	kintex-7	James Brakefiel		143		6			417	##	14.7	0.20	1.2	485.6	X	Y	vhdl	8	streamer	Y	yes	N	N	64K	64K	N	8	2		2001	2001	http://www3.svm	MIPS/instr reduced	2nd web adr non-functional			
sub86	https://opencores.org/view/sub86	alpha	Jose Risetto	x86	16	16	kintex-7	James Brakefiel		1916		6			172	##	14.7	0.67	3.0	20.1	X	Y	verilog	1	sub86	Y	yes	N	N	64K	64K	Y			7	2012	2013		very small x86 subset core	no segment registers, limited op-codes			
suite-16	https://github.com/monst/suite-16	stable	Ken Boak	accum	16	8																Y	schematic	7														2020			Digital schematic, version of sweet-16		
superscaler-risc	https://github.com/riscv/superscaler-risc	stable	U Xinbing	risc-v	32	32																Y	verilog	15	ssrv_top	Y	yes	N	4G	4G	Y			32			2019	2020		Super-scalar out-of-order RV32IMC	performance: 6.4 CoreMark/MHz		
supersmall	http://www.eec	stable	Michael Ritchie	RISC	32	32	stratix-3	Michael Ritch		207		A		2+8	126	##	q9.0	1.00	16.0	38.1	I	Y	verilog			Y	yes	N											2005	2009		2-bit serial, Mostly MIPS1 compliant	Copyright 2005,2006,2009 Jonathan Rose, and t
suila-III	http://www.exp	beta	Wolfgang Forster	68000	16	16	arria-2	James Brakefiel		7388		A			55	##	q13.1	0.67	4.0	1.3	I	Y	vhdl	11	wf68k00ip	Y	yes	N	N	4G	4G	Y			16			2013	2013		for use as an Atari ST		
suslik	https://opencores.org/view/suslik	alpha	Goran Dakov	RISC	32	32	kintex-7	James Brakefiel				A				##	14.7	1.00	1.0			Y	verilog	4	cpu	Y	asm	N	N	4G	4G	Y						2015	2016		"arithmetic core"	has testbench & caches	
sweet32	https://opencores.org/view/sweet32	alpha	Valentin Angelovski	MIPS	32	16	kintex-7	James Brakefiel		1050		6	1		142	##	14.7	1.00	1.0	135.1	X	B	vhdl	2	Sweet32_1	Y	yes	N	N	4G	4G	Y	26		16	2014	2015		targets MACHXO2, no RAM				
sweet32	https://opencores.org/view/sweet32	alpha	Valentin Angelovski	MIPS	32	16	kintex-7	James Brakefiel		1797		6	1	2	185	##	14.7	1.00	1.0	103.1	X	Y	vhdl	28	sweet32_2	Y	yes	N	N	4G	4G	Y	26		16	2014	2015		targets MACHXO2, DDR RAM	clock divider to Sweet32_v1_core			
sweet32	https://opencores.org/view/sweet32	alpha	Valentin Angelovski	MIPS	32	16	kintex-7	James Brakefiel		1177		6	1		116	##	14.7	1.00	1.0	98.8	X	B	vhdl	2	Sweet32_1	Y	yes	N	N	4G	4G	Y	26		16	2014	2015		targets MACHXO2, no RAM				
swssp	https://www.ipi	patented	Othman Ahmad	RISC	8+	8+																Y	schematic			Y	Y									8+		2014	2021	https://groups.google.com/group/verilog	patent, "simplest scalable" data/instr s	a template for dsqn configuration of up	
swt16	https://github.com/captain/swt16	stable	captainand	RISC	16	16																Y	verilog	10	swt16-top	Y	asm	N	Y	64K	64K	Y	31	16	5	2020			16-bit, 5-stage RISC up. RTL description in Verilog, includes assembler, simulator, and				
swp	https://opencores.org/view/swp	beta	Sam Gladstone etal	RISC	32	32			too many los													Y	verilog	12	swp	Y	yes	N		4G	4G	Y			32			2001	2020		basic RISC	too many los	
symphony	http://www.ece	alpha	Jason Yu	vect	32	32																Y	verilog	47	vpu_top	Y	yes	N										2007	2008		vector add-on to NIOS		
synpic12	https://github.com/zpeik/synpic12	stable	Miguel Angel Ajo Pelay	PIC12	8	12	kintex-7	James Brakefiel		474		6		1	197	##	14.7	0.33	1.0	136.8	IX	Y	vhdl	7	synpic12	Y	yes	N	N	256	2K	Y	100	16		2011	2011	http://projects.nb	CHDL to verilog	bad weblink			
sys_180x	https://github.com/zpeik/sys_180x	stable	Zoltan Pekic	RISC	1802	8																Y	vhdl	65	CDP180X	Y	yes	N	64K	64K	Y	100	16		2020		https://hackaday.io/project/1802-using-mcc-ucode-compile	ucoded 1802 using mcc ucode compile	https://github.com/zpeik/MicroCodeCompiler				
sys_emz1001	https://github.com/zpeik/sys_emz1001	stable	Zoltan Pekic	S2000	4	8	spartan3	Zoltan Pekic		1022	344	4				##	14.7	0.16			X	Y	vhdl	26	EMZ1001A	Y	asm	N	Y	128	4K	Y	59			2022		https://hackaday.io/project/1802-using-mcc-ucode-compile	recreation of Iskra EMZ1001 4-bit micr	no block ram? Picture of original chip			
sys9800	https://github.com/zpeik/sys9800	stable	Zoltan Pekic	TMS58000	4	12																Y	vhdl	26	sys9800	Y	yes	N	Y	12	512					2019	2020	https://hackaday.io/project/1802-using-mcc-ucode-compile	calculator chip, both TI Datamath and	256x52 micro code			
sys9800	https://github.com/zpeik/sys9800	stable	Zoltan Pekic	TMS58000	4	12																Y	vhdl	26	sys9800	Y	yes	N	Y	12	512					2019	2020	https://hackaday.io/project/1802-using-mcc-ucode-compile	calculator chip, both TI Datamath and	256x52 micro code			
system01	https://members.optushome.com.au/jekent/	beta	John Kent, David Burne	6801	8	8	kintex-7	James Brakefiel		834		6			204	##	14.7	0.33	4.0	20.2	X	Y	vhdl	10	system01	Y	yes	N	N	64K	64K	Y						2013	2020	https://opencores.org/view/system01	8-bit 8080 CPU based on 290X bit-slice series of devices AMD 1978 51 pge ap note		
system05	https://opencores.org/view/system05	beta	John Kent, David Burne	6801	8	8	kintex-7	James Brakefiel		1631		6	41	88		##	14.7	0.33	3.0	6.0	IX	Y	vhdl	40	cpu0091	Y	yes	N	N	64K	64K	Y	44	13	8	2003	2009	http://members.optushome.com.au/jekent/	known bugs & untested instructions	opencores download URL incorrect, use col E			
system09	https://opencores.org/view/system09	stable	John Kent, David Burne	6801	8	8	kintex-7	James Brakefiel		1218		6			153	##	14.7	0.33	4.0	10.3	X	Y	vhdl	17	cpu11	Y	yes	N	N	64K	64K	Y						2003	2009	http://members.optushome.com.au/jekent/	known bugs & untested instructions	opencores download URL incorrect, use col E	
system11	https://opencores.org/view/system11	alpha	John Kent, David Burne	68HC111	8	8	kintex-7	James Brakefiel		2235		4	4		46	##	14.7	0.33	4.0	1.7	X	Y	vhdl	21	cpu08	Y	yes	N	N	64K	64K	Y						2003	2009	http://members.optushome.com.au/jekent/	known bugs & untested instructions	opencores download URL incorrect, use col E	
system68	https://opencores.org/view/system68	stable	John Kent, David Burne	6801	8	8	spartan-3	James Brakefiel		2235		4	4		46	##	14.7	0.33	4.0	1.7	X	Y	vhdl	21	cpu08	Y	yes	N	N	64K	64K	Y						2003	2009	http://members.optushome.com.au/jekent/	known bugs & untested instructions	opencores download URL incorrect, use col E	
system6801	https://opencores.org/view/system6801	stable	Michael L. Hansenfratz	6801	8	8	cyclone-3	James Brakefiel		1507		4	3	73		##	14.7	0.33	4.0	4.0	I	Y	vhdl	15	wb_cyclon	Y	yes	N	N	64K	64K	Y						2003	2009	http://members.optushome.com.au/jekent/	known bugs & untested instructions	opencores download URL incorrect, use col E	
t180-cpu	https://opencores.org/view/t180-cpu	stable	Leonard Branden	accum	16	16	kintex-7	James Brakefiel		709		6			83	##	14.7	0.67	3.0	26.2	X	Y	vhdl																				

_up_all_soft folder	opencores or primary link	status	author	style / clone	year start	year end	FPGA	reporter	comments	LUTs ALUT	DFF	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	C SO	src code	#src files	top file	tool do	flg pt	flg pt	max dat	max inst	byte adrs	adr inst	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments	
up1232	http://www.dtle.com	stable	Santiago de Pablo	RISC	8	16	kintex-7-3	James Brakef	220			6		244	##	14.7	0.33	3.0	122.0	X		vhdl	3	up1232a		N		64K	64K	Y	33	2	32	2000	2000		bare core, prog size 4K to 64K	description in source files	
up3	https://people.ece.cornell.edu/eece676	stable	Bruce Land	RISC	8	16	cyclone2	James Brakef	186			4	1		##	q8.0						verilog	1	de2_top		N		64K	64K	Y	33	2	32	2000	2000		basic core is scomp, used by up3 & de2_top		
urisc	https://www.ece.cornell.edu/eece676	errors	Fahad Mavaddat	RISC	16	32	kintex-7-3	James Brakef	186			4			##	q8.0	0.67	4.0				vhdl	31	urisc	Y	N		64K	64K	N	1			1987	2012	https://cs.uwaterloo.ca/~dave/urisc/	Ultimate Reduced Instruction Set Computer	as an index register	
usimplex	https://opencores.org/view,usimplex	stable	Pablo Salgado et al	ATTA	12	12	stratix-2	Pablo Salgado	48			4		134		q9.1	0.17	2.0	237.9	I		vhdl	3	usimplex	cpu	N		512	512		8			2011	2011	http://www.eit-lab.com	part of university course, simplex+4 has an index register	bad weblink	
uTTA	https://www.silvaco.com	stable	Hans Tiggeleer	TTA	16	16	kintex-7-3	James Brakef	810			4	1	57	##	14.7	0.67	1.0	47.4	X		vhdl	23	utta_strud	N	asm	N		4G	4G	Y	16			2008	2008	https://www.silvaco.com	free for Altera	3500 LUTs on Stratix-III
v1_coldfire	https://www.silvaco.com	stable	IPextreme	68000	16	16	cyclone-3	FreeScale	5000			4		80	##	q10.0	0.89	1.0	14.2	I		verilog		Y	yes	N		4G	4G	Y	16			2008	2008	https://www.silvaco.com	Free for Altera	3500 LUTs on Stratix-III	
v586	https://opencores.org/view,v586	beta	Jose Risetto	x86	32	8	zu-3e	James vivado	defaults			6	12	102	##	v21.1	1.00	2.0		X		verilog	22	core	Y	yes	N		1M	1M	Y				2014	2016	https://github.com/UCNhm88ab54cwg	MMU & caches, branch cache	www.youtube.com/channel/UCNhm88ab54cwg
v586	https://opencores.org/view,v586	beta	Jose Risetto	x86	32	8	zu-3e	James Brakef	2282			6	12	102	##	14.7	1.00	2.0	2.3	X		verilog	22	v586	Y	yes	N		1M	1M	Y				2014	2016	https://github.com/UCNhm88ab54cwg	MMU & caches, branch cache	www.youtube.com/channel/UCNhm88ab54cwg
v6502	https://github.com/BuqK	untested	Ryu Kojiro	6502	8	8	zu-3e	James Brakef	868	131	6			250	##	v21.1	0.33	3.0	31.7	X		vhdl	23	v6502	Y	yes	N	64K	64K	Y				2019	2020	https://opencores.org/view,v6502	6502 with extras: 16-bit stack pointer	https://www.youtube.com/watch?v=K3JH-f_r0E	
v65c816	https://github.com/BuqK	untested	Valerio Venturi	6502	8	8	cyclone-IV	Valerio Venturi	1693			4		25	##	v21.1	0.33	3.0	1.6	I		vhdl	26	v6502	Y	yes	N	64K	64K	Y				2011	2023	https://opencores.org/view,v6502	6502 with extras: 16-bit stack pointer	https://www.youtube.com/watch?v=K3JH-f_r0E	
v65c816	https://github.com/BuqK	untested	Valerio Venturi	6502	8	8	cyclone-IV	Valerio Venturi	1693			4		25	##	v21.1	0.33	3.0	1.6	I		vhdl	26	v65c816	Y	yes	N	64K	64K	Y				2011	2023	https://opencores.org/view,v65c816	renamed v6502 to v65c816, softcore	https://www.youtube.com/watch?v=K3JH-f_r0E	
verilog1802	https://github.com/BuqK	errors	James Bowman	1802	8	8	kintex-7-3	James Brakef	475	112	6			333	##	v21.1	0.33	3.0	77.2	X		verilog	3	cdp1802	Y	yes	N	64K	64K	Y				2015	2020	http://ladybug.xs4all.nl/ariet/fpga/6502/	runs Camelforth	all except RAM in one source file	
verilog-6502	https://github.com/BuqK	stable	Ariet Ottens	6502	8	8	zu-3e	James Brakef	407			6		200	##	v21.1	0.33	3.0	40.6	X		verilog	2	cpu	yes	N	64K	64K	Y				2007	2018	http://ladybug.xs4all.nl/ariet/fpga/6502/	sync memory, e.g. use block RAM			
verilog-6502	https://github.com/BuqK	stable	Ariet Ottens	6502	8	8	zu-3e	James Brakef	407			6		200	##	v21.1	0.33	3.0	40.6	X		verilog	2	cpu	yes	N	64K	64K	Y				2007	2018	http://ladybug.xs4all.nl/ariet/fpga/6502/	sync memory, e.g. use block RAM			
verilog-6502C	https://github.com/BuqK	alpha	Ariet Ottens	6502	16	8	zu-3e	James vivado	327	98	6			370	##	v21.1	0.33	3.0	124.6	X		verilog	26	cpu	yes	N	64K	64K	Y				2011	2021	https://github.com/BuqK	used in 100MHz 6502 DIP module	rewritten for 6LUTs, spartan6 version has black		
verilog-6502C	https://github.com/BuqK	alpha	Ariet Ottens	6502	16	8	zu-3e	James vivado	327	98	6			370	##	v21.1	0.33	3.0	124.6	X		verilog	5	gop16	yes	N		4G	4G					2011	2018	https://github.com/BuqK	16-bit data RAM "bytes"	boot ROM mapped to LUTs?	
verilogboy	https://hackaday.com	alpha	Wenting Zhang	risc-v	8	8	zu-3e	James vivado	872	608	6			313	##	v21.1	1.00	3.0	119.5	X		verilog	36	vbh	Y	yes	N	64K	64K	Y				2019	2019	https://github.com/BuqK	Game Boy in Verilog, both CPU (SM83)	uses riscv_plicov32 core	
verilogboy	https://hackaday.com	alpha	Wenting Zhang	SM83	8	8	zu-3e	James vivado	2415	1601	6	4	238	##	v21.1	0.33	3.0	10.8	X	Y		verilog	22	boy	Y	yes	N	64K	64K	Y				2019	2019	https://github.com/BuqK	Game Boy in Verilog, both CPU (SM83)	also https://github.com/neildryan/GBA	
verilog-harvard	https://github.com/BuqK	untested	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net	6			6		250	##	v21.1	0.67	1.0	101.5	X		verilog	7	cpu02	Y	N	Y	64K	64K	N	23	4	5	2019	2019	https://github.com/BuqK	multi-driven nets	multi cycle CPU that has an IPC of 1	
verilog-harvard	https://github.com/BuqK	untested	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net	6			6		250	##	v21.1	0.67	1.0	101.5	X		verilog	7	cpu03	Y	N	Y	64K	64K	N	23	4	5	2019	2019	https://github.com/BuqK	multi-driven nets	5-stage pipelined CPU, same for cpu4 thru cpu7	
verilog-harvard	https://github.com/BuqK	untested	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net	6			6		250	##	v21.1	0.67	1.0	101.5	X		verilog	7	cpu04	Y	N	Y	64K	64K	N	23	4	5	2019	2019	https://github.com/BuqK	multi-driven nets	Data forwarding from the ALU	
verilog-harvard	https://github.com/BuqK	untested	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net	6			6		250	##	v21.1	0.67	1.0	101.5	X		verilog	7	cpu05	Y	N	Y	64K	64K	N	23	4	5	2019	2019	https://github.com/BuqK	multi-driven nets	Branch prediction with a BTB with 2-bit saturat	
verilog-harvard	https://github.com/BuqK	untested	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net	6			6		250	##	v21.1	0.67	1.0	101.5	X		verilog	7	cpu06	Y	N	Y	64K	64K	N	23	4	5	2019	2019	https://github.com/BuqK	multi-driven nets	tournament branch predictor	
verilog-harvard	https://github.com/BuqK	untested	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net	6			6		250	##	v21.1	0.67	1.0	101.5	X		verilog	7	cpu07	Y	N	Y	64K	64K	N	23	4	5	2019	2019	https://github.com/BuqK	multi-driven nets	Memory latency parameter	
verilog-harvard	https://github.com/BuqK	untested	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net	6			6		250	##	v21.1	0.67	1.0	101.5	X		verilog	8	cpu08	Y	N	Y	64K	64K	N	23	4	5	2019	2019	https://github.com/BuqK	multi-driven nets	instruction cache and data cache	
verilog-harvard	https://github.com/BuqK	untested	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net	6			6		250	##	v21.1	0.67	1.0	101.5	X		verilog	9	cpu09	Y	N	Y	64K	64K	N	23	4	5	2019	2019	https://github.com/BuqK	multi-driven nets	DMA module and its interrupt mechanism	
verilog-harvard	https://github.com/BuqK	untested	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net	6			6		250	##	v21.1	0.67	1.0	101.5	X		verilog	10	cpu10	Y	N	Y	64K	64K	N	23	4	5	2019	2019	https://github.com/BuqK	multi-driven nets	DMA interleaved with instructions that access s	
verilog-harvard	https://github.com/BuqK	untested	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net	6			6		250	##	v21.1	0.67	1.0	101.5	X		verilog	5	cpu01	Y	N	Y	64K	64K	N	23	4	5	2019	2019	https://github.com/BuqK	multi-driven nets	single cycle CPU that has an IPC of 1	
verilog-harvard	https://github.com/BuqK	untested	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net	6			6		250	##	v21.1	0.67	1.0	101.5	X		verilog	74	cpu	Y	N	Y	64K	64K	N	23	4	5	2019	2019	https://github.com/BuqK	multi-driven nets	ten implementations of increasing soft	
verysimplecpu	https://github.com/MC25	untested	Abdullah Yildiz	mem	32	32																verilog		Y	yes	N	16K	16K	N	8	2			2014	2019	https://github.com/BuqK	educational, 2 address, public version is missing processor RTL	single memory & test bench RTL	
vespa	http://www.arcl.unimelb.edu.au	untested	David J. Ulfja	RISC	32	32																verilog		Y	yes	N	4G	4G	N	16			32	2005	2005	https://github.com/BuqK	from book: Designing Digital Computer Systems with Verilog 0-521-82866-X, Un. Minn		
vhdl_cpu	https://github.com/CGras	untested	Charles Grassin	accum	8	16	spartan3	Charles Grass	203	116	4					14.7	0.20	2.0				vhdl	6	computer	Y	asm	N	256	256	N	14			2017	2020	http://charleslabs.com	educational, very simple	case statement	
vhdl_cpu2	https://github.com/lebric	untested	Fabrice Normandin	mips	32	32																asm		asm	N	4G	4G	Y	29			32	5		2018	2018	https://github.com/BuqK	McGill Un. Course, MIPS CPU/VHDL	MIPS inst card, pipeline hazard notes
vhdl-msp430	https://github.com/BuqK	untested	Rafael Hideo Toyomoto	MSP430	16	16																vhdl	15	processor	Y	yes	N	64K	64K	N	27	16		2018	2018	https://github.com/BuqK	course project, inspired by msp430, very little commentary		
vhdl-processor3	https://github.com/BuqK	untested	Anurag Saha Roy	RISC	8	16																vhdl	8	processor	Y	yes	N	256	256					2019	2019	https://github.com/BuqK	"generic 8-bit processor"	no memory, just IO locations	
vhdl-simple-up	https://github.com/BuqK	untested	Pietro Loreface	RISC	16	16	aria-2	James ran out of memory	A			##	q18.0	0.67	1.0							vhdl	10	processor	Y	N	N	64K	64K	N	16			2014	2014	https://github.com/BuqK	simple processor using VHDL for logic	based on Gray's xsoc	
vhdl-simple-up	https://github.com/BuqK	untested	Pietro Loreface	RISC	16	16	kintex-7-3	James ran out of memory	6			##	14.7	0.67	1.0							vhdl	10	processor	Y	N	N	64K	64K	N	16			2014	2014	https://github.com/BuqK	simple processor using VHDL for logic	based on Gray's xsoc	
vm80a																																							

uP_all_soft folder	opencores or primary link	status	author	style / clone	bits data	bits inst	FPGA	reporter	com ments	LUTs ALUTs	Dff	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS / LUTs	ven dor	SO C	src code	#src files	top file	doc	tool chain	flt pt	max data	max inst	byte adrs	# inst	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments		
z-machine	https://github.com/Robert-Baruch/z-machine	stable	Robert Baruch	CISC	8	8	aria-2	James Brakefield				A						0.33	3.0		X	I	system	15	plugh	Y	N								2016		http://inform-fcti	Z-machine (Zork)	https://www.youtube.com/watch?v=2fNBkUCJ		
zpu	https://github.com/Dyvind-Harboe/zpu	stable	Dyvind Harboe		forth	32	8	kimtex-7-3	James Brakefield	1073		6	3	283	##	14.7	1.00	4.0	65.9	X		vhdl	23	zpu_core	Y	yes	N	4G	4G	Y	37					2008	2009			zpu4: 16 & 32 bit versions, code size 8	
zpuflx	https://github.com/Alastair-M-Robinson/zpuflx	mature	Alastair M. Robinson		forth	32	8	cyclone-3	Alastair M. Robinson	1000		4										vhdl	4	zpu_core	Y	yes	N	4G	4G	Y	37					2014	2015	https://github.com	additional instructions		
zpuino	http://alvie.com	alpha	Alvaro Lopes		forth	32	8	spartan6	James Brakefield	2547		6	4	12	126	##	14.7	1.00	4.0	12.3	X	Y	vhdl	53	papilio_pr	Y	yes	N	4G	4G	Y	37					2008	2012			SoC version of modified ZPU
ztachip	https://github.com/Vuony-Nguyen/ztachip	stable	Vuony Nguyen	MIPS	32	32											q18.0	1.00	1.0		IX	Y	vhdl	53	ztachip											2015	2022			veriscv up, AXI crossbar	
ztachip	https://github.com/Vuony-Nguyen/ztachip	stable	Vuony Nguyen	MIPS	32	32	cyclone5	James Brakefield		31331		A	43	578	100	##	q18.0	1.00	1.0	3.2	I	Y	vhdl	53	ztachip											2015	2015			multi-core with MIPS master files no longer available, was under development	

122 # usable(beta, stable) 0 25 106 295 blank 573 541 14 475 verilog 426 non-blank 704 86
50 "B" or "X" of limit 1 1001 712 a 702 vhdl 387 asm 147 Web page DMIPS per instruction en.wikipedia.org/wiki/Instructions_per_second ; community.freesci www.eembc.org/coremark/index.php
MIPS/MHz Pro-rating for data size: 85 zu-3e sys verilog 69 forth 13 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/Instructions_per_second

1-bit	0.04	16-bit	0.67	64-bit	2.00
4-bit	0.17	24-bit	0.80	Silicon Area equivalents	
8-bit	0.33	32-bit	1.00	LUTs/DSP48	16:1
12-bit	0.40	48-bit	1.50	LUTs/Block RAM	32:1

Under the assumption that the core is capable of one instruction per clock

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_up_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
DFF	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older up
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
flt pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++, --indir; (indir), (indir++), (--indir), (indexed), abs-short/direct page, scaled
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions or web page updates
secondary web link	secondary web address
note worthy	anything special about the design

75	_paper_only
60	educational
25	_weak_start
8	_up_cores
5	in limbo
10	planning
52	simulation
573	main+sim
521	net main
644	total

353	VHDL
399	Verilog
51	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
36	proprietary
13	other
4	Schematics
877	total

418 designs with FOM (KIPS/LUT) results (some duplicates due to multiple FPGA runs)
385 designs with best FOM (likely true measure of # of usable designs)