

id	all soft folder	openores or primary link	status	author	style / done	date year	size in MB	FPGA	repor ter	com ents	LUTs ALUT	Dff	LUT7 core	mults	blk ram	F max	date	tool ver	MIPS /inst	clk/s /inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	fltg pt	max data	max instr	byte adrs	adr mod	# reg	# pin	start year	last revis	secondary web link	note worthy	comments			
Small soft core up inventory																																									
Opencore and other soft core processors																																									
cpu11	https://github.com/1801BM1	untested	1801BM1	PDP11	16	16		cyclone-3			607		4			104								verilog		Y	yes	N	64K	64K	Y	70	13	8	2014	2020		2 versions, PDP-11 uP reverse engineered USSR uP, no DEC prototype, proprietary die des			
vm80a	https://github.com/1801BM1	untested	1801BM1	8080	8	8		cyclone-3																verilog		Y	yes	N	4G	4G	Y				2014	2018		Two versions of Soviet i8080a reverse engineered from silicon die, 607 4LUTs, 104M			
mypro	https://github.com/1801BM1	untested	1801BM1	RISC	32	32																		verilog		Y	yes	N	4G	4G	Y			32	2017		Up for educational purposes: myproC1(single cycle), myproC2 (pipelined)				
reverse-u16	https://github.com/1801BM1	stable	A.T.	280	8	8		cyclone-4	James Brakef	11224			4	60			###	14.7	0.33	4.0		X	Y	vhdl	29	xpolly	Y	yes	N	64K	64K	Y				2015		SOX project using T80, HDMI generated retro Z80 based on T80 by Daniel Wallner			
copylabze	https://github.com/1801BM1	stable	Abdallah Elbrahimi	z80	8	18		kintex-7	James	missin	622		4			217	###	14.7	0.33	2.0	57.5	IX	Y	vhdl	16	cp_copby	Y	asm	N	256	2K	Y				2011	2016		Wishbone extras		
versimplycpu	https://github.com/1801BM1	untested	Abdullah Yildiz	m6801	32	32																	verilog		Y	yes	N	16K	16K	N	8	2		2014	2019	https://github.com/1801BM1	educational, 2 address, public version is missing processor RTL				
y86-64	https://github.com/1801BM1	early	Adithya Sunil	x86	64	8																	verilog		Y	yes	N	16K	16K	N	8	2		2021		https://github.com/1801BM1	limited set of x86-64 operations, educational				
forwardcom	https://github.com/1801BM1	untested	Agner Fog	alpha	64	32		atrix-7	Agner Fog	12026		6				200	###	v20.1	1.00	1.0	5.8	X	Y	system	18	top	Y	asm	Y	asm	Y	64K	32K	Y	64		2016	2021	https://github.com/1801BM1	x86 like, complete ISA, MMX & vector	16-bit compressed inst, x86 adr modes
sap	https://github.com/1801BM1	stable	Ahmed Shahein	accum	8	8		kintex-7	James	no LUT						70	###	14.7	0.10	4.0	104.2	X	Y	vhdl	15	tmp_struct	Y	asm	N	16	16	Y	5		2012	2017	https://github.com/1801BM1	Simple as Possible Computer from M			
blue	https://github.com/1801BM1	stable	Al Williams	accum	63	63		spartan-3	James	remov	1025		4			61	###	14.7	0.67	1.0	41.1	X	Y	verilog	16	topbox	Y	asm	N	4K	4K	N	16	2	2010	2019	https://github.com/1801BM1	derived from Gates F8000 Rev Blue	https://www.youtube.com/watch?v=d4ez2796		
one-dier	https://github.com/1801BM1	untested	Al Williams	CISC	32	32		spartan-3	James	missin	557		4			73	###	14.7	0.30	1.0	38.5	X	Y	verilog	16	vhdl	Y	asm	N	100	100	N	10		2013	2019	https://www.cs.du.edu	CARDboard Instruction Aid to Comput	3 digit BCD arithmetic		
Card	https://github.com/1801BM1	untested	Al Williams	CISC	32	32		spartan-3	James	missin	557		4			73	###	14.7	0.30	1.0	38.5	X	Y	verilog	16	vhdl	Y	asm	N	100	100	N	10		2013	2019	https://www.cs.du.edu	The One Instruction Wonder	1TA		
eight32	https://github.com/1801BM1	untested	Robinson	accum	32	8		cyclone-4	Alastair	approl	1300		4			133	###	14.7	1.00	1.0	102.3	Y	Y	vhdl	17	thirteenth	Y	yes	N	500M	500M	Y	28	8	2019	2021	https://retoramb.com	5-bit op-code and 3-bit reg #	full tool set, see github page for ISA description		
zuplex	https://github.com/1801BM1	mature	Alastair M. Robinson	forth	32	8		cyclone-4	Alastair	approl	1300		4			133	###	14.7	1.00	1.0	102.3	Y	Y	vhdl	17	thirteenth	Y	yes	N	500M	500M	Y	28	8	2019	2021	https://retoramb.com	5-bit op-code and 3-bit reg #	full tool set, see github page for ISA description		
amic-0	https://github.com/1801BM1	stable	Alberto Moriconi	stack	32	8		zu-3e	James	viavado	622	357	6			250	###	v21.1	1.00	1.0	401.9	Y	Y	vhdl	8	processor	Y	yes	N	4G	4G	Y			2012	2015	https://en.wikipedia.org/wiki/Amic-0	based on mic-1 by Andrew Tamenbau	code, usually Java virtual machine		
6809_6309	https://github.com/1801BM1	beta	Alejandro Paz Schmidt	6809	8	8		zu-3e	James	viavado	1690	367	6			233	###	v21.1	0.33	3.0	21.7	AIX	B	verilog	5	MC6809	Y	yes	N	64K	64K	Y			2012	2015		6309 op-codes not implemented	does not match timing of zymq+		
6809_6309	https://github.com/1801BM1	beta	Alejandro Paz Schmidt	6809	8	8		stratix-5	James	Brakef	1711		A			223	###	q14.0	0.33	3.0	14.3	AIX	B	verilog	5	MC6809	Y	yes	N	64K	64K	Y			2012	2015		6309 op-codes not implemented			
6809_6309	https://github.com/1801BM1	beta	Alejandro Paz Schmidt	6809	8	8		stratix-5	James	Brakef	1971		A			275	###	14.7	0.33	3.0	9.7	AIX	B	verilog	5	MC6809	Y	yes	N	64K	64K	Y			2012	2015		6309 op-codes not implemented			
6809_6309	https://github.com/1801BM1	beta	Alejandro Paz Schmidt	6809	8	8		aria-2	James	Brakef	1680		A			145	###	q18.0	0.33	3.0	9.5	AIX	B	verilog	5	MC6809	Y	yes	N	64K	64K	Y			2012	2015		6309 op-codes not implemented			
brainfuckcpu	https://github.com/1801BM1	beta	Aleksander Kaminski	mem	8	3		kintex-7	James	Brakef	110		6			432	###	14.7	0.08	2.0	157.2	X	Y	verilog	1	brainfuck	cpu	N	Y	N	64K	64K	Y	8	0	2014	2015	http://www.clifford.org	Touring machine like, 2ndary link is an	adj prog & data mem size, terrible name	
ao486	https://github.com/1801BM1	beta	Aleksander Osman	x86	32	8		zu-2e	James	Brakef	altera avalon	6	4			###	v20.1	1.00	1.0	1.0	1	Y	Y	system	5	ao486	Y	yes	N	4G	4G	Y			2014	2014		complete 486, SoC configuration	non-SoC, no MMU		
ao486	https://github.com/1801BM1	beta	Aleksander Osman	x86	32	8		cyclone-4	James	Brakef	36094		4	4	47	46	###	q13.1	1.00	1.0	1.3	Y	Y	system	5	ao486	Y	yes	N	4G	4G	Y			2014	2014		complete 486, SoC configuration	non-SoC, no MMU		
ao68000	https://github.com/1801BM1	beta	Aleksander Osman	68000	16	16		aria-2	James	Brakef	3479		A	6	169	###	q13.1	0.67	4.0	8.1	Y	Y	verilog	1	ao68000	pm	yes	N	4G	4G	Y			2010	2012		uses microcode, instruction prefetch				
aoocs	https://github.com/1801BM1	beta	Aleksander Osman	68000	16	16		cyclone-2	James	Brakef	4		2	65	###	q10.1	0.67	4.0	4.0	4.0	Y	Y	verilog	22	ao68000	pm	yes	N	4G	4G	Y			2010	2012		uses ao68000 core, Amiga chip set em	Wishbone Amiga OCS SoC			
aoocs	https://github.com/1801BM1	beta	Aleksander Osman	68000	16	16		kintex-7	James	altera oimities						###	14.7	1.00	1.0	1.0	1	Y	Y	verilog	22	ao68000	pm	yes	N	4G	4G	Y			2010	2011		uses ao68000 core, Amiga chip set em	Wishbone Amiga OCS SoC		
aoocs	https://github.com/1801BM1	beta	Aleksander Osman	68000	16	16		aria-2	James	Brakef	17852		A	2	43	57	###	q18.0	0.67	4.0	0.5	Y	Y	verilog	22	ao68000	pm	yes	N	4G	4G	Y			2010	2011		uses ao68000 core, Amiga chip set em	Wishbone Amiga OCS SoC		
aoocs	https://github.com/1801BM1	beta	Aleksander Osman	68000	16	16		cyclone-1	James	Brakef	26009		2	67	45	###	q18.0	0.67	4.0	0.3	Y	Y	verilog	22	ao68000	pm	yes	N	4G	4G	Y			2010	2011		uses ao68000 core, Amiga chip set em	Wishbone Amiga OCS SoC			
aor3000	https://github.com/1801BM1	beta	Aleksander Osman	MIPS	32	32		zu-3e	James	high fi	4199	2520	6	4	8	175	###	v21.1	1.00	1.0	14.2	IX	Y	verilog	19	aor3000	Y	yes	N	4G	4G	Y			32	5	2014	2015		MIPS R3000A compatible, has MMU	moved declarations forward
aor3000	https://github.com/1801BM1	beta	Aleksander Osman	MIPS	32	32		kintex-7	James	Brakef	5307		6	4	9	129	###	14.7	1.00	1.0	41.8	IX	Y	verilog	19	aor3000	Y	yes	N	4G	4G	Y			32	5	2014	2015		MIPS R3000A compatible, has MMU	moved declarations forward
dlx_chivino	https://github.com/1801BM1	untested	Alessandro Calvino	DLX	32	32																	vhdl		Y	yes	N	4G	4G	Y			32	2	2019			masters thesis	also supports Synopsys Design Compiler		
dlx_chivino	https://github.com/1801BM1	untested	Alessandro Di Chiara	DLX	32	32		kintex-7	James	Brakef	2915		6			90	###	14.7	1.00	1.0	30.9	X	Y	vhdl	32	a-dlx	Y	yes	N	4G	4G	Y			32	5	2017	2017	http://www.lowrisc.org	version 0.4-lowRISC with tagged memory and minion core	
riscv_lowrisc	https://github.com/1801BM1	stable	Alex Bradbury	risc-v	32	32																	Y	Y	scala		Y	yes	N	4G	4G	Y			2017		http://www.lowrisc.org	register file in block RAM	vendor neutral source code, no div inst		
lpx32	https://github.com/1801BM1	stable	Alex Kuznetsov	RISC	32	32		kintex-7	James	Brakef	850		6	3	1	196	###	14.7	1.00	2.0	115.4	AIX	Y	vhdl	20	lpx32u	to	Y	asm	N	4G	4G	Y	30	256	3	2016	2021	https://lpx32.github.io	OpenFire Processor Core	OpenFire Processor Core
lpx32	https://github.com/1801BM1	stable	Alex Kuznetsov	RISC	32	32		zu-3e	James	Brakef	948		6	4	2	250	###	v21.1	1.00	2.0	131.9	AIX	Y	vhdl	20	lpx32u	to	Y	asm	N	4G	4G	Y	30	256	3	2016	2021	https://lpx32.github.io	OpenFire Processor Core	OpenFire Processor Core
openfire_core	https://github.com/1801BM1	alpha	Alex Marschner, Steph	uablate	32	32		kintex-7	James	gate level design			6										Y	Y	vhdl	12	openfire	Y	yes	N	4G	4G	Y			32	2007	2009		register file in block RAM	vendor neutral source code, no div inst
hms	https://github.com/1801BM1	untested	Alex Milcz	8085	8	8		kintex-7	James	gate level design			6										Y	Y	vhdl	1	8085	Y	yes	N	64K	64K	Y			32	1993	2021	http://www.fpga-ia.com	also a TTL implementation in VHDL	Efficient Sys group Un of Applied Sciences A
hms-paranurt	https://github.com/1801BM1	stable	Alexandre Bahle	risc-v	32	32																	Y	Y	vhdl	1	8085	Y	yes	N	64K	64K	Y			32	1993	2021	http://www.fpga-ia.com	also a TTL implementation in VHDL	Efficient Sys group Un of Applied Sciences A
riscv_rvbs	https://github.com/1801BM1	untested	Alexandre Dumont	accum	8	16																	Y	Y	vhdl	1	8085	Y	yes	N	64K	64K	Y			32	1993	2021	http://www.fpga-ia.com	also a TTL implementation in VHDL	Efficient Sys group Un of Applied Sciences A
riscv_rvbs																																									

[illegible]

_up_all_soft folder	opencores or primary link	status	author	style / clone	year start	year end	FPGA	report ter	com ent	LUTs	DFF	LUT7	mults	blk ram	F max	date	tool ver	MIPS / inst	clks / inst	KIPS / LUT	ven dor	src code	#src files	top file	tool type	tool chal	flg pt	flg pt	max adr	max inst	byte adr	#inst	adr reg	# reg	pip e	start year	last year	secondary web link	note worthy	comments	
zipcpu	https://github.com/zipcpu/zipcpu	stable	Dan Giselquist	RISC	32	22	218	##	14.7	1.00	1.0	128.9	X							128.9	X	verilog	7	zipcpu	Y	N	N	4G	4G	Y	35	16	5	2015	2021	http://www.librecores.com/zipcpu/2018/01/01/zipcpu/	ISA has changed, multiple instruction	http://zipcpu.com/zipcpu/2018/01/01/zipcpu/			
v6502	https://github.com/v6502/v6502	untested	Daniel Oglfren	6502	8	8	250	##	v211	0.33	3.0	31.7	X							31.7	X	verilog	23	v6502	Y	yes	N	N	64K	64K	Y	40	3	2019	2020	https://opencores.org/project/v6502	6502 with extras: 16-bit stack pointer	https://www.youtube.com/watch?v=K3Hf-fR0E			
pt13	https://www.sing-stable.com/pt13	stable	Daniel Oglfren	accum	8	8	357	##	14.7	0.33	3.0	130.5								130.5		verilog	1	pt13	Y	asm	N	Y	64K	8K	Y	40	3	2019	2018	https://www.edn.com/pt13-is-optimized-to-be-completely-micro-code-to-register-updates-minimal-isa/	PT13 is optimized to be completely micro-code & register updates, minimal ISA				
riscv_scarv-cpu	https://github.com/scarv/riscv_scarv-cpu	stable	Daniel Page	riscv	32	32																verilog	31	frv_core	Y	yes	N	Y	4G	4G	Y		32	2019	2020	https://www.ukrli.com/riscv_scarv-cpu/	side channel hardened, no cache, branch prediction or virtual memory, research project				
u08	https://github.com/u08/u08	stable	Daniel Petrisco	riscv	64	64																system verilog	Y	yes	Y	yes	N	16G	16G	Y		32	2021				cache-coherent, RV64GC multicore				
u08	https://github.com/u08/u08	mature	Daniel Roggen	accum	8	16	270	##	14.7	0.33	3.0	67.4	X							67.4	X	vhdl	14	cpu	Y	yes	N	64K	128K	Y	72	32	2014	2017				UoE Educational Processor	inspired by x86 ISA		
u08	https://github.com/u08/u08	stable	Daniel Walner	AVR	8	16	213	##	14.7	0.33	1.0	45.3	X							45.3	X	vhdl	14	A9051200	yes	N	N	64K	128K	Y	72	32	2002	2010				both A9051200 & A9052313	inserted fake inst ROM		
pp16	https://opencores.org/project/pp16	stable	Daniel Walner	PIC16	8	14	238	##	14.7	0.33	1.0	192.1	X							192.1	X	vhdl	10	P16C55	Y	yes	N	Y	256	4K	Y			2002	2009				both 16C55 & 16F84	with fake instruction ROM	
t65	https://opencores.org/project/t65	stable	Daniel Walner	6502	8	8	291	##	14.7	0.33	4.0	41.7	IX							41.7	IX	vhdl	7	T65	Y	yes	N	N	64K	64K	Y			2002	2010				6502, 65C02 & 65C816; wide use		
t80	https://opencores.org/project/t80	stable	Daniel Walner	Z80	8	8	163	##	14.7	0.33	3.0	12.9	X							12.9	X	vhdl	5	T80a	Y	yes	N	N	64K	64K	Y			2002	2018				Z80, 8080 & gameboy inst sets, several usages		
c88	https://github.com/c88/c88	alpha	Daniel Bailey	accum	8	8	167	##	14.7	0.33	2.0	8.9	X							8.9	X	vhdl	25	C88	Y	asm	N	8	256	Y	10	8	2015	2015	https://www.youid.com/c88/	only 8 memory locations	used 3658 Dff, doesn't infer block or LUT RAM				
c88	https://github.com/c88/c88	alpha	Daniel Bailey	accum	8	8	54	##	14.7	0.33	1.0	6.7	X							6.7	X	vhdl	25	C88	Y	asm	N	8	256	Y	10	8	2015	2015	https://www.youid.com/c88/	only 8 memory locations	used 3785 Dff, doesn't infer block or LUT RAM				
agncorm	https://opencores.org/project/agncorm	beta	Dave Roberts	accum	15	15	3732	4	2	20	##	14.7	0.66	1.0	3.5	X					3.5	X	vhdl	5	AGC	Y	N	Y	4K	72K	N	11	1	1962	2012	http://klabs.org/h/agncorm/	Apollo Guidance Computer via 3-input NOR gate emulation				
coproc6502	https://opencores.org/project/coproc6502	stable	David Banks	CISC	8	8																VHDL & Verilog	Y	yes	N	N	64K	64K	Y			2014	2017	https://startord.org/coproc6502/	65C102, Z80, 80286, 6809, PDP11, ARM2 & 32016 cores selectable by DIP switch on 5						
electronfpga	https://github.com/electronfpga/electronfpga	mature	David Banks	6502	8	8																IX	Y	vhdl	Y	yes	N	N	64K	64K	Y			2014	2020	https://en.wikiquote.org/wiki/Electron_FPGA	Acorn Electron ULA in various FPGAs	uses T65 core			
Lutac	https://github.com/Lutac/Lutac	custom	David Galloway, David	reg	16	NA	140	A	4	198		0.67	1.0	947.6	I							vhdl & verilog	Y	yes	N	N	64K	64K	Y			2010	2010		Talks at Un. Toron	synthesis maps PC into ucode	no inst mem: state machine, ~200 inst op				
freed6502	http://www.arc.com/freed6502/	untested	David L. Lilla	RISC	32	32																verilog	5	free6502	Y	asm	N	N	64K	64K	Y			2005	2005				from book: Designing Digital Computer Systems with Verilog 0-521-82866-X, Un. Minn		
my8085light	https://github.com/dgibit/my8085light	stable	Debanu Mukherjee	8085	8	8	193	##	14.7	0.33	4.0	24.6	X							24.6	X	verilog	7	my8085	Y	yes	N	N	64K	64K	Y	18	8	1999	2020	http://www.spruce.com/my8085light/	light weight 8085 with 18 inst				
mycpu	http://www.nyu.edu/mycpu/	mature	Dennis Kuschel	accum	8	8	155	##	14.7	0.33	3.0	5.0	X							5.0	X	vhdl	28	cpu_top	Y	N	N	64M	64M	Y			2010					originally in TTL	micro-coded		
gpu	https://opencores.org/project/gpu	stable	Diego A. Idarraga	accum	8	8	##	14.7	1.00	1.0												vhdl	21	cpu	Y	yes	N	N	64K	64K	Y			2015	2015				graphic processing unit	coding errors	
theia_gpu	https://opencores.org/project/theia_gpu	beta	Diego Valverde	RISC	96	64	##	14.7	0.40	1.0												GPU verilog	32	theia	Y	yes	N	N	64K	64K	Y			2009	2012				Ray Cast Programmable graphic Process	four cores, huge LUT count, 2/3rds LUT RAM	
dp8051	https://www.digchip.com/dp8051/	proprietary	Digital Core Design	8051	8	8	200	##	14.7	0.30	1.0	35.3	ILX									proprietary	Y	yes	N	N	64K	64K	Y			1999	1999				also PIC, HC11, 68000, 680x, d3pro	full system with RAM			
tinyisa	https://github.com/dilloni/tinyisa	stable	Dillon Huff	RISC	32	32																verilog	49	cpu	Y	yes	N	N	4G	4G	N	13	32	2019	2019				very small ISA with multi-cycle, pipelined & with forwarding implementations		
mcu8	https://opencores.org/project/mcu8	alpha	Dimo Pepeyashv	accum	8	8	299	##	14.7	0.33	1.0	360.1	X									vhdl	16	processor	E	asm	N	N	256	256	Y	17		2008	2009				asm, simulated, builds?		
trubo8051	https://opencores.org/project/trubo8051	beta	Dinesh Annaya	8051	8	8	127	##	14.7	0.33	4.0	5.3	IX									verilog	74	oc8051_t	Y	yes	N	N	64K	64K	Y			2011	2016				includes peripherals	work in progress with no progress	
sparc64soc	https://opencores.org/project/sparc64soc	alpha	Dmitry Rozhdenskiy	SPARC	64	32	##	14.7	2.00	1.0												verilog	263	W1	N	Y	N	N	64K	64K	Y			2009	2010				huge source file count		
oedess	https://opencores.org/project/oedess	stable	Dmytro Senyakin	RISC	##	16	##	14.7	0.40	0.3												system v	27	CoreOneV	Y	asm	Y	Y	4G	4G			16	2017	2017	https://opencores.org/project/oedess	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-gp			
oedess	https://opencores.org/project/oedess	stable	Dmytro Senyakin	RISC	##	16	##	14.7	0.40	0.3												system v	27	CoreOneV	Y	asm	Y	Y	4G	4G			16	2017	2017	https://opencores.org/project/oedess	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-gp			
oedess	https://opencores.org/project/oedess	stable	Dmytro Senyakin	RISC	##	16	##	14.7	0.40	0.3												system v	27	CoreOneV	Y	asm	Y	Y	4G	4G			16	2017	2017	https://opencores.org/project/oedess	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-gp			
oedess	https://opencores.org/project/oedess	stable	Dmytro Senyakin	RISC	##	16	##	14.7	0.40	0.3												system v	27	CoreOneV	Y	asm	Y	Y	4G	4G			16	2017	2017	https://opencores.org/project/oedess	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-gp			
limen	https://github.com/dominiklimen/limen	stable	Dominik Salvet	RISC	16	16																vhdl	12	core	Y	N	Y	64K	64K	N	20	8	2018	2020				teenager, highschool thesis			
pcycle	https://github.com/dominiklimen/pcycle	stable	Dominik Salvet	accum	4	8																vhdl	5	pcycle	Y	N	Y	16	128	N	12		2015	2021				inspired by redstone processor in Minecraft, 1st custom VHDL design by author			
risc63	https://github.com/dominiklimen/risc63	alpha	Dominik Salvet	RISC	64	16																vhdl	16	risc63	Y	N	N	64K	64K	Y	39	16	2021					tightly packed 16-bit ISA	thesis in Czech		
p16	http://www.ultratechnology.com/p16/	stable	Don Golding	forth	16	5	132	##	14.7	0.67	1.0											vhdl	1	p16	Y	yes	N	N	64K	64K	Y			2000							
pavr	https://opencores.org/project/pavr	alpha	Doru Cuterlea	AVR	8	16	1	132	##	14.7	0.33	1.0	16.5	X								vhdl	18	pavr_cont	Y	yes	N	Y	4K	4M	Y	72	32	6	2003	2009				superset of AVR	
top16b	https://github.com/dougilland/top16b	alpha	Doug Gilliland	RISC	8	16																vhdl	1	cpu	Y	asm	N	N	4K	4K	Y	11	8	2021					I/O Processor with minimal instruction set		
multicomp	https://github.com/dougilland/multicomp	untested	Doug Gilliland	accum	8	8																															6502, 6800, 6809 & Z80 on Cyclone II	console available			
r32v2020	https://github.com/dougilland/r32v2020	stable	Doug Gilliland	risc	32	32																verilog	12	mips_16	Y	N	N	64K	64K			13	8	5	2012	2013				huge download, canceled	
mips_16	https://opencores.org/project/mips_16	stable	Duyoa Droya	RISC	16	16	##	14.7	1.00	1.0												verilog	12	mips_16	Y	N	N	64K	64K			13	8	5	2012	2013				Educational 16-bit MIPS Processor	
mc6803	https://opencores.org/project/mc6803	stable	Duyoa Droya	RISC	8	8	##	14.7	0.33	3.0												system verilog	Y	yes	N	N	64K	64K	Y			8	1999						based on System68 and System01 by John E. Kent, translated CPU core from VHDL to		
adsp-cortex	https://github.com/dylanbradley/adsp-cortex	stable	Dylan																																						

[illegible]

_up_al_soft folder	opencores or primary link	status	author	style / clone	year first	year last	FPGA	report ter	com ent	LUTs ALUT	Dff	LUT?	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	cpu top	tool chal	flg pt	max dat	max inst	byte adrs	# adr	# reg	pip e	start year	last revs	secondary web link	note worthy	comments						
hamblen_scom	https://hamblen.org/hamblen	stable	James O. Hamblen	accum	16	16	cyclone-1	James altera	196					4	1	166	##	q18.0	0.67	2.0	283.5	I	verilog	2	DE2 TOP	N	N	256	256	N	4			2008	2021	http://hamblen.org	from Hamblen 2008 "Rapid prototype	tiny edu. high IO count					
scamp-cpu	https://hamblen.org/hamblen	stable	James Stanley	accum	16	16	cyclone-1	James altera	196					4	1	166	##	q18.0	0.67	2.0	283.5	I	verilog	2	DE2 TOP	N	N	256	256	N	4			2008	2021	https://hamblen.org	TTL & Verilog home built, has OS	pictures of TTL version					
oldland-cpu	https://jamieles.com	errors	Jamie Les	RISC	32	32	arria-2	James syntax errors						A			##	q18.0	1.00	1.0		I	verilog	22	oldland c	Y	N	N	4G	4G	Y		16	5	2015	2017	https://github.com	has caches & MMU	runs on Cyclone V				
oldland-cpu	https://jamieles.com	errors	Jamie Les	RISC	32	32	arria-2	James syntax errors						A			##	q18.0	1.00	1.0		I	verilog	32	keynsham Y	N	N	4G	4G	Y		16	5	2015	2017	https://github.com	has caches & MMU	implementing the full 80186 ISA					
s80186	https://github.com	stable	Jamie Les	x86	16	8	cyclone-2	Jamie les	1750					60			##	q18.0	0.67	2.0	11.5	I	system v	50	core	Y	N	N	1M	1M	Y		32	3	2015	2017	https://www.jamieles.com	80186 binary compatible core	"Hoplite" router, 1680 cores in XCVU9P				
riscv_grcvi-pha	http://fpga.org	beta	Jan Gray	risc-v	32	32	virtex-u2	Jan Gray	320					6	1	375	##	v16.4	1.00	1.0	#####	X	verilog	4	xr16	Y	N	N	4G	4G	Y	45	32	3	2015	2018	https://www.youfi.org	hand crafted & placed	tool FPGA P&R, speed mode better				
xr16	https://github.com	stable	Jan Gray	RISC	16	16	kintex-7-3	James Brakef	273					6		263	##	q18.0	0.67	1.0	644.8	X	verilog	4	xr16	Y	N	N	64K	64K	Y		16	1999	2001		handcrafted instruction set	similar to xr16					
xr16	https://github.com	stable	Jan Gray	RISC	16	16	zu-2e	James vesi	346					6		282	##	v20.1	0.67	1.0	547.0	X	verilog	4	xr16	Y	N	N	64K	64K	Y	16	4	16	2000	2001		handcrafted instruction set	vector addon to NIOS				
xsoc	http://www.fpga.org	stable	Jan Gray	RISC	16	16	kintex-7-3	James very si	371					6		##	q18.0	0.67	1.0		X	verilog	47	vpu_top	Y	N	N	64K	64K	Y		2007	2008		very compact, bare core	was student at UW							
symphony	http://www.ece.ualberta.ca	alpha	Jason Yu	vect	32	32																												2019	2021	https://www.cse.ualberta.ca	superset of IBM1401, gate level vhdl	simple caches					
1410	https://github.com/cube1		Jay Jaeger	RISC	1401	6	6x																											2017			little-endian Harvard architecture RISC	program.hex missing					
lvisrc	https://github.com/jayval		Jay Valentine	RISC	32	32																												2017			16 RISC cores	MIT course work					
lispmicrocontr	https://nyuzi.org		Jeff Bush	lisp	32	32	kintex-7-3	James missing init file																											2017	2019	https://github.com	only 7 inst, also: RISC-Processor, ChiselGPU, LispMicrocontroller, PASC & NyuziProc	Americans in Japan				
lispmicrocontr	https://nyuzi.org		Jeff Bush	lisp	32	32	kintex-7-3	James missing init file																											2017	2019	https://github.com	only 7 inst, also: RISC-Processor, ChiselGPU, LispMicrocontroller, PASC & NyuziProc	Americans in Japan				
pasc	https://github.com	untested	Jeff Bush	RISC	16	16																														2014	2016	https://www.youtube.com/watch?v=9m3j8k8k8k8	"machine forth", crazy address space	software helper files also			
risc-processor	https://github.com	stable	Jeff Bush	RISC	32	32	kintex-7-3	James Brakef	1445					6	6	161	##	q18.0	1.00	1.0	111.6	X	verilog	22	fpga_top	Y	N	N	4G	4G	Y	21	32	2019			https://github.com	two designs with same name	NIOS helper files				
icore_aka_sh2	http://www.ultra.com	difficult	Jeff Dionne, Rob Landl	SH2	32	32																														2019			SystemVerilog version of the course materials on hardware design	no outputs, missing im_data.txt			
f21	http://www.ultra.com	asic	Jeff Fox	forth	21	5																														2021			Arduino-like board/platform based on	AKA F18, educational, logic stack			
recon	https://github.com/jefflieu		Jeff lieu	Nios II	32	32																													2019			NIOS helper files	software helper files also				
hack	https://github.com/jopdo		Jegor van Oordop	accum	16	16																													2021			SystemVerilog version of the course materials on hardware design	cycle accurate				
cpu6502_true	https://opencores.org	stable	Jens Gutschmidt	6502	8	8	kintex-7-3	James Brakef	1678					6		159	##	q18.0	0.33	4.0	7.8	X	vhdl	7	r6502_tc	Y	N	N	64K	64K	Y			2008	2018				cycle accurate	cycle accurate			
cpu6502_true	https://opencores.org	stable	Jens Gutschmidt	6502	8	8	spartan-6	James latch v	4794					6		47	##	q18.0	0.33	4.0	0.8	X	vhdl	8	core	Y	N	N	64K	64K	Y			2008	2021				cycle accurate	cycle accurate			
mips-cpu	https://github.com	alpha	Jeremiah Mahler	MIPS	32	32	kintex-7-3	James added	596					6	1	244	##	q18.0	1.00	1.0	409.2	X	verilog	15	cpu	Y	N	N	4G	4G	Y		32	5	2017	2017				Very early stage project, only imple	no outputs, missing im_data.txt		
microforth	https://github.com/Forth-86		Les Toricora	forth	18	18																													2019	2020	http://mindworks.org	Arduino-like board/platform based on	AKA F18, educational, logic stack				
popcorn	http://www.fpga.org		Jeung Joon Lee	accum	8	8x	kintex-7-3	James Brakef	267					6		347	##	q18.0	0.33	1.0	428.4	X	verilog	4	pc	Y	N	N	64K	64K	Y	43		2019	2020				small 8 bit up	clone, python code generators			
myblaze	https://opencores.org	untested	Jeff Bush	uclaze	32	32	kintex-7-3	James Brakefield																											2019	2020		clone, python code generators	clone, python code generators				
mips32	https://opencores.org	stable	Iljin Jang	MIPS	32	32	kintex-7-3	James Brakef	3696					6		8	192	##	v17.4	1.00	1.0	52.0	X	verilog	17	pipelined	Y	N	N	4G	4G	Y		32	2	2017	2019				vkivado project	"classic MIPS"	
leon2	https://github.com	stable	Jiri Gaisler	SPARC	32	32	kintex-7-3	James Brakef	5992					6	1	12	133	##	q18.0	1.00	1.0	22.3	X	vhdl	82	leon	Y	N	N	4G	4G	Y		64	5	1999	2003	https://en.wikipedia.org	large config file, rad-hard asic version	https://www.gaisler.com/index.php/products/			
leon2	https://github.com	stable	Jiri Gaisler	SPARC	32	32	kintex-7-3	James Brakef	5992					6	1	12	133	##	q18.0	1.00	1.0	22.3	X	vhdl	82	leon	Y	N	N	4G	4G	Y		64	5	1999	2003	https://en.wikipedia.org	large config file, rad-hard asic version	https://www.gaisler.com/index.php/products/			
leon3	http://www.gaisler.com	stable	Jiri Gaisler, Jan Anders	SPARC	32	32	kintex-7-3	Jiri Gaisler	2920					6		##	q18.0	1.00	1.0	6.6	I	vhdl	90	leon3	Y	N	N	4G	4G	Y		64	7	2003	2021	https://en.wikipedia.org	LUT #s from Nios vs Leon2 compariso	https://www.gaisler.com/index.php/products/					
leon3	http://www.gaisler.com	stable	Jiri Gaisler, Jan Anders	risc-v	32	32																														2019			customized for "50 FPGA boards, xds with utilization for all targets	RTL for LEON3, LEON5 and NOEL-V for microchip & xilinx RAD hard parts			
rise	https://opencores.org	beta	Jlechner etal	RISC	16	16	kintex-7-3	James missing black boxes						6	1																						2016	5	2006	2020	en.wikiversity.org	ARM style register usage	GCC compiler
scarts	https://opencores.org	beta	Jlechner, Martin Walte	RISC	16	16	kintex-7-3	James missing signal declara																													2016	4	2011	2012		Scarts Processor	Course project, Two inst/clock, doc in
ic8_superscala	https://www.rs.org	errors	Joachim Horch	DLX	32	32	kintex-7-3	James degenerate																													2016	4	2011	2012		PDP-8 Processor Core and System	Boots OS/8, runs apps, several variants
pd8	https://github.com	alpha	Joe Manojlovic, Rob	PDP8	12	12	kintex-7-3	James Brakef	1219					6	1	183	##	q18.0	0.50	2.0	37.5	X	vhdl	55	cpu	Y	N	N	32K	32K	Y		8	2012	2016				serial multiply & divide	serial multiply & divide			
jam	https://github.com	stable	Johan Theil etal	RISC	32	32	kintex-7-3	James Brakef	1396					6		143	##	q18.0	1.00	1.0	104.2	X	vhdl	17	cpu_sys	Y	N	N	128K	128K	Y		32	5	2002	2014				derived from COPIC by Sumio Morio	other variants with RTL		
risc1684	https://opencores.org	stable	Johan Theil etal	PIC16	8	8	kintex-7-3	James Brakef	375					6		392	##	q18.0	0.33	2.0	172.5	IX	verilog	1	risc1684	Y	N	N	256	4K	Y			2002	2018				has VGA controller, plays Pong	altera memories			
ica	https://github.com	stable	John Cronin	RISC	8	8	kintex-7-3	James replac	3287					6	3	157	##	q18.0	0.33	1.0	15.8	IX	verilog	17	soc	Y	N	N	4G	4G	Y		16						very limited inst set	MIPS/clk ad/q, 2 clks/inst			
micro16b	http://members.opencores.org	beta	John Kent	accum	16	16	kintex-7-3	James Brakef	205					6		434	##	q18.0	0.33	2.0	349.0	X	vhdl	1	u16bcpu	Y	N	N	64K	4K	Y	8		2002	2008	http://members.opencores.org	derived from Tim Boscke's mcpu	also micro8 and micro8b variants					
micro8a	http://members.opencores.org	beta	John Kent	accum	8	8	kintex-7-3	James Brakef	531					6		204	##	q18.0	0.33	3.0	42.3	X	vhdl	11	Micro8	Y	N	N	2K	2K	Y			2002	2002	http://members.opencores.org	derived from Tim Boscke's mcpu	also micro8 and micro8b variants					
system01	http://members.opencores.org	beta	John Kent, David Burn	6801	8	8	kintex-7-3	James Brakefield						6		204	##	q18.0	0.33	4.0	20.2	X	vhdl	10	System05	Y	N	N	64K	64K	Y			2003	2009	http://members.opencores.org	from John Kent web page	opencores download URL incorrect, use col E					
system05	http://members.opencores.org	beta	John Kent, David Burn	6805	8	8	kintex-7-3	James Brakef	834					6		204	##	q18.0	0.33	4.0	20.2	X	vhdl	10	System05	Y	N	N	64K	64K	Y			2003	2009	http://members.opencores.org	known bugs & untested instructions	opencores download URL incorrect, use col E</					

uP, all soft folder	opencores or primary link	author	style / clone	year	inst	type	report	com	LUTs	Dff	LUTs	mults	blk ram	F	date	tool ver	MIPS /inst	clk/ inst	KIPS /LUT	ver	src code	#src files	top file	tool	flg pt	flg	max dat	max inst	byte adrs	#inst	adr	# reg	pip e	start year	last rev	secondary web link	note worthy	comments		
tinyfpga	https://github.com/br1k-ft	Ken Jordan	accum	8	8	xintex-7-3	James Brakel		185		6		1	175	##	14.7	0.33	3.6	86.9	X	vhdl	12	system			N	16	16	Y	10			2017	2017		educational 8-bit with 4-bit address	why use block RAM?			
alpha	https://opencores.org/view/alpha	Kenr	OpenRISC	32	32																													2004	2009					
flexrip	https://www.ecs.papers	Janet Andryc	GPU	32	32	atrix-7	James Brakel	72649			6	###	119	100	##	14.7	1.00	0.1	11.0	X	vhdl	46	agpu_m505	top level		N									2013	2016	http://www.ecs.papers	eight GPU processors	requested & received source files	
gus	https://opencores.org/view/gus	Kevin Phillipson	68HC11	8	8	arria-2	James Brakel	925			A	1	1	127	##	q13.1	0.33	4.0	11.3	I	vhdl	25	gator_upr	Y	yes	N	N	64K	64K	Y				2008	2011	https://www.mil.uib.no	top level is schematic			
kgp-risc	https://opencores.org/view/kgp-risc	Kiran & Aluru	RISC	32	32																													2018	2020		only two register fields + shift amount			
open8_urisc	https://opencores.org/view/open8_urisc	Kirk Hays, Ishamlet	RISC	8	8	xintex-7-3	James Brakel	691			6	1		263	##	14.7	0.33	1.0	125.6	X	vhdl	9	Open8	Y	yes	N	N	64K	64K	Y				8	2006	2021		accum & 8 regs. Qiantos of Vautomation uRISC processor, in use		
k1	https://mcforth.net/	Klaus Kohl-Schoepel	forth	16	16																													2020			based on J1, Quartus project file			
microcore	http://www.pldd.com	Klaus Schleisiek	forth	12	8	xintex-7-3	James Brakel	399			6	1		294	##	14.7	0.40	2.0	147.4	X	vhdl	30	ucore110	Y	asm	N	Y	512	2K						1999	2004	www.microcore.org	indexing into return stack, auto inc/dec	only one block RAM? simplest core	
microcore	http://www.pldd.com	Klaus Schleisiek	forth	16	8	xintex-7-3	James Brakel	1101			6			168	##	14.7	0.67	2.0	51.1	X	vhdl	17	ucore120	Y	asm	N	Y	4K	4K						1999	2004		indexing into return stack, auto inc/dec	no block RAM?, uses tri-state signals	
microcore	https://github.com	Klaus Schleisiek	forth	16	8																													2021						
oks8	https://opencores.org/view/oks8	Kongzielee	ARM7	32	32	xintex-7-3	James Brakel	bad coding practice																										2006	2009		clone of KS86C4204/C4208/P4208, SAM87R1 instruction set			
core_arm	https://opencores.org/view/core_arm	Konrad Eisele	ARM	32	16	xintex-7-3	James Brakel	1239					3	250	##	14.7	1.00	1.0	201.8	X	Y	vhdl	151	arm_proc	Y	yes	N	256M	256M						16	2004	2009	http://cfw.sourceforge.net	very large project with many unused	missing files found in sourceforge dir, very little
moncky	https://github.com/big-ban	Kris Demumnyck	RISC	16	16	artix-7	Kris Demumnyck	1376				6	33	10	##	14.7	0.67	1.0	4.9	X	X	verilog	36	top	Y	yes	N	64K	64K	N	32				16	2020	2021		intended as educational, all original	IO: VGA, PS/2, SPI, SD
moncky	https://github.com/big-ban	Kris Demumnyck	RISC	16	16	zu-3e	James clock	768	280																										2020	2021	https://hackaday.com	bare CPU		
moncky	https://github.com/big-ban	Kris Demumnyck	RISC	16	16	zu-3e	James clock	1196	523				33	79	##	14.7	0.67	1.0	43.8	X	X	verilog	36	moncky3	Y	yes	N	64K	64K	N	32				16	2020	2021	https://hackaday.com	from 16x65K to 64Kx RAM	two phase clock, ALU & mem have own phase
riscv_potato	https://github.com/kubry1	Kristian Skordal	risc-v	32	32	xintex-7-3	James Brakel	2467			6			116	##	14.7	1.00	1.0	47.1	X	B	vhdl	24	pp_core	Y	yes	N	4G	4G	Y	30			32	2014	2020	https://ti-x.org	risc-V integer only, no mult	"rocket-core" version at risc.org	
riscv_myth	https://github.com/kubry1	Kubiran Karakaran	risc-v	32	32																																			
riscv_minerva	https://github.com/jambo	Lambdaconcept	risc-v	32	32																														2020			microarchitecture of Minerva is largely inspired by the LatticeMico32 processor		
nybbleforth	https://github.com/jambo	Lars Brinkhoff	forth	16	4	xintex-7-3	James Brakel	missing init file			6																									2017	2017		empty design, no init file	tiny
riscv_lattice	https://www.lattice.com	Lattice Semi	risc-v	32	32	machXO3	Lattice Semic	1507				4	4	60	##	14.7	1.00	1.0	39.8	L	Y	Y	yes	yes	yes	N	4G	4G	Y				32	5	2021			RV32I ISA, 5 stage pipeline, configured & generated using Lattice Propel		
latticecico8	http://www.latt.com	Lattice Semiconductor	RISC	8	18	LF2E	Lattice Semic	265			4	1	104				0.33	2.0	64.4	ILX	vhdl	10	isp8_core	Y	yes	N	256	4K	Y				32	2005	2010	https://en.wikipedia.org	16 deep clock stage, four configurations	tool kit: LMS for Diamond3.10		
lbn360-30	https://github.com/dm242	Lawrence Wilkinson	360	8	16	zu-3e	James errors				6																							16	2012	2021	https://www.lw.com	gate level design, emulation only?	original 4Kx55 microcode, 8K RAM	
mips_fault_tola	https://opencores.org/view/mips_fault_tola	Lazaridis Dimitris	MIPS	32	32	xintex-7-3	James Brakel	2017			6	4	6	45	##	14.7	1.00	1.0	22.5	X	vhdl	40	main	Y	yes	N	4G	4G	Y				32	5	2013	2013		arithmetic includes fault detection	no external memory port?	
mips2000	https://opencores.org/view/mips2000	Lazaridis Dimitris	MIPS	32	32	xintex-7-3	James Brakel	1971			6	4	6	71	##	14.7	1.00	1.0	36.2	X	vhdl	35	Dm	Y	yes	N	4G	4G	Y				32	5	2012	2016		supports almost all instructions of mips	course project	
t180-cpu	https://www.lets.org	Leonard Brandwein	accum	16	8	xintex-7-3	James Brakel	709			6			83	##	14.7	0.67	3.0	26.2	X	vhdl	23	cpu	Y	yes	N	64K	64K	Y	182				2016	2016	https://www.vtsto.com	8-bit with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller		
dragonfly	https://www.lets.org	LEON team	MISC	16	16	xintex-7-3	James Brakel	788			6			164	##	14.7	0.67	1.0	139.3	X	X	vhdl	6	dglf_core	Y	yes	N	256	2K						2001			unusual, uses FIFOs		
mips789	https://opencores.org/view/mips789	LI Wei	MIPS	32	32	xintex-7-3	James Brakel	1432			6	1	171	##	14.7	1.00	1.0	119.1	IX	verilog	10	mips_core	Y	yes	N	4G	4G	Y				32	5	2007	2014		supports most MIPS instructions			
lwisc	https://opencores.org/view/lwisc	LI Wei	accum	8	12	arria-2	James Brakel	88			A	1	230	##	14.7	0.17	1.0	443.6	I	verilog	9	risc_core	asm	N	Y	256	2K	Y	16				2008	2009		ClearISC simplified PIC, 4 reg r/n stack	absolute addressing only, lowered MIPS/clk			
arm9-soft-cpu	https://github.com/riscvite	LI Xinbing	ARM9	32	32	zu-3e	James Vivado	3914	1257		6	4	167	##	14.7	1.00	1.0	42.6		verilog	4	arm9_core	Y	yes	Y	4G	4G	Y							2020			ARMv4-compatible CPU core	dhrystone value: 1.2 DMIPS/MHz	
arm9-soft-cpu	https://github.com/riscvite	LI Xinbing	ARM9	32	32	zu-3e	James Vivado	2098	778		6	4	238	##	14.7	1.00	1.0	113.5		verilog	4	riscvite_m	Y	yes	Y	4G	4G	Y							2020			ARMv4-compatible CPU core	no interrupts or reg banks	
arm9-soft-cpu	https://github.com/riscvite	LI Xinbing	ARM9	32	32	zu-3e	James Vivado	1807	736		6			357	##	14.7	1.00	1.0	197.6		verilog	4	riscvite_m	Y	yes	Y	4G	4G	Y							2020			ARMv4-compatible CPU core	no mult, interrupts or reg banks
r8051	https://github.com	LI Xinbing	8051	8	8	xintex-7-3	James Brakel	1031			6	1	139	##	14.7	0.33	4.0	11.1	X	verilog	2	r8051	Y	yes	N	64K	64K	Y							2015	2019				
riscv_rv3n	https://github.com/riscvite	LI Xinbing	risc-v	32	32																														2020			RV32IMC processor core, which has a new pipeline with "3+N" stages		
superscalar-riscv	https://github.com/riscvite	LI Xinbing	risc-v	32	32																														2019	2020		Super-scalar out-of-order RV32IMC	performance: 6.4 CoreMark/MHz	
sp-i586	https://github.com	Linli Mestor	x86	32	8	xintex-7-3	James Brakel	32144			6	4	28	73	##	14.7	1.00	2.0	1.1	X	verilog	37	top_sys	Y	yes	Y	4G	4G	Y							2016	2016	http://limeshoo.com	gate level design, vivado project also	http://img.youtube.com/vi/2W1juyhCtuf/0
reoviv	https://github.com	Lucas Castro	risc-v	32	32	xintex-7-3	James Brakel	many files			6																									2017	2018	https://striar.live	uses Leon infrastructure with risc-v ISA	
riscv_hazard5	https://github.com/WrenLiu	Lucas Wren	risc-v	32	32																														2017	2021	https://github.com	RISC-V processor designed for the RISCBoY games console		
riscv_riscboy	https://github.com/WrenLiu	Lucas Wren	risc-v	32	32																														2018	2021	https://github.com	portable games console design, PCB design, see riscv_hazard3&5		
openseal	https://www.lirmm.fr/ADAC	Lyonel Barthe	uBlaze	32	32	spartan-3	Lyonel Barthe	1563			4			91	##	14.7	1.00	1.0	58.2	X	Y	vhdl	26	sb_core	yes	yes	N	4G	4G	Y	86			32	5	2010	2012	www.lirmm.fr/ADAC	NoC secretblaze	data is for single secretblaze
secretblaze	https://www.lirmm.fr/ADAC	Lyonel Barthe	uBlaze	32	32	spartan-3	Lyonel Barthe	1563			4			91	##	14.7	1.00	1.0	58.2	X	vhdl	26	sb_core	yes	yes	N	4G	4G	Y	86			32	5	2010	2012	www.lirmm.fr/ADAC	NoC secretblaze	data is for single secretblaze	
nifloofr1	http://ice.sharif.edu	Mahdi Amiri	RISC	16	16	xintex-7-3	James Brakel	ran out of memory			6																													
inst_list_processor	https://opencores.org/view/inst_list_processor	Mallesh Palve	accum	8	15	xintex-7-3	James Brakel	786			6	1	340	##	14.7	0.33	1.0	142.6	X	verilog	34	top	Y	yes	N	128	1K								2014			pipeline'd state machine	UART, SPI & timer included	
8bit_piped_proc	https://opencores.org/view/8bit_piped_proc	Mallesh Sukhdeo Palve	RISC	8	16	xintex-7-3	James Brakel	1049			6			370	##	14.7	0.33	1.0	116.4	X	verilog	28</																		

up_al_soft folder	opencores or primary link	status	author	style / clone	year first date	FPGA	report ter	com ent	LUTs ALUT	Dff	LUT?	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	SOC	src code	#src files	top file	tool chal	flg pt	flg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last revs	secondary web link	note worthy	comments			
sympic12 minimips_sue	https://opencores.org/view/12844	stable	Miguel Angel Ajo Pelayo	PIC12	8	12	Arria-7-3	James Brakel	474			6	1	197	###	14.7	0.33	1.0	136.8	IX		vhdl	7	synpic12	Y	yes	N	256	2K	Y			32	5	2011	2011	http://projects.nk	CHDL to verilog based on MIPS I	bad weblink		
fisc	https://github.com	stable	Miguel Santos	RISC	64	32	Arria-2	James errors			A				###	q18.0	2.00	1.0				vhdl	18	minimips	Y	asm	N	4G	4G	Y			32	5	2017	2018	http://www.archf	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, altera		
fpga-bbc	https://github.com	stable	Mike Stirling	RISC	64	32	Cyclone-4	James Brakel	5036		4		21	66	###	q18.0	2.00	1.0	26.1	I		system	13	fisc_core	Y	yes	N	Y		Y	85	6	32	5	2018	2018	http://www.archf	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, altera		
risC5x	https://opencores.org/view/12844	untested	Mike Stirling	6502	8	8																vhdl			Y	yes	N	65K	65K	Y			2011	2016	https://www.mikst	BBC micro, uses t65 uP	also X-zpectrum router project				
fpgacomputer	https://opencores.org/view/12844	stable	Mike Stirling	PIC16	8	14	Arria-7-3	James RLOC constraint error			6					14.7	0.33	1.0				vhdl	15	cpu	Y	yes	N	Y	256	4K	Y			2002	2011		makes extensive use of xilinx primitives				
fpgacomputer	https://github.com	errors	Milan Vidakovic	RISC	16	8	Arria-2	James errors			A				###	q18.0	0.67	4.0				Y	verilog	10	computer	Y	asm	N	64K	64K	Y	25	8	2018	2018	https://myvidakov	16-bit CPU, 64KB, UART (115200 bps), and VGA				
mipsfpga	https://www.mipsfpga.com	stable	MIPS Technologies	MIPS	32	32	Arrix-7-3	James errors	10692		6		47	118	###	14.7	1.00	1.0	11.0	X	Y	verilog	193	mfp_syste	Y	yes	N	4G	4G	Y			32	2014	2018	https://www.youf	M14K core & mipsfpga-plus	DRAM interface, 18D caches. 8789 FF			
risCv_cpu	https://github.com	untested	misha kevlishvili	risc-v	32	32											1.00	1.0				verilog			Y	yes	N	4G	4G	Y	45	32	2019	2019	https://www.youf	simple and easy to understand design					
misoc	https://github.com	stable	M-Labs	RISC	32	32	Arria-2								###	q13.1	0.80	1.0		ILX		VHDL			Y	yes	N	4G	4G	Y			32	2007	2019	https://m-labs.hk	Video IP for Mist & others	choice of latticemicro32 or mor1kx uP			
openip11	https://github.com	difficult	nmckcown	SPARC	32	32	Arria-7-3	James			6				###	14.7	1.00	1.0				verilog			Y	yes	N	4G	4G	Y			64	2015	2019	http://parallel.pri	Princeton Un.	both FPGA & ASIC, very many source files			
mips_pipelined	https://github.com/mhmon	mature	Mohammad Hossein Y	MIPS	16	16																verilog	9	system	Y	yes	N	64K	64K	Y	24	10	8	2021	2021		simplified pds11, 24 inst	no byte data size, ucode, 2-12 clocks/inst			
am9080	https://opencores.org/view/12844	beta	Moshe Shavit	8080	8	8	Arria-7-3	James hung in synthesis			6				###	14.7	0.33	9.0		X		vhdl	31	cpu	Y	yes	N	64K	64K	Y			32	5	2017	2019	https://en.wikichip	emulation of AM9080 using bit-slice	has VHDL for AMD bit-slice chips		
am9080	https://opencores.org/view/12844	beta	Moshe Shavit	8080	8	8	Arria-7-3	James hung in synthesis			6				###	14.7	0.33	9.0		X	Y	vhdl	31	sys9080	Y	yes	N	64K	64K	Y			2017	2018	https://en.wikichip	emulation of AM9080 using bit-slice	has VHDL for AMD bit-slice chips				
tygru	https://github.com	stable	Muhammed al Kadi	SIMT	32	32	zynq7045	Muhammed J	128K		6	###	167		###	v17.2						X	vhdl	34	fpga	Y	yes	Y	4G	4G	Y			32	2016	2017	https://dl.acm.org	eighth cores, reviews comparable proj	vivado fpga-pt IP, benchmarks, wikipedia: GPGP		
myris1c	https://github.com	stable	Muza Byte	RISC	8	8	Arria-2	James Brakel	121		A		2	231	###	q13.1	0.33	1.0	628.7	I		verilog	1	myRISC1	Y	yes	Y	256	256	Y	16	4	2011	2011	https://en.wikichip	Verilog source included in PDF file	AKA Mano Machine, LPM macros				
streamer16	http://www.utu.fi	stable	Myron Plichota	forth	16	3	Arria-7-3	James Brakel	143		6			417	###	14.7	0.20	1.2	485.6	X		vhdl	8	streamer	Y	yes	N	64K	64K	Y	8	2	2001	2001	http://www.3sym	MIPS/inst reduced	2nd web adr non-functional				
tms10000	https://opencores.org/view/12844		Nand Gates	TMS10000	4	8																verilog	4	tms1000	Y	yes	N	64	1K	Y	54		2021	2021		Four function BCD calculator chip	used in several TI products				
m65	http://www.ip-arch.jp	stable	Naohiko Shimizu	6502	8	8	Arria-2	James Brakel	483		A			110	###	q13.1	0.33	4.0	18.8	X		sfl & TD	8	m65cpu	Y	yes	N	4K	4K	Y			2001	2002							
pop11-40	http://www.ip-arch.jp	simulation	Naohiko Shimizu	PDPI11	16	16	ep1K	Naohiko Shiri	2687		4			20	###	14.7	0.67	2.0	2.5	I		verilog	17	top	Y	yes	N	4K	4K	Y	70	13	8	2009		http://www.ip-arch.jp/m	Boots UNIX	various papers, no verilog or vhdl			
avr8	https://opencores.org/view/12844	beta	Nick Kovach	AVR	8	8	Arria-2	James Brakel	174		6			418	###	14.7	0.33	1.0	792.2	X		verilog	1	rAVR	Y	yes	N	64K	64K	Y	17	4	2010	2010		Reduced AVR Core for CPLD	not a full clone, doc is opencores page				
dx_nicola	https://github.com	stable	DJLX	32	32																	vhdl	37	a-dlx	Y	asm	N	4G	4G	Y			32	2012	2013		masters thesis	five stage pipeline, forwarding, automatic hazard			
next186	https://opencores.org/view/12844	stable	Nicolas Dumitriche	x86	16	8	Arria-2	James Brakel	1966		A	2		77	###	14.7	0.67	2.0	13.1	IX		verilog	4	Next186	Y	yes	N	1M	1M	Y			2013	2013		boots DOS	SoC version of next186				
next186_soc	https://opencores.org/view/12844	stable	Nicolas Dumitriche	x86	16	8	Arria-2	James translate errors			6	1			###	14.7	0.67	2.0				Y	verilog	40	adr_186	Y	yes	N	1M	1M	Y			2013	2019		boots DOS, does video games & sound				
next186m3	https://opencores.org/view/12844	stable	Nicolas Dumitriche	x86	16	8	Arria-2	James	854		6	1			###	14.7	0.67	2.0				Y	verilog	16	adr_186	Y	yes	N	1M	1M	Y			2013	2014		boots DOS, has DSP core, no x86 source				
next80	https://opencores.org/view/12844	stable	Nicolas Dumitriche	280	8	8	Arria-2	James Brakel	854		6			119	###	14.7	0.33	1.0	46.0	X		verilog	3	Next280C	Y	yes	N	64K	64K	Y			2011	2019		claim of 700 LUTs in Spartan-3 probably wrong					
oberon_sdram	https://projectob	beta	Nicolas Dumitriche	RISC	32	32	Arria-7-3	James Brakel	2103		6	1	104	###	14.7	1.00	1.0	49.5	X		verilog	16	risc5	Y	yes	Y	4G	4G	Y			16	2013	2017		minimalist Wirth, part of Project Oberon	modified to use DRAM, serial mult				
risc-fuggit	https://github.com/rts5n		Nikhil Shah	RISC	32	32																verilog	33	risccmain	Y	yes	N	4G	4G	Y			32	2019			non-standard set of conditional branches, schematic conflicts with documentation on				
risc0	https://sourcef		Niklaus Wirth	RISC	32	32	Arria-7-3	James Brakel	1186		6	4	6	110	###	14.7	0.67	1.0	61.9	X		verilog	8	RISC0	Y	yes	N	4G	4G	Y			2011			minimalist Wirth, education tool					
risc5	http://www.pro	beta	Niklaus Wirth	RISC	32	32	zu-2e	James Brakel	2001	392	6	4		177	###	v20.1	1.00	1.0	88.3	ILX		verilog	8	RISC5	Y	yes	Y	4G	4G	Y			16	2013	2017	http://www.astro	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry			
risc5	http://www.pro	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakel	1936	392	6	4		213	###	v21.1	1.00	1.0	109.9	ILX		verilog	8	RISC5	Y	yes	Y	4G	4G	Y			16	2013	2017	http://www.astro	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry			
risc5	http://www.pro	beta	Niklaus Wirth	RISC	32	32	Arria-7-3	James Brakel	2441		6	4	1	92	###	14.7	1.00	1.0	37.8	ILX		verilog	8	RISC5	Y	yes	Y	4G	4G	Y			16	2013	2017	http://www.astro	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry			
risc5	http://www.pro	beta	Niklaus Wirth	RISC	32	32	zu-3e	James IBUT clocking			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5Top	Y	yes	Y	4G	4G	Y			16	2013	2017	http://www.astro	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry			
senior-sagn-1	https://github.com	simulation	Niranjan Ramadas	RISC	64	32	Arria-7-3	James way to	135009		6	32		75	###	v20.1	1.00	1.0	17.2	ILX		verilog	8	RISC5Top	Y	yes	Y	4G	4G	Y			16	2013	2017	http://www.astro	university ASIC project, read PDF	64-bit data paths, superscalar, branch analysis			
dyxcpu	https://opencores.org/view/12844	myhdl	Norbert Feurle	6502	8	8	Arria-2	James	824		6			176	###	14.7	0.33	4.0	17.7	ILX		verilog	2	ag_6502	Y	yes	N	64K	64K	Y			2012	2012		python hardware processor					
ag_6502	https://opencores.org/view/12844	beta	Oleg Odintsov	6502	8	8	Arria-2	James	824		6			176	###	v21.1	0.33	4.0	17.7	ILX		verilog	2	ag_6502	Y	yes	N	64K	64K	Y			2012	2012		verilog code generation, "phase level accurate"					
openm3430	https://opencores.org/view/12844	stable	Oliver Girard	MSP430	16	16	Arria-7-3	James	1147		A	1		98	###	14.7	0.67	2.0	28.5	IX		verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018		near cycle accurate	performance spreadsheet			
tinyvliw8	https://github.com	alpha	Oliver Stecklina	VLIW	8	32	Arria-7-3	James hacks	895		6			149	###	14.7	0.33	1.0	55.0	X		vhdl	19	sysarch	Y	yes	N	Y	256	1K	Y			2013	2020		tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs			
hp86b	https://sites.goo	errors	Oliver De Smet	Capricorn	8	8	Spartan-3	James unresolved xilinx inter														verilog	85	cpu	Y	yes	N	4G	4G	Y			64	2010		https://en.wikipe	uses PicoBlaze, emulates HP86B	picoBlaze uart uses LUTs			
mc68kods	https://sites.goo	beta	Oliver De Smet	68000	32	16	Arria-7-3	James errors	4617		6				###	14.7	1.00	8.0				Y	vhdl	10	mc68kods	Y	yes	N	4G	4G	Y			2011			SOC for HP9816 computer emulation				
riscv_serv	https://github.com	untested	Olof Kindgren	risc-v	32	32	Arria-7-3	James	215		4											L	verilog	17	serv_top	Y	yes	N	4G	4G	Y	45	32	2018	2021	https://riscv.org	RISC-V contest prize, 1-bit ALU	https://github.com/olofk/corescore			
riscv_serv	https://github.com	untested	O																																						

id	url	author	style / done	year	last rev	secondary web link	note worthy	comments																											
opc-opc7cpu	https://github.com/revaindino/opc7cpu	stable	revaindino	RISC	32	16	kintex-7	James Brakef	624	6	1	180	##	14.7	0.67	1.0	54.1	X	verilog	2	opc7cpu	Y	asm	N	1M	1M	N	32	5	16	2017	2019	https://revaindino.github.io/2017/08/01/opc7cpu/	OPC7 32bit, based on OPC5S, more	see hackaday One Page Computing Challenge
opc-opc8cpu	https://github.com/revaindino/opc8cpu	stable	revaindino	RISC	24	16	kintex-7	James Brakef	624	6	1	180	##	14.7	0.80	2.0	250.1	X	verilog	2	opc8cpu	Y	asm	N	1M	16M	N	32	4	16	2017	2019	https://revaindino.github.io/2017/08/01/opc8cpu/	OPC8 24bit, based on OPC5S, more	see hackaday One Page Computing Challenge
opc-opc9cpu	https://github.com/revaindino/opc9cpu	stable	revaindino	RISC	24	16	kintex-7	James Brakef	624	6	1	180	##	14.7	0.80	2.0	250.1	X	verilog	2	opc9cpu	Y	asm	N	1M	16M	N	32	4	16	2017	2019	https://revaindino.github.io/2017/08/01/opc9cpu/	OPC9 1.0ne page computer for CPLD	see hackaday One Page Computing Challenge
zap	https://github.com/revaindino/zap	alpha	Revaindino	ARM7	32	16	kintex-7	James Brakef	7558	6	1	9	135	##	14.7	1.00	1.0	17.9	X	verilog	37	zap_top	Y	yes	N	N	4G	4G	Y	16	2017	2021	dd10100e_armv1	has cache & mmu	
alpha	https://github.com/revaindino/alpha	alpha	Revaindino	ARM7	32	16	kintex-7	James Brakef	7558	6	1	9	135	##	14.7	1.00	1.0	17.9	X	verilog	37	zap_top	Y	yes	N	N	4G	4G	Y	16	2017	2021	dd10100e_armv1	has cache & mmu	
f16	https://github.com/revaindino/f16	beta	Richard Herveille	DSP	16	16	kintex-7	James Brakef	2225	6	1	180	##	14.7	0.67	1.0	54.1	X	verilog	10	oc54_cpu	Y	yes	N	Y	64K	64K			2002	2009		40-bit accumulator, barrel shifter	C54x supports	
bit-serial	https://github.com/revaindino/bit-serial	untested	Richard Howe	forth	16	16	kintex-7	James Brakef	1858	6	9	149	##	14.7	0.67	1.0	53.8	X	Y	vhdl	11	top	Y	yes	N	4K	4K	N	15	2020	2021	http://www.aholm.se/2020/01/01/bit-serial-16-bit-up-very-simple/	uses FortH		
forth-cpu/h2	https://github.com/revaindino/forth-cpu-h2	stable	Richard Howe	forth	16	16	kintex-7	James Brakef	1858	6	9	149	##	14.7	0.67	1.0	53.8	X	Y	vhdl	11	top	Y	yes	N	4K	4K	N	15	2020	2021	http://www.aholm.se/2020/01/01/bit-serial-16-bit-up-very-simple/	based on J1, used to operate DIY GPS receiver		
mangomips32	https://github.com/revaindino/mangomips32	stable	Ricky Tino	MIPS	32	32	kintex-7	James Brakef	1858	6	9	149	##	14.7	0.67	1.0	53.8	X	Y	vhdl	11	top	Y	yes	N	4K	4K	N	15	2020	2021	http://www.aholm.se/2020/01/01/bit-serial-16-bit-up-very-simple/	H2 FortH SoC, VHDL reads * & b		
riscv_clarinet	https://github.com/revaindino/riscv_clarinet	stable	Riya Jain et al	risc-v	32	32	kintex-7	James Brakef	1858	6	9	149	##	14.7	0.67	1.0	53.8	X	Y	vhdl	11	top	Y	yes	N	4K	4K	N	15	2020	2021	http://www.aholm.se/2020/01/01/bit-serial-16-bit-up-very-simple/	cache support, runs linux	very percie spec	
rj32	https://github.com/revaindino/rj32	stable	Riya Jain et al	risc-v	32	32	kintex-7	James Brakef	1858	6	9	149	##	14.7	0.67	1.0	53.8	X	Y	vhdl	11	top	Y	yes	N	4K	4K	N	15	2020	2021	http://www.aholm.se/2020/01/01/bit-serial-16-bit-up-very-simple/	RISC-V with posit arithmetic, bluespec	verilog for riscv flute & (3) posit sizes	
riscv_rv12	https://github.com/revaindino/riscv_rv12	stable	Roa Logic BV	risc-v	32	32	arria-2	James Brakef	1858	6	9	149	##	14.7	0.67	1.0	53.8	X	Y	vhdl	11	top	Y	yes	N	4K	4K	N	15	2020	2021	http://www.aholm.se/2020/01/01/bit-serial-16-bit-up-very-simple/	verilog generated from schematic		
8bit_chapman	http://www.ecs.bcm.edu/~chapman/8bit/	beta	Rob Chapman, Steven	forth	8	8	zu-3e	James Vivado	132	6	305	##	v21.1	0.33	1.0	762.2	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
8bit_chapman	http://www.ecs.bcm.edu/~chapman/8bit/	beta	Rob Chapman, Steven	forth	8	8	zu-3e	James Vivado	132	6	305	##	v21.1	0.33	1.0	762.2	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
dataflow_chapman	http://www.ecs.bcm.edu/~chapman/dataflow/	alpha	Rob Chapman, Steven	forth	16	16	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
u320	http://www.teslaco.com/u320/	stable	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
riscv_reboot	https://github.com/revaindino/riscv_reboot	pre alpha	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
z-machine	https://github.com/revaindino/z-machine	stable	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
riscv_clarinet	https://github.com/revaindino/riscv_clarinet	stable	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
any-1	https://github.com/revaindino/any-1	defined	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
bc6502	https://github.com/revaindino/bc6502	beta	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
bc6502	https://github.com/revaindino/bc6502	beta	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
dbg16	https://github.com/revaindino/dbg16	stable	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
fisa32	https://github.com/revaindino/fisa32	beta	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
fisa64	https://github.com/revaindino/fisa64	beta	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
tk64	https://github.com/revaindino/tk64	alpha	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
m432	https://github.com/revaindino/m432	planning	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
rap8064	https://github.com/revaindino/rap8064	alpha	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
rf64	https://github.com/revaindino/rf64	alpha	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
rf65002	https://github.com/revaindino/rf65002	alpha	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
rf6809	https://github.com/revaindino/rf6809	alpha	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
rf68kys	https://github.com/revaindino/rf68kys	alpha	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
rf68kys	https://github.com/revaindino/rf68kys	alpha	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
rf68kys	https://github.com/revaindino/rf68kys	alpha	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
rf68kys	https://github.com/revaindino/rf68kys	alpha	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
rf68kys	https://github.com/revaindino/rf68kys	alpha	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
rf68kys	https://github.com/revaindino/rf68kys	alpha	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
rf68kys	https://github.com/revaindino/rf68kys	alpha	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
rf68kys	https://github.com/revaindino/rf68kys	alpha	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
rf68kys	https://github.com/revaindino/rf68kys	alpha	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
rf68kys	https://github.com/revaindino/rf68kys	alpha	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24		1998	1998		course work			
rf68kys	https://github.com/revaindino/rf68kys	alpha	Rob Chapman, Steven	forth	32	32	alpha	Rob Chapman	176	6	131	##	14.7	0.33	1.0																				

u_p,all_soft folder	opencores or primary link	status	author	style / clone	year first	year last	FPGA	reporter	comments	LUTs ALUT	Dff	LUT?	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool type	tool chall	flg pt	max dat	max inst	byte adrs	adr #	# reg	pip e line	start year	last year	secondary web link	note worthy	comments		
x0	https://github.com/yehgh	stable	Simon Zhang	risc	8	9																	24	top_level	asm	N	256	256	Y	13	16		2016	2017		9-bit processor: 4:1:4 op-code, R0, R1 fields				
ao486_mister	https://github.com	beta	Sorgellie	x86	32	8	zu-3e	James	vivado defaults			6						1.00	1.00			I	Y	system	85	ao486	Y	yes	4G	4G	Y			2020	2021		complete 486, SoC configuration	mister version of ao486: reworked with many		
aspidia	https://opencor	stable	Sotiriou	DLX	32	32	zu-2e	James	dated xilinx primitives								##	20.01	1.00	1.00		X	verilog	10	DLX_top	Y	yes	4G	4G	Y			2002	2009		DLX	compiled sync version			
aspidia	https://opencor	stable	Sotiriou	DLX	32	32	kintex-7-3	James	dated	3586		6			257	##	14.7	1.00	1.00	71.7	X	verilog	10	DLX_top	Y	yes	4G	4G	Y			2002	2009		DLX	compiled sync version				
riscv_kian	https://github.com/spoline	stable	splinedrive	risc-v	32	32																	verilog	17	kianv	Y	yes	N	4G	4G	Y	32		2021			very simple riscv cpu/soc one single file implementation			
bobcat		beta	Stan Drey	DSP	16	24	kintex-7-3	James	Brakef	1622		6	1	107	##	14.7	0.67	1.00	44.0	X			vhdl	30	bobcat_cd	Y	yes	N	64K	64K				1998	2000			dead web links		
lpg30	http://www.e-b	stable	Stanley Frankel	accum	32	32																	vhdl	42	LGP-30	Y	yes	N	4K	4K	N	3		2017			FPGA version of LGP30 drum computer, also LGP21, RPC4000, 65F02			
wb4pb	https://opencor	stable	Stefan Fischer	picoBlaze	13	13	kintex-7-3	James	incomplete port to k	6							##	14.7	0.33	3.00		Y	vhdl or v	14	picoBlaze_wb_uart	Y	yes	Y	4K					2010	2013	https://en.wikiped	software add-on for picoBlazeSoftware	ported to kcpsm6		
wb4pb	https://opencor	stable	Stefan Fischer	picoBlaze	13	13	spartan-3	Stefan	Fischer	309		4	1	102	##	14.7	0.33	3.00	36.2	X	Y	vhdl or v	14	picoBlaze_wb_uart	Y	yes	Y	4K					2010	2013	https://en.wikiped	software add-on for picoBlazeSoftware	ported to kcpsm3 only works for Spartan 3			
ncore	https://opencor	alpha	Stefan Istvan	accum	16	8	kintex-7-3	James	Brakef	223		6			105	##	14.7	0.67	1.00	316.3	X	verilog	3	ncore	Y	yes	N	128K	64K		16	16	2006	2018		This is a little-less processor core				
ecoz32f	https://github.c	stable	Stefan Kristiansson	RISC	32	32	kintex-7-3	James	Brakef	3845		6	3	4	123	##	14.7	1.00	1.00	32.1	X	verilog	12	ecoz32f	Y	yes	N	512M	256M	Y	61	32	6	2014	2014		pipelined version of the eco32 CPU	cache & mmu		
or1200mp	https://github.c	stable	Stefan Wallentowitz	OpenRISC	32	32	kintex-7-3	James	Brakef	4960		6	4	8	111	##	14.7	1.00	1.00	22.4	X	verilog	104	or1200_top	Y	yes	Y	M	4G	4G	Y	32		2012	2012	https://openris.c	multi-processor variant, single core			
riscv_rv01_cor	https://github.c	stable	Stefano Tonello	risc-v	32	32	kintex-7-3	James	Brakef	13997		6	4	62	130	##	14.7	1.00	1.00	9.3	X			scala	11	Y	forth	N	64K	64K		20		2017	2018		all files in one directory	two self test tops		
13c	https://github.c	stable	Stefan Reith	scala	32	16																	scala	11	Y	forth	N	64K	64K		20		2017	2018		11 re-implemented using Scala/Spinal	to generate VHDL or Verilog			
atlas_2K	https://opencor	beta	Stephan Nolting	RISC	16	16	zu-3e	James	vivado	1222	1160	6	1	5	262	##	22.11	0.80	1.00	171.4	ILX	vhdl	19	ATLAS_2K	Y	asm	N	Y	64K	64K	M	80	8	2013	2015		ARM thumb like inst set	has MMU & full SOC features		
atlas_2K	https://opencor	beta	Stephan Nolting	RISC	16	16	kintex-7-3	James	Brakef	1595		6	1	5	151	##	14.7	0.80	1.00	75.9	ILX	vhdl	19	ATLAS_2K	Y	asm	N	Y	64K	64K	M	80	8	2013	2015		ARM thumb like inst set	has MMU & full SOC features		
atlas_core	https://opencor	beta	Stephan Nolting	RISC	16	16	zu-3e	James	vivado	611	285	6	1	333	##	22.11	0.80	1.00	436.4	ILX	vhdl	8	ATLAS_CP	Y	asm	N	Y	64K	64K	Y	80	8	2013	2015		ARM thumb like inst set	non-MMU version			
atlas_core	https://opencor	beta	Stephan Nolting	RISC	16	16	kintex-7-3	James	Brakef	559		6	1	200	##	22.11	0.80	1.00	286.2	ILX	vhdl	8	ATLAS_CP	Y	asm	N	Y	64K	64K	Y	80	8	2013	2015		ARM thumb like inst set	non-MMU version			
neo430	https://opencor	alpha	Stephan Nolting	MSP430	16	16	virtex-6	Stephan	Nolting	402		6	2	204	##	14.7	0.67	8.00	42.5	ILX	vhdl	19	neo430_t	Y	yes	N	28K	32K	Y		16	2015	2021	https://github.com	website has detailed resource utiliza					
neo430	https://opencor	alpha	Stephan Nolting	MSP430	16	16	artix-7	James	chang	947		6	2	203	##	14.7	0.67	8.00	17.9	ILX	vhdl	19	neo430_t	Y	yes	N	28K	32K	Y		16	2015	2021	https://github.com	edit neo430_sysonfig.vhdl to set opti	8+ clocks for R-R inst				
neo430	https://opencor	alpha	Stephan Nolting	MSP430	16	16	cyclone-4	Stephan	Nolting	626		6	2	117	##	14.7	0.67	8.00	15.7	ILX	vhdl	19	neo430_t	Y	yes	N	28K	32K	Y		16	2015	2021	https://github.com	website has detailed resource util	minimal configuration				
riscv_neorv32	https://github.c	stable	Stephan Nolting	risc-v	32	32	cyclone-4	Steph	trif	848		4		111	##	22.11	1.00	4.00	32.7	ALX	vhdl	25	neorv32	Y	yes	N	4G	4G	Y		32	2020	2021	https://opencore.c	very well documented, customiza	many peripherals, LUT counts for all vari				
storm_core	https://opencor	beta	Stephan Nolting	ARM7	32	32	kintex-7-3	James	Brakef	2312		6	3	179	##	14.7	1.00	1.00	77.4	ILX	vhdl	16	storm_top	Y	yes	N	4G	4G	Y		32	8	2011	2014		Storm Core (ARM7 compatible)	I & D caches not compiled			
storm_soc	https://opencor	beta	Stephan Nolting	ARM7	32	32	kintex-7-3	James	Brakef	3514		6	3	4	139	##	14.7	1.00	1.00	45.2	X			vhdl	40	storm_top	Y	yes	N	4G	4G	Y	32	8	2012	2015		STORM SOC	cache & no peripherals	
apple2fpga	https://github.c	stable	Stephen A Edwards	6502	8	8	zu-3e	James	vivado	1238	706	6		7	195	##	22.11	0.33	4.00	13.0	ILX	vhdl	19	ae2_top	Y	yes	Y	M	4G	4G	Y			2007	2009		emulation of Apple II computer	replaced Altera PLL with stub		
apple2fpga	http://www.c.s	stable	Stephen A Edwards	6502	8	8	kintex-7-3	James	uncon	1417		6		9	159	##	14.7	0.33	4.00	9.2	ILX	vhdl	19	ae2_top	Y	yes	Y	M	4G	4G	Y			2007	2009		emulation of Apple II computer	replaced Altera PLL with stub		
raptor16	www.spacewire	stable	Steve Hayward	CISC	16	16	kintex-7-3	James	Brakef	590		6		319	##	14.7	1.40	2.7	280.2	X			vhdl	1	raptor16	Y	yes	N	64K	64K	N			2004			8 data & 8 adr res	no multiply, 8 adr modes		
plasma	https://opencor	stable	Steve Rhoads	MIPS	32	32	kintex-7-3	James	Brakef	2462		6	3	97	##	14.7	1.00	1.00	39.5	X			vhdl	22	plasma	Y	yes	N	4G	4G	Y		32	2001	2016	http://plasmacpu	wide outside use, opencores page has	list of related publications		
1802-pico-basi	https://github.c	beta	Steve Teal	1802	8	8	zu-3e	James	area o	247	136	6	2	427	##	22.11	0.33	12.00	47.6	ILX	vhdl	6	pico_basi	Y	yes	N	64K	64K	Y	52	16	2016	2016	https://wiki.forth	VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, Interrupts & DMA not imple				
misc16	https://github.c	stable	Steve Teal	accum	16	16	zu-3e	James	Brakef	197	78	6		500	##	22.12	0.22	1.00	558.4	X	B	vhdl	1	misc	Y	yes	N	64K	64K	N	10		2021			16-bit minimal CPU which only has a	single instruction 'mov'			
mx65	https://github.c	stable	Steve Teal	6502	8	8	zu-3e	James	Brakef	485	148	6	2	370	##	22.12	0.33	4.00	63.0				vhdl	5	apple1	Y	yes	N	64K	64K	Y			2022			cycle accurate and passes the Klaus Dornmann 6502 functional tests			
pumpkin	https://github.c	stable	Steve Teal	accum	16	16	zu-3e	James	Brakef	166	67	6		625	##	22.12	0.67	2.00	126.1				vhdl	6	hello_wor	Y	asm	N	4K	4K		14		2020			scalable, 16-bit, 16 instruction soft CP	ulates inferred (small size)		
pumpkin	https://github.c	stable	Steve Teal	accum	16	16	zu-3e	James	Brakef	230	131	6	1	450	##	22.12	0.67	2.00	65.6				vhdl	6	myco	Y	asm	N	4K	4K		14		2020			scalable, 16-bit, 16 instruction soft CP	EMULATES Mfco, forced block RAM		
processor-core	https://github.c	untested	Steven Hua	RISC	32	32																	vhdl	1		Y	N	4G	4G		16	32	2018	2018		clean, simple, prob classwork	Quartus proj, basic RISC instructions			
avr_hp	https://opencor	stable	Strauch Tobias	AVR	8	16	kintex-7-3	James	2 slot	1554		6		223	##	14.7	0.33	1.00	47.4	X			vhdl	10	avr_core	Y	asm	N	64K	128K	Y	72	32	2010	2012		hyper pipelined (eg barrel) AVR			
or1200_hp	https://opencor	stable	Strauch Tobias	OpenRISC	32	32	virtex-5	Strauch	3 slot	5602		6		185	##		1.00	1.00	33.1	X			verilog	39	or1200_top	Y	asm	Y	M	4G	4G	Y	32	2010	2013	https://openris.c	3 slot barrel version of OR1200	numbers from published paper		
lc-3	https://github.c	stable	Sudhanshu Gupta	RISC	16	16																	vhdl	1		Y	asm	N	64K	64K	Y	16	8	2017		https://en.wikiped	from book: 978-0072467505 by Patt	apndx has schematic		
artemis	https://github.c	simulation	Sudhanshu Sundaram	RISC	16	16	zu-3e	James	incomplete source code								##	22.11	1.00	1.00			verilog	9	main_test	Y	asm	N	4K	4K	Y	18	8	2018	2020	https://www.yout	simple, educational up with decent viv	vivado project		
capic	http://www.003	stable	Sumio Morioka	PIC16	8	14	aria-2	James	ROM parameter error	A							##	22.11	0.67	1.00			I	vhdl & v	5	CORIC	Y	yes	N	Y	256	4K	Y			1999	2004		LPM macros	
c-nit	https://github.c	stable	Sumit	RISC	16	16	spartan-3	James	xilinx [752]	4			3	100	##	14.7	0.67	2.00	44.5	X			verilog	6	src	asm	N	N	64K	64K	Y	22	15	2003	2004		RISC with several load/store modes			
avr_cpu	https://github.c	stable	Sung Hoon Choi	AVR	8	16	zu-3e	James	vhdl 2008 usage	6							##	22.11	0.33	1.00			vhdl	15	avr_cpu	Y	yes	N	64K	128K	Y	72	32	2015						
jane_nn	https://github.c	stable	Songhee Devanathan	AVR	8	8	kintex-7-3	James	Brakef	723		6																												

uP, all soft folder	opencores or primary link	status	author	style / clone	year	bits	inst	data	date	tool ver	MIPS /inst	dkls /inst	KIPS /LUT	ven dor	src code	#src files	top file	tool file	tool ch	flg pt	max dat	max inst	byte adrs	adr #inst	# reg	pip e len	start year	last revs	secondary web link	note worthy	comments
dalton_8051	https://www.cs.ucc.edu	stable	Tomy Gwargis	8051	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	1999	2003		ASIC		
8051	https://www.cs.ucc.edu	stable	Tomy Gwargis	8051	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	1999	1999		author has book & course	Embedded System Design: A Unified Hardware	
sayuri_cpu	http://www.mgo	stable	Toyooki Sagawa	RISC	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2000	2000		dead weblink	high number of DFF		
risc8051core	https://github.com/osores	planning	Trammell Hudson	AVR	8	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	2020	2020		mostly compatible with the AVR instruction set			
hd63701	https://github.com/osores	planning	Tsuyoshi Hasegawa	6801	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	2010	2010		Used in Atari game console, 6801 clone?			
z80control	https://opencore	alpha	Tyler Pohl	280	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	2010	2012		Microprocessor targeting embedded	Interfaces to DRAM, based on T80 core		
riscv_boom	https://github.com	untested	UC Berkeley	risc-v	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2015	2017	https://boom-core	Berkeley Out-of-Order RISC-V Processor			
riscv_sodor	https://github.com	scala	UC Berkeley	risc-v	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2015	2017		1, 2, 3 and 5 stage pipe versions			
riscv_zscale	https://github.com	scala	UC Berkeley	risc-v	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2015	2017		not maintained & not conformant			
vscale	https://opencore	stable	UC Berkeley	risc-v	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2016	2017		risc-v RV32IM vscale processor, depre	deprecated: not up to date (risc-v)		
ns32632	https://opencore	stable	Udo Moeller	N32032	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2009	2019	http://cpu-ns32k.net/	21.97 VAX Mips at 50MHz (Cyclone IV)			
68hc05	https://opencore	stable	Ulrich Riedel	6805	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	2007	2009		68C05 & 68C08 very different Fmax			
68hc05	https://opencore	stable	Ulrich Riedel	6805	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	2007	2009		similar to mips16			
68hc08	https://opencore	stable	Ulrich Riedel	6808	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	2007	2009		68C05 & 68C08 very different Fmax			
68hc08	https://opencore	stable	Ulrich Riedel	6808	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	2007	2009					
tiny64	https://opencore	stable	Ulrich Riedel	RISC	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2004	2007		data size from 32 to 64 bits	micro-coded sub-ops		
tiny8	https://opencore	altera dsg	Ulrich Riedel	acum	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	2002	2009		Altera megafuncions			
altor32_lite	https://opencore	stable	Ultra Embedded	OpenRISC	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2012	2015	https://opencore	simplified OpenRISC 1000	xilinx S3 primitives		
altor32_lite	https://opencore	stable	Ultra Embedded	OpenRISC	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2012	2014	https://opencore	simplified OpenRISC 1000, no pipeline	xilinx S3 primitives		
riscv_biriscv	https://opencore	stable	Ultra Embedded	risc-v	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2020	2021	https://github.com	dual issue	simple single issue version		
riscv_uriscv	https://github.com/ultrae	stable	ultra_embedded	risc-v	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2021	2021	https://opencore	Simple, small, multi-cycle 32-bit RISC-V	CPU implementation		
hpc-16	https://opencore	beta	Umar Siddiqui	RISC	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	2005	2015					
sweet32	https://opencore	alpha	Valentin Angelovski	MIPS	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2014	2015		targets MACHXO2, no RAM			
sweet32	https://opencore	alpha	Valentin Angelovski	MIPS	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2014	2015		targets MACHXO2, DDR RAM	clock divider to Sweet32_v1_core		
sweet32	https://opencore	alpha	Valentin Angelovski	MIPS	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2014	2015		targets MACHXO2, no RAM			
fp64a_risc16	http://www.fpg	errors	Van Loi Le	RISC	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	2014	2015		incomplete Risc_16 bit module			
fp64a_8bit_up	http://www.fpg	errors	Van Loi Le	acum	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	2017	2017		educational	16 input & 16 output ports fill out 256 byte adr		
fp64a_mips56	http://www.fpg	errors	Van Loi Le	MIPS	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2017	2017		educational, full pipelined MIPS	incomplete		
fp64a_mips16	http://www.fpg	stable	Van Loi Le	RISC	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	2017	2017		educational, no block RAM inferred	same prog & data mem and alu as mips16_16		
fp64a_mips16	http://www.fpg	stable	Van Loi Le	RISC	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	2017	2017		educational, no block RAM inferred	actual prog sz=16, actual data mem sz=256		
fp64a_up8_12	http://www.fpg	errors	Van Loi Le	acum	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	2016	2016		educational, simplified PIC12	incomplete		
complete_8bit	https://www.au	stable	Van-Lei Le	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	2016	2016		memory, unit uses block RAM, IO ports pruned			
riscv_biriscv	https://ascslab	untested	Various	risc-v	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2018	2020	https://opencore	six implementations of risc-v	Boston Un. Course work		
riscv_orca	https://github.com	beta	VectorBlox	risc-v	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2016	2016		*, flg-pt all optional	RV32IM		
mvp	http://vectorblox	stable	VectorBlox Computing	vect	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	2012	2017	http://www.ecu	MXP Matrix Processor is a scalable so	LUT count for 8 lanes with custom inst		
qrisc32	https://opencore	alpha	Viacheslav	RISC	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2010	2011		qrisc32 wishbone compatible risc	for PhD thesis		
single-cyc-cpu	https://github.com/victor	mature	Victor A Pajaro	MIPS	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2019	2019		nice schematic and clear description, course work			
r8-core	https://github.com/victor	stable	Victor O. Costa	RISC	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	2019	2019		university project, doc in portuguese	expanded R8 ISA		
mips-sc_rubio	https://www.ecu	untested	Victor P. Rubio	MIPS	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2004	2004		MIPS RISC Processor for Comp Arch Ed.	2004, single cycle, RTL in PDF		
tic	https://opencore	beta	Vincent Crabtree	acum	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	2009	2009		Tiny Instruction Set Computer	minimal accumulator machine		
mark_ii	https://github.com/vladis	stable	Vladislav Mlejnecky	RISC	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2017	2018		system on chip written in VHDL	custom PCB with MAX10		
ztap11	https://opencore	alpha	Walter Mueller	PDP11	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	2015	2015		multi-core with MIPS master	files no longer available, was under developme		
legv8	https://github.com	simulation	Warren Seto	A64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	2018	2019	https://github.com	Boots UNIX, has MMU & cache, retro	PDP-11/70 CPU core and SoC		
legv8	https://github.com	stable	Warren Seto	A64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	2018	2019		coursework, limited ISA, 3 versions	single cycle, inst: LDUR, STUR, ADD, SUB, ORR,		
legv8	https://github.com	stable	Warren Seto	A64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	2018	2019		coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR,		
legv8	https://github.com	stable	Warren Seto	A64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	64	2018	2019		coursework, limited ISA, 3 versions	inst: LDUR, STUR, ADD, SUB, ORR, AND, B,		
ucode_cpu	http://minnie.tu	stable	Warren Toomey	RISC	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	2012	2015		originally schematic based (Logisim)			
verilogboy	https://hackada	alpha	Wenting Zhang	SM83	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	2019	2019	https://github.com	Game Boy in Verilog, both CPU (SM83)	also https://github.com/neldivan/GBA		
verilogboy	https://hackada	alpha	Wenting Zhang	risc-v	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	2019	2019	https://github.com	Game Boy in Verilog, both CPU (SM83)	uses riscv_pico32 core		
opa	https://github.com	stable	Wesley W. Terpstra	RISC	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	32	2013	2016		An Out-of-Order Superscalar Soft CPU	tested, incomplete		
riscv_swever	https://github.com																														

_uP_all_soft folder	opencores or primary link	status	author	style / clone	bits inst	FPGA	repor ter	com ents	LUTs ALUT	Dff	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	SOC	src code	#src files	top file	doc	tool chain	fltg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e len	start year	last revis	secondary web link	note worthy	comments	
instant-soc	https://www.fpga4student.com/2017/01/verilog-project.html	beta		risc-v	32 32																						N	4G	4G	Y	8	32		2020			converts C++ into VHDL, risc-v CPU & peripherals, unused instructions omitted	
risc_cpu	https://electron.github.io	untested		accum	8 8																					N	32	32	Y		32		2017					
riscv_humming	https://github.com/riscv-humming	stable		risc-v	32 32		kintex-7-3	James too many los			6			##	14.7	1.00	1.0					verilog	141	e203_cpu	Y	yes	N	4G	4G	Y		32	2016	2018			e200 has opensource	also have a chip
riscv_humming	https://github.com/riscv-humming	stable		risc-v	32 32		kintex-7-3	James Brakef	14119		6	32	62	##	14.7	1.00	1.0	4.4	X			verilog	141	e203_soc	Y	yes	N	4G	4G	Y		32	2016	2018			e200 has opensource	also have a chip
riscv_humming	https://github.com/riscv-humming	untested		risc-v	32 32																				Y	yes	N	4G	4G	Y		32	2017	2018			AKA e200, Chinese software tools take 80MB	
riscv_silve	https://www.silve.com	asic		risc-v	32 32																				Y	yes	N	4G	4G	Y		32			https://www.silve.com	ASIC IP house, 32-bit "freedom" core	free Artix-7 bitstream	
riscv_silve	https://www.silve.com	asic		risc-v	64 32																				Y	yes	N	4G	4G	Y		32			https://www.silve.com	ASIC IP house, 64-bit "freedom" core	free Artix-7 bitstream	
single_cyc_mips	https://www.fpga4student.com/2017/01/verilog-project.html			MIPS	16 16																				Y	yes	N	4G	4G	Y		32			https://www.fpga4student.com/p/verilog-project.html			
temlib	http://temlib.org	stable		SPARC	32 32		kintex-7-3	James Brakef	2579		6	32	111	##	14.7	1.00	1.0	43.1	X			vhdl	48	mcu_simple	Y	N	4G	4G	Y		64	2013	2015			copywrite: experimental use	has caches	
temlib	http://temlib.org	stable		SPARC	32 32		kintex-7-3	James Brakef	3730		6	5		111	##	14.7	1.00	1.0	29.8	X		vhdl	48	fpu_simple	Y	N	4G	4G	Y		64	2013	2015			copywrite: experimental use	options for fltg-pt, pipeline, mul & div configura	
totalcpu	https://opencor	alpha		RISC	12+ 12		kintex-7-3	James Brakef	229		6	1		149	##	14.7	0.33	3.0	71.7	X		verilog	10	cpu			N				16	2007	2009				data width 12 bits and up, no data memory	

114	# usable(beta, st	1	20	86	218	blank	545	##	513	##	13	377	verilog	391	non-blank	616	78																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
-----	-------------------	---	----	----	-----	-------	-----	----	-----	----	----	-----	---------	-----	-----------	-----	----	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Under the assumption that the core is capable of one instuction per clock

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_uP_all_soft folder	If opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used: 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSem(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc.
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
fltg pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed, stack, indir, indir++, --indir, (indir), (indir++) (--indir), (indexed), abs-short/direct page, scaled
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions or web page updates
secondary web link	secondary web address
note worthy	anything special about the design

75	_paper_only
60	educational
25	_weak_start
8	_up_cores
5	in limbo
10	planning
52	simulation
573	main+sim
521	net main
644	total

259	VHDL
277	Verilog
26	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
35	proprietary
13	other
4	Schematics
635	total

418 designs with FOM (KIPS/LUT) results (some duplicates due to multiple FPGA runs)
385 designs with best FOM (likely true measure of # of usable designs)