_uP_all_soft opencores or folder prmary link status	author style / style / style / style / style / style s	report com LUTs ter ents ALUT Dff 5 2 2 to k F 9	comments
Small soft core uP Inventory	@2023 James Brakefield		

©2023 James Brakefield Opencore and other soft core processors Jay Jaeger 1401 6 6x N 16K 16K Y superset of IBM1401, gate level vhdl, was student at UW vhdl 6 top_level 5 cpu Brian Cheng accum 8 1 256 256 2019 20 very basic simple & complete doc 1424 4.0 14. verilog 32 oc8051_td Y yes N alpha Simon Teran, Jakas James area o 3051 core includes several on-chip peripherals, like timers and counters n alpha Simon Teran, Jakas 1744 6 1 111 ## 14.7 0.33 4.0 verilog 32 oc8051_td Y yes N 64K 64K 2001 20 8051 8 8 ntex-7-3 James tunre 8051 core includes several on-chip peripherals, like timers and counters Md Badiuzzaman Prar MIPS 16 16 schematic 6bit process 2018 201 course project, schematics only simple up with well done schematics 6bit_relay_up WIP Peter Prikasky accum 16 16 0.67 4.0 schematic N 64K 64K N 16 3 4 202 min Accum up: PC, Accum, SR & IR reg Excel macro simulator; imm, abs & indirect adri 202 6bitcpu simulation Winston Van risc 16 16 vhdl 19 top 1K 1K N 16 Custom 16 bit CPU and datapath in VHDL inspired by RISC-V 1802 8 8 zu-3e 427 ## v21.1 0.33 12.0 47.6 vhdl 6 pico_basic Y yes N Y 52 beta Steve Teal 136 6 64K 64K 16 2016 201 tiny Basic in ROM, Interrupts & DMA not imple 802-pico-basi James area VHDL 1802 Core with TinyBASIC alpha Harshal Mittal 4bit up RISC 24 24 u-3e 3535 2166 6 1 187 ## v21.1 0.80 1.0 42 verilog 17 processor N 16M 16M N 17 2019 201 basic 24-bit RISC, course work big Dff count, multiple writes to register file 2-bit MIPS beta Cairo University MIPS 32 3 100 ## v21.1 1.00 vhdl 18 mips mod Y yes N 4G 4G 2011 201 Cairo University EE dept stopped run in synthesis zu-3e James very slow synthesis 6 1 1.0 809 6309 beta Aleiandro Paz Schmidt 6809 8 8 zu-3e James vivado 1690 367 6 333 ## v21.1 0.33 3.0 21.7 AILX B verilog 5 MC6809_d Y yes N N 64K 64K 2012 201 6309 op-codes not implemented does not match timing results of zvng+ 809 6309 6809 8 8 stratix-5 James Brakefi 223 ## q14.0 0.33 3.0 14.3 AILX B verilog 5 MC6809_d Y yes N N 64K 64K beta Aleiandro Paz Schmidt 1711 2012 201 6309 op-codes not implemented 809 6309 beta Alejandro Paz Schmidt ntex-7-3 James Brake 199 370 6 AILX B verilog 5 MC6809_d yes N N 64K 64K 6309 op-codes not implemented 809 6309 6809 8 8 1680 145 ## q18.0 0.33 3.0 9.5 AILX B verilog 5 MC6809 N N 64K 64K beta Alejandro Paz Schmid rria-2 James Brake 2012 20 Shc05 6805 8 8 zu-3e 1106 117 6 485 ## v21.1 0.33 4.0 36.2 X vhdl 1 6805 yes N N 64K 64K 2007 200 68c05 & 68c08 very different Fmax stable Ulrich Riedel James viva 300 ## 14.7 0.33 4.0 22.2 vhdl 1 6805 yes N N 64K 64K Rhc05 stable Ulrich Riedel 6805 8 8 kintex-7-3 James Brake 1112 2007 200 128 6 ves N N 64K 64K thc08 stable Ulrich Riedel 6808 8 8 zu-3e lames vivad 1875 164 ## v21.1 0.33 4.0 vhdl 1 x68ur08 2007 200 68c05 & 68c08 very different Fmax 4.0 vhdl 1 x68ur08 yes N N 64K 64K thc08 stable Ulrich Riedel 6808 8 8 kintex-7-3 James Brake 2290 101 ## 14.7 0.33 2007 200 appears to be unfinished? imulatior sim da-song risc verilog 8 cpu o branch instructions bit-cpu 63 6 HX N beta Rob Chapman, Steve forth James vivac course work bit_chapman beta Rob Chapman, Steven 10 stack_pro forth ntex-7-3 James Brake 176 6 131 ## 14.7 0.33 1.0 245.5 IIX vhdl 256 256 V 24 1998 199 ourse work oit piped pro stable Mahesh Sukhdeo Palv RISC ntex-7-3 James swap 104 6 370 ## 14.7 0.33 1.0 116.4 X verilog 28 top 16 2013 20 github.con uses Perl as assemble ise Perl to generate ROM file 1822 6 X verilog 28 top bit_piped_pro stable Mahesh Sukhdeo Palve RISC 8 1 zu-3e James vivado 1500 500 ## v21.1 0.33 1.0 110.0 16 2013 201 uses Perl as assembler use Perl to generate ROM file 6 stable 1-2e 2.0 210.5 verilog 11 cpu imon Moore, Frankie RISC 32 1K 1K rria-5 ## q18.0 0.67 system v 1 TinyComp om Thacker's version, Un Cambridge course _tiny_up James tiny LL errors RISC 16 2 2016 201 runs on Cyclone IV ntex-7-3 James replace Altera RAM wit 6 14.7 0.67 4 1 12 stable RISC 16 24 cyclone-4 James Brakefi 62 ## a17.0 0.67 1.0 27.4 1 verilog top a2z 2016 20 7193 Α 393 ## q18.0 0.67 1.0 36.6 verilog 7 de0 nano Y yes stable Simon Cook RISC 16 16 arria-2 James Brakef 2015 201 includes Altera project to 64 reg, 24-bit pc, no status reg 4 verilog 7 de0_nano Y yes 64 stable Simon Cook RISC 16 16 cyclone-4 James Braket 10630 306 ## q18.0 0.67 1.0 19.3 Y 64K 16M 2015 201 includes Altera project 4 to 64 reg, 24-bit pc, no status reg stable Juan Gonzalez-Gome accum 15 1 kintex-7-3 James rom 8 6 227 ## 14.7 0.67 2.0 865.2 IX verilog 1 acc2 Y yes N 4K 2016 201 ps://github.com 26 chptr course using Apollo Comman ??why LUT count different from agcnorm zu-3e 1.0 72.1 verilog 1 ae18_core yes N Y 4K 1M beta Shawn Tan James vivac 954 208 ## v21.1 0.33 2003 20 not 100% compatable egative edge reset "clock" e18 beta Shawn Tan PIC18 8 16 arria-2 James Brakef 1084 A 1 207 ## g13.1 0.33 1.0 63.1 ILX verilog 1 ae18 core ves N Y 4K 1M 2003 200 not 100% compatable negative edge reset "clock" еМВ beta Shawn Tan uBlaze 32 32 zu-3e James vivad 997 434 6 3 250 ## v21.1 1.00 1.0 250.8 ILX verilog 7 aeMB_cor Y yes N 4G 4G 2004 2009 not 100% compatable beta Shawn Tan uBlaze 32 ntex-7-3 James Brake 1018 1.0 128. verilog 7 aeMB_cor yes N 2004 200 not 100% compatable 69 ## 14.7 1.00 4.0 3.9 vhdl 13 gecko65k xtended 6502 AKA 65K with 16, 32 or 64 bit data alpha Andre Fachat 6502 32 8 intex-7-3 James Brake 4424 1-3e 4.0 tended 6502 AKA 65K with 16, 32 or 64 bit da g 6502 beta Oleg Odintsov 6502 8 8 kintex-7-3 James Brake 824 176 ## 14.7 0.33 4.0 17. verilog 2 ag_6502 ves N N 64K 64K 2012 201 verilog code generation, "phase level accurate" beta Oleg Odintso 6502 u-3e James viva 176 ## v21.1 0.33 verilog 2 ag 6502 rilog code generation, "phase level accura beta Dave Roberts accum 15 3732 20 ## 14.7 0.66 1.0 vhdl 5 AGC 4K 72K 1962 201 spartan-3 James Brake Apollo Guidance Computer via 3-input NOR gate emulation stable Fabio Pereira accum 8 ntex-7-3 James Brake 476 ## 14.7 0.33 3.0 281.6 X B vhdl 3 ahmes N N 256 256 2016 20 bare CPU with no RAM nmes stable Yamin Li, Wanming C RISC 8 rria-2 Δ 298 ## q13.1 0.17 2.0 205. IX vhdl N N 64K 64K 1996 199 up/aizup_ James Brake used in Cornell EE475 course MIPS/inst reduced due to few inst stable Yamin Li, Wanming Chi 1 cpu MIPS/inst reduced due to few inst zup/aizup ov RISC 8 ntex-7-3 James Brake 318 ## 147 017 30 1283 vhdl asm N N 64K 64K 1996 199 used in Cornell EE475 course zun/aizun ni stable Yamin Li, Wanming Chi RISC 8 intex-7-3 James Brake 6 375 ## 14.7 0.17 2.0 157.9 IX vhdl 1 cpu asm N N 64K 64K Y 16 1996 199 used in Cornell FF475 course MIPS/inst reduced due to few inst 313 ## 14.7 0.17 8.0 48.1 vhdl 1 cpu asm N N 64K 64K RISC 8 intex-7-3 James Brake 1996 199 used in Cornell EE475 course IIPS/inst reduced due to few inst zup/aizup_si stable Yamin Li, Wanming Ch 4 Y yes N Y 256 4K ium/TSK16 roprietar Altium PIC16 8 spartan-3-Altium 0.33 2.0 19.8 proprietary 2004 201 R0140.pdf, CR011frozen, asm, C, C++, schem, VHDL & Ve default clock speed is 50MHz 4 ium/TSK30 oprietar Altium RISC 32 artan-3 Altium 242 1.0 20.6 proprietary yes N N 4G 4G R0140.pdf, http://frozen, asm, C, C++, schem, VHDL & Ve default clock: 50MHz, opt mult/div tium/TSK51 roprietar Altium spartan-3 Altium 4 proprietary yes N N 64K 64K CR0140.pdf, CR011frozen, asm, C, C++, schem, VHDL & Ve default clock speed is 50MHz 4 tium/TSK80x roprietar Altium Z80 8 8 spartan-3 Altium 2558 0.33 3.0 2.2 AILX proprietary Y yes N N 64K 64K 2004 201 CR0140.pdf, CR011frozen, asm, C, C++, schem, VHDL & Ve default clock speed is 50MHz 192 ## 14.7 1.00 1.0 76.8 ILX verilog 16 altor32 Y yes N Y 4G 4G Y ltor32 stable Ultra Embedded OpenRISC 32 32 kintex-7-3 James Brakef 2505 2012 201 simplified OpenRISC 1000 xilinx S3 primitives verilog 7 altor32 Y yes N Y 4G 4G ltor32 lite stable Ultra Embedded OpenRISC 32 3 kintex-7-3 James Braket 1928 6 236 ## 14.7 1.00 2.0 61.3 ILX 2012 201 simplified OpenRISC 1000, no pipeline xilinx S3 primitives lwcpu alpha Andreas Hilvarsson RISC 16 16 kintex-7-3 James Brakefi 194 ## 14.7 0.67 1.0 345.5 ILX vhdl 7 top N N 64K 64K Y 2009 201 lightweight CPU maximal features beta Moshe Shavit 8080 8 8 ## 14.7 0.33 9.0 X vhdl 31 cpu Y yes N N 64K 64K n9080 kintex-7-3 James hung in synthesis 6 2917 201 emulation of AM9080 using bit-slice & has VHDL for AMD bit-slice chips X Y vhdl 31 sys9080 Y yes N N 64K 64K 19080 8080 8 8 intex-7-3 James hung in synthesis ## 14.7 0.33 2917 201 emulation of AM9080 using bit-slice & has VHDL for AMD bit-slice chips beta Moshe Shavit stable Conor Santifor ΔRM7 32 32 zu-3e James area o 3105 1857 6 168 ## v21.1 0.75 1.0 40.7 ILX verilog 25 a23_core Y yes N 4G 4G Y no MMU, shared cache mber stable Conor Santifort ARM7 32 32 zu-3e James area 5066 2382 6 20 175 ## v21.1 1.05 1.0 36.4 ILX verilog 25 a25_core Y yes N 4G 4G Y 80 16 5 2010 201 no MMU mber stable Conor Santifort ARM7 32 kintex-7-3 James Brake 610 6 18 127 ## v18.2 1.05 1.0 21.8 ILX verilog 25 a25_core Y yes N 4G 4G Y 80 ns://en.wikiped.no.MMU 3 2010 20 6 2 82 ## 14.7 0.75 1.0 9.6 ILX verilog 25 a23_core Y yes N 4G 4G Y 80 mber stable | Conor Santifort ARM7 32 32 kintex-7-3 James Braket 6409 16 3 2010 201 no MMU, shared cache 2048 LUTs used as single port RAM stable Alberto Moriconi stack 32 8 zu-3e James vivad 622 357 6 250 ## v21.1 1.00 1.0 401.9 vhdl 8 processor based on mic-1 by Andrew Tanenbaur uCode, usually Java virtual machine nic-0 X Y verilog 90 aeMB_top Y yes N 4G 4G choice of Im32, aeMB, mor1kx or or12 full system has network of cores mature Alireza Monemi uBlaze 32 zu-3e James vivado 333 ## v21.1 1.00 1.0 308.9 2014 20 n-noc-mpso 1164 192 ## i14.7 1.00 1.0 165.2 X Y verilog 90 aeMB 4G 4G Y 2014 20 noc-mpso mature Alireza Monem uBlaze 32 ntex-7-3 James Brake ## v21 1 2 00 system v 83 any1hase ohert Finch ps://github.com complete 486, SoC configuration non-SoC. no MMU, not superscalar 486 beta Aleksander Osman x86 32 3 zu-2e James Brakefi altera avalon IO 6 ## v20.1 1.00 1.0 I Y system v 85 ao486 4G 4G 2014 201 I Y system v 85 ao486 4G 4G Y beta Aleksander Osman x86 32 cyclone-4- James Brakefi 36094 46 ## q13.1 1.00 1.0 / yes 2014 201 complete 486, SoC configuration Henry Wong thesis at U.Toronto, also youtube x86 32 I Y system v 85 ao486 4G 4G 2020 202 beta Sorgelig zu-3e James vivado default complete 486, SoC configuration mister version of ao486: reworked with many i / yes 68000 beta Aleksander Osman rria-2 James Brake I Y verilog 1 ao68000 pm yes N uses microcode, instruction prefetch buffer ## q10.1 0.67 4.0 m yes N 4G 4G beta 68000 1 /clone-26227 I Y verilog 22 aoOCS 2010 20 uses ao68000 core, Amiga chip set em Wishbone Amiga OCS So beta Aleksander Osman 68000 ntex-7-3 James altera 6 ## 14. I Y verilog 22 aoOCS om yes N 4G 4G uses ao68000 core, Amiga chip set em Wishbone Amiga OCS So beta Aleksander Osman 68000 16 rria-2 James Brakefi 17852 A 2 43 57 ## a18.0 0.67 4.0 0.5 I Y verilog 22 aoOCS om yes N 4G 4G Y 2010 2 uses ao68000 core, Amiga chip set em Wishbone Amiga OCS SoC oocs 4 2 67 45 ## q18.0 0.67 4.0 0.3 oocs beta Aleksander Osman 68000 16 cyclone-1 James Brakefi 26009 I Y verilog 22 aoOCS om yes N 4G 4G Y 2010 20 uses ao68000 core, Amiga chip set em Wishbone Amiga OCS SoC IX or3000 beta Aleksander Osman MIPS 32 zu-3e James high FI 4199 2520 6 4 8 175 ## v21.1 1.00 1.0 41.8 verilog 19 aoR3000 Y yes N 4G 4G 5 2014 201 MIPS R3000A compatible, has MMU moved declarations forward or3000 beta MIPS 32 kintex-7-3 James Brake 530 6 4 9 129 ## 14.7 1.00 1.0 24.2 IX verilog 19 aoR3000 Y yes N 4G 4G Y 32 5 2014 201 MIPS R3000A compatible, has MMU Aleksander Osman noved declarations forward y yes N pollo 68080 ttp://www.apo proprieta Gunnar von Boehn 68000 8 cyclone-V Gunnar von Boehn vhdl 4G 4G 2012 20 sells Amiga card, "68080" with 64-bit i claims very fast FPGA versions IX Y vhdl 19 de2_top Y yes N eplaced Altera PLL with stub pple2fpga stable Stephen A Edwards 6502 8 8 zu-3e James vivado 1238 195 ## v21.1 0.33 4.0 13.0 64K 64K 2007 202 emulation of Apple II computer 9 159 ## 14.7 0.33 4.0 9.2 kintex-7-3 James uncon: apple2fpga stable Stephen A Edwards 6502 8 8 1417 2007 202 emulation of Apple II computer replaced Altera PLL with stub 3563 1384 6 2 16 147 ## v21.1 1.00 1.0 41.2 ILX 2003 20 stable Thorn Aitch uperH-2 32 James vivad clone of Hitachi SH-2 quarius roject seems to have stalled

ILX

verilog 21 top

1.0 23.7

Y yes N

Y yes 4G 4G

4G 4G

clone of Hitachi SH-2

several families each with options

project seems to have stalled

for ASIC use, FPGA versions avai

6 2 10 97 ## 14.7 1.00

ntex-7-3 James Brake

4071

stable Thorn Aitch

ARM_Cortex_N https://www.armo ARM_Cortex_N http://www.armo ARM_Cortex_R https://developd arm_harris http://booksite_si arm_harris http://booksite_si arm-cpu https://github.cor	ASIC ASIC proprietar		ARM A53		2 acie		_																					
ARM_Cortex_A https://develops ARM_Cortex_N https://www.armb ARM_Cortex_N http://www.armb ARM_Cortex_R https://develops arm_harris http://booksite.si arm_harris http://booksite.si arm-cpu https://pithub.cor	ASIC			64 3		Xilinx	1 6	000	4	1500		2	2.00	0.5 1000		asic		tool chain	Y	1		Υ		\neg		https://en.wikiper	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
ARM_Cortex_N https://www.armp ARM_Cortex_N http://www.armp ARM_Cortex_R https://develope arm_harris http://booksite.si arm_harris http://booksite.si arm-cpu https://github.cor		ΔRM			.6 arria V				À	1050				1.0 583.3		asic		Y yes		46		Y 80) .	16 1	.0 2012	https://en.wikipe	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
ARM_Cortex_N http://www.ampu ARM_Cortex_R https://develope arm_harris http://booksite.si arm_harris http://booksite.si arm-cpu https://github.cor			ARM M1						5					1.0		encrypted		Y yes	N		4G			16	3 2019	https://www.arm.		TL, uses Digilent A7 or S7 board, AIX bus interfa
ARM_Cortex_R https://develope arm_harris http://booksite.si arm_harris http://booksite.si arm-cpu https://github.cor	proprietar		ARM M1			ARM	65nm 1		5	200)					proprietary		Y yes	N			Υ		16	3 2007	https://en.wikiper	ARM Cortex M0. M1 & M3 avail for FP	
arm_harris http://booksite.si arm-cpu https://github.cor	ASIC		ARM R5			Xilinx		1	4	600				1.0		asic		Y yes	Υ			Y 80) :	16		https://en.wikiped	uses pro-rated LC area	real-time interrupt handling
arm-cpu https://github.com	simulation	David Harris	ARM	32 3	2											system v 49	arm_single	Y yes	N '	Y 4G	4G	Υ			2014 2015	https://booksite.e	courseware to go with book	both VHDL & System Verilog
	simulation	David Harris		32 3												vhdl 46	arm_single	Y yes	N '	Y 4G		Υ			2014 2015	https://booksite.e	only a few op-codes	also has book figures & course slides
	om/navida	Navid Adelpour	ARM	64 3	2											verilog 14	cpu	Y yes	N	4G	4G	Υ	3	32	2018 2018		both single cycle & pipelined versions	, 64-bit registers & memory interface
arm_cpu_ddca https://github.com	om/nguye	Evan Nguyen		32 3		James	LUT RAM fo	or inst & dat	5		## v:	21.1 1	1.00	1.0		system v 23	top	Y yes	Υ	4G	4G	Υ	1 1	16	2021		from "Digital design and computer are	single cycle, empty synthesis
arm_rusian https://github.com	om/0xD50	ruslan	arm	32 3	2 zu-3e	James	LUT RA	392	5		## v:	21.1 1	1.00	1.0		system verilo	gARM_Pipe	Y yes	Υ	4G	4G	Υ		16	2019		from "Digital design and computer are	incomplete RTL, prob 4 student exercise
arm_rusian https://github.com		ruslan		32 3		James		360 4815 (## v:			1.0 84.7		system v 6					4G				2019		from "Digital design and computer are	single cycle,
arm_rusian https://github.com	om/0xD50	ruslan	arm	32 3	2 zu-3e	James	LUT RA 3	563	5	147	## v:	21.1 1	1.00	1.0 41.2		system verilo	g ARM_Sing	Y yes	Υ	4G	4G	Υ		16	2019		from "Digital design and computer are	multi-cycle
arm4u https://opencores	res.org/pro	Jonathan Masur		32 3			altera prim				## v			1.0	A	vhdl 12	сри	Y yes	Υ			Y 80) :	16	2014 2014		ARMv3 ISA, clones early ARM process	ors in functionality
arm9-soft-cpu https://github.cor	om/risclite	Li Xinbing	ARM9			James		807 736 (## v:			1.0 197.6		verilog 4	risclite_m	Y yes	Υ		4G				2020		ARMv4-compatible CPU core	no mult, interrupts or reg banks
arm9-soft-cpu https://github.cor	om/risclite	Li Xinbing	ARM9	32 3	2 zu-3e	James	vivado 2	098 778 (5 4	238	## v	21.1 1	1.00	1.0 113.5		verilog 4	risclite_m	Y yes	Υ	4G	4G	Υ			2020)	ARMv4-compatible CPU core	no interrupts or reg banks
arm9-soft-cpu https://github.cor	om/risclite	Li Xinbing		32 3		James	vivado 3	914 1257 (5 4	167	## v	21.1 1		1.0 42.6		verilog 4	arm9_com	Y yes	Υ		4G	Υ			2020		ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz
armv4_uarch https://github.com	om/grantv	Grant Wilk	ARM9	32 3	2 zu-3e	James	vivado defa	ults (5		## v:	21.1 1		1.0	A	vhdl 18		Y yes	N	4G	4G	Υ		L6	2020	https://grantwilk.	custom uarch for the ARMv4 ISA on In	course work, Quartus project
armv4_uarch https://github.cor		Grant Wilk			2 max10			860 4	1		## q:		1.00	1.0 17.5		vhdl 18		Y yes	N	4G	40	Υ		16	2020	https://grantwilk.	custom uarch for the ARMv4 ISA on In	
		Sudharshan Sundarama		16 1				source code				21.1 1		1.0		verilog 9	main_test					N 18	_	8	2018 2020	https://www.yout	simple, educational uP with decent vi-	vivado project
asip38 https://aaltodoc.a		Lauri Isola	accum	32 3	8 zu-3e	James		962 1056 (## v			1.0 33.8	X Y	vhdl 14	top	Y asm				N 31		4	2018 2021	http://www.kolun	Application-Specific Instruction set Pr	
asip38 https://aaltodoc.a					8 zu-3e			962 1056 (35 100						vhdl 14			N '			N 31	1 4	4	2018 2021	http://www.kolur		missing prog & data mem, missing mult
	stable			32 3			dated xilinx			+-		20.1 1		1.0			DLX_top		$\perp \perp$		4G			_	2002 2009	1	DLX	compiled sync version
		Sotiriou	-	32 3		-3 James		586	-	_	## :	_		1.0 71.7			DLX_top				4G			_	2002 2009	1	DLX	compiled sync version
atlas_2K https://opencom		Stephan Nolting			6 zu-3e			222 1160			## v					vhdl 19			N '			M 80		8	2013 2015	1	ARM thumb like inst set	has MMU & full SOC features
atlas_2K https://opencom		Stephan Nolting			6 kintex-7-										ILX		ATLAS_2K		N '			M 80		8	2013 2015	1	ARM thumb like inst set	has MMU & full SOC features
		Stephan Nolting	Itioc	16 1	o Lu Sc			611 285 (## v				IX		ATLAS_CP		N '			Y 80		8	2013 2015	1	ARM thumb like inst set	non-MMU version
		Stephan Nolting		16 1		-3 James I			5 1			14.1 0			IX		ATLAS_CP	Y asm				Y 80	1	8	2013 2015	1	ARM thumb like inst set	non-MMU version
		Juergen Sauermann			6 spartan-				1 1			14.7 0			X Y		avr_fpga_		N	_	64K	Y 17	-	4	2017 2017	1	several projects using avr core	uses Sauermann core
		Juergen Sauermann	/14/11	8 1		3 James			1 1			14.7 0			X Y		pacman_N		N	0-110	0.410	Y 17		4	2017 2017	1	several projects using avr core	uses Sauermann atmega16 core
attiny_atmega_https://opencore		Gheorghiu Iulian		8 1		James		366 116 0			## v			1.0 43.1		verilog 9	mega_core	Y yes	N						2018 2019	https://git.morgo	configurable AVR processor w/8 confi	gurations
		Rusian Lepetenok		8 1		James		624 519 (_			21.1 0		1.0 50.8		verilog 70			N			Y 72			2002 2017	1	VHDL core also	
	stable	Rusian Lepetenok		8 1	6 kintex-7-	-3 James I			5	127	## :	14.7 C			Х	verilog 15	avr_core	Y yes	N	_	_	Y 72	_	_	2002 2017		VHDL core also	
avr_fpga https://opencore	stable	Juergen Sauermann	AVR	8 1	.6 zu-3e	James		606	5 1	6	## v:	21.1 0	_	1.0	X	vhdl 20	cpu_core	Y yes	N		128K	Y 72	2 3	32	2009 2010		extended lecture on FPGA uP design	
avr_fpga https://opencon	stable	Juergen Sauermann	AVR	8 1	6 zu-3e	James		877	1	6	## v.	21.1 0		1.0	XY	vhdl 20	avr_fpga	Y yes	N	OHIC	128K	Y 72	2 3	32	2009 2010	https://fr.wikivers	extended lecture on FPGA uP design	missing module in atmega8_pong_vga
		Juergen Sauermann	/ 1 4 1 1	8 1	O KIIIICA /	-3 James I			5 1		## :			1.0 24.7	Х		cpu_core		N			Y 72			2009 2010)	extended lecture on FPGA uP design	
		Juergen Sauermann		8 1		-3 James I			5 1			14.7 C			X Y		avr_fpga	Y yes	N						2009 2010	https://fr.wikivers	extended lecture on FPGA uP design	missing module in atmega8_pong_vga
	0100.0	Strauch Tobias	/1411	8 1	O KIIIICA /	-3 James			5		## :			1.0 47.4			avr_core_d		N			Y 72		32	2010 2012		hyper pipelined (eg barrel) AVR	
avr8 https://opencom	beta	Nick Kovach		8 1		-3 James I		27-4	5		## :			1.0 792.2	Х	verilog 1	rAVR	Y yes	N			Y 17	7	4	2010 2010)	Reduced AVR Core for CPLD	not a full clone, doc is opencores page
avr-cpu https://github.cc	stable	Sung Hoon Choi		8 1			vhdl 2008 ι		5	_	## v:			1.0			avr_cpu	Y yes	N		128K	Y 72	2 3	32	2019			
		Andreas Hilvarsson		8 1		-3 James I			5		## :			1.0 51.5	Х		mcu_core	,,,,,	N			Y 72		32	2008 2009			
		Daniel Wallner		8 1		6-James			5	1 213	##			1.0 45.3			A90S1200		N			Y 72	2 3	32	2002 2010)	both A90S1200 & A90S2313	inserted fake inst ROM
		Goran Devic		8 8		6 Goran I			5	8	## 1			1.0	IX	verilog 24	z80_top_d	Y yes	N I			Υ		_	2014 2020		gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spec
		Goran Devic		8 8		James		761 365 (21.1 0				verilog 24			N I			Υ		_	2014 2020	https://github.cor	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spec
	stable	Goran Devic		8 8		-3 James I		186 (5		## 1			1.0 6.8 1.0 3.0		verilog 24	z80_top_d	Y yes	N I		64K	Υ		_	2014 2020	https://github.cor	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spec
	0100.0	Goran Devic	200		-	2 Goran I			1	29 19	## q:	11.15 0			IX	verilog 24	z80_top_d	Y yes	N I	N 64K		Υ	-	-		https://github.cor	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spec
	stable stable	Bernd Paysan Bernd Paysan		16 5 16 5		James I	Brakefield		5	40	##			1.0 1.0 161.7			b16-small		N		64K	N N	+	+	2002 2019	https://github.com	two versions: one/15 source files, der two versions: one/15 source files, der	
		Iohn Rible							5			21.1 0					b16	Y yes	N		64K		-	0	1997 1999		part of a three class course	
	0100.0	John Rible			6 zu-3e 6 kintex-7-				5			14.7 C			X	verilog 1	qs5_mix qs5_mix	Y	N			Y 15	-	8	1997 1999	nttp://www.sand	part of a three class course	memory rd/wt & ALU per clock
	stable	Justin Raiewski	RISC	8 1		-3 James I	Braken	408	-	14.	##	24.7 0		2.0 49.7	^	verilog 1	xim_czp	Y	14	04K	D4K	Y 15	-	8	2010 2010	nttp://www.sand		memory rd/wt & ALU per clock of verilog, no call/rtn, bare core, excellent examp
basic-simd-up https://github.cor	0100.0	Tingyuan Liang		16 1		Jannes	Sylicax erro	15	,	_	## V.	21.1 (J.33	2.0			cputop	v	N,	V 1V	1K	47	7	0	2018 2018		simple SIMD processor in Verilog	compiled via Cadence to ASIC layout
		Robert Finch			8 zu-3e	James	vivado	583	5	200	## v	21.1	0.33	4.0 40.4		verilog 18		yes	N I	1 411	64K	V 4/		٩_	2018 2022		Simple SiMD processor in Verling	bare source
		Robert Finch	6502			-3 James I			5		## 4			4.0 40.4		verilog 18		yes	N I		64K	Y		+	2012 2012			hare source
ben eater 8bit https://github.com		Paul Kappmeyer		8 8		23011162	DIGREII	1	++	157	""	2-4.7		20.2	^	schemat 5	500502	yes	13	- O-FK	041/	-+	+	+	2012 2012	https://github.com	Digital schematic, Ben Eater uP	bure source
ben eater up https://github.com		Aiith Thomas		8 8		1 1		++	+	1	+	-	-				test_cpu	Y asm	N	256	16	Y 10		+	2020	https://eater.net/	based on Ben Eater's tutorial on build	ing an 8-Bit breadboard computer
		Humberto Silva Naves	accum			1 1		\dashv	+	\neg	+	-	-				computer					Y	1	+	2015 2019	https://eater.net/	Ben Eater's 8-bit breadboard compute	
ben eater up https://github.com		Ken Jordan		8 8		+		-1	+	1	T^{\dagger}	\dashv	\neg				system	Y asm				Y		1	2015 2019	https://eater.net/	Ben Eater's 8-bit breadboard compute	
ben eater up https://github.com		XarkLabs	accum							1	\vdash	\neg	\neg				computer					Y		\top	2015 2019	https://eater.net/	Ben Eater's 8-bit breadboard compute	
beri https://www.cl.d	mature	Gregory Chadwick		64 3												bluespec 34								32	2012 2017	https://github.com	Bluespec Extensible RISC Implementa	CHERI (Capability Hardware Enhanced RISC Ins
		Clifford Wolf		8 3		James	vivado	387	5	500	## v:	21.1	0.02	4.0 6.5	х в		cw6671	Y yes	NI	N 64K	64K	Υ 8	3		2003 2003	https://en.wikine		internal 1-byte data cache doubles performano
		Clifford Wolf		8 3		James			5		## v			4.0 4.1	X B		cw6670	Y yes	N I			Υ 8	3	\top	2003 2003	https://en.wikine	no accum, data pointer and bracketed	
		Clifford Wolf		8 3		-3 James I			5		##	_			X B		cw6671	Y yes	N I			Υ 8	3	\top	2003 2003	https://en.wikine	no accum, data pointer and bracketed	
bit-serial https://github.com	om/hower	Richard Howe	accum	16 1	6 zu-3e	lames	errors init I	kRAM I	5	1	## 0	21.1	0.67 5	1.0		vhdl 6	top	Υ	N	4K	4K	N 10	5	1	2020 2021		hit serial, 16-hit uP, very simple	supports Forth
	alpha	Brendan Bohannon	RISC	32 1		-3 James	syntax erro	rs	5	_	##	14.7 1	1.00	2.0		verilog 34	exunit	Y	YI	-711	4G	Y	9 :	16	2017 2018	1	128-bit memory path	based on SH-4, work suspended
		Al Williams	moc	16 1			remov 1		1	63	##			1.0 41.1	х			web	N .			N 16		2	2009 2010		derived from Caxton Foster's Blue	http://www.youtube.com/watch?v=dt4zezZP8
		Jaime Centeno	accum			-			+	-	†"Ť				X	vhdl 47			N			N 16		2	2021 2023		gate level png's, simulator exe	,
bobcat		Stan Drey		16 2	-	-3 James I	Brakefi 1	622	5 1	107	##	14.7 C	0.67	1.0 44.0			bobcat co		N		64K	- - `		1	1998 2000		S. P. B. J. S.	dead web links
brainfuckcpu https://opencore	beta	Aleksander Kaminski		8 3		-3 James I		110	5		##			2.0 157.2			brainfuck		N '	Y		5	3	0	2014 2015	http://www.cliffo	Touring machine like, 2ndary link is ar	
bst-cpu https://github.co		Yichun Ma		32 3			altera prim	itives	5			14.7 1		1.0		verilog	sc_compu		N	46	4G		1 3	32	2016 2016		learning, pipeline uP	
		Yichun Ma		32 3			Brakefi 1		À I	2 50	## a:			1.0 40.2		verilog 26			N		4G		1		2016 2016		learning, single cycle uP	
btsr1arch https://github.co	alpha	Brendan Bohannon		64 1					+			14.7			X	verilog 149	hix2	Y yes	Y		256T	Y 64			2018 2023	https://www.vout	64-bit regs, 16x inst, 48-bit VM	BJX2 is superset of BtSR1, 4 data sizes
		Brendan Bohannon		32 1		-3 James I	Brakefi 4	762	5	10 16	##	_	1.00	1.5 23.3	X	verilog 11	bsrexunit		Υ Ι			Y 64			2018 2023	p.,, www.you	is BtSR1, msp430 like, fltg-pt defined	
bugs18 https://drive.goog		Myron Plichota		16 1		7 Myron		702		48	_	14./ 1	1.00	23.3			Bugs18 Sc		N			N 19		14	2018 2023		Four bit op-codes. Python assembler 8	full set of RTL SOC devices
	mature	cOpperdragon		8 8		-3 James I		319	5			14.7 C	0.33	2.0 129.3		vhdl 7	bytemachi		N I			Y 30		+	2016 2017	1	top is Altera schematic	results are for 2016 bare core
				16 8					1			14.7 0		1.0 10.7	X				N			Y 30	' 	-	2016 2017	1		
inteps.//opencon		Jsauermann				3 James I											Board_cpu						+	0		antana (1)	8080 derivative, optional UART, 8-bit	
		Cole Design and Develo	RISC			-3 James I	Braketi	510	5	271	##	14.7 0	J.67	4.0 88.9	X			Y asm	_			N 20	,	8	2003		graphics capability	clock/2 and six phases
			c2650		_	1			++	_	+					vhdl & V 39		Y	N			Y		_	2018 2020	https://en.wikiper	clone of Signetics 2650 uP	based on the IBM 1130, Altera project & PLL
		Daniiel Bailey		8 8		-3 James I			5 2		## :			2.0 8.9			C88	Y asm	N			Y 10		8	2015 2015	https://www.yout	only 8 memory locations	used 3658 Dff, doesn't infer block or LUT RAM
		Daniiel Bailey		8 8		3-James			2			14.7 C						Y asm				Y 10		8	2015 2015	https://www.you1	only 8 memory locations	used 3785 Dff, doesn't infer block or LUT RAM
		Al Williams			2 spartan-				1			14.7 0		1.0 38.5		verilog 16		Y asm				N 10		_	2013 2019	https://www.cs.di	CARDboard Illustrative Aid to Comput	
cast_8051 http://www.castb			8051			CAST I			5							proprietary		Y yes	N			Y		32	+		Cast has uP related IP	several versions, FPGA kits
cast_ba22																												

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz inst sz	FPGA	repor com	LUTS ALUT	Dff	F I I I I I I I I I I I I I I I I I I I	F max	g tool ver	MIPS /inst	clks/ K		en o sro			tool	fltg o max max byte dat inst adra				start las		note worthy	comments
cd16	http://anycpu.c	stable	Brad Eckert	forth			James Brake	efi 681		4	83	## 14.7	0.67	2.0		X B vhdl		6 cd16		N 128K 8M				2003 200	3 http://web.arch	ive Spartan-3 block RAM	bare core
cd16	http://anycpu.c		Brad Eckert				James Brake	efi 618		4 7	31 4	## 14.7	0.67	2.0	16.9 I	X Y vhdl		6 demosocext		N 128K 8M				2003 200	3 http://web.arch	ive Spartan-3 block RAM	includes stack RAMs & some inst RAM
cdc160	https://github.c		jadelsbach	cdc160	12 12			_								scala		2 cdc160 Y		N 4K 4K	64			20:	5		or out of the
cf_ssp cfm	https://opencor	ri stable com/chiffle	Tom Hawkins Cliff L. Biffle	forth	16 16												uence	3	1	N 64K 64K	+		-	2003 200	8 https://clash-lar	confluence to VHDL Forth-inspired processor targeting the	CF State Space Processor alu inst is ucoded, some missing ops
chad	https://github.c	com/bradle	Brad Eckert	forth		zu-3e	James vivad	io 2196	2211	6 5	250	## v21.1	0.80	1.0	91.1 XI				/ yes		23	10	6	202	1	verilog, .f &.c code; fpga project files	dia instis deoded, some imasing ops
chad	https://github.o	com/bradle	Brad Eckert				James optio			6 3		## v21.1			, 5.5			3 mcu	/ yes	N 64K 64K N		10		202	1	verilog, .f &.c code; fpga project files	
chad	https://github.c	com/bradle	Brad Eckert	forth			James DFF e			6 5		## v21.1			70.4 XI			3 mcu_arty \	yes	N 64K 64K N	23	10		202	1	verilog, .f &.c code; fpga project files	max SOC, -3 speed grade
chad chip8	https://github.c		Brad Eckert Carsten Elton Sørensen	forth RISC			James DFF e			6 5		## v21.1	0.80	1.0	51.4 XI	ML verilo	ig 33	3 mcu_arty	/ yes	N 64K 64K N	23	1	6	2013 203	1 0 hatas //s a collision	verilog, .f &.c code; fpga project files ed Verilog implementation of the SuperC	max SOC, -1 speed grad
classic HP calc	https://bitbucki		Brian Nemetz	accum	56 10		James Brake			6 3		## 14.7	0.17	10.0	2.2	(vhdl	19 28	8 chip8 Y		N 30 4K N	40		7	2013 20.	8 https://en.wikip		includes LED display driver & UART, for Papilio
classy_core_17	https://github.o		Andreas Schweizer				Andreas Sch			4		## 14.7				vhdl		B top		N 64K 128K Y		3:	2	201	9 https://blog.clas	ssy adjuct to some custom logic	Implementing a CPU in VHDL parts 13
cmips	https://github.c		Roberto Hexsel	MIPS	32 32											l vhdl	22	2 core		N N 4G 4G Y		3:		2017 20:	9 http://www.inf.	uf 5-stage pipeline, MIPS32r2 core	,
c-nit	http://www.c-n	i stable					James xilinx	ct 752		4 3	100	## 14.7	0.67	2.0	44.5		g 6	5 soc o	masm	N N 64K 64K Y		1		2003 200	4	RISC with several load/store modes	
coco3fpga	https://github.c		Gary Becker		8 8			007		6	407		4.00	2.0	47.0	verilo		9	/ yes			13 2		2007 20:	5 http://www.day	et uses John Kent's 6809 & adds color co	
coen_316_cpu cole c16	https://gitnub.c		G.K Yvann Monny Cole Design & Develop	RISC			James does	n 897 efi 554		6		## 14.7	0.67			vhdl vhdl		3 cpu_dp 1 core	/ asm			3:		2018 20:	2 https://blog.clas	iss (7) clks per inst. complete SOC	very small caches do not infer any RAM
complete-arm-	https://github.c		Vedant Raval		32 32		Janies Diake	354			230 1	14.7	0.07	7.0		(vhdl			yes /			1		2002 200	1	Single-cycle & multi-cycle ARM uP	constraint files for Basys3
complete_8bit	https://www.qu	u stable	Van-Lei Le		8 8	kintex-7-3	James modi	ifi 208		6 1	260	## 14.7	0.33	3.0 1	37.5	(vhdl		computer 1		N 96 128 Y				2016			memory_unit uses block RAM, IO ports pruned
copro6502	https://github.c		David Banks	CISC	8 8			rojects for								Y VHDL	& Veri	rilog	_					2014 203	7 https://stardot.o		M2 & 32016 cores selectable by DIP switch on Sp
copyblaze	https://opencor		Abdallah Ellbrahimi				James missi			6		## 14.7		2.0				6 cp_copybl \						2011 20:	6	wishbone extras	
core_arm	https://opencor		Konrad Eisele	ARM TMS9900		kintex-7-3	James Brake	efi 1239		6 3	250	## 14.7	1.00	1.0 2	01.8	Y vhdl	_	51 arm_proc \			1	10		2004 200	9 http://cfw.sourc		missing files found in sourceforge dir, very little
core9900	https://github.c		Matthew Hagerty Tobias Strauch		32 16	-		+	-			_		-	-	vhdl	ietary		/ yes	N 64K 64K	+	10		2013	cortex M3 data :	MSP 9900 she claims to be mature	various academic papers, several projects
cortex_m3 cosmac	https://github.c		Eric Smith			kintex-7-	James Brake	efi 244		6	270	## 14.7	0.33	1.0 3	65.5				/ asm	N N 64K 64K Y	100	1		2009 202	0	AKA COSMAC ELF of 1976	Fmax is for bare core, runs CamelForth
cosmac	https://github.c		Eric Smith				James infer		-	-		## 14.7	0.00			X vhdl					100	10		2009 202	0	uses PIXIE graphics core	modified to use block RAM
cosmacELF	https://hackada		Winston Lowe	1802	8 8								0.33	1.0		< scala	8	B toplevel		N N 64K 64K Y	100	10	6	202	0 https://hackada	y.i AKA COSMAC ELF of 1976	instructions on using Scala
cowgirl	https://opencor		Thebeekeeper			kintex-7-3	James incor	mplete sou	rce code	6	Ш	14.7	0.67	1.0		vhdl	14	4 cowgirl	Ш	64K	\Box			2006 200	9	incomplete source code	
cpu_32	https://github.o		Lawrence Manning		8 16		\perp			+		\perp	\Box			vhdl	10		/ asm	N 64K 64K Y	32			202	0 https://www.yo		o, uses customasm , doc in readme.md
cpu_32 cpu_basic	https://github.c		Lawrence Manning	risc	8 32	l	1.116	2550							_	vhdl		6 cpu32	/ asm			10		202	2 https://www.yo		VGA pattern generator youtube video
cpu_basic cpu_mcnally	https://github.c	com/vhdlf/		x86	8 8 16 16	cyclone-4	vnair	3558	\vdash	4	\vdash	_			-	B syste		7 top	_	N N 4K 4K	26	1	ь	202	1	32-bit CPU with x86 inst. format for course. SystemVerilog HDL - Exam	readme has screen shots, very readable RTL
cpu_mcnany cpu_takagi			Masavuki Takagi	RISC						++-					_		e 3			14 14 44 44	16		+	2016 20	6	ioi course, systemivernog HDL - Exam	possibly same as simplecpu
cpu0	https://jonatha		Chen Zhong-Cheng	RISC	32 32														/ yes	N 4G 4G Y	60	10	6	2012 202	3 https://github.c	on 700 page tutorial on LLVM	LLVM Backend for the Cpu0 Architecture
cpu11	https://github.c	cc untested		PDP11												verilo			/ yes	N 64K 64K Y				2014 202	0	2 versions, PDP-11 uP reverse engine	USSR uP, no DEC prototype, proprietary die des
cpu16	http://www.ult	0100.0	C.H. Ting		16 5	kintex-7-3	James Brake	efi 347		6	364	## 14.7	0.67		02.1	(vhdl		1 cpu16		N N 64K 64K N	_			2000 200	0	P16 in VHDL	CPU24.vhd with width=16
cpu-16	https://opencor		Yvo Zoer	RISC	16 16								0.67	3.0				5 cpu16		N N 64K 64K N	_		8	2019 202	1	no LUT RAM, uses block RAM	Altera register file
cpu6502_true_	https://opencor	n stable	Jens Gutschmidt	6502	8 8		James Brake			6	159			4.0	7.0	(vhdl				N N 64K 64K Y				2008 20:	8	cycle accurate	
cpu65c02_true	https://opencor		Jens Gutschmidt	6502			James latch		-	6		## 14.7			0.0	(vhdl		8 core		N N 64K 64K Y	_		-	2008 202	1	cycle accurate	
cpu8080 cpu86	https://opencoi		Scott Moore				James Brake James Brake			6 1		## 14.7				verilo)g 1	1 m8080 Y		N N 64K 64K Y N N 1M 1M Y			-	2006 20:	0	includes VGA display generator, three	ht-labs offers several uP cores
cpu-arm	https://github.c		Hans Tiggeler Ankit Solanki	ARM	32 32	kintex-7-	James Brake	3421		0 1	12/ 1	## 14.7	0.17	2.0	3.1	vhdl	15	8 processor	yes yes	Y 4G 4G Y		10	6	2002 20:	8 nttp://www.nt-i	Design, implementation and simulation	
cpugen	https://onenco	r stable	Giovanni Ferrante			kintey-7-3	James Brake	efi 474		6	192	## 14.7	0.67	1.0 2	71.8 I	X vhdl				N N	80	1		2003 200	9	x86 .exe generates VHDL RISC uP	using 16 bit example
cpugen	https://opencor		Giovanni Ferrante				James Brake			6 8		## 14.7				X vhdl	14	4 cpuc	/ asm	N N				2003 200	9	x86 .exe generates VHDL RISC uP	using 32 bit example
cpus-caddr	https://github.c	c untested	Brad Parker		32 48											verilo	g	,	lisp					2011 20:		nit Verilog FPGA re-implementation of M	
cpus-pdp11	https://github.o	diffested	Brad Parker	PDP11	16 16											verilo	g	,	/ yes	N 64K 64K Y			8	2006 203	6	A working PDP-11 cpu with an RK11 d	isk emulator which uses a IDE disk as a backing s
cpus-pdp8	https://github.o		Brad Parker	PDP8			James Brake			4 1		## 14.7		2.0		Y verilo				N N 4K 4K				2004 20:	6		isk emulator which uses a IDE disk as a backing s
cqpic	http://www002	2. stable	Sumio Morioka	PIC16			James ROM		r errors	A		## q13.1		1.0						N Y 256 4K Y	\perp		_	1999 200	4	LPM macros	
cray1	www.chrisfento	or alpha	Christopher Fenton Christopher Fenton	CRAY1		zu-3e	James unde James Brake	fi 11510	\vdash	6 15 1 6 19 10		## v21.1		1.0				6 cray_sys_t \ 6 cray_sys_t \		Y N 4M 4M N Y N 4M 4M N	128	53	6	2010 20:	5 CRAY data sheet	ris homebrew Cray1	24-bit address registers 24-bit address registers
cray1 cray2_reboot	https://opencor		John Kula	CRAY2		kintex-7-3	James Brake	13403	\vdash	6 19 10	12/ 1	## 14.7	6.00	1.0	0.00					Y N 256M 256M N		52		2010 20:		cs gate level code	32-bit address registers
crisv32 axis et	http://develone		Axis Communications		32 16	i e										Y propr			yes yes	4G 4G Y		10		200	7 http://develope	r.a embedded comm	very dated product
custom_mips32	https://eithub.c	cbehaviora	OriodMalo		32 32													3 mips32	/ asm		40	3:		202	3	reduced ISA MIPS32 CPU	
dalton_8051	www.cs.ucr.edu	stable	Tony Givargis	8051		kintex-7-3	James Brake	efi 2725		6 1 1	105	## 14.7	0.33	1.0	12.7	(vhdl		7 i8051_all	/ yes	N N 64K 64K Y				1999 200	3	ASIC	
dapzipi8	https://github.c	com/ehsan-	Ehsan Ali	picoBlaze	8 18	zu-5e	Ehsan conv	er 305	49	6 2	224	## v22.1	0.33	1.0 2	42.4	(vhdl	20	0 top	/ asm	N 256 2K Y				202	2	Deterministic Branch Prediction for Re	also zipi8 starting point, PhD thessis
darfpga	https://github.c	com/darfpg	darfpga	z80												I Y VHDL				N N 64K 64K Y				202	2 https://github.c	on games ported to MiSTer and DE10-lite	2
darkriscv	https://github.c		Marcelo Samsoniuk				James Brake			6 1	167	_	1.00	1.0 1	17.2			2 darksocv			\perp	3:	2 2	2018 201	8 https://blog.hac		readme is descriptive, uses cache
dataflow_chap	https://opencor		Rob Chapman, Steven Shawn Tan. Marcus Per				James file V			6 1	240	14.7 ## 14.7	0.33	4.0	80.4			7 DataFlowF		N 256 256	27			2003	2 https://	course work ed for the 0X10c game	At addressing modes A 9 5 hit () 5 11
dcpu16 df6805	www.hitechalol		Shawn Tan, Marcus Per Hitech Global		16 16	strativ-1	James Brake Hitech Glob	al 1690		4	83	14.7	0.67			Vhdl a		acba1p_ct ,	dsm / ves	N N 64K 64K N N N 64K 64K Y	3/	- 1-	0	2009 20:	6805 data sheet		4+ addressing modes, 4 & 5-bit reg /modefields
dfp	https://opencor		Ron Chapman				James Brake			6		## 14.7						5 DataFlowF					+	2003 200	9	8-bitter, generates a custom VHDL sta	ock machine, compiler is in Forth
dgb16	see FISA64		Robert Finch	RISC			James Brake			6	313	## 14.7			69.0	(verilo	g 1	1 dbg16	1	N Y	T		8		https://github.c	on inside FISA64 project	debug uP for fisa64
digital_up	https://github.c	com/hneen	Helmut Neemann		16 16	zu-5e	James clock	ir 709	0-0	- 1	230 1	## v22.1				< scher	nat 46	6 processorHI	Olasm	N Y 64K 64K	60	1		2016 202	2 https://github.c	on uP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?
digital_up	https://github.c		Helmut Neemann				James clock		309	6 1		## v22.1		1.0 1		scher	nat 46	6 processorHI	Dlasm	N Y 64K 64K	60	10	6	2016 202	2 https://github.c	on uP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?
diogenes	https://opencor		Fekknhifer				James Brake	efi 807	\vdash	6 1		## 14.7		1.0 2	46.3	(vhdl			/ asm		\vdash			2008 200	9	"student RISC system"	
dly coluins	https://-isht		Martin Gumm Alessandro Calvino		32 32 32 32	kintex-7-3	James error	rs	\vdash	6	'	## 14.7	1.00	1.0	+	vhdl vhdl	12		/ asm		++	3:		1995 20:	4	University of Stuttgart, asic dsgn masters thesis	case statmt others clause has problems
dlx_calvino dlx_chiara	https://github.c		Alessandro Calvino Alessandro Di Chiara			kintev-7-3	James Brake	fi 2915	\vdash	6	90	## 14.7	1.00	1.0	30.9	vnai vhdl	21	2 a-dlx	yes yes	N 4G 4G	++	3:		2017 20:	7	Course project, no RTL comments, VH	also supports Synopsys Design Compiler DL via instructor?
dlx_nicola	https://github.c	0100.0	Nicola Vianello	DLX	32 32		Diuke	1 2020			- 33	1				vhdl		7 a-dix	/ asm	N 4G 4G	+	3:		2017 201	9	masters thesis	five stage pipeline, forwarding, automatic haza
dlx_palmiero	https://github.c		Christian Palmiero			kintex-7-3	James desig	n heiarchy	problei	6		## 14.7	1.00	1.0		vhdl		1 a-dlx	yes yes	N 4G 4G		3:		2015 20:	7	Course project, VHDL to netlist (STM	
dlx_superscalar	https://www.rs		Joachim Horch				James degn		-	6		## 14.7				vhdl		4 dlx	/ yes	N 4G 4G	П	3:		1997 199	8	Course project, Two inst/clock, doc in	
dme	https://github.o		ErwinM	RISC	16 16	kintex-7-3	James Brake	efi 1755		6		## 14.7			20.4	verilo		9 cpu '	/ yes	N 64K 64K Y	40		8	2016 20	7	based on magic-16	computer & computer2 null dsgns: no outputs
dp32 dp8051	haranti .	0	Peter Ashenden				James error			6		## 14.7		1.0	ar a	X propr	_	1 .		N 64K 64K	\vdash	3:	2	2001 200	1 book, CDROM	from The Designers Guide to VHDL	timing delays in source code
	http://www.do		Digital Core Design LEOX team	8051 MISC			Digital Core James Brake			6		## 14.7 ## 14.7				X propr		6 def core	, ,,,,	N 64K 64K N 256 2K	+	-+	+	1999 199	9	also PIC, HC11, 68000, 680x, d32pro unusual, uses FIFOs	full system with RAM
dragonfly dsp16	https://github.c		Jose Teiada				Jose Tejada					14./	0.07	1.0 1							29	10	6	2020 202	1	compatible with ATT WE DSP16	
	http://www.DT		Santiago de Pablo				James Brake			6	317	## 14.7	0.67	1.0 6		(verilo	g 1	dspuva16	asm	N Y 256 4K	40	10		2001 200	4 www.1-core.cor	n/ 16 bit data memory, 24 bit regs	broken web link
			Adam Gastineau	accum								2				Y syste				N 4K				2023 202	3	Tamagotchi P1 for Analogue-Pocket/N	
dspuva16 e0c6200	https://github.o			DICC	32 32	kintex-7-3	James Brake	efi 2339		6 1		## 14.7			45.5 II	X Y verilo	g 14	4 cpu 1	/ yes	N 512M 256M Y	61	3:	2	2003 20:	4 homepages.thm	.d MIPS like, slow mul & div	
dspuva16 e0c6200 eco32	https://github.c https://opencor	r stable	Hellwing Geisse																								
dspuva16 e0c6200 eco32 eco32	https://github.c https://opencor https://opencor	r stable	Hellwing Geisse	RISC	32 32	kintex-7-3	James Brake	efi 3367		6 5		## 14.7				X Y verilo			/ yes	N 512M 256M Y		3:	2	2003 203	4 homepages.thm	.d MIPS like, slow mul & div	
dspuva16 e0c6200 eco32 eco32 eco32f	https://github.co https://opencoo https://opencoo https://github.co	stable stable	Hellwing Geisse Stefan Kristiansson	RISC RISC	32 32 32 32	kintex-7-3	James Brake James Brake	efi 3367 efi 3845		6 5 6 3 4	123	## 14.7	1.00	1.0	32.1	verilo	g 12	2 eco32f	/ yes	N 512M 256M Y N 512M 256M Y	61	3:	2 6	2014 20	4 homepages.thm	pipelined version of the eco32 CPU	
dspuva16 e0c6200 eco32 eco32	https://github.co https://opencor https://opencor https://github.co https://opencor	stable stable alpha	Hellwing Geisse	RISC RISC MIPS	32 32 32 32 32 32	kintex-7-3 kintex-7-3 spartan-6	James Brake	efi 3367 efi 3845 efi 5345		6 5 6 3 4 6 7 1	123	## 14.7 ## 14.7	1.00	1.0	32.1 1.5	verilo verilo	g 12		/ yes / yes	N 512M 256M Y	61	3:	2 2 6 2 5		4 homepages.thm 4		cache & mmu MIPS1 clone

Series Se	_uP_all_soft folder	opencores or prmary link status	author	style / clone	data sz nst sz	FPGA rep		LUTS Dff	mults	lk F m max	e tool		clks/ inst	KIPS /	ven og		top file		fltg 5	max m			r # p		start last year revis	secondary web	note worthy	comments
Series New York Series New Yor	eight32	https://github.com/robins	Alastair M. Robinson	accum	32 8	cyclone-4 Ala:	stai approx	1300	4	133		1.00	1.0	102.3		vhdl	17 eightthir	y Y yes	N	500M 50	00M Y	28	8		2019 2023	https://retrorambl	5-bit op-code & 3-bit reg#	full tool set, see github page for ISA description
See	ejrh_cpu	https://github.co stable	Edmund Horner	RISC	16 16				6 1	2 196	## 14.	7 0.67	1.0			verilog		Υ					16					
See																			N N									
See		ntcp.//www.cnsproprictor			32 16				A		\vdash							1.17	+									
See					16 16				A 6																			
Septiment Septim																												
See	ep16				16 5				6		## 14.							Y yes	N N	32K 3								
Section 1.		stable	C.H. Ting	forth	24 6	kintex-7-3 Jam	nes substit	1020		3 167	## 14.	.7 0.83	1.0	135.6	Х	vhdl	1 ep24	Y asm	N N	1 4	4K	27		- 1	2002 2002		room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz
185					32 6	XP2 C.H	I. Ting	3368	4		isp	L 1.00	1.0											- 1	2007 2018	https://wiki.forth-		
Martine Mart					32 5	biotes 7.2 lead	Deslesti	1276		104	## 14	7 0 22	0.0	F 2	v					CAV	AV V	+			2012	0000 data ah a ata		
Seminor Member 1989 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	oposos	inteps.//github.co		0000	0 0				0			. 0.00	0.0	5.5								+++	16					
Selection of the control of the cont							ies Braken	1340	0	5 280	## 14.																	
Property	000010,10,00			3300	9 8		ner-electr	110	4 opt	60					_			1 yes	<u> </u>							ittps://ilackaday.i		also this 5502 (dailt) core by Fadi Orbands:
Section (1986) 1 (198					8 16						## 14.							gΥ				15						
Mathematical Math		https://github.co stable	Howard Mao		8 16	kintex-7-3 Jam	nes replaci	644	6	2 233	## 14.	7 0.33	2.0	59.6	Х	verilog	13 ez8_cpu			256 4	4K				2014 2014	http://zhehaomao	.com/	not sure inferred RAM correct?
Mathematical Mat																		Y yes				+	\perp	_				
Second Process								1010		22 405		7 400	4.0	4766	.,	proprietar	У				10 11	20						chip & simulator, AKA MuP21 or F21
Second					32 32	atrix-7-3 zec	& vordah	1048	6 4	33 185	## 14.	7 1.00	1.0	176.5				Y yes	N Y	4G 4	IG Y	30	32	5 2	2014 2019	http://www.nxlab.		https://www.youtube.com/watch?v=55MzMHz
State					22 22	7V007045 Mu	hammed a	1297	6 ## 1	67	## 1/17	2						V voc	v	4G 4	1G V	++-	22	-	2016 2017	https://dl.acm.org		
See						-1						_	1.0					Y			*0 1					https://github.com	n/robfinch/Cores	vivado nig-pt ir , benciiniarks, wikipedia. Gr Gr C
Column C									6 12						_			Υ					17			https://github.com	n/robfinch/Cores	need to use multi-cycle on mult
Control Cont	fisc				0. 0-																							caches, VHDL & System Verilog versions, altera
Part		https://github.co stable	Miguel Santos		64 32	cyclone-4 Jam	nes Brakefi														Y	85 6	32					caches, VHDL & System Verilog versions, altera
Martin M			, .		32 32	atrix-7 Jam	nes Brakefi	72649	6 ## 1:	19 100	## 14.	7 1.00	0.1	11.0		vhdl	46 gpgpu_m	1505_top_	level	$\perp \perp \perp$		\perp	\perp	- 1				
Secondary Control Co	flexgripplus				32 32			055	4	204		7 0 00	4.0	404.7			47 51 110		N N			+			LOLO			NVIDIA, heavly based on flexgrip
Control Cont					16 16	kintex-7-3 Jam	nes Brakefi	956	4	381	## 14.	/ 0.33	1.0	131.7				+	IN)	++	+	+	8					hased on I1 up used to operate DIV CDS region
Control Cont					32 6	kintex-7-3 lam	nes no *.c.	1719	6 4	4 172	## 14	7 1.00	1.0	100.3				N	N	1K 1	.6K	++	+					based on 32 ur, used to operate bit GPS recieve
Securing Miss and Mis					16 16			1858	6	9 149	## 14.	7 0.67						1		64K 6	4K	25						derived from J1. hex & bin files in 2/16/2018 tax
Section Section 1. Sec		https://github.co stable	Agner Fog	cisc	32 32	atrix-7 Agr	ner Fog	13248 4990	6						Х			Y asm	Υ	64K 3	2K Y		64			https://www.forw	x86 like, complete ISA, MMX & vector	x86 adr modes, vector inst use width of vect reg
Second S					04 32		ner Fog	21121 7392	6					5.3												https://www.forw		x86 adr modes, vector inst use width of vect reg
See No. 19 1							nes degene	erate design	6		## 14.	7 0.66	1.0						_			13 4	16	;				
Part								250		4 200		7 0 00	2.0	05.0								40						
Second Continue									6					85.3	^		9 compute					10						
Segret region Segret regio														262 1			9 mins 16					12						
Part					16 16																5K	8						
Progress					8 12				6										N	-								
Segregation Material Mater		http://www.synt stable	Peter Wendrich		8 8	kintex-7-3 Jam	nes Brakefi	2210	6	2 156	## 14.	.7 0.33	4.0	5.8			26 fpga64_c	Y yes					26	- 2	2005 2008		Rendition of Commodore 64	altera top level schematic
Segretary Segret					8 8																							
									/ .							verilog	10 compute	Y asm										
					10 0			11.005		10 04				2.0										-		nttps://mvidakovid		
														3.0									288			nttps://en.wikiped		
Mary																		Y ves								https://web.archiv	ve.org/web/20120309123835/http://w	ww.mindspring.com/~tcoonan/index.html
Marting Mart				6502	8 8				6	193	## 14.							Y yes	N N	64K 6	4K Y					http://www.sprow	microcoded	
Separate Process Pro		https://github.co alpha	Robert Finch	RISC	64 32											verilog	FT64v3b	Y yes						- 1	2017 2018	https://www.amaz	4th attempt at 64-bit core (raptor64,	amazon kindle book, L1 & L2 icaches & L1 dcach
Proceedings Proceeding Proceding Proceeding Proceding Pr	fx68k	http://fx68k.fxat untested	Jorge Cwik		16 16											system v	3 fx68k	Y yes			4G Y		16	- 1	2018 2021	https://github.com	Cycle accurate, see http://atari-forum	.com/viewtopic.php?f=28&t=34730#p358139
Proc. Proc	8																	Y yes	Υ	4G 4	4G Y	\bot				https://hackaday.c		
Mags/ Segence Stable Diego A Marrago Diego A Mar					16 16					-					**				+ .				8	-			*	id AMD uarch
	0			8085	8 8				6					-	_			Y yes		64K 6	4K Y	+	+					
Supplementary Supplementar				DISC	0 10					250				220.7				t V acm		256 /	AV V	++-						-
Second S					0 10									_	_								0			https://www.mil.u		enis Approach Osing VHDL
Next					0 0	2011 Z 2011	Siakell	323			413.	3.33	7.0	****				Y					2	-1		ps.,, www.iiiii.u		naterials on hardware design
Name									ш									Υ	N Y	32K 3	2K N			二十	2016			
Second 1986				accum	16 16													Υ										
Second S						oxdot	\bot		$\Box\Box$	\perp	\Box	\perp	$oxed{\Box}$					Y										
Name						Wu	Ha not co	267	4	4	\vdash	+	\vdash	-+				Y						\rightarrow				
Name					10 10	cyclone 14 I	nec alters	80		1 204	## ~10	0 057	2.0	952.7		verilog	24 Cpu	Y					2	-				
Name of the Composition of this // Intros / In					16 16	-,		196							_			++-					++	-+				
hc1fcore https://opencor/ hcrews.gm stable freen Mountain Comp 68HC11 8 8 kintex-7-3 James Brakef 129Q 6 1 3 31 ## 14.7 0.33 4.0 4.8 X vining 1 hc1frid Yyes 7 N 64K 64K V 2 2016 https://opencor/ hcrews.gm first y/opencor/ stable freen Mountain Comp 68HC11 8 8 spartan-6 James Brakef 1412 6 1 3 31 ## 14.7 0.33 4.0 4.8 X vining 1 hc2freen https://opencor/ stable freen Mountain Comp 68HC11 8 8 spartan-6 James Brakef 1412 6 6 1 1 3 1 ## 14.7 0.33 4.0 4.8 X vining 1 hc2freen https://opencor/ stable freen Mountain Comp 68HC11 8 8 spartan-6 James Brakef 1412 6 6 1 1 1 15 ## 14.7 0.01 1.0 79.2 X vining 9 spartanas-m/levs 7 vining 9 spartanas-m/levs 9 sparta		https://github.com/omare			32 32	cyclone-14Jdil	ica aitera	130	i i i	100	# Y10.	0.07	2.0	200.0		vhdl	135 harvard	oroc asm			-50 IN	+"	+	_		neep.//nambien.ec		
No.		http://www.gmv stable			8 8	kintex-7-3 Jam	nes Brakefi	2190	6	127	## 14.	7 0.33		4.8							4K N	53	8	2 2		6811 data sheets	restricted use license, with correction	s
history (penced) state Harald Manske, Gundo RISC 32 32 kintex-7-3 James Brakef 12 20 A 8 24 28 28 14 7 1.00 1.0					8 8				6 1					1.0		verilog	6 HD63701	CORE	N N	64K 6	i4K Y							e?
his					32 32				6	4 115				79.2					N N	I 4G 4			32			https://github.com		
hp86bb https://jetthub.cg errors lower Destant lower	hicovec												_	100 :	_					++			1				,	<u> </u>
https://pithub.cu umair Siddiqui RISC 15 16 kintex-7-3 James Brakef 871 6 17 17 17 17 18 18 19 19 19 19 19 19	nive hn86h				32 16				A 8	24 283				199.4				Y	N	++	N	40						
					16 16				6	152				116.6				Y asm	N	64K 6	4K	+				пссръдден. wiкiрео	uses ricopiaze, enludites fir808	picobiaze udit uses co (45
Numming Indigned https://github.com/sicz/h Slei Zhang accum 8 8 8 kintex-7-3 James Brakef 2690 6 1 105 # 14.7 0.33 4.0 3.2 X Vindil 9 18051_all Yives N 64K 64K V 27 3 3 200 https://www.bjam/-4-bit "nibbler" expanded to 8-bits, TTI picture of TTL breadboard 105 1						mitex-7-3 Jail	.c. biakeii	0/1		132	14.	0.07	1.0	110.0			20 jepu	γ α3/11		0411 0		16 2					modelled on "Human Resource Machi	ne"
8051 Stable Tony Givargis Tony Giva					8 8												30 humming	t Y asm	N Y	4K 4			+	T Í	2020	https://www.bigm		
Ibin 360 30 Intros://Igithub.com/ Ibin 360 30 Ibin 360 30 30 30 Ibin 360 30 30 30 30 30 30 30 30 30 30 30 30 30					8 8	kintex-7-3 Jam	nes Brakefi	2690	6 1	1 105	## 14.	7 0.33	4.0	3.2	х								⊥⊺					Embedded System Design: A Unified Hardware/
IDEA https://github.c.g alpha Hui Yan Cheah et al RISC 15 22 wirtex-6 Liu Ch unable 321 6 1 2 405 13.2 0.76 1.0 845.3 X vering 22 (pp. top. 9) Y ves N Y 64K 64K N 24 32 9 2011 2016 The IDEA DSP Bloc uses DSP Slice in barrel mode for ALU from GitHub, right NOPs lower actual results regions re	ibm360-30		Lawrence Wilkinson	360	8 16	zu-3e Jam	nes errors		6		## v21.	1 1.00	20.0		Х		72 ibm2030	Y yes		T-1141 T-	4M Y	160	16		2012 2021	https://www.ljw.n	gate level clone, emulation only?	
grite_ptsc asic George Shaw forth 32 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8		https://gitlab.co alpha	Mario Hoffmann		16 16													Υ										
gor https://github.cl errors Lykkebø lisp kintex-7-3 James missing files 6 ## 14.7 0.33 1.0 Lykdi 25 [eval			Hui Yan Cheah etal		16 32	virtex-6 Liu	Cheunable	321	6 1	2 405	13.	2 0.67		845.3	Х	verilog	22 cpu_top	Y yes				24	32			The iDEA DSP Bloc		from GitHub, rq'd NOPs lower actual results
iitb-proc https://eithub.com/greetal-Preetam Pinnada RISC 16 16 16 18 18 18 18 18 18 18 18 18 18 18 18 18					32 8				$\Box\Box$			\Box				proprietar	У	Ш	N	4G 4	1G	$\perp \perp$	\perp					
inst_list_proce_https://open.cor/ planning Mahesh Palve					46	kintex-7-3 Jam	nes missing	gtiles	6	\perp	## 14.	7 0.33	1.0					+	h.	++	_	++	++		2010 2010			
	р. о о			Misc	10 10	kintov 7 2 1	ans usin-	706	6	1 340	## 1.	7 0 22	1.0	142.0	_			V		120	11/	22	++		2020			
instant-soc https://www.fpg stable risc-v 32 32	inst_list_proces instant-soc	https://opencor/planning https://www.fps_stable	iviallesti PalVe	risc-v	8 15 32 32	kintex-/-3 Jam	ies using)	/80	В	1 340	## 14.	/ 0.33	1.0	142.b		verilog	o4 tob	+ +	N	128 1 4G 4		32	27		2014 2022	https://github.com		

_uP_all_soft folder	opencores or prmary link status	author	style / clone	data sz inst sz	FPGA repor		LUTS Dff	the ram	F max	e tool	MIPS cli	ks/ KII			#src files top fil	e e toc	ol fitg		max b		adr # mod reg	pipe len		secondary web	note worthy	comments
ion	https://opencore mature	Jose Ruiz	MIPS	32 32	kintex-7-3 James	Brakefi	1533 6		163	## 14.7	1.00	1.0 10	6.0 IX	vhdl	12 mips_so	c Y yes	N	4G	4G	Υ	32	2	2011 2018	https://github.com	new version: moving to MIPS32r1	new version not ready, keeping old numbers
iop16b	https://github.co alpha	Doug Gilliland	RISC	8 16											51 cpu_to					Y 11	8	8	2021 2022	https://hackaday.i	I/O Processor with minimal instruction	full set of perpherals
ippro	https://github.com/fsiddic	Fahad Siddiqui	risc	16 32	virtex-7 Fahad	Siddiqu	484 447 6	1 1	372	##	0.80	1.0 61	4.9 X	verilog		asm	ı N	64K		30	32		2013 2023	3	16-bit RISC using DSP48	image processing, several publications
J1		James Bowman	forth	16 16			253 6				0.80		_		,		h N		_	20		_	2006 2015		uCode inst, dual port block RAM	16 deep data & return stacks
J1		James Bowman	forth	16 16			335 6	1		## 14.7		1.0 43			1 j1	Y fort	h N		0.410	20			2006 2015		uCode inst, dual port block RAM	16 deep data & return stacks
J1a		James Bowman	forth	16 16	kintex-7-3 James		518 6	i		## 14.7		1.0 63			3 j1	Y fort		64K		20			2006 2017	https://github.com	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
J1a32	www.excamera.e stable	James Bowman	forth	32 16	kintex-7-3 James		930 6			## 14.7		1.0 38		*CITIOS	3 j1		h N	64K		20			2006 2017	'	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
J1b		James Bowman	forth	32 16	KIIICA / SJUITCS		LUIL			## 14.7	2.00	1.0 11		vernog			h N	64K		20			2006 2017		uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks
J1b_16 i1sc		James Bowman Steffen Reith	forth forth	32 16 32 16		DFF ex	1588 6	1	355	## 14.7	1.00	1.0 22	3.4 X	verilog scala			h N	64K		20		_	2006 2017	https://stoffonroit	uCode inst, dual port block RAM J1 reimplemented using Scala/Spinal t	DFF used for 16 deep data & return stacks
i1vh	recps.//gienab.ce	Theo Hussey	forth	32 16	1					_					5 j1vh			64K		20			2017 2020	inteps.//sterrenien	VHDL clone of J1 forth CPU	altera block RAM
i68	https://code.god_stable		68000	32 16	stratix-2 Freder	speed	1900 4	. 4	180		1.00	6.0 1	5.8	verilog	1 i68	Y ves	N	4G	4G	γ 20	16	6	2009 2014	1	for use with Minimig	micro-coded on stack machine
j68	https://github.com/fredre		68000	16 16				9	90			6.0			38 soc j68			N 64K		Y	16		2018	3		Stack based CPU with Forth-like microcode
jam	https://github.co stable	Johan Thelin etal	RISC	32 32	kintex-7-3 James	Brakefi	1396 6		159	## 14.7	1.00	1.0 11	3.7 X	vhdl	17 cpu_sys	Y	N	Y 128K	128K		32	2 5	2002 2014	1	serial multiply & divide	took out clock divider
jam		Johan Thelin etal	RISC	32 32			1369 6				1.00				17 cpu	Y	N	Y 128K	128K		32		2002 2014		serial multiply & divide	
jane_nn		Suresh Devanathan	RISC	4 8	Killick / Doubles		723 6				0.33				3 Process	or Y	\perp			27	16		2002		neural network microprocessor, speci	
jca		John Cronin	RISC	8 32	kintex-7-3 James			3 3	157	## 14.7	0.33	1.0 1	5.8 IX		17 soc		+	_			16		2044 2024		has VGA controller, plays Pong	altera memories
jcore_aka_sh2 j-core_pi	http://www.j-co difficult https://github.co stable	Jeff Dionne. Rob Landle	SH2 SH2	32 16 32 16		need to r	un make per REA	DME file		_		_		vhdl Y vhdl	45 cpu	Y ves	+	4G	40	v	16	_	2014 2020		https://www.youtube.com/watch?v= different from jcore_aka_sh2, schema	
jimmy		Eduardo Corpeño	RISC	8 8	 		-			_		_	IX		2 iimmy	v yes	N	4G Y 256		Y 16	10		2014 2020	nttps://www.cnx-s	educational, 4 regs, 8-bit adr spaces	
iop		Martin Schoeberl etal	forth	16 16	cyclone-1 Martin	n Schoe	2000 4	.	100	g10.0	0.67	1.0 3			11 core	Y ves	N	256K		1 10		1	2004 2014	1	https://github.com/jop-devel/jop	java app builds some source code files
jpu16	https://github.co stable	Joksan Alvarado	RISC	16 26	kintex-7-3 James	missing F	RAM files 6			14.7	0.67	1.0			9 JPU16	Y asm	ı N	64K	64K		16	6	2012		32 deep call stack, 8 addressing mode	
k1		Klaus Kohl-Schoepe	forth	16 16										verilog	11 K1			64K		24			2020)	based on J1, Quartus project file	
k68		Shawn Tan	68000	16 16	kintex-7-3 James		2392 6			## 14.7			1.7 X		15 k68_cp			4K		Υ	16		2003 2009		68K binary compatible	
kcp53000	https://github.cosimulation		risc-v		kintex-7-3 James		2455 6			## 14.7				B verilog				Y 16E		Υ	32		2016 2017		kestrel #3, basic 64-bit RISC-V	uses state machine RTL generator
kestrel-2		Samuel Falvo II	forth	16 16		Brakefi	735 6	8	172	## 14.7	0.67	1.0 15	7.2 X	Y verilog	27 M_kest	rel Y yes		64K		20	_		2012 2015	https://hackaday.o	J1 with wishbone bus	M_j1a runs at 244MHz & 368 LUTs
kgp-risc		Kiran & Aluru	RISC	32 32		Dare to C	2700	1 .	200		1 100	40 .	2 2	verilog	25 10 025	Y	N		4G	<u>, </u>		_	2018 2020) 	only two register fields + shift amount	
klc32 kpu		Robert Finch Andrea Corallo	RISC	32 32 32 32	kintex-7-3 James kintex-7-3 James		3790 6 6178 6	4 1		## 14.7		4.0 1		verilog Y verilog	25 KLC32	Y yes	N	4G Y 4G		1	32		2011 2012		single ported block RAM register file : KPU is a minimal system on chip writt	
kraken16		Bruce R. Land	RISC	18 18			281 6	-				1.0 66			19 kpu 1 DE2_TC			V 256		N 22	16		2016 2018		Cornell course material	en used as testbench for the KPO core
ks10		Rob Doyle	PDP10	36 36	spartan-6-Rob D		4427 6	15		## 14.7			5.6 X		39 esm_ks					N ZZ	- 10	_	2011 2014	ittps://people.ecc	36-bit accum & 18-bit adrs	ucf file, most tests pass
ktc32		kinpoko	risc	32 16		Ĭ .		1			1			Y system v		Y asm	ı N			Y 37	32	2	2022 2023		full basic ISA, hobby 32-bit CPU	spartan7 xdc file
ladybug	https://github.co untested	Arlet Ottens	6502	8 8										verilog		yes	N	N 64K	64K	Υ			2016	http://ladybug.xs4	all.nl/arlet/fpga/6502/	
lattice6502		lan Chapman	6502	8 8	kintex-7-3 James		4942 6			## 14.7			3.6 X		3 ghdl_pr	oc Y yes	N	N 64K		Υ			2010 2010)	targeted to LCMXO2280	
latticemico32		Yann Siommeau, Micha	LM32	32 32				4 30		## q13.1		1.0 5			24 lm32_c			Y 4G		Υ	32		2006 2017		optional data & inst caches	Diamond3.10; see Im32 & misoc folders
latticemico32		Yann Siommeau, Micha	LM32			e Semice		4 30			0.80				24 lm32_c					Y	32		2006 2017		optional data & inst caches	Diamond3.10; see Im32 & misoc folders
latticemico8		Lattice Semiconductor Eric Frohnhoefer	RISC	8 18	LFE2 Lattice kintex-7-3 James			1	104	## 14.7	0.33	2.0 6	4.4 IL)		10 isp8_co 13 lc2 all	re Y yes	N N	256 64K		Y 16	32		2005 2010		16 deep call stack, four configurations from book: 978-0072467505 by Patt 8	
Ic-3		Sudhanshu Gupta	RISC	16 16	kilitex-7-3 James	gate leve	i primitives d			## 14.7	0.07	2.0		vhdl	15 ICZ_dii			64K		Y 16	- 8		2002 2002		from book: 978-0072467505 by Patt 8	
legv8	https://github.cosimulation		AA64	64 32	kintex-7-3 James	Brakefield	1 6			## 14.7	1.00	1.0	_		2 arm_cp					Y 10	32		2018 2019	nttps://en.wikipet	coursework, limited ISA, 3 versions	single cycle, inst: LDUR, STUR, ADD, SUB, ORR, A
legv8	https://github.co stable	Seninha phillbush	AA64	64 32											28		ı N	4G		Y 10	32		2018 2019)	single cycle & pipeline versions	course project
legv8		Warren Seto	AA64	64 32	kintex-7-3 James	Brakefi	731 6			## 14.7			0.5 X	B verilog	2 arm_cp	u Y yes	N	4G	4G	Y 10	32	2	2018 2019	9	coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR, AN
legv8		Warren Seto	AA64	64 32			884 6	. 2			1.00		5.0 X	B verilog	2 arm_cp			4G		Y 10	32		2018 2019	9	coursework, limited ISA, 3 versions	inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, B,
legv8		Matthew Olsson	AA64	64 32			884 6	2		## 14.7		1.0 15		verilog		Y yes	N	4G		Y 10	32		2018 2019		another implementation	legv8 from Patterson & Hennessy 2017
lem1_9 lem1_9min		James Brakefield James Brakefield	accum		kintex-7-3 James kintex-7 James		75 6 63 6				0.04				2 lem1_9 3 lem1_9			Y 32 Y 64		N 24 N 8	64		2016 2017		single bit at a time, absolute adrs logic emulation machine	
lem1_9min		James Brakefield	accum	1 9			147 6			## 14.5		1.0 22			2 lem1_9			Y 512		N 24	04		2016	1		4 index registers: (ix),(ix),(ix++),(ix+off)
lem16_18		James Brakefield	accum	16 18			483 6			## 14.5		1.0 9			2 lem16_		N	256		77	_		2010 2018		variable bit-length memory read/write	
lem4_9		James Brakefield	accum		kintex-7-3 James		144 6			## 14.5		1.0 21			2 lem1 9		N	Y 32		N 24			2016	1	binary & BCD digit addition, speed mo	
lem4_9ptr		James Brakefield	accum		zu-2e James		210 6		397	## v20.1	0.24	1.0 45	3.5 IX	vhdl	2 lem1_9	otr Y	N	Y 512	2K	N 24			2016		binary & BCD digit addition, speed mo	4 index registers: (ix),(ix),(ix++),(ix+off)
lem4_9ptr	https://opencore beta	James Brakefield	accum	4 9	kintex-7-3 James		151 6			## 14.5		1.0 24		vhdl	2 lem1_9	otr Y		Y 512		N 24			2016			4 index registers: (ix),(ix),(ix++),(ix+off)
lemberg		Wolfgang Puffitsch	VLIW	32 32	Cyclone 4 Junies		37433	25 54	7.5	## q13.1		1.0			57 core	Y yes		4G		Υ	32		2011		upto 4 inst/clock	LPM mem & floating point
leon2		Jiri Gaisler	SPARC	32 32				1 12				1.0 2	_		82 leon	Y yes	-	4G		Υ	64		1999 2003		large config file, rad-hard asic version	https://www.gaisler.com/index.php/products/p
leon2		Jiri Gaisler	SPARC	32 32	cyclone-1 Klas W	Vesterlu	7554 4	42	50	##			6.6 I	*****	90 leon	Y yes		4G		Υ	64		1999 2003	https://en.wikiped	LUT #s from Nios vs Leon2 comparisor	
leon3		Jiri Gaisler, Jan Anderss	risc-v	32 32		!. 	2020	++		-		1.0			100s	Y yes		4G		Y	64		2003 202	https://en.wikiped		/ for microchip & xilinx RAD hard parts
leon3		Jiri Gaisler, Jan Anderss	SPARC	32 32	KIIICK 7 S JIII GU		2920 6		183	-		1.0 6			100s leon3x	Y yes		4G		Υ	64		2003 2023	https://en.wikiped	customized for ~50 FPGA boards,	
leros		Martin Schoeberl	accum	16 16	spartan-6 Martir	scnoe	112 6	1	182	_	0.67	1.0 10	089 IX		5 leros	Y yes		Y 256		N			2008 2020	nctps://github.com	256 word data RAM, PIC like	short LUT inst ROM
lgp30 light52		Stanley Frankel Jose Ruiz	accum 8051	32 32 8 8	kintex-7-3 James	Brakefi	1022 6	1 1	154	## 14.7	0.33	6.0	83 IX	Y vhdl	42 LGP-30 8 light52			4K N 64K		N Y	- 3	3	2012 2018	1	FPGA version of LGP30 drum compute targeted to balanced	r, also LGP21, RPC4000, 65F02 C 6 clocks/inst
light8080		Jose Ruiz, Moti Litoche	8080	8 8	kintex-7-3 James kintex-7-3 James		154 6		247	14.7		9.0 5			5 i80soc	Y yes		N 64K		Y		+	2007 2019	https://github.com		older versions have both VHDL & Verilog
limen		Dominik Salvet	RISC	16 16	cx ,-spanies	Signell	25-1		-4/	14.7	5.55	2.0 3	1^		12 core	Y		Y 64K		N 20		в	2018 202	ps.,, gittiuo.ton	teenager, highschool thesis	S.S.S. SEISIONS HOVE SOME VITIDE & VEHIOR
lion		Theodoulos Liontakis	RISC	16									1	Y vhdl	7 lionsyst	en Y yes				Y 20	- 8	В	2015 2019	https://hackaday.i	custom gaming CPU, mem segments	software in C#, has BASIC
lion	https://github.com/lliont/	Theodoulos Liontakis	RISC	16										Y vhdl	7 lionsyst	em Y yes	N	64K		Y	8		2015 2023	http://users.sch.gr	custom gaming CPU, mem segments	new directory, same RTL, Mister project
lion		Theodoulos Liontakis	RISC	32							\Box			Y vhdl	7 lionsyst	em Y yes	N	1M		Υ	8	,	2015 2022	http://users.sch.gr	custom gaming CPU, Altera BDF files	new 32-bit version, Mister project
lipsi	https://github.cc stable		accum	8 8	cyclone4 Martin			1	162		0.17		7.0	scala	2	Υ	N	N 64K	64K	Y 9	3 16	5	2017 2019	https://github.com	goal is 100 LUTs, program mapped to	
lispmicrocontro	http://nyuzi.org/ errors		lisp	32 32	kintex-7-3 James	missing i	nit file 6	+	\vdash	## 14.7	1.00	1.0	+		10 ulisp	Y	N		40	,						program.hex missing
lm32		Sebastien Bourdeaudu	LM32	32 32		Calland	140	1	100	-	0.67	10 01	76 1		24 lm32-to	p Y yes	N	Y 4G		Y C4	32	_	2014	T-U U- T	cleaned up lattice micro32, see milkyr	
Lutiac Iwrisc	https://opencore_stable	David Galloway, David	reg	10 NA	stratix-4 David arria-2 James		140 A	4 1	198	## a13.1		1.0 94		VIIII O V	erilog 9 risc coi	0 300	N.	Y 256		N 64	32	2 3	2008 2009	raiks at Un. Toron	synthesis maps PC into ucode	no inst mem: small state machine, ~200 inst opt absolute addressing only, lowered MIPS/clk
lxp32		Alex Kuznetsov	RISC	32 32			00 .	4 2		## Q13.1		2.0 13			20 lxp32u_					Y 30	256	5 3	2016 202	https://lxp32.githu	register file in block RAM	vendor neutral source code, no div inst
Ixp32		Alex Kuznetsov	RISC	JL JL	kintex-7-3 James					## 14.7				X vhdl	20 lxp32u	to Y asm	N	V 4G	4G	Y 30	256		2016 2022	https://lxp32.githu	register file in block RAM	vendor neutral source code, no div inst
m1_core		Fabrizo Fazzino, Albert	MIPS?	32 32			2101 A			## q13.1		1.0 9			9 m1_cor					Y 30	32	_	2007 2012	2	GCC target?	
m16c5x		Michael Morris	PIC16	8 12						## 14.7		2.0		verilog	32 m16c5x	Y yes	N.	Y 256	4K	Υ			1998 2018	3	pipelined and non-pipelined versions	
m16c5x		Michael Morris	PIC16	8 14	spartan-3 Micha	el Morr	1217 4	3	60	##	0.33	1.0 1	6.3 X	Y verilog		Y yes	N	Y 256	4K	Y			2013 2014	1	SOC LUT count	
m17		Philip Koopman	stack					+	1		↓			propriet			\perp	4		\Box		_		https://users.ece.o	chapter 4.3 in Koopman	6600 gate ASIC
m2cpu		Zakary Nafziger	cisc	8 8	max10 Zakary		3504 1058 4			## q22.1		6.0	1.7 I	vhdl	27 m2cpu_	to Y asm	N N	64K		Y 75	4	7	2016 2018	hate// 2	micro-coded 8-bitter with 75 instructi	
m32632 m65		Udo Moeller	N32032	32 8	kintex-7-3 James		10167 6 483 A	19 16		## 14.7			8.2 IX	verilog	18 example	Y yes	Y	Y 4G		Y 200	24		2009 2019	nttp://cpu-ns32k.r	<u>net/</u>	21.97 VAX Mips at 50MHz (Cyclone IV)
m65c02		Naohiko Shimizu Michael Morris	6502 6502	8 8	arria-2 James spartan-6-James		483 A			## q13.1 ## 14.7	0.33	4.0 2		Y verilog	8 m65cpu 13 M65C0	Y yes	IN N	N 4K		T V		+	2001 2002	https://github.com	also a m65c02a version	micro-coded via F9408 soft sequencer
m65c02a	https://opencon/mature	Michael Morris	6502	8 8	zu-3e James	portman	mismatch 6		110	## 14.7		4.0 2	5.0 A	verilog	61 M65C0			N 64K		Y	-	+	2023	cps.//gitilub.CON	enhanced 8/16-bit version of 65c02	PDFs on his figForth for M65C02A
m68k	Treeps,// Brendo.com/ Worns	Salvador Garcia	68000	32 16	Janles	Por tillah				021.1	0.55		\dashv	vhdl	13 cpu301	J 1 903	19	. 541	J-114	1	_	T	2018		simplified 68K	. 2.2 2.7 mg of all for Modelan
magic-1		Bill Buzbee	accum	8 8									\top	schemat		Y yes	N	2M	2M	Y 256	5	7	2004 2014	https://hackaday.i	TTL computer, 6809ish, schematics or	magic-16 planning, 200 TTL chips
mais	stable	Rene Doss	MIPS	32 32	kintex-7-3 James	Brakefi	2760 6	4 5	245	## 14.7	1.00	1.0 8	8.7 X	vhdl	22 MAIS_s			V 4G			32	2 5	2013		register forwarding around ALU	license req'd for commercial use
,	1																									

_uP_all_soft folder	opencores or prmary link status author	style / g 2 t	FPGA rep			ar still tar	k F m max	at tool		lks/ KIPS inst /LUT	ven dor	o src #sr code file	top file	tool fits		ax max	byte adrs	# adr		start year r		secondary web Iink note worthy	comments
mangomips32	https://github.co stable Ricky Tino	MIPS 32 3							1.00	1.0		verilog 25		Y yes N	4	IG 4G	Υ	100	32 5	2019 2	2019	cache support, runs linux	very percise specs
manik	https://www.dsr stable Sandeeo Dytta	RISC 32 3	2 kintex-7-3 Jan	nes needs editing	to suppo 6	5		14.7		1.0		vhdl 45	manik2top			K 4K			16	2002 2	2006		supports Xilinx, Altera, Actel, Lattice; broken we
mano_machine	https://github.co stable Susam Pal	accum 16 1	6 kintex-7-3 Jan	nes needs 36	64 6	5		## 14.7	7 0.67	2.0			microproc	Y N		IK 4K		25		2005 2	2016		for XC9572 CPLD, large # of latches
mano-compute	https://github.com/Amin/ Amin Aliari	accum 16 1	-			1 2			+		\vdash		sayeh	y N		K 4K		25		2			different use of sayeh: simple & yet enough
marca mark ii	https://opencor stable Wolfgang Puffitsch https://github.com/Vladis Vladislav Mleinecký	RISC 16 1		nes Brakefi 176	3 A	A 2	2 157	## q13.:	1 0.67	6.0 10.0	-	vhdl 40 Y vhdl	marca mark ii	Y N Y ves Y	,	3K 16K 5M 16M		75		2007 2		serial multiply & divide system on chip written in VHDL	clks/inst is approx custom PCB with MAX10
mark_II mblite	https://opencor. beta Tamar Kranenburg	uBlaze 32 3		nes Brakefi 94	11 6		2 227	## 14	7 1.00	1.0 240.9	IX		core_wb			IG 4G		86	32	2017 2		7	moved everything to work library
mb-lite_plus	http://www.late stable Huib Arriens	uBlaze 32 3				5				1.0 1308			tumbl	Y yes N		IG 4G		00	32	2010 2			use inferred RAM
mc6803	https://opencon stable Dukov	6803 8 8								3.0		system verile		Y yes N	N 6	4K 64K	Υ			1999			ohn E. Kent, translated CPU core from VHDL to S
mc6809	https://github.co stable Greg Miller	6809 8 8										verilog 6				4K 64K		44 13	8	2016 2	2017		emphasis on cycle accuracy, DIP replacement
mc6809e	beta Flint Weller	6809 8 8		nes gate level pri	mitives eri 6	5			7 0.33	3.0			core_6809	Y yes N	N 6	4K 64K	Υ	44 13	8	1999		ttps://www.linke course work, ASIC orientation	
mc68kods	https://sites.goc beta Olivier De Smet	68000 32 1				5				8.0	x		mc68kods	. AI	NI o	F.C. C.414				2011	2040	SOC for HP9816 computer emulation	111 6 111 1
mc8051	http://www.ore stable Helmut Mayrhofer https://opencor beta Mezzah Jbrahim	8051 8 8 PIC18 16 2				1				4.0 2.3 1.0 152.1	X	vhdl 49 vhdl 23	mc8051co MCIOopen	n ves N		56 64K				1999 2 2014 2		www.oreganosyst fast 8051, version available with floatin	g-point by David Lundgren
mcip_open mcl51	http://www.mic stable Ted Fried	8051 8 8		Fried 31		1	2 180			8.0 23.8	X		mcl51_TO		_	4K 64K				2014 2		ittps://github.com micro-coded	
mcl65	http://www.mic stable Ted Fried	6502 8 8				5	2 196			4.0 64.2	X				0	4K 64K	_			2017 2			excellent micro-coding LUT counts
mcl65	http://www.mic stable Ted Fried	6502 8 8	kintex-7-3 Jan	nes inserte 32	26 6	5	2 196	## 14.7	7 0.33	4.0 49.6	Х		mcl65	Y yes N	N 6	4K 64K	Υ			2017 2	2021		excellent micro-coding LUT counts
mcl86	https://github.co stable Ted Fried	x86 16 8					4 180			20.0 19.6	Х			Y yes N						2016 2		ttp://www.embe microcoded, meets original 8088 timin	
mcpu	https://opencon stable Tim Boscke	accum 8 8				5				1.0 749.0	Х		tb02cpu2			64		4		2007 2			reduced MIPS/clk due to only 4 inst
mcs-4	https://opencori alpha Reece Pollack	4004 4 4				5				4.0 66.0	Х		i4004	N		K 4K				2012 2			4004 CPU & MCS-4
mcu8 mecrisp-ice	https://opencore alpha Dimo Pepelyashev	accum 8 8 forth 16 1		nes Brakefi 27	4 6)	299	## 14.7	7 0.33	1.0 360.1	Х		processor_ i1a	E asm Y forth N		56 256 4K 64K		17		2008 2	2009	asm, simulated, builds? 16-bit data size, some comments in Ge	
mecrisp-ice	https://sourceforge.net/pi Matthias Koch	forth 32 1				+ +			+ +	_	-	verilog 48		Y forth N	-	4K 64K				2011 2		32-bit data size, some comments in Ge	
mecrisp-ice	https://sourceforge.net/pi Matthias Koch	forth 64 1	-		+ +	+	+		+ +		+			Y forth N		6E 16E				2011 2		64-bit data size, some comments in Ge	
mecrisp-quintu	https://sourceforge.net/pi Matthias Koch	riscv 32 3					1		1 1		\vdash	verilog 24	FemtoRV3			IG 4G			32	2011 2		based on femtorv32, some comments i	
mega65	https://github.cq untested Paul Gardner-Stephen	6502 8 8		nes bash script	6	5	L	## 14.7	7 0.33	2.0	Х		machine			4K 64K				2017 2			seeks high performance
mega65	https://github.co untested Paul Gardner-Stephen	6502 8 8	3 Jan	nes missing file	6	5		## v20.3		2.0	Х	Y vhdl 11	1 nocpu	Y yes N	N 6	4K 64K	Υ			2017 2	2023	Enhanced c65 running in FPGA	seeks high performance
mera400f	https://github.com/jakubfi jakubfi	RISC 16 1	-		\perp	$\perp \Gamma$	\perp	\Box	\Box		ш		mera400f							2		reimplementation of MERA-400 CPU, P	
micro_nating	https://github.co mature Geoff Natin	RISC 16 1	_										processor_		_	4K 64K		10	9	2016 2		microcoded instruction set processor, e	
micro16b	http://members beta John Kent	accum 16 1				5				2.0 349.0	X		u16bcpu Micro8	Y asm N		4K 4K	Y	8		2002 2			MIPS/clk adj'd, 2 clks/inst
micro8a microblaze	http://members beta John Kent https://www.xiliproprietar/Xilinx	accum 8 1 uBlaze 32 3				5		## 14		3.0 42.3 1.0 1248	X	proprietary	Micros	Y yes op		K 2K		96	22 2	2002 2	2002		also micro8 and micro8b variants 70 configuration options, MMU optional
microblaze	https://www.xiliproprietar Xilinx	uBlaze 32 3				5	1 320			1.0 603.7	x	proprietary		Y yes op		IG 4G		86		2002	- 1		70 configuration options, MMU optional
microcore	http://www.pldv beta Klaus Schleisiek	forth 16 8		nes find the corre			320			1.0	X		ucore	Y asm N	Y 4	K 4K		00	32 3	1999 2	2023	Wilcrobiaze Wics, smallest comiguration	70 comiguration options, wivio optional
microcore	http://www.pldv beta Klaus Schleisiek	forth 12 8				5	1 294			2.0 147.4	Х		ucore110			12 2K				1999 2	2023	www.microcore.or indexing into return stack, auto inc/de	only one block RAM? simplest core
microcore	http://www.pldv beta Klaus Schleisiek	forth 16 8	kintex-7-3 Jan	nes Brakefi 110	01 6	5	168			2.0 51.1	Х	vhdl 17	ucore120	Y asm N		IK 4K				1999 2	2023	indexing into return stack, auto inc/de	
microcore	https://github.co beta Klaus Schleisiek	forth 32 8		us Schleisi 286		1			2 1.00	1.0 11.5	AILX		ucore	Y asm N		SK 8K		84		1999 2		easy to add op-codes, fltg-pt opt., sing	
microcore	https://github.cc beta Klaus Schleisiek	forth 16 8		us Schleisi 197	76 4	1	33	## 3.12	2 0.67	1.0 11.2	AILX			Y asm N		K 8K				1999 2		easy to add op-codes, fltg-pt opt., sing	
microforth	https://github.com/Forth- Jess Totorica	forth 18 1 PPC 32 3				+			+-+	_	X	Y verilog 34				4K 64K		25		2019 2		http://mindworks. Arduino-like board/platform based up	
microwatt	https://github.cd beta anton blanchard https://github.cd stable Sebastien Bourdeaudu	LM32 32 3		nes failed 1353	11 6	31 7	9 50	## 14.7	7 0.80	1.0 3.0		vhdl 37 Y verilog 16		Y yes N		IG 4G			22 6	2019 2			has vivado instructions, supports microPython failed in mapper
mimafpga	https://github.co stable Sebasteri bourdeaddu	accum 24 2		les lailed 1555	,1	, 51 ,	0 30	## 14.	7 0.00	1.0 5.0		Y vhdl 32	mimappro	Y N	H۳	40	+ '	19	32 0	2007 2		Minimal Machine processor taught at	
minicpu	http://www.cs.h stable Hirotsugu Nakano	stack 16 5	kintex-7-3 Jan	nes lots of 43	33 6	5 1	1 128	## 14.7	7 0.33	1.0 97.7	Х		minicpu	Y yes N	-	K 4K	N	26		2008 2			uses Flex, Bison & Perl to create gcc compiler
									0.33	2.0 62.2	~	verilog 15		V N		4K 64K	Υ	31		2	0017	simplified 6502, see m65c02a	
minicpu_morris	https://github.com/Morris	6502 8 8					104				^	vernog 1.	minicpu_c	1 14									RE: 8-bit CPU challenge of Arlet Ottens
minicpu-s	https://github.co stable Michael Morris	stack 16 8	kintex-7-3 Jan	nes Brakefi 14	17 6	5	741	## 14.7	7 0.67	28.0 120.6	X	verilog 2	both	Y N				33		2012 2	2013	separate source for each CPLD chip, us	
minicpu-s minimips	https://github.co stable Michael Morris https://opencor stable Samuel Hangouet	stack 16 8 RISC 32 3	kintex-7-3 Jan kintex-7-3 Jan	nes Brakefi 14	17 6		741	## 14.7	7 0.67 7 1.00	28.0 120.6 1.0 40.1	X	verilog 2 vhdl 12	both minimips	Y N Y yes N	N 4	IG 4G				2012 2 2004 2	2013 2018	separate source for each CPLD chip, us based on MIPS I	fits (2) XC9500 CPLD @ 71.4 MHz
minicpu-s minimips minimips_supe	https://github.co stable Michael Morris https://opencor stable Samuel Hangouet https://opencor alpha Miguel Cafruni	stack 16 8 RISC 32 3 RISC 32 3	kintex-7-3 Jan kintex-7-3 Jan kintex-7-3 Jan kintex-7-3 Jan	nes Brakefi 14 nes Brakefi 293	17 6 39 6	5 8	741 118	## 14.7	7 0.67 7 1.00 1.00	28.0 120.6 1.0 40.1 0.5	Х	verilog 2 vhdl 12 vhdl 18	both minimips minimips	Y N Y yes N Y asm N	N 4	IG 4G				2012 2 2004 2 2017 2	2013 2018 2018	separate source for each CPLD chip, us	
minicpu-s minimips minimips_supe minirisc	https://github.cc stable Michael Morris https://opencor stable Samuel Hangouet https://opencor alpha Miguel Cafruni https://opencor stable Rudolf Usselmann	stack 16 8 RISC 32 3 RISC 32 3 PIC16 8 1	kintex-7-3 Jan kintex-7-3 Jan kintex-7-3 Jan spartan-3 Ruc	nes Brakefi 14 nes Brakefi 293 dolf Usseln 46	17 6 39 6 50 4	5 8	741 118 80	## 14.3	7 0.67 7 1.00 1.00 0.33	28.0 120.6 1.0 40.1 0.5 1.0 57.4	X	verilog 2 vhdl 12 vhdl 18 verilog 7	both minimips minimips risc_core_	Y N Y yes N Y asm N Y yes N	N 4 N 4 Y 2	IG 4G IG 4G 56 4K	Y		32 5	2012 2 2004 2 2017 2 2001 2	2013 2018 2018 2012	separate source for each CPLD chip, ue based on MIPS I based on MIPS I	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier
minicpu-s minimips minimips_supe minirisc minsoc	https://github.cl stable Michael Morris https://opencorr stable Samuel Hangouet https://opencorr stable Rudolf Usselmann https://opencorr stable Rudolf Usselmann https://opencorr stable Rudolf Usselmann	stack 16 8 RISC 32 3 RISC 32 3 PIC16 8 1 OpenRISC 32 3	3 kintex-7-3 Jan 2 kintex-7-3 Jan 2 2 4 spartan-3 Rud 2 kintex-7-3 Jan	nes Brakefi 14 nes Brakefi 293 dolf Usseln 46 nes Brakefi 494	60 4 65 6	5 8	741 118	## 14.7 ## 14.7	7 0.67 7 1.00 1.00 0.33 7 1.00	28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7	Х	verilog 2 vhdl 12 vhdl 18 verilog 7 Y verilog 88	both minimips minimips risc_core_ or1200_to	Y N Y yes N Y asm N Y yes N	N 4 N 4 Y 2	IG 4G IG 4G 56 4K IG 4G	Y		32 5	2012 2 2004 2 2017 2 2001 2 2009 2	2013 2018 2018 2018 2012 2013	separate source for each CPLD chip, us based on MIPS I based on MIPS I ttps://github.com minimal OR1200, vendor neutral, has c	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier
minicpu-s minimips minimips_supe minirisc minsoc mips_16	https://github.cd stable Michael Morris https://opencor stable Samuel Hangouet https://opencor stable Rauf Samuel Hangouet https://opencor stable Rudolf Usselmann https://opencor stable Doyya Doyya https://opencor stable Doyya Doyya	stack 16 8 RISC 32 3 RISC 32 3 PIC16 8 1 OpenRISC 32 3 RISC 16 1	3 kintex-7-3 Jam 2 kintex-7-3 Jam 2 spartan-3 Ruc 2 kintex-7-3 Jam 6 kintex-7-3 Jam	nes Brakefi 14 nes Brakefi 293 dolf Usseln 46	60 4 65 6	5 8	741 118 80	## 14.7 ## 14.7	7 0.67 7 1.00 1.00 0.33	28.0 120.6 1.0 40.1 0.5 1.0 57.4	X	verilog 2 vhdl 12 vhdl 18 verilog 7 Y verilog 88 verilog 12	both minimips minimips risc_core or1200_to mips_16_c	Y	N 4 N 4 Y 2 M 4	IG 4G IG 4G 56 4K IG 4G 4K 64K	Y		32 5	2012 2 2004 2 2017 2 2001 2 2009 2 2012 2	2013 2018 2018 2012 2013 2013	separate source for each CPLD chip, us based on MIPS I based on MIPS I based on MIPS I sttps://github.com minimal OR1200, vendor neutral, has c Educational 16-bit MIPS Processor	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches
minicpu-s minimips minimips_supe minirisc minsoc mips_16 mips_cpu_blue	https://github.cl stable Samuel Hangouet https://opencor slabla Samuel Hangouet https://opencor stable Rudoif Uselmann https://opencor stable Rudoif Uselmann https://opencor stable Doyya Doyya https://opencor stable Doyya Doyya	stack 16 8 RISC 32 3 RISC 32 3 PIC16 8 1 OpenRISC 32 3 RISC 16 1	3 kintex-7-3 Jam 2 kintex-7-3 Jam 2 spartan-3 Rud 2 kintex-7-3 Jam 6 kintex-7-3 Jam 2	nes Brakefi 293 dolf Usseln 46 nes Brakefi 494 nes Collapsed in c	60 4 60 4 60 4 60 60 60 60 60 60 60 60 60 60 60 60 60 6	5 8	741 118 80 8 107	## 14.1 ## 14.1	7 0.67 7 1.00 1.00 0.33 7 1.00 7 1.00	28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7	X	verilog 2 vhdl 12 vhdl 18 verilog 7 Y verilog 88 verilog 12 myhdl 37	both minimips minimips risc_core or1200_to mips_16_c cpu	Y yes N Y yes N Y asm N Y yes N Y yes N Y yes Y Y yes N Y yes N Y yes N	N 4 N 4 Y 2 M 4	IG 4G IG 4G 56 4K IG 4G	Y		32 5 32 8 5 32 5	2012 2 2004 2 2017 2 2001 2 2009 2	2013 2018 2018 2012 2013 2013 2018	separate source for each CPLD chip, us based on MIPS I based on MIPS I ttps://github.com/minimal OR1200, vendor neutral, has c Educational 16-bit MIPS Processor simplified MIPS CPU with pipelining, M	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier
minicpu-s minimips minimips_supe minirisc minsoc mips_16 mips_cpu_blue mips_fault_tole mips_harris	https://github.cl stable Samuel Hangouet https://opencor slabla Samuel Hangouet https://opencor stable Rudoif Uselmann https://opencor stable Rudoif Uselmann https://opencor stable Doyya Doyya https://opencor stable Doyya Doyya	stack 16 8 RISC 32 3 RISC 32 3 PIC16 8 1 OpenRISC 32 3 RISC 16 1 mips 32 3	kintex-7-3 Jam kintex-7-3 Jam kintex-7-3 Jam kintex-7-3 Ruc kintex-7-3 Jam kintex-7-3 Jam kintex-7-3 Jam kintex-7-3 Jam kintex-7-3 Jam kintex-7-3 Jam	nes Brakefi 293 dolf Usseln 46 nes Brakefi 494 nes Collapsed in c	60 4 60 4 60 4 60 60	5 8	741 118 80 8 107	## 14.1 ## 14.1	7 0.67 7 1.00 1.00 0.33 7 1.00 7 1.00	28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7 1.0	X	verilog 2 vhdl 12 vhdl 18 verilog 7 Y verilog 88 verilog 12 myhdl 37 vhdl 40 system 49	both minimips minimips risc_core or1200_to mips_16_c cpu main mips_sing	Y yes N	N 4 N 4 Y 2 M 4 6 4 Y 4	IG 4G IG 4G 56 4K IG 4G 4K 64K IG 4G IG 4G	Y Y Y Y		32 5 32 8 5 32 5	2012 2 2004 2 2017 2 2001 2 2009 2 2012 2	2013 2018 2018 2012 2013 2013 2013 2013	separate source for each CPLD chip, us based on MIPS 1 based on MIPS Processor Educational 16-bit MIPS Processor simplified MIPS CPU with pipelining, M arithmetic includes fault detection	dual issue to two pipes, 16-bit mulitplier aches yHDL, classic pipeline diagram
minicpu-s minimips minimips_supe minirisc minsoc mips_16 mips_cpu_blue mips_fault_tole mips_harris mips_harris	https://piethub.cl stable Michael Morris https://opencor stable Samuel Hangouet https://opencor stable Miguel Cafruni https://opencor stable Maul Fajardo etal https://opencor stable Doyya Doyya https://opencor stable Lazardis Dimitris https://booksite_simulation David Harris http://booksite_simulation David Harris	Stack 16 8 RISC 32 3 RISC 32 3 PIC16 8 1 OpenRISC 32 3 RISC 16 1 mips 32 3 MIPS 32 3 MIPS 32 3 MIPS 32 3	3 kintex-7-3 Jam 2 kintex-7-3 Jam 2 kintex-7-3 Jam 4 spartan-3 Ruc 2 kintex-7-3 Jam 6 kintex-7-3 Jam 2 kintex-7-3 Jam	nes Brakefi 293 dolf Usseln 46 nes Brakefi 494 nes Collapsed in c	60 4 60 4 60 4 60 60	5 8	741 118 80 8 107	## 14.1 ## 14.1	7 0.67 7 1.00 1.00 0.33 7 1.00 7 1.00	28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7 1.0	X	verilog 2 vhdl 12 vhdl 18 verilog 7 Y verilog 88 verilog 12 myhdl 37 vhdl 40 system v 49 system v 49	both minimips minimips risc_core or1200_to mips_16_c cpu main mips_sing mips_mult	Y yes N	N 4 N 4 Y 2 M 4 6 4 Y 4 Y 4	IG 4G IG 4G 56 4K IG 4G 4K 64K IG 4G IG 4G IG 4G	Y Y Y Y Y		32 5 32 8 5 32 5	2012 2 2004 2 2017 2 2001 2 2009 2 2012 2 2013 2 2014 2 2014 2	2013 2018 2018 2012 2013 2013 2013 2018 2013 2021 2021	separate source for each CPLD chip, us based on MIPS 1 based on MIPS Processor Educational 16-bit MIPS Processor simplified MIPS CPU with pipelining, M arithmetic includes fault detection	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches yHDL, classic pipeline diagram no external memory port?
minicpu-s minimips minimips_supe minirisc minsoc mips_16 mips_cpu_blue mips_fault_tole mips_harris mips_harris mips_harris	https://opencor/ stable Michael Morris https://opencor/ slpha https://opencor/ slpha https://opencor/ slpha https://opencor/ stable Miguel Cafruni https://opencor/ stable Male Fair Fair Fair Fair Fair Fair Fair Fair	Stack 16 E RISC 32 3 RISC 32 3 PIC16 8 1 OpenRISC 32 3 RISC 16 1 mips 32 3	3 kintex-7-3 Jam 2 kintex-7-3 Jam 2 kintex-7-3 Jam 2 kintex-7-3 Jam 6 kintex-7-3 Jam 2 kintex-7-3 Kintex-7-3 Jam 2 kintex-7-3 Kintex-7-3 Jam 2 kintex-7-3 Kintex-	nes Brakefi 293 dolf Usseln 46 nes Brakefi 494 nes Collapsed in c	60 4 60 4 60 4 60 60	5 8	741 118 80 8 107	## 14.1 ## 14.1	7 0.67 7 1.00 1.00 0.33 7 1.00 7 1.00	28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7 1.0	X	verilog 2 vhdl 12 vhdl 18 verilog 7 Y verilog 88 verilog 12 myhdl 37 vhdl 40 system v 49 system v 49 vhdl 49	both minimips minimips risc_core or1200_to mips_16_c cpu main mips_sing mips_mult mips_sing	Y yes N	N 4 N 4 Y 2 M 4 6 4 Y 4 Y 4 Y 4	G 4G	Y Y Y Y Y		32 5 32 8 5 32 5	2012 2 2004 2 2017 2 2001 2 2009 2 2012 2 2013 2 2014 2 2014 2 2014 2	2013 2018 2018 2012 2013 2013 2018 2018 2013 2021 2021 2021	separate source for each CPLD chip, us based on MIPS I based on MIPS CPU with pipelining, M arithmetic includes fault detection arithmetic includes fault detection titlos://booksite.e courseware to go with book titlos://www.youtc courseware to go with book titlos://diedient.co/courseware to go with book	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches yHDL, classic pipeline diagram no external memory port? goes with text book exercises
minicpu-s minimips minimips_supe minirisc minsoc mips_16 mips_cpu_blue mips_fault_tole mips_harris mips_harris mips_harris mips_harris mips_harris	https://pintub.cl. stable Michael Morris https://opencor stable Amuel Hangouet https://opencor stable Rudolf Uselmann https://opencor stable Rudolf Uselmann https://opencor stable Rudolf Uselmann https://opencor stable Doyya Doyya https://opencor stable Doyya Doyya https://opencor stable Lazardis Dimitris https://schookiste.simulatior David Harris http://bookiste.simulatior David Harris http://bookiste.simulatior David Harris http://bookiste.simulatior David Harris	stack 16 8 RISC 32 33 RISC 32 3 PIC16 8 1 OpenRISC 32 3 RISC 16 1 mips 32 3	Similar Similar	nes Brakefi 293 dolf Usseln 46 nes Brakefi 494 nes Brakefi 494 nes Brakefi 201 nes Brakefi 201	60 4 650 6 60 4 650 6 60 4 650 6 60 6 60 6 60 6 60 6 60 6 60 6 60	5 8 8 11 5 4 5 5 5 4 5 5 5 5 4	741 118 80 8 107 6 45	## 14. ## 14. ## 14. ## 14.	7 0.67 7 1.00 1.00 0.33 7 1.00 7 1.00 7 1.00	28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7 1.0 22.5	X	verilog 2 vhdl 12 vhdl 12 vhdl 18 verilog 18 verilog 12 myhdl 37 vhdl 40 system v 45 system v 45 vhdl 49 vhdl 49 vhdl 49	both minimips minimips risc_core or1200_to mips_16_c cpu main mips_sing mips_mult mips_sing mips_mult	Y yes N	N 4 N 4 Y 2 M 4 6 6 4 Y 4 Y 4 Y 4 Y 4 Y 4	IG 4G	Y Y Y Y Y Y		32 5 32 8 5 32 5 32 5	2012 2 2004 2 2017 2 2001 2 2009 2 2012 2 2013 2 2014 2 2014 2 2014 2 2014 2	2013 2018 2018 2012 2013 2013 2013 2018 2013 2021 2021 2021 2021	separate source for each CPLD chip, us based on MIPS I based on MIPS Processor Simplified MIPS CPU with pipelining, Marithmetic includes fault detection ittos://booksite.e courseware to go with book titos://www.wout courseware to go with book	dual issue to two pipes, 16-bit mulitplier aches yHDL, classic pipeline diagram no external memory port? goes with text book exercises wideo on Digitent Biog complete set of book figures by chapter
minicpu-s minimips minimips_supe minirisc minsoc mips_16 mips_cpu_blue mips_fault_tole mips_harris mips_harris mips_harris mips_harris mips_harris mips_harris mips_larris	https://opencor stable Michael Morris https://opencor stable http://opoksite.simulatior David Harris https://opencor.g/ paper Michael Linder	Stack 16 8 RISC 32 3 RISC 32 3 PIC16 8 1 OpenRISC 32 3 RISC 16 1 mips 32 3	Mintex-7-3 Jan Mint	nes Brakefi 293 dolf Usseln 46 nes Brakefi 494 nes Brakefi 494 nes Brakefi 201 nes Brakefi 201	60 4 650 6 60 4 650 6 60 4 650 6 60 6 60 6 60 6 60 6 60 6 60 6 60	5 8 8 11 5 4 5 5 5 4 5 5 5 5 4	741 118 80 8 107 6 45	## 14. ## 14. ## 14. ## 14.	7 0.67 7 1.00 1.00 0.33 7 1.00 7 1.00	28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7 1.0	X	verilog 2 vhdl 12 vhdl 12 vhdl 12 verilog 7 Y verilog 88 verilog 12 myhdl 37 vhdl 44 system v 45 vhdl vhdl 45 vhdl v	both minimips minimips risc_core_ or1200_to mips_16_c cpu main mips_sing mips_mult mips_sing mips_mult a_mips	Y yes N	N 4 N 4 Y 2 M 4 6 6 4 Y 4 Y 4 Y 4 Y 4	G 4G	Y Y Y Y Y Y		32 5 32 8 5 32 5 32 5	2012 2 2004 2 2017 2 2001 2 2009 2 2012 2 2013 2 2014 2 2014 2 2014 2 2014 2 2014 2	2013 2018 2018 2018 2012 2013 2013 2013 2013 2021 2021 2021	separate source for each CPLD chip, us based on MIPS 1 based on MIPS 1 based on MIPS 1 https://github.com/minimal OR1200, vendor neutral, has c Educational 16-bit MIPS Processor simplified MIPS CPU with pipelining, M arithmetic includes fault detection arithmetic includes fault detection with book https://www.voyut.courseware to go with book courseware to go with book courseware to go with book masters thesis	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches yHDL classic pipeline diagram no external memory port? goes with text book exercises wideo on Diglient Blog complete set of book figures by chapter no LUT RAM, source code in PDF
minicpus minimips minimips_supe minirisc minsoc mips_16 mips_cpu_blue mips_fault_tole mips_harris mips_harris mips_harris mips_harris mips_linder mips_inider mips_pipelined	https://github.cl.stable Michael Morris https://opencor stable Amelia Miguel Cafruni https://opencor alpha Miguel Cafruni https://opencor stable Rudoif Uselmann https://opencor stable Rudoif Uselmann https://opencor stable Doyya Doyya https://opencor stable Larafids Dimitris https://schoon.com/tstate/ Michael Volling https://opencor stable Larafids Dimitris https://opencor stable Larafids Dimitris http://opencor stable Larafids Dimitris http://opencor stable Larafids Dimitris http://opencor stable Doyya Doyya https://opencor stable Larafids Dimitris http://opencor stable Larafids Dimitris http://opencor stable Doyya Doyya https://opencor stable Larafids Dimitris http://opencor stable Larafids Dimitris http://opencor stable Larafids Dimitris http://opencor stable Larafids Doyya Doyya Harris http://opencor.	Stack	Mintex-7-3 Jan Mint	nes Brakefi 293 dolf Usseln 46 nes Brakefi 494 nes Brakefi 494 nes Brakefi 201 nes Brakefi 201	60 4 650 6 60 4 650 6 60 4 650 6 60 6 60 6 60 6 60 6 60 6 60 6 60	5 8 8 11 5 4 5 5 5 4 5 5 5 5 4	741 118 80 8 107 6 45	## 14. ## 14. ## 14. ## 14.	7 0.67 7 1.00 1.00 0.33 7 1.00 7 1.00 7 1.00	28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7 1.0 22.5	X	verilog 2	both minimips minimips risc_core or1200_to mips_16_c cpu main mips_sing mips_mult a_mips toplevelcin	Y yes N	N 4 N 4 Y 2 M 4 6 4 Y 4 Y 4 Y 4 Y 4 Y 4	G 4G	Y Y Y Y Y Y		32 5 32 8 5 32 5 32 5	2012 2 2004 2 2017 2 2001 2 2009 2 2012 2 2013 2 2014 2 2014 2 2014 2 2014 2 2017 2	2013 2018 2018 2018 2012 2013 2013 2013 2013 2013 2021 2021	separate source for each CPLD chip, us based on MIPS I based on MIPS Processor simplified MIPS Processor simplified MIPS CPU with pipelining, Marithmetic includes fault detection arithmetic includes fault detection courseware to go with book titlos://www.yout.courseware to go with book courseware to go with book courseware to go with book courseware to go with book masters thesis course project, hazard detection as we course years that are the project, hazard detection as we	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches yHDL, classic pipeline diagram no external memory port? goes with text book exercises video on Diglient Blog complete set of book figures by chapter no LUT RAM, source code in PDF il as forwarding, limited ISA
minicpus minimips minimips minimips minimips minimips minsoc minsoc mips mips mips fault tole mips harris mips harris mips harris mips harris mips mips mips mips mips mips mips mi	https://github.cl.stable Michael Morris https://opencor stable Amelia Miguel Cafruni https://opencor alpha Miguel Cafruni https://opencor stable Rudoif Uselmann https://opencor stable Rudoif Uselmann https://opencor stable Doyya Doyya https://opencor stable Larafids Dimitris https://schoon.com/tstate/ Michael Volling https://opencor stable Larafids Dimitris https://opencor stable Larafids Dimitris http://opencor stable Larafids Dimitris http://opencor stable Larafids Dimitris http://opencor stable Doyya Doyya https://opencor stable Larafids Dimitris http://opencor stable Larafids Dimitris http://opencor stable Doyya Doyya https://opencor stable Larafids Dimitris http://opencor stable Larafids Dimitris http://opencor stable Larafids Dimitris http://opencor stable Larafids Doyya Doyya Harris http://opencor.	Stack 16 8 RISC 32 3 RISC 32 3 PIC16 8 1 OpenRISC 32 3 RISC 16 1 mips 32 3	Mintex-7-3 Jan 2 kintex-7-3 Jan 2 2 kintex-7-3 Jan 2 2 kintex-7-3 Jan 2	nes Brakefi 293 dolf Usseln 46 nes Brakefi 494 nes Brakefi 494 nes Brakefi 201 nes Brakefi 201	60 4 650 6 60 4 650 6 60 4 650 6 60 6 60 6 60 6 60 6 60 6 60 6 60	5 8 8 11 5 4 5 5 5 4 5 5 5 5 4	741 118 80 8 107 6 45	## 14. ## 14. ## 14. ## 14.	7 0.67 7 1.00 1.00 0.33 7 1.00 7 1.00 7 1.00	28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7 1.0 22.5	X	verilog 2 vhdl 12 vhdl 12 verilog 7 Y verilog 88 verilog 13 vhdl 33 vhdl 40 system v 45 system v 45 vhdl 45 vhdl 45 vhdl 45 vhdl 45 vhdl 33 verilog 23 vhdl	both minimips minimips risc core or1200_to mips_16_c cpu main mips_sing mips_mult mips_sing mips_mult a_mips toplevelcir mips_sc	Y yes N	N 4 N 4 Y 2 M 4 M 4 M 4 M 4 M 4 M 4 M 4 M 4 M 4 M	G 4G	Y Y Y Y Y Y		32 5 32 8 5 32 5 32 5	2012 2 2004 2 2017 2 2001 2 2009 2 2012 2 2013 2 2014 2 2014 2 2014 2 2014 2 2017 2 2017 2	2013 2018 2018 2018 2012 2013 2013 2013 2013 2013 2021 2021	separate source for each CPLD chip, us based on MIPS 1 based on MIPS 1 based on MIPS 1 https://github.com/minimal OR1200, vendor neutral, has c Educational 16-bit MIPS Processor simplified MIPS CPU with pipelining, M arithmetic includes fault detection arithmetic includes fault detection with book https://www.voyut.courseware to go with book courseware to go with book courseware to go with book masters thesis	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches yHDL, classic pipeline diagram no external memory port? goes with text book exercises video on Diglient Blog complete set of book figures by chapter no LUT RAM, source code in PDF las forwarding, limited ISA 2004, single cycle, RTL in PDF
minicpus minimips minimips_supe minirisc minsoc mips_16 mips_cpu_blue mips_fault_tole mips_harris mips_harris mips_harris mips_harris mips_linder mips_inider mips_pipelined	https://opencor stable Michael Morris https://opencor stable August Particular Samuel Hangouet https://opencor stable Rudolf Usselmann https://opencor stable Rudolf Usselmann https://opencor stable Bud Fajardo et al https://opencor stable Doyya Doyya https://opencor stable Lazardis Dimitris https://pithub.com/txstat Michael Volling https://pithub.com/txstat Michael Volling https://pithub.com/txstat Michael Volling https://pooksite.simulation David Harris http://booksite.simulation	stack 16 E RISC 32 3 RISC 32 32 PIC16 8 1 OpenRISC 32 3 RISC 16 16 mips 32 3	Mintex-7-3 Jan Mint	nes Brakefi 14 ses Brakefi 293 dolf Usseln 46 ses Brakefi 494 ses Collapsed in c ses Brakefi 201 ses Brakefi 110 ses Brakefi 110	600 4 600 600 600 600 600 600 600 600 60	5 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	741 118 80 8 107 6 45	## 14. ## 14. ## 14. ## 14.	7 0.67 7 1.00 1.00 0.33 7 1.00 7 1.00 7 1.00	28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7 1.0 22.5	X	verilog 2 vhdl 12 vhdl 12 verilog 7 Y verilog 88 verilog 13 vhdl 33 vhdl 40 system v 45 system v 45 vhdl 45 vhdl 45 vhdl 45 vhdl 45 vhdl 33 verilog 23 vhdl	both minimips minimips risc core or1200 to mips_16_c cpu main mips_sing mips_mult a_mips a_mips toplevelini mips_sc NYU6463P	Y yes N Y yes N Y asm N Y yes N Y asm N Y yes N	N 4 N 4 N 4 N 4 N N 4 N N N N N N N N N	IG 4G	Y Y Y Y Y Y Y		32 5 32 8 5 32 5 32 5 32 5 32 5	2012 2 2004 2 2017 2 2001 2 2009 2 2012 2 2013 2 2014 2 2014 2 2014 2 2014 2 2017 2 2017 2	2013 2018 2018 2018 2012 2013 2013 2013 2013 2021 2021 2021	separate source for each CPLD chip, us based on MIPS I based on MIPS Processor Educational 16-bit MIPS Processor simplified MIPS CPU with pipelining, M arithmetic includes fault detection titps://booksite.e courseware to go with book titps://www.yout.courseware to go with book courseware to go with book courseware to go with book courseware to go with book masters thesis course project, hazard detection as we MIPS RISC Processor for Comp Arch Ed. Simple MIPS RISC Processor for Comp Arch Ed. Simple MIPS with comparison to RCS as	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches yHDL, classic pipeline diagram no external memory port? goes with text book exercises video on Diglient Blog complete set of book figures by chapter no LUT RAM, source code in PDF las forwarding, limited ISA 2004, single cycle, RTL in PDF
minicpus minimips minimips supe minimips supe minimips supe minimips supe mips 16 mips partis mips harris mips harris mips harris mips lainder mips jupellinde mips sc, rubio mips up vhdl mips 32 mips 32r1	https://opencor stable Michael Morris https://opencor stable Raul Fall Fall Fall Fall Fall Fall Fall F	stack 16 E RISC 32 3 RISC 32 3 PIC16 8 1 PIC16 8 1 PIC16 8 PIC16 PIC	Mintex-7-3 Jan Mint	nes Brakef 14 nes Brakef 293 doiff Usseln 464 ness Brakef 201 dess Brakef 201 ness Brakef 110 ness Brakef 110 ness Brakef 369 ness Brakef 369 ness Brakef 371	60 4 60 60 60 60 60 60 60 60 60 60 60 60 60	5 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	741 118 80 8 107 6 45 238 8 192 79	## 14. ## 14. ## 14. ## 14. ## 14. ## 21.	7 0.67 7 1.00 1.00 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 4 1.00	28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7 1.0 22.5 1.0 216.5 1.0 216.5	X X ILX X X IX X IX	verilog 2 vhdl 12 vhdl 12 vrilog 7 verilog 12 myhdl 34 vhdl 34 vhdl 45	both minimips risc core or1200 to mips_16_c cpu main mips_sing mips_mult amips_sing mips_mult amips_st toplevelcit mips_sc NYU6463R pipelinem processor	Y yes N Y yes N Y asm N Y yes N Y asm N Y yes N	N 4 N 4 N 4 N 4 N 4 N 4 N 4 N 4 N 4 N 4	IG 4G	Y Y Y Y Y Y Y Y		32 S 32 S 32 S 32 S 32 S 32 S 32 S 32 S	2012 2 2004 2 2017 2 2001 2 2009 2 2012 2 2013 2 2014 2 2014 2 2014 2 2017 2 2017 2 2017 2 2017 2 2017 2	2013 2018 2018 2018 2018 2018 2018 2018 2012 2013 2013 2013 2013 2013 2014 2020 2015 20	separate source for each CPLD chip, us based on MIPS 1 based on MIPS 1 based on MIPS 1 ttps://github.com/minimal OR1200, vendor neutral, has c Educational 16-bit MIPS Processor 5 simplified MIPS CPU with pipelining, M arithmetic includes fault detection 4 ttps://booksite.e courseware to go with book ttps://www.vout.courseware to go with book courseware to go with book masters thesis course project, hazard detection as we MIPS RISC Processor for Comp Arch Ed. simple MIPS with comparison to RCS a vivado project	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches yHDL, classic pipeline diagram no external memory port? goes with text book exercises wideo on Diglient Blog complete set of book figures by chapter no LUT RAM, source code in PDF las forwarding, limited ISA 2004, single cycle, RTL in PDF ccellerator, NYL student
minicpu-s minimips minimips_supe minimips_supe minimisc mips_16 mips_cpu_blue mips_fault_tole mips_fault_tole mips_harris mips_harris mips_harris mips_harris mips_harris mips_harris mips_linder mips_sc_rubio mips_up_vhdl mips_32 mips_32r1 mips_789	https://pithub.cl. stable Michael Morris https://opencor stable Miguel Cafruni https://opencor stable Rudolf Uselmann https://opencor stable Rudolf Uselmann https://opencor stable Rudolf Uselmann https://opencor stable Doyya Doyya https://opencor stable Doyya Doyya https://opencor stable Lazardis Dimitris http://opencor stable Lazardis Dimitris http://opencor stable Lazardis Dimitris http://opencor stable Doyid Harris http://opencor stable Index Harris https://pwww.scr paper https://www.scr paper https://www.scr paper https://www.scr paper https://pub.cmature Mohammad Hossein Y https://opencor stable In Jifang https://opencor stable In Jifang https://opencor stable Grant Ayers https://opencor stable In Jifang	stack 16 2 3 3 3 3 3 3 3 3 3	8 kintex-7-3 Jan 2 kintex-7-3 Jan 3 kintex-7-3 kintex	nes Brakef 14 nes Brakef 293 Joiff Ussel 494 nes Brakef 201 nes Brakef 201 nes Brakef 110 nes Brakef 110 nes Brakef 369 nes Brakef 369 nes Brakef 371	60 4 60 60 60 60 60 60 60 60 60 60 60 60 60	5 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	741 118 80 8 107 6 45 238 8 192 79	## 14. ## 14. ## 14. ## 14. ## 14. ## 21.	7 0.67 7 1.00 1.00 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 4 1.00	28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7 1.0 22.5 1.0 216.5	X X ILX X	verilog 2	both minimips minimips risc core or1200 to mips_16_c cpu main mips_sing mips_mult a mips toplevalid toplevalid mips_sing mips_mult a mips toplevalid mips_sing mips_mult a mips mips_mult a mips mips_mult a mips mips_mult a mips mips_core mips_sing nore mips_sing mips_mult a mips mips_mult a mips mips_mult a mips mips_core mips_sing mips_mult a mips mips_mult a mips mips_mult a mips mips_mult a mips mips_mult minimips_mult mips_mult mips_mult mips_mult mips_mult mips_mult minimips_mult mips_mult mips_mu	Y Y S N Y Y S N Y Y S N Y Y S N Y Y S N Y Y S N Y Y S N Y	N 4 N 4 N 4 N 4 N 4 N 4 N 4 N 4 N 4 N 4	IG 4G	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y		32 S 32 S 32 S 32 S 32 S 32 S 32 S 32 S	2012 2 2004 2 2017 2 2001 2 2009 2 2012 2 2013 2 2014 2 2014 2 2014 2 2014 2 2017 2 2017 2 2017 2 2017 2 2017 2	2013 2018 2018 2018 2018 2018 2012 2013 2013 2013 2013 2013 2014 20	separate source for each CPLD chip, us based on MIPS I based on MIPS CPU with pipelining, M arithmetic includes fault detection ittos://booksite.e. courseware to go with book on the management of the	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches yHDL, classic pipeline diagram no external memory port? goes with text book exercises wideo on Diglient Biog complete set of book figures by chapter no LUT RAM, source code in PDF las forwarding, limited ISA 2004, single cycle, RTL in PDF cellerator, NYU student classic MIPS? complete software tool chain
minicpus minimips mips fault tole mips fault tole mips fault tole mips harris mips harris mips landris mips mips mips mips mips mips mips mi	https://joencor stable Michael Morris https://opencor stable Miguel Cafruni https://opencor stable Rudoif Usselmann https://opencor stable Rudoif Usselmann https://opencor stable Rudoif Usselmann https://opencor stable Doyya Doyya https://opencor stable Luzaridis Dimitris https://pthub.com/bxstat Michael Volling https://pthub.com/bxstat Michael Volling https://opencor stable Lazaridis Dimitris http://booksite.simulatior David Harris http://brithub.com/cm/22 Chandra Mettu https://opencor stable Grant Ayers https://opencor stable Grant Ayers https://opencor stable U Wei https://opencor stable U Mei https://o	stack 16 E RISC 32 3 RISC 32 3 PIC16 8 1 PIC16 8 1 PIC16 8 PIC16	8 kintex-7-3 Jan 2 kintex-7-3 Jan 2 spartan-3 Ru 4 spartan-3 Ru 2 kintex-7-3 Jan 2 kintex-7-3 Jan 2 c 2 c 2 c 2 c 2 c 2 c 2 c 2 c 2 c 2 c	14 14 14 15 16 16 16 16 16 16 16	60 60 60 60 60 60 60 60 60 60 60 60 60 6	5 8 1 1 1 5 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	741 118 80 8 107 6 45 238 8 192 79 1 171	## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	7 0.67 7 1.00 1.00 0.33 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 4 1.00 4 1.00 7 1.00	28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7 1.0 22.5 1.0 216.5 1.0 52.0 1.0 119.1	X X ILX X X IX X IX	verilog 2 verilog 2 verilog 2 vhdl 12 vhdl 12 vhdl 15 verilog 7 verilog 12 verilog 12 vhdl 45 verilog 22 vhdl 12 verilog 22 vhdl 12 verilog 22 verilog 22 verilog 22 verilog 22 verilog 25 verilog	both minimips risc core or1200 to mips_16_c cpu main mips_sing mips_sing mips_sing sings_mult a mips_st toplevelcit mips_st NYU6463F pipellinem processor mips_core cpu	Y Y Y S N Y Y Y S N N Y Y Y S N N Y Y Y S N N Y Y Y S N N Y Y Y S N Y Y Y S N Y Y Y S N Y Y Y S N Y Y Y S N Y Y Y S N Y Y Y S N Y Y Y Y	N 4 N 4 N 4 N 4 N N 4 N N 4 N N N N N N	IG 4G	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y		32 S	2012 2 2004 2 2017 2 2001 2 2009 2 2012 2 2013 2 2014 2 2014 2 2014 2 2014 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2	2013 2018 2018 2018 2018 2018 2012 2013 2013 2013 2018 2013 2018 2013 2014 20	separate source for each CPLD chip, us based on MIPS I based on simplified MIPS CPU with pipelining, M arithmetic includes fault detection arithmetic includes fault detection with book courseware to go with book courseware to go with book courseware to go with book masters thesis course project, hazard detection as we MIPS RISC Processor for Comp Arch Ed, simple MIPS with comparison to RCS a vivado project wivado project withough MIPS MIRS COMP Harvard arch MIPS I instructions	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches yHDL, classic pipeline diagram no external memory port? goes with text book exercises video on Diglient Blog complete set of book figures by chapter no LUT RAM, source code in PDF il as forwarding, limited ISA 2004, single cycle, RTL in PDF ccellerator, NYU student "Classic MIPS" complete software tool chain iliog & system verilog
minicpu-s minimips minimips supe minimiss minimiss minimiss mips _cpu blue mips _fault_tole mips _harris mips _harris mips _harris mips _harris mips _harris mips _harris mips _harris mips _inder mips _crubio mips	Intos://poencor stable Michael Morris Intos://opencor stable Miguel Cafruni Nttos://opencor stable	stack 16 stack 16 stack 16 stack 17 stack	3 kintex-7-3 Jan 2 kintex-7-3 Jan 2 kintex-7-3 Jan 6 kintex-7-3 Jan 2 kintex-7-3 Jan 3 kintex-7-3 Lintex-7-3 L	14 14 14 15 16 16 16 16 16 16 16	60 60 60 60 60 60 60 60 60 60 60 60 60 6	5 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	741 118 80 8 107 6 45 238 8 192 79 1 171	## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	7 0.67 7 1.00 1.00 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 4 1.00	28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7 1.0 22.5 1.0 216.5 1.0 216.5	X X ILX X X IX X IX	verilog 2 verilog 2 verilog 2 vhdl 12 vhdl 12 vhdl 12 verilog 7 verilog 8 verilog 12 vhdl 37 vhdl 45 verilog 22 verilog 17 verilog 18 ver	both minimips risc core minimips risc core original mips_16 cpu main mips_sing mips_mult a mips mips_mult toplevelcin mips ss NYU64638 pipclinem processor mips_core cpu cpu	Y Y Y S N Y Y Y S N Y Y Y S N Y Y Y S N Y Y Y Y	N 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	IG 4G	Y Y Y Y Y Y Y Y Y		32 5 32 8 5 32 5 32 5 32 5 32 5 32 5 32 5 32 5 32	2012 2 2004 2 2017 2 2001 2 2001 2 2012 2 2013 2 2014 2 2014 2 2014 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2	2013 2018 2018 2018 2018 2018 2018 2012 2013 2013 2013 2013 2013 2014 2015 20	separate source for each CPLD chip, us based on MIPS I based on MIPS I based on MIPS I based on MIPS I ttos://eithub.com minimal OR1200, vendor neutral, has c Educational 16-bit MIPS Processor simplified MIPS CPU with pipelining, M arithmetic includes fault detection titos://booksite.e. courseware to go with book titos://www.yout courseware to go with book courseware to go with book masters thesis courseware to go with book masters thesis course project, haard detection as we MIPS RISC Processor for Comp Arch Ed. simple MIPS with comparison to RCS avivado project thouse of the project of the projec	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches yHDL, classic pipeline diagram no external memory port? goes with text book exercises video on Diglient Blog complete set of book figures by chapter no LUT RAM, source code in PDF Il as forwarding, limited ISA 2004, single cycle, RTL in PDF ccellerator, NYU student "classic MIPS" complete software tool chain iliog & system verilog no outputs, missing im data.txt
minicpus minimips minimips minimips minimips minimips minimips minimips minimips minimips mips mips fault tole mips fault tole mips fault tole mips harris mips harris mips harris mips mips harris mips mips mips mips mips mips mips mi	https://pithub.cl. stable Michael Morris https://opencor stable Miguel Cafruni https://opencor stable Miguel Cafruni https://opencor stable Miguel Cafruni https://opencor stable Miguel Cafruni https://opencor stable Doyya Doyya https://opencor stable Doyya Doyya https://opencor stable Lazaridis Dimitris https://opencor stable Lazaridis Dimitris https://opencor stable Lazaridis Dimitris http://opoksite_simulatior David Harris http://booksite_simulatior David Harris http://booksite_simulatior David Harris https://pithub.com/cm42; Chandra Mettu https://pithub.com/cm42; Chandra Mettu https://opencor stable inifang https://opencor stable Grant Ayers https://opencor stable inifang https://opencor stable Carat Ayers https://opencor stable inifang https://opencor stable in	stack 16 E RISC 32 3 RISC 32 33 RISC 32 33 RISC 32 33 RISC 33 33 33 33 33 33 33 33	8 kintex-7-3 Jan 2 kintex-7-3 Jan 2 kintex-7-3 Jan 6 kintex-7-3 Jan 6 kintex-7-3 Jan 2 kintex-7-3 Lintex-7-3 Jan 2 kintex-7-3 Lintex-7-3 Lintex-7-	14 14 15 16 16 16 16 16 16 16	177 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	5 8 1 1 1 5 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	741 118 80 8 107 6 45 238 8 192 79 1 171 1 244	## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	7 0.67 7 1.00 1.00 0.33 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00	28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7 1.0 22.5 1.0 22.5 1.0 216.5 1.0 409.2	X X ILX X X IX X IX	verilog 2 verilog 2 verilog 2 verilog 2 verilog 1 verilog 7 verilog 8 verilog 1 verilog 1 verilog 1 verilog 1 verilog 1 verilog 2 verilog 3 verilog 2 verilog 3 verilog 2 verilog 3 verilog 2 verilog 3 verilog 4 verilog 4 verilog 5 verilog 5 verilog 5 verilog 5 verilog 5 verilog 6 verilog 6 verilog 6 verilog 6 verilog 6 verilog 7 verilog 8 verilog 7 verilog 8 verilog 8 verilog 8 verilog 8 verilog 9 veri	both minimips risc core or1200_to mips_16_c cpu main mips_sing mips_sing mips_mult a_mips toplevelcin mips_so NYUG463P pipelinem processor mips_core cpu cpu	Y Y yes N N N N N N N N N N N N N N N N N Y Y yes N Y Y yes N Y Y yes N Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	N 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	G 4G	Y Y Y Y Y Y Y Y Y		32 5 32 5 32 5 32 5 32 5 32 5 32 5 32 5	2012 2 2004 2 2017 2 2001 2 2012 2 2012 2 2014 2 2014 2 2014 2 2014 2 2017 2	2013 2018 2018 2018 2018 2018 2018 2012 2013 2013 2013 2013 2013 2013 2013 2014 20	separate source for each CPLD chip, us based on MIPS I tttps://sithub.com minimal OR1200, vendor neutral, has c Educational 16-bit MIPS Processor simplified MIPS CPU with pippelining, M arithmetic includes fault detection arithmetic includes fault detection ttps://bow.puppelining.M arithmetic includes fault detection ttps://bow.puppelining.M arithmetic includes fault detection ttps://www.yout.courseware to go with book ttps://dipilent.co courseware to go with book courseware to go with book masters thesis course project, hazard detection as we MIPS RISC Processor for Comp Arch Ed, simple MIPS with comparison to RCS a vivado project ttps://github.com Harvard arch supports most MIPSI instructions MIPS like cpu, course project, VHDL ver Very early stage project, only implemed Pipelined CPU, course project, actual of	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches wHDL, classic pipeline diagram no external memory port? goes with text book exercises wideo on Digilent Blog complete set of book figures by chapter no LUT RAM, source code in PDF las forwarding, limited ISA 2004, single cycle, RTL in PDF ccellerator, NYU student "classic MIPP" complete software tool chain illog & system verilog no outputs, missing im data.txt seign in fibinacci or helloWorld
minicpu-s minimips minimips supe minimiss minimiss minimiss mips _cpu blue mips _fault_tole mips _harris mips _harris mips _harris mips _harris mips _harris mips _harris mips _harris mips _inder mips _crubio mips	Intos://poencor stable Michael Morris Intos://opencor stable Miguel Cafruni Nttos://opencor stable	stack 16 2 3 3 8 8 5 2 3 2 3 8 1 5 2 3 2 3 4 1 5 2 5 2 3 3 6 1 5 2 5 2 3 3 6 1 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5	8 kintex-7-3 Jan	14 14 14 15 16 16 16 16 16 16 16	177 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	5 8 4 4 5 5 4 5 5 5 5 5 5 5 5 5 5 5 5 5	741 118 80 8 107 6 45 238 8 192 79 1 171 1 244	## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	7 0.67 7 1.00 1.00 0.33 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00	28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7 1.0 22.5 1.0 216.5 1.0 52.0 1.0 119.1	X X ILX X X IX X IX	verilog 2 verilog 2 verilog 2 verilog 1 verilog 7 verilog 8 verilog 7 verilog 8 verilog 7 verilog 8 verilog 1	both minimips risc core. or1200 to mips_16_c cpu main mips_sing mips_sing mips_mult mips sing mips_mult a mips score toplevelcii mips sc NVU6463P ippelinem processor mips_core cpu cpu cpu smfp_syste	Y Y yes N Y Y yes N Y Y yes N Y Y yes N Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	N 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	G 4G	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y		32 5 32 8 5 32 5 32 5 32 5 32 5 32 5 32 5 32 5 32	2012 2 2004 2 2017 2 2001 2 2002 2 2012 2 2013 2 2014 2 2014 2 2014 2 2017 2 2007 2 2007 2 2017 2	2013 2018 2018 2018 2018 2018 2018 2012 2013 2013 2013 2013 2013 2013 2021 20	separate source for each CPLD chip, us based on MIPS I based on MIPS Processor simplified MIPS CPU with pipelining, M arithmetic includes fault detection surprise courseware to go with book titos://booksite.co.courseware to go with book courseware to go with book courseware to go with book masters thesis courseware to go with book course project, hazard detection as we MIPS RISC Processor for Comp Arch Ed. simple MIPS with comparison to RCS as vivado project without course project, publications MIPS like cpu, course project, VHDL very early stage project, only impleme plepleined CPU, course project, actual of titps://www.yout.MI4X core & mipsfpga-plus do titps://www.yout.mid.mid Pupelined CPU, course project, actual of titps://www.yout.MI4X core & mipsfpga-plus do titps://www.yout.minima.	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches yHDL, classic pipeline diagram no external memory port? goes with text book exercises video on Diglient Blog complete set of book figures by chapter no LUT RAM, source code in PDF ll as forwarding, limited ISA 2004, single cycle, RTL in PDF ccellerator, RVI student "classic MIPS" complete software tool chain vilog & system verilog no outputs, missing im data.txt esign in fibinacci or helloWorld DRAM interface, I&D caches. 8789 FF
minicpu-s minimips minimips minimips minimips minimips minisc minips miniminips minimini minimini minimini minimini minimini	Intos//opencor stable Asmuel Hangouet https://opencor alpha https://opencor alpha https://opencor stable Radi Faller Barbar Hangouet https://opencor stable Radi Faller Barbar Hats://opencor stable Radi Faller Barbar Hats://www.scr paper Michael Linder https://www.scr paper Micha	stack 16 E RISC 32 3 RISC 32 33 RISC 32 33 RISC 32 33 RISC 33 33 33 33 33 33 33 33	kintex-7-3 Jan	14 14 15 16 16 16 16 16 16 16	177 6 6 99 6 99 6 99 9 9 9 9 9 9 9 9 9 9	5 8 4 4 5 5 4 5 5 5 5 5 5 5 5 5 5 5 5 5	741 118 80 8 107 6 45 238 8 192 79 1 171 1 244	## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	7 0.67 7 1.00 1.00 0.33 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00	28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7 1.0 22.5 1.0 22.5 1.0 216.5 1.0 409.2	X X ILX X X IX X IX	verilog 2 verilog 2 verilog 2 verilog 2 verilog 3 verilog 4 verilog 5 verilog 5 verilog 5 verilog 6 verilog 6 verilog 6 verilog 6 verilog 6 verilog 7 verilog 6 verilog 7 verilog 7 verilog 1 veri	both minimips minimips minimips risc core or1200, to mips_16_c cpu main mips_sing mips_sing mips_mult a mips sing toplevelcin mips_sc NYU64639 pipelinem processor mips_core cpu smps_svste cpu smp_syste	Y Y yes N Y Y yes N Y Y yes N Y Y yes N Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	N 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	G 4G	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y		32 5 32 8 5 32 5 32 5 32 5 32 5 32 5 32 5 32 5 32	2012 2 2004 2 2017 2 2001 2 2012 2 2012 2 2014 2 2014 2 2014 2 2014 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2	2013 2018 2018 2018 2018 2018 2018 2019 2013 2013 2013 2013 2013 2013 2021 20	separate source for each CPLD chip, us based on MIPS I tttps://sithub.com minimal OR1200, vendor neutral, has c Educational 16-bit MIPS Processor simplified MIPS CPU with pippelining, M arithmetic includes fault detection arithmetic includes fault detection ttps://bow.puppelining.M arithmetic includes fault detection ttps://bow.puppelining.M arithmetic includes fault detection ttps://www.yout.courseware to go with book ttps://dipilent.co courseware to go with book courseware to go with book masters thesis course project, hazard detection as we MIPS RISC Processor for Comp Arch Ed, simple MIPS with comparison to RCS a vivado project ttps://github.com Harvard arch supports most MIPSI instructions MIPS like cpu, course project, VHDL ver Very early stage project, only implemed Pipelined CPU, course project, actual of	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches yHDL, classic pipeline diagram no external memory port? goes with text book exercises video on Diglient Blog complete set of book figures by chapter no LUT RAM, source code in PDF ll as forwarding, limited ISA 2004, single cycle, RTL in PDF ccellerator, RVI student "classic MIPS" complete software tool chain vilog & system verilog no outputs, missing im data.txt esign in fibinacci or helloWorld DRAM interface, I&D caches. 8789 FF
minicpus minimips mips mips mips mips mips mips mips	https://pithub.ci. https://opencor stable http://opencor stable http://opencor stable http://opencor stable http://opencor stable https://pithub.com/cma/22 https://opencor stable http	stack 16 E RISC 32 3 RISC 32 RISC 32 3 RISC 32 RIS	8 kintex-7-3 Jan 2 kintex-7-3 Jan 2 kintex-7-3 Jan 3 kintex-7-3 Jan 6 kintex-7-3 Jan 2 kintex-7-3 Jan 2 jan 2 kintex-7-3 Jan 3 kintex-7-3 kinte	14 14 15 16 16 16 16 16 16 16	177 6 6 199	5 8 8 4 5 4 5 5 4 5 5 5 4 8 5 5 5 5 4 8 5 5 5 5	741 118 800 107 118 118 118 118 118 118 118 118 118 11	## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	7 0.67 7 1.00 1.00 0.33 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00	28.0 120.6 1.0 40.1 1.0 40.1 1.0 57.4 1.0 21.7 1.0 22.5 1.0 216.5 1.0 52.0 1.0 10 11.0 1.0 409.2 1.0 11.0	X X ILX X X IX X IX	verilog 2 verilog 3 verilog 4 verilog 5 verilog 7 verilog 10 verilog	both minimips risc core. or1200 to mips_16_c cpu main mips_sing mips_sing mips_mult mips sing mips_mult a mips score toplevelcii mips sc NVU6463P ippelinem processor mips_core cpu cpu cpu smfp_syste	Y Y yes N Y N Y yes N N N N N N N Y yes N Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	N 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	G 4G	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y		32 5 32 5 32 5 32 5 32 5 32 5 32 5 32 5	2012 2 2004 2 2017 2 2017 2 2019 2 2014 2 2014 2 2014 2 2014 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2 2017 2	2013 2018 2018 2018 2018 2018 2018 2018 2018	separate source for each CPLD chip, us based on MIPS I based on MIPS Processor simplified MIPS CPU with pipelining, M arithmetic includes fault detection surprise courseware to go with book titos://booksite.co.courseware to go with book courseware to go with book courseware to go with book masters thesis courseware to go with book course project, hazard detection as we MIPS RISC Processor for Comp Arch Ed. simple MIPS with comparison to RCS as vivado project without course project, publications MIPS like cpu, course project, VHDL very early stage project, only impleme plepleined CPU, course project, actual of titps://www.yout.MI4X core & mipsfpga-plus do titps://www.yout.mid.mid Pupelined CPU, course project, actual of titps://www.yout.MI4X core & mipsfpga-plus do titps://www.yout.minima.	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches yHDL, classic pipeline diagram no external memory port? goes with text book exercises wideo on Diglient Blog complete set of book figures by chapter no LUT RAM, source code in PDF las forwarding, limited ISA 2004, single cycle, RTL in PDF ccellerator, NYL student "classic MIPS" complete software tool chain ling & system verilog no outputs, missing im data Ltt essign in fibinacci or helloWorld DRAM interface, I&D caches. 8789 FF SSA
minicpu-s minimips minimi	Intos//Jopencor stable Michael Morris Intos//Jopencor stable Miguel Cafruni Nttos//Jopencor stable Miguel Cafruni Nttos//Jopencor stable Miguel Cafruni Nttos//Jopencor stable Miguel Cafruni Nttos//Jopencor stable Mitos/Jopencor stable Nttos//Jopencor stable	stack 16 S S S S S S S S S	Sintex-7-3 Jan	14 14 15 16 16 16 16 16 16 16	177 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	5 8 8 11 4 5 5 4 5 5 5 4 5 5 5 4 5 5 5 5 5 5	741 118 800 8 8 107 238 8 192 799 1 171 1 244 1 1 1 1 244 6 6 71	## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	7 0.67 7 1.00 1.00 0.33 7 1.00 7 1.00 7 1.00 7 1.00 1 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00	28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7 1.0 1.0 22.5 1.0 52.0 1.0 21.3 1.0 119.1 1.0 409.2 1.0 11.0 1.0 36.2	X X ILX X X IX IX IX X X X X X X I X X X IX X X X I X X X X I X	verilog 2 verilog 3 verilog 4 verilog 7 verilog 11 verilog 12 verilog 13 verilog 12 verilog 14 verilog 12 verilog 15 verilog 17 verilog 17 verilog 17 verilog 19 verilog 10 verilog	both minimips minimips minimips risc core or1200 to mips_16_c cpu main mips_sing mips_mult a mips toplevelcin mips_sing mips_sing mips_mult a mips toplevelcin mips_c core copu cpu g mips_core cpu cpu cpu cpu cpu cpu misc_forth	Y yes N Y N N N N N N N N N N N N N N N N N N	N 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 6 6 6 6	G	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	13	32 5 32 5 32 5 32 5 32 5 32 5 32 5 32 5	2012 2 2004 2 2 2 2 2 2 2 2 2	2013 2018 2018 2018 2018 2018 2018 2018 2019 2019 2019 2019 2019 2017 2017 2017 2017 2017 2017 2017 2017	separate source for each CPLD chip, us based on MIPS I deducational 16-bit MIPS Processor simplified MIPS CPU with pipelining, M arithmetic includes fault detection ttps://booksite.e courseware to go with book ttps://www.yout courseware to go with book courseware to go with book courseware to go with book masters thesis courseware to go with book masters thesis courseware to go with book masters thesis course project, hazard detection as we MIPS RISC Processor for Comp Arch Ed. simple MIPS with comparison to RCS avivado project without the mips of the	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches yHDL, classic pipeline diagram no external memory port? goes with text book exercises wideo on Diglient Blog complete set of book figures by chapter no LUT RAM, source code in PDF las forwarding, limited ISA 2004, single cycle, RTL in PDF ccellerator, NYL student "classic MIPS" complete software tool chain sing & system verilog no outputs, missing im data but essign in fibinacci or helloWorld DRAM interface, I&D caches. 8789 FF SSA course project gigle instruction "mov"
minicpu-s minimips minimips minimips minimips minimisc minimips minimisc minimips minimi mi	Intos//opencor stable Michael Morris Https://opencor stable Michael Morris Https://opencor stable Miguel Cafruni https://opencor stable Miguel Cafruni https://opencor stable Miguel Cafruni https://opencor stable Miguel Cafruni https://opencor stable Doyya Doyya https://opencor stable Doyya Doyya https://opencor stable Doyya Doyya https://opencor stable Lazardis Dimitris http://opencor stable Lazardis Dimitris http://opencor stable Mittps://opencor stable Mittps://opencor stable Mittps://opencor stable Mittps://opencor stable Jin Jifang https://opencor stable J	stack 16 S S S S S S S S S	kintex-7-3 Jan	nes Brakef	171 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	741 118 80 88 107 218 118 218 218 218 218 218 218 218 218	## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	7 0.67 7 1.00 1.00 0.33 7 1.00 7 1.00 7 1.00 4 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00	28.0 120.6 40.1 10.0 40.1 10.0 121.5 1.0 216.5 1.0 216.5 1.0 21.6 1.0 21.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	X X X ILX X X X X X X X X X X X X X X X	verilog 2 verilog 7 verilog 7 verilog 7 verilog 7 verilog 7 verilog 7 verilog 10	both minimips minimips minimips risc core or1200 to mips_16_c cpu main mips_sing mips_mult almips_sing mips_sing m	Y yes N N N N N N N N N N N N N N Y yes N Y yes N Y yes N Y yes N N N N N N N N N N N N N N N N N Y yes N Y Y Yes N Y Y Yes N Y Y Yes N Y Yes N Y Yes N Y Yes N Y Y Y Yes N Y Y Yes N Y Y Y Yes N Y Y Yes N Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	N 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	G	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	13	32 5 32 5	2012 2 2004 2 2 2 2 2 2 2 2 2	2013 2018 2018 2018 2018 2018 2018 2018 2018	separate source for each CPLD chip, us based on MIPS I based on MIPS Processor simplified MIPS CPU with pipelining, M arithmetic includes fault detection ittos://booksite.e. courseware to go with book courseware to go with book courseware to go with book masters thesis courseware to go with book courseware to go with book masters thesis course project, hazard detection as we MIPS RISC Processor for Comp Arch Ed. simple MIPS with comparison to RCS ac vivado project titps://Bithub.com/Harvard arch supports most MIPS I instructions MIPS Ilike cpu, course project, VHDL we Very early stage project, only impleme Pipelined CPU, course project, actual of titps://www.yout M14K core & mipsfgga-plus written in cpp, no inst decode, limited supports almost all instructions of mig 16-bit minimal CPU, bas a single instruct	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches whDL, classic pipeline diagram no external memory port? goes with text book exercises video on Diglient Blog complete set of book figures by chapter no LUT RAM, source code in PDF il as forwarding, limited ISA 2004, single cycle, RTL in PDF complete software tool chain "classic MIPS" complete software tool chain iliog & system verilog no outputs, missing im data.txt esign in fibinacci or helloWorld DRAM interface, I&D caches. 8789 FF ISA course project agile instruction 'mov' titon 'mov' & eforth
minicpu-s minimips minips minips mips mips mips mips mips mips harris mips mips harris mips mips harris mips mips harris mips mips mips mips mips mips mips mi	https://opencor stable Michael Morris https://opencor stable Miguel Cafruni https://opencor stable Miguel Cafruni https://opencor stable Miguel Cafruni https://opencor stable Miguel Cafruni https://opencor stable Doyya Doyya https://opencor stable Doyya Doyya https://opencor stable Lararidis Dimitris https://opencor stable Lararidis Dimitris https://opencor stable Lararidis Dimitris http://opoksite_simulatior David Harris http://opoksite.pimulatior David Harris http://opoksite.pimu	stack 16 E RISC 32 3 RISC 32 33 RISC 32 RISC 32 33 RISC 32 3	kintex-7-3 Jan	14 14 15 16 16 16 16 16 16 16	171 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	5	741 118 80 8 107 238 8 107 1 1 1 1 244 1 1 1 1 244 1 1 1 2 1 2 1 1 1 2 1 1 2 1 1 1 2 1 1 1 2 1 1 1 2 1 1 2 1 1 1 2 1 1 1 2 1 1 2 1 1 1 1 2 1 1 2 1 1 1 1 2 1 1 2 1 1 1 1 2 1 1 2 1 1 1 1 2 1 1 2 1 1 1 1 2 1 1 1 1 2 1 1 1 1 1 2 1 1 1 1 1 1 2 1 1 1 1 1 1 2 1	## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	7 0.67 7 1.00 0.33 7 1.00 7 1.00	28.0 120.6 1	X X ILX X X IX IX IX X X X X X X I X X X IX X X X I X X X X I X	verilog 2 verilog 2 verilog 3 verilog 1 verilog 7 verilog 10 verilog	both minimips minimips minimips minimips minimips minimips minimips risc core ort200 to mips_16_c cpu main mips_ing mips_mult a mips sing mips_mult a mips toplevelcin mips sc NVU6463P gipelinem processor mips_core cpu	Y yes N Y yes N Y yes N Y yes N Y N N N N N N N N N N N N N N N N N N	N 4 4 Y 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	G	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	13	32 5 32 8 5 32 5	2012 2 2004 2 2 2 2 2 2 2 2 2	2013 2013 2018 2018 2018 2018 2018 2018 2019 2019 2019 2019 2019 2019 2019 2019	separate source for each CPLD chip, us based on MIPS I tttps://sithub.com/minimal OR1200, vendor neutral, has cell cutting the committee of the c	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches whDL, classic pipeline diagram no external memory port? goes with text book exercises wideo on Digitant Biog complete set of book figures by chapter no LUT RAM, source code in PDF Il as forwarding, limited ISA 2004, single cycle, RTL in PDF ccellerator, NYU student "classic MIPS" complete software tool chain sing & system verilog no outputs, missing im_data.txt ssign in fibinacci or helloWorld DRAM interface, I&D caches. 8789 FF ISA course project ngle instruction "now" toton 'mov' & eforth choice of latticemicro32 or mor1kx uP
minicpu-s minimips minimi mi	Intos://opencor stable Michael Morris Intos://opencor stable Misuel Cafruni Nttos://opencor stable Nttos://opencor s	stack 16 S S S S S S S S S	kintex-7-3 Jan	14 14 15 16 16 16 16 16 16 16	177 6 6 6 6 6 6 6 6 6 77 7 6 6 6 77 7 6 6 6 7 77 6 6 6 7 77 6 6 6 7 7 7 6 6 6 7 7 7 6 6 6 7 7 7 6 6 6 7 7 7 6 6 7 7 7 6 6 7 7 7 6 6 7 7 7 6 6 7 7 7 6 6 7 7 7 6 6 7 7 7 6 6 7 7 7 6 6 7 7 7 6 6 7 7 7 7 6 6 7 7 7 7 6 6 7 7 7 7 6 6 7 7 7 7 6 6 7 7 7 7 6 6 7 7 7 7 6 6 7 7 7 7 6 6 7 7 7 7 6 6 7 7 7 7 6 6 7 7 7 7 6 6 7 7 7 7 7 6 6 7 7 7 7 7 6 6 7 7 7 7 7 6 6 7 7 7 7 7 6 6 7 7 7 7 7 6 6 7	5 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	741 118 80 8 8 107 238 238 238 238 238 24 25 27 27 27 118 24 24 25 25 25 25 25 25 25 25 25 25 25 25 25	## 14.1 ## 14.1	7 0.67 1.00 1.00 0.33 7 1.00 7 1.00 7 1.00 4 1.00 4 1.00 7 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 1.00	28.0 120.6 1	X X X ILX X X X X X X X X X X X X X X X	verilog 2 verilog 3 verilog 1 verilog 1 verilog 7 verilog 1 verilog 2 verilog 2 verilog 2 verilog 2 verilog 3 verilog 4 verilog 5 verilog 4 verilog 4 verilog 4 verilog 4 verilog 5 verilog 4 verilog 5 verilog 6 veri	both minimips minimip	Y yes N N N N N N N N N N Y yes N N N N N N N N N Y yes N N N N N Y yes N N N N N Y yes N N Y yes N	N 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	G	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	13	32 5 32 8 5 32 5	2012 2 2004 2 2 2 2 2 2 2 2 2	2013 2013 2018 2018 2018 2018 2018 2019 2019 2019 2019 2019 2019 2019 2019	separate source for each CPLD chip, us based on MIPS I based on MIPS Processor simplified MIPS CPU with pipelining, Marithmetic includes fault detection ittps://booksite.e. courseware to go with book titos://www.yout courseware to go with book course wrote to go with book course project, hazard detection as we MIPS RISC Processor for Comp Arch Ed. simple MIPS with comparison to RCS as vivado project without course project, hazard detection as we MIPS RISC Processor for Comp Arch Ed. simple MIPS with comparison to RCS as vivado project without course project, without project without course project, without project without course project, VHDL very early stage project, only implemed Pipelined CPU, course project, actual of titps://www.yout MI34K core & mipsfgga-plus written in cpp, no inst decode, limited supports almost all instructions of mig 16-bit minimal CPU, has a sa single instructions by Nicke only-bas a sa single instructions by Nicke only-bas as a single instructions of mig mistague.	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches whDL, classic pipeline diagram no external memory port? goes with text book exercises video on Diglient Blog complete set of book figures by chapter no LUT RAM, source code in PDF il as forwarding, limited ISA 2004, single cycle, RTL in PDF complete software tool chain "classic MIPS" complete software tool chain iliog & system verilog no outputs, missing im data.txt esign in fibinacci or helloWorld DRAM interface, I&D caches. 8789 FF ISA course project agile instruction 'mov' titon 'mov' & eforth
minicpu-s minimips mips mips mips mips mips mips mips	Intos://opencor stable Michael Morris Mitos://opencor stable Miguel Cafruni https://opencor stable Doyya Doyya https://opencor stable Michael Volling Mitos://opencor stable Michael Volling Mitos://opencor stable Michael Volling Mitos://opencor stable Michael Volling Mitos://opencor stable Mi	stack 16 E RISC 32 3 RISC 32 32 RISC 32 A1 RISC 32	kintex-7-3 Jan	106 107 108	177 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	5	741 118 80 8 107 238 8 192 238 8 192 79 91 1 171 1 244 7 118 6 71 1 500 1 5 5 98	## 14.1 ## 14.1	7 0.67 1.00 1.00 0.33 7 1.00 7 1.	28.0 120.6 40.1 10.0 40.1 10.0 40.1 10.0 21.7 1.0 21.5 1.0 21.5 1.0 21.5 1.0 21.5 1.0 21.5 1.0 21.5 1.0 10.0 11.0 11.0 11.0 11.0 11.0 11	X X X ILX X X X X X X X X X X X X X X X	verilog 2 verilog 3 verilog 7 verilog 7 verilog 8 verilog 1 verilog 2 verilog 2 verilog 1 verilog 1 verilog 1 verilog 1 verilog 1 verilog 2 verilog 1 verilog 3 verilog 4 verilog 3 verilog 3 verilog 3 verilog 4 verilog 3 verilog 3 verilog 4 verilog 3 verilog 4 verilog 3 verilog 4 verilog 3 verilog 4 verilog 4 verilog 4 verilog 5 verilog 5 verilog 5 verilog 6 veri	both minimips minimips minimips risc core or1200 to mips_16_c cpu main mips_sing mips_mult a mips sing mips_mult a mips a mips mips_core toplevelein mips_core cpu cpu cpu miss_core cpu cpu miss_core cpu cpu miss_core cpu miss_core cpu miss_core mis	Y yes N Y Y yes N Y Y yes N Y Y yes N N N N N N N N N N N N N N N N N N N	N 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	G	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	13	32 5 32 8 5 32 5	2012 2 2004 2 2 2 2 2 2 2 2 2	2013 2013 2018 2018 2018 2018 2018 2019 2019 2019 2019 2019 2019 2019 2019	separate source for each CPLD chip, us based on MIPS I titos://sithub.com minimal OR1200, vendor neutral, has ce ducational 16-bit MIPS Processor simplified MIPS CPU with pipplelining, MIPS crossing the simplified MIPS CPU with pipplelining, MIPS CPU with pipplelining, MIPS CPU with pipplelining, MIPS CPU with pipplelining, MIPS CPU with book courseware to go with book course with book course project, hazard detection as we MIPS RISC Processor for Comp Arch Ed, simple MIPS with comparison to RCS as wivado project wide of the mips MIPS IIIs CPU, course project, VHDL we very early stage project, only implement the pipple of CPU, course project, actual of titps://www.yout MI4K core & mipsfga-plus written in cpu, no inst decode, limited supports almost all instructions of mip 15-bit minimal CPU which only has a sight instructions of mip 15-bit minimal CPU, has a single instructions instage up: out of order version mistage up: out of order version mistage up-medded version	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches whDL, classic pipeline diagram no external memory port? goes with text book exercises wideo on Digilent Biog complete set of book figures by chapter no LUT RAM, source code in PDF las forwarding, limited ISA 2004, single cycle, RTL in PDF ccellerator, NTU student 'Chassic MIPS' complete software tool chain 'ilig & system verilog no outputs, missing im data.txt esign in fibinacci or helloWorld DRAM interface, I&D caches. 8789 FF SSA course project ngle instruction 'mov' titon 'mov' & eforth choice of latticemicro32 or mor1kx uP missing cache ram 16entry, 512bit.v
minicpu-s minimips mips mips mips mips mips mips mips	Intos://poencor stable Michael Morris Intos://opencor alpha Intos://opencor alpha Intos://opencor stable Intos://o	stack 16 S S S S S S S S S	Skintex-7-3 Jan	106 107 108	177 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	5 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	741 118 80 8 107 238 8 192 238 8 192 79 91 1 171 1 244 7 118 6 71 1 500 1 5 5 98	## 14.1 ## 14.1	7 0.67 1.00 1.00 0.33 7 1.00 7 1.	28.0 120.6 1	X X X ILX X X X X X X X X X X X X X X X	verilog 2 verilog 3 verilog 1 verilog 1 verilog 7 verilog 1 verilog 2 verilog 2 verilog 2 verilog 2 verilog 3 verilog 4 verilog 5 verilog 4 verilog 4 verilog 4 verilog 4 verilog 5 verilog 4 verilog 5 verilog 6 veri	both minimips minimips minimips risc core or1200 to mips_16_c cpu main mips_sing mips_mult a mips sing mips_mult a mips a mips mips_core toplevelein mips_core cpu cpu cpu miss_core cpu cpu miss_core cpu cpu miss_core cpu miss_core cpu miss_core mis	Y yes N Y Y yes N Y Y yes N Y Y yes N N N N N N N N N N N N N N N N N N N	N 4 4 Y 2 4 4 Y 4 4 4 4 4 4 4 4 4 4 4 4 4	G	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	13	32 5 32 8 5 32 5	2012 2 2007 2 2 2 2 2 2 2 2 2	2013 2018 2018 2018 2018 2018 2018 2018 2018	separate source for each CPLD chip, us based on MIPS I based on MIPS I based on MIPS I based on MIPS I ttos://sithub.com/minimal OR1200, vendor neutral, has ce ducational 16-bit MIPS Processor simplified MIPS CPU with pipelining, Marithmetic includes fault detection arithmetic includes fault detection courseware to go with book of ttos://www.yout.courseware to go with book courseware to go with book courseware to go with book masters thesis course project, hazard detection as we MIPS RISC Processor for Comp Arch Ed. simple MIPS with comparison to RCS as vivado project with the minimal course project, with the minimal course project, actual of ttos://sithub.com/minimal/	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches yHDL, classic pipeline diagram no external memory port? goes with text book exercises wideo on Diglient Blog complete set of book figures by chapter no LUT RAM, source code in PDF il as forwarding, limited ISA 2004, single cycle, RTL in PDF ccellerator, NYU student "classic MIPS" complete software tool chain "illog & system verilog no outputs, missing im, data.txt seign in fibinacci or helloWorld DRAM interface, I&D caches. 8789 FF ISA course project type instruction "mov" ction "mov" & eforth choice of latticemicro32 or mor1kx uP missing cache ram 16entry \$12bit.v high pin count
minicpu-s minimips minimips minimips minimips minimips minimisc minimips minimi min	Intos://opencor stable Michael Morris Mitos://opencor stable Miguel Cafruni https://opencor stable Doyya Doyya https://opencor stable Michael Volling Mitos://opencor stable Michael Volling Mitos://opencor stable Michael Volling Mitos://opencor stable Michael Volling Mitos://opencor stable Mi	stack 16 E RISC 32 3 RISC 32 32 RISC 32 A1 RISC 32	kintex-7-3 Jan	106 107 108	177 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	5	741 118 80 8 107 238 8 192 238 8 192 79 91 1 171 1 244 7 118 6 71 1 500 1 5 5 98	## 14.1 ## 14.1	7 0.67 1.00 1.00 0.33 7 1.00 7 1.	28.0 120.6 40.1 10.0 40.1 10.0 40.1 10.0 21.7 1.0 21.5 1.0 21.5 1.0 21.5 1.0 21.5 1.0 21.5 1.0 21.5 1.0 10.0 11.0 11.0 11.0 11.0 11.0 11	X X X ILX X X X X X X X X X X X X X X X	verilog 2 verilog 2 verilog 2 verilog 2 verilog 7 verilog 8 verilog 10 verilog 1	both minimips minimips minimips risc core or1200 to mips_16_c cpu main mips_sing mips_mult mips_sing mips_mult a mips sing mips_mult a mips toplevelcin mips_sc toplevelcin mips_sc toplevelcin mips_core cpu cpu cpu cpu misc mips_core cpu cpu misc misc misc misc mips_mult mips_sc mips_core cpu cpu mips_core cpu cpu misc mips_mips_core cpu misc mips_mips_core cpu mips_mips_core cpu mips_mips_core cpu mips_mips_core mips_mips_core cpu mips_mips_core mips_mips_core cpu mips_mips_core mips_mips_core cpu mips_mips_mips_core mips_mips_mips_core mips_mips_mips_mips_mips_mips_core mips_mips_mips_mips_mips_mips_mips_mips_	Y yes N Y Y yes N Y Y yes N Y Y yes N N N N N N N N N N N N N N N N N N N	N 4 4 4 4 4 4 4 4 4 4 4 4 Y 2 2 2 2 2 2 2	G	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	13	32 5 32 5	2012 2 2017 2 2010 2 2 2 2 2 2 2 2 2	2013 2018 2018 2018 2018 2018 2018 2018 2018	separate source for each CPLD chip, us based on MIPS I based on MIPS Processor simplified MIPS CPU with pipelining, M arithmetic includes fault detection itios://booksite.e.courseware to go with book courseware to go with book courseware to go with book masters thesis courseware to go with book courseware to go with book masters thesis course project, hazard detection as we MIPS RISC Processor for Comp Arch Ed. simple MIPS with comparison to RCS ac vivado project titps://github.com/Harvard arch supports most MIPS I instructions MIPS Ilike cpu, course project, VHDL ver Very early stage project, only impleme pipelined CPU, course project, actual of titps://www.yout M14K core & mipsfgap-plus written in cpp, no insit decode, limited supports almost all instructions of mig 16-bit minimal CPU, has a single instructions. It is supports almost all instructions of mig 16-bit minimal CPU, accurate project, actual of the supports almost all instructions of mig 16-bit minimal CPU, accurate project, actual of the supports almost all instructions of mig 16-bit minimal CPU, accurate project, actual of mist32 uP: inorder version	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches whDL, classic pipeline diagram no external memory port? goes with text book exercises wideo on Digilent Biog complete set of book figures by chapter no LUT RAM, source code in PDF las forwarding, limited ISA 2004, single cycle, RTL in PDF ccellerator, NTU student 'Chassic MIPS' complete software tool chain 'ilig & system verilog no outputs, missing im data.txt esign in fibinacci or helloWorld DRAM interface, I&D caches. 8789 FF SSA course project ngle instruction 'mov' titon 'mov' & eforth choice of latticemicro32 or mor1kx uP missing cache ram 16entry, 512bit.v
minicpu-s minimips mips mips mips mips mips mips mips	Intos//opencor stable Michael Morris Mitos//opencor stable Mitos//ipencor stable Mitos//ipencor stable Mitos//ipencor stable Mitos//opencor stable Mitos//opencor stable Mitos//ipencor stable Mitos//	stack 16 2 3 3 3 3 3 3 3 3 3	Sintex-7-3 Jan	106 107 108	177 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	5	741 118 80 8 107 238 8 192 238 8 192 79 91 1 171 1 244 7 118 6 71 1 500 1 5 5 98	## 14.1 ## 14.1	7 0.67 1.00 1.00 0.33 7 1.00 7 1.	28.0 120.6 40.1 10.0 40.1 10.0 40.1 10.0 21.7 1.0 21.5 1.0 21.5 1.0 21.5 1.0 21.5 1.0 21.5 1.0 21.5 1.0 10.0 11.0 11.0 11.0 11.0 11.0 11	X X X ILX X X X X X X X X X X X X X X X	verilog 2 verilog 2 verilog 3 verilog 4 verilog 7 verilog 11 verilog 12 verilog 14 verilog 15 verilog 15 verilog 16 verilog 16 verilog 17 verilog 17 verilog 19 verilog 20 verilog	both minimips minimips minimips minimips risc core or1200, to mips_16_c cpu main mips_sing mips_mult nips_sing mips_mult a mips sing mips_mult a mips sing mips_mult bolive collection mips_sing mips_mult a mips mips_mult bolive collection mips_sing mips_mult a mips sing mips_mult a mips sing mips_mult a mips sing mips_core collection mips_core cpu cpu bright mips_core cpu cpu cpu misc_forth misc mist1032s mist32e10 mist1032is	Y yes N	N 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	G	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	13 10 10 10 7	32 5 32 5	2012 2 2007 2 2 2 2 2 2 2 2 2	2013 2018 2018 2018 2018 2018 2018 2018 2018	separate source for each CPLD chip, us based on MIPS I ttps://github.com/minimal OR1200, vendor neutral, has ce Educational 16-bit MIPS Processor simplified MIPS CPU with pipelining, Marithmetic includes fault detection ttps://booksite.e courseware to go with book course vent to go with book courseware to go with book masters thesis course project, hazard detection as we MIPS RISC Processor for Comp Arch Ed. simple MIPS with comparison to RCS as vivado project MIPS RISC Processor for Comp Arch Ed. simple MIPS with comparison to RCS as vivado project MIPS MIR cyp, course project, VHDL ver Very early stage project, only impleme Pipelined CPU, course project, actual of ttps://www.yout MI4K core & mipsfiga-plus written in cpp, no inst decode, limited the supports almost all instructions of mig 16-bit minimal CPU which only has a single instructions/mist32 uP: out of order version mist32 uP: out of order version mist32 uP: inorded version only 7 inst, also: RISC-Processor, Chie	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches whDL, classic pipeline diagram no external memory port? goes with text book exercises wideo on Diglient Biog complete set of book figures by chapter no LUT RAM, source code in PDF las forwarding, limited ISA 2004, single cycle, RTL in PDF ceclierator, RVU student 'classic MIPS' complete software tool chain 'diog & system verilog no outputs, missing im data.txt seign in fibinacci or helloWorld DRAM interface, I&D caches. 8789 FF ISA course project tion 'mov' & eforth choice of latticemicro32 or mor1kx up missing cache ram 16entry, 512bit.v hispin pin count IGP U. LispMicrocontroller, PASC & NyuziProces IGP U. LispMicrocontroller, PASC & NyuziProces IGP U. LispMicrocontroller, PASC & NyuziProces IGP U. IspMicrocontroller, PASC & NyuziProces IGP U. IspMicrocontroller, PASC & NyuziProces IGP U. IspMicrocontroller, PASC & NyuziProces
minicpu-s minimips miniminimi minimi mini	Intos.//Jopencor stable Intos.//Jithub.com/Intos./Intos./Intos./Intos.Intos./Intos.I	stack 16 S S S S S S S S S	8 kintex-7-3 Jan 2 kintex-7-3 Jan 3 kint	nes Brakef 149 hers Brakef 249 hers Brakef 249 hers Collapsed in c hers Brakef 249 hers Collapsed in c hers Brakef 249 hers Brakef 249 hers Brakef 110 hers Brakef 149 hers Brakef 169 hers Brakef 169 hers Brakef 169 hers Brakef 199 hers Br	17	5	741 118 80 8 107 238 8 192 79 11 171 1 244 17 7 118 6 71 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	## 14.14.14.14.14.14.14.14.14.14.14.14.14.1	7 0.67 7 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1	28.0 120.6 28.0 120.6 1.0 40.1 0.5 1.0 57.4 1.0 21.7 1.0 22.5 1.0 22.5 1.0 216.5 1.0 409.2 1.0 11.0 1.0 11.0 1.0 11.0 1.0	X X X ILX X X X X X X X X X X X X X X X	verilog 2 verilog 2 verilog 3 verilog 4 verilog 7 verilog 12 verilog 14 verilog 15 verilog 16 verilog 17 verilog 19 verilog 19 verilog 19 verilog 10 verilog	both minimips minimips minimips minimips minimips risc core or 1200 to mips_16 c cpu main mips_sing mips_sult popler copler copler cpu cpu cpu cpu misc_fort misc mist1032s mist2e10 mist1032s mist32e10 mist1032s mix processor	Y yes N	N 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	G	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	13 13 10 10 10 10 49 49 43 31	32 5 32 5	2012 2 2013 2 2 2 2 2 2 2 2 2	2013 2013 2013 2013 2014 2014 2014 2014 2014 2014 2014 2014	separate source for each CPLD chip, us based on MIPS I based on MIPS I based on MIPS I based on MIPS I titos://eithub.com minimal OR1200, vendor neutral, has c Educational 16-bit MIPS Processor simplified MIPS CPU with pipelining, M arithmetic includes fault detection ittos://www.yout courseware to go with book cuttos://www.yout courseware to go with book courseware to go with book masters thesis courseware to go with book masters thesis course project, hazard detection as we MIPS RISC Processor for Comp Arch Ed. simple MIPS with comparison to RCS avivado project ttps://github.com/Harvard arch supports most MIPSI instructions MIPS like cpu, course project, VHDL we Very early stage project, only impleme pipelined CPU, course project, actual of ttps://www.yout M14k core & mipsfgga-plus written in cpp, no inst decode, limited supports almost all instructions of mig 16-bit minimal CPU, has a single instructions.//milabs.kk Video IP for Mist & others mist32 uP: embedded version mist32 uP: embedded version only 7 inst, also: RISC-Processor, Chise titos://en.wikipec binary version of the MIX-Computer as 8-bit microcortroller developed at NiIT Selection and the side of the side of the MIX-Computer as 8-bit microcortroller developed at NiIT Selection and the side of the side of the MIX-Computer as 8-bit microcortroller developed at NiIT Selection and the side of the side	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches yHDL, classic pipeline diagram no external memory port? goes with text book exercises wideo on Diglient Blog complete set of book figures by chapter no LUT RAM, source code in PDF las forwarding, limited ISA 2004, single cycle, RTL in PDF ccellerator, NYU student "classic MIPS" complete software tool chain sling & system verliog no outputs, missing im data.txt seign in fibinacci or helloWorld PORAM interface, I&D caches. 8789 FF ISA course project glie instruction 'mov' tition 'mov' & eforth choice of lattlecemicro32 or mor1kx uP missing cache ram 16entry, 512bit.v high pin count IGPU, IspMicrocontroller, PASC & NyuziProces described in "The Act of Computer Programmir
minicpu-s minimips mips mips mips mips mips mips mips	Intos://opencor stable	stack 16 S S S S S S S S S	kintex-7-3 Jan	14 14 15 16 16 16 16 16 16 16	171 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	5	741 118 8 107 118 8 107 118 118 118 118 118 118 118 118 118 11	## 14.1 14.1 14.1 14.1 14.1 14.1 14.1 14	7 0.67 7 1.00 0.33 1.00 7 1.00	28.0 120.6 1	X X X ILX X X X IX IX IX X X X X X X X X	verilog 2 verilog 3 verilog 4 verilog 1 verilog 2 verilog 1 verilog 2 verilog 4 verilog 2 verilog 2 verilog 2 verilog 2 verilog 3 verilog 4 verilog 5 verilog 4 verilog 5 verilog 5 verilog 6 verilog 7 verilog 9 verilog 9 verilog 9 verilog 9 verilog 9 verilog 1 verilog 6 verilog 7 verilog 9 verilog 9 verilog 9 verilog 9 verilog 1 verilog 2 verilog 3 verilog 4 verilog 4 verilog 4 verilog 4 verilog 4 verilog 5 verilog 4 verilog 4 verilog 5 verilog 6 veri	both minimips minimips minimips minimips minimips minimips minimips risc core or1200 to mips_16_c cpu main mips_sing mips mult mips_sing mips mult a mips toplevelcin mips_sc NYUG6438 pipelinem processor mips_core cpu bm misc cpu bm misc cpu cpu bm misc cpu cpu cpu cpu cpu cpu cpu cpu cpu cp	Y yes N Y yes N Y yes N Y Y yes N N N N N N N N N N N N N N N N N N N	N 4 4 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	13 13 10 10 10 10 49 49 431 32	32	2012 2 2017 2 2 2 2 2 2 2 2 2	2013 2018 2019 2016 2019 2019 2019 2019 2019 2019 2019 2019	separate source for each CPLD chip, us based on MIPS I based on MIPS I based on MIPS I based on MIPS I titos://eithub.com minimal OR1200, vendor neutral, has cell control of the minimal or of	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches whDL, classic pipeline diagram no external memory port? goes with text book exercises video on Diglient Blog complete set of book figures by chapter no LUT RAM, source code in PDF la s forwarding, limited ISA 2004, single cycle, RTL in PDF complete software tool chain 'classic MIPS'' complete of the complete software tool chain 'classic MIPS'' complete of the complete software tool chain 'classic MIPS'' complete of the complete software tool chain 'classic MIPS'' complete of the complete software tool chain 'classic MIPS'' complete of the complete software tool chain 'mild with the complete software tool chain 'classic or helloworld BRAM interface, I&D caches. 8789 FF ISA course project 'gle instruction 'mov' 'tion 'mov' & eforth 'choice of latticemicro32 or mor1kx uP missing cache ram _16entry_512bit.v high pin count IGPU, UspMicrocontroller, PASC & NyuziProces described in "The Art of Computer Programmir University, course materials include full RTL & also has verilog.
minicpu-s minimips mips mips mips mips mips mips mips	Intos.//Jopencor stable Intos.//Jithub.com/Intos./Jopencor stable Intos.//Jithub.com/Intos./Jithub.com	stack 16 S S S S S S S S S	Sintex-7-3 Jan	nes Brakef 149 ses Brakef 249 ses Brakef 249 ses Brakef 249 ses Brakef 249 ses Brakef 250 ses Brakef 110 ses Brakef 110 ses Brakef 110 ses Brakef 110 ses Brakef 149 ses Brakef 159 ses Br	17	5	741 118 80 8 107 118 8 192 11 171 1 244 17 118 8 192 11 171 1 244 17 118 8 192 11 171 1 243 18 18 192 18 18 192 18 18 192 18 18 192 18 18 192 18 18 18 192 18 18 18 192 18 18 18 18 192 18 18 18 18 18 18 18 18 18 18 18 18 18	## 14.1 14.1 ## 14.1 #	7 0.67 7 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1	28.0 120.6 28.0 120.6 1.0 40.1 1.0 21.7 1.0 22.5 1.0 22.6 1.0 216.5 1.0 409.2 1.0 11.0 1.0 11.0 1.0 11.0 1.0 36.2 1.0 36.2 1.0 11.0 1.0 36.2 1.0 11.0 1.0 36.2	X X X ILX X X ILX X X IX IX IX X X X X X	verilog 2 verilog 2 verilog 3 verilog 1 verilog 7 verilog 10 verilog	both minimips minimips minimips minimips minimips risc core copu main mips_ing mips_sing mips_sull mips_su	Y yes N N N N N N N N N N N N N N N N N N N	N 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	G	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	13 13 13 10 10 10 10 7 7 49 49 4 31 32	32	2012 2 2 2 2 2 2 2 2 2	2013 2018 2019 2019 2019 2019 2019 2019 2019 2019	separate source for each CPLD chip, us based on MIPS I titos://aithub.com minimal OR1200, vendor neutral, has ceducational 16-bit MIPS Processor simplified MIPS CPU with pipelining, MIPS country of the country o	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches whDL, classic pipeline diagram no external memory port? goes with text book exercises wideo on Digilent Biog complete set of book figures by chapter no LUT RAM, source code in PDF la forwarding, limited ISA 2004, single cycle, RTL in PDF ccellerator, NTU student classic MIPS? complete software tool chain ilog & system verilog no outputs, missing im data.txt esign in fibinacci or helloWorld DRAM interface, I&D caches. 8789 FF ISA course project rigle instruction 'mov' tion 'mov' & eforth choice of latticemicro32 or mor1kx uP missing cacher ram 16entry 512bit.v high pin count fisPU, LispMicrocontroller, PASC & NyuziProces described in "The Art of Computer Programmir University, course materials include full RTL & also has verilog two Phase clock, ALU & mem have own phase (iv VAA, PSZ, SP, SD
minicpu-s minimips mips mips mips mips mips mips mips	Intos://opencor stable	stack 16 S S S S S S S S S		nes Brakef 149 nes Brakef 249 nes Brakef 249 nes Brakef 249 nes Brakef 249 nes Brakef 369 nes Brakef 110 nes Brakef 110 nes Brakef 149 nes Br	171 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	5	741118 8 807 8 807 9 238 8 192 799 1 1 771 1 2444 77 7 118 6 6 71 1 500 1 500	## 14.1 14.1 ## 14.1 #	7 0.67 7 1.00 0.33 1.00 1.00 1.00 1.00 1.00 1.00	28.0 120.6 1	X X X ILX X X X IX IX IX X X X X X X X X	verilog 2 verilog 3 verilog 4 verilog 1 verilog 2 verilog 1 verilog 2 verilog 4 verilog 2 verilog 2 verilog 2 verilog 2 verilog 3 verilog 4 verilog 5 verilog 4 verilog 5 verilog 5 verilog 6 verilog 7 verilog 9 verilog 9 verilog 9 verilog 9 verilog 9 verilog 1 verilog 6 verilog 7 verilog 9 verilog 9 verilog 9 verilog 9 verilog 1 verilog 2 verilog 3 verilog 4 verilog 4 verilog 4 verilog 4 verilog 4 verilog 5 verilog 4 verilog 4 verilog 5 verilog 6 veri	both minimips minimips risc core or 1200 to mips_16_c cpu main mips_sing mips_sing mips_sing mips_sing mips_mult a_mips_sing mips_core cpu cpu cpu cpu cpu cpu cpu discore cpu cpu discore miss_fortt misc mist1032s mist32e10 misc fortt misc	Y yes N Y yes N Y yes N Y Y yes N N N N N N N N N N N N N N N N N N N	N 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	13 13 10 10 10 10 49 49 431 32	32	2012 2 2017 2 2 2 2 2 2 2 2 2	2013 2018 2019 2019 2019 2016 2011 2011 2011 2011 2011 2011 2011	separate source for each CPLD chip, us based on MIPS I based on MIPS I based on MIPS I based on MIPS I titos://sithub.com minimal OR1200, vendor neutral, has ce ducational 16-bit MIPS Processor simplified MIPS CPU with pipelining, Marithmetic includes fault detection arithmetic includes fault detection courseware to go with book masters thesis course project, hazard detection as we MIPS RISC Processor for Comp Arch Ed. simple MIPS with comparison to RCS as vivado project with the course project, hazard detection as we MIPS RISC Processor for Comp Arch Ed. simple MIPS with comparison to RCS as vivado project truss://sithub.com Harvard arch supports most MIPS instructions MIPS like cpu, course project, VHDL ver Very early stage project, only implemel Pipelined CPU, course project, actual of ttps://www.yout MIJ4K core & mijsfgga-plus written in cpp, no inst decode, limited the supports all instructions of mijs 15-bit minimal CPU which only has a single instructions? //mi-labs.his viceo IP for Mist & others mist32 u.P: embedded version mist32 u.P: morder version only 7 inst, also: RISC-Processor, Chis ettos: //hackadav.c intended as educational, all original witos: //hackadav.c intended as educational, all original miss.	fits (2) XC9500 CPLD @ 71.4 MHz dual issue to two pipes, 16-bit mulitplier aches whDL, classic pipeline diagram no external memory port? goes with text book exercises video on Diglient Blog complete set of book figures by chapter no LUT RAM, source code in PDF la s forwarding, limited ISA 2004, single cycle, RTL in PDF complete software tool chain 'classic MIPS'' complete of the complete software tool chain 'classic MIPS'' complete of the complete software tool chain 'classic MIPS'' complete of the complete software tool chain 'classic MIPS'' complete of the complete software tool chain 'classic MIPS'' complete of the complete software tool chain 'mild with the complete software tool chain 'classic or helloworld BRAM interface, I&D caches. 8789 FF ISA course project 'gle instruction 'mov' 'tion 'mov' & eforth 'choice of latticemicro32 or mor1kx uP missing cache ram _16entry_512bit.v high pin count IGPU, UspMicrocontroller, PASC & NyuziProces described in "The Art of Computer Programmir University, course materials include full RTL & also has verilog.

_uP_all_soft	opencores or	status autho	or	style / g	sz nst sz		por com	LUTS	Dff 5	st la	k F		ol MIF		KIPS /LUT	ven dor	o src #s	src les top	p file g	tool fit			nax byte	병 adr		start las		omments
moxielite	https://github.co	stable Anthony Gree	en	RISC :	32 32	kintex-7-3 Jan	nes Braket	fi 3159		3		## 1			48.0	Х	vhdl 1	11 mox	xielite_wb		Ť.	4G -	4G Y	-	16	2009 20:	https://github.com/atgreen/moxie-cores	
moxielite	https://github.co	stable Anthony Gree	en		32 32		mes Braket		A 6	4	93	## q1				Х		11 mox		ves N		4G -			16	2009 20:	https://github.com/atgreen/moxie-cores	0 (6)
mpdma mproz	https://opencore	beta quickwayne stable K. Lee		uBlaze :	32 32 16 16	kintex-7-3 Jan kintex-7-3 Jan						## 1	4.7 1.0 4.7 1.0				Y perl schematic			yes N asm N		4G -	4G Y 32K		32	2006 200 1999 200	Soft MultiProcessor on FPGA Perl gens *.xmp, ml https://groups.god little documentation. CPLD implement *.1 schematics. also	
mrisc32	https://github.co	alpha Marcus Geeln		RISC :														36 mc1	1 Y	asm Y	4	4G -		68	32	2018 202	https://www.bitsn Mostly harmless Reduced Instruction : Cray-1 vector inst, a	
mrisc32	https://github.co	alpha Marcus Geeln			32 32			405	6		257		4.7 0.7	22 4.0	607.4	x		36 mc1		asm Y	1	4G -	4G Y	68	32	2018 202		t a 1920×1080@60 video
mroell_cpu msl16	nttps://bitbucke	stable Matthias Roel beta Philip Leong, 7		forth :	8 8 16 4	kintex-7-3 Jan kintex-7-3 Jan	mes added	fi 303					4.7 0.6 4.7 0.6	53 1.0 67 1.0	637.1 566.4	X	vhdl 1	8 cpu 13 cpu	Y	asm N	1 2	256	-1-	10 16		2014 20:	university course project CPLD prototype	
msp430_vhdl	https://opencore	beta Peter Szabo				kintex-7-3 Jan						## 1				IX		9 cpu		yes N		54K 6	54K Y		16	2014 20:	Comprehensive verification was not compiles on cyclone	: II
multicomp		intested Grant Searle		accum						\perp			_	_							+	_	_			20:	https://blog.gadge 6502, 6800, 6809 & Z80 on Cyclone II; Basic, CamelForth an	d CPM; also SD card, UART
multicomp multicycle risc		intested Doug Gilliland stable Yash Sanjay Bl		accum RISC		kintex-7-3 lan	nes Braket	fi 1470	6		213	## 1	4.7 0.6	67 1.0	97.0	х	verilog 6	52 risc1	15 V	N	-	54K 6	54K	15	8	2015 201	https://hackaday.i 6502, 6800, 6809 & Z80 on Cyclone II; console available multi-cycle IIT-B-RISC15 ISA developed on Alter.	course project
multi-cycle-cpu	https://github.com	n/Amrik! Amrik Sadhra	mulgut		32 32	KIITCK 7 SJUI	nes braker	1470	H				4.7 0.0	37 1.0	37.0	~		48 top_				4G		21	32	2016 20:	https://www.yout nicely documented with state diagram spreadsheet for tes	, , . , ,
mx65	https://github.com	n/Steve- Steve Teal		6502			nes Braket	fi 485				## v2:			63.0		vhdl		le1 Y	yes N	6	54K 6	54K Y			2022 202	cycle accurate, passes Klaus Dormann 6502 functional test	
mxp my8085light	http://vectorblo	stable VectorBlox Co		vect 8085	8 8	zynq45-7 ved	ctorblox	39856	6	64 8	175	## v1	7.2 1.0	00 0.1	35.1		proprietary	/ 7 mv8	Y Y	N		54K 6	AV V	10	0	2012 20:	http://www.ece.u MXP Matrix Processor is a scalable sof LUT count for 8 land https://opencores light weight 8085 with 18 inst	s with custom inst
myblaze	https://opencore	mature Jian Luo		uBlaze :		kintex-7-3 Jan	nes Braket	field	6			## 1	4.7 1.0	00 1.0			myhdl 1			yes N			4G Y	10	32	2010 203	clone, python code generators	-
myblaze		mature Jian Luo		uBlaze 3		kintex-7-3 Jan	nes Braket	field	6			## 1	4.7 1.0				myhdl			yes N		4G -			32	2010 20:	clone, python code generators	
my_cpu mycpu		edu/cgi/ Skylar Overby	/ ol	risc :	16 16 8 8	artix-7	mes Braket	fi 3428	6	1	155	## 14	0.0			X		1 my_		N		64K 6		16	16	2010 201	educational 16-bit, docs, formal proce RTL & xdc in appeni http://mynor.org/ originally in TTL, avail. as a kit my4th: micro-coder	dix, small modules, full test I I. bit serial. runs Forth
mycpu myforthprocess		mature Dennis Kusche stable Gerhard Hohn	ner	forth 3		kintex-7-3 Jan SP-kintex7 Jan				1		## 1	4.7 0.3 4.7 1.0		75.3	X	vhdl 2	28 cpu 58 myc	nu Y	ves N		4M 6		96		2010 202	DPANS'94 32-bit Forth, masters thesis 25.15 Whetstones	, bit serial, runs Forth
myfpga_forth	https://github.co	WIP jemo07		forth 3	32 8		no to										verilog	7	Υ	n		4G -		16		2023 202	beginner Forth machine	
myproc	https://github.co	alpha A. Raamakrish	hnan	RISC :						\perp			0:	33 1.0		_	verilog	_ .		N		4G -		16	32 4	20:	uP for educational purposes: myproc1(single cycle), mypro	c2 (pipelined)
myrisc1 myrisc1	https://github.co	stable Susam Pal stable Muza Byte	-	RISC	8 8	arria-2 Jan	nes Braket	fi 121	l A	+	2 231	## a1	0	33 1.0	628.7	+		5 micr	RISC1 Y			256 2	256 Y 256 Y	16	4	2005 20: 2011 20:	https://en.wikiped one of several implementations AKA Mano Machine https://en.wikiped Verilog source included in PDF file AKA Mano Machine	
nanoblaze	https://opencore	beta Francois Corth	hay p	icoBlaze		kintex-7-3 Jan			6				4.7 0.3			X		12 nan		asm		256		10		2015 20	nanoBlaze compatable, adjustable data width	El Williadios
nanoblaze	https://opencore	beta Francois Corth	- ,		8 18	kintex-7-3 Jan							4.7 0.3		113.2	Х		12 nan		asm		256				2015 20:	nanoBlaze compatable, adjustable data width	
natalius_8bit_r	https://opencore	beta Fabio Guzman			8 16	kintex-7-3 Jan		fi 232					4.7 0.:		27.7	X		12 nata				256		29	8	2012 20:	return stack & register file 3 clocks/inst	
navre nc4016	https://opencore	stable Sebastien Bou asic Chuck Moore			8 16 16	kintex-7-3 Jan	nes Braket	fi 990	6	++	207	## 1	4.7 0.3	33 1.0	69.0	AILX	verilog proprietary		usb_n; Y	yes N	- 6	54K 6	54K Y	72	32 2	2010 20:	https://www.milky AVR clone, part of www.milkymist.org chapter in Koopman	
ncore	https://opencore	alpha Stefan Istvan			16 8	kintex-7-3 Jan	nes Braket	fi 223	6		105	## 1	4.7 0.6	67 1.0	316.3	х		3 nCo	re Y	N	1	28K 6	54K	16	16	2006 20:	This is a little-little processor core	
neo430	https://opencore	alpha Stephan Nolti	ing I	MSP430	16 16		ephan Nolt	ti 402	6		2 204		4.7 0.6	67 8.0	42.5	IX	vhdl 1	19 neo		yes N	2	28K 3	32K Y		16	2015 202	https://github.com website has detailed resource untiliza minimal configurati	on
neo430	https://opencore	alpha Stephan Nolti		MSP430 :			mes chang	947					4.7 0.6		17.9			19 neo		yes N		28K 3			16	2015 202	https://github.com edit neo430_sysconfig.vhd to set optio ~8+ clocks for R-R in	
neo430 neogeo	https://opencore	alpha Stephan Nolti		MSP430 :		cyclone-4 Ste	ephan Nolt	ti 626	6		2 117	## 1	4.7 0.6	67 8.0	15.7	IX	vhdl 1 Y verilog	19 neo	430_tc Y	yes N	2	28K 3	32K Y		16	2015 202		
next186		stable Nicolae Dumit		,	16 8	arria-2 Jan	mes Braket	fi 1966	l A	. 2	77	## 01	3.1 0.6	67 2.0	13.1	IX		4 Nex	d186 (Y	yes N	N 1	1M :	1M Y			2012 20:	https://en.wikiped port of Neogeo Core (video arcade CycloneV, open har	ware, retro gaming
next186_soc_p	https://opencore	stable Nicolae Dumit	trache	x86	16 8	kintex-7-3 Jan			s 6	1		## 1	4.7 0.6	67 2.0			Y verilog 4	40 ddr	_186 Y	yes N	N 1	1M :	1M Y			2013 20:	SoC version of next186 boots DOS, does vio	
next186mp3 nextz80		stable Nicolae Dumit		x86 :	16 8 8 8	kintex-7-3		fi 854		1		## 1					Y verilog 1	16 ddr_	_186 Y	yes N	N 1	4141	1M Y			2013 20:		core, no x86 source
nibblercpu		stable Nicolae Dumit	trache	Z80 accum		kintex-7-3 Jan	nes Braket	fi 854	6	++	119	## 1	4.7 0.3	33 1.0	46.0	Х	B verilog :					54K 6			_	2011 20:	http://www.raysic originally a TTL project	Spartan-3 probably wrong
nibblercpu		.com/er erin candesce	ent	accum	4 8													1 nibb		N	Y	4K	4K			20:		as documentation
nige_machine		stable Andrew Read			32 8	kintex-7-3 Jan				8 3			4.7 1.0			Х		29 Boa		yes N	1	.6M 1	.6M	512	512	20:		be.com/watch?v=PRItE8q62
niloofar1 nios2		errors Mahdi Amiri oprietar Altera		RISC :		kintex-7-3 Jan stratix-3 Alt						## 14			255.9		verilog			yes op	d .	4G .	AG V		22	2004	derived from risc-16 ASIC, uses Leonardo fltg-pt, caches & MMU options Nios II/f: fastest ver	sion, DMIPS adj, 2.15 CoreN
nios2		oprietar Altera		Nios II		stratix-5 Alt						## q1				i	proprietary			yes op		4G			32	2004		version, DMIPS adj, 1.68 Cor
niosprocessor	https://github.com	n/Julienl Julien Malka		Nios II													vhdl 2	25 cpu	Y	yes N	4	4G -	4G Y		32	2019 20:	Project for Computer Architecture cou uses much Altera so	
nnarm nocpu	https://github.co	intested Sheng Shen beta John Tzonevra	akis	ARM :	8 8 8 8	kintex-7-3 Jan	mor Braket	fi 175	6		242	## 1	4.7 0.3	22 1 5	306.1	х	verilog	E cou	. N	no N	-	256 2	256 V		4		mentioned at https://en.wikipedia.org/wiki/Amber_(proce minimal & complete 8 ALU inst, 3 port re	
non-von-1		stable Christopher Fe			8 8	kintex-7-3 Jan					556		4.7 0.3		797.1	^		1 non		no N		64	230 T	30	*		SIMID in tree structure A & B regs, instruction	
nova-soc	https://github.com	n/scottlt Scott Baker		11040	16 16	zu-3e Jan	mes no me	em init file	e 6			## v2:	1.2 0.0	67 2.0			Y vhdl 1	14 soc	Υ	yes N		54K 6	54K		7	2016 202	Nova CPU + RAM + UART + Timer + I/O Ports, Sierra Circuit	
nova1bach nybbleForth	https://github.com	n/jadelsl jadelsbach errors Lars Brinkhoff		nova :	16 16 16 4	bioton 7.2 lan		:				## 14	4.7 0.6	C7 10					a_cpu Y			54K 6	54K Y	44	7	2017 201		
nyuzi_gpu		stable Jeff Bush		GPGPU :		kintex-7-3 Jan arria-2 Jan						## q1					system v 7	1 cpu 70 nvu:		yes Y			4K Y	80	64	2017 201	empty design, no init file tiny https://github.com 32 scalar & 32 vector reg should run on eithe	r altera or xilinx
nyuzi_gpu	https://github.co	stable Jeff Bush		GPGPU :	32 32	cyclone-4 Jef	f Bush	74000	6		54	q1	8.0 16.0	00 1.0	11.7		system v 7			yes Y	4		4G Y	80	64	2015 202	https://github.com 32 scalar & 32 vector reg	
oberon_sdram	http://projectob	beta Nicolae Dumit			32 32	kintex-7-3 Jan		fi 2103	6	1	1 104		4.7 1.0		49.5	X		16 riscs		yes Y		4G			16	2013 203	minimalist Wirth, part of Project Ober modified to use DR	M, serial mult
oc54x octagon	https://opencore	beta Richard Herve beta Jon Pry	ellie	MIPS :	16 16 32 32	kintex-7-3 Jan kintex-7-3 Jan		fi 2225 fi 3021		4			4.7 0.6 4.7 1.0		54.1 110.2	X	verilog 1	46 octa	agon Y	yes N asm	Y 6	54K 6			32	2002 200	40-bit accumulator, barrel shifter C54x clone https://github.com 8 thread barrel processor, largely MIPS compatible	
octavo	http://fpgacpu.c	beta Charles LaFore		reg :	16 16	stratix-4 Ch	arles LaFo	r 500	A	1	550		0.0	67 1.0	737.0	Î	verilog 1	18 Octa	avo Y	asm N				14	16 10	2012 20:	https://github.com 8 core barrel, adjustable data width ~= performance acr	
odess	https://opencore	stable Dmytro Senya stable Dmytro Senya		RISC 4	## 16		mes too bi	ig 130160		72 13		## q1					system v 2 system v 2			asm Y		4G -			16 16	2017 201	https://opencores Altera proj, Multicore, P&R results at 437-bit adr, quad issi	
odess	https://opencore	stable Dmytro Senya			## 16		nytro Seny nytro Seny	a 148078		72 1		## q1			19.9	-	system v 2					4G -			16	2017 20:	https://opencores Altera proj, Multicore, P&R results at q37-bit adr, quad issi https://opencores Altera proj, Multicore, P&R results at q37-bit adr, quad issi	
odess	https://opencore	stable Dmytro Senya			## 16		nytro Seny		A	72 13	2 180	## q1		00 1.0	14.1	ì	system v 2			asm Y		4G			16	2017 20	https://opencores Altera proj, Multicore, P&R results at 437-bit adr, quad issi	
odess	https://opencore	stable Dmytro Senya	kin	RISC 4	711 10	cyclone-5 Jan		35984		72 1	100	## q1		00 1.0	11.4	1	system v 2					4G -	4G			2017 20:	https://opencores Altera proj, Multicore, P&R results at (37-bit adr, quad iss	ue, caches, 32-64-128 fltg-pt
odess oks8	https://opencore	stable Dmytro Senya alpha Kongzilee	akin		## 16 32 32	cyclone-5 Jan kintex-7-3 Jan				72 1	2 90	## q1	8.0 4.0 4.7 0.6			-1	system v 2					4G -		\vdash	16	2017 20:	https://opencores Altera proj, Multicore, P&R results at d 37-bit adr, quad issi	
oks8 oldland-cpu	http://jamieiles	errors Jamie Iles		RISC :			nes bad co nes synta:				+	## q1				1	verilog 2			,			4G Y		16 5	2015 201	https://github.com has caches & MMU runs on Cyclone V	
oldland-cpu	http://jamieiles.	errors Jamie Iles		RISC 3	32 32	arria-2 Jan	mes synta:	x errors				## q1	8.0 1.0	00 1.0			Y verilog 3	32 keyr	nsham Y	_	N 4	4G -	4G Y			2015 203	https://github.com has caches & MMU runs on Cyclone V	
oms8051mini	https://opencore	alpha Simon Teran,	Dinesh A		8 8	kintex-7-3 Jan			6	1 3	133		4.7 0.3			Х	Y verilog 6			yes N	E	54K 6	54K Y			2000 20:	The Oas leadersties Wander	
one-der		intested Al Williams stable Wesley W. Te	rnstra	CISC :		spartan-3 Jan cyclone-5 We					125		4.7 1.0 5.0 1.0		29.3	-	verilog 1	18 toph	DOX	-+	++	+	-		32	2009 200	The One Instruction Wonder TTA An Out-of-Order Superscalar Soft CPU tested, incomplete	
opc.opc2cpu		stable revaldinho		accum		kintex-7-3 Jan						## 14				X		2 opc	2cpu Y	asm N	N 2	256	1K Y	12 3		2017 202	https://revaldinho OPC2 revised OPC1, for XC9572 CPLD see hackaday One P	age Computing Challenge
орс.орс3сри	https://github.co	stable revaldinho			16 16	kintex-7-3 Jan							4.7 0.3		226.9	Х		2 opc					54K N	13 3		2017 202	https://revaldinho OPC3 16-bit OPC1, for XC95144 CPLD see hackaday One P	
opc.opc5cpu opc.opc5lscpu	https://github.co	stable revaldinho		RISC :	16 16 16 16	kintex-7-3 Jan kintex-7-3 Jan		£ 273				## 1	4.7 0.4 4.7 0.6		143.6 144.0	X	verilog verilog					54K 6		15 4 18 4		2017 202		age Computing Challenge
орс.орс5ізсри	https://github.co	stable revaldinho	_		16 16	kintex-7-3 Jan kintex-7-3 Jan		fi 450	6				4.7 0.0		165.4	X		2 opci		asm N		54K 6		27 4		2017 202		age Computing Challenge
opc.opc7cpu	https://github.co	stable revaldinho		RISC :	32 16	kintex-7-3 Jan	nes Braket	fi 624	6		303	## 1	4.7 1.0	00 2.0	242.8	Х	verilog	2 opc	7cpu Y	asm N	N 1	1M :	1M N	32 5	16	2017 202	https://revaldinho OPC7 32bit, based on OPC5LS, more in see hackaday One F	age Computing Challenge
орс.орс8сри	https://github.co	beta revaldinho		RISC 2		kintex-7-3 Jan							4.7 0.8		250.1	Х	verilog	1 opc	8cpu Y	asm N	N 1	6M 1	.6M N		16	2017 202	https://revaldinho OPC8 24bit, based on OPC5LS, more in see hackaday One F	age Computing Challenge
opc.opccpu open8 urisc		stable revaldinho stable Kirk Hays, Jsha	amlet	RISC	8 16	kintex-7-3 Jan kintex-7-3 Jan		f 691		1	526 263		4.7 0.3 4.7 0.3		195.4 125.6	X	verilog vhdl	 opco Ope 	cpu Y	asm N yes N			2K Y 54K Y	13 3	8	2017 202	https://revaldinho OPC1 one page computer for CPLD see hackaday On- accum & 8 regs, clone of Vautomation uRISC processor, in	
openc	https://github.com	n/T-hear T-Head Semic			32 32	a.7-3 Jdl	Jiakei		<u> </u>	11	203		0	1.0	12.0.0		verilog		Υ	yes N	1 4	4G -	4G Y		32	2000 202	https://www.cnx-s Alibaba ASIC RISC-V uP: e902-e906-c906-and-c910, docs in	
openfire_core	https://opencore	alpha Alex Marschne		uBlaze 3		kintex-7-3 Jan							4.7 0.3				verilog 1	12 ope	nfire_c Y	yes N	N 4	4G -	4G Y		32	2007 200	OpenFire Processor Core "FPGA Proven"	
openfire2 opengateware	https://opencore	beta Antonio Antor n/openg opengateware		uBlaze 3	8 8	kintex-7-3 Jan	nes Braket	fi 1201	6	3	2 105	## 1	4.7 1.0	1.0	87.4	Х	Y verilog 2 Y vhdl & veri	27 ope	nfire_s Y	yes N	N 4	4G 4	4G Y 54K Y		32	2007 203		en Craven's OpenFire
opengateware	ittps://gitnub.com	ny openg opengaceware	e	280	0 8			1				$\perp \perp \perp$					· Iviiai & veri	ıug	ĮΥ	yes IV	1 16	>4K t	244K Y	$\sqcup \sqcup$		20.	https://github.com/compatible Congo Bongo/Tip Top arca several others at op	engateware

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents		Dff	am tam	F s	tool ver		ks/ KIPS			#src files top file	tool		byte 5 adrs #	adr mod		e start la n year rev		eb note worthy	comments
openmsp430	https://opencor	stable	Oliver Girard	MSP430	16 16	stratix-3-	2 Oliver Girard	1147		A 1	98		0.67	2.0 28.	5 IX	verilog	30 openMSP4	Y yes	N N 64K 64K	Y		16	2009 20	18	near cycle accurate	performance spreadsheet
openpiton	https://github.c		mmckeown				3 James too m			6	#	# 14.7				verilog		Y yes	Y N 4G 4G	Υ		64	2015 20		prir Princeton Un.	both FPGA & ASIC, very many source files
openscale	http://www.lirm		Lyonel Barthe			spartan-3	Lyonel Barth	e 1563	1	4	91	i12.1	1.00	1.0 58.	2 X		26 sb_core	yes	4G 4G	Y 8	6	32	5 2010 20	12 www.lirmm.fr	/AD/ NoC secretblaze	data is for single secretblaze
openxir8	https://github.co		alorium technology Damjan Lampret	AVR	8 16	binani 7.1	3 James Braket	fi 5231	 	6 4 8	118 #	# 117	1.00	1.0 22.	5 X	Y verilog	701200 +-	. v	Y M 4G 4G	v	_	32	2010 20	19 https://www.a	alori AVR clone, Sno and Hinj Arduino com isc.ic best older openrisc implementation	https://www.youtube.com/watch?v=Drr1M9z1 no LUT RAM for reg file
or1200 or1200_hp	https://github.co		Strauch Tobias				Strauc 3 slot			6 4 8	185 #			1.0 22.		verilog	78 or1200_to 39 or1200_ic	Y yes	Y M 4G 4G			32	2010 20		isc.ic 3 slot barrel version of OR1200	numbers from published paper
or1200_soc	https://opencor		gaz	OpenRISC			James missir		1	4	#	# q11.1s		2.0	1	Y verilog		Y yes		Y		32	20		sc.ic OpenRISC on Terasic DE1 board	
or1200mp	https://github.c		Stefan Wallentowitz	OpenRISC			3 James Braket			6 4 8		# 14.7						Y yes	Y M 4G 4G	Υ		32	2012 20		sc.ic multiprocessor variant, single core	
or1k	https://opencor		Julius Baxter, Stefan K			kintex-7-3	3 James Braket	fi 3299	1	6 3 3	189 #	# 14.7	1.00	1.0 57.	3 IX				N M 4G 4G			32	2001 20		ores no longer supported, see mor1kx	cappuccino ALU
or1k_marocchii or1k_soc	https://github.co		Andrey Bacherov Xianfeng Zeng	OpenRISC	32 32	arria 2	James synta:	v orrors	 	6		# a18.0	1.00	1.0	-	verilog	194 or1k_soc_		Y 4G 4G 4G 4G	Y		32	2012 20	19 https://github	.con continous regression tests isc.ic SoC using OpenRISC 1200	Implements a variant of Tomasulo algorithm huge tar file
or1k_30c	https://opencor	alpha		OpenRISC	32 32	airia-2	Jannes Synta.	1 1013	 		- "	# Q10.0	1.00	1.0	+-	confluen		i yes	40 40			32	2004 20)9	SC.1Q 50C USING OPERINISC 1200	inage tai nie
osu8	https://www.pjr	alpha	Paul Stoffregen	accum												schemat	ic	Y asm	N N 64K 64K	Y 2	4		1994 20	5 https://github	.con OSU8 Microprocessor Project "instruc	*.1 schematics, doc at web page, currently activ
p16	http://www.ultr		Don Golding		16 5		3 James bad s			6		14.7		1.0			1 p16		N 64K 64K				2000	http://ftp.fort	h.org/svfig/kk/11-2021-Golding.pdf	
p16b	"		C.H. Ting				3 James case o			6	333 11	# 14.7	0.07	1.0 648.		VIIII		Y asm		2	8	++	2000		part of eForth?	data width can be expanded
p16c5x p24e	nttps://opencore		Michael Morris C.H. Ting	forth	24 6		3 James Braket 3 James Braket			4 16	252 #	# 14.7	0.00	1.0 220.		verilog	3 P16C5x 1 p24c	Y yes Y asm	N Y 256 4K N 2K 2K	Y 2	0	+	2013 20	14	part of eForth?	data width can be expanded
pacoBlaze	www.blever.org		Pablo Kocik	picoBlaze			Pablo Kocik	177		4 1	117	# 14.7	0.00	2.0 109.			18 pacoblaze	Y asm		Y 5			2 20	06	3 versions, behavioral coding	data width can be expanded
pancake	https://people.e		Bruce Land	stack			3 James bypas			6 1 1	128 #	# 14.7	0.67	1.0 194.	8 X		7 de2_minic			3	1		2010 20	http://www.cs	s.hire The Pancake Stack Machine dervied for	Cornell ECE5760
parwan			Zainalabedin Navabi				3 James Braket			6		# 14.7		4.0 228.			16 par_beh			Y			1995 19		cton from VHDL: Analysis and Modeling of	
parwan nasc		stable untested	Zainalabedin Navabi		8 8 16 16	kintex-7-3	3 James Braket	fi 161	- '	6	76 #	# 14.7	0.33	4.0 38.	8 X	vhdl verilog	2 parwan	Y yes	N N 4K 4K N 64K 64K	Y	0 2		1995 19 2017 20		ctor from VHDL: Analysis and Modeling of .con 16 RISC cores	AKA cpu8, both vhdl & verilog versions
pasc	https://github.co		Martin Schoeberl		32 32											scala		7	N D4K D4K	IN Z	0 2	- 8	2017 20		.con university project, ASIC tapeout	http://www.t-crest.org/
pauloblaze	https://github.c	0100.0	Paul Genssler		8 18											vhdl	7 pauloBlaze	Y asm	N 256 2K	Υ			2015 20			re LUTs than original claims easier to modify and
pavr	https://opencor	alpha	Doru Cuturela	AVR	8 16		3 James Braket	fi 2630		6 1	132 #	# 14.7	0.33	1.0 16.	5 X	vhdl	18 pavr_cont	Y yes	N Y 4K 4M			32	6 2003 20	19	superset of AVR	
pcycle	https://github.co		Dominik Salvet	accum								\Box			\perp	vhdl	J pcycle		N Y 16 128	1		\Box	2015 20	21		ecraft, 1st custom VHDL design by author
pdp1 pdp1bach	https://opencore		Yann Vernier iadelshach	PDP1	18 18 18 18	spartan-3	James Braket	fi 1390	1 1	4 6	138 #	# 14.7	0.50 1	0.0 5.	0 X	vhdl	15 top		N N 4K 4K	Y 2		++	2011 20	17 http://pdp-1.c	comp PDP-1 descended from MIT TX-0	uses Minimal UART from opencores
pdp1bach pdp11 reduced	https://github.co		Jadeisbach Mohamed Omran		16 16			+	+	+		+	-	+	+	verilog	9 system	y yes	N N 4K 4K N N 64K 64K		4 10	8	20	21	simplified pdp11, 24 inst	no byte data size, ucode, 2-12 clocks/inst
pdp11_reduced pdp11-34verilo	www.heeltoe.co		Brad Parker		16 16		James Braket	fi 2532	1 1	A	126 #	# q13.1	0.67	2.0 16.	7 IX		24 pdp11		N N 64K 64K		0 13		2009	1	boots & runs RT-11, EIS inst & MMU	, data size, acode, z-1z ciotra, iiist
pdp11-soc	https://github.c	om/scottlt	Scott Baker	pdp11	16 16	zu-3e	James no me	em init file	e (6	#	# v21.2	0.67	3.0		Y vhdl	15 soc	Y yes	N N 64K 64K	7	0 13	8	2016 20	20	PDP-11/20 CPU + RAM + UART + Time	r + I/O Ports, Sierra Circuit Design now open sou
pdp2011	http://pdp2011.		Sytse van Slooten	PDP11		kintex-7-3	3 James Braket	fi 5060		6 1	205 #	# 14.7	0.67	2.0 13.	6 IX		3 cpu	Y yes	Y N 64K 64K	7	0 13	8	2008 20	19 http://pdp201	1.sy SoC, build files for A&X boards	complete impl including orig IO devices
pdp6 pdp8	https://github.co		Michael Morris Joe Manojlovick, Rob		36 36 12 12	kintov 7 3	3 James Braket	fi 1219		6 1	183 #	# 14.7	0.50	2.0 37.	E V		16 pdp6 55 cpu	Y yes	256K 256K N N 32K 32K				2012 20	18 https://en.wik	ISA identical to PDP-10 PDP-8 Processor Core and System	PDP-10 was much more successful Boots OS/8, runs apps, several variants
paps papsl	https://opencor		lan Schofield	PDP8			James Braket			4 48		# 14.7 # a13.1		2.0 37.		vhdl	11 top		N N 4K 4K	_		8	2012 20	13	Minimal PDP8/L implementation with	
pdp8-soc	https://github.c	om/scottlt	Scott Baker	PDP8	12 12	zu-3e	James no me	em init file	e (6	#	# v21.2	0.40	2.0		Y vhdl	15 soc	Y yes	N N 4K 4K				2016 20	20	implemented for the Lattice iCE40-hx	PDP-8 CPU + RAM + UART + Timer + I/O Ports
pdp8verilog	www.heeltoe.cc		Brad Parker	PDP8	12 12		3 James Braket	fi 505		6	366 #	# 14.7	0.50	2.0 181.	3 X		18 pdp8		N N 32K 32K			8	2005 20	10	boots & runs TSS/8 & Basic	
pdp-8x	https://github.cr		Mats Engstrom		12 12				 		242 11		0.00	10 10		schemat		Y yes	N N 4K 4K	.,			20		Digital schematic, TTL	
pet_fpga pet-on-a-chip	https://github.co		Thomas Skibo Ezra Thomas	RISC	8 8 8 16	kintex-/-:	3 James Braket	fi 1052		ь	242 #	# 14.7		4.0 19. 2.0	0 X	Y verilog	1 cpu6502		N N 64K 64K N Y 64K 64K	Y 4	0 5		2007 20		.con for Commodore PET obot robot controller, senior design project	cust nch & uP derivative of tiny soc
pic_coonan	inteps.//github.co		Tom Coonan			kintex-7-3	3 James Braket	fi 328		6 1	165 #	# 14.7		1.0 166.	1 X					Y		- "	1999	ittps://eziasiv	obotrobot controller, semor design project	risc8 by Tom Coonan also a PIC uP
pic-16c5x	https://tams-wv		Ernesto Romani				3 James std lib		olems (6	#	# 14.7	0.33	2.0		vhdl	16 pic_core	Y yes	N Y 256 4K	Y			1998 20)2		as part of thesis?
picoblaze	https://www.xili	0100.0	Ken Chapman	p.ee-iee			3 James Braket			6 2		# 14.7		2.0 325.			1 kcspm6			Υ		$\perp \perp$	2003	https://en.wik	- and and 1 man) man pro- B mann	this is the original picoBlaze author
picoblaze picoblaze	https://www.xili		Ken Chapman Ken Chapman		8 18		James Braket James Braket	fi 178 fi 317		4 1	182 #	# 14.7	0.33	2.0 168.	9 X		1 kcspm3 19 kc705_kcp			Y		+	2003	https://en.wik	tiped 2 clocks/inst, no prog ROM tiped 2 clocks/inst	this is the original picoBlaze author this is the original picoBlaze author
piropiro	https://github.c		pandora2000				3 James port r			6 11 1			0.00	1.0 15.			42 top		Y N 64K 64K			32	2010 20	11	five variants	no doc. xilinx constraint file
plasma	https://opencor	stable	Steve Rhoads	MIPS	32 32	kintex-7-3	3 James Braket			6 3	97 #	# 14.7	1.00	1.0 39.	5 X	vhdl	22 plasma	Y yes	N 4G 4G	Υ		32	2001 20		cpu. wide outside use, opencores page has	list of related publications
plasma_cortex	https://github.c		Dylan Brophy		32 16					6				1.0	Х	vhdl	4 cpu	Y yes	N 4G 4G	Υ		8	20		day not projectly 200200 plasma cortex open	-source-cpu-in-vhdl
plasma_fpu pmd85	https://opencore	stable om/PetrM	Maximilian Reuter	MIPS 8080	32 32 8 8	kintex-7-3	3 James errors	S		6	#	# 14.7	1.00	1.0			20 plasma 28 sys top	Y yes Y yes		Y		32	2015 20		plasma with FPU yout Czechoslovakian PC using Intel 8080 c	based on Plasma by Steve Rhoads
pop11-40	http://www.in-a		Naohiko Shimizu		16 16	en1K	Naohiko Shir	m 2687	.	4	20 #	#	0.67	2.0 2.	5 I		17 top	Y ves			0 13	8	2009		p/in Boots UNIX	various papers, no verilog or vhdl
popcorn	http://www.fpg	stable	Jeung Joon Lee				3 James Braket	fi 267		6	347 #	# 14.7	0.33	1.0 428.	4 X				N 64K 64K	Y 4	3		1998 20		small 8 bit uP	, and the same of
power_a2	https://github.co		IBM (open PPC)			vu3p-2											285	Y yes		Υ		32	2019 20	20	PPC RTL, asic gate RTL	Virtex VU3P-2 FPGA implementation (380K luts)
ppx16	https://opencor		Daniel Wallner				3 James missir		1 1	6				1.0 192.	1 X	VIIGI		Y yes	N Y 256 4K	Y			2002 20	09	both 16C55 & 16F84	with fake instruction ROM
prawn processor-core	https://github.co		Tadatoshi Ishii		32 32		6 James missir	ng files	- '	ь	#	# 14.7	0.33	3.0		vhdl	2 prawn	y yes	N N 4K 4K N N 4G 4G	Y 1	6	32	1992 2018 20	0	clean, simple, prob classwork	.: Analysis and Modeling of Digital Systems, 1993 Ouartus proj. basic RISC instructions
propeller	https://propelle		Chip Gracev		32 32											verilog		-	4G 4G			512	5 2014 20			ISA: op/ddd/sss format with predication
propeller_p8x3	https://www.par	stable	Chip Gracey				3 James Braket	fi 9498		6 20	160 #	# 14.7	1.00	0.1 134.	8 X	verilog	9 top	Y yes					2014		eight propellers, clocking from ucf file	
PSX_MiSTer	https://github.co		MiSTer-devel		32 32					\perp		+	F		1_			Y yes	4G 4G	Υ	1	32	2021 20	22 https://en.wik	iped MiSTer version of original Playstation	
pt13 pulserain	http://www.sing		Daniel Ogilvie	accum	8 8		3 James Braket		1 1	6 A		# 14.7 # a18.0		3.0 130. 3.0	5		1 pt13		N Y 64K 8K	Y 4	0 3	+	2011 20	18 https://www.e		micro-code & register updates, minimal ISA
pulserain pulserain	https://github.co		PulseRain Tech LLC PulseRain Tech LLC	8051 8051	8 8		James missir James some			A 2 41		# q18.0 # q18.0		3.0 6	0 1		verilog PulseRain		N Y 64K 64K N Y 64K 64K	Y	+	+	2017 20		oulse Intended for Max10 oulse 1 clk/inst, intended for Max10	
pumpkin	https://github.co													2.0 126	1				N 4K 4K	1	4		2017 20		scalable, 16-bit, 16 instruction soft CP	LUT RAM inferred (small size)
pumpkin	https://github.c	om/Steve-	Steve Teal	accum	16 16	zu-3e	James Braket			6 1	450 #	# v21.2	0.67	2.0 656.	1	vhdl	6 myco	Y asm	N 4K 4K	1	4		20	20	scalable, 16-bit, 16 instruction soft CP	
p-vex	https://github.c		Thijs van As	VLIW	32 128	kintex-7-	3 James bypas	ss 1660	-	6 1	233 #	# 14.7	1.00	1.0 140.	1	vhdl	26 system	Y yes	N	7	3	32	4 2005 20			probable degeneracy, LUT RAM for program me
pycpu qnice-fpga	https://pycpu.w		Norbert Feurle Bernd Ulmann	picc	16 16	 	-	+	++	+ + -	\vdash	+		-	1-	myhdl Y vhdl	40 quince_cp	V	N N 64K 64K	N 1	Q A	16	2013	https://pycpu.	wor python hardware processor .con derived from NICE: http://www.vaxm	DDD11-like no byte operations
qnice-rpga grisc32	https://onencor		Viacheslav			arria-2	James Braket	fi 3075	 	A 4	144 #	# a13.1	1.00	1.0 46.	9 I		8 grisc32	Y yes	N N 64K 64K N 4G 4G		4	32	4 2010 20	11	grisc32 wishbone compatible risc core	
qs5-rible	http://www.san		John Rible				3 James Braket			6				1.0 95.	3 X	verilog	1 qs5_mix	1 / 5	N 256 32K	Y	1	1	1998 19		used in his class, also uses eP32	
r32v2020	https://github.c	om/dougg	Doug Gilliland	RISC																			20	21		huge download, canceled
r4000			Michael Povlin	MIPS	32 32	kintex-7-	3 James lots o	f problem	ns (6		# 14.7		1.0		verilog	2 0054		1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2			+	1994 19		does not implement 64-bit data	only a few insts implemented, test vehicle
r8051 r8-core	https://github.co	stable om/vetron	Li Xinbing Victor O. Costa		8 8 16 16	kintex-7-3	3 James Braket	fi 1031	1	6 1	139 #	# 14.7	0.33	4.0 11.	1 X		2 r8051	Y yes Y asm	N N 64K 64K N 64K 64K	N 3	5	16	2015 20	19	university project, doc in portuguese	evnanded R8 ISA
raptor16	www.spacewire	,	Steve Haywood		16 16	kintex-7-	3 James Braket	fi 590	1 1	6	319 #	# 14.7	1.40	2.7 280.	2 X	vhdl	1 raptor16		N N 64K 64K		1	10	2004	1	8 data & 8 adr regs	no multiply, 8 adr modes
raptor64	https://opencor	alpha	Robert Finch	RISC	64 32											verilog	63 raptor64	Υ		Y 10	5 2	96	9 2005 20		16 register sets, inst & data cache, me	ISA not finished, core runs
rca110	https://github.co		jadelsbach	rca110													2 rca110_cp						20	15 http://www.b	itsavers.org/pdf/rca/110/TP1134 RCA110	
rcpu recon	https://github.co		redfast00 ieff lieu	RISC Nios II	8 16 32 32	1		1	++	++	\vdash	+	-+	-	L	verilog verilog	5 rcpu	Y yes		Y	+	6 32	20	19 https://github	.con verilog implementation of Python em	ulator, six 16-bit registers software helper files also
recon recore54	ntaps.//gitnub.co		jett lieu Hans Tiggeler	PIC16			3 James Canno	ot find <	ore oke	6		14.7	0.33	1.0	1	verilog	20 rcore54 s	Y yes		Y	+	3Z	1999	nicips.//nackad	not available at ht-lab website	www.ht-lab.com
reduceron	https://www.cs		Matthew Naylor/Tom		J 14		Colling		png ,		#	#	3.33		IX	*****	Reduceror		255 410				2008 20	18 https://github	.con hardware for functional programming	red-lava generates the RTL
reflet		om/Arkaeı	Maxime Bouillot	accum	8 8											verilog								https://github	.con original design	most ops between accumulator & register, risc
reonv	https://github.co		Lucas Castro				3 James many			6		# 14.7		1.0		vhdl			N 4G 4G	Y	1	32	2017 20	18 https://strijar.	uses Leon infrastructure with risc-v IS	
reverse-u16 rf68000	https://github.co		A.T. Robert Finch				James Braket James missir		1-1	4 60	#	# 14.7	0.33	4.0	Х	Y vhdl	29 zxpoly 7 rf68000	Y yes	N N 64K 64K N N 4G 4G	Y	+	16	2015	22	SOC project using T80, HDMI generate mc68000 similar core, BCD instruction	retro Z80 based on T80 by Daniel Wallner
	neeps.//opencon	aipna	Nobel Criticil	1 00000	1 25 16	zuoe	hames missi	iig ir	-		-					I system v	/ 1108000	riyes	· · · · 46 46			10	2008 20	-41	Inicoopoo sinilar core, BCD instruction	3 Have validities

Column	_uP_all_soft folder	opencores or prmary link status	author	style /	lata sz st sz	FPGA repo		LUTs ALUT Dff	CT ?	blk F	late		MIPS clks		ven dor		#src files	top file .		fltg ->		ax byte					secondary web	note worthy	comments
Seminor Semino	-fcooo	prmary link	Dalant Final	cione	12 12	ter	ents	ALUI	[ram ma	_		/inst ins	/101	dor			-60000	cnain	pt I	CAC C	adrs		reg	en y	ear revis	link	Different forms affords and his advance	42 bis consider the lines Control
See	rf6900	https://opencores.org/pro	Nobert Finch	6809	0 0	artix-7 Jame	es Brakerie	4200	6	3 4			0.50 4.	0 2.4	Ŷ				Y asm	N N	1014 1	4G Y		8	- 2	022 2022	nttp://www.finitro	Different from rt16809: 36-bit adrs, op	12-bit version, has inst. Cache
See -					12 12				6							V system v	21 1	-fc0003											
Montheling and Monthe					_	artix-7 Robe	ererinen	0300	1	J 1	20 ##	V2.1.2	0.30 4.	.0 2.3		system v	92	10003	1 (33111					0					
Column C					16 16	kintey-7-3 Jame	es Brakefi	349	6 1	5	26 ##	14.7	0.67 3	0 336.8	×			CPII	V asm					8	4 2				
See - 1			Wallaci IIIIIoi		8 8	KINTER 7 STUNIE	CJ DIGICEI	545	1 1		20	24.7	0.07	330.0	T ^		15 (0					8	-	7			riavara aren, enesis projece	derived clocks, estimated derating
Martine Martin Martine Martine Martine Martine Martine Martine Martine Martine		https://github.com/Shiche	Justin Qiao	risc	32 32										1	Y system v	98 0	сри	Y asm	Υ	4G 4	G Y	28	32	5 2	2022 2023	https://github.com	real-time device 4 recognizing handwi	senior project at UW, MIPS derivative (WISC-SP
Section 1.	risc0	https://sourcefo beta	Niklaus Wirth	RISC	32 32	kintex-7-3 Jame	es Brakefi	1186	6 4	6 1	10 ##	14.7	0.67 1.	0 61.9					Y yes						2	2011 2018			Lola: https://people.inf.ethz.ch/wirth/Lola/inde
Sept. 1. Sep	risc-16	https://github.co stable	Bruce Jacob	RISC	16 16	i							0.67			vhdl	12 9	soc					9	8	2	2000 2015	https://user.eng.u	single cycle, pipeline & OO variants	Little Computer (LC-896) derivative
Column C		https://github.cosimulation	Alexander Archer		16 16	zu5e Jame	es simulati	tion only								vhdl	7 (сри					14	8		2019		educational	inspired by the ARM7 ISA
Miller Mi	risc16f84		John Clayton		8 14		es Brakefi	375	6	3	92 ##	14.7	0.33 2.	0 172.5	IX	verilog	1 r	risc16f84_	Y yes	N Y		K Y			2			derived from CQPIC by Sumio Morioka	other variants with RTL
Section 1.	risc5		Niklaus Wirth	11150	32 32	Lu Sc Sunne	es IBUF clo	ocking	6 4	2	13 ##	v21.1	1.00 1.	.0	ILX	verilog	8 F	RISC5Top	Y yes	Υ	9	G		4	2	2017	http://www.astrob	minimalist Wirth, part of Project Ober	32x32 multiplier, wikipedia entry
Second Column Second Colum					32 32																								
March Marc					32 32															Y	4G 4	iG .					http://www.astrob		
See					32 32														. ,,				\vdash				http://www.astrob		
Column C						atrix/-35 Jame	es Braketi	2913	ь	48									. ,										
Series Se					9 14	kintov 7 3 lame	or BLOC or	onstraint orrors	6						ILX								+	16			nttp://www.astrot		
See -					64 16		es RLOC LL	Unstraint errors	1		_	14.7	0.33 1.	.0	1						230 4		20	16					
Part							es Brakefi	355	6	1	54 ##	14.7	0.33 2	0 71.5	x						256 2			10	1		https://github.com		
Service Servic					8 16	MITTER 7 STUTIES	CJ DIGICEII	333	Ť		J-1	24.7	0.55	71.5	Ê												nccps.//giendo.com		
Segue 1 to 2 to					16 16		+		\Box	\neg					1				,,,,,,	-		-							
See	risc-fuggit			RISC	32 32									1				riscmain						32	-17	2019			hes, schematic conflicts with documentation on
Processor Proc	riscmcu			AVR	8 16				4						_1_	vhdl	15 N	v_riscmcu					92	16				thesis	added 5 inst to AVR
Second					JL JL	MITTER 7 5 Junio			0						,	viiid.													
March Marc	risc-processor				32 32																			32			https://github.com	two designs with same name	MIT course work
The property of the property o				p.ccc-c		kintex-7-3 Jame	es Brakefi	109	6	3	70 ##	14.7	0.33 2.	.0 560.7	X		1 r	riscuva1 c					35	ш	2			Verilog source included in PDF file	also VHDL version by Bikash Gogoi with identica
Second Column Col							\perp		$\sqcup \sqcup$		_	\sqcup		+	1								\vdash		_				also single issue version
Section Process Proc						1	لبيا		+	_	-			_	1								$\perp \perp$		_				
Company Comp						kintex-7 Jame	es Brakefie	eld	6	_	##	14.7	1.00 1.	.0	1	2000	ŀ	bonfire_cr		v	4G 4	G Y		32	+	2018			comingled lxp32 & RISCv; poorly organized gith
The part of the							+		+++	-	+	\vdash			1	scala	-		1/						-	040 2020		'	
Control Cont							+		+++	_	+	\vdash			₩	hi			. ,						- 2				
The color of the		inceps,//gichab.com/in c c			32 32	arria 2 Jame	or Altora	2616		1	70 ##	a10 0	1.00 1	0 603	+-	Diuespec Divistom	verilo	g					45	32	6 2	2020			
Fig. 1 Property					32 32	arria-2 Jame	es Aitera	2010	A	- 1	/8 ##				+		/ (AE	32					doesn't make use of block RAM RTL
Proc. Proc						artiv-7 Jame	oc Brakofi	config'd for sim	. 6	_	***				1		26 1	Disc5CD11							- 1				has ton schematic
Section Sect					_	altix-/ Jaille	es biakeii (COILING OF TOT SITE	0	_		VZZ.Z	1.00 1.	.0	1								43		2 2	LULL			small, simple vet SOC, see also his tim & vanilla-
Proc. Proc									+	_			1.00 1	0	 	. system v	35 (core_top									https://github.com		
Fig. Proc.		https://github.co.untested	openhwgroup								\top				1				Y ves	Y	4G 4	G Y							
Figure Proceedings Proceedings Proceedings Proceedings Process					_	kintex-7-3 Mare	celo Sams	1000	6	2	20 ##)	verilog	4 (darkriscv					-						
Fig.	riscv engine-v	https://github.co.untested	Antti Lukats	risc-v	32 32			306	4				1.00 6.	.7	AL	verilog	11		Y yes	N	4G 4	G Y	45		2	018 2018	https://riscv.org/2	RISC-V contest 2nd place, 8-bit ALU	no source for xilinx, no implementation docs
Mary Part Mary					32 32																		45		2	2020 2023			100MB of images deleted
Mary Part Mary	riscv_fwrisc	https://github.co untested	Matthew Balance	risc-v	32 32	ice40 Matt	thew Bala	1653	4		##		1.00 6.	.7	AL	system v	8 f	fwrisc_fpg	Y yes	N	4G 4	G Y	45	32	2	2018 2018	https://opencores	featherweight entry 2018 RISC-V cont	0.15 DMIPS/MHz
Standard				risc-v												system v			Y yes					32					
The part Stand Part Stand Part Stand Sta					32 32	virtex-u-2 Jan (Gray	320	6	1 3	75 ##	v16.4	1.00 1.	0 1172	X							_							
Figs 1985					32 32											viiid.	-10				4G 4	G Y							
Proc. International Conference Internation					32 32					_						system v	53		Y yes	N	4G 4	G Y							
Fine Process Process Fine Process Section Fine Process Section Fine Process Fine					JL JL		+				_	-			₩	verilog	18 h	hazard5_c	Y yes	N	4G 4	G Y							
Fig. 2 1 1 1 1 1 1 1 1 1		https://github.cd stable	Paolo Mantovani			liintaan 7 3 Inna				_		14.7	1.00 1	0	₩			hl5	Y yes	N	4G 4	G Y	45						
Figure F									6	22								e203_cpu_	y yes	N									
Figs. Part						kintex-7-3 Jame	es Braken	14119	0	32	62 ##	14.7	1.00 1.	0 4.4	^	Y verilog	141 6	e203_SOC_	y yes	N N	4G 4	G Y	-						
Figs. Inter- In			Philinn Wagner		32 32				+					-	1		27 i												
Figs. Inc. Attack Inc.					32 32				+	_			1.00 20	0	1										Ť		nccps.//www.iowi		
Finest Internation Inter					32 32		+		\Box	\neg					1	verilog	17	kianv	Y ves	N	4G 4	G Y				2021			
Five Misses All Pet Part Deliver State All Pet Part Deliver All Pet Pa	riscv lattice	https://www.lat stable	Lattice Semi	risc-v	32 32	machXO3 Latti	ice Semice	1507	4	4	60 ##		1.00 1.	0 39.8	L	Y								32	5	2021			
Figs. Processor Processor Figs. Processor Figs. Processor Figs. Processor Processor Figs. Processor Proc		https://github.co scala	Alex Bradbury	risc-v	32 32											Y scala										2017	http://www.lowris	version 0.4-lowRISC with tagged mem	ory and minion core
Fineston Prince	riscv_microsem	https://github.cc stable	Microsemi	risc-v	32 32	polarfire micr	osemi	8614	4 2	10 1	22	L11.8	1.00 1.	0 14.2	!	proprieta	ary								2	2016 2018	https://www.micro	is encrypted IP	has caches
	riscv_minerva	https://github.com/lambd	lambdaconcept		32 32				$\perp \Box$. ,,					32	6				
Exc. p. c. tips Exc. p. tips Exc. p. c. ti		https://github.com/gsmec			32 16	KU060 Grae	eme Smed	423 61	1 6	2	00 ##	v22.2	1.00 4.	0 118.2	Х	verilog	2 r	minimax	Y yes	N	4G 4	G Y		32	2	2022 2023		LUT count comparisons with other rise	most 32-bit insts microcoded, limited 16-bit ISA
Text Propriet Text Propriet Text							\perp		$\sqcup \sqcup$		_	\sqcup		1	1	$\sqcup \sqcup$	\sqcup		\perp				$\perp \perp$	$\perp \perp$	_				
Fistor Intest I		Tittp3.//gittlab.com/ nobot	IIIISIIG REVIISIIVIII		32 32		1	42205		+		$\vdash \vdash$	4.00		1		2 r	riscv	1 1903		70 7		\vdash		+	LULU			video: Tang Nano & LCD doing Chip-8 games
Fiscy Fisc					32 32				6			-10.1	1.00 0.	4 29.1	1		25						\vdash	32	-				
Fixer Instance I						ejenene ni etep																			- 2				
fiscy nissy nittos:					32 32				A						1 :	proprieta			/						5				
Fiscor Procedure Procedu					32 32				A						H				/					32	5			free license, small inst & data mer	RV32IA spec, IVIZUN IOF Feg file, Interrupts
fiscy or an https://sithub.com/issaes. A					JL JL	arria-10 intel	iastesi	13/3	A	3	UU ##	q21.5	1.00 1.	U 222.3											2				
Fiscy 23 23 23 23 24 25 25 25 25 25 25 25					32 32	strativ-5 vector	orblox	1082		7 2	44 ##	14.7	0.98 1	0 221 0									+		2		nccps.//www.gaish		
fiscy percyal https://fithub.com/and/microstropercyal https://fithub.com/and/microst					32 32	Sulative Acti	O/DIOX	1002		- 1 2		14./	J.JU 1.	.v _ ££1.U	1								+		- 1	2021	https://ees.hs-aug		
fiscy pictors https://fithub.com/artesc ATeCS (Un Madrid) fiscy of 64 52 kintesy ATeCS (Ind Madrid) fiscy		https://github.com/nsa-ee			32 32		+ +		+++	\dashv	\top			+	t	vui	2001						++		1	2022 2023	https://chinmunkl	multi-page tutorial on uP design negr	https://github.com/jammiturai/jammiturai
Instruction					_	kintex7 ArTe	C larges	57129 27996	6 6	_	50	v20.2	1.00 2	.0 0.4	Х	system v	~60		/						-				
fises picov32 https://fithub.c beta Clifford Wolf risev 32 32 xcku3p-3 Cliffor large 2019 2016 2022 xcku3p-3 Cliffor large 2019 2016 2012 xcku3p-3 Cliffor large 2019 2016 2018 xcku3p-3 Cliffor large 2019 2016					0. 02		000	1		\neg	1			1	T .			ıg											
Fiscy picory32 https://github.c beta Clifford Wolf riscy 32 32 xxtusy3 xxtusy3 32 xxtusy3 xxtu					32 32	xcku3p-3 Cliffo	on small	761 442	6	7	69 ##	v16.2	1.00 3.	0 336.8	X														
Fiscy_picov32 https://github.cl beta Clifford Wolf fiscy 32 32 GWINN-9-Jean-Large 8594 5278 4 2 32 27 ## 1.00 3.0 3.3 X verling 1 picov32 Version 1					32 32								1.00 3.	0 127.0	X									32					designed for minimum LUTs
fiscy picov32 Intros://Rithub.c beta	riscv_picorv32	https://github.co beta	Clifford Wolf	risc-v	32 32	GW1NR-9 Jean	-L small			8	27 ##				X	verilog	1 1	picorv32	Y yes	N				32			https://www.cnx-s	mimimal features, soc options	https://github.com/sipeed/TangNano-9K-exam
fiscy_piton https://github.cg beta Clifford Wolf fiscy 32 32 kintex-V-3 cliffor fiscy				risc-v	32 32					32	27 ##					Y verilog				N	4G 4	G Y		32			https://www.cnx-s		
iscv_potato https://github.cg untested Andreas Kurth riscv 32 32 kintex-7-3 James Brakefi 2467 6 116 ## 14.7 1.00 1.0 ## 14.7 1.0 ## 14.7 1.00 1.0 ## 14.7 1.0 ## 14.7 1.00 1.0 ## 14.7 1					32 32	kintex-U-3 Cliffo	on small	761 442				v16.2	1.00 3.	0 198.9	X	verilog	1 [picorv32	Y yes	Ν									LUTs & Fmax for Kintex, Virtex & Ultrascale+
inscv_pilolino https://githbub.cu untested hutes://githbub.cu untested pulserain.com riscv 32 32 32 32 32 32 32 3					32 32												31 r	rv32_core	Y yes										
inscv_pilolino https://githbub.cu untested hutes://githbub.cu untested pulserain.com riscv 32 32 32 32 32 32 32 3					_					1			1.00 1.	.0 47.1	Х	B vhdl	24 p			N N	4G 4	G Y						risc-V interger only, no mult	"rocket-core" version at risc.org
riscv_reindeer https://github.cg untested pulserain.com risc-v 32 32 A verilog Y yes N 4G 4G Y 45 32 4 2018 https://riscv.org/2 RISC-V contest prize					32 32	arria-2 Jame	es missing	g files	A		##	q18.0		+	1										2	2015 2020			
					32 32		\perp		+++	_		$\sqcup \bot$		+			8				4G 4	G Y			_	2020			on design issues
risky renny Introcy/rithub com/lebellures (factor) risky 22 22 23 23 24											_	$\vdash \vdash$		_	AL	verilog	\vdash		Y yes	N	4G 4	G Y			4 2	2018 2018			
Tights in the second control of the second c	riscv_reonv	https://github.com/lcbcFo	Lucas Castro	risc-v	32 32	spartan-6 Waji	ih Yousse	3370	6	1	33	ш	1.00 1.	0 39.4		$\sqcup \sqcup \sqcup$			Y yes	N	4G 4	G Y	45	32	L	2018	https://www.hinda	Lightweight Cryptographic Instruction	risc-v version on Leon3 tools

Section 1.	_uP_all_soft folder	opencores or prmary link	author	style /	data sz inst sz	FPGA		om LUTs	Dff 5	S blk	F max	g tool	MIPS /inst		KIPS v	en o		#src files	top file	tool chain	fltg -\rac{D}{2}. Ag		ax by		adr # mod reg	pipe g len		secondary web	note worthy	comments
Section 1. Market 1. Marke	riscv_riscboy	https://github.com/Wrent	Luke Wren	risc-v														54 ri	iscboy_fp	Y yes									portable games console desgn, PCB d	sgn, see riscv_hazard3&5
Section 1.		inceps.//gicinab.co				!																								
March Marc					32 32		0.11.011	220		40 4	400		1 4 00		20.4	_	system v	28 r	5p-mouse						3:	2				
March Marc					32 32					12 1		## 14.				+			ore			4G 4	G Y	-	3.	2		http://labs.domip		
Security Control of Co						zynq	Susuillu iv	/1851 20100	0 0		90		1.00	1.0	3.2		system v	ernog		Y ves	N	4G 4	G Y					https://github.com		
Control Cont						kintex-7-3	Jörg Misch	he 545	5 6		200	##	1.00	1.0	367.0 Al	MX	verilog	4 p						Y						
See					25 25									1.0	9.3	Х			v01_selft					Y	3:	2	2015 2017		all files in one directory	two self test tops
Section 1.							James Bra	kefield	A			## q18.	0											Y				https://roalogic.co	<u>m</u>	
Section 1.					16 32											A			v16poc					Y 33						
Control Cont					32 32								+											Y	3:	2				
Section 1. Supplies for the control of the control		https://github.com/scarv/	Daniel Page													Y					_		_	Y				https://www.ukris		
Column		https://github.cr untested	Syntacore	risc-v	32 32	arria-2	James Bra	kefield	A			## q18.	0				system v	47 s	cr1_top_a	Y yes	N	4G 4	IG Y	Y	3:	2		http://syntacore.c	<u>om</u>	
Control Cont													_				system v	47 s	cr1_core									http://syntacore.c	<u>om</u>	
The control of the co					32 32		Olof Kinda	gron 211		0.5	-	***	1.00	22.0		L	verilog	17 S	erv_top	Y yes										https://github.com/olofk/corescore
Security Sec					32 32	vu3/p	Oloi Killuş	gren 21.	3 0	0.3		***				^			erv_top	V ves	N	4G 4	ig v		3:	2 3				several web sites & datings
The section of the control of the co			TT Widdids										1.00	1.0							N	4G 4	iG 1	Y			LUIT LULI			
State Stat	riscv_sifive				0. 0-	!														Y yes					3:	2				
Column C		https://github.co WIP	Florian Zaruba		32 32													87 s	nitch	Y yes	N	4G 4	IG Y				2023	https://www.pulp		C-V core (RV32I or RV32E), 32-bit integer and 64
The control of the property of the control of the c					32 32			_	+	$\vdash\vdash$	\vdash	-	+	\vdash		_		+.	on								2019 2021	https://giters.com		
						zu-2e	James Bra	kefi 177	5 6		208	## v19	2 1.00	1.0	117.4	+								Y					,	under grad thesis
State Control Contro		https://opencores.org/pro	Rafael Calcada						4 6								verilog	21 s	teel_top	Y yes				Y			2020			
Mary							Weste hig		8 6	7 02							system v	erilog		Y yes		4G 4	G Y	Y					9 stage pipe, dual issue	risc-v SoC for fpga, riscv_swerv_eh1_fpga now a
Company of the property of t						zynq		155:	1	1	123	_	1.00	1.0	79.3	IX				Y yes	N	4G 4	IG \	Y	3:	2	2017 2022	haa//		
Marchell State 1965 1975										1	1	_	1.00	3.0						V voc	N	4G 4	G \	, 	2	2	2022	nttps://poets-proj		
Section Control of					32 32			-	+	4	+	+			\dashv	\dashv								Y			LULL	https://opencores		
Secondary Control Co	riscv_urv-core	https://github.co error	Tomasz Włostowski		32 32	kintex-7-3						## 14.		1.0		士		Шľ		Y yes	N	4G 4	IG Y	Υ	3:	2				
Section Processing Proces					32 32	zu-5e			2 6			## v21.	1.00	2.0			verilog	26 fr	rv_cpu_a:	1 965				Y			2019			ng the rv32imc
Control Cont					32 32						150					.,		26 fi	rv_cpu_a:					Y	3:	2 5	2019			
The control of the co											246	_				^			mallest		_					+				
The content of the																									3:	2				
No. Months Mont	riscv_vhdl	https://opencore errors	Sergey Khabarov	risc-v					issing type 6			## 14.	7 1.00	1.0						Y yes				Y				https://github.com		
Mary						!									,									Y						
Martin M					32 32	zu9p	Paul Camp	pbell	6		25	v22	2 4.00	1.0				51 c		Y yes	N	4G 4	G Y	Y				https://hackaday.o		8 IPC (instructions per clock) peak, goal ~4 aver:
12 12 13 14 15 15 15 15 15 15 15	rise				16 16	kintex-7-3	James mi	ssing black	hoxes 6	1		14.	7 0.67	1.0		x		26 ri						Y				en wikiversity org		
No.	rj32												0.01											Y 32						nanogo compiler, youtube videos
						!																		Y					Digital schematic, 16-bit data paths, n	nicro-coded, multi-cycle
Inter-Appeared with																													single pipe stage, passes simulation	24-bit word operations only
Start																													single pipe stage, passes simulation	24-bit word operations only
March State Stat																														
MISSON M				RISC													vhdl	8 t	ор	Y asm	N	64K 64	4K Y	Y		8	2020 2022	https://git.sr.ht/~	originally TTL/schematic, beginner's p	doc PDF file huge
Miles Mile																							١	Y						
Processor Application Ap									0	,																				
1809/1909/1909/1909/1909/1909/1909/1909/																										-				see also fi6809 variant
Processor Proc		and the second second			16 8	kintex-7-3	James Bra	kefi 4514	4 6						8.6	х .	verilog	57 rt	tf8088					Y				THE PERSON NAMED IN COLUMN		
State Stat	rtx2000	http://www.mpe asic	Tom Hand		16 16	i																							Harris Corp., FPGA version at MPEfort	descendent of the Novix NC4016
ASS September ASS Sept										8 59														Y	3:			https://en.wikiped		
Sept	s16x4a				10 4							## 14.								Y										
66602					10 10	ui tix 1						## n13								Y asm					+	+		https://gitlah.com	/baioc/s4pu	TOTAL TOTAL CONTROL OF CONTROL
Secretary Secr	s64x7										اتط	1,20.		اتط			verilog	4 s	64x7			16E 16	6E \				2017		64-bit simple Forth engine	
Sept. Interpretation Sept. Interpretation Sept. Se										1 10		## 14.												N 20	10					
Samp-quadrage Mitos://Bonescord systems: [aground Mips 32 22					16 8					\vdash		шш												Y	_	\vdash		https://www.jami	' '	
Sayeh Dista: Figure Dista: Figure Dista: Figure Dista: Figure Dista: Di					32 22	kintex-7-3	James no	101 48	6	\vdash	200	## 14.	/ 0.10	4.0	104.2	^		15 n						7 5 V	2.	2		nutps://shirishkoin		
Sayeh Description				14111 3							+		0.67	1.0	<u> </u>	+		S												
Samp Column Free Samp Column Free Samp Column Free F		https://opencore stable	Alireza Haghdoost, Arn	RISC									7 0.67	1.0		Х	verilog	13 S	ayeh		N	64K 64	4K		3:	2	2008 2009	haghdoost.persiar	gig.com	simple RISC
Scamp Complete Scamp Scamp Complete Scamp					32 32							## 14.		1.0	129.9		vhdl	13 c			Υ	4G 4	G		3:	2	2000 2000			high number of DFF
Scart Section Sectio					32 8	virtex-6	Brad Ecke	rt 197	7 6	\vdash	150	_	1.00	1.0	75.9	Х				V		CAV C	AV	+	_	+	2010	hada a differentia d	-,	aistone of TTI consists
Schoolings https://sithub.com/MIPS/ Andrea Guerrier RISC 32 32 32 32 32 32 32 3					16 16	kintey-7-2	lames mi	ssing signal	declarati 6		++	1/1	7 0.67	1.0	-+	+					N			122	11	6 4		nttps://nackaday.		
Secretizate Name					32 32		- Jine 3 1111	₅ 3ig1idi			\vdash	14.	3.07	1.0	t	_	******	20 3	23.03					122	1			https://github.com		
Senior-sagn-1 https://github.cg/mulation/Nranjan Ramadas RISC 64 32 kinter-73 James way to 15009 6 32 75 ## 1.7 1.00																				yes								www.lirmm.fr/AD	AC	
Simple Description Simple Description Simple Description Simple Description Descri						kintex-7-3	James wa	y to 135009	9 6	32	75	## 14.	7 1.00	1.0	0.6	_			ipeline	$+$ \Box	N Y		1	Y 137	3:	2 4-8		nrbramadas.appsp		64-bit data paths, superscalar, branch analysis
Single_V https://libre-soc_ore/docs_ luke Leighton RISC 64 32						_	-	+	+	\vdash	++	+	+	\vdash	-+			10		+	+	\vdash	+		+	+		https://www.		hoth mins & rissu BTI
Single_Cyc_Cyb_https://www.fpgaadstudent_com/g/kerilog-croidest.html 16 16 16 16 16 16 16 1						1		_	+ +		+	+	1	\vdash	-+	+		+		Y	Υ		٠,	y 8	3.					
Single-yc-cpu https://github.cg mature Victor A Pajaro MIPS 32 32 32 32 32 32 32 3								-	+ +		+	+	+			+		2 5	ingle cvc	mips	+	64K 64	4K	+	3.	+	2010 2022	https://www.fpga	4student.com/p/verilog-project.html	nos are respect or whiteff Alsup
Sturm https://github.com/james James Sharp RISC 16 16 16				MIPS	10 10												vhdl	30 A	lvarezPaja	ro_single	N	4G 4	IG Y	Y	3:	2	2019		nice schematic and clear description,	course work
soct280 http://sowerbut stable Will Sowerbut W															\Box		verilog	54 s	lurm16_s	Y asm	N	64K 64	4K \	Y 20						
Softwarcore https://poencores.org/proc. AVR. 8 16 atrix-7-3 XI. Y lverliog. 14 for Y yes N 64K 64K Y 2019 2023 https://scofinet/s full implementation of AVR 2-tragge pil variants: VR2, AVR2.5, AVR2.5							1		-	-		ин	7 0 00	2.0	4.0										- -	8				
softcore-cpu https://github.com/a/med Aymen Sekhri RISC 32 16 I vhdI 15 control_ur Y asm N 4G 4G Y 32 7 2019 2020 course project, seven "x86" registers, 32-bit immediates, multi-cycle design softpc https://github.com/airead Michael S Nios II 32 32 cyclone-1 (Michael block 613 4 1 180 q17.1 1.00 5.0 58.9 vhdI 13 nios2ee Y yes opt 4G 4G Y 32 2019 nine variations in attempt to improve 16-bit ALU							James coi	nstr 2568	8 6	15	93	## 14.	/ 0.33	3.0										Y	+	\vdash		https://szofi.no*/s		
softpc https://github.com/alread Michael S Nios II 32 32 cyclone-1 Michael block 613 4 1 1 80 q17.1 1.00 5.0 58.9 vhdl 13 nios2ee Y yes opt 4G 4G Y 32 2019 nine variations in attempt to improve 16-bit ALU						au i^*/*3		-	+		+	+	+											Y 32	-	7		ncps.//szon.net/		
						cyclone-1	Michae blo	ock F 613	3 4	1	180	q17.	1 1.00	5.0			vhdl	13 n	ios2ee	Y yes	opt									
	spam-1	https://github.cosimulation	John Lonergan	vliw	8 48												verilog	С				64K 64	4K \	Υ			2019 2022	https://hackaday.i	8 Bit CPU Hardware Implementation i	TTL modules with verilog

	_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz nst sz	FPGA repo	r com	LUTs ALUT Dff	mults	olk F am ma:	date	tool ver	MIPS clks		ven		#src files		tool	fltg ->- pt -Y		ax by		adr #	pipe len		secondary web	note worthy	comments
Section 1.	sparc64soc	https://opencore	alpha	Dmitry Rozhdestvenski	SPARC	64 32	kintex-7-3 Jame	s errors		6	+	##	14.7	2.00 1	.0		Y verilog	263	W1	N	Υ .						2009 2010		huge source file count	work in progress with no progress
Section 1.	spartanMC				RISC	18 18			853	6 1	2 12				.0 94.	5 X	Y verilog	38	spartanmo	Y asm										, , , , , , , , , , , , , , , , , , , ,
Column C		https://github.co	stable	Lini Mestar	x86	32 8	kintex-7-3 Jame	s Brakefi	32144	6 4	28 7	3 ##	14.7	1.00 2	.0 1.			37	top_sys					Y				http://lmeshoo.ne	gate level dsgn, vivado project also	http://img.youtube.com/vi/2W1guyhCJuE/0.jp
The section of the control of the co	spu-mark-ii		_				$oldsymbol{ol}oldsymbol{ol}oldsymbol{ol}oldsymbol{ol}ol}oldsymbol{ol}oldsymbol{oldsymbol{oldsymbol{ol}}}}}}}}}}}}}}}$	$oxed{\Box}$		$\Box\Box$	\Box	Ш				lΠ	vhdl	17	soc	Υ	N	64K 6	4K \	Y 34	-T	\perp			micro-code ISA stack machine	
See Language	src											\perp				1							_				2010	http://www.zeepe		
Note 1							kintex-7 Rodn	ey Sincla	196	6	47	4	14.7	0.33 1	.0 797.											3				
The second secon	aappe				0005	8 1b	cuclono10 lamo	c Prokofi	E101	1 6	20 6	c ##	a10 0	0.67 0	2 25											+	LULL			
See Learner Control of						16 16	cyclone 10 Jame	s Braken	2101	4 6	29 6	10 ##	Q18.0	0.67 0	.3 25.					Y asm								nttps://people.ecc		
Service No. 1900.		https://github.com				16 16						+				Ť					_	0410		2.5		1		https://www.instr		
Section 1.		https://opencore				32 32	kintex-7-3 Jame	s Brakefi	2312	6 3	17	9 ##	14.7	1.00 1	.0 77.	4 IX				Y yes	N	4G 4	IG Y	Y	3	2 8	2011 2014			
See		https://opencore	beta	Stephan Nolting	ARM7	32 32	kintex-7-3 Jame	s Brakefi	3514	6 3	4 15	9 ##	14.7	1.00 1	.0 45.	2 X		40	storm_top					Y	3	2 8	2012 2015		STORM SoC	cache & no peripherals
Section 1. Supplies that the control of the control																								N 8	2			http://www3.sym		
		https://opencore					kintex-7-3 Jame	s Brakefi	1916	6	17	2 ##	14.7	0.67 3	.0 20.	1 X				Y yes	N N	64K 6	4K \	Υ		7				no segment registers, limited op-codes
Service Memory M		https://github.com						+ +			_	+				+				v	N	46 4		,	2	,				S A Constitution
Control Cont		http://www.eec					strativ 2 Mich	ael Pitch	207	Λ 2	±9 13	6 ##	70 N	1.00 16	0 39	1 1		15	ssrv_top	y yes	IN	46 4	16	Y	3					
St. M. C. M.										A Z								11	wf68k00in	Y ves	N N	4G 4	IG Y	Y	1				for use as an Atari ST	Copyright 2003,2006,2003 Johathan Rose, and
Seedle Se						32 32				6						Ť				. ,		10 .		`						has testbench & caches
See	sweet32	https://opencore	alpha	Valentin Angelovski	MIPS	32 16				6 1	14	2 ##	14.7	1.00 1	.0 135.	1 X				Y yes	N N	4G 4	IG 1	Y 26	1				targets MACHXO2, no RAM	
Seed the search and provided p	sweet32	https://opencore	alpha	Valentin Angelovski		32 16											Y vhdl	28	sweet32_t	Y yes	N N	4G 4	IG Y							clock divider to Sweet32_v1_core
Set Manufall							kintex-7-3 Jame	s Brakefi	1177	6 1	11	.6 ##	14.7	1.00 1	.0 98.	3 X			Sweet32_v	Y yes	N N	4G 4	IG 1	Y 26						
Section		https://www.ipc										\perp				4-		_		Y	Y							https://groups.go		
Service Servic		https://github.com					-	too	uloc	+++	-	+	$\vdash\vdash$	-	+-	1								Y 31				ļ		
March Marc							1 -	too many	/ 105	+++	+	+	\vdash		+	1				+	IN	46 4	ю	+	3	-				too many los
*** A 1900 - 100 -						8 12	kintex-7-3 Jame	s Brakefi	474	6	1 10	7 ##	14.7	0.33 1	.0 136	3 IX				Y ves	N N	256	2K	y	-	t				bad weblink
St. Control						8 8	tex / Sydine	- Tunci			1 13		2-7.7	2.33	150.	1		65	CDP180X					Y 100	1	5				
1. 1. 1. 1. 1. 1. 1. 1.							spartan3 Zolta	n Pekic	1022 344	4		##	14.7	0.16		Х	Y vhdl	26	EMZ1001A	Y asm	N Y	128 4	1K	59			2022			
Septiment Septim	sys0800																vhdl	26	sys0800	Y yes	N Y	12 5	12					https://hackaday.i	calculator chip, both TI Datamath and	256x52 micro code
Note Property Pr	-,															4	2110	15	sys9080					Y		_		https://opencores	8-bit 8080 CPU based on 29XX bit-slic	e series of devices AMD 1978 51 pge ap note
See						8 8						_												Y				//		
Septiminary and the property of the property o						8 8																		Y 44	12	0				anoncoros dounland LIRI incorrect uso sal E
Seed processory of the processor of the proce						0 0																		7 44 V	15	9				opencores download one incorrect, use core
Service Service (a) The properties of the service o				,		8 8			_	-	_	_	_											Y						
The control of the business of the second process of the second	system6801	https://opencore	stable	Michael L. Hasenfratz	6801	8 8	cyclone-3 Jame	s Brakefi	1507	4	3 7	3 ##	14.7	0.33 4	.0 4.				wb_cyclon	Y yes	N N	64K 6	4K \	Y			2003 2009	http://members.o	based on John Kent's 6801	tested on Apex20K, Cyclone & Straix boards
Mathematical State Mathema			stable	Leonard Brandwein	accum	16 8			709	6	8	3 ##	14.7	0.67 3	.0 26.		vhdl	23	cpu	Υ				Y 182			2016 2016	https://www.vtto	8-bitter with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller
State Control Contro						4 8												36	t400_core	Y yes	N Y	64 1	LK Y	Υ						
State Department State Department State Department State Department State State Department State Sta						8 8				-																				
State Company Compan																								Y						8032 SoC
Secondary Description De						0 0			5/5	ь	25					/ 1								·		+				
Second Continue Second Con						8 8			1389	6	16					9 X	vhdl	5	T80a					Y						al usages
Alleanness Martin										-																			250, 6000 a gameboy mac sets, seven	
Instant Inst	table888	https://github.co	alpha	Robert Finch	RISC	32 16	kintex-7-3 Jame	s Brakefi	5756	6 9	6 13	7 ##	14.7	2.00 1	.0 47.	5 X						4G 4	IG Y	Y 130		8	2014 2016		2016 version gives same reults as 201	code for cache & mmu incomplete
Semilia Staty/Plensikkog skale 1. Staty (Propriet of Semilia Staty)						JL JL				6							verilog	4	tarhi_contr	oller	N								no doc, extremely small RISC	
Service State Service				cielo_ee																										
## Part of the Par		incep.//termino.org				32 32				6																				
Segion Section Control Section Control Contr				Danier Olafana	3171110	32 32	kintex-7-3 Jame	s Brakefi	3730	6 5	11	.1 ##	14.7	1.00 1	.0 29.			48	fpu_simple	v				Y						options for fltg-pt, pipeline, mul & div configur
## 1 1 1 1 1 1 1 1 1 1						16 16	kintov 7 3 lamo	c Prokofi	2221	6		4 ##	14.7	0.67 4	0 3	_								<u>, </u>						
Part										0	-	** ***	14.7					3	TG68docC	Y ves	N N	4G 4	IG Y							
https://peercor muture beloge Valverder BISC 6 6 bit inter-x-7 james but member below fine below						12 12				6 1	1 12	3 ##	14.7																	
Mags/Josephor Mags/Josepho		https://opencore	beta		RISC	96 64	kintex-7-3 Jame			6		##	14.7	0.40 1																
http://peerco. mature matu	thor	https://opencom_n	nature	Robert Finch		64 16	zu-5e Jame	s WIP				##	v21.1	2.00 1	.0		system v	27	thor2021	Y asm	Υ	16E 1	6E \	Y	6	4	2015 2021	https://github.com	Thor-5: L1 & L2 caches, GP float & ver	plans for more features, eventually 2M LUTs
http://peercest mature abbet Friech RisC G 16 RisC G RisC G 16 RisC G RisC						JL JL						Ш																		
Self-Color Sel						64 32						+	$\vdash \vdash$			1								Y				https://github.com		
In three, but by the property of the Marshall RISC 2 8 3 3 2 8 ames degenerate synthesis 6 1 1 1 1 1 1 1 1						16 16						E 44	14.7	0.67	0 440	, ,								1.0				nitps://github.com		
ing yes or http://www.s.hird.com/space/spa	tim									-	45					/ X									1			 	TIM: Tiny Instruction Machine variab	
https://opencord. http	tiny cpu					16				6	+					IX	verilog	11	DE2 TINY					. 50		+		http://www.cs.hir	different from tinycou	uses Flex, Bison & Perl to create gcc come
ImpS		https://github.com				8 16		I				1	/			1								Y 44	1	5		https://ezrasrohot		
Intro-		https://opencore				32 32	kintex-7-3 Jame	s Brakefi	874	6	18	9 ##	14.7	1.00 2	.0 107.															
Intropy https://pencore alpha Jordan Earls RISC 8 8 arria-2 James Brakef 136 A 384 ## q13.1 0.17 2.0 235.5 IX while 2 through 1.0		https://opencorelt	era dsgi	Ulrich Riedel	accum		arria-2 Jame	s needs as									ahdl					256 6	4K \	Y			2002 2009		Altera megafunctions	
Intro- Figure Intr	tinycomputer	https://github.com								4	10	0 ##	14.7	0.17 1																
Implication Introst/Pichlub.com/fullon Dillon Huff RISC 32 32 32 32 32 32 32 3										Α																4		directory contains		
Interstrip Int		https://github.co			uccum	0 0	kintex-7-3 Jame	s Brakefi	185	6	1 17	5 ##	14.7	0.33 3	.6 86.	X								1 10	_	+		l		
Intro- Intr		https://github.com					1	++		+++	+	+	\vdash		-	+	verilog	49	riscy ton									1		
15-100 https://pethub.com/Master Felix QueelBiner accum 8 8		https://ppencor					kintey-7-3 lamo	s harker	895	6	1.4	9 ##	14.7	0.32 1	0 55	n x	vernog	10	sysarch						3	-		1	, , , , .,	
		https://github.com				8 8	kiiitex=/=3 Jame	3 Hacket	023		14	- ##	14./	0.33 1	.0 35.	1	viidi							_	\dashv	+		https://en.wikiner		
Intervious Int	tisc		beta	Vincent Crabtree		8 8	kintex-7-3 Jame	s Brakefi	195	6	8	7 ##	14.7	0.33 1	.0 147.	1 X										2		, , , , , , , , , , , , , , , , , , ,		
Intersylope Matthew Hagerty TMS9900 8 8	tms1000					4 8										L								54		L			, ,	
https://github.cg untested Colin Riley RISC 16 16 16	tms9900	https://github.com			TMS9900	8 8																64K 6	4K \	Y			2019	https://github.com	F18A is a gaming box, conflicts with C	Tang Nano 9K F18a Clone
tt-cpu https://ghthub.com/Moon Paul Campbell accum 4 4 4 5 5 5 3 5 2022 https://thrutpaeou.4-bit accum, 7-bit P.C, 27-bit index regs and a carry bit, 8 & 12-bit instructions unroados1 https://peencor beta blinesh Annayya 8051 8 8 kintex-7-3 James Brakef 1985 6 1 1 27 ## 14.7 0.33 1.0 16.6 IX verilog 7 1 verilog 7 1 verilog 8 1 verilog 8 1 verilog 8 1 verilog 8 1 verilog 9 1 verilog 8 1 verilog 9 1 verilog 8 1 verilog 9 1 v							kintex-7-3 Jame	s Brakefi	229	6 1	14	9 ##	14.7	0.33 3	.0 71.	7 X	vernog					\Box	\bot	\Box					data width 12 bits and up, no data me	emory
Lumbog051 https://poencor beta Dinesh Annaywa 8051 8 8 kintex-7-3 James Brakef 1985 6 1 1 27 8# 14.7 0.33 4.0 5.3 IX vering 74 or8051 t Ves N N 64K 64K Y 1 2011 2016 uncludes perpherials Lumbog051 https://poencor beta Dinesh Annaywa 8051 8 8 kintex-7-3 James Brakef 1985 6 1 1 12 8# 14.7 0.33 4.0 5.3 IX vering 74 or8051 t Ves N N 64K 64K Y 1 2 2011 2016 uncludes perpherials Lumbog051 https://poencor beta Dinesh Annaywa 8051 8 8 kintex-7-3 James Brakef 1985 6 1 1 1 8# 14.7 0.33 10 16.6 IX vering 6 t Ves N N 64K 64K Y 1 2 2 011 2016 uncludes perpherials Lumbog051 https://poencor beta Dinesh Annaywa 8051 8 8 kintex-7-3 James Brakef 1985 6 1 1 1 8# 14.7 0.3 1 0 10 10 10 10 10 10 10 10 10 10 10 10		https://github.cd ur					lacksquare	+		+++	+	4	\sqcup		-	1								Υ	_ -	В	2016 2016	https://domipheu		
NSO http://open.cor mature Guy Hutchison, Howard Z80 8 8 kintex-7-3 James Brakeff 1207 6 182 ## 14.7 0.53 3.0 16.6 IX verilog 6 tw80n Y yes N N 64X 64X Y 2004 2018 https://eithub.cor derived from Daniel Wallner's T80, ASIC implementations Locate cpu http://minnie.tu stable Warren Toomey RISC 16 16 atrix-7-3 James Brakeff 2678 6 1 2 ## 14.7 0.57 2.0 1 vhdl 16 cpu N N 64X 64X N 16 2012 2015 20		nttps://github.com					lista 7.21	- Desleré	1005	6 1	-	7 44	14-	0.22	0 -	17								25		5	2022	nttps://tinytapeou		gs and a carry bit, 8 & 12-bit instructions
						0 0	RITTER 7 STUTTE			- 1					.0 5.	,	vernog			. 1703		0410	711	7	-+	+		https://eith.ch	includes perphenals	I Cimplementations
Locre https://open.cord stable Myltewill MiPS 32 32 kintex-7-3 James Brakef 2469 6 1 231 ## 14.7 1.00 1.0 93.5 X verilog 25 ucore Y yes N 46 4G Y 32 6 2005 2010 MMU & caches MMU & caches											1 18													N N	1	5		nttps://gitnub.com	uenved from Daniel Wallner's 180, AS	
1						32 32		1			1 22						2110											 	MMU & caches	on-binarily scrientatic based (Logishin)
						8 16	kintex-7-3 Jame	s 512 LU		-					.0 20.			29	core									https://github.com		using muCPUv2 1 of 3 upwards compatible de
	uos								441	6										Y					3 .		2014 2017			inspired by x86 ISA

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff	blk E ram n	F g		IIPS clk	s/ KIPS			#src files top file	tool	fitg P m		yte 5		# pipe	e start la		note worthy	comments
up1232	http://www.dte		tiago de Pablo	RISC		kintex-7-3	James Brakef	220		5		14.7		3.0 122.0			3 up1232a		N 64	K 64K	Y 33	2	32	2000 20	10	bare core, prog size 4K to 64K	description in source files
up3	https://people.e	stable Bru		accum			Bruce Land	186		4 1		q8.0					1 de2_top		1							Cornell ECE576	basic core is scomp, used by up3 & de2_top'
urisc usimplez	https://oponsor		had Mavaddat lo Salvadeo etal	accum	16 16		James missin Pablo Salvade	ig module 48		5	134	14.7 (q9.1 (2.0 237.9				Y	N 5:		N 1	,		1987 20 2011	http://cs.uwate	rli Ultimate Reduced Inst Set Computer L de part of university course, simplez+i4 h	
uTTA	nttps://opencon	stable Han		TTA			James Brakef	810		5 1				1.0 237.5	,	vhdl	3 usimplez_o 23 utta struc	N asm		12 512		1		2011	http://www.ht-l	ab time triggered arch	bad weblink
v1_coldfire	https://www.silv	proprietar IPe		68000			freescale	5000	1	4	80			.0 14.2	2 1			Y yes	N N 4	G 4G	Υ		16	2008	https://www.silv	rae free for Altera	3500 LUTs on Stratix-III
v586	https://opencor	beta Jose			32 8		James vivado			5 12 16				2.0	Х		22 core	Y yes	N 1	M 1M				2014 20	6 https://github.co	MMU & caches, branch cache	www.youtube.com/channel/UCNbm8Bah54cwl
v586	https://opencor	beta Jose			32 8		James Brakef					14.7 1		2.0 2.3	3 X		22 v586	Y yes	N 1		Υ			2014 20	6 https://github.co	MMU & caches, branch cache	www.youtube.com/channel/UCNbm8Bah54cwh
v6502 v65c816	https://github.co	untested Kyu pm/RyuKo Vale					James bare o Valerio Ventu				250 ##	v21.1 (0.33 3				23 v6502 26 v6502	Y yes	N N 64	K 64K	Y			2019 20	0 https://opencor		www.youtube.com/watch?v=K3jH-f_r80E https://www.youtube.com/watch?v=K3jH-
v65c816	https://github.co	om/RyuKo Vale		6502		cyclone-I\		1033		4	25			3.0	'i		29 v65c816		N N 64		Y			2011 20	3 https://opencor		https://www.youtube.com/watch?v=K3jH-
verilog1802	https://github.co	errors Jam		1802	8 8	kintex-7-3	James errors			5		14.7				verilog	3 cdp1802	Y yes	N N 64	K 64K	Υ			2015 20	10	runs CamelForth	all except RAM in one source file
verilog-6502	https://github.co	stable Arle			8 8		James vivado	475	112			v21.1 (2 cpu		N N 64		Υ			2007 20		s4all.nl/arlet/fpga/6502/	sync memory, e.g. use block RAM
verilog-6502	https://github.co	stable Arle					James Brakef	407				14.7							N N 64					2007 20		s4all.nl/arlet/fpga/6502/	
verilog-65C02 verilog-65C02	https://github.co	alpha Arle	et Ottens		16 8 16 8		James vivado	327 599				v21.1 C		3.0 124.6 3.0 57.1			26 cpu 5 gop16		N N 64		Y			2011 20	1 https://github.co	on used in 100MHZ 6502 DIP module 02 16-bit data RAM "bytes"	rewritten for 6LUTs, spartan6 version has blackl boot ROM mapped to LUTs?
verilog-63C02	https://github.ci	alpha We			8 8		James vivado	872				v21.1 1		1.0 119.5					N N 64		Y			2011 20	9 https://github.co	on Game Boy in Verilog, both CPU (SM83	
verilogboy	https://hackada	alpha We		SM83	8 8	zu-3e	James vivado	2415		5 4	238 ##	v21.1	0.33	3.0 10.8	3 X	Y verilog	22 boy		N N 64		Y			20	9 https://github.co		also https://github.com/neildryan/GBA
verilog-harvard	https://github.co			RISC	16 16		James multi-			5	250 ##	v21.1 (.0 1015			7 cpu02	Υ	N N 64	K 64K	N 23	3	4	2019 20	.9	multi-driven nets	multi cycle CPU that has an IPC of 1
verilog-harvard	https://github.co		-Won Chung	RISC	16 16	zu-3e	James multi-	driven ne	t (5	##	v21.1	0.67 1	1.0	Х	verilog	7 cpu03	Υ	N Y 64	K 64K	N 23	3	4 5	5 2019 20	.9	multi-driven nets	5-stage pipelined CPU, same for cpu4 thru cpu1
verilog-harvard	https://github.co	om/jaywoi Jae-	-Won Chung	RISC	16 16	zu-3e		driven ne		5	##	v21.1 (0.67 1	1.0	Х	verilog	7 cpu04	Υ	N Y 64	IK 64K	N 23	3	4 5	5 2019 20	.9	multi-driven nets	Data forwarding from the ALU
verilog-harvard	https://github.co		-Won Chung	RISC	16 16	zu-3e	James multi-	driven ne	t (5	##	v21.1 ().67 1	1.0	Х	verilog	7 cpu05	Υ	N Y 64	K 64K	N 23	3	4 5	5 2019 20	.9	multi-driven nets	Branch prediction with a BTB with 2-bit saturati
verilog-harvard	https://github.co	om/jaywoi Jae-	-Won Chung	RISC	16 16	zu-3e	James multi-	driven ne	t (i i	##	v21.1 (0.67 1	1.0	X	verilog	7 cpu06	Y	N Y 64	IK 64K	N 23		4 5	5 2019 20	9	multi-driven nets	tournament branch predictor
verilog-harvard	https://github.co	om/jaywoi Jae-	-Won Chung	RISC	16 16	zu-3e	James multi-	driven ne	t (0	##	v21.1 ().67 1	1.0	X	verilog 	7 cpu07	Y	N Y 6	K 64K	N 23		4 5	5 2019 20	.9	multi-driven nets	Memory latency parameter
verilog-harvard verilog-harvard	https://github.co		-Won Chung	RISC	16 16	zu-3e	James multi-	driven ne	t (0	##	v21.1 (1.67	1.0	X	verilog	8 cpu08	Y	N Y 64	K 64K	N 23		4 5	5 2019 20	.9	multi-driven nets	Instruction cache and data cache
verilog-narvard verilog-harvard	nttps://github.co	only juy woil suc	-Won Chung -Won Chung	RISC	16 16	zu-3e zu-3e	James multi-	ariven ne	τ .		##	v21.1 (J.67 1	1.0	. v	verilog	9 cpu09	Y	N Y 64	K 64K	N 23		4 5	5 2019 20	9	multi-driven nets multi-driven nets	DIMA module and its interrupt mechanism
verilog-harvard	nttps://gitnub.ci		-Won Chung		16 16		James multi-	171	T I	5	357 ##	V21.1 (0.67 1	.0 1399	X	verilog	10 cpu10	Y	N N 64	K 64K	N 23		4	2019 20	.9	multi-driven nets	DMA interieaved with instructions that access t
verilog-harvard	https://github.co		-Won Chung -Won Chung	RISC	16 16		James multi-	1/1	 	1	33/ ##	v21.1 (7.07	1395	^		5 cpu01 74 cpu	v	N 64		N 23	+	4	2019 20	9	ten implementations of increasing so	single cycle CPU that has an IPC of 1
verysimplecpu	https://github.co		lullah Yıldız	mem	32 32	1			\vdash	+++	\dashv	\vdash	_	+	1	verilog	, - cpu	Y ves	N N 16		N 8	2	7	2019 20	9 https://github.co	on educational, 2 address, public version	
vespa	http://www.arct	untested Day			32 32											verilog		Y asm			N 16	5	32	2005 20	15		r Systems with Verilog 0-521-82866-X, Un. Minne
vhdl_cpu	https://github.co		rles Grassin			spartan3	Charles Grass	203	116	4		14.7	0.20 2	2.0		vhdl	6 computer	Y asm	N N 2	6 256		ı		2017 20	0 http://charleslab	os. educational, very simple	case statement program
vhdl-cpu2	https://github.co		rice Normandin	mips	32 32													asm			Y 29)	32 5	5 20	.8		MIPS inst card, pipe hazard notes
vhdl-msp430	https://github.co		ael Hideo Toyomot		16 16 8 16			plete sou			_					vhdl vhdl	15 processad 8 processor			K 64K	N 27	1	16 16	2018 20	.8	course project, inspired by msp430, ve	ery little commentary
vhdl-processor vhdl-simple-up	https://github.co	untested Piet	rag Saha Roy	RISC	16 16	arria-2	James ran ou					a18.0 (167 1	.0	1	vhdl	8 processor 10 processor		N N 64		N		16	2014 20	.9	"generic 8-bit processor" simple processor using VHDL for logic	no memory, just IO locations
vhdl-simple-up	https://github.co	untested Piet			16 16		James ran ou			5		14.7			1	vhdl	10 processor		N N 64		N		16	2014 20	4	simple processor using VHDL for logic	
vm80a	https://github.co	untested 180		8080	8 8	cyclone-3		607			104				1	verilog			1 1					2014 20	8	Two versions of Soviet i8080a reverse	engineered from silicon die, 607 4LUTs, 104MH:
vrisc	https://github.co		Valentine		32 32											vhdl	21 processor		N Y 4	G 4G	Y 37	6	32	20	.7	little-endian Harvard architecture RISC	
vscale	https://github.co		Berkeley		32 32		James Brakef	3072				14.7 1		.0 41.2	2 X	verilog	23 vscale_cor		N				32	2016 20	.7	risc-v RV32IM vscale processor, depre	
w11 w450	https://opencor	alpha Wal					James Brakef James blocki			5 1 1		14.7		28.0) X		118 pdp11_cor	Yyes	N N 4		Y 70	13		2010 20	2 https://github.co	Boots UNIX, has MMU & cache, retro	
wb_z80	https://onencor	errors Ze L	ong wster Porcella	Z80	8 8		James Brakef				144 ##			3.0 7.8	x x		3 W450 4 z80_core_	V ves			Y 8	5	4 :	2012	2	appears to be class project derived from Guy Hutchison TV80	3 versions of w450, used latest, patches caused Wishbone High Performance Z80
wb4pb	https://opencor	stable Stef					James incom					14.7		3.0			14 picoblaze			- C-IK	•			2010 20	3 https://en.wikip	ed software addon for picoBlazeSoftware	
wb4pb	https://opencor	stable Stef					Stefan Fische	309	1	4 1	102 ##	14.7	0.33	36.2	2 X		14 picoblaze_	wb_uart						2010 20	3 https://en.wikip	ec software addon for picoBlazeSoftware	
whitebeard	https://github.co		Dorđević	risc		cyclone-3									_	vhdl	cpu		N 64		Y 20	2	8	2022 20	3	simple risc, shift ops, schematic captu	
whitham_68k	https://www.jwl		Whitham amal H Anadkat				James no top	module	\vdash		##	14.7	0.67 4	1.0	-	vhdl verilog		Y asm			Y		16	2002 20	13		read thesis, code generator for top modules
wisc-sp13 wisc-sp13	https://github.co	stable Sny		RISC	16 16 16 16		 						-	-		verilog		Y	N 64		N N		8	2007 20	./		n of a microprocessor called the WISC-SP13
x32	http://citeseerx		nen Woutersen	forth	32 8	kintex-7-3	James missin	g defines		5	##	14.7 1	1.00 1	.0		vhdl	32 core	Y yes	N 4		Y			2006 20	7 https://pdfs.sem	MS thesis, byte code, needs caches	
x9	https://github.co	om/yehzhi Sim	on Zhang	RISC												system v	24 top_level		N 25	6 256	Y 13	3	16	2016 20	.7	9-bit processor: 4:1:4 op-code, R0, R1	
xgate	https://opencor	alpha Rob					James Brakef					14.7		1.0 38.3			7 xgate_top		N		42		16	2009 20	.3	high pin count	Freescale XGATE co-processor compatible
xmega_core	https://opencor	beta Ghe		AVR	8 16		James Brakef			5	120 ##	14.7		.0 35.6	Х .	vernog	34 mega_con	Yyes	N 64		Y 72	1	32	2017 20	8 https://git.morg	ot 8 AVR cores, 4 sets LUT counts posted	https://git.morgothdisk.com/VERILOG/VERILOG
xproz	http://www.bitli http://excamera	stable Her	bert Kleebauer	forth	16 16 16 8		Schem James regure	natic base		5	+	14.7		.0	1	schemat	ic 1 c2a	Y asm	N 64	K 64K	+	\vdash	\vdash	1993 19	12	documentation in German predates I1	*.1 schematic design uses preprocessor on VHDL
xpu xr16	https://github.co	macros Jam stable Jan					James require James Brakef				263 ##	14.7 (0 644.8	R X		1 c2a 4 xr16	Y	N 64	K 64K	+	+	16	1999 20	1 https://github.co	predates J1 on handcrafted instruction set	tool FPGA P&R, speed mode better
xr16	https://github.co	stable Jan					James needs					v20.1		1.0 547.0		verilog	4 xr16	Y	N 64		\top		16	1999 20	1	handcrafted instruction set	tool FPGA P&R, speed mode better
xsoc	http://www.fpg	stable Jan					James very s	371		5		14.7			Х	verilog	16 xsoc		N N 64	K 64K	Y 16	4	16	2000 20	https://github.co	very compact, bare core	similar to xr16
xtensa	https://ip.caden		silica/cadence	RISC		proprieta										propriet			4			\Box	32 5,7				ASIC usage, TIE tool generates RTL & software t
xthundercore	http://forum.ga	alpha maj					James Brakef	793				14.7 1		.0 243.7		viilai			N Y 4		+	\vdash	16 5	5 2014	http://www.xthi	Gadget Factory Forum thread	in debug, no comments, mostly in simulation
xucpu xulalx25soc	https://opencor	alpha Jurg mature Dan		RISC			James Brakef James Sparta	356 7936		5 4 25		14.7 1 14.7 1		.0 524.8		Y vhdl Y verilog	25 system_4k toplevel		N N 4		N 20	,	16 5	2015 20	./	Experimental Unstable CPU	uses ZIP CPU
y80e	https://opencor		gey Belyashov	Z80			Sergey Belyas			4 25		14.7 1		3.0	1^		15 top level	Y yes	N N 64		N 20		10 :	2013 20	9	Y80e - Z80/Z180 compatible processor	based on Y80 from "Microprocessor Design Usir
y86-64	https://github.co	early Adit			64 8	Ĺ	J., 20., 0.	L,							L	verilog	<u></u>	Ц ^{′==}						20	1	limited set of x86-64 operations	educational
yacc	https://opencor	stable Tak	Sugawara	MIPS	32 32	kintex-7-3	James map e	2220		5 6		14.7 1		1.0	IX	verilog	10 yacc2	Y yes			Υ		32 5	5 2005 20	19	derived from, but independent of plas	
yafc	https://github.co		Wawrzynczak	forth		kintex-7-3	James Brakef	617	(5 4	247 ##	14.7	0.67 1	.0 268.5		vhdl	20 cpu		N Y 8		26			20	4		influenced by J1, F16 & C18
yard-1 vari	https://github.co	alpha Bria			32 16	kintor 7.3	lames Brakef	3610	 	5 15	100 #"	14.7 1	100	.0 52.3	LX	vhdl Y verilog	38 y1a_core	Y	N 4	G 4G M 2M	Y 60		16	2014 20	0	32 bit uP core, intended for embedder subset of MIPS R3000	three data sizes, well documented
yarı yarvi	https://github.co	0100.0	nmy I norn nmy Thorn	risc-v	32 32		James Braker James Brakef	2152						2.0 28.3			8 top 3 yarvi_soc	Y ves	N N 4		+		32 3	2004 20	6	no multiply or divide	simple implementation of RISC-V
varvi	https://github.co	beta Ton				cyclone-V	/	2132			100	14.7			IL		10 yarvi_soc				\dashv			8 2016 20	2	rewritten for perfomance	Simple implementation of Moc-4
yasep	https://hackada	alpha Yan		RISC	16 32	kintex-7-3	James reduc	632				114.7 1				vhdl	3 microYAES	Y asm	N N 2	G 2G	51		16	2005 20		on JavaScript generated VHDL, revisions of	ongoing
yfcpu	https://github.co	errors Con	y Walker				James degen	18		5		14.7		1.0	L		2 yfcpu	Υ	N N 25		Y 5		16		Colin Mackenzie		very simple
ygrec8	https://hackada		n Guidon	RISC	8 16											vhdl			N 25		Y 20)	8	2017 20	https://hackada	Li educational uP with front panel	front panel: one button per op-code
z3	https://opencor		rles Cole		8 8		James Brakef	3495				q18.0 (3.0 4.4		vernog	3 boss	Υ		8K 128K				2014 20		ed Infocom Z-Machine V3, youtube video	http://inform-fiction.org/zmachine/standards/
z80control	https://opencor	alpha Tyle				kintex-7-3	James Brakef	1483		5	189 ##	14.7	0.33	3.0 14.0			55 top_de1		N N 64		Y	+	\vdash	2010 20	2		interfaces to DRAM, based on T80 core
z80-fpga z80soc	https://github.co	,,	n Gonzalez-Gomez nivon Costa	Z80 Z80	8 8	zu-3e	James Brakef	iold	 	+++	1 /4	v21.2 (0.33 3	10	L	verilog Y vhdl			N N 6		Y	+	\vdash	2008 20	6	Based on iceZ0mb1e by abnoname an based on Daniel Wallner's T80	α I V8U, with tinyBasic
z80soc z80soc	https://opencor	stable Ron		Z80			James Braket James Brakef		 '	4 2 19		14.7		3.0 3.4			19 top_s3e 19 top_s3e	y yes	N N S	K 64K	Y	+	\vdash	2008 20	6	based on Daniel Wallner's 180 based on Daniel Wallner's T80	directory disappeared
zap	https://opencor		anth Kamaraj				James Braker					14.7 1					37 zap_top						16	2017 20	2 https://github.co	on ARMv4T & Thumbv1	has cache & mmu
zap	https://opencor		anth Kamaraj	ARM7	32 32	arria-2	James high D					q18.0 1		.0 10.8	3 X	verilog	37 zap top	Y yes	N N 4	G 4G	Υ		16	2017 20		-5 ARMv4T & Thumbv1	has cache & mmu
zbasic	https://github.co	mature Dan			32 32											verilog	70 main	Y yes	N N 4	G 4G	Y 35	5		5 2018 20		on bare bones variant of zipcpu	autofpga builds complete system
zet86	https://opencor	alpha Zeu					James Brakef	3642				14.7			2 X	verilog	32 fpga_zet_1	Y yes	N N 1	M 1M	Υ		46	2008 20	8 https://github.co		Zet The x86 (IA-32) open implementation
zipcpu	https://github.co	stable Dan	Gisselquist	RISC	32 32	kintex-7-3	James Brakef	1687		5 2	218 ##	14.7 1	1.00	1.0 128.9	X	verilog	7 zipcpu	Y	N N 4	G 4G	Y 35	5	16 5	5 2015 20	3 www.librecores.	or ISA has chnaged, multiple instruction:	http://zipcpu.com/zipcpu/2018/01/01/zipcpu-is

uP all soft	opencores or			style /	e 2		repor com	LUTs		ç.	ž b	olk F	ø	tool	MIPS	clks/	KIPS	ven	U	src	#src		o too	l fltg	P m	ax m	ax b	yte	ಕ	adr	#	pipe	start las	a T
folder	prmary link	status	author	clone	data sz inst sz	FPGA	ter ents	ALUT	Dff	-61		am max	date	ver	/inst		/LUT	dor			files	top file	e cha			at in		drs		mod				
z-machine	https://github.co	stem veri	Robert Baruch	CISC	8 8	_	James Brakef	ield		Α			##	q18.0	0.33	3.0		- 1	sy	stem v	15	plugh	Υ	N	Ť		Ť		T				2016	Ŧ
zpu	https://github.co	stable	Oyvind Harboe	forth	32 8	kintex-7-3	James Brakef	1073		6	3	28	3 ##	14.7	1.00	4.0	65.9	X	vł	dl		zpu_core	Y yes	N	4	IG 4	G	Υ	37				2008 200	19
zpuflex	https://github.co	mature	Alastair M. Robinson	forth	32 8		Alastai appro			4										dl	4		Y yes	N		IG 4			37				2014 201	
zpuino	http://alvie.com	alpha	Alvaro Lopes	forth	32 8		James Brakef	2547		6	4	12 12	6 ##				12.3	X	Y vi			papilio_pr	Y yes	N	4	IG 4	G	Υ	37				2008 201	
ztapchip	https://github.co	stable	Vuony Nguyen	MIPS	32 32									q18.0				IX				ztachip		\perp	_		_	_	_				2015 202	
ztapchip	https://github.co	stable	Vuony Nguyen	MIPS	32 32	cyclone5	James Brakef	31331		Α	43 5	78 10	0 ##	q18.0	1.00	1.0	3.2	1	Y vł	dl	53	ztachip	+		-		+	-	+				2015 201	.5
L	l									_			_	<u> </u>	_			<u> </u>					Ч				_		_					_
	# usable(beta, st		25	106		295	blank	573		#		541	#	14				veril	-	426		non-blank		1 86										
	"B" or "X" of lim			1001		712	a											vhdl		387		asm										nstru	uctions per	
	o-rating for data s	ize:	46.1%	0.67		85	zu-3e	2.00									,	erilog		69		forth	13	DMI	PS pe	clock	or m	any m	icrop	oroces	ssors:		http	p://e
1-bit 4-bit	0.04 0.17		16-bit 24-bit	0.67		64-bit		2.00									propr	rietary		36 13	1	75				21			HDI				i	
8-bit	0.17		32-bit	1.00		LUTS/DSF	ea equivalent	16:1									scho	scala ematic		20		60		per_onl		35			erilo				i	
12-bit	0.33		48-bit	1.50		LUTS/Blo		32:1									strie	riiatic		20		25		ak_star		5				m Ver	rilon		i	
		ore is can	able of one instuction p			2013/100	CK IVAIVI	32.1														8		_cores			1			I/Scala			i	
	,																					5	in li		-	- 15				& Ver			i	
Column Titles		Details																				10		ning	-		3		ЛуНD				i	
"A"			oice clone, B: 2nd choice	e clone, W	1st choi	ce original,	X: 2nd choice	original														52		ulation		3	6			ietary	,		i	
"B"		used to i	ndicate best KIPS/LUT fo	or a given o	design, u	sually using	fast FPGA fam	ily														573	mai	n+sim		1	3		ther				i	
cat		main, ed	ucational, planning, sim	ulation, pa	per, in li	nbo or wea	k															521	net	main				S	chen	natics			i	
_uP_all_soft fo	older	if opence	res design is their folde	er name, ot	herwise	my folder n	ame															644	tota	l		8	77	ti	otal				i	
opencores or p	orimary link		0 designs in open cores																															
status			er (detailed in), plannin			a, beta, stal	ole, mature, pr	oprietary	, untest	ed;	incon	nplete, e	ducati	ional t	pically	<16 ins	truction	ns, sin	nulatio	1													results (sor	
author			ne, Last Name or univer													_										38	5 des	igns w	ith b	est FC	OM (li	kely	true measi	ure c
style / clone			ber or "forth", RISC, acc	cumulator,	etc. "asi	c" indicates	: avail as asic	& fpga, ar	n asic ne	etlist s	source	or a ha	rd core	e with	n fpga (chip																		
data size			ster size in bits																															
inst size FPGA			instruction size in bits nily for compile, place, r																	-														
reporter			ne, Last Name	oute & tin	iing, usu	illy using ra	stest part grac	e																										
comments			place, route & timing p	roblems																														
LUTs ALUT			nber of LUTs, ALUTs or t		ncluding	route-thrus	& otherwise i	ınavailah	le																									
Dff			nber of DFFs	ines asea i	icidanig	route times	a otherwise (ma vanab																										
LUT?			LUT, Altera ALUT, Actel	Tile																														
mults		total nun	nber of multipliers/DSPs	s used; 9x9	multipli	er counts di	vided by two a	ind round	ded up																									
blk RAM			block RAMs used, Xilin																															
Fmax			n primary clock speed fr					k constra	int, fast	test p	art, b	est die te	emp																					
date			ompile, place & route; s																															
tool ver			uartus), Xilinx (ISE, V iva																															
MIPS /inst			DMIPS per instruction,									issue pr	ocesso	ors																				
clks/ inst			of clocks per instruction																															
KIPS /LUT Vendor			merit, does not include										0.14																					
SOC			for which design builds: ore (no RAM connection								ibe, Xi	IIInx: ISE	& VIV	ado																				
src code			Verilog or System Verilo						empilei	aisj																								
# src files			of source files for compi																															
top file			or compile, place, route						uished	here																								
doc			entation provided?		,	p		5	,																									
tool chain			compiler or assembler	provided o	or availab	ile																												
fltg pt			compile, place, route &				int?																											
Hav'd		H: separa	te instruction and data	memory(s), 2C: # c	aches, M: N	1MU, N: von N	euman (s	ingle m	emon	y bus)																							
max data		maximun	n data address																															
max inst		maximur	n instruction address																															
byte adrs			Idressing provided																															
# inst			of unique instructions, o																															
# adr modes			, PC rel, indexed, reg-re		stack, ir	dir, indir++	,indir; (indir), (indir+	+), (inc	dir), (ii	ndexe	d), abs-s	hort/	direct	page, sc	aled																		
# reg			of registers in register fi	ile																														
pipe len			of pipeline stages																	-														
start year			rst design activity																															
last revis	H-I.		for revisions or web pag	ge updates																														
secondary web	ıınk		y web address																															
note worthy		anything	special about the desig	n																														

147 Web page DMIPS pr.en.wikipedia.org/wiki/Instructions_per_; community.freesg; www.eembc.org/coremark/index.php
13 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/Instructions.per_second

secondary web

note worthy

n-fictic Z-machine (Zork)

on addditional instrucitons

SoC version of modified ZPU

multi-core with MIPS master

vexriscv uP, AXI crossbar

comments

zpu4: 16 & 32 bit versions, code size 8 ZPU the worlds smallest 32 bit CPU with GCC to

pipelined, removed ucf file

Intel & Xilinx support, runs tensor flow

files no longer available, was under developme

353	VHDL
399	Verilog
51	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
36	proprietary
13	other
4	Schematics
877	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)