_uP_all_soft	opencores or	status	author style		FPGA	repor con		Dff	-UT?	blk ram	F a	tool	MIPS cl	ks/ KIPS	ven dor	src	#src files	top file	tooi fl	ltg P.	max max	ax byte	i adr	#	e start		secondary web	note worthy	comments
	ore uP Invent	ory	©2022 James		d	ter em	, ALG.		- -		ux   0	10.	,sc	.st /20.	001	tout	····cs			- 1-	uut   III	ot Junio	42 11100		lon feui i				
Opencore and	other soft core p	rocessors																											
kgp-risc cpu11	https://github.co https://github.co			32 32 1 16 16												verilog			Y ves		4G 4		70 13	8	2018 2			only two register fields + shift amount	t USSR uP, no DEC prototype, proprietary die de
vm80a		untested			cyclone-3		607	7	4		104					verilog			. ,,,,	Ť	U-IK U-	111	70 13		2014 2				e engineered from silicon die, 607 4LUTs, 104M
myproc	https://github.co		A. Raamakrishnan RISC		2							14.7				verilog					4G 4			32	2	017		uP for educational purposes: myproc	
reverse-u16 copyblaze	https://github.co https://opencor	stable stable		8 8 ze 8 18		lames Brak lames miss			6	60	217 ##			4.0 2.0 57.		vhdl vhdl		xpoly p_copybl			64K 64			$\vdash$	2015	016		wishbone extras	retro Z80 based on T80 by Daniel Wallner
verysimplecpu	https://github.co		Abdullah Yıldız mem		2											verilog			Y yes	N N	16K 16	6K N	8 2		2014 2		https://github.con	educational, 2 address, public version	is missing processor RTL
y86-64 forwardcom	https://github.co		Adithya Sunil x86 Agner Fog cisc		2 atrix-7	Agner Fog	12026		6		70 ##	v20.1	1.00	1.0 5	8 X	verilog	18 t	00	Y asm	v	64K 32	ν v		64	2016 2		https://github.com		educational 16-bit compressed inst. x86 adr modes
sap	https://opencor		Ahmed Shahein accur	0.0		lames no L			6		200 ##			4.0 104.		vhdl		np_struct	1   45111		16 1		5	04	2010 2		https://shirishkoir	Simple as Possible Computer from M	
ben_eater_up	https://github.co		Ajith Thomas accur													vhdl	27 t	est_cpu		N	256 1	16 Y	10		2		https://eater.net/	based on Ben Eater's tutorial on build	
one-der blue	http://www.drd		Al Williams CISC Al Williams accur			lames miss lames rem			4			14.7		1.0 1.0 41.	1 X	verilog verilog		opbox opbox	eb	N	4K 4	K N	16	2	2009 2			The One Instruction Wonder derived from Caxton Foster's Blue	TTA http://www.voutube.com/watch?v=dt4zezZP8
cardiac	https://opencor				2 spartan-3			,	4		71 ##		0.30	1.0 38.	5 X	verilog	16 v	rtach	Y asm						2013 2			CARDboard Illustrative Aid to Compu	
eight32	https://github.co		Alastair M. Robinson accur			Alasta appi			4		133		1.00	1.0 102.	3	vhdl	17 e	eightthirty				OM Y	28	8	2019 2		https://retroramb	5-bit op-code & 3-bit reg #	full tool set, see github page for ISA description
zpuflex amic-0	https://github.ci https://github.ci		Alastair M. Robinson forth Alberto Moriconi stack			Alastai appi Iames viva			6		250 ##	v21.1	1.00	1.0 401.	9	vhdl vhdl		pu_core processor	Y yes	N	4G 4	G Y	3/		2014 2	015	https://github.com https://en.wikined	addditional instrucitons based on mic-1 by Andrew Tanenbau	uCode, usually Java virtual machine
6809_6309	https://opencor	beta	Alejandro Paz Schmidt 6809	8 8		lames viva	do 1690	367	6		333 ##	v21.1	0.33	3.0 21.		3 verilog	5 N	VC6809_0			64K 64				2012 2	015		6309 op-codes not implemented	does not match timing results of zynq+
6809_6309 6809_6309	https://opencor		Alejandro Paz Schmidt 6809 Alejandro Paz Schmidt 6809		Judin J	lames Brak Iames Brak	_		A		223 ## 175 ##			3.0 14. 3.0 9.		3 verilog 3 verilog		MC6809_0 MC6809_0	Y yes Y yes	N N	64K 64	4K Y	44 13 44 13	8	2012 2			6309 op-codes not implemented 6309 op-codes not implemented	
6809_6309	https://opencor		Alejandro Paz Schmidt 6809			lames Brak			A		145 ##		0.33			3 verilog		VIC6809_0					44 13		2012 2			6309 op-codes not implemented	
brainfuckcpu	https://opencor	beta	Aleksander Kaminski mem			lames Brak			6		432 ##			2.0 157.		verilog		rainfuck_		N Y			8	0	2014 2		http://www.cliffo		adj prog & data mem size, terrible name
aoocs	https://github.co https://github.co		Aleksander Osman 6800 Aleksander Osman 6800	0 16 16		Aleksander James alter			4 2	65		q10.1	1.00	4.0		Y verilog		oOCS	m yes m yes		4G 4			$\vdash$	2010 2			uses ao68000 core, Amiga chip set er uses ao68000 core, Amiga chip set er	
aoocs	https://github.co			0 16 16		lames Brak	e positione		A 2	43	57 ##		0.67			verilog		ioOCS	m yes	N	4G 4	G Y			2010 2			uses ao68000 core, Amiga chip set er	
aoocs	https://github.co		Aleksander Osman 6800			lames Brak				67	45 ##			4.0 0.		verilog			m yes		4G 4				2010 2			uses ao68000 core, Amiga chip set er	
ao486 ao486	https://opencor https://opencor		Aleksander Osman x86 Aleksander Osman x86			lames Brak Iames Brak			6 4 4	47	46 ##	v20.1	-:	1.0 1.		system of system of	85 a		Y yes Y yes		4G 4			+	2014 2		https://github.com https://www.stuff	complete 486, SoC configuration complete 486. SoC configuration	non-SoC, no MMU, not superscalar Henry Wong thesis at U.Toronto, also youtube
ao68000	https://opencor	beta	Aleksander Osman 6800	0 16 16	arria-2	lames Brak	ef 3479	)	Α	6	169 ##	q13.1	0.67	4.0 8.	1 I '	verilog	1 a	068000	m yes	N	4G 4	G Y			2010 2	012	77	uses microcode, instruction prefetch	buffer
aor3000 aor3000	https://opencor		Aleksander Osman MIPS Aleksander Osman MIPS			lames high lames Brak			6 4	8	175 ## 129 ##		1.00	1.0 41.		verilog verilog		oR3000 oR3000	Y yes		4G 4			32 32	5 2014 2 5 2014 2			MIPS R3000A compatible, has MMU MIPS R3000A compatible, has MMU	
dlx calvino	https://github.co		Alessandro Calvino DLX			iailles bi ak	EI 3307		0 4		125 ##	14.7	1.00	1.0 24.	2 1/	vhdl	15 0	101/3000	Y yes					32	3 2014 2			masters thesis	also supports Synopsys Design Compiler
dlx_chiara	https://github.co		Alessandro Di Chiara DLX			lames Brak	ef 2915	5	6		90 ##	14.7	1.00	1.0 30.		vhdl	32 a	ı-dlx	Y yes		4G 4			32	5 2017 2			Course project, no RTL comments, VI	
riscv_lowrisc lxp32	https://github.co https://opencor		Alex Bradbury risc-v Alex Kuznetsov RISC			lames Brak	ef 850		6 3	1	196 ##	14.7	1.00	2.0 115.		r scala vhdl	20 h	xp32u_to	V asm	N N	4G 4	G Y	30	256	3 2016 2		http://www.lowri: https://lxp32.githi	version 0.4-lowRISC with tagged men register file in block RAM	nory and minion core vendor neutral source code, no div inst
lxp32	https://opencor		Alex Kuznetsov RISC	32 32	2 zu-3e	lames Brak		3	6 4	2	250 ##	v21.1	1.00	2.0 131.		vhdl	20 la	xp32u_to	Y asm	N N	4G 4	G Y	30	256	3 2016 2	022	https://lxp32.githu	register file in block RAM	vendor neutral source code, no div inst
openfire_core gl85	https://opencor	е-ре	Alex Marschner, Steph uBlaz Alex Miczo 8085		C RIFICCA 7 C	lames emp			6			14.7	0.33		х	verilog vhdl	12 c	penfire_		N N	4G 4	G Y		32	2007 2 1993	2009		OpenFire Processor Core also a TTL implementation in VHDL	"FPGA Proven"
risc16 archer	https://github.co		Alexander Archer risc		Kintex-7-3	iames gate	level desi	gn	О			14.7	0.33	4.0	^	vhdl	7 c		Y yes Y		64K 64			8		019		educational	
riscv_paranut	https://github.co	,		32 32												vhdl	~100 p	paranut						32	2		https://ees.hs-aug		Effic embed Sys group Un of Applied Sciences
hrm-cpu riscy rybs	https://github.co https://github.co		Alexandre Dumont accur Alexandre Ioannou risc-y													verilog bluespe	33			N N	4G 4		16 2	32	2018 2			modelled on "Human Resource Mach descript of the RISC-V instruction set	ine" in Bluespec, requires bluespec, no verilog code
sayeh_process	https://opencor		Alireza Haghdoost, Arr RISC			lames Brak		,	6 1		164 ##			1.0 229.		verilog	13 S	ayeh	Y		64K 64			32	2008 2		haghdoost.persian	igig.com	simple RISC
an-noc-mpsoc an-noc-mpsoc	https://opencor		Alireza Monemi uBlaz Alireza Monemi uBlaz			lames viva			6 3		333 ## 192 ##			1.0 308. 1.0 165.		verilog					4G 4			Н	2014 2			choice of lm32, aeMB, mor1kx or or1 choice of lm32, aeMB, mor1kx or or1	
openxlr8	https://github.co		alorium technology AVR			idilles Brak	ei 1164		0 3	1	192 ##	114.7	1.00	1.0 165.		verilog verilog	90 a	ieivib	Y yes	IN	46 4	i Di		$\vdash$		017		AVR clone, Sno and Hinj Arduino com	https://www.youtube.com/watch?v=Drr1M9z
nios2		roprietar				Altera cons			Α		290 ##			1.0 255.	9 I	propriet			Y yes o		4G 4	G Y		32	2004			fltg-pt, caches & MMU options	Nios II/f: fastest version, DMIPS adj, 2.15 Corel
nios2 altium/TSK165:		roprietar proprietar				Altera cons	is 584 416	1	A 4		420 ## 50	q16.0		1.0 71. 2.0 19.		propriet propriet					4G 4 256 4			32	2004	017	CR0140.pdf. CR01	fltg-pt, caches & MMU options frozen, asm, C, C++, schem, VHDL & \	Nios II/e: min LUTs version, DMIPS adj, 1.68 Cc
altium/TSK300		roprietar					2426	5	4	4	50			1.0 20.		propriet			Y yes					П	2004 2			frozen, asm, C, C++, schem, VHDL & \	
altium/TSK51A		roprietar			spartan-3		1890		4	1	50		0.33			propriet			Y yes	N N	64K 64	4K Y			2004 2			frozen, asm, C, C++, schem, VHDL & \	
altium/TSK80x zpuino	http://techdocs. http://alvie.com	roprietar	Altium Z80 Alvaro Lopes forth		operten e	Altium Iames Brak	2558 ef 2547		6 4	12	50 126 ##	14.7	1.00	3.0 2. 4.0 12.		propriet vhdl		papilio_pr	Y yes				37		2004 2		CR0140.pdf, CR01	frozen, asm, C, C++, schem, VHDL & \ SoC version of modified ZPU	default clock speed is 50MHz pipelined, removed ucf file
mano-compute	https://github.co	om/Amin/	Amin Aliari accur	n 16 16	5											vhdl	19 s	ayeh	Y	N	4K 4	K N	25		2	020	https://en.wikiped	Mano uP implementation, course pro	different use of sayeh: simple & yet enough
multi-cycle-cpu softavrcore	https://github.co		Amrik Sadhra RISC Andras Pal AVR		2 5 atrix-7-3										XL	vhdl Y verilog	48 t	op_level	Υ		4G 4		21	32	2016 2		https://www.yout		spreadsheet for test programs, ISE project variants: VR2, AVR2.5, AVR3, AVR4 & AVR5
af65k	https://github.co		Andre Fachat 6502			lames Brak	ef 4424	1	6		69 ##	14.7	1.00	4.0 3.		vhdl		gecko65k	Y yes	N N	04K 04	41. 1		+	2019 2		http://www.6502.	extended 6502 AKA 65K with 16, 32 c	
af65k	https://github.co		Andre Fachat 6502		zu-3e	lames viva	do 4424		6		69 ##			4.0 3.	, ,	vhdl	13 g	ecko65k	Υ	N N					2011 2	019	http://www.6502.	extended 6502 AKA 65K with 16, 32 of	
riscompatible kpu	https://opencor		Andre Soares RISC Andrea Corallo RISC			lames set I lames miss			6 3	1	145 ##			3.0 22. 1.0 3.		vhdl Y verilog	12 r 19 k	iscompat	Y yes Y yes		4G 4			16 32	2014	018	httn://andreacora	based on RISCO processor by Junque KPLL is a minimal system on chin writ	ira & Suzim 1993 ten used as testbench for the KPU core
schoolmips	https://github.co		Andrea Guerrieri RISC		2	idilics illiss	0170		0 3		13 ##	14.7	1.00	1.0 5.	^	Verling	13 1	·ρu	yes		4G 4			32	2010 2	.010	https://github.con	small MIPS CPU core originally based	schoolMIPS has several versions
alwcpu	https://opencor		Andreas Hilvarsson RISC			lames Brak			6		194 ##			1.0 345.		vhdl	7 t				64K 64			16	2009 2			lightweight CPU	maximal features
avrtinyx61core riscv pulpino	https://opencor https://github.ci		Andreas Hilvarsson AVR Andreas Kurth risc-v			lames Brak lames miss		3	6 A		194 ##	14.7 n18.0	0.33	1.0 51.	5 X	vhdl system	1 n	ncu_core	yes Y yes		64K 12			32 32	2008 2		http://www.pulp-	pulpissimo is single core "pulp" with	interest in non-riscy ISA expansion
classy_core_17	https://github.co	om/classy	Andreas Schweizer AVR	8 16	spartan-3	Andreas Sc	hv 358	3	4		164 ##			1.0 151.		vhdl	8 t	ор	Y yes				72	32	2	019		adjuct to some custom logic	Implementing a CPU in VHDL parts 13
t51	https://opencor		Andreas Voggeneder 8051 Andrew Read forth			lames Brak Iames Brak			6 1	22	147 ##			4.0 6. 1.0 24.		vhdl	17 T	8032	Y yes Y yes	N N	64K 64	4K Y	E12	512	2002 2			8052 & 8032	8032 SoC
nige_machine riscv_rocket	https://github.ci		Andrew Read forth Andrew Waterman risc-v			arries Brak	5033	1	0 8	33	123 ##	14./	1.00	1.0 24.		vhdl Y scala	29 E	DUBLO	Y yes Y yes	N	4G 4	G Y	312	32	2016 2	018		standalone Forth system	nttps://www.youtube.com/watcn?v=PRItE8q6
or1k_marocchi	https://github.co	stable	Andrey Bacherov RISC	32 32	2											verilog			Y yes	Υ	4G 4	G Y		32	2012 2	019		continous regression tests	Implements a variant of Tomasulo algorithm
cpu-arm moxie	https://github.co		Ankit Solanki ARM Anthony Green RISC		_	lames miss	ing mod	ا	A	$\vdash$	***	g18.0	1.00	1.0	+	vhdl verilog		orocessor noxie	Y yes		4G 4			16 16	2009 2	018	https://github.com	Design, implementation and simulati	probably course work four read, two write register file missing
moxie moxielite	https://github.ci https://github.ci		Anthony Green RISC	0- 0-		iames miss Iames Brak			6 3	$\vdash$	152 ##	4-0.0	1.00		0 X	vhdl		noxielite_v		_	4G 4			16	2009 2		https://github.com	n/atgreen/moxie-cores	rour reau, two write register life missing
moxielite	https://github.co	stable	Anthony Green RISC	32 32	2 arria-2	lames Brak			A 4			q18.0		1.0 34.	6 X	vhdl	11 n	noxielite			4G 4	G Y		16	2009 2	017		n/atgreen/moxie-cores	
microwatt openfire2	https://github.co		anton blanchard PPC Antonio Anton uBlaz	32 32 e 32 32		lames Brak	ef 1201	+	6 3	2	105 ##	14.7	1.00	1.0 87	X .	vhdl Y verilog		oplevel openfire_:	Y yes		4G 4		$\vdash$	32	2019 2			open source PPC from IBM "FPGA Proven"	supports microPython, beta stage derived from Stephen Craven's OpenFire
riscv_engine-v	https://github.co		Antti Lukats risc-	0 0- 0-		ornes BIAK	et 1201 306		4		103 ##	14./	1.00		4 X	verilog	11	penille_:	y yes Y yes	N	4G 4	G Y	45	32	2007 2			RISC-V contest 2nd place, 8-bit ALU	no source for xilinx, no implementation docs
vhdl-processor	https://github.co		Anurag Saha Roy risc			inco	mplete so			П						vhdl	8 p	rocessor			256 25	56		16		019		"generic 8-bit processor"	no memory, just IO locations
stack-cpu ladybug	https://github.co https://github.co		Arlet Ottens stack Arlet Ottens 6502	8 8			+	+	+	$\vdash$	-	+			Х	verilog verilog	2 0		ves		64K 64		23	$\vdash$		017 016	http://ladvhug.vs4	3 or 4 stacks, load/store with stack deall.nl/arlet/fpga/6502/	XIIIIX DIOCK KAIVI
,	ps.,, gittiud.ti	u	0302	1310								1		1		1 v C · IIOg			1,00	. 2   14							p.,, iddybug.k54		1

_uP_all_soft folder	opencores or prmary link	status author	style / g	inst sz		epor con ter ent		Dff 5	S blk	F g	tool ver		clks/ KIPS inst /LUT	ven dor		top file	ह tool	fltg -> pt =	max dat	max byte inst adrs	i adr i	pip e start e year		secondary web link	note worthy	comments
verilog-6502	https://github	o.c stable Arlet Ottens	6502 8		kintex-7-3 Ja			6					4.0 40.6		verilog		yes	N N	64K	64K Y		2007	2018 ht	ttp://ladybug.xs4	all.nl/arlet/fpga/6502/	
verilog-6502	https://github	o.c stable Arlet Ottens	6502 8			ames viva		112 6		333 ##		0.33	3.0 77.2	Х	verilog		yes	N N	64K	64K Y		2007	2018 ht	ttp://ladybug.xs4	all.nl/arlet/fpga/6502/	
verilog-65C02	https://github.	o.c alpha Arlet Ottens	6502 16 6502 16		zu-3e Ja kintex-7-3 Ja	ames viva	do 327	98 6	-	370 ## 204 ##			3.0 124.6 4.0 57.1	Х	verilog		yes	N N	64K	64K Y		2011		ttps://github.com ttp://forum.6502		rewritten for 6LUTs, spartan6 version has blace
verilog-65C02 ARM Cortex N	778	o.c alpha Arlet Ottens	ARM M1 32		virtex-5 A			6		204 ##	14.7		1.0 105.3	AIX	proprieta	5 gop16	yes	N N	4G	4G Y		6 3 2007	2018 <u>nt</u>		16-bit data RAM "bytes"  ARM Cortex MO. M1 & M3 avail for F	boot ROM mapped to LUTs?
ARM_Cortex_A	https://develc	op ASIC ARM	ARM A53 64			ilinx	6000	A		1500	+	2.00		AIA	asic	'y	Y yes		40	40 T		0 3 2007	ht	tns://en.wikiped	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
ARM Cortex A	https://develo	OD ASIC ARM	ARM A9 32			Itera	4500	A		1050		2.50	1.0 583.3		asic		Y yes	Y	4G	4G Y	80 :	6 10	2012 ht	tps://en.wikiped	uses pro-rated LC area	dual issue, includes fitg-pt & MMU & caches
ARM_Cortex_R	https://develo	op ASIC ARM	ARM R5 32	16	asic X	ilinx		A		600			1.0		asic		Y yes	Υ	4G	4G Y	80	6		tps://en.wikiped	uses pro-rated LC area	real-time interrupt handling
ARM_Cortex_N	https://www.a	ar proprietar ARM	ARM M1 32	16				6				1.00	1.0	Х	encrypted	i	Y yes	N	4G	4G Y		6 3	2019 ht	tps://www.arm.	free use on Xilinx Vivado, encrypted I	RTL, uses Digilent A7 or S7 board, AIX bus interf
sayeh_cpu	https://github	o.c untested Armin Kazemi	RISC 16									0.67			vhdl	Sayeh	Y asm	N	64K	64K			2017		16-bit MIPS, data flow schematic	
t400	https://openco	or stable Arnim Laeuger	COP400 4		spartan-2 A			3	2	60	-	0.16			vhdl	36 t400_core	Y yes	N Y				2006			implementation of National's 4-bit CC	
t48	https://openco	or stable Arnim Laeuger	MCS-48 8 riscv 64		cyclone-1 A kintex7 A			27996 6	1	59 50	v20.2	1.00	4.0 6.6 2.0 0.4	X X		70 t48_core			256 16E		<del></del>	2004		11. 11. 11. 1		used in several projects  Duire Capability, cay6(AKA Ariane) derivative
riscv_percival crisv32 axis et	https://gitnub.	pe asic Axis Communications			kintex/ A	rTeC: larg	esi 5/129	2/996 6		50	V20.2	1.00	2.0 0.4		system v proprieta		Y yes Y yes			4G Y			2022 <u>nt</u> 2007 ht	tps://gitnub.con	.,	very dated product
softcore-cpu	http://githuh	o.com/Ayme Aymen Sekhri	RISC 32			-	-		-		1	$\vdash$				15 control_ui				4G Y		7 2019		tp.//ueveloper.		, 32-bit immediates, multi-cycle design
fluid core		or alpha Azmathmoosa	RISC 8	12	kintex-7-3 Ja	ames Brak	ef 956	4		381 ##	14.7	0.33	1.0 131.7	Х		17 FluidCore		N Y				8 2015			data width adi mem sizes adi.	,
riscv_croyde	https://github	.com/ben-n Ben Marshall	risc-v 64	32										Υ	system v	35 core_top	Y yes	N	16Q	16Q Y	3	2 3 2021			64-bit rv64imck ISA	small, simple yet SOC, see also his tim & vanilla
tim	https://github	o.com/ben-n Ben Marshall	RISC 32			ames deg	enerate syr	nthesis 6		##	# v21.1	0.33	3.0		vhdl	15 top	Υ	Υ		4G Y		2014	2015		TIM: Tiny Instruction Machine, variab	
riscv_vanilla	https://github	o.c verified Ben Marshall	risc-v 32	32	artix-7 B	en Marsh	all 2422	6		150		1.00				26 frv_cpu_a	Y yes	N		4G Y	3	2 5	2019		"toy" 5 stage RISC-V CPU, implement	ing the rv32imc
riscv_vanilla	https://github	o.c. verified Ben Marshall	risc-v 32	32	zu-5e Ja	ames IO li	mi 2422	6		##	# v21.1	1.00	2.0			26 frv_cpu_a	Y yes	N	4G	4G Y	3	2 5	2019		"toy" 5 stage RISC-V CPU, implement	ing the rv32imc
b16	www.bernd-pa	pay stable Bernd Paysan	forth 16	5	spartan-6 Ja			6	-	134 ##	14.7	0.67	1.0 161.7		verilog	15 b16	Y yes	N		64K N		2002		ttps://github.con	two versions: one/15 source files, de	
b16 qnice-fpga	www.bernd-pa	pay stable Bernd Paysan -fp stable Bernd Ulmann	forth 16 RISC 16	16	Ji	ames Brak	erieid	6	-	<del></del>	+	0.67	1.0	IA V	verii0g vhdl	1 b16-small 40 quince_cp	r yes	N N		64K N	18 4	2002	2019 <u>ht</u> 2020 ht	ths://github.com	two versions: one/15 source files, de derived from NICE: http://www.vaxn	
magic-1	http://www.ho		accum 8	8	<b>+</b>				+		+				schemati		Y yes			2M Y		7 2004	_	ttps://gitilub.com	TTL computer, 6809ish, schematics o	
riscv_piccolo		o.c untested BlueSpec	risc-v 32	32	1	+			+		+				bluespec	verilog	Y yes	N		4G Y		2 3 2018		rps.//nackaday.		for low-end applications (e.g., embedded, IoT),
cd16	http://anycpu	i.o stable Brad Eckert		16	spartan-3 Ja	ames Brak	ef 681	4		83 ##	14.7	0.67	2.0 41.0	IX B	vhdl	16 cd16	,,,,,	N	128K			2003		ttp://web.archive	Spartan-3 block RAM	bare core
cd16	http://anycpu.		forth 16		spartan-3 Ja			4	7	31 ##	_	0.67	2.0 16.9			16 demosoce		N	128K		$\Box$ $\dagger$	2003		tp://web.archive	Spartan-3 block RAM	includes stack RAMs & some inst RAM
sc20		orbroprietar Brad Eckert	forth 32	8		rad Ecker	1977	6		150		1.00	1.0 75.9	Х	proprieta	ry							2010		PDF file, Forth Inc.	
chad	https://github	o.com/bradle Brad Eckert	forth 18		atrix-7-1 Ja			6	5	127 ##	# v21.1	0.80					Y yes			64K N			2021		verilog, .f &.c code; fpga project files	
chad	https://github	o.com/bradle Brad Eckert	forth 18		atrix-7-3 Ja			6	5	175 ##			1.0 70.4			33 mcu_arty				64K N			2021		verilog, .f &.c code; fpga project files	
chad	https://github	o.com/bradle Brad Eckert	forth 18			ames viva		2211 6	5	250 ##						33 mcu_arty				64K N			2021		verilog, .f &.c code; fpga project files	
chad	https://github	o.com/bradle Brad Eckert	forth 18	_	atrix-7-3 Ja	ames opti	on 1972	6	3	196 ##	# v21.1	0.80	1.0 79.5	XIML	verilog	33 mcu	Y yes	N		64K N	23 :		2021		verilog, .f &.c code; fpga project files	
cpus-caddr		o.c untested Brad Parker	lisp 32	48					-		-	-		-	verilog	_	Y lisp					2011		ttps://dspace.mi	Verilog FPGA re-implementation of N	
cpus-pdp11 cpus-pdp8		o.c untested Brad Parker	PDP11 16 PDP8 12	10	spartan-3 Ja	amor Brak	ef 1557	4	1		14.7	0.40	2.0	v v	verilog verilog	15 top	Y yes Y yes		64K 4K			8 2006 2004				disk emulator which uses a IDE disk as a backing disk emulator which uses a IDE disk as a backing
pdp11-34verila	www.heeltoe	.cc stable Brad Parker	PDP11 16	16		ames Brak	-	A A		126 ##			2.0 16.7			24 pdp11	Y yes	N N			70 13	8 2009	2010		boots & runs RT-11, EIS inst & MMU	disk emulator which uses a IDE disk as a backing
pdp11-34verilog	www.heeltoe.		PDP8 12	12	kintex-7-3 Ja			6		366 ##			2.0 181.3	X	verilog	18 pdp8	Y yes	N N	32K	32K		8 2005	2010		boots & runs TSS/8 & Basic	
bjx1	https://github	o.c. alpha Brendan Bohannon	RISC 32		kintex-7-3 Ja			6			14.7					34 exunit	Y	YN			9 :	6 2017			128-bit memory path	based on SH-4, work suspended
btsr1arch	https://github	o.c alpha Brendan Bohannon	CISC 64	16							14.7			Х		149 bjx2	Y yes	Y N	256T		64	2 2018	2022 ht	tps://www.yout	64-bit regs, 16x inst, 48-bit VM	BJX2 is superset of BtSR1, 4 data sizes
btsr1arch	https://github	o.c beta Brendan Bohannon	CISC 32		kintex-7-3 Ja			6	10				1.5 23.3							64K Y		2 2018				3 data sizes, no (R++) or (R) modes
wb_z80	https://openco	or stable Brewster Porcella	Z80 8		kintex-7-3 Ja			6		144 ##		0.33			verilog	4 z80_core_	Y yes	N N				2004	2012			Wishbone High Performance Z80
classic_HP_calc	https://github	o.c stable Brian Nemetz	accum 56	10	kintex-7-3 Ja	ames Brak	ef 1750	6	3	233 ##	14.7	0.17	10.0 2.2	Х		15 classichp_		N		4K N		7 2012				includes LED display driver & UART, for Papilio
risc-16	https://github	o.c stable Bruce Jacob	RISC 16	16			186	4			108.0	0.67				12 soc 1 de2 top	Y yes	N	64K	64K N	9	8 2000	2015 ht	ttps://user.eng.u	single cycle, pipeline & OO variants	Little Computer (LC-896) derivative
up3 pancake	https://people	e.e stable Bruce Land e.e stable Bruce Land	accum stack 16		cyclone-2 B kintex-7-3 Ja		18b	6	1 1	128 ##		0.67	1.0 194.8			7 de2_top	V voc	N	ΔK	4K	31	2010	2014 bt	tn://www.cs.hir	Cornell ECE576 The Pancake Stack Machine dervied f	basic core is scomp, used by up3 & de2_top'
stack_machine	http://people	ec stable Bruce R. Land	forth 16	5	cyclone1( Ja	ames Brak	ef 5101		6 29		f q18.0					9 VGA_sram			-114	4K N	31	2010		tns://neonle.ece		VGA output, uses Nakano's tiny cpu
kraken16	https://people	e.e stable Bruce R. Land	RISC 18		kintex-7-3 Ja			6	1	278 ##			1.0 662.3	X	verilog	1 DE2_TOP	Y asm	N N	256	256 N	22		2008 ht	tps://people.ece	Cornell course material	Vorvouput, uses runano s uny_epu
riscv_femtoRV	https://github	o.c stable Bruno Levy	risc-v 32	32											verilog	45 femtosoc	Y yes	N	4G	4G Y	45 3	2 2020	2022 ht	tps://members.	eight riscv uP, teaches FPGAs to unive	100MB of images deleted
nibblercpu	https://github.	com/bchar Bryan Chan	accum 4	8											system v	24 nibbler		N Y					2017 ht	ttp://www.rayslo	originally a TTL project	
p16b		beta C. H. Ting	forth 16	5	kintex-7-3 Ja			6		355 ##		0.67	1.0 648.1	Х		1 cpu16	Y asm		64K		28	2000			part of eForth?	data width can be expanded
p24e	<del></del>	beta C. H. Ting	forth 24		spartan_3 Ja			4	16		14.7	0.00				1 p24c	Y asm		2K		28	2000			part of eForth?	data width can be expanded
cpu16		ultr stable C.H. Ting	forth 16	5	kintex-7-3 Ja			6	_				1.0 702.1	Х		1 cpu16				64K N		2000			P16 in VHDL	CPU24.vhd with width=16
ep16	https://github. https://github.		forth 16	5	kintex-7-3 Ja			6	-	254 ## 184 ##		0.67	1.0 203.6 9.0 5.3			5 ep16.vhd 4 ep80.vhd	Y yes			32K N	32	2005 2002		DF files D80 data sheets	initialized Lattice memory blocks initialized Lattice memory blocks	5-bit instructions
ep8080 ep32		o.co beta C.H. Ting	8080 8 forth 32		kintex-7-3 Ja		et 1276 3368	4	-	164 ##	# 14./	1.00				-,	Y yes	IN N	04K	U4K Y	+++	2002			kindle book & RTL available: EP32 RIS	work related to eP16
ep32 ep24	ncups://www.a	stable C.H. Ting	forth 32		kintex-7-3 Ja	.H. Ting		6	-	167 ##		0.83	1.0 135.6		proprieta vhdl	1 ep24	Y asm	N N	$\vdash$	ΔK	27	2007		.tps.//WIKI.TUFTN-		removing stack clear: 503 LUT6 & 143MHz
bytemachine	https://github	o.c mature cOpperdragon	forth 8		kintex-7-3 Ja			6	1	250 ##			2.0 129.3			7 bytemach		N N	$\vdash$	4K Y		2002			top is Altera schematic	results are for 2016 bare core
32-bit_MIPS	https://source		MIPS 32				slow synth		1	100 ##		1.00	1.0		viia.	18 mips mod	Y yes			4G Y		2 2011				stopped run in synthesis
swt16	https://github	o.com/captai captaindane	RISC 16	16	/				1	-20 #1						10 swt16-top	Y asm	N Y					2020			on in Verilog. Includes assembler, simulator, and
chip8	https://bitbuc	ke errors Carsten Elton Sørense			kintex-7-3 Ja	ames miss	ing modul	es	╧	##	14.7					28 chip8		N				2013		tps://en.wikiped	Verilog implementation of the Super	https://www.zophar.net/pdroms/chip8/chip-8
cast_8051	http://www.ca	asproprietar CAST Inc	8051 8		virtex-6	AST I 820	sli 1800	6	2		12.1				proprieta	ry	Y yes	N	0.416	64K Y		2			Cast has uP related IP	several versions, FPGA kits
cast_ba22		asproprietar CAST Inc	RISC 32	16	spartan-6 C	AST Inc	1800	6	32	72		1.00	1.0 40.0	Х	proprieta	ry	Y yes		4G	4G		2	ht	ttp://www.cast-i	Cast has uP related IP	several versions, FPGA kits
ep32		rg/mature CH Ting	forth 32	5							1			oxdot			Y forth		لــــا		$\sqcup \sqcup \bot$		2012			now free
mips_up_vhdl		o.com/cm42: Chandra Mettu	mips 32	32			1				1					10 NYU6463F	Y yes	N	4G				2020		simple MIPS with comparison to RC5	
z3	https://openco	cor stable Charles Cole	CISC 8	8		ames Brak	ef 3495	А	2	141 ##	d18.0	0.33	3.0 4.4		verilog	3 boss	Υ	$\vdash$	128K	128K		2014	2014 <u>ht</u>	ttps://en.wikiped	Infocom Z-Machine V3, youtube vide	http://inform-fiction.org/zmachine/standards/
	1					harl																		l		
vhdl_cpu	1				e	-		4										N N			1 1 1					
	h	(66 )				irass					l		2.0				, .	"		256			2026			
		o.com/CGras Charles Grassin	accum 8		spartan-3 ir		203		_	550	14.7	0.20	2.0	<del>  .   </del>	vhdl	6 computer	Y asm	N	256	256 N	14	2017		rtp://charleslabs	educational, very simple	case statement program
octavo	http://fpgacpu		reg 16		stratix-4 C			A	1	550	+	0.67	1.0 737.0			18 Octavo	Y asm	N	H	***		6 10 2012		tps://github.con		~= performance across word sizes, no call/rtn
riscv_vexriscv	https://github.				artix-7 C	harles Par		6	_	346	+	0.52	1.0 374.1	X	vero;pg	emalle:	Y yes	$\vdash$		4M Y			2018 2018 ht		verilog source	scala not needed
riscy_vexriscy	https://github.	Total and Topan	risc-v 32					6	-		+	0.00				smallest	. ,			4M Y 4G Y				ttps://riscv.org/2	preformance #s for 8 configurations	
riscv_vexriscv riscv_naxriscv		o.com/Spinal Charles Papon?	risc-v 32 riscv 32		atrix-7-3 C	harles Par harle AKA		6	-	295 155	+	1.00	1.0 210.9 0.4 29.1		scala scala	full no cac	Y yes Y yes			4G Y			2018 ht	tps://riscv.org/2 tps://spinalhdl.e	preformance #s for 8 configurations of	a "Briey" is SOC variant erscalar(2 decode, 3 execution units, 2 retire), 2
propeller		lleproprietar Chip Gracey	RISC 32	32	UI LIA/	ai ici AKA	JH 13300	U	-	133	+	1.00	0.4 23.1		verilog		. yes	- "	4G			2 5 2014		tns://githuh.com	original propeller has verilog (EDGA)	SISA: op/ddd/sss format with predication
propeller_p8x3	https://www	pa stable Chip Gracey	RISC 32	32	kintex-7-3 Ja	ames Rrak	ef 9498	6	20	160 ##	14.7	1.00	0.1 134.8	х	verilog	9 top	Y yes	$\vdash$	70	-10	<del>                                      </del>	2014	-020 III	.cps.//granub.com	eight propellers, clocking from ucf file	
dlx palmiero	https://githuh	o.c. ASIC Christian Palmiero	DLX 32	32				y proble 6	20		14.7	1.00	1.0	^		41 a-dlx	Y yes	N	4G	4G		2 5 2015	2017		Course project, VHDL to netlist (STM	
non-von-1	https://www.r	ch stable Christopher Fenton	accum 8	8	kintex-7-3 Ja			6	1		14.7	0.33	1.0 797.1			1 nonvontop			64	Y		3 2013			SIMID in tree structure	A & B regs, instructions broadcast
cray1	www.chrisfen	alpha Christopher Fenton	CRAY1 64	16	kintex-7-3 Ja				19 10	127 ##	14.7		1.0 56.6	х		46 cray_sys_:	Y yes	Y N				6 2010	2015 ht	ttps://www.chris	homebrew Cray1	24-bit address registers
cray1	www.chrisfen	nto alpha Christopher Fenton	CRAY1 64	16	zu-3e Ja	ames und	efi 11510	6	15 1	##	# v21.1	6.00	1.0	Х	verilog	46 cray_sys_	Y yes	Y N	4M	4M N	128 53	6 2010	2015 CF	RAY data sheets	homebrew Cray1	24-bit address registers
f18a	http://www.gr	re asic Chuck Moore	forth	П											proprieta	ry	Y yes								AKA G144A12: 12x12 array	family of parallel processors

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT	Dff E	st blk	F max	a tool	MIPS clks	KIPS	ven dor	S src code	#src files	top file	tooi chai	fitg of max max	byte to	adr mod	# pip	start las	note worthy comments
nc4016	https://en.wikid	c asic	Chuck Moore	forth	16					+++						propriet	arv						- 100		chapter in Koopman
a tiny up	https://www.gi		Chuck Thacker	RISC	32 32	zu-3e	lames missin	ng files		5		## v20.1	0.67 1	.0		verilog	1	TinyComp	Y asm	N Y 1K 1K	N 13		128	2007 200	7 https://www.cl.ca 104 lines of verilog, Thacker (wikipedia) deceased
td4	https://github.o	c stable	cielo ee	accum	8 8	spartan-3	James Brakef	102			200	## 14.7	0.20 1	.0 392.2	Х	verilog	5	td4_top		16	Y			2012 201	
tigli_cpu		stable	Cleiton Juffo	RISC	16 16	kintex-7-3	James Brakef	636	- 6	5	455	## 14.7	0.67 4	.0 119.7	Х				Υ	N Y 64K 64K	16	;	16	2013 201	3 course project, not pipelined no LUT RAM for reg file
cfm	https://github.o		Cliff L. Biffle	forth	16 16	5										haskell				N 64K 64K				2018 201	8 https://clash-lang.Forth-inspired processor targeting the alu inst is ucoded, some missing ops
bfcpu	http://www.clif	ff stable	Clifford Wolf	Turing	8 3	kintex-7-3	James Brakef	422	6	5	345	## 14.7	0.01 4	.0 2.0	Х	B vhdl	4	cw6671	Y yes	N N 64K 64K	Υ 8	3		2003 200	3 https://en.wikipegno accum, data pointer and bracketeg current version & earlier version
bfcpu	http://www.clif	ff stable	Clifford Wolf	Turing	8 3	zu-3e	James vivado	303	6	5	500	## v21.1	0.01 4	.0 4.1	Х	B vhdl	4	cw6670	Y yes	N N 64K 64K	Υ 8	3		2003 200	3 https://en.wikiped no accum, data pointer and bracketed first implementation, no data cache
bfcpu	http://www.clif	stable	Clifford Wolf	Turing	8 3	zu-3e	James vivado	387	6	5	500	## v21.1	0.02 4	.0 6.5	Х	B vhdl	4	cw6671	Y yes	N N 64K 64K	Υ 8	3		2003 200	3 https://en.wikiped no accum, data pointer and bracketed internal 1-byte data cache doubles performa
riscv_picorv32	https://github.o	c beta	Clifford Wolf	risc-v	32 32	xcku3p-3	Cliffor(small	761	6	õ	769	## v16.2		.0 336.8	Х	Y verilog	1	picorv32	Y yes	N 4G 4G	Υ		32	2016 202	0 mimimal features, soc options designed for minimum LUTs
riscv_picorv32	https://github.o	c beta	Clifford Wolf	risc-v	32 32	kintex-U-	Cliffor small	761	6	5	454	## v16.2	1.00 3	.0 198.9	Х	Y verilog	1	picorv32	Y yes	N 4G 4G	Υ		32	2016 202	0 mimimal features, soc options LUTs & Fmax for Kintex, Virtex & Ultrascale+
cole_c16	https://www.sc	cı beta	Cole Design & Develop	RISC	16 16	spartan-6	James Brakef	554		5	298	## 14.7	0.67 7.	.0 51.4	Х	vhdl	1	core	Y asm	N 64K 64K	N 20	)	8	2002 201	2 https://blog.classy (7) clks per inst, complete SOC
c16too	https://www.so	cı stable	Cole Design and Deve	RISC	16 16	kintex-7-3	James Brakef	510	6	5		## 14.7	0.67 4	.0 88.9	Х	vhdl	1	core	Y asm	N 64K 64K			8	2003	coledd.com/electr graphics capability clock/2 and six phases
riscv_rpu	https://github.o	c untested	Colin Riley	risc-v	32 32	artix-7	Colin Riley	3291	6	5 12 1	100	## 14.7	1.00 1	.0 30.4		vhdl	14	core	Y yes	N 4G 4G	Υ		32	2015 202	0 http://labs.domip Series of 16 tutorials on uP design, w RPU uP, TPU now discarded
tpu	https://github.o	c untested	Colin Riley	RISC	16 16	i										vhdl	20	tpu_top		N 64K 64K	Υ		8	2016 201	6 https://domipheu Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for ε
amber	https://openco	r stable	Conor Santifort	ARM7	32 32	zu-3e	James area o	3105	1857 6	5 10	168	## v21.1	0.75 1	.0 40.7	ILX	verilog		a23_core	Y yes	N 4G 4G	Y 80		16 3	2010 201	7 https://en.wikiped no MMU, shared cache
amber	https://openco	or stable	Conor Santifort	ARM7	32 32	zu-3e	James area o	5066	2382 6	5 20	175	## v21.1	1.05 1	.0 36.4	ILX	verilog	25	a25_core	Y yes	N 4G 4G	Y 80	)	16 5	2010 201	7 https://en.wikipeqno MMU
amber	https://openco	or stable	Conor Santifort	ARM7	32 32	kintex-7-3	James Brakef	6103	6	5 18	127	## v18.2	1.05 1	.0 21.8	ILX			a25_core		N 4G 4G	Y 80	)	16 3	2010 201	7 https://en.wikipedno MMU
amber	https://openco	or stable	Conor Santifort	ARM7	32 32	kintex-7-3	James Brakef	6409	6	5 2	82	## 14.7	0.75 1	.0 9.6	ILX			a23_core	Y yes	N 4G 4G	Y 80	)	16 3	2010 201	7 https://en.wikipeqno MMU, shared cache 2048 LUTs used as single port RAM
yfcpu	https://github.o	c errors	Cory Walker	RISC	16 16	kintex-7-3	James degen	18	- (	5		## 14.7	0.67 1	.0		verilog	2	yfcpu	Υ	N N 256 256	Y	1	16		Colin Mackenzie? Educational very simple
tarhi	https://github.o		Dagvadorj Galbadrakh	RISC	32 32		James everyt	396	- (	5 1	123	## 14.7	1.00 4	.0 77.9	Х			tarhi_cont		N 16M 16N	N 11		4	2013 201	3 no doc, extremely small RISC difficulty with timing, try 7.0ns
or1200	https://github.o		Damjan Lampret				James Brakef			5 4 8		## 14.7						or1200_tc		Y M 4G 4G			32	2010 201	5 https://openrisc.id best older openrisc implementation no LUT RAM for reg file
zbasic	https://github.o	cmature	Dan Gisselquist		32 32	1			- 1		1	1						main	Y yes	N N 4G 4G				2018 202	0 https://github.com/ bare bones variant of zipcpu autofpga builds complete system
zipcpu	https://githuh.c		Dan Gisselquist		32 32	kintex-7-	James Brakef	1687	6	5 7	218	## 14.7	1.00 1	.0 128.9	Х		7			N N 4G 4G				2015 202	
s6soc	https://openco	or stable	Dan Gisselquist		32 32		James sparta		-	5 1 10	133	## 14.7	1.00 1	.0 47.3	Х	Y verilog	31	toplevel		N N 4G 4G	N 20			2015	uses ZIP CPU
xulalx25soc	https://openco		Dan Gisselquist	RISC	32 32		James Sparta		- 6	5 4 25		## 14.7		.0 11.0		Y verilog		toplevel		N N 4G 4G				2015	uses ZIP CPU
v6502	https://github.c		Daniel Loffgren		8 8		James bare c	868	131 6	5 7 20		## v21.1						v6502	Y ves	N N 64K 64K		+		2019 202	0 https://opencores 6502 with extras: 16-bit stack pointer www.youtube.com/watch?v=K3jH-f r80E
pt13	http://www.sin		Daniel Ogilvie	accum			James Brakef		232 6			## 14.7			^	verilog			V asm	N Y 64K 8K		1 3	$\dashv$	2013 202	8 https://www.edn_PT13 is optimized to be completely el micro-code & register updates, minimal ISA
riscv scarv-cpu			Daniel Page	risc-v			Junies Didker	301	- +	<del></del>	337	14./	3.33 3.	.0 130.3						N 4G 4G		-	32	2011 201	0 https://www.ukrisiside.channel.hardened.no.cache. branch prediction or virtual memory, research p
riscv_scarv-cpt		com/black	- Daniel Petrisko		64 32	1	<del>                                     </del>	+ + +	-+	+	+	$\vdash$		+		system			Y yes	Y 16E 16E		+	32	2019 202	cache-coherent. RV64GC multicore
HOS	https://opor	moture		accum		kintov 7 1	James Brakef	441	- 1	++	270	## 14.7	0.33 3	.0 67.4	v	vhdl	14	CDII	y yes	100 100	+++	3		2014 201	
uos ax8	https://openco		Daniel Roggen Daniel Wallner							5 1		## 14.7	0.00				14	A90S1200		N 64K 128I	, , , , , , , , , , , , , , , , , , ,	3	32	2002 201	0 both A90S1200 & A90S2313 inserted fake inst ROM
	nttps://openco						James missin				_											-	32		
ppx16	https://openco		Daniel Wallner		_		James missin	409	- (	5		## 14.7								N Y 256 4K		-		2002 200	
t65	https://openco	0.00.0	Daniel Wallner	6502	8 8			575	6	5	291	## 14.7		.0 41.7	IX			T65	Y yes	N N 64K 64K				2002 201	
t80	https://openco	or stable	Daniel Wallner	Z80	8 8		James Z80 m	1389		5	163	## 14.7		.0 12.9	Х			T80a	Y yes	N N 64K 64K				2002 201	8 Z80, 8080 & gameboy inst sets, several usages
c88	https://github.o	ci alpha	Daniiel Bailey	accum	8 8	kintex-7-3	James Brakef	3088	6	5 2	167	## 14.7	0.33 2	.0 8.9	Х	vhdl	25	C88	Y asm	N 8 256	Y 10	)	8	2015 201	5 https://www.yout only 8 memory locations used 3658 Dff, doesn't infer block or LUT RAI
c88	https://github.o	c alpha	Daniiel Bailey	accum	8 8	spartan-3	James Dff ge	2664	4	1 2	54	## 14.7	0.33 1	.0 6.7	Х	vhdl	25	C88	Y asm	N 8 256	Y 10		8	2015 201	5 https://www.yout only 8 memory locations used 3785 Dff, doesn't infer block or LUT RAI
darfpga	https://github.o		darfpga	z80	8 8										1	Y VHDL &	Verilo	og	Y yes	N N 64K 64K	Υ			202	
terracresta	https://github.o		Darren Olafson		16 16										1				Y yes	N 4G 4G			16	2018 202	
agcnorm	https://onenco		Dave Roberts		15 15		James Brakef	3732	- 4	1 2	20	## 14.7	0.66 1	0 35	х		5		v / ==	N Y 4K 72K			1	1962 201	2 http://klabs.org/h Apollo Guidance Computer via 3-input NOR gate emulation
copro6502	https://github.c		David Banks		8 8	- рептент		ojects for								Y VHDL &			v				_	2014 201	7 https://stardot.or 65C102, Z80, 80286, 6809, PDP11, ARM2 & 32016 cores selectable by DIP switch or
electronfpga	https://github.c		David Banks		8 8	1	ISE pit	l l	eacii core	++						Y vhdl			Y yes	N N 64K 64K	v	+ +		2014 202	
Lutiac	nttps://github.t		David Galloway, David		16 NA		David Gallow	140		A 4	198		0.67 1	0 047 6	I				ryes		N 64	+	32 3	2014 202	
	Eur. 11					A Stratix-4	David Gallow	140	,	4 4	198		0.07 1	.0 947.0			ernog					1			
vespa	http://www.arc		David J. Lilja		32 32 8 8	1000 - 7.0		C4C		-	402		0.22	0 24.0	.,	verilog	5	fc502	Y asm			1	32	2005 200	from book: Designing Digital Computer Systems with Verilog 0-521-82866-X, Un. M
free6502	nttp://web.arcr		David Kessner		8 8		James Brakef	646		)	193	## 14.7	0.33 4	.0 24.6	Х				Y yes	N N 64K 64K			_	1999 200	0 http://www.sprov microcoded
my8085light	https://github.o	_	Debtanu Mukherjee													verilog		my8085	Y	N 64K 64K		1	8	202	
mycpu	http://www.my		Dennis Kuschel	accum	8 8		James Brakef		_	5 1	155	## 14.7	0.33 3		Х	vhdl	28	cpu_top	Υ	N 64M 64N	I Y	-		2010	originally in TTL micro-coded
gpu	https://openco		Diego A. Idarraga				James errors			5			1.00 1				21			Υ				2015 201	5 graphic processing unit coding errors
theia_gpu	https://openco		Diego Valverde	RISC	96 64		James huge a		- 6	5			0.40 1			SPI verilog								2009 201	2 Ray Cast Programable graphic Proces four cores, huge LUT count, 2/3rds LUT RAM
dp8051	https://www.de	coroprieta	r Digital Core Design		8 8	virtex-5	Digital Core D	1699	(	5	200	## 14.7	0.30 1	.0 35.3	ILX		ary		Y yes	N 64K 64K				1999 199	also PIC, HC11, 68000, 680x, d32pro full system with RAM
tinyisa	https://github.o	com/dillon	Dillon Huff	RISC	32 32	!										verilog	49	cpu	Υ	N 4G 4G			32	201	9 very small ISA with multi-cycle, pipelined & with forwarding implementations
mcu8	https://openco	or alpha	Dimo Pepelyashev	accum	8 8	kintex-7-3	James Brakef	274		5	299	## 14.7	0.33 1	.0 360.1	Х	vhdl	16	processor_	E asm	256 256	Y 17	1		2008 200	g asm, simulated, builds?
turbo8051	https://openco	or beta	Dinesh Annayya	8051	8 8	kintex-7-3	James Brakef	1985		5 1	127	## 14.7	0.33 4	.0 5.3	IX					N N 64K 64K	Υ			2011 201	6 includes perpherials
sparc64soc	https://openco	or alpha	Dmitry Rozhdestvensk	SPARC	64 32	kintex-7-3	James errors		6	5		## 14.7	2.00 1	.0		Y verilog	263	W1	N	Υ				2009 201	0 huge source file count work in progress with no progress
odess	https://openco	or stable	Dmytro Senyakin				James too big	130160		288 462	2	## q18.0	4.00 0	.3				CoreQuad	Y asm	Y 4G 4G			16	2017 201	7 https://opencores Altera proj, Multicore, P&R results at 37-bit adr, quad issue, caches, 32-64-128 fltg
odess	https://openco	or stable	Dmytro Senyakin	RISC	## 16	stratix-5	Dmytro Seny	32978	- 1	72 112	192	## q17.1	4.00 1	.0 23.3	-	system v	27	CoreOneV	Y asm	Y 4G 4G			16	2017 201	7 https://opencores Altera proj, Multicore, P&R results at 37-bit adr, quad issue, caches, 32-64-128 fltg
odess	https://openco	or stable	Dmytro Senyakin	RISC	## 16	stratix-5	Dmytro Seny	148078	- 1	72 122	184	## q17.1	4.00 0	.3 19.9	- 1	system v	27	CoreQuad	Y asm				16	2017 201	7 https://opencores Altera proj, Multicore, P&R results at 37-bit adr, quad issue, caches, 32-64-128 fltg
odess	https://openco		Dmytro Senyakin		## 16		Dmytro Seny					## q17.1			- 1			CoreOneV		Y 4G 4G			16	2017 201	7 https://opencores Altera proj, Multicore, P&R results at 37-bit adr, quad issue, caches, 32-64-128 ftg
odess	https://openco		Dmytro Senyakin				James reduce					## q18.0			i			CoreOneV					16	2017 201	7 https://opencores Altera proj, Multicore, P&R results at 37-bit adr, quad issue, caches, 32-64-128 fltg
odess	https://openco		Dmytro Senyakin				James slow t			72 112		## q18.0			i			CoreOneV		Y 4G 4G			16	2017 201	7 https://opencores Altera proj, Multicore, P&R results at 37-bit adr, quad issue, caches, 32-64-128 fltg
limen	https://githuh.c		r Dominik Salvet		16 16	,	1 1	1			T i	1, 2.0						core	Υ	N Y 64K 64K			8	2018 202	1 teenager, highschool thesis
			Dominik Salvet	accum							1					vhdl		pcycle	Υ	N Y 16 128		_	1	2015 202	inspired by redstone processor in Minecraft, 1st custom VHDL design by author
	https://github.o				64 16						†					vhdl	-	risc63		N I	γ 30	1	16	202	1 tightly packed 16-bit ISA thesis in Chech
pcycle risc63		-	Dominik Salvet	RISC				ıntav	-	5		14.7	0.67 1	.0		vhdl	1		1	N 64K 64K	1 1 3	+		2000	ng, person and an enterin
pcycle risc63		c alpha				kintey-7-3				- 1 1	1				_				1				32 6	2003 200	
pcycle risc63 p16		c alpha tratechnolo	Don Golding	forth	16 5	kintex-7-	James Dad sy	2630	- 1	5 1	137	## 147	0.33 1	.0 165	X	vhdl		navr conti	Y ves	N Y AK AM					
pcycle risc63 p16 pavr	https://github.o http://www.ult https://openco	alpha tratechnolo r alpha	Don Golding Doru Cuturela	forth AVR	16 5 8 16	kintex-7-3	James Brakef	2630	(	5 1	132	## 14.7	0.33 1	.0 16.5		_	18	pavr_cont		N Y 4K 4M N 4K 4K		1			9 superset of AVR 2 https://backaday. I/O processor with minimal instruction full set of peroberals
pcycle risc63 p16 pavr iop16b	https://github.o http://www.ult https://openco https://github.o	ci alpha tratechnolo or alpha ci alpha	Don Golding Doru Cuturela Doug Gilliland	forth AVR RISC	16 5 8 16 8 16	kintex-7-3	James Brakef	2630	(	5 1	132	## 14.7	0.33 1	.0 16.5		_	18			N Y 4K 4M N 4K 4K			8	2021 202	2 https://hackaday. I/O Processor with minimal instructio full set of perpherals
pcycle risc63 p16 pavr iop16b multicomp	https://github.c http://www.ult https://openco https://github.c https://github.c	alpha tratechnolo or alpha c alpha c untested	Don Golding Doru Cuturela Doug Gilliland Doug Gilliland	forth AVR RISC accum	16 5 8 16	kintex-7-3	James Brakef	2630		5 1	132	## 14.7	0.33 1	.0 16.5		_	18							2021 202	2 https://hackaday. I/O Processor with minimal instructio full set of perpherals 1 https://hackaday. 6502, 6800, 6809 & 280 on Cyclone II, console available
pcycle risc63 p16 pavr iop16b multicomp r32v2020	https://github.o http://www.ult https://openco https://github.o https://github.o https://github.o	c alpha tratechnolo or alpha c alpha c untested com/doug	Don Golding Doru Cuturela Doug Gilliland Doug Gilliland Doug Gilliland Doug Gilliland	forth AVR RISC accum risc	16 5 8 16 8 16 8 8	kintex-7-3	James Brakef	2630	nnile		132					Y vhdl	18 51	cpu_top	Y asm	N 4K 4K	Y 11		8	2021 202 202 202	2 https://hackaday, I/O Processor with minimal instructio full set of perpherals 1 https://hackaday. 6502, 6800, 6809 & Z80 on Cyclone II, console available huge download, canceled
pcycle risc63 p16 pavr iop16b multicomp r32v2020 mips_16	https://github.c http://openco https://github.c https://github.c https://github.c https://github.c	c alpha c alpha c alpha c untested com/doug or stable	Don Golding Doru Cuturela Doug Gilliland Doug Gilliland Doug Gilliland Doug Gilliland Doyya Doyya	forth AVR RISC accum risc RISC	16 5 8 16 8 16 8 8 8 8	kintex-7-3	James Brakef	2630	npile (	5 1	132		1.00 1	.0		Y vhdl verilog	18 51 12	cpu_top mips_16_	Y asm Y	N 4K 4K N 64K 64K	Y 11		8	2021 202 202 202 2012 201	2 https://hackaday, I/O Processor with minimal instructio full set of perpherals 1 https://hackaday, 10 processor with minimal instructio full set of perpherals 1 https://hackaday, 10 processor ltconsole available 1 huge download, canceled 2 Educational 16-bit MIPS Processor
pcycle risc63 p16 pavr iop16b multicomp r32v2020 mips_16 mc6803	https://github.c http://www.ult https://opencoo https://github.o https://github.o https://github.o https://opencoo https://opencoo	c alpha tratechnolo r alpha c alpha c untested com/doug or stable r stable	Don Golding Doru Cuturela Doug Gilliland Doug Gilliland Doug Gilliland Doyya Doyya Dukov	forth AVR RISC accum risc RISC 6803	16 5 8 16 8 16 8 8 16 16 8 8	kintex-7-3	James Brakef	2630	npile 6		132		1.00 1 0.33 3	.0		Y vhdl verilog system	18 51 12 verilog	cpu_top mips_16_	Y asm Y Y yes	N 4K 4K  N 64K 64K  N N 64K 64K	Y 11		8 8 5	2021 202 202 202 2012 201 1999	2 https://hackaday, I/O Processor with minimal instructio full set of perpherals 1 https://hackaday. 1 https://hackaday. 2 https://hackaday. 3 Educational 16-bit MIPS Processor 2 based on System68 and System02 by John E. Kent, translated CPU core from VHDL
pcycle risc63 p16 pavr iop16b multicomp r32v2020 mips_16 mc6803 plasma_cortex	https://github.o http://www.ult https://openco https://github.o https://github.o https://openco https://openco https://openco	alpha tratechnolo or alpha co alpha co untested com/doug or stable or stable com/Nucle	Don Golding Doru Cuturela Doug Gilliland Doug Gilliland Doug Gilliland Doug Apolya Doyya Doyya Dukov Dylan Brophy	forth AVR RISC accum risc RISC 6803 RISC	16 5 8 16 8 16 8 8 16 16 8 8 32 16	kintex-7-3	James Brakef	sed in con		5		14.7	1.00 1 0.33 3 1.00 1	.0	X	y vhdl verilog system v	18 51 12 verilog	mips_16_i	Y asm Y	N 4K 4K N 64K 64K	Y 11	3	8 5	2021 202 202 2012 201 1999 201	2 https://hackaday.   I/O Processor with minimal instructio full set of perpherals   https://hackaday.   6502, 6800, 6809 & 280 on Cyclone II; console available   huge download, canceled     huge download, canceled
pcycle risc63 p16 pavr iop16b multicomp r32v2020 mips_16 mc6803 plasma_cortex ejrh_cpu	https://github.o http://www.ult https://openco https://github.o https://github.o https://openco https://openco https://openco https://github.o https://github.o	c alpha tratechnolo or alpha c alpha c untestec com/doug or stable or stable com/Nucle c stable	Don Golding Doru Cuturela Doug Gilliland Doug Gilliland Doug Gilliland Doug Gilliland Doyya Doyya Dukov Dylan Brophy Edmund Horner	forth AVR RISC accum risc RISC 6803 RISC RISC	16 5 8 16 8 16 8 8 16 16 8 8 32 16 16 16	kintex-7-3	James Brakef	sed in con		5			1.00 1 0.33 3	.0	X	y vhdl  verilog system v vhdl verilog	18 51 12 verilog 4 17	mips_16_o cpu machine	Y asm Y Y yes	N 4K 4K  N 64K 64K  N N 64K 64K  N N 4G 4G	Y 11	3	8 8 5 8 16	2021 202 202 2012 201 1999 201 2015 201	2 https://hackaday, I/O Processor with minimal instructio full set of perpherals 1 https://hackaday. 1 https://hackaday. 2 foot, 6800, 6809 & 280 on Cyclone II; console available 1 huge download, canceled 2 feducational 16-bit MIPS Processor 2 based on System68 and System01 by John E. Kent, translated CPU core from VHDL 3 https://hackaday.io/project/160180-plasma-cortex-open-source-cpu-in-whdl 5 see web archive for doc
pcycle risc63 p16 pavr iop16b multicomp r32v2020 mips 16 mc6803 plasma_cortex ejrh_cpu jimmy	https://github.o http://www.ult https://openco https://github.o https://github.o https://openco https://openco https://openco https://github.o https://github.o	alpha tratechnolo or alpha c alpha c untested com/doug or stable or stable com/Nucle c stable com/kuash	Don Golding Doru Cuturela Doug Gilliland J Doug Gilliland Doug Gilliland Doyya Doyya Doyya Doyya Dukov Dylan Brophy Edmund Horner Eduardo Corpeño	forth AVR RISC accum risc RISC 6803 RISC RISC RISC RISC	16 5 8 16 8 16 8 8 16 16 8 8 32 16 16 16 8 8	kintex-7-3	James Brakef  James collap:  James Brakef	sed in con	(	5	196	14.7	1.00 1. 0.33 3. 1.00 1. 0.67 1.	.0 .0 .0 .0	X X IX	verilog system v vhdl verilog verilog	18 51 12 verilog 4 17 2	mips_16_i cpu machine jimmy	Y asm Y Y yes Y yes Y yes Y	N 4K 4K  N 64K 64K  N N 64K 64K  N 4G 4G  N Y 256 256	Y 13	3	8 5	2021 202 202 2012 201 1999 201 2015 201 202 202	2 https://hackaday, I/O Processor with minimal instructio full set of perpherals 1 https://hackaday. 6502, 6800, 6809 & 280 on Cyclone II, console available 1 huge download, canceled 3 Educational 16-bit MIPS Processor 1 based on System68 and System01 by John E. Kent, translated CPU core from VHDL 2 https://hackaday.io/project/160180-plasma-cortex-open-source-cpu-in-vhdl 3 see web archive for doc 4 deducational, 4 regs, 8-bit adr spaces   vendor neutral source code
pcycle risc63 p16 pavr iop16b multicomp r32v2020 mips_16 mc6803 plasma_cortex ejrh_cpu jimmy dapzipi8	https://github.nttp://www.ult https://openco.https://github.nttps://github.https://github.https://github.https://github.nttps://github.nttps://github.nttps://github.nttps://github.nttps://github.nttps://github.nttps://github.https:	alpha tratechnolo or alpha c alpha c untested com/doug or stable or stable com/Nucle c stable com/kuash com/ehsar	Don Golding Doru Cuturela Doug Gilliand Doug Gilliand Doug Gilliand Doug Gilliand Dovya Doyya Dukov Dylan Brophy Edmund Horner Eduardo Corpeño Efisan Ali	forth AVR RISC accum risc RISC 6803 RISC RISC RISC RISC picoBlaze	16 5 8 16 8 16 8 8 9 16 16 16 8 8 32 16 16 16 8 8 8 8	kintex-7-3	James Brakef  James collap:  James Brakef  Elsan conve	sed in con	49 6	5 1 2	196	## 14.7 ## v22.1	1.00 1. 0.33 3. 1.00 1. 0.67 1.	.0 .0 .0 .0 141.6	X	verilog system v vhdl verilog verilog verilog vhdl	18 51 12 verilog 4 17 2 20	mips_16_i g cpu machine jimmy top	Y asm Y Y yes Y yes Y yes Y Y Y asm	N 64K 64K N N 64K 64K N V 4G 4G N Y 256 256 N 256 2K	Y 11 Y 12 Y Y Y 16		8 5 8 16 4	2021 202 202 2012 201 1999 201 2015 201 202 202	2 https://hackaday, I/O Processor with minimal instructio full set of perpherals   https://hackaday. 6502, 6800, 6809 & Z80 on Cyclone il; console available   huge download, canceled
pcycle risc63 p16 pavr iop16b multicomp r32v2020 mips_16 mc6803 plasma_cortex ejrh_cpu jimmy dapzipi8 riscv_cpu_verii	https://github.attp://www.ult https://openco. https://openco. https://github. https://github. https://openco. https://openco. https://github. https://github. https://github. https://github. https://github. https://github.	c alpha tratechnolo or alpha c alpha c untested com/doug or stable or stable com/Nucle c stable com/kuash com/ehsar csimulatio	Don Golding Doru Cuturela Doug Gilliland Doug Gilliland Doug Gilliland Doug Gilliland Doug Bolliland Doug Doya Doya Doya Dukov Dylan Brophy Edmund Horner Eduardo Corpeño Ethsan Ali Elliot Liu	forth AVR RISC accum risc RISC 6803 RISC RISC RISC RISC picoBlaze riscv	16 5 8 16 8 16 8 8 16 16 8 8 32 16 16 16 8 8 8 18 32 32	kintex-7-3	James Brakef  James collap:  James Brakef  Ehsan conve	sed in con	49 (for sim)	5 1 2 5 5 2 5 5	196	## 14.7 ## v22.1 ## v22.2	1.00 1. 0.33 3. 1.00 1. 0.67 1.	.0 .0 .0 .0 141.6	X X IX	verilog system v vhdl verilog verilog verilog verilog verilog verilog	18 51 12 verilog 4 17 2 20 26	mips_16_i 3 cpu machine jimmy top Risc5CPU	Y asm Y yes Y yes Y yes Y yes Y asm Y asm Y yes	N	Y 11  Y 12  Y Y Y 16  Y 45		8 5 8 16 4	2021 202 202 2012 201 1999 201 2015 201 202 202 202 202	2 https://hackaday, I/O Processor with minimal instructio full set of perpherals 1 https://hackaday. 6502, 6800, 6809 & 280 on Cyclone II; console available 1 huge download, canceled 3 Educational 16-bit MIPS Processor    based on System68 and System01 by John E. Kent, translated CPU core from VHDL 8 https://hackaday.io/project/160180-plasma-cortex-open-source-cpu-in-vhdl 5 see web archive for doc 0 educational, 4 regs, 8-bit adr spaces 2 Deterministic Branch Prediction for R also zipi8 starting point, PhD thessis 7 Five-Stage Pipe RISC-V UP has top schematic
pcycle risc63 p16 pavr iop16b multicomp r32v2020 mips_16 mc6803 plasma_cortex ejrh_cpu jimmy dapzipi8 riscv_cpu_veri cbox16	https://github.nttp://www.ultlhttp://www.ultlhttps://open.cohttps://github.nttps://github.nttps://github.nttps://github.nttps://open.cohttps://github.nttps:	c alpha tratechnology alpha c alpha c untestec com/dougy r stable com/Nucle c stable com/kush com/ehsar ckimulatio com/Engin	Don Golding Doru Cuturela Doug Gilliland Doug Gilliland Doug Gilliland Doug Gilliland Doug Silliland Douya Doyya Doyya Doyya Dukov Edmund Horner Eduardo Corpeño Ehsan Ali Elliot Liu Engineersbox	forth AVR RISC accum risc RISC 6803 RISC RISC RISC RISC picoBlaze riscv arm	16 5 8 16 8 16 8 8 16 16 16 8 8 32 16 16 16 8 8 8 18 32 32 16 16	kintex-7-3	James Brakef  James collap:  James Brakef  Elsan conve	sed in con	49 (for sim)	5 1 2	196	## 14.7 ## v22.1	1.00 1. 0.33 3. 1.00 1. 0.67 1.	.0 .0 .0 .0 141.6	X X IX X	verilog system v vhdl verilog verilog verilog verilog verilog schemat	18 51 12 verilog 4 17 2 20 26 10	mips_16_i g cpu machine jimmy top Risc5CPU manual_cc	Y asm Y yes Y yes Y yes Y yes Y asm Y asm Y yes	N 64K 64K N N 64K 64K N V 4G 4G N Y 256 256 N 256 2K	Y 11  Y 12  Y Y Y 16  Y 45		8 5 8 16 4 32 8	2021 202 202 2012 201 1999 201 2015 201 202 202 202 202 202 202	2 https://hackaday, I/O Processor with minimal instructio full set of perpherals  https://hackaday. 6502, 6800, 6809 & 280 on Cyclone II; console available  huge download, canceled  Educational 16-bit MIPS Processor  based on System68 and System01 by John E. Kent, translated CPU core from VHDL  https://hackaday.io/project/160180-plasma-cortex-open-source-cpu-in-vhdl  see web archive for doc  educational, 4 regs, 8-bit adr spaces  Deterministic Branch Prediction for R also zipi8 starting point, PhD thessis  Five-Stage Pipe RISC-V uP  has top schematic  ARMAY / MIPS IV hybrid ISA microard Digital schematic, VHDL & verling
pcycle risc63 p16 pavr iop16b multicomp r32v2020 mips 16 mc6803 plasma_cortex eirh_cpu jimmy dapzipi8 riscv_cpu_veri ctov_cf6 gbox16-gpu	https://github.nttp://www.ultuh. https://openco. https://openco. https://github.nttps://github.nttps://github.nttps://github.nttps://openco. https://openco. https://github.nttps://github	c alpha tratechnolor alpha c alpha c untesteccom/doug or stable com/Nucle c stable com/kuash com/Enginchcomplet	Don Golding Doru Cuturela Doug Gilliland Doug Gilliland Doug Gilliland Doug Gilliland Doug Gilliland Doyya Dovya Dukov Dylan Brophy Edmund Horner Edwardo Corpeño Edwardo Corpeño Elsan Ali Elliot Liu engineersbox engineersbox	forth AVR RISC accum risc RISC 6803 RISC RISC RISC picoBlaze riscv arm risc	16 5 8 16 8 16 8 8 9 16 16 16 8 8 32 16 16 16 8 8 8 18 32 32 16 16 16 16	kintex-7-3 kintex-7-3 kintex-7-3 zu-5e artix-7 spartan7	James Brakef  James collap:  James Brakef  Ehsan conve James Brakef  James Brakef	sed in con 928 305 config'd f	49 (for sim) (	5 1 2 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	2 196 2 224	## 14.7 ## v22.1 ## v22.2	1.00 1 0.33 3 1.00 1 0.67 1	.0 .0 .0 .0 .0 .0 .0 .0 .0 .0 .0 .0 .0 .	X X IX X	verilog system v vhdl verilog verilog verilog schemat schemat	18 51 12 verilog 4 17 2 20 26 10	mips_16_0 g cpu machine jimmy top Risc5CPU manual_cp	Y asm Y yes	N 64K 64K N N 64K 64K N N 64K 64K N Y 256 256 N 256 2K N 4G 4G N 64K 64K	Y 11  Y 12  Y Y Y 16  Y 45		8 5 8 16 4 32 8	2021 202 202 2012 201 1999 201 2015 201 202 202 202 202 202 202 202	2 https://hackaday, I/O Processor with minimal instructio full set of perpherals 1 https://hackaday. 1 6502, 6800, 6809 & 280 on Cyclone It Console available 1 huge download, canceled 2 douctional 16-bit MIPS Processor 2 based on System68 and System01 by John E. Kent, translated CPU core from VHDL 3 https://hackaday.io/project/160180-plasma-cortex-open-source-cpu-in-vhdl 3 see web archive for doc 0 educational, 4 regs, 8-bit adr spaces vendor neutral source code 0 educational, 4 regs, 8-bit adr spaces 2 Deterministic Branch Prediction for R also zipi8 starting point, PhD thessis 2 Five-Stage Pipe RISC-V UP has top schematic 2 ARMV7 / MIPS IV Hybrid ISA microard Digital schematic, VHDL & verilog 2 Digital schematic, based on NVIDIA and AMD varch
pcycle risc63 p16 pavr iop16b multicomp r32v2020 mips_16 mc6803 plasma_cortex ejrh_cpu jimmy dapzipi8 riscv_cpu_veri cbox16 gbox16-gpu ensilica	https://github.nttp://www.ult. https://penco. https://penco. https://github.ch. https://github.ch. https://penco. https://penco. https://github.ch. https://github.ch. https://github.ch. https://github.ch. https://github.ch. https://github.ch. https://github.ch. https://github.ch. https://github.ch. https://github.ch.	c alpha tratechnole r alpha c alpha c alpha c stable r stable com/kucle c om/kucle c om/kucle c om/kucle c om/kucle c om/kucle com/kucle com/kucle com/kucle com/kucle com/kucle com/kucle	Oon Golding Doru Cuturela Doug Gilliland Doug Gilliland Doug Gilliland Doug Silliland Doug Silliland Doug Silliland Doyna Doyya Dukov Dylan Brophy Edmund Horner Eduardo Corpeño Ehsan Ali Elliot Liu engineersbox engineersbox engineersbox	forth AVR RISC accum risc RISC 6803 RISC RISC RISC picoBlaze riscv arm risc eSi-3200	16 5 8 16 8 16 8 8 9 16 16 16 8 8 8 32 16 16 16 8 8 8 32 32 16 16 16 16 16 16 32 16	kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7	James Brakef  James collap:  James Brakef  Ehsan conve James Brakef  James errors  ensilica	sed in consequence of the sed in configuration of the sed	49 (for sim (	5 1 2 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	? 196 ! 224 200	## 14.7 ## v22.1 ## v22.2	1.00 1 0.33 3 1.00 1 0.67 1 0.33 1 1.00 1	.0 .0 .0 .0 .0 .0 .0 .141.6 .0 .0 .242.4 .0 .0 .0 .181.8	X X IX X	verilog system v vhdl verilog verilog verilog verilog schemat schemat verilog	18 51 12 verilog 4 17 2 20 26 10 tic	mips_16_0 g cpu machine jimmy top Risc5CPU manual_cp gpu eSi-3250	Y asm Y yes U	N	Y 11  13  Y  Y  Y  Y  Y  Y  10  Y  104	5 10	8 5 8 16 4 32 8 8 16 5	2021 202 202 2012 201 1999 201 2015 201 202 202 202 202 202 202 202 202 202	2 https://hackaday, I/O Processor with minimal instructio full set of perpherals https://hackaday. 6502, 6800, 6809 & 280 on Cyclone II, console available huge download, canceled  6502, 6800, 6809 & 280 on Cyclone II, console available huge download, canceled huge download, canceled based on System68 and System01 by John E. Kent, translated CPU core from VHDL https://hackaday.io/project/1.60180-plasma-cortex-open-source-cpu-in-vhdl  5 see web archive for doc deducational, 4 regs, 8-bit adr spaces vendor neutral source code Deterministic Branch Prediction for R also zipi8 starting point, PhD thessis Five-Stage Pipe RISC-V uP As top schematic, Deterministic Branch Prediction for R also zipi8 starting point, PhD thessis ARMv7 / MIPS IV hybrid ISA microarc Digital schematic, VHDL & verilog Digital schematic, based on WNIDIA and AMD uarch verilog source included with license i room for 90 user inst, also as ASIC
pcycle risc63 p16 pavr iop166 pavr iop16b multicomp r32v2020 mips_16 mc6803 plasma_cortex ejrh_cpu jimmy dapziji8 riscv_cpu_veri cbox16 gbox16-gpu ensilica	https://github.http://www.elf. https://penco https://genco https://github.ohtt	c alpha tratechnolo r alpha c alpha c alpha c stable or stable com/Nucle com/kusel com/kusel com/kusel com/kusel com/kusel com/kusel com/kusel com/kusel com/kusel sproprietas	Don Golding Doru Cuturela Doug Gilliland Doug Gilliland Doug Gilliland Doug Gilliland Doug Gilliland Doya Doyya Dukov Dylan Brophy Edmund Horner Eduardo Corpeño Ehsan Ali Elliot Liu engineersbox tengineersbox tengineersbox tengineersbox ensilica.com	forth AVR RISC accum risc RISC 6803 RISC RISC RISC RISC picoBlaze riscv arm risc eSi-3200	16 5 8 16 8 16 8 8 9 16 16 16 8 8 8 32 16 16 16 8 8 8 32 32 16 16 16 16 16 16 32 16	kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 zu-5e artix-7 spartan7 stratix-4 stratix-4	James Brakef  James collaps  James Brakef  Ehsan conve  James Brakef  James Brakef  James Brakef  James Brakef	928 305 config'd f	49 (for sim (f	5 1 2 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	2 196	## 14.7 ## v22.1 ## v22.2	1.00 1. 0.33 3. 1.00 1. 0.67 1. 0.33 1. 1.00 1.	.0 .0 .0 .0 .0 .0 .0 .0 .0 .0 .0 .0 .0 .	X X IX X X IX	verilog system v vhdl verilog verilog vhdl verilog schemat verilog verilog	18 51 12 verilog 4 17 2 20 26 10 tic	mips_16_i g cpu machine jimmy top RiscSCPU manual_cr gpu eSi-3250 eSi-3200	Y asm Y yes Y yes Y yes Y yes Y yes U yyes Y yes Y yes Y yes Y yes	N 4K 4K N 64K 64K N N 64K 64K N Y 256 256 N 256 2K N 4G 4G N 64K 64K A 64K	Y 11  Y 16  Y 16  Y 16  Y 10  Y 10  Y 10	1 10	8 5 8 16 4 32 8 8 16 5 16 5 5	2021 202 2022 202 2012 203 1999 203 2015 203 202 202 202 202 202 202 202 202 203 203 204 203 205 203 206 203 207 203 208 209 20	2 https://hackaday, I/O Processor with minimal instructio full set of perpherals 1 https://hackaday. 1 6502, 6800, 6809 & 280 on Cyclone It. Console available 1 huge download, canceled 2 huge download, canceled 3 Educational 16-bit MIPS Processor 2 based on System68 and System01 by John E. Kent, translated CPU core from VHDL 3 https://hackaday.io/project/160180-plasma-cortex-open-source-cpu-in-whdl 5 see web archive for doc 0 educational, 4 regs, 8-bit adr spaces vendor neutral source code 2 Deterministic Branch Prediction for R also zipi8 starting point, PhD thessis 2 Five-Stage Pipe RISC-V uP has top schematic 2 ARMv7 / MIPS IV hybrid ISA microarc Digital schematic, VHDL & verilog 2 Digital schematic, based on NVIDIA and AMD uarch 6 verilog source included with license room for 90 user inst, also as ASIC
pcycle risc63 p16 pavr iiop16b multicomp r32v2020 mips_16 mc6803 plasma_cortex ejrh_cpu jimmy dapzipi8 riscv_cpu_veri cbox16 gbox16-gpu ensilica ensilica ensilica	https://github.ch https://github.ch https://poenco.ch https://github.ch https://gith	c alpha tratechnole r alpha c untestee com/doug r stable com/kuash com/ehsar ckimulatio com/Engin chcomplets sproprietan sproprietan	Oon Golding Doru Cuturela Doug Gilliland Doug Gilliland Doug Gilliland Doug Gilliland Doug Doug Gilliland Doya Doya Doya Doya Doya Doya Edmund Horner Edwardo Corpeño Ehsan Ali elfilot Liu engineersbox ensilica.com ensilica.com ensilica.com	forth AVR RISC accum risc RISC 6803 RISC RISC RISC picoBlaze riscv arm risc eSi-3200 eSi-1600	16 5 8 16 8 16 8 8 9 16 16 16 8 8 32 16 16 16 8 8 8 18 32 32 16 16 16 16 16 32 16 32 16 32 16	kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 zu-5e artix-7 spartan7 stratix-4 stratix-4 virtex-5	James Brakef  James collap:  James Brakef  Ehsan conve James Brakef James Jerrors  ensilica ensilica	928 305 config'd 1 2200 1800	49 (for sim (f	5 1 2 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	2 196 2 224 200 200 160	## 14.7 ## v22.1 ## v22.2	1.00 1 0.33 3 1.00 1 0.67 1 0.33 1 1.00 1 2.00 1 1.50 1 1.00 1	.0 .0 .0 .0 .0 .0 .0 .0 .0 .0 .0 .0 .0 .	X X IX X X IX IX	y vhdl  verilog system v vhdl verilog verilog schemat schemat verilog verilog verilog verilog	18 51 12 verilog 4 17 2 20 26 10 tic	mips_16    mips_16    g cpu machine jimmy top Risc5CPU manual_cc gpu eSi-3250 eSi-1600	Y asm Y Y yes Y yes Y Y Y asm Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	N	Y 111	1 10 10 10	8 5 8 16 4 32 8 8 16 5 16 5 16 5 5	2021 202 2022 202 2012 201 1999 201 2015 201 202 202 202 202 202 202 203 202 204 202 205 202 207 202 208 202 209 202 209 202 200 200 200 202 200 202 200 202 200 202 200 202 200 202 200 200 200 202 200 200 200 200	2 https://hackaday, I/O Processor with minimal instructio full set of perpherals 1 https://hackaday. 6502, 6800, 6809 & 280 on Cyclone II; console available 1 huge download, canceled 3 Educational 16-bit MIPS Processor
pcycle risc63 p16 pavr iop166 pavr iop166 multicomp r32v2020 mips_16 mc6803 plasma_cortex ejrh_cpu jimmy dapziji8 riscv_cpu_veri cbox16 gbox16-gpu ensilica	https://github.ch https://github.ch https://poenco.ch https://github.ch https://gith	c alpha tratechnole r alpha c untestee com/doug r stable com/kuash com/ehsar ckimulatio com/Engin chcomplets sproprietan sproprietan	Don Golding Doru Cuturela Doug Gilliland Doug Gilliland Doug Gilliland Doug Gilliland Doug Gilliland Doya Doyya Dukov Dylan Brophy Edmund Horner Eduardo Corpeño Ehsan Ali Elliot Liu engineersbox tengineersbox tengineersbox tengineersbox ensilica.com	forth AVR RISC accum risc RISC 6803 RISC RISC RISC RISC picoBlaze riscv arm risc eSi-3200 eSi-3200 eSi-1600	16 5 8 16 8 16 8 8 8 16 16 16 16 16 16 8 8 8 8 18 32 32 16 16 16 16 16 32 16 16 16 16 16	kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 stratix-7 spartan7 stratix-4 stratix-4 virtex-5 virtex-5	James Brakef  James collap: James Brakef  Ehsan conve James Brakef James errors  ensilica ensilica ensilica	sed in com  928 305 config'd f 2200 1800 1100 1100	49 (6 (6 (6 (6 (6 (6 (6 (6 (6 (6 (6 (6 (6	5 1 2 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	2 196	## 14.7 ## v22.1 ## v22.2	1.00 1 0.33 3 1.00 1 0.67 1 0.33 1 1.00 1 2.00 1 1.50 1 1.00 1	.0 .0 .0 .0 .0 .0 .0 .0 .0 .0 .0 .0 .0 .	X X IX X IX IX IX IX	y vhdl verilog system v vhdl verilog verilog verilog schemat schemat verilog verilog verilog verilog verilog verilog verilog verilog	18 51 12 verilog 4 17 2 20 26 10 tic	cpu_top  mips_16 a g cpu machine jimmy top RiscSCPU manual_cg gpu eSi-3250 eSi-3200 eSi-1650	Y asm Y yes Y yes Y yes Y yes Y yes Y yes U Y yes Y yes Y yes Y yes Y yes Y yes	N	Y 111 Y 121 Y Y 164 Y 104 Y 104 Y 104 Y 192 Y 92	10 10 10 10 10	8 5 8 16 4 32 8 8 16 5 16 5 16 5 16 5 16 5	2021 202 202 2012 201 1999 201 2015 201 202 202 202 202 202 202 202 202 202 202 202 202 202 202 202 202	2 https://hackaday.   OP Processor with minimal instructio full set of perpherals   https://hackaday.   6502, 6800, 6809 & 280 on Cytome It! Console available   huge download, canceled   Educational 16-bit MIPS Processor   huge download, canceled   buge download, canceled   huge download, canceled   huge download, canceled   https://hackaday.io/project/160180-plasma-cortex-open-source-cpu-in-whdl   see web archive for doc   download, a regs, 8-bit add rs paces   download, 10-bit add
pcycle risc63 p16 pavr iop16b multicomp r32v2020 mips_16 mc6803 plasma_cortex ejrh_cpu jimmy dapzipi8 riscv_cpu_veri cbox16 gbox16-gpu ensilica ensilica	https://github. http://www.uhin.https://penco.https://github.oh.https://www.en.http://www.en.htt	c alpha tratechnole if alpha c untestee com/doug; or stable or stable com/kuash com/ehsar com/ensin chromplet sproprietau sproprietau sproprietau	Oon Golding Doru Cuturela Doug Gilliland Doug Gilliland Doug Gilliland Doug Gilliland Doug Doug Gilliland Doya Doya Doya Doya Doya Doya Edmund Horner Edwardo Corpeño Ehsan Ali elfilot Liu engineersbox ensilica.com ensilica.com ensilica.com	forth AVR RISC accum risc RISC 6803 RISC RISC RISC RISC picoBlaze riscv arm risc eSi-3200 eSi-3200 eSi-1600	16 5 8 16 8 16 8 8 8 16 16 16 16 16 16 8 8 8 8 18 32 32 16 16 16 16 16 32 16 16 16 16 16	kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 stratix-7 spartan7 stratix-4 stratix-4 virtex-5 virtex-5	James Brakef  James collap:  James Brakef  Ehsan conve James Brakef James Jerrors  ensilica ensilica	sed in com  928 305 config'd f 2200 1800 1100 1100	49 (6 (6 (6 (6 (6 (6 (6 (6 (6 (6 (6 (6 (6	5 1 2 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	2 196 2 224 200 200 160	## 14.7 ## v22.1 ## v22.2	1.00 1 0.33 3 1.00 1 0.67 1 0.33 1 1.00 1 2.00 1 1.50 1 1.00 1	.0 .0 .0 .0 .0 .141.6 .0 .0 .242.4 .0 .0 .0 .166.7 .0 .145.5 .0 .145.5 .0 .145.5	X X IX X IX IX IX IX	y vhdl verilog system v vhdl verilog verilog verilog schemat schemat verilog verilog verilog verilog verilog verilog verilog verilog	18 51 12 verilog 4 17 2 20 26 10 tic	cpu_top  mips_16 ( cpu machine jimmy top RiscSCPU manual_ccgpu eSi-3250 eSi-3200 eSi-1600 eSi-1600 lc2_all	Y asm  Y yes Y yes Y yes Y yes Y yes Y yes U Y yes	N	Y 111 Y 121 Y Y 145 Y 104 Y 104 Y 92 Y 92 N 16	10 10 10 10 10	8 5 8 16 4 32 8 8 16 5 16 5 16 5 16 5 16 5	2021 202 2022 202 2012 201 1999 201 2015 201 202 202 202 202 202 202 203 202 204 202 205 202 207 202 208 202 209 202 209 202 200 200 200 202 200 202 200 202 200 202 200 202 200 202 200 200 200 202 200 200 200 200	2 https://hackaday, I/O Processor with minimal instructio full set of perpherals https://hackaday. 6502, 6800, 6809 & 280 on Cyclone It! Console available huge download, canceled Educational 16-bit MIPS Processor based on System68 and System01 by John E. Kent, translated CPU core from VHDL https://hackaday.io/project/160180-plasma-cortex-open-source-cpu-in-whdl sew ewb archive for doc educational, 4 regs, 8-bit add rspace vendor neutral source code Deterministic Branch Prediction for R also zipiß starting point, PhD thessis Five-Stage Pipe RISC-V up has top schematic. Proceedings of the Stage Pipe RISC-V up has top schematic. Proceedings of the Stage Pipe RISC-V up has top schematic. Digital schematic, based on NVIDIA and AMD uarch verilog source included with license room for 90 user inst, also as ASIC verilog source included with license room for 90 user inst, also as ASIC verilog source included with license room for 90 user inst, also as ASIC verilog source included with license room for 90 user inst, also as ASIC verilog source included with license room for 90 user inst, also as ASIC verilog source included with license room for 90 user inst, also as ASIC verilog source included with license room for 90 user inst, also as ASIC

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	st blk	F max	a tool	MIPS clk	s/ KIPS	ven dor	os code	#src files	top file	tooi chai		x max t inst		adr mod	# pip	start las year revi	
cosmac	https://github.c	beta	Eric Smith	1802	8 8		James Brakef		6	5		## 14.7				vhdl	1	cosmac	Y asm	N N 64				16	2009 202	D AKA COSMAC ELF of 1976 Fmax is for bare core, runs CamelForth
cosmac	https://github.c		Eric Smith		8 8		James inferre	598	6			## 14.7		.0 48.0					Y asm	N N 64	K 64K			16	2009 202	D uses PIXIE graphics core modified to use block RAM
hive ep994a	https://opencor		Eric Wallin Erik Piehl	stack	32 16	arria-2	James Brakef James Brakef	1420 1340	A	8 2		## q13.1 ## 14.7		.0 199.4	ILX X			hive_core ep994a		N N 64	V CAV	N 40		10 8 16	2013 201 2016 201	4 symetrical stacks, eight threads via pipeline barrel https://hackaday. TI 990 emulation also tms9902 (uart) core by Paul Urbanus?
ep994a/icy99	776	stable		9900			James Braker	1340		) :	280	## 14.7	0.83 3		1				Y yes	N N 64		-		16	2016 201	https://hackaday. TI 990 emulation also tris9902 (uart) core by Paul Orbanus?  https://hackaday. TI 990 emulation also tris9902 (uart) core by Paul Orbanus?
nibblercpu	https://gist.gith		erin candescent	accum	4 8								0.05	.0	Ė	vhdl	_	nibblercpu	Y	N Y 4		-	+	10	201	4 https://www.bigm 4-bit CPU in VHDL seondary web link has documentation
pic-16c5x	https://tams-w	errors	Ernesto Romani	PIC16	8 12	kintex-7-3	James std lib	rary proble	ems 6	5		## 14.7	0.33 2	.0		vhdl	16	pic_core	Y yes	N Y 25					1998 200	as part of thesis?
dme	https://github.c	stable	ErwinM	RISC	16 16	kintex-7-3	James Brakef	1755	6	5	53	## 14.7	0.67 1	.0 20.4	Х	verilog	49	cpu	Y yes	N 64	K 64K	Y 40	)	8	2016 201	7 based on magic-16 computer & computer2 null dsgns: no output
arm_cpu_ddca	https://github.c	om/nguye	Evan Nguyen	arm	32 32	zu-3e	James LUT RA	AM for inst	t & dat 6	i i		## v21.1	1.00 1	.0		system	_	top	Y yes	Y 40	4G	Υ		16	202	from "Digital design and computer ar single cycle, empty synthesis
riscff	1000	proprietar			16 16	5										propriet								-	2004	now produce ESP8266 & ESP32
pet-on-a-chip	https://github.c		Ezra Thomas Ezra Thomas		8 16 8 16							_	0.67 2	.0	-	Y verilog			Y asm	N Y 64 N Y 64				8 2 16	202	1 https://ezrasrobo robot controller, senior design projec cust pcb & uP, derivative of tiny_soc D https://ezrasrobo small cpu with VGA includes GPU (char gen)
tiny_soc natalius 8bit r	https://gitnub.c		Fabio Guzman		8 16		James Brakef	232	-		170	## 14.7	0.11 3	.0 27.7	х	Y verilog		natalius_p		N Y 64				8	2012 201	D https://ezrasrobol small cpu with VGA includes GPU (char gen) 2 return stack & register file 3 clocks/inst
ahmes	https://github.c		Fabio Guzilian	accum	8 8		James Braker	186	6	,	476	## 14.7		.0 281.6	X			ahmes	1 asiii	N N 25			_	0	2012 201	7 http://embeddedsystems.io/ahmes-a-simple-8-bit-cpu-i bare CPU with no RAM
fpz8	https://openco		Fabio Pereira		8 8		James Brakef		4	1 1	_	## 14.7	0.33 4		1			fpz8_cpu_	Υ	N Y 2k					2016 201	Zilog Z8 encore (eZ8) 8-bit core Altera megafunctions (mem)
vhdl-cpu2	https://github.c		Fabrice Normandin		32 32	!													asm	N 40			9	32 5	201	McGill Un. Course, MIPS CPU/VHDL MIPS inst card, pipe hazard notes
s1_core	https://opencor		Fabrizio Fazzino etal	3171110	64 32		James Brakef		6	8 59		## v14.1			1/1				Y yes	Y N 40			$\sqcup$	32	2007 201	2 https://en.wikiped reduced version of OpenSPARC T1 Vivado run
m1_core	https://opencor	beta	Fabrizo Fazzino, Albert	MIPS?	32 32		James Brakef		А	4	190	## q13.1		.0 90.6				m1_core	yes	N 40	3 4G	Υ		32	2007 201	2 GCC target?
spartanMC	http://www.spa		Falk Hassler		18 18		James Brakef		6	1 2	120		0.67 1 0.67 4		Х	Y verilog vhdl			Yasm		K 64K	NI 1			2012 201	SPARC like register windows
urisc diogenes	https://oponco		Farhad Mavaddat Fekknhifer				James missin		6		207		0.67 4		Х			urisc cpu	Y asm	N 04	1 K	-	-	-	1987 201 2008 200	2 https://cs.uwater  Ultimate Reduced Inst Set Computer Un. Of Waterloo  "student RISC system"
spu-mark-ii	https://github.c	WIP	Felix Queißner		16 16		Jailles Braker	807		,	251	## 14.7	0.07	.0 240.3		vhdl		soc	Y asiii		K 64K		1		2020 202	2 https://ashet.com/micro-code ISA stack machine ISA at doc/specs/spu-mark=ii.md
tis-100	https://github.c		Felix Queißner	accum	8 8											vhdl			Y asm		6 256	Y 13	3		2015 201	https://en.wikiped.programming/puzzle video game by Zachtronics Industries
mc6809e		beta	Flint Weller	6809			James gate le	evel primiti	ives er 6	i	L	14.7	0.33 3	.0	L	vhdl		core_6809	Y yes	N N 64	K 64K	Y 44	13	8	1999	https://www.linke.course.work, ASIC orientation
socdp8	https://github.c		Folke Will		12 12	!										vhdl	34	socdp8_pa	Y yes	N N 32				8	2019 201	SoC implementation of a PDP-8/I for tincludes extended ALU
nanoblaze	https://opencor		Francois Corthay	picoBlaze	8 18	kintex-7-3			6	i	$\perp$	## 14.7		.0	Х		12	nanoblaze	asm	25			$\Box$		2015 201	nanoBlaze compatable, adjustable data width
nanoblaze	https://opencor		Francois Corthay				James Brakef		6			## 14.7				vhdl		nanoblaze		25			$\vdash$		2015 201	nanoBlaze compatable, adjustable data width
j68	https://code.go		Frederic Requin	68000 68000			Freder speed		4	1 1	180		1.00 6		1		1		Y yes	N 40			$\vdash$	16	2009 201	for use with Minimig micro-coded on stack machine
riscv_jive			Frédéric Requin Frédéric REQUIN		16 16 32 32	cyclone3	Frédéric Requ	1900	4	, ,	90		1.00 6	.0 7.9		verilog		soc_j68 jive_cpu_1	yes	N N 64			+	16 32	201	A Size-Optimized Microcoded 68000 Stack based CPU with Forth-like microcode Size-Optimized Microcoded RISC-V CF 16-bit ALU
coen 316 cpu	https://github.c		G.K Yvann Monny		32 32	kintey-7-3	James does r	897	6		127	## 14.7			х		8	cpu_dp	1 yes	N 32				32	2018 201	MIPS based, simulation DO files, I&D very small caches do not infer any RAM
s4pu	https://baioc.gi		Gabriel de Sant'Anna				Gabriel de Sa		1622 4	1 81			0.67 1			2114			Y asm	N 64				32	2017 202	D https://gitlab.com/baioc/s4pu in Portuguese
t6507lp	https://opencor		Gabriel Oshiro, Samue	6502	8 8		James errors					14.7		.0				t6507lp	Y yes	N N 64	K 64K	Υ			2009 201	for use in ATARI 2600
riscv_noel	https://www.ga	isler.com/	gaisler		32 32	!									IX	vhdl	40		Y yes	N 40	4G	Υ		32	202	https://www.gais many config options 32 & 64-bit, software tools, bit files
coco3fpga	https://github.c		Gary Becker	6809												verilog	39		Y yes	N 64	K 64K	44	13	8	2007 201	http://www.daveluses John Kent's 6809 & adds color computer SOC
or1200_soc	https://opencor	beta		OpenRISC		-,	James missin	g files	4	1	-	## q11.1	0.67 2	.0		Y verilog			Y yes	Y M 40			+	32	201	1 https://openrisc.id OpenRISC on Terasic DE1 board
micro_nating ignite_ptsc	https://github.c		Geoff Natin	RISC forth	16 16								1	.0		vhdl propriet		processor		N N 64			)	9	2016 201 1995 200	microcoded instruction set processor, educational  ShBoom clone, fast ASIC with high co PTSC web site had full documentation
myforthproces	https://onenco		George Shaw Gerhard Hohner	forth			James Brakef	2959	6		223	## 147	1.00 1		х			mycpu	Y yes	N 641					2004 201	2 DPANS'94 32-bit Forth, masters thesi: 25.15 Whetstones
riscy tinsel	https://github.c		Ghaith Tarawneh		32 32	!	Jannes Braker	2333	-			1111 2417	1.00 1	.0 75.5		bluespe			. ,,c5		***				2004 202	https://poets-proi message-passing architecture designed for FPGA clusters
xmega_core	https://openco		Gheorghiu Iulian		8 16	kintex-7-3	James Brakef	1116	6	5	120	## 14.7	0.33 1	.0 35.6	Х			mega_cor	Y yes	N 64	K 128K	Y 72	2	32	2017 201	https://git.morgot 8 AVR cores, 4 sets LUT counts posted https://git.morgothdisk.com/VERILOG/VERILO
attiny_atmega	https://opencor		Gheorghiu Iulian	AVR	8 16	zu-3e	James vivado		116 6	5	179	## v21.1			Х	Y verilog	9	mega_cor	Y yes	N 64	K 128K	Y 72	2	32	2018 201	https://git.morgot configurable AVR processor w/8 configurations
cpugen	https://opencor		Giovanni Ferrante		32 16		James Brakef		6	5		## 14.7				vhdl	14		Y asm						2003 200	9 x86 .exe generates VHDL RISC uP using 16 bit example
cpugen	https://opencor	stable	Giovanni Ferrante	RISC	32 16		James Brakef		6	8	154	## 14.7		.0 96.3	IX			cpuc	Y asm	N N					2003 200	9 x86 .exe generates VHDL RISC uP using 32 bit example
suslik a-z80	https://opencor		Goran Dakov		32 32 8 8		James missin	g file(s) 1819	6			## 14.7		.0	IX	verilog		- P	om asm	NI NI CA			$\vdash$	_	2015 201 2014 202	has testbench & caches
a-z80	nttps://opencor		Goran Devic		8 8		Goran Devic		6		3.0	## 14.7	0.00		_				Y yes	N N 64 N N 64			+	_		https://github.cor gate level reverse eng'd Z80 Complete implementation of a Sinclair ZX Spe
a-z80	https://opencor		Goran Devic Goran Devic		_	zu-3e	James Brakef James timing	1761	365 6		_		0.33 1		IX			z80_top_c		N N 64	_		$\vdash$		2014 202	Dhttps://github.com gate level reverse eng'd Z80 Complete implementation of a Sinclair ZX Spe Dhttps://github.com gate level reverse eng'd Z80 Complete implementation of a Sinclair ZX Spe Complete implementation of a Sinclair ZX Spe
a-280	https://openco	stable	Goran Devic	Z80	8 8		Goran Devic	2084	303 0	1 20		## q11.1		.0 3.0	IX			z80_top_c	Y yes	N N 64	K 64K	v	+		2014 202	https://github.cor gate level reverse eng'd Z80
c2650_mister	https://github.c	0.10-0.0	Grabulosaure		8 8	cyclone 2	GOIGH BEVIE	2004		-		## Q22.2	0.55	.0 5.0		Y vhdl & V			Y	N 32			+		2018 202	D https://en.wikiped clone of Signetics 2650 uP based on the IBM 1130, Altera project & PLL
riscv_minimax	https://github.c		Graeme Smecher	riscv	32 16	KU060	Graeme Sme	423	61 6	5	200	## v22.2	1.00 4	.0 118.2					Y yes	N 40				32	202	Two port register file most 32-bit insts microcoded, limited 16-bit IS
mips-hls-vivado	https://github.c	stable	Grammatopoulos Vasi	MIPS	32 32											срр		cpu	Y yes	N 40	4G	Υ		32	201	written in cpp, no inst decode, limited ISA
mips32r1	https://opencor		Grant Ayers		32 32		James Brakef	3716	А	8 4	79	## q13.1	1.00 1	.0 21.3	IX	verilog	20	processor	Y yes	N Y 40	4G	Υ		32 5	2012 201	https://github.com Harvard arch complete software tool chain
multicomp	http://searle.ho			accum ARM9	8 8				4													L. L			201	
armv4_uarch	https://github.c		Grant Wilk Grant Wilk	ARM9 ARM9	32 32	max10	Grant Wilk	2860	4		50	## q18.0	1.00 1	.0 17.5	A	vhdl	18		Y yes	N 40		+	+	16	202	https://grantwilk.custom uarch for the ARMv4 ISA on Ir course work, top level is schematic https://grantwilk.custom.uarch for the ARMv4 ISA on Ir course work. Quartus project
hc11core					8 8		James Vivado	2190	6	5	127	## v21.1	0.33 4	.0 4.8	X	vhdl	1	hc11rtl	Y yes Y yes	? N 64	ļ		1	8 2	2000	https://grantwilk. custom uarch for the ARMv4 ISA on II course work, Quartus project  6811 data sheets restricted use license, with corrections
mc6809	https://github.c		Greg Miller	6809	0 0		J. J. J. GACI	-130	- 1		127				É					N N 64			1 13	8	2016 201	7 https://shop.trena Cycle Accurate MC6809 Core emphasis on cycle accuracy, DIP replacement
beri	https://www.cl		Gregory Chadwick		64 32	1													Y yes		T		$\Box$	32	2012 201	https://github.com/Bluespec Extensible RISC Implementa CHERI (Capability Hardware Enhanced RISC In
apollo_68080		proprieta	Gunnar von Boehn	68000	8 16		Gunnar von E									vhdl			Y yes	N 40				32	2012 202	http://www.apollesells Amiga card, "68080" with 64-bit claims very fast FPGA versions
tv80	https://opencor		Guy Hutchison, Howar	200	8 8	KIIIICA 7 S	James Brakef		6	5		## 14.7		.0 16.6	IX					N N 64			$\sqcup$		2004 201	https://github.com derived from Daniel Wallner's T80, ASIC implementations
cpu86	http://www.ht-		Hans Tiggeler				James Brakef		6		127	## 14.7			Х			cpu86_top					$\vdash$		2002 201	8 http://www.ht-lab 8088 clone ht-labs offers several uP cores
recore54			Hans Tiggeler		8 14 16 16		James Canno		re_pk <sub>i</sub> 6	1		## 14.7	0.33 1 0.67 1		Х	vhdl vhdl		rcore54_s		N Y 25	ь   4K	Y	+	-	1999	not available at ht-lab website <u>www.ht-lab.com</u> http://www.ht-lab time triggered arch bad weblink
uTTA hicovec	https://openco		Hans Tiggeler Harald Manske, Gundo				James Brakef James compi		6	1	5/		1.00 1		X		23	utta_struc cpu	N asm Y asm	N N	+	V	+	+	2008 201	http://www.ht-lalt time triggered arch bad weblink bybrid scalar & vector processor
24bit_up	https://github		Harshal Mittal			zu-3e	James area o		2166 6	1	187	## v21.1		.0 42.2	х	verilog	17	processor		N 16	M 16M	N 1-	,	32	2019 201	basic 24-bit RISC, course work big Dff count, multiple writes to register file
eco32	https://opencor		Hellwing Geisse				James Brakef		6	; 1		## 14.7				Y verilog	14	CDU	Y yes	N 512				32	2003 201	4 homepages.thm.d MIPS like, slow mul & div
eco32	https://opencor		Hellwing Geisse		32 32		James Brakef		6	-	147	## 14.7							Y yes		M 256M			32	2003 201	4 homepages.thm.d MIPS like, slow mul & div
mc8051	http://www.ore		Helmut Mayrhofer	8051	8 8	kintex 7			6	1		## 14.7		.0 2.3	Х			mc8051cc		N N 25					1999 201	3 www.oreganosyst fast 8051, version available with floating-point by David Lundgren
digital_up	https://github.c		Helmut Neemann	mips	16 16	spartan7	James clockir	716	303	5 1	182	## v22.1	0.67 1	.0 170.1		schema	46	processori	ID asm	N Y 64	K 64K	60		16	2016 202	https://github.com/uP implemented as schematic has assembler and ISA pdf, 2Kx16 RAM?
digital_up			Helmut Neemann	mips	16 16		James clockir	709	310 6	5 1			0.67 1	.0 236.2		schema	46	processori	-ID asm	N Y 64	K 64K	60		16	2016 202	https://github.com/uP implemented as schematic has assembler and ISA pdf, 2Kx16 RAM?
xproz	http://www.bitl		Herbert Kleebauer		16 16			atic based		$\perp \perp$				.0		schema		L	Y asm				$\sqcup$		1993 199	documentation in German *.1 schematic design
edge	https://opencor		Hesham ALMatary		32 32		James Brakef	5345	6	7 :	. 8	## 14.7	1.00 1	.0 1.5	Х			edge_core	Y yes	N N 40	4G	Y	$\vdash$	32 5	2014 201	Edge Processor (MIPS) MIPS1 clone
STC minica:	nttps://github.c		Heuring & Jordan		32 32		lamas livi	422	-		420	<u></u>	0.22	0 07	Х	verilog	+	aniai · ·	V	N 4k	4K	N	+	+	201	8 http://www.zeepe book by Heuring & Jordan also Kilts cpt17 Adv FPGA dsgn
minicpu df6805	MUNION Ditachela		Hirotsugu Nakano	stack 6805	16 5				4	1 1	128	## 14.7		.0 97.7	_				Y yes			N 26	1	+	2008 201	8 same as tiny-cpu uses Flex, Bison & Perl to create gcc compiler
df6805 ez8			Hitech Global Howard Mao		8 8		Hitech Globa		6			## 14.7	0.33 4		_				ryes	N N 64	6 4K		+	+	2014 201	6805 data sheets not sure inferred RAM correct?
fpg1		stable com/hrvaci	Hrvoje Čavrak		18 18	KIIILEX-/-:	James replac	044	- 10	++	233	## 14./	0.33 2	.u 59.b	L^	Y verilog		ez8_cpu cpu	Y yes	N 48		++	+	+	2014 201	video display of PDP-1 console, a mister core, retro gaming
iDEA	https://github.c		Hui Yan Cheah etal		16 32	virtex-6	Liu Chrunable	321	6	1 1	405	13.2	0.67 1	.0 845.3	Х			cpu_top				N 24		32 9	2011 201	The iDEA DSP Blod uses DSP slice in barrel mode for ALU from GitHub, rg'd NOPs lower actual results
mb-lite plus	http://www.late				32 32		James Brakef	244	6				1.00 1			B vhdl	34	tumbl	Y VPS	N 40	4G	Υ 24		32	2010 201	2 Delft Un. Of Tech. course work use inferred RAM
ben eater up			Humberto Silva Naves		8 8		J Druker		- +		1 22	24.7			Ë	verilog	14	computer	asm	N 25	6 16	Y	$\vdash$		2015 201	9 https://eater.net/ Ben Eater's 8-bit breadboard comput microcode?
p		,			ــــــــــــــــــــــــــــــــــــــ	•									•			, . , ,	1							

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	SI blk	F max	g tool	MIPS clk	s/ KIPS st /LUT	ven dor	os code	#src files	top file	g chai	fltg P max ma		adr mod	# pip	start las	secondary web	note worthy	comments
tiny-riscv	https://github.	com/husho	Hyounguk Shon	RISC	32 32	2									Ì	verilog	35	riscv_top	Υ	N 4G 40	i Y 2	4	32	20:	course wo	k, reduced risc-v, 24 ins	t, four variations: cache, multi-cycle, pipeline & sir
cpu_mcnally	https://www.se	untested	Iain McNally	accum												B system			Υ	N N 4K 4				20:			am possibly same as simplecpu
lattice6502	https://openco		Ian Chapman		8 8		3 James Brake		6			## 14.7	0.33		5 X		3	ghdl_proc	Y yes	N N 64K 64				2010 20:		LCMXO2280	
pdp8l	https://openco	beta ,	Ian Schofield				3 James Brake		4	48	63	## q13.1	0.50	2.0 14.4	1		11	l top	Y yes	N N 4K 4		$\perp$		2013 20:			vith 4K disk monitor system
power_a2 sardmips	https://github.	com/open	IBM (open PPC)	PPC MIPS	32 32	2 vu3p-2	TCL fi	les				-			-	vhdl system	285	5	Y yes			-	32	2019 202		ic gate RTL	Virtex VU3P-2 FPGA implementation (380K lut
riscv_shakti		systemC	IIT Madras	risc-v	32 32	2							1.00	0		bluespe			Y yes Y yes	N 4G 4G				2006 200			upporting full MIPS R2000 ISA dial several web sites & datings
riscy niosy	https://www.ir				32 32	2 agilex	intel fastes	1509	A	. 2	566	## q21.3			2 1			1	Y yes		Y		32 5	202			em RV32IA spec, M20K for reg file, interrupts
riscv_niosv	https://www.ir	proprietar	Intel	risc-v	32 32		intel fastes		A			## q21.3		.0 229.1	i				Y yes				32 5	202			em RV32IA spec, M20K for reg file, interrupts
riscv_niosv	https://www.ir	broprietar	Intel	risc-v	32 32	2 arria-10	intel fastes	1375	А	2	306	## q21.3	1.00	.0 222.3	3 1	proprie			Y yes		i Y		32 5	202	1 free licens	e, small inst & data m	em RV32IA spec, M20K for reg file, interrupts
v1_coldfire		proprietar			16 16		3 freescale	5000	4		80		0.89		-	verilog			Y yes	N N 4G 40			16	2008	https://www.silva free for Alt		3500 LUTs on Stratix-III
whitham_68k	https://www.jv	errors	Jack Whitham	68000	32 16	kintex-7-	3 James no to	p module				## 14.7	0.67	1.0		vhdl			Y asm	4G 40		$\perp$	16	2002 200		roject, 68020 subset	read thesis, code generator for top modules
verilog-harvar	https://github. https://github.	com/jaywo	Jae-Won Chung Jae-Won Chung	RISC	16 16		James multi-	171			257	## v21.1	0.67	.0 1399	9 X	verilog		cpu01	Y	N 4G 40	i N	2	4	2019 20:		entations of increasing	
verilog-harvard verilog-harvard	https://github.	,,		RISC	16 16	zu-se zu-se	James multi	-4 288	6		337	## V21.1	0.67	.0 1399	X		7	cpu01	Y	N N 4G 4G		3	4	2019 20	multi-driv		single cycle CPU that has an IPC of 1 multi cycle CPU that has an IPC of 1
verilog-harvard	httns://github.	com/jaywo	Jae-Won Chung	RISC	16 16	zu-se	James multi-	driven ne	t 6			## V21.1	0.67	0	X	verilog	7	cpu02	V	N V 4G 4G	N 2	3	4 4	2019 20:	9 multi-driv		5-stage pipelined CPU, same for cpu4 thru cpu
verilog-harvard	https://github.	com/jaywo	Jae-Won Chung	RISC	16 16	zu-3e	James multi-	driven ne	t 6			## v21.1	0.67	.0	Х	verilog	7	cpu04	Y	N Y 4G 40	N 2	3	4 5	2019 20:	9 multi-driv		Data forwarding from the ALU
verilog-harvard	https://github.	com/jaywo	Jae-Won Chung	RISC	16 16	zu-3e	James multi-	driven ne	t 6			## v21.1	0.67	0	Х	verilog	7	cpu05	Υ	N Y 4G 40	i N 2	3	4 5	2019 20:	multi-driv	en nets	Branch prediction with a BTB with 2-bit satura
verilog-harvard	https://github.	com/jaywo	Jae-Won Chung	RISC	16 16	zu-3e	James multi-	driven ne	t 6			## v21.1	0.67	1.0	Х	verilog	7	cpu06	Υ	N Y 4G 40	N 2	3	4 5	2019 20:	9 multi-driv	en nets	tournament branch predictor
verilog-harvard	https://github.	com/jaywo	Jae-Won Chung	RISC	16 16	zu-3e	James multi-	driven ne	t 6			## v21.1	0.67	1.0	Х	verilog	7	cpu07	Υ	N Y 4G 40	6 N 2	3	4 5	2019 20:	9 multi-driv		Memory latency parameter
verilog-harvard	https://github.	com/jaywo	Jae-Won Chung	RISC	16 16	zu-3e	James multi-	driven ne	t 6			## v21.1	0.67	0	Χ	verilog	8	cpu08	Υ	N Y 4G 40	i N 2	3	4 5	2019 20:	9 multi-driv	.11 11000	instruction cache and data cache
verilog-harvard	https://github.			RISC	16 16	zu-3e		driven ne				## v21.1	0.67	0	Χ	verilog	9	cpu09	Υ	N Y 4G 40	i N 2	3	4 5	2019 20:	9 multi-driv		DMA module and its interrupt mechanism
verilog-harvard	nttps://github.		Jae-Won Chung	RISC	16 16	zu-3e	James multi-	driven ne	τ 6	+	$\vdash$	## v21.1	0.67	0	Х		10	cpu10	Y	N Y 4G 40	, 14 2	5	4 5	2019 20:	multi-driv		DMA interleaved with instructions that access
blue_fpga mera400f	https://github.		Jaime Centeno iakubfi	accum	16 16 16 16	5	+	+		++	$\vdash$	_	$\vdash$	-	Х		47	system mera400f	Y yes	N 4K 4F N 64K 64		0	- 2	2021 202		ng's, simulator exe	PU. Polish. Mera400 was TTL uP
xnu	http://excamer		Jakubti James Bowman		16 8		3 James regur	es prepro	cessor 6	+	$\vdash$	14.7	0.67	.0	1	verilog		c2a	i yes	14 041 64	N I	+	_	2003 200	reimpieme predates J		uses preprocessor on VHDL
verilog1802	https://github.		James Bowman	1802	8 8		James error		6			## 14.7		1.0		verilog		cdp1802	Y ves	N N 64K 64	K Y	+ +		2015 20	7 runs Came		all except RAM in one source file
J1	www.excamera	a. stable	James Bowman	forth	16 16	zu-2e	James area	253	6	1	336	## v20.1		.0 ####	ŧ X		1		Y forth	N 64K 64		0	1 2	2 2006 20:		dual port block RAM	16 deep data & return stacks
J1	www.excamera		James Bowman	forth	16 16		James Brake		6	1	180	## 14.7			X		1	j1	Y forth	N 64K 64	K 2			2006 20:		dual port block RAM	16 deep data & return stacks
J1a	www.excamera	a. stable	James Bowman	forth	16 16		James DFF e		6			## 14.7					3	j1	Y forth					2 2006 20	7 https://github.com/uCode inst		DFF used for 18 deep data & return stacks
J1a32	www.excamera	a. stable	James Bowman	forth	32 16				6			## 14.7		.0 384.4				j1	Y forth					2006 20:		dual port block RAM	DFF used for 18 deep data & return stacks
J1b	www.excamera		James Bowman				James DFF e		6			## 14.7							Y forth			-		2006 20:		dual port block RAM	DFF used for 32 deep data & return stacks
J1b_16	www.excamera		James Bowman				James DFF e		6			## 14.7							Y forth	N 64K 64				2006 20:		dual port block RAM	DFF used for 16 deep data & return stacks
lem1_9	https://openco	r stable	James Brakefield	accum	1 9	kintex-7-	James 1 stag		6	1	358	## 14.5	0.04 1	.0 91.2	2 IX			lem1_9 lem1_9mi	Υ	N Y 32 2F N Y 64 2F		-		2016 20:		a time, absolute adrs	
lem1_9min lem1_9ptr	https://openco		James Brakefield James Brakefield	accum	1 9		James 1 stag James 1 stag		6	1		## 14.5				vhdl		lem1_9mi		N Y 512 2				2003 200		tion machine	chi 4 index registers: (ix),(ix),(ix++),(ix+off)
lem4_9	https://openco		James Brakefield		4 9		James 1 stag		6			## 14.5						lem1_9		N Y 32 2				2016		D digit addition, speed	
lem4_9ptr	https://openco	r beta	James Brakefield	accum	4 9		James 1 stag	,	6	0		## v20.1		.0 453.5	i IX			lem1 9pt		N Y 512 2				2016			md 4 index registers: (ix),(ix),(ix++),(ix+off)
lem4_9ptr	https://openco	r beta	James Brakefield	accum	4 9	kintex-7-	James 1 stag	151	6	1	151	## 14.5		.0 240.0	) IX	vhdl	2	lem1_9pt	Υ	N Y 512 2		4	1	2016			md 4 index registers: (ix),(ix),(ix++),(ix+off)
rois	https://openco	r alpha	James Brakefield	RISC	24 24	1 zu-2e	James no bll	627	6		382	## v19.2	0.83	.0 507.1	X	vhdl	2	rois24_24	min	N 16M 16I				2016 20:	7 single pipe	stage, passes simulatio	n 24-bit word operations only
rois	https://openco		James Brakefield	RISC			3 James Brake	f 384	6			## 14.7				vhdl		rois24_24		N 16M 16I				2016 20:	7 single pipe	stage, passes simulatio	n 24-bit word operations only
rois	https://openco		James Brakefield	RISC	24 24		James Brake	f 382	6			## 14.7						rois24_24		N 16M 16I				2016 20:			ag 8, 16 & 24-bit load/store
rois	https://openco		James Brakefield				James huge		6			## v19.2						rois24_24		N 16M 16I		-		2016 20:			ag 8, 16 & 24-bit load/store
lem16_18 the12X 12uP		alpha	James Brakefield	accum			James Brake		6			## 14.5						lem16_18		N 256 1F Y N 4K 4F		_		2010 20:			vrit op-codes coded, untested
hamblen scon	haan //haanhlaa	aipna stable	James Brakefield James O. Hamblen	accum	16 16		James Brake	80	4			## q18.0		0 852.7				the12x_12	Y	N N 256 25		4	64	2015		k/accumulater design	load/store arch, not optimized
hamblen_scon	http://hambler		James O. Hamblen	accum			1 James altera		4			## q18.0		2.0 283.5				scomp DE2_TOP		N N 256 25		4		200			ypi tiny edu, nigh 10 count ypi tiny edu, high 10 count
slurm	https://github		James Sharp	risc	16 16		1 James altera	190	- 4	1	100	## Q16.U	0.67	283.3	, '			1 slurm16_s	V asm		K Y 2	0	16	200			C N Video console system-on-chip made for the iC
scamp-cpu	https://github.		James Stanley	accum	16 16					+				_	1	verilog		fpga-cpuii		N 64K 64		_	10	202		og home built, has OS	pictures of TTL version
oldland-cpu	http://jamieile		Jamie Iles				James synta	x errors	Δ			## a18.0	1.00 1	.0	1		22	oldland_c	Y	N N 4G 40			16 5	2015 20:	7 https://github.comhas caches		runs on Cyclone V
oldland-cpu	http://jamieile		Jamie Iles	RISC	32 32		James synta		A			## q18.0		.0	Ť			keynsham	Y	N N 4G 40			16	2015 20	7 https://github.com has caches		runs on Cyclone V
s80186	https://github.	c stable	Jamie Iles	x86	16 8	cyclone-\	V Jamie Iles	1750	А		60		0.67	2.0 11.5	i 1	Y system	١ 50	core	Υ	N 1M 1N	1 Y			2017 202	1 https://www.jami 80186 bina	ry compatible core	implementing the full 80186 ISA
riscv_GRVI-pha	http://fpga.org	/ beta	Jan Gray	risc-v	32 32	2 virtex-u-2	2 Jan Gray	320	6	1	375	## v16.4	1.00	.0 1172	2 X	proprie	etary		Y yes	N 4G 40	Y 4	5	32	2015 20:	8 https://www.yout hand fitted	& placed	"Hoplite" router, 1680 cores in XCVU9P
xsoc	http://www.fp		Jan Gray				James very		6			## 14.7	0.0.		Х				Y yes	N N 64K 64		6 4		2000 200		ict, bare core	similar to xr16
xr16	https://github.		Jan Gray	RISC			3 James Brake		6			## 14.7		.0 644.8					Υ	N 64K 64		$\perp$	16	1999 200		d instruction set	tool FPGA P&R, speed mode better
xr16	https://github. http://www.ec		Jan Gray Jason Yu	RISC	16 16 32 32	zu-Ze	James need:	346	6	++	282	## v20.1	0.67	LU 547.0	X	verilog verilog			Y	N 64K 64	K	+	16	1999 200	1 handcrafte 8 vector add	d instruction set	tool FPGA P&R, speed mode better
symphony 1410	https://www.ec		Jason Yu Jay Jaeger	1401	6 6		+	+		+-	$\vdash$	_	<del>                                     </del>	+	+	verilog	700	vpu_top	v	N 16K 16	K V	++	+	2007 200		IBM1401, gate level vh	ud was student at HW
vrisc	https://github	com/iawal	Jay Valentine	RISC	32 32	,	+	+		+	$\vdash$	_		+	1	vhdl		L processor	Ý	N Y 4G 40		7 6	32	2019 202		n Harvard architecture I	
lispmicrocontr	http://nyuzi.on	errors	Jeff Bush	lisp	32 32	kintex-7-	3 James missi	ng init file	6			## 14.7	1.00	.0	t	verilog		ulisp	Y	N 1 46 40		- 0	52	20.	inche-enula		program.hex missing
mitecpu	https://github.			accum	8 11	1									1		Ť			N Y 256	Υ	7		2017 20:	7 only 7 inst,	also: RISC-Processsor, C	ChiselGPU, LispMicrocontroller, PASC & NyuziProc
nyuzi_gpu	https://github.	c stable	Jeff Bush	GPGPU	32 32	2 arria-2	James synta	x errors	А		####	8.0 1.00	1.0		L	system	٧ 70	nyuzi	Y yes				64	2015 202		32 vector reg	should run on either altera or xilinx
pasc	https://github.			RISC	16 16								oxdot		1	verilog			Υ	N 64K 64		0 2	8	2017 20:	https://github.com 16 RISC co		
risc-processor		stable			32 32		James Brake		6		161	## 14.7	1.00	.0 111.6	X			fpga_top	Y yes	N 4G 40	Y 2	1	32	2008 20:		with same name	MIT course work
jcore_aka_sh2			Jeff Dionne. Rob Landl		32 16	5	need	to run ma	ke per REA	ADME file		_	$\vdash$		1	vhdl	_	6	Н—	+++-	+	+		2014 20:		w.youtube.com/watch	
f21	http://www.ulf		Jeff Fox	forth Nios II	21 5	,	+	+		++	$\vdash$	_	$\vdash$	+	1	proprie		+	V v	opt 4G 40	- V	+	32	1997 20:			ace chip & simulator, AKA MuP21 or F21
recon hack	https://github.	com/jefflie	jeff lieu Jegor van Opdorp	accum		-	+ + -	+		++-	$\vdash$		$\vdash$	+	╁	verilog system		00	Y yes	opt 4G 4G N Y 32K 32		+	2	203	https://hackaday. NIOS helpe		software helper files also se materials on hardware design
cpu6502 true	https://github.	r stable	Jegor van Opdorp Jens Gutschmidt	6502	8 8	kintey. 7	3 James Brake	f 1678	-	+	159	## 14.7	0.33 4	1.0 7.8	3 X			r6502 tc	yes	N N 64K 64		+		2008 20:	SystemVer cvcle accur		e materials on naruware design
cpu65c02_true	https://onenco		Jens Gutschmidt		8 8		6 James latch		6			## 14.7			3 X			core		N N 64K 64		+	$\dashv$	2008 20	1 cycle accur		
mips-cpu	https://githuh		Jeremiah Mahler	MIPS	32 32	Spartan c	3 James adder		V	1		## 14.7							Y yes	N 4G 40		+	32 5	2017 20:			em no outputs, missing im_data.txt
microforth	https://github.		Jess Totorica	forth	18 18	3	1 1					1		1.55.2		Y verilog			Υ / -	N Y 64K 64		5		2019 202			ur AKA F18, educational, loop stack
popcorn	http://www.fp		Jeung Joon Lee	accum	8 8	kintex-7-	3 James Brake	f 267	6		347	## 14.7	0.33	.0 428.4	X	verilog	4	рс	Υ	N 64K 64		3		1998 200	small 8 bit		
myblaze	https://openco	mature	Jian Luo			2 kintex-7-	James Brake	field	6			## 14.7				myhdl			Y yes	N 4G 40			32	2010 20:		on code generators	
myblaze	https://openco		Jian Luo	uBlaze	-		James Brake		6			## 14.7		1.0		myhdl			Y yes	N 4G 40	Y		32	2010 20:	clone, pyth	on code generators	
mips32	https://openco		Jin Jifang	MIPS	32 32		James Brake		6			## v17.4		.0 52.0				7 pipelinem		4G 4G		$\perp \perp $		2017	vivado pro		"classic MIPS"
leon2	https://github.	c stable	Jiri Gaisler	SPARC	32 32		James Brake	f 5992	6			## 14.7		.0 22.3			82	2 leon	Y yes				64 5	1999 200	https://en.wikipedlarge.confi	file, rad-hard asic vers	
leon2	https://github.	c stable	Jiri Gaisler	SPARC	32 32		1 Klas Westerl	7554	4		50 183	##	1.00					leon	Y yes				64 5	1999 200	https://en.wikiped.LUT #s from	Nios vs Leon2 compar	
leon3 leon3	http://www.ga		Jiri Gaisler, Jan Anders Jiri Gaisler, Jan Anders	risc-v	32 32	kintex-/-	3 Jiri Gaisler	2920	6		193	-	1.00 1	1.0 62.7		Y vhdl	100	Os leon3x	Y yes Y yes			+		7 2003 202			ls, xls with utilization for all targets L-V for microchip & xilinx RAD hard parts
rise	https://openco	0.10.0	Jiri Gaisier, Jan Anders Jlechner etal		16 16	kintev-7	3 James missi	ng hlack h	oxes 6	1	$\vdash$	1/1 7		.0		vhdl		rise	Y yes Y asm		, '	+		2003 202			L V 101 IIIICIOCIIIP & XIIIIX RAD IIaiu parts
scarts	https://openco		Jlechner, Martin Walte				James missi	ng signal d	leclarati 6		$\vdash$	14.7			1^	vhdl		scarts	yes		K 12			2011 20:	2 Scarts Prod		GCC compiler
					7 1 10		.,	J = . 6			-	1 2-1.7	/	-11	•	1	1 23	1	,,,,,		1 12			,	560.01100		

Column   C	_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff	Sign bill	k F n max	a tool		s/ KIPS st /LUT	ven dor		#src files	top file	tooi chai	fitg of max max	byte to adrs #	adr mod	# pip	start las		mments
Method of the control	dlx_superscala	https://www.rs	errors	Joachim Horch	DLX	32 32	kintex-7-3	James degne	erate		6		## 14.7	1.00 1	0		vhdl	4	dlx	Y yes	N 4G 4G			32	1997 199	Course project, Two inst/clock, doc in collapses for no ap	arent reason
The control of the co	pdp8	https://openco	r alpha	Joe Manojlovick, Rob I	PDP8						6 1	183	## 14.7	0.50 2	.0 37.5	Х	Y vhdl	55	cpu	Y yes	N N 32K 32K			8	2012 201	PDP-8 Processor Core and System Boots OS/8, runs as	ps, several variants
Secondary   Column	jam	https://github.c																	cpu_sys						2002 201		er
Martin   M	jam	https://github.c									_	_			_	_		17	cpu	Υ				32 5			-
See	risc16f84	https://openco		John Clayton		8 14					6									Y yes	N Y 256 4K	Υ			2002 201		RTL
See Negative See N	jca				RISC	8 32					6 3													16			
Section 1.	micro16b	http://member				10 10	, KIIIICA				0							1	u16bcpu			Y 8	8				
Section 1.		http://member									-	204				Х		11	Micro8							http://members.o derived from Tim Boscke's mcpu also micro8 and mi	ro8b variants
Series Se		http://member		,																						9	
Section 1.		https://opencor				0												40	cpu09l	Y yes			4 13	8		http://members.ofrom John Kent web page opencores download	d URL incorrect, use col I
Section 1. Appell 1. Appel		https://opencor									-												+ +	_		http://members.optushome.com.au/jekent/	
The content of the		nttps://opencor				8 8														_			-				
19. A. M.		https://opencor				6/ 16		James Brake	2233		4	4 40	## 14.7	0.33 4	.0 1.7	^								E20			torr
Column   C		https://opencor						<del>                                     </del>				+			_	1							0	320			
The series of the content of the con		http://www.co			_			James Brake	4 460		c	125	## 14	0 22 1	0 05 2	v				ryes							erilog
See		http://www.sar	Stubic	JOHN HIDIC	Moc	8 16	Killica / S													v			5	8			II ner clock
See		http://www.sar				8 16														v			5	8			
See		https://github.c	0100.0																				_	-	1337 13.		
The Property of the Property o	ipu16	https://github.c								es		240													2012		S IIIC
Letter Stand College   19th College		https://github.c									6		## 14.7													9	
The contractive and the co		https://openco									6 4	9 333				х		46	octagon		4G 4G	Υ				https://github.com8 thread barrel processor, largely MIPS compatible	
Sept.		https://openco								s	6	1								Y yes			0				
we, push with fill and well an	tinycpu	https://openco			RISC	8 8	arria-2	James Braket	f 136		A	384	## q13.1	0.17 2	.0 235.5	IX	vhdl	_		asm	N N 1K 1K	12	2	4		2 directory contains subset of 6502 MIPS/inst reduced	due to few inst
State   Control   Contro	riscv_rudolv	https://github.r									6										N 4G 4G	Y		32 5			
Math	fx68k	http://fx68k.fxa			68000												system	۱ 3	fx68k						2018 202		
Second Control	sub86	https://openco						James Brake	f 1916		6	172	## 14.7	0.67	.0 20.1	Х					N N 64K 64K	Υ		7		very small x86 subset core no segment registe	rs, limited op-codes
1.   1.   1.   1.   1.   1.   1.   1.	v586	https://openco	r beta	Jose Rissetto	x86			James Braket	f 22282											Y yes	N 1M 1M						
Mathematical States	v586	https://openco	r beta	Jose Rissetto			zu-3e	James vivado	o defaults								verilog			Y yes	N 1M 1M						channel o chomobano
	ion	https://openco															vhdl				N 4G 4G	Υ		32	2011 201		dy, keeping old numbers
Section   Company   Comp	light52	https://openco	r beta	Jose Ruiz	8051	8 8	kintex-7-3	James Braket	f 1022			1 154	## 14.7	0.33	.0 8.3	IX	Y vhdl	8	light52_m	Y yes	N N 64K 64K	Υ			2012 201	targeted to balanced ~ 6 clocks/inst	
Second Continue	light8080	https://openco			8080								14.7	0.33	.0 58.9			5	i80soc	Y yes	N N 64K 64K				2007 201		both VHDL & Verilog
Part	dsp16	https://github.c	com/joteg	Jose Tejada	dsp	16 16	cyclone5	Jose Tejada	2471	612	A 1	2				-	verilog	12	jtdsp16	Y asm	N Y 64K 64K	N 29	9	16	2020 202	compatible with ATT WE DSP16	
15		.cu				8 8	zu-2e	James timing	g 392		6	1 500	## v20.1	0.33 2	.0 210.5	Χ	verilog	11	cpu		512 512	Y 10	6				
The content of the	flexgripplus	https://github.c					2																				
Exp. Standard and table 2 and the process of the pr	c16	https://openco		***************************************			- p				-			0.00										5			
Description   Learning   Learni	acc	https://github.c	ci stable		accum	15 15		James rom 8	88		6	1 227	## 14.7	0.67 2	.0 865.2			1	acc2	Y yes					2016 201		
Immunity and positive of table states are presented experienced properties of the present proper	acc	https://github.c	stable			15 15	zu-3e	James DFF e	x 88		6	1	## v21.1	0.67 2	.0	17.5	4011108	1	acc2	Y yes					2016 201		
Transport transp		https://github.c	com/Obiju			0 0																					
w fig. 1							-							0.00				37	avr_fpga_	Y yes	N 64K 64K		7				
yr lggs   blugs/freedres  Askells   blueges  Searmann   APR   8   18   bleez-7-james branch   1377   6   1   18   15   15   18   14   18   18   18   18   18   18		https://fr.wikive				8 16																	7				nega16 core
The properties of the properti		https://opencor				8 16					_	_				_							2	_			
The content of the		https://opencor				8 16					6 1	6 115		0.33 1	.0 20.2			20			N 64K 128F	Y /	2	32			tmega8_pong_vga
Supposed that No.   Supposed   Su		https://opencor				8 16		James vivado	_		6 1	ь	## V21.1	0.33	0	_		20	cpu_core	y yes	N 64K 128F	Y /	2	32	2009 201		1
State   Department   Departme		nttps://opencor	3 table	Juci Beri Dauermann	7 ( 9 ) (	8 16	zu-se	James vivado	0 18//		b 1	ь	## V21.1	0.33	0	Х	1 VIIGI	20	avr_tpga	y yes	N 64K 128F	Y /.	2	32	2009 201		
No.   Processor		https://github.c					Linkov 7 1	Innana Bankai	4 2710	-	c 2	2 217	нн 14-	1 00 1	0 00 0	V		40	cpu	y yes			+		2019 201		
		https://github.c	0.00.0								0 0												+		2012 202		enrisc design
State   Company   Compan		https://openco				-				-													+ +	32			
		https://ombode		0.		8 16				-	6	107			0 324.0	^	verilog	1	3y3tem_4	-	41. 41.	1/	6			16 inst scrapped web page 98 lines of verilog no call/rts	hare core excellent eva
Marked   M		http://www.bit	d Stable			16 16					6	+		0.55	0		schema	tic.		Vacm	N 32K	- 11	0		L010 L01	https://groups.go.little.documentation_CPLD implemen * 1 schematics_also	mproz3
Part   Collabor   Co											-					ΙX										http://www.cs.hir.different from tinycou uses Flex. Bison 8	
Inter-Spring   Inte		https://github.c	com/mons	Ken Boak																1					202		
	suite-16	https://github.r	com/mons	Ken Boak	accum	16 8	1										schema	1 7								Digital schematic, version of sweet-16	
	picoblaze	https://www.xi	stable	Ken Chapman	picoBlaze	e 8 18	kintex-7-3	James Brake	f 110		6	2 217	## 14.7	0.33 2	.0 325.5	Х	vhdl	1	kcspm6	Y asm	N 256 2K	Υ			2003	https://en.wikiped 2 clocks/inst. no prog ROM this is the original of	icoBlaze author
Procedure   Processor   Proc	picoblaze	https://www.xi			picoBlaze	e 8 18	spartan-3				4	1 182	## 14.7	0.33 2	.0 168.9	Х	vhdl				N 256 2K	Υ					
Procedure   Proc	picoblaze	https://www.xi									6	2 195				Х	Y vhdl	19	kc705_kcr	Y asm	N 256 2K	Υ		1			
Inter-Program   https://gentoral plank   kenr   OpenRMS   23   23   23   23   23   23   23   2	ben_eater_up	https://github.r	com/XarkL	Ken Jordan	accum	8 8											vhdl	6	system	Y asm	N 256 16	Υ			2015 201	https://eater.net/ Ben Eater's 8-bit breadboard computer	
Part	tinyfpga	https://github.r	stable	Ken Jordan	accum	8 8	kintex-7-3	James Brake	f 185		6	1 175	## 14.7	0.33	.6 86.9	Х	vhdl	12	system				0			educational 8-bitter with 4-bit addres why use block RAN	?
September   Sept	or1k-cf	https://openco	r alpha	Kenr	OpenRIS	C 32 32	2										confluer	nce							2004 200		
https://opencord   https://ope	flexgrip	http://www.ecs	paper	Kevin Andryc				James Braket										46	gpgpu_ml	505_top_	level					http://www.ecs.u eight GPU processors requested & receiv	ed source files
penB, urisk https://pencord results://pencord re	gup	https://openco									A 1							25	gator_upr	Y yes	N N 64K 64K	Y					
incrocore http://www.pld beta klaus Schleisiek forth 12 8 kintex-7-3 James Brakef 399 6 1 1 294 ## 14.7 0.67 2.0 \$1.1 24	open8_urisc	https://openco	stable				kintex-7-3	James Braket	f 691		6 1	263	## 14.7	0.33 1	.0 125.6	Х	vhdl			Y yes	N 64K 64K	Υ		8		accum & 8 regs, clone of Vautomation uRISC processor, in	use
infrocore http://pithub.c beta klaus Schleisiek forth 16 8 kintex-7-5 James Brakef 1101 6 6 168 ## 14.7 0.67 2.0 5.1.1 X vhdl 17 ucore 120 Y asm N Y 4K 4K V 1 2001 1 close 14	k1	http://mcforth.	net/																				4				
Introce    https://github.c   beta   Maus Schleisek   forth   16   8         6     168   ##   14.7   0.67   2.0     X   vhdl   17   ucore   Yasm   N   Y   As   As   X         2021       2021         2021	microcore	http://www.plc		Klaus Schleisiek							6																
SER	microcore	http://www.plc	beta	Klaus Schleisiek	forth	16 8	kintex-7-3	James Braket	f 1101		6							17	ucore120	Y asm			ШТ			indexing into return stack, auto inc/d no block RAM?, use	s tri-state signals
k88	microcore	https://github.c	beta	Klaus Schleisiek	forth	16 8					6	168	## 14.7	0.67 2	.0	Х	vhdl	17	ucore	Yasm	N Y 4K 4K				202	I .	
Dre_arm   https://poencol   beta   Konrad Eisele   ARM   32   16   kintex-7-3 James Brakef   1239   6   3   250   ##   14.7   1.00   1.0   20.18   X   Y   vhdl   15.1   arm_proc Y   Yes   N   256M 256M   5.6M   5.6M   5.0M   5	oks8	https://openco	alpha	Kongzilee	ARM7	32 32	kintex-7-3	James bad co	oding prac	tice	6		## 14.7	0.67 1	0			8	oks8	Y yes	N 64K 64K	Υ			2006 200	clone of KS86C4204/C4208/P4208, SAM87RI instruction s	et
Indicate	core_arm	https://openco					kintex-7-3	James Braket	f 1239		6				.0 201.8			151	L arm_proc						2004 200		
1	moncky	https://gitlab.co	,,				artix-7	Kris Demuyn	1376		-			0.67 1	.0 4.9			1 36	top	Y yes						https://hackaday. intended as educational, all original IO: VGA, PS/2, SPI,	
sev_potato https://github.cg https://github.cg htm. sev_potato https://git	moncky	https://gitlab.co												0.67 1	.0 218.1						N 64K 64K		2				
Second   S	moncky									523	6 3												2				
Sex_minerval https://jethub.com/lambd_lambdaconcept	riscv_potato							James Braket	f 2467		6	116	## 14.7	1.00 1	.0 47.1	Х	B vhdl	24	pp_core	Y yes	N N 4G 4G	Y 30	0	32	2014 202		on at risc.org
ybbleForth https://github.c errors Lars Brinkhoff forth 16 4 kintex-7-3 James missing init file 6 ## 14.7 0.67 1.0 ## 14.7 0.0 ## 14.7	riscv_myth						2																				
scv_lattice	riscv_minerva	https://github.c					2		1 1							تـــــا							$\perp$	32 6		microarchitecture of Minerva is largely inspired by the La	ticeMico32 processor
Itticemicos <a href="http://www.latt">http://www.latt</a> stable   Lattice Semiconductor   RISC   8   18   LFE2   Lattice Semiconductor   RISC	nybbleForth	https://github.c									6	1	-		_	ـــــ		1					1				
sip38 https://alandodc.aatlo.fi/fi.l.auril sola accum 32 38 accum	riscv_lattice	https://www.la				32 32	machXO3	Lattice Semio	1507				##					1					$\perp$				
m360-30 https://github.com/ibm24 Lawrence Wilkinson 360 8 16 2u-3e James Jerrors 6 4 6 45 ## 14.7 1.00 20.0 X vhdl 72 ibm2030 Y vs 2 ibm2030 Y vs 1 24M 24M Y 160 16 2012 2021 https://www.ljw.rigate level clone, emulation only? original 4Kx55 microcode, 8K RAM right from the control of the c	latticemico8	http://www.lat	stable					Lattice Semio	265		4	1 104		0.33 2	.0 64.4								$\perp$	32			
ips fault told himself industry/openced with the control of the co	asip38	https://aaltodo	c.aalto.fi/b	Lauri Isola	accum	32 38	3		-		$\bot$	1	$\vdash$	$\perp$	_	Х	Y vhdl	14	top	Y asm			0		2018 202	http://www.kolun Application-Specific Instruction set Processor, masters th	esis
	ibm360-30	https://github.c	com/ibm2	Lawrence Wilkinson	360	8 16	zu-3e	James errors	S		6	1	## v21.1	1.00 20	0.0	Χ	vhdl	72	ibm2030	Y yes	24141 2414		0	16	2012 202	https://www.ljw.r gate level clone, emulation only? original 4Kx55 micr	code, 8K RAM
Inpsr 2000   Intros: //opencorg   stable   Lazardis Dimitris   MIPS   32   32   kintex-7-3  James Braket   1971   6   4   6   71   ##   14.7   1.00   1.0   36.2   X																				Y yes			$\perp$				y port?
	mipsr2000	https://opencor	stable	Lazaridis Dimitris	MIPS	32 32	kintex-7-	James Braket	1971		6 4	ь 71	## 14.7	1.00	.U 36.2	Х	vhdl	35	Dm	Y yes	N   4G   4G	Υ	$\perp$	32 5	2012 201	supports almost all instructions of mil course project	

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	∯ blk E ram	F max	a tool	MIPS clk	s/ KIPS st /LUT	ven dor	S src code	#src files	top file	र्हे chai	fitg o max max	byte #	adr mod	# pip	start las	
t180-cpu		stable	Leonard Brandwein	accum	16 8	kintex-7-3	James bypas	709	6		83	## 14.7	0.67	3.0 26.2	Х	vhdl	23	cpu	Y	N N 64K 64H	Y 182	2	- 100	2016 201	6 https://www.vtto 8-bitter with pc, sp, a, b, c & d regs based on Viktor Toth's 4 bit microcontroller
dragonfly	http://www.le		LEOX team	MISC	16 16	kintex-7-3		788	6			## 14.7		.0 139.3	Х			dgf_core	Υ	N 256 2K				2001	unusual, uses FIFOs
mips789	https://openco	r stable			32 32		James Brakef		6				1.00				10	mips_core	Y yes	N 4G 4G	Υ		32 5	2007 201	4 supports most MIPSI instructions
lwrisc	https://openco	r stable			8 12		James Brakef	88	A	_			0.17							N Y 256 2K		6		2008 200	9 ClaiRISC simplified PIC, 4 reg rtn stack absolute addressing only, lowered MIPS/clk
arm9-soft-cpu	https://github.	com/risclit	Li Xinbing		32 32		James vivado		1257 6	-			1.00 1		1	verilog		arm9_con						202	
arm9-soft-cpu	https://github.	com/risclit	Li Xinbing		32 32	zu-3e zu-3e	James vivado		778 6 736 6	4	238	## v21.1		.0 113.5		verilog	_	risclite_m:	Y yes	Y 4G 4G Y 4G 4G				202	0 ARMv4-compatible CPU core no interrupts or reg banks
arm9-soft-cpu r8051	https://github.	comprisent	Li Xinbing	8051			James vivado		736 6 6				1.00 1 0.33 4		X	verilog	_	risclite_m: r8051	. ,	N N 64K 64F		-		202	
riscv rv3n	https://github.	stable			_	KINTEX-7-3	James Braket	1031	ь	1	139	## 14.7	0.33 4	11.1	. Х				Y yes			++	22	2015 201	
superscaler-ris	https://github.	com/risciit	Li Xinbing Li Xinbing	risc-v risc-v	32 32 32 32										+	verilog verilog		ssrv top	Y yes Y yes	N 4G 4G N 4G 4G		-	32	202 2019 202	0 RV32IMC processor core, which has a new pipeline with "3+N" stages 0 Super-scalar out-of-order RV32IMC performance: 6.4 CoreMark/MHz
superscaler-ris sp-i586	https://github.	LOM/HSCHU	Lini Mestar		32 8	liinkau 7 1	James Brakef	32144	-	4 28	72	## 14.7	1.00	2.0 1.1	Х							+	32	2019 202	
reonv							James many		6		/3	## 14.7			_ ^	verilog	3/	top_sys	y yes	N 4G 4G	Y	+	32	2016 201	
riscv_reonv	https://github.	com/lebeFe	Lucas Castro Lucas Castro				Wajih Yousse		- 6		133	## 14.7	1.00		+	vridi	+		Y yes	N 4G 4G	Y 45		32	2017 201	
							wajin rousse	3370	0	+-	155	_	1.00	.0 39.4	+		+		riyes	N 46 46	Y 4:	2	_		
simple-v riscv harzad5			Luke Leighton Luke Wren		64 32 32 32					+						python	40	hazard5 d	Y	N 4G 4G		++	32 32 5	2018 202	2 https://libre-soc.o Scalable Vectors for Power ISA has the respect of Mitch Alsup
riscv_riscboy			Luke Wren		32 32		<del> </del>											riscboy_fr		N 4G 4G			32 3	2019 202	1 https://github.com RISC-V processor designed for the RISCBoy games console 1 portable games console desgn, PCB dsgn, see riscv hazard3&5
openscale			Lyonel Barthe	uBlaze		cnartan-3	Lvonel Barthe	1563	4		91	i12.1	1.00 1	.0 58.2	v	Y vhdl		sb core	yes	4G 4G				2010 201	2 www.lirmm.fr/AD NoC secretblaze data is for single secretblaze
secretblaze	http://www.lir		Lyonel Barthe		32 32		Lyonel Barthe		4		91		1.00					sb_core	yes	4G 4G				2010 201	
niloofar1	http://ce.shari		Mahdi Amiri	RISC	16 16		James ran ou				- 51	## 14.7		.0	1 ~	verilog		nf1	Y	1 1 10 1 10	1		J. J	2010 201	derived from risc-16 ASIC, uses Leonardo for synthesis
inst list proce	https://openco		Mahesh Palve	accum			James using		6	1	340			.0 142.6	Х	verilog	34		Y	N 128 1K	32	2		2014	pipelined, state machine UART, SPI & timer included
8bit piped pro	https://openco	r stable	Mahesh Sukhdeo Palve	RISC	8 16		James swapp		6				0.33						Υ		20	0	16	2013 201	7 https://github.com uses Perl as assembler use Perl to generate ROM file
8bit_piped_pro	https://openco		Mahesh Sukhdeo Palvi	RISC	8 16		James vivado				-	## v21.1							Υ		20		16	2013 201	7 https://github.com uses Perl as assembler use Perl to generate ROM file
xthundercore	http://forum.g	alpha	majordomo		32 16		James Brakef	793	6		193	## 14.7		.0 243.7	X	vhdl	49		om yes	N Y 4G 4G			16 5	2014	http://www.xthur Gadget Factory Forum thread in debug, no comments, mostly in simulation
risc_core_i	https://openco	r planning	Manuel Imhof		16 16	kintex-7-3	James Brakef	349	6	1	526	## 14.7		336.8	Х	B vhdl	13	CPU	Y asm	N 1K 1K			8 4	2001 200	9 Havard arch, thesis project derived clocks: estimated derating
mimafpga	https://github.		Manuel Killinger	accum	24 24											Y vhdl		mimappro	Υ	N	19	9		201	9 Minimal Machine processor taught at has testbench
darkriscv	https://github.		Marcelo Samsoniuk	risc-v	32 32		James Brakef	1422	6	1		## 14.7		.0 117.2	Х	verilog	2	darksocv	Y yes	N 4G 4G			32 2	2018 201	8 https://blog.hacks written in one night, low line count readme is descriptive, uses cache
riscv_dark	https://github.		Marcelo Samsoniuk		32 32	kintex-7-3	Marcelo Sam	1000	6		220	## v20.1	1.00	.0 220.0						N 4G 4G		5	32	2018 202	1 https://opencores written in one night, low line count builds for five fpga boards
mrisc32	https://github.		Marcus Geelnard		32 32	!										vhdl			Y asm	Y 4G 4G		8	32	2018 202	1 https://www.bitsr Mostly harmless Reduced Instruction Cray-1 vector inst, also a1 variant, LLVM supp
mrisc32	https://github.		Marcus Geelnard	RISC	32 32	-		$\sqcup$		+			$\vdash$	_	$\sqcup$	Y vhdl		mc1	Y asm		Y 68		32	2018 202	1 https://www.bitsr MC1 variant web page logic that can output a 1920×1080@60 video
ice_mk2	https://gitlab.c		Mario Hoffmann		16 16	·				$\perp \perp$		-				verilog	8	top	Y		N 16		16	2020 202	0 https://hackaday.io/project/174049-ice-cpu-mk-ii variant of fpga4student
f32c	https://github.		marko zec, vordah, Da					1048	6	7 55		## 14.7			Х	vhdl	50		Y yes	N Y 4G 4G	Y 30		32 5	2014 201	9 http://www.nxlab MIPS or RISC-V ISA, Arduino support https://www.youtube.com/watch?v=55MzM
dlx			Martin Gumm		32 32		James errors		6			## 14.7	1.00			vhdl	120		Y asm				32	1995 201	4 University of Stuttgart, asic dsgn case statmt others clause has problems
lipsi	https://github.		Martin Schoeberl	accum	8 8	cyclone4	Martin Schoe	162	4	1	162		0.17	.0 167.0	4	scala	2		Y	N N 64K 64H	( Y !	9 3	16	2017 201	9 https://github.comgoal is 100 LUTs, program mapped to "Lipsi, a very tiny processor"
patmos	https://github.		Martin Schoeberl Martin Schoeberl		32 32		Martin Schoe	112	6		182		0.67	.0 ####	IX	scala vhdl	+-	leros		N Y 256 64F	,	-	2 2	2015 202 2008 202	2 http://patmos.cor university project, ASIC tapeout http://www.t-crest.org/ 0 https://github.cor/256 word data RAM, PIC like short LUT inst ROM
leros	nttps://openco		Martin Schoeberl etal						4		100	.400		1.0 #####					Y yes			+	2 2		
jop	nttps://openco		Masavuki Takagi		16 16	cyclone-1	Martin Schoe	2000	4		100	q10.0	0.67	.0 33.5	++				Y yes	N 256K 256	10	-	_	2004 201 2016 201	4 https://github.com/jop-devel/jop java app builds some source code files
cpu_takagi mipscpu	https://github.		Matheus Souza		32 32										+	verilog system	3 24	cpu	N	N 4G 4G		ь		2016 201	9 MIPS like cpu, course project. VHDL verilog & system verilog
pdp-8x	https://github.		Mats Engstrom	PDP8		_			_						+	schema			Y yes	N N 4K 4K		+ +	_	2017 201	9 Digital schematic, TTL
riscy fwrisc	necps.//Biendo.	compinents	Matthew Balance	risc-v	32 32	ice40	Matthew Bala	1653	4			##	1.00 6	5.7	AI			fwrisc_fpg		N 4G 4G		5	32	2018 201	8 https://opencores featherweight entry 2018 RISC-V cont 0.15 DMIPS/MHz
riscy fwrisc			Matthew Balance	risc-v	32 32		Matthew Bala		4		20			5.7 2.8			1 8	fwrisc_fpg	Y ves	N 4G 4G			32	2018 201	
reduceron	https://www.c	stable	Matthew Navlor/Tomn	ny Thorm		.8						##			IX			Reduceror						2008 201	8 https://github.com hardware for functional programming red-lava generates the RTL
legv8	https://github.	com/matto	Matthew Olsson	AA64	64 32	kintex-7-3	James Brakef	884	6	2	137	## 14.7	1.00	.0 155.0		verilog			Y yes	N 4G 4G	Y 10	0	32	2018 201	
mroell_cpu	https://bitbuck	e stable	Matthias Roell	accum	8 8	kintex-7-3	James added	185	6		357	## 14.7	0.33	.0 637.1	. Х	vhdl	8	cpu	Υ		10	0		2014 201	6 university course project
reflet	https://github.	com/Arkae	Maxime Bouillot	accum	8 8											verilog									https://github.com original design most ops between accumulator & register, ris
plasma_fpu	https://openco	r stable	Maximilian Reuter	MIPS	32 32	kintex-7-3	James errors		6			## 14.7	1.00	.0		vhdl	20	plasma	Y yes	Y 4G 4G	Υ		32	2015 201	5 plasma with FPU based on Plasma by Steve Rhoads
16bit_processo	https://github.		Md Badiuzzaman Pran	MIPS	16 16	i										schema								2018 201	8 https://prantoam/course project, schematics only simple up with well done schematics
riscv_spu32	https://github.		Merten Maik		32 32											Y verilog		top	Y yes	N 4G 4G			32	2019 202	1 https://giters.com actively being developed
mcip_open	https://openco		Mezzah Jbrahim				James Brakef		6	1		## 14.7						MCIOoper						2014 201	5 light version of PIC18
system6801	https://openco		Michael L. Hasenfratz		8 8	cyclone-3	James Brakef	1507	4	3	73	## 14.7	0.33	1.0 4.0	1		15	wb_cyclor	Y yes	N N 64K 64F	Y			2003 200	
simplecpu	https://www-u		Michael Freeman		32 32	1000 70		1100	6		220	## 14.7	1.00	0 246.5	+	vhdl	20	a mips		N 4G 4G	+ + 2	8	32	2018 201	9 https://www-user Educational, also a version 2 with VHI both mips & riscv RTL 7 masters thesis no LUT RAM, source code in PDF
mips_linder			Michael Linder Michael Morris		8 12		James Brakef				238	## 14.7			1	B vhdl			Y yes	N Y 256 4K		+	32	2007 200	
m16c5x	https://github.	com/Morri	Michael Morris	PIC16	0 0	zu-3e	James std lib	an misma	tch 6			## 14.7	0.33	1.0		verilog	61	MACECUSA	Y yes	N T 250 4K	/ V	+		1998 201	8 pipelined and non-pipelined versions 1 enhanced 8/16-bit version of 65c02 PDFs on his figForth for M65C02A
minicpu_morri	https://github.	com/Morri	Michael Morris	6502	8 8		Michael Mori	276	6	++-	104	## VZ1.1	0.33	10 62 3	X	verilog	101	minicpu_c	v yes	N 64K 64H	/ V 2	1	_	201	7 simplified 6502, see m65c02a RE: 8-bit CPU challenge of Arlet Ottens
minicpu_morn			Michael Morris	0302	16 8	spartair o	James Brakef		6			## 14.7	0.67 28				2	hoth	v	N O4K O4F	1 3	3		2012 201	3 separate source for each CPLD chip, u fits (2) XC9500 CPLD
ndn6			Michael Morris		36 36		Jannes Braker	147	- 1		741	## 14.7	0.07 20	J.O 120.C	^	verilog			Ÿ	256K 256	к .	1		2012 201	
m16c5x	https://openco		Michael Morris		8 14		Michael Mori	1217	4	3	60	##	0.33	.0 16.3	Х			m16C5x	Y yes	N Y 256 4K		1 1		2013 201	
m65c02	https://openco		Michael Morris		8 8		James Brakef	466	6		118	## 14.7					13			N N 64K 64H		1 1		2013 202	0 https://github.com also a m65c02a version micro-coded via F9408 soft sequencer
p16c5x	https://openco	mature	Michael Morris	PIC16			James Brakef	378	6		252	## 14.7	0.33			verilog	3		Y yes	N Y 256 4K		1 1		2013 201	4
r4000		errors	Michael Povlin	MIPS	32 32	kintex-7-3	James lots of		s 6			## 14.7	1.00	.0		verilog	L							1994 199	does not implement 64-bit data only a few insts implemented, test vehicle
supersmall	http://www.ee		Michael Ritchie		32 32		Michael Ritch		A				1.00 16		. 1									2005 200	9 2-bit serial, Mostly MIPS-I compliant Copyright 2005,2006,2009 Jonathan Rose, and
softpc	https://github.		Michael S	Nios II	32 32	cyclone-1	Micha block	613	4		180	q17.1				vhdl			Y yes	opt 4G 4G			32	201	9 nine variations in attempt to improve 16-bit ALU
hack	https://gitlab.c	,,.	Michael Schroder	accum							Ш				_		24	cpu	Υ	N Y 32K 32F		$\perp$	2	201	
mix-fpga	https://openco	r alpha	Michael Schroeder		31 31						$\Box$				$\Box$	verilog	29	mix	Υ	Y 4K 4K			8	202	1 https://en.wikiped binary version of the MIX-Computer as described in "The Art of Computer Programs
mips_cpu_blue			Michael Volling		32 32						$\sqcup$					myhdl			Y yes				32 5	201	
riscv_microsen	https://github.				32 32	polarfire	microsemi	8614	4	2 10	122	L11.8	1.00	.0 14.2	1	propriet	tary			N 4G 4G		$\perp$	32	2016 201	
riscv_rtg4	https://github.		microsemi		32 32	1	<u> </u>			+						H	₩		Y yes			+	32	2018 202	0 https://github.com risc-v for actel FPGAs, tcl files only based on rocket chip
synpic12	haras // · · ·		Miguel Angel Ajo Pelay	1 ICLL	8 12	kintex-7-3	James Brakef	474	6	1	197	## 14.7		.0 136.8	IX		7	synpic12	Y yes	N N 256 2K		+	22 -	2011 201	1 http://projects.nb CHDL to verilog bad weblink
minimips_supe	https://openco		Miguel Cafruni	RISC	_	and · · ·	I lamana Dirili d	F035	— ∤ .	+ +		## . 10 -	1.00 (		1.	vhdl		minimips			-			2017 201	8 based on MIPS I dual issue to two pipes, 16-bit mulitplier
fisc	https://gitnub.	Jubic	Miguel Santos	RISC	64 32 64 32	-,	James Brakef	5036	4		66	## q18.0	2.00 1	0 26.1	. 1	vhdl	21	fisc_core		YN	Y 85			2018 201	
fnga-bbc	https://github.		Miguel Santos Mike Stirling		8 8		James errors		A		$\vdash$	##   Q18.0	2.00		+	vhdl	21		Y yes	N 65K 65F		) p	32 5	2018 201 201	
fpga-bbc risc5x	https://github.			PIC16			James RLOC	constraint	errors 6	+-	$\vdash$	14.7	0.33	0	+	vhdl	10	cnu	Y yes	N Y 256 4K		+	-	2002 201	1 makes extensive use of xilinx primitives
fpgacomputer	https://github		Milan Vidakovic		16 8			COLISCIDINE	. e11015 b	++-	$\vdash$	## q18.0	0.00	1.0	1	Y verilog		cpu computer		N N 64K 64F			8	2018 201	makes extensive use of xilinx primitives  8 https://mvidakovi 16-bit CPU, 64KB, UART (115200 bps), and VGA
fpgacomputer	https://github.		Milan Vidakovic				James errors		- A	++	$\vdash$		0.67							N N 64K 64F			8	2018 201	8 https://mvidakovi 16-bit CPU, 64KB, UART (115200 bps), and VGA
mipsfpga	https://www.n		MIPS Technologies				James Brakef	10692	6				1.00		x	Y verilog	193	mfn syste	Y ves	N 4G 4G	Y 2.	-	32	2018 201	
riscv_cpu	https://github		misha kevlishvili		32 32		- Sincs braker	20002	- + 0	1 7	210	24.7	1.00		1	verilog			Y yes	N 4G 4G			32	2014 201	
PSX_MiSTer	https://githuh.		MiSTer-devel		32 32								1.00			vhdl		sys top		4G 4G			32	2021 202	
misoc	https://githuh	stable				arria 2	pytho	n source o	ode run th	ru migen	$\Box$	## q13.1	0.80	.0	ILX		1			N 4G 4G	Y		32	2007 201	9 https://m-labs.hk Video IP for Mist & others choice of latticemicro32 or mor1kx uP
openpiton	https://github.						James too m	any files	6				1.00		1 -	verilog	1		Y yes		Y		64	2015 201	
			Mohamed Omran	PDP11	16 16	5	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	,	T T							vhdl	9	system	Y yes	N N 64K 64H	( 24	4 10		202	1 simplified pdp11, 24 inst no byte data size, ucode, 2-12 clocks/inst
pdp11_reduce	nttps://github.																								

The property of the property o	_uP_all_soft folder	opencores or	status	author	style /	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	₹ blk	F	tool	MIPS clk		ven dor		#src files	top file	tooi G chai	fitg o max m	ax byte	adr	# pip	start las	note worthy comments
1900   19	mips_pipelined	, ,	mature	Mohammad Hossein Y				ter emb	71201			ux	J Jul	750	J. 720.	00.			toplevelci	Y yes	N 4G 4	G	42 11100	32 5	,	
See No. 1992. Se		https://opencor									+					X				Y yes	N N 64K 6	4K Y				
Mary Mary Mary Mary Mary Mary Mary Mary		https://github.c												0.33	9.0			34	fgpu					32		
THE STATE OF THE PART OF THE P			stable	Muza Byte	RISC	8 8	arria-2	James Braket	121	A	2					1	verilog			Υ			16		2011 201	1 https://en.wikiped Verilog source included in PDF file AKA Mano Machine, LPM macros
Section 1.										6			## 14.7	0.20 1	1.2 485.6	Χ							8 2			
March Carlon Service (1988) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1								Myron Plicho	ota	6		48				Х							19			
Section 1.								Naohiko Shin	2687	4		20	##	0.67 2	2.0 2.5	1								8		
Browney   Control of Street   Control of Str	m65		stable	Naohiko Shimizu		8 8		James Braket	483	А							sfl & TD	8 10	m65cpu	Y yes	N N 4K 4	K Y			2001 200	2
The content of the co		https://opencor				8 16		James Braket	174	6		418	## 14.7	0.33 1	1.0 792.2	Х							17	4		
Seedle Se		https://github.c						lames Brake	2103	6	1	104	## 14.7	1.00 1	10 49 5	x	2111401									
See Method		https://opencor								-								_						10	2012 201	
Teach State		https://opencor							ate errors																2013 201	
The contract of the contract o		https://opencor							954	-																
New Park No. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		https://github.c	om/itsShr				KIIILEX-7-3	Jailles blake	0.54	- 0		115	## 14.7	0.33	1.0 40.0	^				v v				32		
Section Section 1962 (1964) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	risc5	http://www.pro	beta	Niklaus Wirth	RISC				2001								verilog	8	RISC5		Y 4G 4	G		16	2013 201	7 http://www.astro minimalist Wirth, part of Project Obel 32x32 multiplier, wikipedia entry
Mary Mary Mary Mary Mary Mary Mary Mary		http://www.pro								392 6																
LEAT METAL MATERIAL M	risc5	http://www.pro		Niklaus Wirth	RISC	32 32	kintex-7-3	James Braket	2441	6	4 1	92	## 14.7	1.00 1	1.0 37.8	ILX	verilog	8	RISC5	Y yes	Y 4G 4	G		16	2013 201	, , , , , , , , , , , , , , , , , , , ,
Medical Law Market Mark	risc5			Niklaus Wirth	RISC	32 32	atrix7-35	James Braket	2913	6	48	50	## v20.1	1.00 1	1.0 17.2	ILX	verilog	8	RISC5Top	Y yes	Y 4G 4	G		16	2013 201	
The control of the co		https://sourcefo				32 32	kintex-7-3	James Braket	1186	6			## 14.7		1.0 61.9	Х				,	N 4G 4	G			2011	
March   Marc		https://github.c			RISC	64 32	kintex-7-3	James way to	135009	6	32	75	## 14.7	1.00 1	1.0 0.6	Х	verilog			F	N Y	Y	137	32 4-8		2 <u>nrbramadas.appsr</u> university ASIC project, read PDF 64-bit data paths, superscalar, branch analysis
Section   Company   Comp		https://pycpu.w			6502	8 8	kintov 7	James Profes	07/	-	$\vdash$	176	## 147	0.35	10 177	пv		1	an FEO2	voc	N N CAV C	11/ /	+	++		
Seminary Control (a) (a) (a) (a) (a) (a) (a) (a) (b) (a) (b) (a) (b) (a) (a) (a) (a) (a) (a) (a) (a) (a) (a		https://opencor				8 8			_	6		_	## V21.1							ves		-				
Secondary   Control   Co	-0	https://opencor			MSP430		stratix-3-2	Oliver Girard	1147	Α	1	98		0.00					openMSP4		N N 64K 6			16	2009 201	8 near cycle accurate performance spreadsheet
Part		https://opencor				0 0-										Х	******				N Y 256 1	K Y				
		https://sites.go																								
		https://sites.goi			p			James unres	olved xilin				## 14./	0.33 2	2.0	-				V ves	N 46 4	G V	45			
Part								Olof Kindgrei	215	6	0.5		##	1.00 32	2.0	_							45			
Single State of State Annual Contract Annual C		https://github.c															vhdl	135	harvard_p		N Y					1 many source files
The properties of the control of the		https://github.c																	5	Y yes		4K Y		0.		
Secondary   Company   Property   1986   Proper		https://www.ip					4	James Brake	1072	6	2	202	## 14.7	1.00	10 65 0	v			anu coro	Ywor		c v	27	8+		
Septiment State   Page   State   Page   State   Page   State   Page   State   Page   Page   State   Page		www.blever.org								4	1		## 14.7				verilog	18	pacoblaze	Y asm			57	2		
The purple of the Publish desirations   Pu		https://opencor	stable	Pablo Salvadeo etal		_			48	4		134	q9.1				vhdl	3	usimplez_		N 512 5	12	8			http://www-gti.de part of university course, simplez+i4 has an index register
Trick   Property   Marked   Marked   Property   Marked   Marked   Property   Marked		https://github.c					kintex-7-3	James port n	7491	6	11 1	118	## 14.7	1.00 1	1.0 15.7	Χ		42	top			4K Y			2010 201	1 five variants no doc, xilinx constraint file
		https://github.c											_										45			
megalic stage (prights) of untrested Paul Gardierr-Seption (1964). By 18   1 memory (1964) and the price of t		https://github.c					kintex-7-3	James bash	cript	6			## 14.7	0.33 2	2.0	Х								32		7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 -
Second Column   Second Colum										6						Х				Y yes	N N 64K 6	4K Y				
State   Part   State   Part   State   Part   State   Part   State   Part   State   Part   P	-																		pauloBlaz	Y asm	N 256 2	K Y			2015 202	1 LUT6 req'd, course project, slower more LUTs than original claims easier to modify
Magnet   M																		_		Vacm	N N GAV G	1V V	24		1004 200	
State   State   Peter Ashenden   State   State   Peter Ashenden   State   State   Peter Ashenden   State   State   State   Peter Ashenden   State							artix-7	Paul Taylor	449	6		100		0.67	9.0 16.6				s430	T dSIII			24		2019 201	
https://pethub.com/phethol   https://pethub		http://digitaldes								6		259	## 14.7			IX				Y asm				8		
Peter Stable   MSP40    Stable   Peter Stable   MSP40    Stable   Peter Stable   MSP40    Stable   S							kintex-7-3	James errors		6			## 14.7	1.00 1	1.0		2111401							32		
Top-of-the-light-start   Top-of-the-light-st		https://github.c	,				biotos 7 1	lama Deales	1725	-		127	## 147	0.67	24.5	/\	*CITIOS			Y						
Inter-Principle   Principle		https://opencor																								
http://west.ea.gr   https://west.ea.gr   https://www.loa.gr   https://	pmd85	https://github.c					KIIICK 7 C	James Brake	LLIO			130	24.7	0.55	1.0 5.0			v 28	sys_top	Y yes						
hack htps://protuced is habors//protuced plane p		http://users.ece															proprie	tary								
First   Description   Control   Co		haan Halah 100					kintex-7-3	James Brake	303	6	$\vdash$	256	## 14.7	0.67 1	L.0 566.4	Х	_	13	cpu	Y asm		N/ N/	16			
wild-simple-upl https://jeithub.d. curriested   Peter to Irefefee   RISC   56   16   arria-2   america   amount of memory   6   0   0   0   0   0   0   0   0   0		https://github.c					1			-+	++		+		+	$\vdash$		27	ibex core	Y VAS			_	32		
which simple processor using y Wholf or logic blassed on Gray's xoc wisca-913 mitter, bright but is stable Prayage Bhashar in Risc. 16 16 ls		https://github.c	untested	Pietro Lorefice				James ran ou	it of mem	ory A	$\vdash$		## q18.0	0.67 1	L.0	H		10	processor	Υ , , , , ,	N N 64K 6	4K N				4 simple processor using VHDL for logid based on Gray's xsoc
ith-price   https://github.com/greet  Preadam Pinnada   RISC   5d   1d	vhdl-simple-up	https://github.c	untested	Pietro Lorefice	RISC	16 16											******	10						16	2014 201	4 simple processor using VHDL for logic based on Gray's xsoc
1.00   1.0																		+		Y		4K N		8		
pulserain   https://github.cc   stable   PulseRain Tech LLC   8051   8   8   arria-2   James   some   2376   A   2   41   30   ##   q18.0   0.33   3.0   6.0   1   system   v18.0   v28.0   v2		THE PERSON NAMED IN COLUMN					1				$\vdash$		-	1.00 1	1.0	1	vhdi	17	litb_proc	Y vec		G v		32 6		
pulserain nttos://eithub.c errors PulseRain Tech LLC 8051 8 8 arria-2 James missing files A D D		https://github.c					arria-2	James some	2376	А	2 41	130	## q18.0			1	system	v 25	FP51 fast	Y yes			+	32 0		
risev reindeer https://pithub.com/redos/serons.org/pithub.		https://github.c	errors	PulseRain Tech LLC		8 8				A							system			,	N Y 64K 6	4K Y			2017 201	8 https://www.puls intended for Max10
risev steel https://open.org.org/prog. Rafael Calcada risev 32 32 ztrix-7-3 James Brakef 1775 6 0 208 ## v19.2 1.00 1.0 117.4 verilog 21 steel top V yes N 6 4G 4V 32 32 atrix-7-3 lames Brakef 1784 6 0 1 16 ## v19.2 1.00 1.0 1.0 117.4 verilog 21 steel top V yes N 6 4G 4V 1 32 0 200 https://github.com/programman.program								ļ. I			$\Box$					AL		LΞ					45			
risex steel https://poencores.org/nor. Rafael Calcada										6	$\vdash$					1		21	stool to-			G Y				
wholf-mps40 https://github.com/rerist/crist										6																
minsoc https://gen.cog/ stable   Raul Fajardo etal   OpenRIG  22   32   kintex-7-3   ames Brakef   4945   6   4   8   107   #m   14.7   1.00   1.0   21.7   ILX   Y   verilog   8   ort   1.00   1.0   1						JL JL		Druke							- 05.0	L	vhdl	15	processad	Y yes	N 64K 6	4K N	27		2018 201	
rcpu https://github.com/reds/redfast00 risc 8 16		https://opencor					kintex-7-3	James Brake	4945	6	4 8	107	## 14.7	1.00 1	1.0 21.7	ILX		88						32		3 https://github.com minimal OR1200, vendor neutral, has caches
ssppu https://github.com/redos redoste		https://github.c					-				$\vdash$		_			1			renu	V	M AIZ	V V	_	-	202	2 https://www.instr Digital schematic, TTL & 3 layer bread pictures of 3 layer breadboard
mcs-4 https://github.c   stable Reed Pollack   4004   4   4   kintex-7-3 James Brakef   228   6   376   ## 14.7   0.16   4.0   6.0   X   verilog   7   4004   N   0.4   K   N   0   0.4		https://github.c	, , , , , ,				1	<del>                                     </del>		-+	+-		+		+					,			5	0		
ucpunded         https://github.cl         stable         Reed Foster         RISC         8         16         intex-7-s         James Sta2 LL         93         6         9         118         #         14.7         0.33         2.0         20.8         K         vhdl         2.9         core         Y ssm         N         2.56         6.4         Y 1.2         2         7         2016         2017         patrox included by a part of the pa		https://opencor			4004	4 4		James Brake	228	6		376	## 14.7	0.16 4	1.0 66.0					U3111			1			
rriss https://github.com/renernel Rene Schallner riss 8 8 Rene Schallner riss		https://github.c				8 16															N 256 6		12 2	7		
opc.opc2cpu https://github.c stable revaldinho accum 8 1 16 kintex-7-3 James reduct 117 6 556 ## 14.7 0.15 4.0 178.1 X verilog 2 opc2cpu V asm N N 0 256 1K V 12 3 2017 2019 https://revaldinhig/OPC2 revised OPC1, for XC9572 CPLD see hackaday One Page Computing Challenge opc.opc3cpu https://github.c stable revaldinho accum 16 16 kintex-7-3 James reduct 174 6 526 ## 14.7 0.30 4.0 226.9 X verilog 2 opc3cpu V asm N N 0 64K 64K N 13 3 2017 2019 https://revaldinhig/OPC3 16-bit OPC1, for XC95744 CPLD see hackaday One Page Computing Challenge		harrier d					kintex-7-3			6	4 5		## 14.7			Х										
opc.opc3cpu https://github.c stable revaldinho accum 16 16 kintex-7-sjames reduce 174 6 526 ## 14.7 0.30 4.0 226.9 X verilog 2 opc3cpu V asm N N 64K 64K N 13 3 2017 2019 https://revaldinhd OPC3 16-bit OPC1, for XC95144 CPLD see hackaday One Page Computing Challenge						8 8	kintex-7-3			6	$\vdash$		## 14 7			×							12 2	8		
opc.opc5cpu https://mithub.c stable revaldinho RISC 16 16 16 kintex-7-slames reduce 273 6 294 ## 14.7 0.40 3.0 143.6 X verilog 7 opc5cpu V asm N N 64K 64K N 15 4 16 2017 2019 https://revaldinhid OPC5 RR inst, ISA similar to OPC1 see hackaday One Page Computing Challenge						16 16	kintex-7-	James reduc	174	6	$\vdash$							2	орс3сри	Y asm	N N 64K 6	4K N				
	орс.орс5сри		0.10-0.0									294	## 14.7	0.40	3.0 143.6	Х	verilog	7	орс5сри	Y asm	N N 64K 6	4K N	15 4	16		

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff E	all tan	F n max	g tool	MIPS c	lks/ KIP		S code		top file	tooi G chai	- N	nax max dat inst	byte in adrs in the state of th	adr mod	# pip	start las	note worthy comments
opc.opc5lscpu	https://github.c	0.000.0	revaldinho revaldinho		16 16 16 16		James Brake			5		## 14. ## 14.		3.0 144 2.0 165				opc5lscpu	Y asm Y asm		64K 64K			16 16	2017 201 2017 201	
opc.opc6cpu opc.opc7cpu	https://github.c		revaldinho				James Brake			5		## 14.		2.0 242				opc6cpu opc7cpu			1M 1M			16	2017 201	
opc.opc8cpu	https://github.c		revaldinho		24 24		James no te			5	323	## 14.		2.0 250	.1 X	verilo	g 1	opc8cpu	Y asm	N N 1	6M 16M		2 4	16	2017 201	119 https://revaldinhc OPC8 24bit, based on OPC5LS, more i see hackaday One Page Computing Challeng
орс.орссри	https://github.c		revaldinho	accum ARM7	8 16		James reduc	101		5 1	526	## 14.		4.0 195					Y asm		256 2K 4G 4G		3 3	4.5	2017 201	
zap zan	https://opencor		Revanth Kamaraj Revanth Kamarai	ARM7	32 32	arria-2	James Brake James high D				3 111	## 14.		1.0 17		verilo	g 37	7 zap_top 7 zap_top	Y yes Y yes	N N	4G 4G			16	2017 202 2017 202	
fc16		paper	Richard Haskell	forth	16				,							propr	ietary									PDF papers chpt 11: VHDL By Example: Fundamentals of
oc54x	https://opencor	beta	Richard Herveille		16 16	kintex-7-3	James Brake	f 2225	- 6	5 1	180	## 14.	7 0.67	1.0 54	.1 X			oc54_cpu	Y yes	N Y	64K 64K				2002 200	009 40-bit accumulator, barrel shifter C54x clone
forth_cpu	https://anycpu.	untested	Richard Howe	forth	16 16	711-30	lames errors	init hkRA	INA 6	+		## 1/21	1 0.67	51.0	-	vhdl	11	L top	V	N	AK AK	N 1	5		2013 202	http://www.aholr https://github.com/howeri/forth-cpu based on J1 uP, used to operate DIY GPS reci
forth-cpu/h2	https://opencor	stable	Richard Howe	forth	16 16	kintex-7-3	James Brake	f 1858		5 !	149	## 14.	7 0.67	1.0 53	.8 X	Y vhdl	11	L top	H		4K 64K	2	5		2017 202	020 https://github.cor H2 Forth SoC, VHDL reads *.hex & *.b derived from J1, hex & bin files in 2/16/2018
mangomips32	https://github.c		Ricky Tino		32 32								1.00	1.0			g 25		Y yes		4G 4G				2019 201	
riscv_clarinet rj32	https://github.c	om/HPC-L alpha	Riya Jain etal		32 32 16 16					+			+	_			pec ver		Y yes Y asm		4G 4G			32 5 16	2013 202	
rjsc5	https://github.c	om/rj45/r	ri45		32 32										+		nat 6		Y yes		4G 4G			32	2013 202	
riscv_rv12		untested	Roa Logic BV	risc-v	32 32		James Brake		_	A		## q18.0				syster	n verilo	og	Y yes	N	4G 4G	Υ		32		https://roalogic.com
8bit_chapman	http://www.ece		Rob Chapman, Steven	forth	8 8	zu-3e	James vivado			5	305	## v21.		1.0 762				stack_pro			256 256		4		1998 199	
8bit_chapman dataflow chap	http://www.ece		Rob Chapman, Steven Rob Chapman, Steven	forth forth	0		James Brake James file W			5	131	## 14.	7 0.33	1.0 245	.5 ILX	vhdl vhdl	27	stack_pro DataFlow	Y		256 256 256 256		4		1998 199 2003	198 course work course work
ks10	http://www.tec		Rob Doyle		36 36		Rob Doyle			5 1	5 50	## 14.			.6 X			esm_ks10		YN	250	N			2011 201	
z-machine			Robert Baruch	CISC	8 8	arria-2	James Brake	field	- 1	4		## q18.0	0.33	3.0	1	- jete.		plugh	Υ	N					2016	http://inform-ficti Z-machine (Zork) https://www.youtube.com/watch?v=2fNBkL
riscv_reboot riscv_clarvi			Robert Baruch Robert Eady		32 32 32 32	arria-2	lames Alter-	2616	<del>   </del>	\ \ \	170	## ~10	0 1.00	1.0 68	2 1	B syster		clarvi	Y yes Y yes	N N	4G 4G		_	32 32 6	2016 201	
bc6502	http://finitron.c		Robert Finch	6502	8 8		James Altera James Brake		1 1	+		## q18.0						B bc6502	yes		4G 4G 64K 64K		+	J2 B	2016 201	
bc6502	http://finitron.c		Robert Finch	6502	8 8		James vivad			5	286	## v21.		4.0 40				3 bc6502	yes		4K 64K				2012 201	bare source
any-1	https://github.c	defined	Robert Finch	RISC	64 36	zu-3e	James errors	S				## v21.	1 2.00	1.0	Х	syster	n v 83	any1base	Υ	Υ		12	В	64	2021 202	http://anycpu.org Cray-1 like with full set of vector instr three versions with different ISAs, inst sz, reg
rtf64 table887	https://github.c		Robert Finch Robert Finch		64 8 16 16	kintov-7-i	James Brake	f 643			2 208	## 14.	7 0.67	1.0 217	.1 X	.,		rtf64 table887_	Y yes	Y	4K 64K	Y 2	-	32	2020 202 2014 201	
table888	https://github.c		Robert Finch				James Brake		- 6	5 9			7 2.00					table888	ome			Y 13		8	2014 201	
fisa32	https://github.c	beta	Robert Finch		32 32		James Brake		(	3 3	152		7 1.00					FISA32	Υ	N Y				32	2014 201	
fisa64 ft64	https://github.c		Robert Finch		64 32	kintex-7-3	James Brake	f 10404	- 6	5 12	7 65	## 14.	7 1.50	1.0 9	.4 X		- 0	FISA64	Y	N Y	65 465	V			2015 201	
rtf6809	https://github.c		Robert Finch Robert Finch		64 32 8 8	kintey-7-3	James many	7506	-	5 1	2 106	## 14.	7 0.33	4.0 1	.2 X	verilo verilo		rtf6809	Y yes Y ves		16E 16E 4G 4G		4 13	8	2017 201 2012 201	
rfPhoenix	https://github.c		Robert Finch	GPGPU		KIIICK 7 C	James many	7500			100	24.	0.55	4.0			n v 83		, ,,,,,		4G 4G		13		202	
klc32	https://opencor		Robert Finch	RISC	32 32		James Brake	f 3790	6	5 4	1 200	## 14.		4.0 13	_	verilo	g 25	KLC32	Υ		4G 4G			32	2011 201	
rtf65002 rtf68ksys	https://opencor		Robert Finch Robert Finch	accum			James Brake James need			1 12 1			1 0.67 7 0.67		.7 X	verilo Y verilo		rtf65002d			4G 4G 4G 4G			16 16	2013 201 2011 201	
rtf8088	https://opencor		Robert Finch		16 8		James Brake		_	5 4			7 0.67					7 rtf8088	Y yes Y yes		1M 1M			10	2011 201	
thor	https://opencor	mature	Robert Finch	RISC	64 16	zu-5e	James WIP					## v21.	1 2.00	1.0		syster	n v 27	7 thor2021	Y asm	Υ	L6E 16E	Υ		64	2015 202	021 https://github.cor Thor-5: L1 & L2 caches, GP float & ver plans for more features, eventually 2M LUTs
thor thor	https://opencor		Robert Finch Robert Finch		32 32 64 32		Robert Finch			30					_	verilo		thor	Y asm Y asm		4G 4G			64 64	2015 202	
thor	https://opencor		Robert Finch		64 16		Robert Finch	210000		30					+	verilo verilo	_	thor2	Y asm		4G 4G			64	2015 202	
raptor64	https://opencor		Robert Finch		64 32					1 1					1	verilo	_	raptor64	Y		4G 4G				2005 201	
rf68000	https://opencor		Robert Finch		32 16		James missir									syster		rf68000	Y yes		4G 4G			16	2008 202	
rf6809 rf6809			Robert Finch Robert Finch		8 8 12 12	artix-7 artix-7	Robert Finch Robert Finch			5	120 120	## v21.	2 0.33	4.0 2		Y syster Y syster		L rf6809 L rf6809	Y yes Y asm	N 1	6M 16M 4G 64G			8	2022 202	
rf6809	https://opencor	res.org/pro	Robert Finch	6809	12 12	artix-7	James Brake			5	5 120	## v21.		4.0	X		n v 21		Y asm	N (	4G 64G	Y 4	4 13	8	2022 202	122 http://www.finitro Different from rtf6809: 36-bit adrs, or 12-bit version, has inst. Cache
dgb16	see FISA64		Robert Finch		16 16		James Brake		_	5			7 0.67					dbg16	Υ	N Y				8		https://github.cor inside FISA64 project debug uP for fisa64
xgate	https://opencor		Robert Hayes Roberto Hexsel		16 16 32 32	kintex-7-3	James Brake	f 2778	- 6	5	159	## 14.	7 0.67	1.0 38	.3 X			xgate_top	Υ	N N	4G 4G	4.		16 32 5	2009 201	
cmips ssbcc	https://github.c		Rodnev Sinclair		8 9	kintex-7	Rodney Sincl	la 196		5	474	14.	7 0.33	1.0 797	.9 ILX			core	Y yes Y asm		1K 8K		1	3 3	2017 201	119 http://www.inf.uf 5-stage pipeline, MIPS32r2 core 114 https://github.cor/Python program generates the Verilo inst after branch/call/rtn always execs
dfp	https://opencor	stable	Ron Chapman	forth	8 8	kintex-7-3	James Brake	f 297	- 6	5	192	## 14.	7 0.33	1.0 213	.2 X	vhdl		DataFlow	Υ						2003 200	8-bitter, generates a custom VHDL stack machine, compiler is in Forth
z80soc	https://opencor		Ronivon Costa	Z80	8 8	zu-3e	James Brake		6	5		1/10 v21		3.0		Y vhdl		top_s3e	Y yes		4K 64K				2008 201	
z80soc minirisc	https://opencor		Ronivon Costa Rudolf Usselmann		8 8		James Brake Rudolf Ussel			1 2 1	80	## 14.	0.00	3.0 3 1.0 57		Y vhdl verilo		top_s3e risc_core			256 4K		-		2008 201 2001 201	
avr core	https://opencor		Rusian Lepetenok		8 16		James vivade					## v21.:		1.0 50	_			avr_core	Y yes		64K 128K		2	32	2002 201	
avr_core	https://opencor		Rusian Lepetenok		8 16		James Brake	f 2135	6	5		## 14.		1.0 19	.7 X	verilo	g 15	avr_core	Y yes		4K 128K			32	2002 201	VHDL core also
arm_rusian	https://github.c	om/0xD50	ruslan		32 32	zu-3e zu-3e	James LUT R	2360	4815	5	200	## v21.:	1 1.00	1.0 84	.7	syster	n √ 6	ARM_Mu	Y yes		4G 4G		+	16	201 201	
arm_rusian	https://github.c	om/0xD50	rusian	uiiii	32 32	zu-se zu-3e	James LUT R	3563	- 6	5	147	## V21.	1.00	1.0 41	.2	syster	n verilo	o ARM Sing	Y ves		4G 4G		+ +	16	201	
riscuva1	https://www.sc	stable	S. de Pablo	picobiace	8 14	kintex-7-3	James Brake		- 6	5	370	## 14.	7 0.33	2.0 560	.7 X		g 1	riscuva1	ome		256 1K	Y 3	5		2006 200	006 https://github.com/Verilog source included in PDF file also VHDL version by Bikash Gogoi with iden
m68k	https://github.c		Salvador Garcia		32 16											vhdl		3 cpu3017							201	
sxp s16x4a	https://opencor		Sam Gladstone etal Samuel Falvo II		32 32 16 4	kintev-7	too m James Brake	nany los f 514	<b>.</b>	+	476	## 14.	7 0.67	1.0 620	.7 X		g 12	sxp s16x4a	v		4G 4G	V 1	,	32	2001 200	
kcp53000	https://github.c		Samuel Falvo II				James trimm			5			7 2.00			B verilo	g 4	polaris	Y yes		16E 16E		++	32	2012 201	
s64x7	https://github.c		Samuel Falvo II	forth	64 8											verilo	g 4	s64x7	l l'		16E 16E		6		201	017 64-bit simple Forth engine very little doc
kestrel-2 minimips	kestrelcompute	stable stable	Samuel Falvo II	forth RISC	16 16 32 32		James Brake James Brake			5 8	172 118	## 14.	7 0.67					M_kestre minimips			4G 4G				2012 201	
minimips manik	https://www.ds		Samuel Hangouet Sandeeo Dytta		32 32		James Brake				118	14.		1.0 40	X	vhdl		minimips manik2to	Y yes Y ves		4G 4G 4K 4K			16	2004 201 2002 200	106 www.niktech.com optional data & inst caches supports Xilinx, Altera, Actel, Lattice; broken
mocha	https://github.c	stable	Sanjay Gupta	accum	8 8					ш			0.00			vhdl	29	processor		N (	4K 64K		1		201	8-bit microcontroller developed at NIIT University, course materials include full RTI
dspuva16	http://www.DT		Santiago de Pablo	DSP	16 16	kintex-7-3	James Brake	f 332	- 6	5		## 14.		1.0 640			g 1	dspuva16	asm	N Y	256 4K			16	2001 200	
up1232 1802-soc	https://www.dte	stable no RTI	Santiago de Pablo Scott Baker	RISC 1802	8 16	kintex-7-3	James Brake	f 220		-	244	## 14.	7 0.33	3.0 122	.0 X	vhdl Y vhdl	3	up1232a	Y VAC	N I	4K 64K	Y 3	3 2	16	2000 200	bare core, prog size 4K to 64K   description in source files   1802 CPU + UART + Timer + I/O Ports   no RTL, probably uses 1802-pico-basic   1802 CPU + UART + Timer + I/O Ports   no RTL, probably uses 1802-pico-basic   1802 CPU + UART + Timer + I/O Ports   no RTL, probably uses 1802-pico-basic   1802 CPU + UART + Timer + I/O Ports   no RTL, probably uses 1802-pico-basic   1802 CPU + UART + Timer + I/O Ports   no RTL, probably uses 1802-pico-basic   1802 CPU + UART + Timer + I/O Ports   no RTL, probably uses 1802-pico-basic   1802 CPU + UART + Timer + I/O Ports   no RTL, probably uses 1802-pico-basic   1802 CPU + UART + Timer + I/O Ports   no RTL, probably uses 1802-pico-basic   1802 CPU + UART + Timer + I/O Ports   no RTL, probably uses 1802-pico-basic   1802 CPU + UART + Timer + I/O Ports   no RTL, probably uses 1802-pico-basic   1802 CPU + UART + Timer + I/O Ports   1802 CPU + UART + Timer + I/O Ports   1802 CPU + UART + Timer + I/O Ports   1802 CPU + UART + Timer + I/O Ports   1802 CPU + UART + Timer + I/O Ports   1802 CPU + UART + Timer + I/O Ports   1802 CPU + UART + Timer + I/O Ports   1802 CPU + UART + Timer + I/O Ports   1802 CPU + UART + Timer + I/O Ports   1802 CPU + UART + Timer + I/O Ports   1802 CPU + UART + Timer + I/O Ports   1802 CPU + UART + Timer + I/O Ports   1802 CPU + UART + Timer + I/O Ports   1802 CPU + UART + Timer + I/O Ports   1802 CPU + UART + Timer + I/O Ports   1802 CPU + UART + Timer + I/O Ports   1802 CPU + UART + U
nova-soc	https://github.c	om/scottl	Scott Baker	nova	16 16	zu-3e	James no me	em init file	2 (	5	1	## v21.	2 0.67	2.0	1	Y vhdl	14	1 soc	Y yes	N	4K 64K	1 3	1	7	2016 202	Nova CPU + RAM + UART + Timer + I/O Ports, Sierra Circuit Dsgn, missing hex file
pdp11-soc	https://github.c	om/scottll	Scott Baker	pdp11	16 16	zu-3e	James no me	em init file	9 (	5		## v21.	2 0.67	3.0		Y vhdl	15	soc	Y yes	N N	64K 64K	7	0 13	8	2016 202	PDP-11/20 CPU + RAM + UART + Timer + I/O Ports, Sierra Circuit Design now open
pdp8-soc cpu8080	https://github.c	om/scottl	Scott Baker Scott Moore	PDP8 8080	12 12 8 8	zu-3e	James no me	em init file f 1179	2 (	5	300	## v21.	2 0.40 7 <b>0.33</b>	2.0 9.0 9	.3 X	Y vhdl verilo	15	soc m8080	Y yes	N N	4K 4K 64K 64K	-	+	_	2016 202 2006 201	implemented for the Lattice iCE40-hx PDP-8 CPU + RAM + UART + Timer + I/O Port
cpu8080 lm32	https://opencor		Scott Moore Sebastien Bourdeaudu		32 32	kintex-7-3	annes Brake	11/9	<del>    '</del>	<del>'      </del>	299	## 14.	0.33	3.0 5	.s X	verilo		m8080 1 Im32-top	Y yes Y yes		4G 4G		+	32 6	2006 201	
milkymist	https://github.c	stable	Sebastien Bourdeaudu	LM32	32 32	spartan-6	James failed	13531		5 31 7		## 14.		1.0 3		Y verilo	g 169	9 system	Y yes	N Y	4G 4G	Y		32 6	2007 201	uses LM32, uses Spartan-6 IO failed in mapper
navre	https://opencor		Sebastien Bourdeaudu			kintex-7-3	James Brake	f 990	- 6	5	207	## 14.	7 0.33	1.0 69	.0 AIL	verilo	g 1	softusb_n							2010 201	
			Seninha phillbush	AA64	64 32		1 1	1	1 1	1 1	1	1 1	1 1	1		verilo	g   28	5	Y lasm	N	4G   4G	Y 1	וו	32	2018 201	single cycle & pipeline versions course project

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	∯ blk ram	F max	e tool	MIPS clks	KIPS			#src files	top file	tooi chai	fitg P max max		adr mod	# pip	start las	
y80e	https://opencor	stable	Sergey Belyashov	Z80	8 8	cycone-3	Sergey Belya	2557	4			## 14.7	1.00 3	.0		verilog	15 t	top_level	Y yes	N N 64K 64			- 100	2013 201	9 Y80e - Z80/Z180 compatible processed based on Y80 from "Microprocessor Design Us
riscv_vhdl	https://opencor	errors	Sergey Khabarov		64 32	kintex-7-	3 James many	files, miss	ing typ 6			## 14.7				Y vhdl & ve	rilog		Y yes	N 4G 40			32	2016 201	8 https://github.com/System-On-Chip based on bare Rocke both rocket & river cores
hf-risc erp	https://opencor	stable	Sergio Johann Filho Shahzadjk		32 32		James Brake James Brake		6	1 1		## 14.7 ## 14.7			X			spartan3e ERPverilog		N N 4G 40	5 Y 4		32 6	2016 2004 201	https://github.cor MIPS I subset, no multiplier two report PDFs & one Verilog file
ae18	https://opencor		Shawn Tan		8 16				A A			## q13.1						ae18_core		N Y 4K 1	_	3	В	2004 201	9 https://hackaday. not 100% compatable negative edge reset "clock"
ae18	https://opencor	beta	Shawn Tan	PIC18	8 16	zu-3e	James vivad	954	501 6			## v21.1		.0 72.1	ILX			ae18 core		N Y 4K 1				2003 200	9 https://hackaday.inot 100% compatable negative edge reset "clock"
aeMB	https://opencor	beta	Shawn Tan	uBlaze	32 32	kintex-7-	3 James Brake	f 1018	6	3	131	## 14.7	1.00 1	.0 128.5	ILX		7 8	aeMB_cor	Y yes					2004 200	9 not 100% compatable
аеМВ	https://opencor		Shawn Tan		32 32		James vivado		434 6	3			1.00 1							N 4G 40				2004 200	9 not 100% compatable
k68	https://opencor		Shawn Tan	68000 RISC			James Brake		6			## 14.7	0.67 4		X	verilog	15 I	k68_cpu	Y yes	N N 4K 40	3 Y		16	2003 200	9 68K binary compatible
dcpu16 nnarm	https://github.co ftp://ftp.gwdg.d		Shawn Tan, Marcus Pe		16 16 32 16		3 James Brake	662	6	1	318	## 14.7	0.67 4	.0 80.4	Х	vhdl & v	5 (	dcpu16_c <sub>l</sub>	Yasm	N N 64K 64	K N 3	/	8	2009 201	2 https://en.wikiped for the 0X10c game 4+ addressing modes, 4 & 5-bit reg /modefiel mentioned at https://en.wikipedia.org/wiki/Amber (processor core), ran afoul of A
wisc-sp13	https://github.c		Shvamal H Anadkat		16 16		1 1									verilog	_		Y	N 64K 64	K N	+	8	2007 201	7 CS 552 term project : functional design of a microprocessor called the WISC-SP13
x32	http://citeseerx		Sijmen Woutersen	forth	32 8		3 James missir	ng defines	6			## 14.7	1.00 1	.0			32 (	core	Y yes	N 4G 40				2006 200	
аар	https://github.c		Simon Cook	RISC	16 16		James Brake		А			## q18.0	0.67 1		1			de0_nano		Y 64K 16			64	2015 201	6 http://www.embe includes Altera project 4 to 64 reg, 24-bit pc, no status reg
аар	https://github.co	stable					4 James Brake	f 10630	4			## q18.0			1			de0_nano		Y 64K 16				2015 201	
a_tiny_up oms8051mini	https://www.qu	uora.com/	Simon Moore, Frankie Simon Teran, Dinesh A	RISC 8051	32 32 8 8		James tiny L	f 1991	A			## q18.0 ## 14.7	0.67 1 0.33 5		х			TinyComp digital cor		N Y 1K 1		3	128	2007 201	1 https://www.cl.ca from Thacker's version, Un Cambridge course
8051	https://opencor		Simon Teran, Jakas	8051	8 8		James area o	1424	645 6			## 14.7 ## v21.1	0.00					oc8051_tc						2000 201	6 8051 core includes several on-chip peripherals, like timers and counters
8051	https://opencor		Simon Teran, Jakas	8051	8 8		3 James tunre		045 6				0.33 4			verilog	32 (	oc8051_tc	Y ves	N 64K 64				2001 201	8051 core includes several on-chip peripherals, like timers and counters
x9	https://github.co				8 9	KIIICK 7	LJames tame	1,11				1111 2417	0.55	3.5	i.D.	system v	24 t	top_level	Y asm	N 256 25		3	16	2016 201	7 9-bit processor: 4:1:4 op-code, RO, R1 fields
ao486_mister	https://github.c	beta	Sorgelig	x86	32 8		James vivad	o defaults	6				1.00 1	.0	1	Y system v	85 a	ao486	Y yes	4G 40	i Y			2020 202	complete 486, SoC configuration mister version of ao 486: reworked with many
aspida	https://opencor		Sotiriou	DLX	32 32		James dated		nitives 6				1.00 1		Х				Y yes	4G 40				2002 200	9 DLX compiled sync version
aspida	https://opencor		Sotiriou		32 32		3 James dated	3586	6		257	## 14.7	1.00 1	.0 71.7	Х			DLX_top		4G 40				2002 200	9 DLX compiled sync version
riscv_kian	https://github.co		splinedrive Stan Drov		32 32		3 James Prof	1033	-	1	107	## 147	0.67	0 44.0	v	verilog			Y yes			+	32	1009 200	1 very simple riscv cpu/soc one single file implementation
bobcat	http://www.e-b		Stan Drey Stanley Frankel	DSP accum	16 24 32 32		3 James Brake	f 1622	6	1	107	## 14.7	0.67 1	.0 44.0	Х		30 l	bobcat_cc LGP-30	V vor	N 64K 64		+	3	1998 200 201	dead web links FPGA version of LGP30 drum computer, also LGP21, RPC4000, 65F02
lgp30 wb4pb	https://www.e-b		Stanley Frankel Stefan Fischer	accum picoBlaze			3 James incom	plete nort	to kcp 6	++	$\vdash$	## 14.7	0.33 3	0		Y vhdl or v	14	nicoblaze	r Iyes wh uart	1N 4K 4	N N	+	3	2010 201	
wb4pb wb4pb	https://opencor		Stefan Fischer				3 Stefan Fische		4			## 14.7		.0 36.2	х			picoblaze_ picoblaze_		Ϋ́	+		$\vdash$	2010 201	3 https://en.wikipeqsoftware addon for picoBlazeSoftwar kcpsm3 only works for Spartan 3
ncore	https://opencor	alpha	Stefan Istvan	accum	16 8	kintex-7-	James Brake	f 223	6		105	## 14.7	0.67 1	0 316.3	Х			nCore	Y	N 128K 64	K 1	6	16	2006 201	8 This is a little-little processor core
eco32f	https://github.c	stable	Stefan Kristiansson	RISC	32 32	kintex-7-	James Brake	f 3845	6	3 4	123	## 14.7	1.00 1	.0 32.1	Х				Y yes	N 512M 256	M Y 6	1	32 6	2014 201	4 pipelined version of the eco32 CPU cache & mmu
or1200mp	https://github.c			OpenRISC	32 32		3 James Brake		6				1.00 1	.0 22.4			104	or1200_tc	Y yes	Y M 4G 40			32	2012 201	2 https://openrisc.ic multiprocessor variant, single core
riscv_rv01_cor	https://opencor		Stefano Tonello	risc-v	32 32	kintex-7-	3 James Brake	f 13997	6	4 62	130	## 14.7	1.00 1	.0 9.3	Х	vhdl	65 r	rv01_selft	Y yes	N 4G 40			32	2015 201	7 all files in one directory two self test tops
j1sc	https://github.co		Steffen Reith		32 16		n control of Con	848				## a19.1	1.00 4	0 32.7			11 j			N 64K 64		0	32	2017 201	J1 reimplemented using Scala/Spinal to generate VHDL or Verilog
riscv_neorv32	https://github.co		Stephan Nolting Stephan Nolting	risc-v RISC	0- 0-	-,	N Stephartl fpg		1160 6	1 -		4-0						neorv32_t					8	2020 202	1 https://opencores very well documented, customiza many perpherals, LUT counts for all varia  ARM thumb like inst set has MMU & full SOC features
atlas_2K atlas_2K	https://opencor		Stephan Nolting	RISC	16 16		James vivade James Brake		1100 0			## 14.7	0.80 1 0.80 1	.0 75.9				ATLAS_2K ATLAS_2K		N Y 64K 64			8	2013 201 2013 201	ARM thumb like inst set has MMU & full SOC features has MMU & full SOC features
atlas core	https://opencor		Stephan Nolting				James vivad		285 6				0.80 1							N Y 64K 64			8	2013 201	5 ARM thumb like inst set non-MMU version
atlas_core	https://opencor	beta	Stephan Nolting				3 James Brake		6	1			0.80 1					ATLAS_CP				0	8	2013 201	ARM thumb like inst set non-MMU version
neo430	https://opencor		Stephan Nolting				Stephan Nol		6	2			0.67 8							N 28K 32			16	2015 202	1 https://github.com/website has detailed resource untiliza minimal configuration
neo430	https://opencor		Stephan Nolting	MSP430			James chang	947	6	2		## 14.7				Y vhdl	19 r	neo430_te	Y yes	N 28K 32			16	2015 202	1 https://github.com edit neo430_sysconfig.vhd to set opti ~8+ clocks for R-R inst
neo430	https://opencor		Stephan Nolting	MSP430			4 Stephan Nol	626	6				0.67 8							N 28K 32			16	2015 202	1 https://github.com website has detailed resource unt minimal configuration
storm_core storm_soc	https://opencor		Stephan Nolting Stephan Nolting	ARM7	32 32		James Brake	f 2312 f 3514	6			## 14.7	1.00 1 1.00 1				16 0	core storm tor	Y yes	N 4G 40				2011 201	4 Storm Core (ARM7 compatible) I & D caches not compiled 5 STORM SoC cache & no peripherals
apple2fpga	http://www.cs.c		Stephen A Edwards	6502	8 8	zu-3e	James vivad	1238	706 6	3 4	195	## v21.1	0.33 4					de2_top	Y yes Y yes	N Y 64K 64			32 0	2007 202	2 emulation of Apple II computer replaced Altera PLL with stub
apple2fpga	http://www.cs.c		Stephen A Edwards	6502	8 8		3 James uncor		6	9			0.33 4						Y yes					2007 202	2 emulation of Apple II computer replaced Altera PLL with stub
raptor16	www.spacewire	stable	Steve Haywood	CISC			James Brake	f 590	6				1.40 2			vhdl	1 1	raptor16		N N 64K 64				2004	8 data & 8 adr regs no multiply, 8 adr modes
plasma	https://opencor	stable	Steve Rhoads	MIPS	32 32				6	3	97	## 14.7	1.00 1	.0 39.5	Х	vhdl	22	plasma	Y yes	N 4G 40	i Y		32	2001 201	6 http://plasmacpu. wide outside use, opencores page has list of related publications
1802-pico-basi	https://github.c		Steve Teal	1802	8 8	24 50	James area o	247	136 6				0.33 12							N 64K 64		2	16	2016 201	
misc16	https://github.co		Steve Teal		16 16		James Brake		78 6			_	0.22 1						Y yes			0		202	1 https://github.com 16-bit minimal CPU, has a single instruction 'mov' & eforth
misc16 mx65	https://github.co	om/Steve	Steve Teal Steve Teal	accum 6502	0 0	zu-3e zu-3e	James Brake		148 6	٠,		## v21.2 ## v21.2	0.22 1 0.33 4		- 1	Y vhdl vhdl		misc_fortl apple1	Y yes	N 64K 64		U		2022 202	1 16-bit minimal CPU which only has a single instruction 'mov' cycle accurate, passes Klaus Dormann 6502 functional tests, has uart
pumpkin	https://github.co	om/Steve	Steve Teal	accum	16 16	zu-se zu-se	James Brake		67 6	+ + - 2		## V21.2						hello_wor				4		2022 202	cycle accurate, passes Maus Dormann 6502 functional tests, has dart  scalable. 16-bit. 16 instruction soft CP LUT RAM inferred (small size)
pumpkin	https://github.co	om/Steve		accum	16 16		James Brake		131 6	1		## v21.2				vhdl			Y asm	N 4K 4				202	scalable, 16-bit, 16 instruction soft CP emulates Myco, forced block RAM
processor-core	https://github.co				32 32		Jannes Brake	250			430		0.07	030		vhdl		myco	Y	N N 4G 40			32	2018 201	8 clean, simple, prob classwork Quartus proj, basic RISC instructions
avr_hp	https://opencor		Strauch Tobias	AVR	8 16		James 2 slot	1554	6		223	## 14.7	0.33 1	.0 47.4	Х		10 a	avr_core_	om yes	N 64K 12		2	32	2010 201	hyper pipelined (eg barrel) AVR
or1200_hp	https://opencor	stable	Strauch Tobias	OpenRISC			Strauc 3 slot	5602	6		185	##	1.00 1	.0 33.1	Х	verilog	39 (	or1200_ic	Y yes	Y M 4G 40			32	2010 201	3 https://openrisc.id 3 slot barrel version of OR1200 numbers from published paper
lc-3			Sudhanshu Gupta	RISC	16 16											vhdl			Y asm	N 64K 64			8	201	
artemis	https://github.co		Sudharshan Sundaram		16 16		James incom			+		## v21.1	1.00 1	-		verilog	9 1	main_test		N 255 4	N 1	8	8	2018 202	0 https://www.your simple, educational uP with decent vi vivado project
cqpic c-nit	http://www002. http://www.c-ni	stable stable	Sumio Morioka Sumit	PIC16 RISC	8 14 16 16	arria-2	James ROM James xilinx		errors A			## q13.1 ## 14.7	0.67 1 0.67 2	.0 44.5	I X	vhdl & v	5 6		Y yes om asm	N Y 256 41 N N 64K 64		,	15	1999 200 2003 200	4 LPM macros 4 RISC with several load/store modes
avr-cpu	https://www.c-m	stable	Sung Hoon Choi	AVR	8 16	zu-3e			- 4	3		## V21.1	0.67 2		^	verilog		avr cou	Y ves	N N 64K 64	K T Z	2	32	2003 200	KISC With several loadystore modes
jane_nn	necps.//gitmub.cs	0.10.0.0	Suresh Devanathan		4 8		3 James Brake		6			## 14.7	0.00	0 81.4	х	vhdl		Processor	. ,	14 0-11 22	2	7	16	2002	neural network microprocessor, specialized registers
mano machine	https://github.c		Susam Pal	accum	16 16		James needs		6			## 14.7	0.67 2			vhdl		microproc	Y	N 4K 4I	N 2	5		2005 201	6 https://en.wikiped.course.project, bidir mem data for XC9572 CPLD, large # of latches
myrisc1	https://github.co			RISC	8 8								0.33 1		-			microproc	Υ	N Y 256 25		6	4	2005 201	6 https://en.wikiped one of several implementations AKA Mano Machine, LPM macros
riscv_rsd			Susumu Mashimo		32 32		Susumu Mas	28166	6		90		1.00 1		ш	system ve			Y yes				32	202	RISC-V out-of-order superscalar proce can be synthesized for small FPGAs
ARC	https://www.syr			ARC	32 16	porprieta	ary	ļI		$\Box$		1	1.		Ш	proprieta			Y yes	4G 40		$\perp$	22	2005	https://www.sync several families each with options for ASIC use, FPGA versions avail
eight_bit_uc	hanne //nish !		Synplicity Syntacore	RISC	8 12		James Signal		nixup 6		$\vdash$	14.7 ## a18.0	0.67 1	.U	Ш			eight_bit_i		N 4G 40		+	32	2000 200	0 part of Amplify documentation
riscv_scr1 riscv_scr1			Syntacore Syntacore		32 32		James Brake	iielu	A	++	+	##   Q18.0	$\vdash$	+	$\vdash$	system v	4/ 5	scr1_top_ scr1_core	r yes	N 4G 40		+	32	2017 201	1 http://syntacore.com
pdp2011	http://pdp2011.		Syrtacore Sytse van Slooten		16 16		3 James Brake	f 5060	6	1	205	## 14.7	0.67 2	0 13.6	IX		3 (		Y yes	Y N 64K 64		0 13	8	2017 202	9 http://pdp2011.sySoC, build files for A&X boards complete impl including orig IO devices
prawn			Tadatoshi Ishii	accum	8 8		¿James missir		6			## 14.7	0.33 3			vhdl	2	prawn	Y yes	N N 4K 4		+		1992	reduced version of parwan from VHDL: Analysis and Modeling of Digital Systems, 19
yacc	https://opencor		Tak Sugawara		32 32	kintex-7-	James map e		6			## 14.7	1.00 1	.0	IX	verilog	10 y	yacc2	Y yes	N 4G 40	i Y			2005 200	derived from, but independent of pla YACC Yet Another CPU CPU
mist1032	https://github.co	errors	Takahiro Ito	RISC	32 32	cyclone-1	1 James altera	33251	4	4 138		## q18.0				verilog	100 r	mist1032is	а	4G 40	6 Y		64	201	5 mist32 uP: inorder version high pin count
mist1032	https://github.c		Takahiro Ito	RISC	32 32		James altera		А	$+\Gamma$		## q18.0	1.00 1		ш			mist1032s		4G 40			64	201	4 mist32 uP: out of order version missing cache_ram_16entry_512bit.v
mist1032	https://github.co	stable	Takahiro Ito	RISC	32 32		James altera		А	4 125		## q18.0						mist32e10		4G 46			64	201	4 mist32 uP: embedded version
mblite forth kf532	https://opencor		Tamar Kranenburg Tarasov Ilia				James Brake		6			## 14.7						core_wb	Y yes	N 4G 40		ь	32	2009 201	7 not all instructions implemented moved everything to work library
mcl51	http://www.mir	stable		8051	8 8		James no *.o Ted Fried	1719 312	6		1/2	## 14./	1.00 1 0.33 8					kf532 mcl51_TO		N N 64K 64		+	$\vdash\vdash$	2013 201 2016 202	no trace of source code on web  https://github.commicro-coded
mcl65	http://www.mir		Ted Fried			atrix-7-3	Ted Fried	252	6			## 14.7								N N 64K 64				2016 202	1 https://github.com/micro-coded 1 https://github.com/microcoded, cycle exact excellent micro-coding LUT counts
mcl65	http://www.mic		Ted Fried	6502	8 8	kintex-7-	James insert		6		196	## 14.7	0.33 4	0 49.6	X	verilog	1 1	mcl65	Y yes	N N 64K 64	K Y	+		2017 202	1 microcoded, cycle exact excellent micro-coding LUT counts
mcl86	https://github.co						Ted Fried	308	6		180					verilog		EU	Y yes	N N 1M 1	ИΥ			2016 202	
xtensa	https://ip.caden	proprieta	tensilica/cadence	RISC	16 16,2	2 proprieta	ary									proprieta				4G 40	3		32 5,7		ch 8, Processor De upward compatible family, sliding reg ASIC usage, TIE tool generates RTL & software

Martin   M	_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz nst sz	FPGA	repor com	LUTs ALUT	Dff 5	£ blk	F max	g tool	MIPS clk	s/ KIPS	ven		#src	top file	tooi G chai		max b		adr mod r	# pip	start las	secondary web note worthy	comments
Martine Martin Martine Martine Martine Martine Martine Martine Martine Martine		· ·	om/T-hea	T-Head Semiconductor		32 32		ter ento	ALU.			mux	- 10.	,sc	50 /20.	uo.				V vos	P				U lon	,		06-and-c010 docs in Chinese many many large
Column							kintey-7-3	lames incom	nlete sou	rce cod 6			14.7	0.67	1.0	+				1 yes					8			oo-and-0910, does in chinese, many many harg
Column   C		https://github.c	om/flamir	Theo Hussey				Sames incom	ipiete soul	ree cou			14.7	0.07	1.0	1		5	i1vh	Y forth			20		0			altera block RAM
Column							1											7	lionsysten				Y		8			
Mathematical Property   Math	lion	https://github.c	om/lliont/				1									T	Y vhdl						Υ		8			
See	lion	https://github.c	om/lliont/	Theodoulos Liontakis	RISC	16										1	Y vhdl						Υ		8		https://hackaday.icustom.gaming CPU, mem segments	software in C#, has BASIC
See	p-vex	https://github.c	om/tvana:	Thijs van As	VLIW	32 ##	kintex-7-3	James bypas	1660	6	1	233	## 14.7	1.00	1.0 140.1	ı		26	system				73		32 4		http://www.vliw.c 1, 2 or 4 issue VLIW, uses HP VEX too	probable degeneracy, LUT RAM for program r
S. Amerika M. A. M	free_risc8	https://web.arc	stable	Thomas Coonan						6		142	## 14.7	0.33	1.0 132.2	2 X	verilog			Y yes	N 256	4K	Υ			2002 201		
The contact of the co	eric5	http://www.ent	proprietar	Thomas Entner	forth	9 8	cyclone-4	entner-elect	r 110	4	opt	60		0.42	1.0 229.3	L I	proprie	etary			512					2005 201	25 MIPS: ERIC5xs, ERIC5Q	
The first property of the prop	riscv_bonfire	https://github.c	vado proje	Thomas Hornschuh				James Brake	field	6			## 14.7	1.00	1.0		vhdl		bonfire_c	Y yes	4G	4G	Υ		32	201	http://bonfirecpu.vivado project, based on lxp32	comingled lxp32 & RISCv; poorly organized git
March   Control   Contro	pet_fpga	https://github.c	stable	Thomas Skibo	6502	8 8	kintex-7-3	James Brake		6				0.33					cpu6502	Y yes			Υ					
The second control and the property of the pro	aquarius	https://opencor								1384 6						_							Υ					
Company   April   Principal   April	aquarius	https://opencor								6								21	top	Y yes			Υ					
Service Servic	mcpu	https://opencor								6													Y 4				https://github.com	
See		https://github.c				-	kintex-7-3	James Brake	f 617	6	4	247	## 14.7	0.67	1.0 268.5	5 X				asm			26					
See		https://github.c					3	<u> </u>								٠				Υ			47		8			
The Mark 19 1, 19		https://opencor	0.10.0																				Y					,
See		https://opencor						James Brake	1 2331	6		44	## 14./	0.67	4.0 3.2	2 X			TG68_fast	Y yes	N N 4G	4G	Y					6
Application		http://www.clo							0 255			454	"" 447	0.22	20 74						N V 256	214	.,		16			
Mary   Control		https://web.arc								6	H .												Y		_			
The material process of the process								: James Brake	1 328	ь	1	165	## 14.7	0.33	1.0 166.	L X			ріссри	Y yes	N Y 256	4K	Y		_	1999		
Service Manufacture of the Computation of the Compu		https://www.mp			rortn	16 16	2		1		+-					1				v	N	-+	_	$\vdash$	-	2002 200		
Segment Transformation   Teach Print   Teach		https://opencor			rice	22 22	kintov 7	I lamos missis	ng filos		++		## 14.7	1.00	1.0	+			1	Vivos	N AC	4G	v	++	22	2003 200	confidence to VHDL	er state space Processor
Mary   Control   West   Property   West   Property   West   Wes		https://github.co	00.							-	9 10					,					V V 160	160	V 250				ottos://en.wikiner.clone.of.Kouthle.MAMIV	micro-coded
See No. 1985. Se	ıpganınılıx vari	https://github.c								A										ryes			1 256			2000 201	subset of MIDS 93000	micro-coueu
March   1966	varvi	https://github.c																		V voc			-					simple implementation of PISC-V
Seg. 450, 1900, 19		www.cs.ucr.od								- 0						, ^	verilog	7	i8051 all	y yes	N N SAV		v	+	JE 3			simple implementation of Nisc-v
The property of the property o										- 0								6	i8051_all	V yes	N 64V		v	+	+			Embedded System Design: A Unified Hardwar
Exchange 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		http://wassu.mc								- 0	++++							12	CDUD1_dll	yes				$\vdash$	32			high number of DEF
Second   Part		https://github.c						James brake	1004			200	HH 14.7	1.00	1.0 125	^				V voc		_	v		32			
Section 1.		https://opencor	,					S James Brake	f 1/112	6	1 3	31	## 14.7	0.33	10 15	2 V							v					
See Colors		https://opencor								6	1 3												Ÿ		_			
Sex parts   1		https://github.c		,				Somes Brake	1 1405			103	24.7	0.55	3.0 24.0	<del>'   ^</del>		1 33	top_ucr				y 45		32	2010 201		
Simple Continue of the Continu		https://github.c					,									1		+										01
Sex According Se	vscale	https://github.c					kintex-7-3	James Brake	f 3072	6		127	## 14.7	1.00 1	1.0 41.2	2 X		23								2016 201		depreciated: not up to date (risc-v)
1.00   1.00		https://github.c														Ť		1				4G	Υ					
Horse   Third   Property   And State   A	m32632	https://opencor	stable	Udo Moeller	N32032			James Brake	f 10167	6	19 16	83	## 14.7	1.00 1	1.0 8.2	2 IX		18	example	Y ves	Y Y 4G	4G	Y 200				http://cpu-ns32k.net/	21.97 VAX Mips at 50MHz (Cyclone IV)
Minor   December   Process   Proce	68hc05	https://opencor	stable	Ulrich Riedel	6805	8 8	zu-3e	James vivade	1106	117 6		485	## v21.1	0.33	4.0 36.2	2 X		1	6805	yes	N N 64K	64K	Υ					
Internal Control   Internal Co	68hc05	https://opencor	stable	Ulrich Riedel	6805	8 8	kintex-7-3	James Brake	f 1112	6		300	## 14.7	0.33	4.0 22.2	2 X	vhdl	1	6805	yes	N N 64K	64K	Υ			2007 200		·
	68hc08	https://opencor	stable	Ulrich Riedel					1875	128 6								1	x68ur08	yes	N N 64K	64K	Υ			2007 200		68c05 & 68c08 very different Fmax
Installation   Processing   P	68hc08	https://opencor	stable	Ulrich Riedel	6808	8 8	kintex-7-3	James Brake	f 2290	6		101	## 14.7	0.33	4.0 3.6			1	x68ur08	yes	N N 64K	64K	Υ					
Minus   Minu	tiny64	https://opencor	stable	Ulrich Riedel	RISC	32 32	kintex-7-3	James Brake	f 874	6		189	## 14.7	1.00	2.0 107.9	X	vhdl	6	tinyx		64K	64K	14		8	2004 200	data size from 32 to 64 bits	micro-coded sub-ops
Installation   Inst	tiny8	https://opencor	altera dsg	Ulrich Riedel			arria-2																Υ	2	56		Altera megafunctions	
No. piece   Marting processed   Marting proc	altor32	https://opencor	0.00.0									192	## 14.7	1.00	1.0 76.8	3 ILX	verilog	16	altor32									
State   Part   State	altor32_lite	https://opencor			OpenRISC	32 32	kintex-7-3	James Brake	f 1928	6		236	## 14.7	1.00	2.0 61.3	3 ILX	verilog	7	altor32	Y yes	N Y 4G						https://openrisc.ic	xilinx S3 primitives
## 14   Part   P							2																Υ					
### 1882   Page   Market   Mar		https://github.c	John y dittrac				2																Υ				https://opencores Simple, small, multi-cycle 32-bit RISC-	V CPU implementation
weet32 https://generous alpha Volentin Angelousia Minis 32 is finites 7-3 man Beaket 1797 6 is 1 2 is 86 is 124 is 10 is 1 1 2 is 86 is 12 is 10 is 1 2 is 86 is 1 2 is 10 is 1 2 is 86 is 1 2 is 10 is 1 2 is 86 is 1 2 is		https://opencor								6																		
Marge   Marg		https://opencor								6								2	Sweet32_	Y yes	N N 4G		Y 26					
gad up 41, 12 thts://www.fag errors. Van Loi Le setzum 8 1 22 interez-7-3 amende Generate design 6 6		https://opencor						James Brake	1/9/	6				1.00	1.0 103.	L X	Y vhdl	28	sweet32_	Y yes							targets MACHXO2, DDR RAM	clock divider to Sweet32_v1_core
gade first. 5 filters / James degenerate design 6   1.0   1.		https://opencor										116				3 X						4G	Y 26		16			
ggad Filter   September   Sept		http://www.fpg														1												
pged, Birth, Views, Light State   Van. Lot   e accum   8   8   Marter > 3 ames tarker   2559   6   1   200 fet   4.7   0.31   3.0   8.3   1   1.7   1.							kintex-/-:	James deger	nerate des	ign 6						+							13					
Paged   might   migh		neep.// www.ipg																					Υ 40		32 5			
Paged   Implication   Paged																							1 10	+	0			
Second   Continue		http://www.fpg								6	+	200	## 14./	0.67	1.0 405 4	X	verilog						13					
Story   Processing   Story   Story   Processing   Story   Processing   Story   Processing   Story		https://www.ipg			NISC					- 6	+ + -							- 6	compute-	N			v   8	+ +			educational, no block KAIVI interred	
Second   Instruction   Instr					risc-v			James moun	200		$++^{1}$	200	## 14./	0.33	J.U 13/.	<u> </u>	viiul	+ 0	computer	V voc			V 4E	++			ottos://opencores six implementiations of rice v	
http://wetcorbics stable   vetcorbics stable		https://dithub.c						vectorblov	1082	Α.	1 3	244	## 1/17	0.08	10 221 0	1	yhdi	12	orca	y yes			r 45					
pu basic https://github.com/wholif/ wholf   x86   8   cyclone-4   wholf   x85   x8   x8   cyclone-4   wholf   x85   x8   x8   x8   x8   x8   x8   x		http://yectorble								- A	64 91								JICE	y yes	. 40	70		+	J.E.			-
Intersection of the property o		https://github.c								- 10	4 81	1/3	111.2	1.00	J.1 33	1			ton	v	N 64v	64¥	y 26	+	16			
Ingle-cyc-cpu Intps://github.c mature Victor A Pajaro MIPS 32 32	grisc32	https://opencor								Δ	4	144	## 013 1	1.00	1.0 46	1	_			Y ves			Y 20					
## No.		https://githuh.c					2		50.5	- +	+ +		415.1			Ė	-,						Y				1 1 1 1	1 111
Post	r8-core			,			;		1 1	— t						1		1/1	r8 uc	Y asm	N 64K		N 35			201		
https://pithub.com/Maids/ Validislaw Milejnecký risc 32 32   32   m   minimal accumulator machine   147   175		THE PERSON NAMED IN COLUMN NAM							1 1	— <del> </del>	+	$\vdash$			-	1		+					33	+				
https://feithub.com/validis/legithub.com/validis/	tisc	https://openco.			_			lames Brake	f 10c	-		27	## 1/17	0.33	10 147	X		1		, , , c 3			v	+	2			
tapchip         https://github.c         stable         Vuony Nguyen         MIPS         32         22 cyclone-5 James Brakef         31331         A         43         578         100         ## (18.0         1.00         1.0         3.2         I v bdl         53         ztachip         Local Seal Seal Seal Seal Seal Seal Seal Se	mark ii	https://github.a					KIIILEX-/-:	- James Brake	123	- 10	++	0/	14./	0.33	14/			+ -		V voc			N					
Tapchip   https://gethub.c   stable   Vuony Nguyen   MIPS   32   32   Vuony Nguyen   MIPS   Maker Mueller   PDF11   16   16   Nitrex-7-; James Brakef   160   6   1   147   ## 14.7   1.00   1.0   V   V   V   V   V   V   V   V   V		https://github.c					cvclone =	James Brake	f 31221	Α.	43 570	100	## 619.0	1.00	10 2			52		yes	· IOIVI	TOIVI	14	+	-0		.,	
Mart		https://github.c						James Brake	. 51331	P	73 3/8	100								$\vdash$		$\rightarrow$	-+	+	+			
https://github.c simulation   Warren Seto   AA64   64   32   kintex-7-3   James Brakefield   6   7   10   10   10   10   10   10   10		https://gitridb.co						I lamas Bart	1700	-	1 .	147						33	ztacnip	V	N N ASS	45.4	v	12				
Egy8   https://github.c   stable   Warren Seto   AA64   64   32   kintex-7-3   Immes Brakef   731   6   2   137   ## 14.7   1.00   1.0   1.05   X   B   verilog   2   arm_cpu   V ves   N   46   46   V   10   32   2018   2019   coursework,   imited ISA, 3 versions   pipelined, inst: LDUR, STUR, ADD, SUB, ORRA, ND, CBZ, arm_cpu   V ves   N   46   46   V   10   32   2018   2019   coursework,   imited ISA, 3 versions   pipelined, inst: LDUR, STUR, ADD, SUB, ORRA, ND, CBZ, arm_cpu   V ves   N   46   46   V   10   32   2018   2019   coursework,   imited ISA, 3 versions   inst: LDUR, STUR, ADD, SUB, ORRA, ND, CBZ, arm_cpu   V ves   N   N   64K   64K   N   V   10   32   2018   2019   coursework,   imited ISA, 3 versions   inst: LDUR, STUR, ADD, SUB, ORRA, ND, CBZ, arm_cpu   V ves   N   N   64K   64K   N   V   10   32   2018   2019   coursework,   imited ISA, 3 versions   inst: LDUR, STUR, ADD, SUB, ORRA, ND, CBZ, arm_cpu   V ves   N   N   64K   64K   N   V   V   V   V   V   V   V   V   V		https://opencor								6						-		118	habit_co	r yes					22		,	
Stable   Warren Seto   AA64   64   32   kintex-7-2   James Brakef   848   6   2   137   ##   14.7   1.00   1.0   15.50   X   8   verilog   2   arm_cpu   Y ves   N   46   46   Y   10   32   2018   2019   coursework, limited ISA, 3 verilog   32   arm_cpu   Y ves   N   46   46   Y   10   32   2018   2019   coursework, limited ISA, 3 verilog   34   arm_cpu   Y ves   N   46   46   Y   10   32   2018   2019   coursework, limited ISA, 3 verilog   34   arm_cpu   Y ves   N   46   46   Y   10   32   2018   2019   coursework, limited ISA, 3 verilog   34   arm_cpu   Y ves   N   N   64   64   Y   10   32   2018   2019   coursework, limited ISA, 3 verilog   34   arm_cpu   Y ves   N   N   64   64   Y   10   32   2018   2019   coursework, limited ISA, 3 verilog   34   arm_cpu   Y ves   N   N   64   64   Y   10   32   2018   2019   coursework, limited ISA, 3 verilog   34   arm_cpu   Y ves   N   N   64   64   Y   10   32   2018   2019   coursework, limited ISA, 3 verilog   34   arm_cpu   Y ves   N   N   64   64   Y   10   32   2018   2019   coursework, limited ISA, 3 verilog   34   arm_cpu   Y ves   N   N   64   64   Y   10   32   2018   2019   coursework, limited ISA, 3 verilog   34   arm_cpu   Y ves   N   N   64   64   Y   10   32   2018   2019   coursework, limited ISA, 3 verilog   34   arm_cpu   Y ves   N   N   64   64   Y   10   32   2018   2019   coursework, limited ISA, 3 verilog   34   arm_cpu   Y ves   N   N   64   64   Y   V   V   V   V   V   V   V   V   V		https://gitnub.co								6	-	_											_		_			
Code_cpu		nttps://github.c	0.10-0.0			0. 0-				6		-0.				-					N 4G							
Perfolg by   https://hackada   alpha   Wenting Zhang   SM83   8   8   <b>zu-3e</b>   James   Ward   2415   1601   6   4   238   ##   V21.1   0.33   3.0   10.8   X   V   verilog   22   boy   V   verilog   36   V   V   verilog   23   V   V   verilog   24   V   verilog   25   veril		nttps://github.co			_					6		-								r yes							coursework, limited ISA, 3 versions	
https://hackada alpha Wenting Zhang risc-v 8 8 8 <b>zu-3e</b> James fiviends 872 608 6 9 131 ## V21.1 1.00 3.0 119.5 X verilog 36 vbh Y lyes N N 64K 64K Y 9 2019 https://github.com/ Game Boy in Verilog, both CPU (5M83 uses risc-v picorv32 core page 1 https://github.com/ Long Page 1 https://github.com/ Long Page 1 https://github.com/ Long Page 2		http://minnie.tu								-														$\vdash$	16		West Hort Land Court Bank and the Court Bank and th	
https://github.c  stable   Wesley W. Terpstra   RISC   32   32   ZVCIDIO-E-SWeslellarges   8540   A   1.25   q.15.0   1.00   0.5   29.3   I   vhd		https://hackada												0.00										$\vdash$	_			
iscv_swerv https://github.cl untested Western Digital riscv 32 32 \(\frac{7}{2}\) to tested with the first of		nups://nackada							9 9.2	608 6	++								von	r yes	N N 64K	64K	Y	$\vdash$	22		icups://github.com/Game Boy in Verilog, both CPU (SM83	uses riscv_picorv32 core
Core   https://open.cor   stable   Whitewill   MIPS   32   32   kintex-7-3   James Brakef   2469   6   1   231   ##   14.7   1.00   1.0   93.5   X   verilog   25   ucore   Y   yes   N   4G   4G   Y   32   6   2005   2010   MMU & caches		nups://github.co						wesie larges	8540	A	4		q15.0			) I	vhdl			V		40				2013 201		
Interview   Inte		nttps://github.co			risc-v	32 32	2CU102	weste high l	30128							1	system	verilo	og	y yes					32	2019 202		risc-v Soc for fpga, riscv_swerv_eh1_fpga now
out.ou   inttp://yowerloug statute   with sowerhouts   zou   o   o   spartani-optames constri 2508   b   15   35   ##   14.7   U.35   3.U   4.U   X     yrid   25   top_level  1   yes   n   n   based on Uaniel Wallner's 180, for Papillio Pro board		ntcps://opencor															verilog	25	ucore	r yes	N 4G	4G	Y	+				sillia Dan hanad
	SUCZBU	nttp://sowerbut	stable	vviii 50Werbutts	280	1818	spartan-6	plames const	2568	1 6	15	93	## 14./	0.33	o.∪  4.0	X	vnal	25	rop_ievel	r yes	N N 64K	04K	1	$\vdash$		2013 201	pased on Daniel Wallner's 180, for Pa	pililo Pro poard

uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz nst sz	FPGA	repo		LUTs ALUT	Dff 5	-	lk F im ma	date	tool ver		ks/ KIF				top file	op ch	nai fltg	Hav-da		byte adrs	# adr	r # d reg	6	last revis	secondary web link	note worthy	comments
smacELF	https://hackada	stable	Winston Lowe	1802	8 8										0.33	1.0	Х	scala	8	topleve	Ylası	m N	N 64	1K 64k	Y	100	16	100	2020	https://hackaday.	AKA COSMAC ELF of 1976	instructions on using Scala
bitcou	https://github.o	simulation	Winston Van	risc	16 16							_					1	vhdl	19	9 top	Y	N	1	K 1K	N	16			2020		Custom 16 bit CPU and datapath in	/HDL inspired by RISC-V
ka-III	http://www.ex	beta	Wolfgang Forster	68000	16 16	arria-2	Jame	s Brake	7388	A			55 ##	a13.1	0.67	4.0 1	.3 1	vhdl	11	1 wf68k00	ir Y ve	s N	N 4	G 4G	Υ		16	2003	2013		for use as an Atari ST	1
nberg	https://github.o		Wolfgang Puffitsch	VLIW	32 32	cvclone	-4 Jame	s Braket	37459	4	25	54	43 ##	q13.1	1.00	1.0 1	.1	vhdl	57	7 core	Y ye	s Y			ΙY		32	4 2011		http://www2.imm	upto 4 inst/clock	LPM mem & floating point
rca	https://openco		Wolfgang Puffitsch	RISC	16 16	arria-2		s Braket		A						6.0 10	.0 1	vhdl	40	marca	Y	N				75	16	4 2007			serial multiply & divide	clks/inst is approx
ck	https://github.o			accum	16 16		Wul	la not co	267	4		4					L	verile	og 22	2 hack	Y	N	Y 32	2K 32k	( N		2		2020	https://www.nane	CPU used to run Tetris	book: Elements of Computing Systems
n eater up	https://github.o	om/letSta	Xarki abs	accum	8 8													vhdl	38	3 comput	r Y ası	m N	25	6 16	Υ			2015	2019	https://eater.net/	Ben Eater's 8-bit breadboard compu	ter
lk soc	https://openco	mature	Xianfeng Zeng	OpenRISC	32 32	arria-2	Jame	s syntax	errors	6			##	a18.0	1.00	1.0	1	Y verile		4 or1k so			4	G 4G	Y		32	2009		https://openrisc.io	SoC using OpenRISC 1200	huge tar file
roblaze	https://www.xi	broprietar	Xilinx	uBlaze	32 32	virtex u	ltr Xilin		563	6		1 6	82 ##		1.03	1.0 ###	## X	prop	rietary		Y ve	s opt			Υ	86	32	3 2002		https://en.wikiped		70 configuration options, MMU option
roblaze	https://www.xi	broprietar	Xilinx	uBlaze	32 32		7 Xilinx		546	6		1 3	20		1.03	1.0 603	.7 X	prop	rietary		Y ye			G 4G	Υ	86	32	3 2002				70 configuration options, MMU option
up/aizup m	instruct1.cit.com			RISC	8 16	arria-2		s Braket		A		2	98 ##	q13.1		2.0 205				CDU	11,5	N	_			16	4	1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
up/aizup ov	instruct1.cit.com	stable	Yamin Li, Wanming Ch	RISC	8 16	kintex-7	7-3 Jame	s Braket	138	6			18 ##		0.17	3.0 128	.3 IX	vhdl	1	cpu	ası	m N	N 64	1K 64k	( Y	16	4	1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
up/aizup pi	instruct1.cit.com	stable	Yamin Li, Wanming Ch		8 16			s Braket		6			75 ##			2.0 157				cpu	ası					16	4	1996			used in Cornell EE475 course	MIPS/inst reduced due to few inst
up/aizup se					8 16			s Brake		6			13 ##			8.0 48				CDU	ası		N 64			16	4	1996			used in Cornell EE475 course	MIPS/inst reduced due to few inst
ec8	https://hackada	0.10.0.0	Yann Guidon	risc	8 16				-50				7				+	vhdl	Ť	1-1-	1133	N	25		· · ·	20	8	2017		https://hackaday.	educational uP with front panel	front panel: one button per op-code
ep	https://hackada		Yann Guidon	RISC	16 32	kintex-7	7-3 Jame	es reduc	632	6	+	2	15 ##	114.7	1.00	2.0 170	.0 A		3	microYA	F! Y ası		N 2			51	16	2005		www.youtube.com	JavaScript generated VHDL, revision	
icemico32	http://www.lat			LM32	32 32	arria 2		s Braket		A						1.0 55				4 lm32_cr			Y 4			31	32	6 2006			optional data & inst caches	Diamond3.10; see lm32 & misoc folder
icemico32	http://www.lat	stable		LM32	32 32	ECP3		ce Semio		4			15	q25.2		1.0 38				4 lm32 cr					-		32	6 2006		https://en.wikiped	optional data & inst caches	Diamond3.10; see Im32 & misoc folder
1	https://openco	r alpha	Yann Vernier	PDP1	18 18			s Braket		4			38 ##	14.7		0.0	.0 X			5 top	Y ye					28	32	2011		http://pdp-1.com	PDP-1 descended from MIT TX-0	uses Minimal UART from opencores
mcu	https://openco		Yap Zi He	AVR	8 16	arria-2			parameter			0 1.				1.0	.U A	vhdl		v riscm			Y 12			92	16	3 2002		http://pup-1.com	thesis	added 5 inst to AVR
s-cpu2	https://github.c		Yash Bhutwala	MIPS	32 32	airia-2	Janne	.3 LI 1VI F	arameter	CITOIS 4	+++	_		q10.0	0.55	1.0	-	verile		v_H3CHI	Y ve		4			J2	32	2016			Pipelined CPU, course project, actua	
ticvcle risc	https://github.c			RISC	16 16	lainean 7	7 7 10 00 0	n Denleni	1470	6	++	-	13 ##	14.7	0.67	1.0 97	.0 X			2 risc15	Y	S IN	64			15	8	2015			multi-cycle IIT-B-RISC15 ISA	developed on Altera, course project
cpu	https://github.o		Yichun Ma	RISC					primitive				13 ##			1.0 9/	.U A			sc com		N N	41			15	32	2015			learning, pipeline uP	developed on Altera, course project
	https://github.o	stable	Yichun Ma	RISC	32 32	arria-2		s Braket		A		2				1.0 40	_			sc_com		N N					32	2016			0.11	
-cpu	necps.//Brendo.c					dffid-2	Jame	es brake	1439	А	++	2	36 ##	Q16.U	1.00	1.0 40	_				Y ye					_	32			https://hackaday.	learning, single cycle uP	
a			Yuichi Nishiwaki	risc	32 32 16 16						+++		_		0.67	2.0	X			1 top	Y ye					22	8		2015	nttps://nackaday.	ray-tracing in OCaml, custom CPU, c	
ı-16	https://openco					12.00	7 5 1	D. I.	457	-	+	_	25 ""	44.7		3.0	- I	verile		cpu16	- V	N				32	8	2019		2. 1. 2	no LUT RAM, uses block RAM	Altera register file
wan		stable	Zainalabedin Navabi	accum	0 0	kintex-7				6			35 ##			4.0 228				5 par_bel	- /	_					+	1995				of AKA cpu8, both vhdl & verilog versions
rwan				accum	8 8			s Brake				_	76 ##			4.0 38	.8 X			parwan	Y ye	s N					+ -	1995		2nd uP in director		of AKA cpu8, both vhdl & verilog versions
50			Ze Long	CISC	8 8					blockin 6			##			3.0		verile		w450			25			8	4	3 2012			appears to be class project	3 versions of w450, used latest, patche
:86	https://openco		Zeus Marmolejo	x86	16 8	kintex-/	/-: Jame	s Brake	3642	6	1		68 ##	14.7	0.67	2.0	.2 X			2 fpga_ze			1	_		_	+	2008	-		equivalent to 80186, boots MS-DOS	
_180x	https://github.o			1802	8 8													Y vhdl		CDP180			64			100	16		2020	https://hackaday.	ucoded 1802 using mcc ucode comp	
_emz1001	https://github.o			S2000		spartan	3 Zolta	n Pekic	1022	344 4			##	14.7	0.16		Х	Y vhdl		5 EMZ100		_	_			59			2022	https://hackaday.		ic no block ram? Picture of original chip
0800	https://github.o	stable	Zoltan Pekic	TMS0800														vhdl	26	5 sys0800	Y ye	s N	Y 1	2 512	2			2019		https://hackaday.	calculator chip, both TI Datamath ar	d 256x52 micro code
9080	https://github.o	stable	Zoltan Pekic	8080	8 8													vhdl	15	sys9080	Y ye	s N	N 64	1K 64k	Y			2017		https://opencores	8-bit 8080 CPU based on 29XX bit-sl	ce series of devices AMD 1978 51 pge ap
nlib	http://temlib.or	stable		SPARC	32 32	kintex-7	7-3 Jame	s Braket	2579	6		32 1	11 ##	14.7	1.00	1.0 43	.1 X	vhdl	48	mcu_sir	nple	Υ	N 4	G 4G	Υ		64	2013	2015		copywrite: experimental use	has caches
nlib	http://temlib.or	stable		SPARC	32 32	kintex-7	7-3 Jame	s Braket	3730	6	5	1	11 ##	14.7	1.00	1.0 29	.8 X	vhdl	48	fpu_sim	ple	Υ	N 4	G 4G	Υ		64	2013	2015		copywrite: experimental use	options for fltg-pt, pipeline, mul & div
_cpu	https://electror	untested		accum	8 8													vhdl				N	3	2 32	Υ	8			2017			
r	https://github.o	errors		lisp		kintex-7	7-3 Jame	es missir	ng files	6			##	14.7	0.33	1.0		vhdl	25	5 leval								2010	2010		IGOR - A microprogrammed LISP ma	c two versions, spartan3 LUT4
re_pi	https://github.o	stable		SH2	32 16								1					Y vhdl	45	5 сри	Y ye	s	4	G 4G	Y		16	2014	2020	https://www.cnx-	different from jcore_aka_sh2, scher	
v humming	https://github.o	stable		risc-v		kintex-7	7-3 Jame	s too m	any los	6			##	14.7	1.00	1.0		verile		1 e203 cr			4				32	2016			e200 has opensource	also have a chip
v hummins	https://github.o			risc-v	32 32				14119	6		32	62 ##				.4 X		_	1 e203 sc			4		Y		32	2016			e200 has opensource	also have a chip
v humming	https://github.o			risc-v	32 32	1	1		1				1				T	verile		1	Y ye						32	2017			AKA e200, Chinese	software tools take 80MB
	https://hackada	errors		RISC	16 24	kintex-7	7-3 Jame	es replac	e Altera F	RAM wit 6			$\top$	14.7	0.67	1.0	1			1	11		T	<u> </u>	1 1			2016			runs on Cyclone IV	
	https://hackada	errors		RISC	16 24	zu-2e	-	es area o		6		1	##	v20.1	0.67	1.0	Ti	verile	_		$\pm$	-1-					1	2016			runs on Cyclone IV	
	https://hackada	stable		RISC	16 24	cvclone				4	1	12	62 ##	q17.0		1.0 27	.4		-0	top a2z	$\pm$	-1-					+	2016				
alcpu	https://openco					.,				6				14.7		3.0 71				) cpu	+	N		_	+ +	_	16	2007			data width 12 bits and up, no data n	nemory
gle cyc mig			nt.com/2017/01/verilog	MIPS	16 16	KIIIICK-7	, spanie	J. ake	223	- 1	+ ++		13 1111	2-7.7	0.55	5.0 7.	^	verile		single o	vc mins		64	1K 64k	<del>.    </del>	-	10	2007	2003	https://www.fpga	4student.com/p/verilog-project.htm	icino,
tant-soc	https://www.fp	stable	L.CO.III ZOIT / OIT VEHIOR	risc-v	32 32	<del>                                     </del>	-	+			++	-	+	$\vdash$			-1-	vhdl	75   4	Jingie_C	, c_1111ps	NI.	41				32	2020	2022			<ul> <li>I</li> <li>perpherials, unused instructions omitte</li> </ul>
v sifive	https://www.si	f asic		risc-v	32 32	<b>-</b>	+	+			++	-	+	$\vdash$	_		+		rietary	+	Y ye	s N				_	32	2020	2022	https://github.com	ASIC IP house. 32-bit "freedom" con	
						1	-	+	$\vdash$		++	-1-	+	$\vdash$		_				+					Y	_	32	_				
cv_sifive	https://www.si	f asic		risc-v	64 32	<del>                                     </del>	-	+	$\vdash$		++		+	$\vdash$		_		prop	rietary	+	Y ye	5 N	41	G 4G	Y	_	32	_		https://www.sifiv	ASIC IP house, 64-bit "freedom" con	riee Artix-/ Ditstream
	I			1	1 1		- 1	1	1		1 1	- 1	1	ı I		- 1		1 1	- 1		1 1	- 1	1 1	- 1	1 1		1 1	- 1				

	115 # usable(beta, st	1	25	88	254	blank	229	#	520	#	13	426 Verilog	400
	50 "B" or "X" of lim	1		939	691	a						684 vhdl	367
MIPS/	MHz Pro-rating for data siz	e:			83	zu-3e						sys verilog	55
1-bit	0.04		16-bit	0.67	64-bit		2.00					proprietary	36
4-bit	0.17		24-bit	0.80	Silicon Area equivalents						scala	12	
8-bit	0.33		32-bit	1.00	LUTS/DS	P48	16:1					schematic	19
12-bit	0.40		48-bit	1.50	LUTS/BI	ock RAM	32:1						
Under	the assumption that the co	re is ca	apable of one instu	ction per clock									

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_uP_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp

asm 135 Web page DMIPS p en.wikipedia.org/wiki/Instructions\_per community.freesc www.eembc.org/coremark/index.php
forth 10 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/instructions\_per\_second

/5	_paper_only
60	educational
25	_weak_start
8	_up_cores
5	in limbo
10	planning
52	simulation
573	main+sim
521	net main
644	total

353	VHDL
399	Verilog
51	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
36	proprietary
13	other
4	Schematics
877	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)

_uP_all_soft opencores or folder prmary link	or status author style style clone style c	yte
date	date of compile, place & route; serves to identify source version	
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number	
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors	
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP	
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality	
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado	
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)	
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc	
# src files	number of source files for compile, place, route & timing; includes test benches	
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here	
doc	is documentation provided?	
tool chain	is there a compiler or assembler provided or available	
fltg pt	does the compile, place, route & timing run include floating point?	
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)	
max data	maximum data address	
max inst	maximum instruction address	
byte adrs	is byte addressing provided	
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective	
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++,indir; (indir), (indir++), (indir), (indexed), abs-short/direct page, scaled	
# reg	number of registers in register file	
pipe len	number of pipeline stages	
start year	year of first design activity	
last revis	last year for revisions or web page updates	
secondary web link	secondary web address	
note worthy	anything special about the design	

note worthy

comments