LuP\_all\_soft opencores or folder primary link status author status autho

Small soft core uP Inventory

©2021 James Brakefield

Opencore and other soft core processors

Transaction of the state of the		_									1 1		I I			
	1 Jay Jaeger 1401	6	6x	4403	-	242	0.22 4.0	42.4 111/	vhdl	700 Y	N	16K 1	6K Y		2019 20	21 https://www.com/superset of IBM1401, gate level vhdl, was student at UW
8051 https://opencor alpha 8051 https://opencor alpha	Simon Teran, Jakas 8051	8	8 <b>zu-2e</b> 8 kintey-7	James area o 1482 3 James tunred 1744	6	242 ## v20.1 111 ## 14.7		13.4 ILX 5.3 ILX		32 oc8051_td Y y		64K 6			2001 20	
8051 <a href="https://opencor">https://opencor</a> alpha 16bit processe <a href="https://github.com/prane-">https://github.com/prane-</a>	Simon Teran, Jakas 8051 Md Badiuzzaman Pran MIPS	16		3 James tunred 1744	b 1	111 ## 14.7	0.33 4.0	5.3 ILX	verilog	32 oc8051_td Y y	yes in	64K 6	4K Y		2001 20	
1802-pico-basi https://github.com/pra	Steve Teal 1802		8 zu-2e	James area o 241		427 ## v20.1	0.33 12.0	48.8 LX	vhdl	6 pico_basic Y y	ves N	64K 6	AV V	52 1		
24bit_up https://github.c/ alpha	Harshal Mittal RISC		24 zu-2e	James area o 3453	6 1	187 ## v20.1		43.2 X		17 processor			5M N			
32-bit MIPS	Cairo University MIPS	32		James very very slow	6 1	## v20.1		43.2 A	vhdl	18 mips_mod Y y		4G 4		3		
6809_6309 https://opencor beta	Alejandro Paz Schmidt 6809	8	8 zynq+	James fmax s 1676	6	323 ## v18.2		21.2 AILX	B verilog	5 MC6809 Y		64K 6			2012 20	
6809_6309 https://opencor beta	Alejandro Paz Schmidt 6809		8 zu-2e	James area o 1624	6	282 ## v20.1			B verilog	5 MC6809_q Y y		64K 6			2012 20	
6809 6309 https://opencor beta	Aleiandro Paz Schmidt 6809		8 stratix-	James Brakef 1711	A	223 ## g14.0		14.3 AILX	B verilog	5 MC6809_c Y y	ves N N	64K 6			2012 20	
6809 6309 https://opencor beta	Alejandro Paz Schmidt 6809	8	8 kintex-7	3 James Brakef 1997	6	175 ## 14.7			B verilog	5 MC6809 (Y)		64K 6	4K Y		2012 20	L5 6309 op-codes not implemented
6809 6309 https://opencor beta	Alejandro Paz Schmidt 6809	8	8 arria-2	James Brakef 1680	A	145 ## q18.0	0.33 3.0	9.5 AILX	B verilog	5 MC6809_c Y y	ves N N	64K 6	4K Y		2012 20	L5 6309 op-codes not implemented
68hc05 https://opencor stable	Ulrich Riedel 6805	8	8 zu-2e	James area o 1096	6	485 ## v20.1		36.5 X			es N N	64K 6	4K Y		2007 20	
68hc05 https://opencor stable	Ulrich Riedel 6805	8	8 kintex-7	3 James Brakef 1112	6	300 ## 14.7	0.33 4.0	22.2 X	vhdl	1 6805 y	es N N	64K 6	4K Y		2007 20	9
68hc08 https://opencor stable	Ulrich Riedel 6808	8	8 zu-2e	James area o 1796	6	143 ## v20.1		6.5 X	vhdl	1 x68ur08 y		64K 6			2007 20	
68hc08 <a href="https://opencor">https://opencor</a> stable	Ulrich Riedel 6808		8 kintex-7		6	101 ## 14.7		3.6 X	******	1 x68ur08 y					2007 20	
8bit_chapman http://www.ece beta	Rob Chapman, Steven forth		8 zu-2e	James area o 122	6	305 ## v20.1		824.7 ILX	vhdl	10 stack_pro Y	N	256 2			1998 1	
8bit_chapman http://www.ece beta	Rob Chapman, Steven forth	-	8 kintex-7		6	131 ## 14.7		245.5 ILX		10 stack_pro Y	N	256 2			1998 1	
8bit_piped_pro https://opencor stable	Mahesh Sukhdeo Palve RISC	8			6 1	370 ## 14.7		116.4 X		28 top Y				20 1		
8bit_piped_pro https://opencor stable	Mahesh Sukhdeo Palve RISC		16 zu-2e	James area o 1227	6 1	410 ## v20.1		110.2 X	verilog	28 top Y	$\perp$			20 1		
8bit-verilog_mcu stable	Josh Friend accum		8 zu-2e	James timing 392	6 1	500 ## v20.1		210.5 X	verilog	11 cpu		512 5		16	2012 20	
a_tiny_up https://www.quora.com	Simon Moore, Frankie RISC	32	32 arria-5	James tiny LU 35	A	## q18.0	0.67 1.0		system v	1 TinyComp Y a	asm N Y	1K :		13 12		
a_tiny_up https://www.qu errors	Chuck Thacker RISC		32 arria-5	James no output regis	A	## q18.0	0.0.		verilog	1 TinyComp Y a	asm N Y	1K :	LK N	13 12		
a2z https://hackada errors	RISC	16		e rames representations	6	14.7	0.0.	- !	verilog	$\vdash$	$\rightarrow$	$\vdash$	$\perp$	+	2016 20	
a2z https://hackada errors	RISC		24 zu-2e	James area opt	6 4 4	## v20.1		27.4	verilog	ton 12	-++	$\vdash$	$\perp$	+	2016 20	
a2z https://hackada stable	Simon Cook RISC		24 cyclone 16 arria-2	4 James Brakef 1524 James Brakef 7193		62 ## q17.0 393 ## q18.0		27.4 I 36.6 I	verilog	top_a2z		CAV 1	- V	++-	2016 20	
aap https://github.cc stable aap https://github.cc stable	Simon Cook RISC Simon Cook RISC	16	16 arria-2 16 cvclone		4	393 ## q18.0 306 ## q18.0		36.6 I 19.3 I	verilog	7 de0_nano Y y		64K 1		6	1 2015 20	
acc https://github.cc stable	Juan Gonzalez-Gomez accum	15		3 James rom & 88	4 1	227 ## 14.7			verilog	7 de0_nano Y y 1 acc2 Y y		64K 1		ь	2016 20	
ae18 https://opencor beta	Shawn Tan PIC18		16 arria-2	James Brakef 1084	A 1	207 ## q13.1		865.2 IX 63.1 ILX	verilog verilog	1 ae18_core y		4K 1		_	2016 20	
aeMB https://opencor beta	Shawn Tan uBlaze	32		3 James Brakef 1018	A 1	131 ## 14.7		128.5 ILX	verilog	7 aeMB_cor Y y	ves N		IG Y		2003 20	
af65k https://github.cc alpha	Andre Fachat 6502	32		3 James Brakef 4424	6 3	69 ## 14.7		3.9 X		13 gecko65k Y	yes N N		10 1		2004 20	
ag_6502 https://opencor beta	Oleg Odintsov 6502	8		3 James Brakef 824	6	176 ## 14.7		17.7 ILX		2 ag_6502 y		64K 6	ΔK Y		2012 20	
agcnorm https://opencor beta	Dave Roberts accum	15		3a- James Brakef 3732	4 2	20 ## 14.7		3.5 X	vhdl	5 AGC Y		4K 7		11	1 1962 20	
ahmes https://github.co.stable	Fabio Pereira accum	8		3 James Brakef 186	6 2	476 ## 14.7		281.6 X	B vhdl	3 ahmes		256 2		15 1	2016 20	
aizup/aizup_m instruct1.cit.cor stable	Yamin Li, Wanming Ch RISC	8	-	James Brakef 121	A	298 ## q13.1		205.4 IX		1 cpu		64K 6		16	1 1996 1	
aizup/aizup ovinstruct1.cit.com stable	Yamin Li, Wanming Ch RISC	8		3 James Brakef 138	6	318 ## 14.7		128.3 IX	vhdl			64K 6			1 1996 1	98 used in Cornell EE475 course MIPS/inst reduced due to few inst
aizup/aizup_pi instruct1.cit.cor stable	Yamin Li, Wanming Ch RISC	8		3 James Brakef 198	6	375 ## 14.7		157.9 IX	vhdl			64K 6		16	1 1996 1	
	Yamin Li, Wanming Ch RISC	8	16 kintex-7	3 James Brakef 136	6	313 ## 14.7	0.17 8.0	48.1 IX	vhdl		asm N N	64K 6	4K Y	16	1 1996 1	used in Cornell EE475 course MIPS/inst reduced due to few inst
altium/TSK165 http://techdocsproprieta		8	12 spartan		4	50	0.33 2.0	19.8 AILX				256 4	K Y		2004 20	
altium/TSK300 http://techdocsproprieta	r Altium RISC	32		3-5 Altium 2426	4 4	50	1.00 1.0	20.6 AILX	proprieta			4G 4	IG Y		2004 20	
	r Altium 8051	8		3-5 Altium 1890	4 1	50		1.5 AILX	proprieta			64K 6			2004 20	
altium/TSK80x http://techdocsproprieta			8 spartan			50		2.2 AILX		ary Y y	yes N N				2004 20	
altor32 https://opencor_stable	Ultra Embedded OpenRISO	32		3 James Brakef 2505	6 5	192 ## 14.7		76.8 ILX		16 altor32 Y y	ves N Y	4G 4			2012 20	
altor32 lite https://opencor stable	Ultra Embedded OpenRISO	32		3 James Brakef 1928	6	236 ## 14.7		61.3 ILX		7 altor32 Y y	ves N Y	4G 4	IG Y		2012 20	
alwcpu https://opencor alpha	Andreas Hilvarsson RISC	16	16 kintex-7	3 James Brakef 377	6	194 ## 14.7	0.67 1.0 3	345.5 ILX	vhdl	7 top pme		64K 6	4K Y	1	2009 20	.0 lightweight CPU maximal features
am9080 https://opencor beta	Moshe Shavit 8080	^		3 James hung in synther	r			Х		31 cpu Y y	ves N N	64K 6	4K Y		2917 20	
am9080 https://opencor beta		8			0 1 1	## 14.7	0.33 9.0									18 https://en.wikichi emulation of AM9080 using bit-slice { has VHDL for AMD bit-slice chips
	Moshe Shavit 8080			3 James hung in synther	6	## 14.7 ## 14.7		Х		31 sys9080 Y y		64K 6	4K Y		2917 20	
amber https://opencor stable	Moshe Shavit 8080 Conor Santifort ARM7		8 kintex-7		6 10		0.33 9.0	41.8 ILX			es N N	0 0	4K Y	80 1	2917 20	18 https://en.wikichi emulation of AM9080 using bit-slice & has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable	Conor Santifort ARM7 Conor Santifort ARM7	8 32 32	8 kintex-7 32 <b>zu-2e</b> 32 <b>zu-2e</b>	3 James hung in synthe	6 10 6 20	## 14.7 175 ## v20.1 169 ## v20.1	0.33 9.0 0.75 1.0 1.05 1.0	41.8 ILX 34.7 ILX	Y vhdl verilog verilog	31 sys9080 Y y 25 a23_core Y y 25 a25_core Y y	yes N N yes N	4G 4	IG Y	80 1	2917 20 5 3 2010 20 5 5 2010 20	8 https://en.wikichi emulation of AM9080 using bit-slice 8 has VHDL for AMD bit-slice chips 7 https://en.wikipei no MMU, shared cache 7 https://en.wikipei no MMU
	Conor Santifort ARM7	8 32	8 kintex-7 32 <b>zu-2e</b> 32 <b>zu-2e</b>	3 James hung in synthe James area o 3145	6 10 6 20	## 14.7 175 ## v20.1	0.33 9.0 0.75 1.0 1.05 1.0	41.8 ILX	Y vhdl verilog verilog	31 sys9080 Y y 25 a23_core Y y 25 a25_core Y y	yes N N yes N	4G 4	IG Y	80 1	2917 20 5 3 2010 20 5 5 2010 20	8 https://en.wikichi emulation of AM9080 using bit-slice 8 has VHDL for AMD bit-slice chips 7 https://en.wikiped no MMU, shared cache 7 https://en.wikiped no MMU 7 https://en.wikiped no MMU
amber <a href="https://opencor">https://opencor</a> stable	Conor Santifort ARM7 Conor Santifort ARM7	8 32 32	8 kintex-7 32 <b>zu-2e</b> 32 <b>zu-2e</b> 32 kintex-7	James hung in synthes James area o 3145 James area o 5102	6 10 6 20	## 14.7 175 ## v20.1 169 ## v20.1	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0	41.8 ILX 34.7 ILX	Y vhdl verilog verilog	31 sys9080 Y y 25 a23_core Y y	yes N N yes N yes N yes N	4G 4	IG Y IG Y	80 1	2917 20 5 3 2010 20 5 5 2010 20 5 3 2010 20	8 https://en.wikichi emulation of AM9080 using bit-slice 4 has VHDL for AMD bit-slice chips 7 https://en.wikiped no MMU, shared cache 7 https://en.wikiped no MMU 7 https://en.wikiped no MMU
amber https://opencor stable amber https://opencor stable	Conor Santifort ARM7 Conor Santifort ARM7 Conor Santifort ARM7	8 32 32 32	8 kintex-7 32 <b>zu-2e</b> 32 <b>zu-2e</b> 32 kintex-7 32 kintex-7	3 James hung in synthe James area o 3145 James area o 5102 3 James Brakef 6103 3 James Brakef 6409	6 10 6 20	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v18.2	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0 0.75 1.0	41.8 ILX 34.7 ILX 21.8 ILX 9.6 ILX	Y vhdl verilog verilog verilog	31 sys9080 Y y 25 a23_core Y y 25 a25_core Y y 25 a25_core Y y	yes N N yes N yes N yes N	4G 4 4G 4	IG Y IG Y	80 1 80 1	2917 20 5 3 2010 20 5 5 2010 20 5 3 2010 20	8 https://en.wikichi emulation of AM9080 using bit-slice & has VHDL for AMD bit-slice chips   7 https://en.wikipet no MMU   7 https://en.wikipet no MMU, shared cache   2048 LUTs used as single port RAM   1 https://en.wikipet based on mic-1 by Andrew Tanenbaum   1 https://en.wikipet based on mic-1 b
amber https://opencor stable amber https://opencor stable amber https://opencor stable amber https://opencor stable amic-0 https://github.com/albm an-noc-mpsoc https://opencor mature	Conor Santifort ARM7 Alberto Moriconi RISC Alireza Monemi uBlaze	8 32 32 32 32 32 32 32	8 kintex-7 32 <b>zu-2e</b> 32 <b>zu-2e</b> 32 kintex-7 32 kintex-7 32 zu-2e	James hung in synthe James area o 3145 James area o 5102 3 James Brakef 6103 3 James Brakef 6409 James area o 968	6 10 6 20	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v18.2 82 ## 14.7 284 ## v20.1	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0 0.75 1.0 1.00 1.0 2	41.8 ILX 34.7 ILX 21.8 ILX 9.6 ILX	Y vhdl verilog verilog verilog verilog verilog vhdl Y verilog	31 sys9080 Y y 25 a23 core Y y 25 a25 core Y y 25 a25 core Y y 25 a25 core Y y 25 a23 core Y y 8 processor 90 aeMB_cor Y y	yes N N yes N yes N yes N yes N yes N yes N	4G 4G 4G 4G 4G 4G 4G 4G 4G	IG Y IG Y IG Y IG Y IG Y	80 1 80 1	2917 20 5 3 2010 20 5 5 2010 20 5 3 2010 20 5 3 2010 20 5 3 2010 20 2014 20	Bittps://en.wikichi emulation of AM/9080 using bit-slice & has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amber https://opencor stable amic-0 https://opencor an-noc-mpsoc https://opencor mature an-noc-mpsoc https://opencor mature	Conor Santifort ARM7 Calberto Moriconi RISC Alireza Monemi uBlaze Alireza Monemi uBlaze	8 32 32 32 32 32 32 32 32	8 kintex-7 32 zu-2e 32 zu-2e 32 kintex-7 32 kintex-7 32 zu-2e 32 zu-2e 32 zu-2e	3 James hung in synthe James area o 3145 James area o 5102 3 James Brakef 6103 3 James Brakef 6409 James area o 968 James area o 1073	6 10 6 20	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v18.2 82 ## 14.7 284 ## v20.1 299 ## v20.1	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0 0.75 1.0 1.00 1.0 2 1.00 1.0 2	41.8 ILX 34.7 ILX 21.8 ILX 9.6 ILX 293.5 X 278.2 X	Y vhdl verilog verilog verilog verilog verilog vhdl Y verilog Y verilog	31 sys9080 Y y 25 a23_core Y y 25 a25_core Y y 25 a25_core Y y 25 a25_core Y y 25 a23_core Y y 36 a24 core Y y 47 a25 a25 core Y y 48 processor 49 aeMB_cor Y y 49 aeMB_tor Y y 40 aeMB_tor Y y 41 a25 a25 core	yes N N yes N	4G 4	IG Y	80 1 80 1	2917 20 5 3 2010 20 5 5 2010 20 6 3 2010 20 6 3 2010 20 7 2014 20 2014 20	8 https://en.wikichi emulation of AM9080 using bit-slice & has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amber https://opencor stable amic-0 https://opencor mature an-noc-mpsoc https://opencor mature an-noc-mpsoc https://opencor mature an-noc-mpsoc https://opencor mature	Conor Santifort ARM7 Alberto Moriconi RISC Alireza Monemi uBlaze Alireza Monemi uBlaze Alireza Monemi uBlaze	8 32 32 32 32 32 32 32 32 32	8 kintex-7 32 zu-2e 32 zu-2e 32 kintex-7 32 kintex-7 32 zu-2e 32 zu-2e 32 zu-2e 32 kintex-7	3 James hung in synthe James area o 3145 James area o 5102 3 James Brakef 6103 3 James Brakef 6409 James area o 968 James area o 1073	6 10 6 20	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v18.2 82 ## 14.7 284 ## v20.1	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0 0.75 1.0 1.00 1.0 2 1.00 1.0 2	41.8 ILX 34.7 ILX 21.8 ILX 9.6 ILX	Y vhdl verilog verilog verilog verilog verilog vhdl Y verilog Y verilog Y verilog	31 sys9080 Y y 25 a23_core Y y 25 a25_core Y y 25 a25_core Y y 25 a23_core Y y 8 processor 90 aeMB_cor Y y 90 aeMB_tor Y y 90 aeMB Y y	yes N N yes N	4G 4G 4G 4G 4G 4G 4G 4G 4G	IG Y	80 1 80 1 80 1	2917 20 5 3 2010 20 5 5 2010 20 6 3 2010 20 6 3 2010 20 7 2014 20 2014 20 2014 20	8 https://en.wikichi emulation of AM9080 using bit-slice & has VHDL for AMD bit-slice chips     7 https://en.wikiped no MMU
amber https://opencor stable amber https://opencor stable amic-0 https://opencor stable amic-0 https://opencor mature an-noc-mpsoc https://opencor mature an-noc-mpsoc https://opencor an-to-mpsoc https://opencor.	Conor Santifort ARM7 Alberto Moriconi RISC Alireza Monemi uBlaze Alireza Monemi uBlaze Robert Finch RISC	8 32 32 32 32 32 32 32 32 32 32 64	8 kintex-7 32 <b>zu-2e</b> 32 <b>zu-2e</b> 32 kintex-7 32 kintex-7 32 <b>zu-2e</b> 32 <b>zu-2e</b> 32 <b>zu-2e</b> 32 kintex-7	3 James hung in synthe James area o 3145 James Jarea o 5102 3 James Brakef 6103 3 James Brakef 6409 James area o 968 James Jarea o 1073 3 James Brakef 1164	6 10 6 20	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v18.2 82 ## 14.7 284 ## v20.1 299 ## v20.1 192 ## i14.7	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0 0.75 1.0 1.00 1.0 2 1.00 1.0 2 1.00 1.0 1	41.8 ILX 34.7 ILX 21.8 ILX 9.6 ILX 293.5 X 278.2 X	Y vhdl verilog verilog verilog verilog verilog verilog vhdl Y verilog Y verilog Y verilog system v	31 sys9080 Y y 25 a23 core Y y 25 a25 core Y y 25 a25 core Y y 25 a23 core Y y 8 processor 90 aeMB_cor Y y 90 aeMB_tor Y y 90 aeMB y 90 aeMB y y erilog Y	yes N N N yes N	4G 4	IG Y	80 1 80 1	2917 20 5 3 2010 20 6 5 2010 20 5 3 2010 20 6 3 2010 20 2014 20 2014 20 2014 20 2014 20 2014 20 2014 20	8 https://en.wikichi emulation of AM9080 using bit-slice & has VHDL for AMD bit-slice chips 7 https://en.wikiped no MMU, shared cache 7 https://en.wikiped no MMU 7 https://en.wikiped no MMU 7 https://en.wikiped no MMU 7 https://en.wikiped no MMU 8 https://en.wikiped no MMU, shared cache 8 https://en.wikiped no MMU 8 https://en.wikiped no MMU, shared cache 8 https://en.wikiped no MMU 8 https://en.wikiped no MMU 8 https://en.wikiped no MMU, shared cache 8 has VHDL for AMD bit-slice chips 9 https://en.wikiped no MMU 9 https://en.w
amber https://opencor stable amber https://opencor stable amber https://opencor stable amber https://opencor stable annoc-mpsoc https://opencor mature annoc-mpsoc https://opencor.annoc-mpsoc https://opencor.annoc-mpsoc https:/	Conor Santifort ARM7 Conor Santifort ARM8 Alberto Moriconi RISC Alireza Monemi uBlaze Alireza Monemi uBlaze Robert Finch RiSC Aleksander Osman x86	8 32 32 32 32 32 32 32 32 32 64	8 kintex-7 32 <b>zu-2e</b> 32 <b>zu-2e</b> 32 kintex-7 32 kintex-7 32 <b>zu-2e</b> 32 <b>zu-2e</b> 32 <b>zu-2e</b> 32 kintex-7 32 kintex-7 32 kintex-7	3   James	6 10 6 20 6 18 6 2 6 3 6 3 1 6 3 1	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v18.2 82 ## 14.7 284 ## v20.1 299 ## v20.1 192 ## i14.7	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0 0.75 1.0 1.00 1.0 2 1.00 1.0 2 1.00 1.0 1	41.8 ILX 34.7 ILX 21.8 ILX 9.6 ILX 293.5 X 278.2 X 165.2 X	Y vhdl verilog verilog verilog verilog verilog vhdl Y verilog Y verilog Y verilog Y verilog System v Y system v	31 sys9080 Y y 25 a23 core Y y 25 a25 core Y y 25 a25 core Y y 25 a23 core Y y 8 processor 90 aeMB_cor Y y 90 aeMB_tor Y y 90 aeMB Y y erilog Y 85 a0486 Y y	yes N N N N yes N N Y Y yes N N N N N N N N N N N N N N N N N N N	4G 4 4G 4 4G 4 4G 4 4G 4 4G 4	IG Y	80 1 80 1 80 1	2917 20 5 3 2010 20 5 5 2010 20 5 3 2010 20 5 3 2010 20 5 3 2010 20 2014 20 2014 20 4 2021 20 2014 20	8 https://en.wikichi emulation of AM9080 using bit-slice 8 has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amic-0 https://opencor stable amic-0 https://opencor mature an-noc-mpsoc https:/	Conor Santifort ARM7 Alberto Moriconi RISC Alireza Monemi uBlaze Alireza Monemi uBlaze Alireza Monemi Blaze Robert Finch RISC Aleksander Osman x86 Aleksander Osman x86	8 32 32 32 32 32 32 32 32 32 64 32 32	8 kintex-7 32 zu-2e 32 kintex-7 32 kintex-7 32 zu-2e 32 zu-2e 32 zu-2e 32 kintex-7 32 zu-2e 32 kintex-7 32 kintex-7 32 kintex-7 32 kintex-7 32 cu-2e 8 zu-2e	3 James hung in synthe James area o 3145 James Jarea o 5102 3 James Brakef 6103 3 James Brakef 6409 James area o 968 James Jarea o 1073 3 James Brakef 1164	6 10 6 20 6 18 6 2 6 3 6 3 1 6 3 1	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v18.2 82 ## 14.7 284 ## v20.1 299 ## v20.1 192 ## i14.7	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0 0.75 1.0 1.00 1.0 2 1.00 1.0 1 1.00 1.0 1 1.00 1.0 1	41.8 ILX 34.7 ILX 21.8 ILX 9.6 ILX 293.5 X 278.2 X 165.2 X	Y vhdl verilog verilog verilog verilog verilog vhdl Y verilog Y verilog Y verilog Y verilog System v Y system v Y system v	31 sys9080 Y y 25 a23 core Y y 25 a25 core Y y 25 a25 core Y y 25 a25 core Y y 25 a23 core Y y 90 aeMB_cor Y y 90 aeMB_tor Y y 90 aeMB Y y erilog Y y 85 a0486 Y y 85 a0486 Y y	yes N N N N yes N N yes N N yes N N yes N N N yes N N N yes N N N N N Yes N N N N N N N N N N N N N N N N N N N	4G 4 4G 4 4G 4 4G 4 4G 4 4G 4 4G 4	GG Y	80 1 80 1 80 1	2917 21 5 3 2010 21 5 5 2010 21 5 3 2010 21 5 3 2010 21 5 3 2010 21 2014 21 2014 21 4 2021 21 2014 21 2014 21	Bittps://en.wikichi emulation of AM/9080 using bit-slice & has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amber https://opencor stable amber https://opencor stable amic-0 https://opencor mature an-noc-mpsoc https://opencor mature an-noc-mpsoc https://opencor mature an-noc-mpsoc https://opencor mature any-1 https://ightub.c defined ao486 https://opencor beta ao486 https://opencor beta ao486 mister https://opencor beta	Conor Santifort         ARM7           Alberto Moriconi         RISC           Alireza Monemi         uBlaze           Alireza Monemi         uBlaze           Robert Finch         RISC           Robert Finch         RISC           Aleksander Osman         x86           Aleksander Osman         x86           Sorgelig         x86	8 32 32 32 32 32 32 32 32 32 64 32 32 32	8 kintex-7 32 zu-2e 32 kintex-7 32 kintex-7 32 zu-2e 32 zu-2e 32 zu-2e 32 kintex-7 32 kintex-7 32 zu-2e 32 kintex-7 32 kintex-	3 James Brung in symthe James Jarea 0 3145 James Jarea 0 5102 3 James Brakef 6103 3 James Brakef 6409 James Jarea 0 968 James Jarea 0 1073 3 James Brakef 1164 James Brakef 36094	6 10 6 20 6 18 6 2 6 3 6 3 1 6 3 1 6 3 4 4 4 47 A	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v18.2 82 ## 14.7 284 ## v20.1 192 ## i14.7 ## v20.1 46 ## q13.1	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0 0.75 1.0 1.00 1.0 1.00 1.0 1.00 1.0 1.00 1.0 1.00 1.0 1.00 1.0	41.8 ILX 34.7 ILX 21.8 ILX 9.6 ILX 293.5 X 278.2 X 165.2 X 1.3 I	Y vhdl verilog verilog verilog verilog verilog verilog Y verilog Y verilog Y verilog Y verilog Y verilog Y verilog System v Y system v Y system v	31 sys9080 Y y 25 a23 core Y y 25 a25 core Y y 25 a25 core Y y 25 a23 core Y y 8 processor 90 aeMB_cor Y y 90 aeMB_top Y y 90 aeMB Y y 90 aeMB Y y 90 aeMB Y y 91 aeMB Y y 92 aeMB Y y 93 ao486 Y y 85 ao486 Y y 85 ao486 Y y	yes N N N N yes N N N yes N N N N N N N N N N N N N N N N N N N	4G 4 4G 4 4G 4 4G 4 4G 4 4G 4 4G 4 4G 4	GG Y	80 1 80 1 80 1	2917 24 5 3 2010 24 5 3 2010 24 5 3 2010 24 6 3 2010 24 2014 24	8 https://en.wikichi emulation of AM9080 using bit-slice 8 has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amber https://opencor stable amic-0 https://opencor mature an-noc-mpsoc https://opencor beta	Conor Santifort ARM7 Conor Santifort ARM7 Conor Santifort ARM7 Conor Santifort ARM7 Conor Santifort ARM8 Conor Santifort ARM9 Conor Santifort ARM9 Conor Santifort ARM9 Allerea Monemi uBlaze Alireza Monemi uBlaze Robert Finch RISC Aleksander Osman x86 Aleksander Osman x86 Sorgelig x86 Aleksander Osman 68000	8 32 32 32 32 32 32 32 32 64 32 32 32 16	8 kintex-7 32 zu-2e 32 kintex-7 32 zu-2e 38 zu-2e 8 zu-2e 8 zu-2e 8 zu-2e 8 zu-16	3 James hung in synthe James jarea o 3145 James jarea o 5102 3 James Brakef 6103 3 James Brakef 6409 James jarea o 968 James jarea o 1073 3 James Brakef 1164 James Brakef 31694 4-/ James Brakef 36094 James Brakef 3479	6 10 6 20 6 18 6 2 6 3 6 3 1 6 3 1 6 3 1 6 4 4 47 A 6	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v18.2 82 ## 14.7 284 ## v20.1 192 ## i14.7 46 ## v20.1 164 ## v20.1 170 ## v20.1 192 ## v20.1 046 ## v20.1 046 ## v20.1	0.33 9.0 0.75 1.0 1.05 1.0 0.75 1.0 1.05 1.0 0.75 1.0 1.00 1.0 2 1.00 1.0 2 1.00 1.0 1 1.00 1.0 1 1.00 1.0 1 1.00 1.0 1	41.8 ILX 34.7 ILX 21.8 ILX 9.6 ILX 293.5 X 278.2 X 165.2 X 1.3 I 8.1 I	Y vhdl verilog verilog verilog verilog verilog vhdl Y verilog Y verilog Y verilog System v Y system v Y system v Y verilog Y verilog	31 sys9080 Y y 25 a23 core Y y 25 a25 core Y y 25 a25 core Y y 25 a25 core Y y 26 a27 core Y y 26 a28 core Y y 27 a28 core Y y 27 a28 core Y y 28 processor y 29 aeMB cor Y y 39 aeMB y Y y 29 aeMB Y y 29 aeMB Y y 385 a0486 Y y 385 a0486 Y y 385 a0486 Y y 385 a0486 D m y 1 a068000 D m y 1	yes N N N N yes N N yes N N N N N N N N N N N N N N N N N N N	4G 4	G Y G Y G Y G Y G Y G Y G Y G Y G Y G Y	80 1 80 1 80 1	2917 24 5 3 2010 21 5 3 2010 21 6 3 2010 21 5 3 2010 21 2014 21 2014 21 2014 21 2014 21 2014 21 2014 21 2014 21 2014 21	Bittps://en.wikichi emulation of AM9080 using bit-slice & has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amic-0 https://opencor stable amic-0 https://opencor mature an-noc-mpso https://opencor beta an-noc-mpso https://opencor bet	Conor Santifort         ARM7           Alberto Moriconi         RISC           Alireza Monemi         uBlaze           Alireza Monemi         uBlaze           Alereza Monemi         uBlaze           Robert Finch         x86           Aleksander Osman         x86           Aleksander Osman         68000           Aleksander Osman         68000           Aleksander Osman         68000	8 32 32 32 32 32 32 32 32 64 32 32 32 64 32 32 16	8 kintex-7 32 zu-2e 32 zu-3e 32 kintex-7 32 kintex-7 32 zu-2e 32 zu-2e 32 kintex-7 32 kintex-7 32 zu-2e 32 kintex-7 32 kintex-	3 James hung in synthe James Jarea 0 3145 James Jarea 0 5102 3 James Braker 6409 James Jarea 6 6409 James Jarea 6 6409 James Jarea 0 1073 3 James Braker 1164 James Braker 1164 James Braker Jatera 2 47 James Braker 36094 2 James Braker 3479 2 James Braker 3479 2 James Braker 6 26227	6 10 6 20 6 18 6 2 6 3 6 3 1 6 3 1 6 3 4 4 4 47 A	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v18.2 82 ## 14.7 284 ## v20.1 192 ## i14.7 ## v20.1 46 ## q13.1 169 ## q13.1 ## q10.1	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0 0.75 1.0 1.00 1.0 2 1.00 1.0 2 1.00 1.0 1 1.00 1.0 1 1.00 1.0 1 1.00 1.0 1 1.00 1.0 1 1.00 1.0 1 1.00 1.0 1	41.8 ILX 34.7 ILX 21.8 ILX 9.6 ILX 293.5 X 278.2 X 165.2 X 1.3 I 8.1 I	Y vhdl verilog verilog verilog verilog verilog verilog verilog Y verilog Y verilog System v Y system v Y system v Y verilog Y verilog Y verilog Y verilog	31 Sys9080 V 1 25 a23 core Y 2 25 a25 core Y 3 25 a25 core V 2 25 a25 core V 2 25 a25 core V 9 26 a8/B core V 9 27 28 processor V 9 20 aeMB to V 9 20 aeMB to V 9 20 aeMB V 9	yes N N N N N yes N N N N N N N N N N N N N N N N N N N	4G 4	GG Y GG	80 1 80 1 80 1	2917 20 5 3 2010 20 5 5 2010 20 5 3 2010 20 6 3 2010 20 2014 20 2014 20 4 2021 20 2014 20	8 https://en.wikichi emulation of AM9080 using bit-slice 8 has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amber https://opencor stable amica https://opencor stable amica https://opencor mature an-noc-mpsoc https://opencor beta ao486 https://opencor beta ao486 https://opencor beta ao68000 https://opencor beta ao6800 https://opencor beta ao68000 https://opencor beta ao68000 https://opencor	Conor Santifort         ARM7           Alberto Moriconi         RISC           Alireza Monemi         uBlaze           Alireza Monemi         uBlaze           Alireza Monemi         uBlaze           Aleizea Monemi         RISC           Aleksander Osman         x86           Aleksander Osman         x86           Aleksander Osman         68000           Aleksander Osman         68000           Aleksander Osman         68000           Aleksander Osman         68000	8 32 32 32 32 32 32 32 64 32 32 32 16 16	8 kintex-7 32 zu-2e 32 zu-2e 32 kintex-7 32 kintex-7 32 zu-2e 32 zu-2e 32 zu-2e 32 zu-2e 32 kintex-7 32 kintex-7 32 lainex-7 31 zu-2e 4 cyclone 5 cyclone 6 arria-2 16 cyclone 16 kintex-7	3 James Brung in synthe James Jarea o 3145 James Jarea o 5102 3 James Brakef 6103 3 James Brakef 6409 James Jarea o 968 James Jarea o 1073 3 James Brakef 1164 James Brakef 36994 James Brakef 36994 James Brakef 34994 James Brakef 34994 James Brakef 34994	6	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v18.2 82 ## 14.7 284 ## v20.1 192 ## i14.7 ## v20.1 46 ## q13.1 ## q10.1 ## q10.1	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0 1.05 1.0 1.05 1.0 1.00 1.0 2 1.00 1.0 2 1.00 1.0 1 1.00 1.0 1	41.8 ILX 34.7 ILX 21.8 ILX 9.6 ILX 293.5 X 278.2 X 165.2 X  1 1.3 I 8.1 I 8.1 I	Y vhdl verilog verilog verilog verilog verilog verilog Y verilog Y verilog Y verilog System v Y system v Y system v Y verilog Y verilog Y verilog Y verilog Y system v Y system v Y system v Y verilog Y verilog Y verilog	31 sys0800 V1 25 a23 core V1 25 a25 core V2 25 a25 core V3 25 a25 core V4 8 processor V3 8 processor V3 90 aeMB tot V1 90 aeMB tot V1 85 a0486 V1 85 a0486 V1 1 a058000 pri 1 a058000 pri 22 a0OCS pri 25 accs or V3 1 a058000 pri 22 a0OCS pri 25 accs or V3 26 accs or V4 27 accs or V4 28 books or V4 28 books or V4 29 accs or V4 20 accs or V	yes N N N N yes N	4G 4 4G 4 4G 4 4G 4 4G 4 4G 4 4G 4 4G 4	GG Y GG	80 1 80 1 80 1	2917 24 5 3 2010 24 6 5 2010 26 6 3 2010 24 7 2014 24 7 2014 24 7 2014 24 7 2014 24 7 2014 24 7 2010 2014 24 7 2010 2014 24 7 2010 2014 24 7 2010 24 7 2010 24 7 2010 24 7 2010 24 7 2010 26	8 https://en.wikichi emulation of AM9080 using bit-slice 8 has VHDL for AMD bit-slice chips
amber https://open.cor stable amber https://open.cor stable amic-0 https://open.cor stable amic-0 https://open.cor mature an-noc-mpsoc https://open.cor mature	Conor Santifort ARM7 Alberto Moriconi RISC Alireza Monemi uBlaze Alireza Monemi uBlaze Alireza Monemi Blaze Robert Finch RISC Aleksander Osman X86 Sorgelig X86 Sorgelig X86 Aleksander Osman 68000 Aleksander Osman 68000 Aleksander Osman 68000 Aleksander Osman 68000	8 32 32 32 32 32 32 32 32 32 64 32 32 32 16 16 16	8 kintex-7 32 zu-2e 32 kintex-7 32 kintex-7 32 zu-2e 32 zu-2e 32 zu-2e 33 zu-2e 34 kintex-7 35 kintex-7 36 cyclone 8 zu-2e 8 cyclone 16 cyclone 16 kintex-7 16 arria-2	3 James hung in synthe James area o 3145 James area o 5102 James area o 5102 James area o 5102 James area o 968 James area o 968 James area o 968 James area o 1073 James Brakel 1164 James Brakel altera at James Brakel 3479 James Brakel 34785 James Brakel	6	## 14.7 175 ## v20.1 175 ## v20.1 127 ## v20.1 127 ## v20.1 127 ## v20.1 129 ## v20.1 192 ## i14.7 ## v20.1 169 ## q13.1 169 ## q13.1 175 ## q13.1 189 ## q10.1	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0 0.75 1.0 1.00 1.0 1.00 1.0 2 1.00 1.0 1 1.00 1.0 1 1.00 1.0 1.00 1.0	41.8 ILX 34.7 ILX 21.8 ILX 9.6 ILX 293.5 X 278.2 X 165.2 X 1	Y vhdl verilog verilog verilog verilog verilog verilog verilog Y verilog Y verilog Y verilog System V Y system V Y system V Y system V Y verilog	31 sys080 V1 25 a23_core V3 25 a25_core V3 25 a25_core V3 25 a25_core V3 8 processor 90 aeM8_cor V1 90 aeM8_tor V1 90 aeM8 V2 V3 85 a0486 V1 85 a0486 V1 22 a00CS pri 22 a00CS pri 22 a00CS pri 3 acre V2 3 acre V3 4 acre V4 4 acre V4 5 acre V4 5 acre V5 6 acre V5 6 acre V5 6 acre V6 6 ac	yes N N N yes	4G 4 4G 4	GG Y GG	80 1 80 1 80 1	2917 24 5 5 2010 24 5 3 2010 24 5 3 2010 24 2014 24 2014 24 2014 24 2014 24 2014 24 2014 24 2014 24 2010 24 2010 24 2010 24 2010 24 2010 24	8 https://en.wikichi emulation of AM/9080 using bit-slice 8 has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amic-0 https://opencor stable amic-0 https://opencor mature an-noc-mpsoc https://opencor mature an-noc-mpsoc https://opencor mature an-noc-mpsoc https://opencor mature an-noc-mpsoc https://opencor mature any-1 https://fethub.c defined ao486 https://opencor beta ao486 https://opencor beta ao486 https://opencor beta ao6800 https://opencor beta ao6800 https://opencor beta ao6000 https://opencor beta ao6000 https://ipithub.c beta	Conor Santifort         ARM7           Alberto Moriconi         RISC           Alireza Monemi         uBlaze           Alireza Monemi         uBlaze           Alireza Monemi         RISC           Robert Finch         RISC           Robert Finch         RISC           Sorgelig         x86           Aleksander Osman         x86           Aleksander Osman         68000	8 32 32 32 32 32 32 32 32 32 32	8 kintex-7 32 zu-2e 32 kintex-7 32 kintex-7 32 kintex-7 32 zu-2e 32 zu-2e 33 zu-2e 34 zu-2e 35 kintex-7 36 cyclone 8 cyclone 8 inf arria-2 16 kintex-7 16 kintex-7 16 cyclone 16 cyclone	3 James hung in synthe James Jarea 0 3145 James Jarea 0 5102 3 James Braker 6103 3 James Braker 6409 James Jarea 0 968 James Jarea 0 1073 3 James Braker 1164 James Braker 1164 James Braker 1164 James Braker 36094 James Braker 1164 James Braker 1164 James Braker 1164 James Braker 1165 James Braker 1165 James Braker 11765 James Jame	6 6 100 6 20 6 3 3 6 3 1 6 3 1 6 4 4 4 47 A A 6 4 2 65 A A 2 43 A 2 2 43 A 4 2 67	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v18.2 28 ## v20.1 299 ## v20.1 192 ## i14.7 ## v20.1 46 ## q13.1 ## q10.1 ## q10.1 ## q10.1 ## q10.1	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0 1.05 1.0 1.07 1.0 1.00 1.0 2 1.00 1.0 10 1.00 1.0 1.00 1.0	41.8 ILX 34.7 ILX 21.8 ILX 9.6 ILX 29.5 X 278.2 X 165.2 X 1.3 I 8.1 I 8.1 I 0.5 I 0.3 I	y vhdl verilog verilog verilog verilog verilog verilog verilog y verilog y verilog y verilog y verilog y verilog y system v y verilog y verilog y verilog y verilog y verilog y verilog	31 sys0800 V1 25 a23 core V1 25 a25 core V2 25 a25 core V2 25 a25 core V3 26 a25 core V3 27 a27 core V3 8 processor 90 aeMB cot V2 90 aeMB cot V3 90 aeMB V4 85 a0486 V1 85 a0486 V1 1 a068000 pri 1 a068000 pri 22 a00CS pri 22 a00CS pri 22 a00CS pri 22 a00CS pri 25 acre V3 26 acre V4 27 acre V6 28 acre V6 29 acre V6 20 acre V7 20 acre V6 20 acre V6 20 acre V6 20 acre V6 20 acre V7 20 acre V7 20 acre V6 20 acre V7 20 acre V7 21 acre V7 22 acre V7 22 acre V7 22 acre V7 23 acre V7 24 acre V7 25 acre V7 26 acre V7 27 acre V7 28 acre V7 29 acre V7 20	/es N N N N N N N N N N N N N N N N N N N	4G 4 4G 4	GG Y GG	80 1 80 1 80 1	2917 24 5 3 2010 24 5 5 2010 26 6 3 2010 26 6 3 2010 26 6 3 2010 21 2014 26 2014 26 2014 26 2014 26 2014 26 2014 26 2010 26 2010 26 2010 26 2010 26 2010 26 2010 26	8 https://en.wikichi emulation of AM9080 using bit-slice 8 has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amico https://opencor stable amico https://opencor mature annoc-mpsoc https://opencor mature an-noc-mpsoc https://opencor mature an-noc-mpsoc https://opencor mature any-1 https://opencor beta ao486 https://opencor beta ao486 https://opencor beta ao486 https://opencor beta ao68000 https://opencor beta ao68000 https://opencor beta aocs https://ighthub.c beta aoccs https://ighthub.c beta	Conor Santifort         ARM7           Alberto Moriconi         RISC           Alireza Monemi         uBlaze           Alireza Monemi         uBlaze           Robert Finch         RISC           Aleksander Osman         x86           Aleksander Osman         x86           Aleksander Osman         68000	8 32 32 32 32 32 32 32 32 32 32	8 kintex-7 32 zu-2e 32 zu-2e 33 kintex-7 32 kintex-7 32 zu-2e 32 zu-2e 32 zu-2e 32 zu-2e 32 kintex-7 32 intex-7 31 intex-7 32 intex-7 31 intex-7 32 intex-	3 James hung in synthe James jarea 0 3145 James jarea 0 5102 3 James braker 6103 3 James praker 6409 James jarea 0 968 James jarea 0 1073 3 James praker 1164 James Braker 1164 4- James Braker 3 6094 James Braker 3 479 2 Aleksander 0 26227 2 James Braker 17852 10 James Braker 17852 10 James Braker 17852 10 James Braker 2 6009	6	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v18.2 82 ## # v20.1 299 ## v20.1 192 ## i14.7 46 ## q13.1 169 ## q13.1 ## q10.1 ## q10.1 ## q18.0 45 ## q18.0	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0 0.75 1.0 1.00 1.0	41.8 ILX 34.7 ILX 21.8 ILX 9.6 ILX 293.5 X 278.2 X 165.2 X 1.3 I 8.1 I 0.0 I 0	y vhdl verilog verilog verilog verilog verilog verilog verilog verilog y verilog y verilog system y system y system y system y verilog verilog verilog verilog	31 sys080 V1 25 a23 core V1 25 a25 core V2 25 a25 core V3 25 a25 core V1 26 a25 core V1 27 a25 core V2 28 processor 90 aeM8 cor V1 85 ao486 V1 85 ao486 V1 1 ao6800 pri 1 ao6800 pri 22 aoOCS pri 22 aoOCS pri 22 aoOCS pri 22 aoOCS pri 3 poRoOCS pri 3 poRoOCS pri 3 poRoOCS pri 4 poRoOCS pri 4 poRoOCS pri 5 aoCS pri 6 aoCS pri 7 aoCS pri 7 aoCS poRoCS pri 7 aoCS pri 8 ao	yes	4G 4 4G 4	G Y G Y G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G Y G G Y	80 1 80 1 80 1 28 6	2917 2: 5 3 2010 2: 5 5 2010 2: 6 3 2010 2: 6 3 2010 2: 7 2014 2: 7 2014 2: 7 2014 2: 7 2010 2:	Bittps://en.wikichi emulation of AM9080 using bit-slice & has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amic-0 https://opencor stable amic-0 https://opencor mature an-noc-mpsoc https://opencor beta an-noc-mpsoc https://opencor beta an-noc-mpsoc https://opencor beta an-noc-mpsoc https://opencor beta an-noc-mpsoc https://ipencor beta	Conor Santifort         ARM7           Alberto Moriconi         RISC           Alireza Monemi         uBiaze           Alireza Monemi         Biaze           Alireza Monemi         RISC           Alekizander Osman         x86           Aleksander Osman         x86           Sorgelig         x86           Aleksander Osman         68000	8 32 32 32 32 32 32 32 32 32 32	8 kintex-7 32 zu-2e 32 kintex-7 32 kintex-7 32 kintex-7 32 zu-2e 32 zu-2e 32 zu-2e 33 zu-2e 34 su-2e 35 zu-2e 36 cyclone 8 cyclone 16 arria-2 16 arria-2 16 arria-2 16 arria-2 16 arria-2 16 zyclone 20 zu-2e	3 James hung in synthe James Jarea 0 3145 James Jarea 0 5102 James Jarea 0 5102 James Jarea 0 6102 James Jarea 0 968 James Jarea 0 968 James Jarea 0 1073 James Brakel 1164 James Brakel James Jarea 1 164 James Brakel James Jarea 1 164 James Brakel James Jarea 1 164 James Brakel 1 164 James Brakel 1 164 James Brakel 1 165 James Jarea 1 165 James Jarea 1 176 James Jarea 1	6 6 100 6 20 6 3 3 6 3 1 6 3 1 6 4 4 4 47 A A 6 4 2 65 A A 2 43 A 2 2 43 A 4 2 67	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v18.2 28 ## v20.1 299 ## v20.1 192 ## i14.7 ## v20.1 46 ## q13.1 ## q10.1 ## q10.1 ## q10.1 ## q10.1	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0 0.75 1.0 1.00 1.0	41.8 ILX 34.7 ILX 21.8 ILX 9.6 ILX 29.5 X 278.2 X 165.2 X 1.3 I 8.1 I 8.1 I 0.5 I 0.3 I	y vhdl verilog verilog verilog verilog verilog verilog verilog verilog y verilog y verilog system v y system v y system v y verilog verilog verilog verilog verilog	31 sys0800 V1 25 a23 core V3 25 a25 core V3 25 a25 core V3 25 a25 core V3 8 processor 90 aeM8 cor V1 90 aeM8 cor V1 90 aeM8 V1 85 a0486 V1 1 ao68000 ard 1 ao68000 ard 22 aoOCS pri 22 aoOCS pri 22 aoCS pri 22 aoCS pri 22 aoCS pri 23 aoR3000 V1 19 aoR3000 V1 19 aoR3000 V1	yes	4G 4 4G 4	G Y G Y G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G G Y G Y G G Y G	80 1 80 1 80 1 80 1 80 6	1917   24   25   26   27   27   27   27   27   27   27	8 https://en.wikichi emulation of AM9080 using bit-slice 8 has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amice https://opencor stable amice https://opencor stable amice https://opencor mature an-noc-mpsoc https://opencor mature an-noc-mpsoc https://opencor mature an-noc-mpsoc https://opencor mature any-1 https://opencor beta ao486 https://opencor beta ao486 https://opencor beta ao68000 https://opencor beta aocos https://ighthub.c beta	Conor Santifort         ARM7           Alberto Moriconi         RISC           Alireza Monemi         uBlaze           Alireza Monemi         uBlaze           Alireza Monemi         uBlaze           Alereza Monemi         uBlaze           Aleksander Osman         x86           Aleksander Osman         x86           Aleksander Osman         68000           Aleksander Osman         MIPS           Aleksander Osman         MIPS           Aleksander Osman         MIPS           Gunnar von Boehn         68000	8 32 32 32 32 32 32 32 32 32 32	8 kintex-7 32 zu-2e 32 kintex-7 32 kintex-7 32 kintex-7 32 zu-2e 33 zu-2e 33 zu-2e 34 zu-2e 36 cyclone 3 zu-2e 4 cyclone 5 arria-2 16 cyclone 16 kintex-7 16 arria-2 16 cyclone 21 zu-2e 22 zu-2e 33 zu-2e 34 zu-2e 35 zu-2e 36 zu-2e 37 zu-2e 37 zu-2e 38 zu-2	3 James hung in synthe James Jarea o 3145 James Jarea o 5102 James Brakef 6103 James Brakef 6409 James Brakef 1073 James Brakef 1164 James Brakef 3479 James Brakef 5507 James Brakef 5507 V Gunnar von Boehn	6	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v18.2 82 ## 14.7 284 ## v20.1 192 ## 14.7 192 ## 14.7 193 ## 14.7 194 ## q10.1 195 ## q10.1 195 ## q10.1 197 ## q10.1	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0 1.05 1.0 0.75 1.0 1.0 1.0 2.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1	41.8 ILX 34.7 ILX 21.8 ILX 21.8 ILX 9.6 ILX 293.5 X 2778.2 X 165.2 X  1 1.3 I 1 I 0.5 I 0.3 I 39.1 IX 24.2 IX	Y vhdl verilog verilog verilog verilog verilog verilog y verilog Y verilog Y verilog Y verilog Y system v Y verilog V verilog Y verilog V verilog V verilog V verilog	31 sys0800 V1 25 a23 core V1 25 a25 core V2 25 a25 core V3 25 a25 core V3 26 a25 core V3 27 a25 core V3 8 processor V3 90 aeM8 cv1 V3 90 aeM8 v1 V3 90 aeM8 V4 85 a0486 V1 1 ao68000 pri 12 aoCCS pri 12 aoCCS pri 13 aoR3000 V1 19 aoR3000 V1 19 aoR3000 V1 19 aoR3000 V1 10 aoR3000 V1	yes	4G 4 4G 4	GG Y GG	80 1 80 1 80 1 28 6	9317 24 20 21 2 2 2 2 5 2010 2 2 2 5 2010 2 2 2 2 5 2014 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	8 https://en.wikichi emulation of AM9080 using bit-slice 8 has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amic-0 https://opencor stable amic-0 https://opencor stable amic-0 https://opencor mature an-noc-mpsoc https://opencor beta ao486 https://opencor beta ao486 mister https://opencor beta ao68000 https://jethub.c beta aoccs https://igithub.c beta aocos attain.c accoleration.c accoleratio	Conor Santifort         ARM7           Conor Santifort         ARM5           Alberto Moniconi         RISC           Alireza Monemi         uBlaze           Alireza Monemi         Blaze           Robert Finch         RISC           Aleksander Osman         x86           Aleksander Osman         x86           Aleksander Osman         68000           Aleksander Osman         68000           Aleksander Osman         68000           Aleksander Osman         68000           Aleksander Osman         MIPS           Aleksander Osman         MIPS           Aleksander Osman         MIPS           Aleksander Osman         MIPS           Sunar von Boehn         68000           Stephen A Edwards         6502	8 32 32 32 32 32 32 32 32 32 32 32 32 64 32 32 36 16 16 16 16 16 32 32 32 32 88 88	8 kintex-7 32 zu-2e 32 kintex-7 32 kintex-7 32 kintex-7 32 zu-2e 33 zu-2e 32 zu-2e 33 zu-2e 34 zu-2e 56 cyclone 6 kintex-7 6 arria-2 16 arria-2 16 cyclone 16 kintex-7 16 arria-2 16 cyclone 17 18 zu-2e 18 zu-2e 19 20 kintex-7 19 20 kintex-7 20 cyclone 21 zu-2e 22 kintex-7 22 kintex-7 23 kintex-7 24 cyclone 25 zu-2e 26 kintex-7 26 cyclone 27 28 zu-2e 29 28 kintex-7 20 cyclone 20 zu-2e	3 James hung in synthe James area o 3145 James area o 5102 James area o 5102 James area o 5102 James area o 968 James area o 968 James area o 968 James area o 1073 James Brakel 1164 James Brakel altera av James Brakel altera av James Brakel 31694 James Brakel 31782 James Brakel 31782 James Brakel 317852 James Brakel 5094 James Brakel 5097 James Brakel	6 6 100 6 200 6 3 3 6 3 1 6 3 1 6 3 1 6 4 4 4 4 4 4 4 7 7 4 A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v20.1 127 ## v20.1 299 ## v20.1 192 ## 14.7  ## v20.1 193 ## v20.1 194 ## v20.1 195 ## v20.1 195 ## v20.1 195 ## v20.1 195 ## v20.1	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0 1.05 1.0 1.05 1.0 1.07 1.0 1.00 1.0	41.8 ILX 34.7 ILX 21.8 ILX 21.8 ILX 21.8 ILX 21.8 ILX 22.8 ILX 22.8 ILX 22.8 ILX 22.8 ILX 22.8 ILX 23.1 ILX 24.1 ILX 24.2 IX 24.1 IX	y vhdl verilog verilog verilog verilog verilog vhdl y verilog	31 sys0800 V1 25 a23 core V3 25 a25 core V3 25 a25 core V3 25 a25 core V3 8 processor 90 aeM8 cot V4 90 aeM8 cot V4 90 aeM8 V5 85 a0486 V4 85 a0486 V4 22 a00CS pri 22 a00CS pri 19 a083000 V3 19 a083000 V4 19 a083000 V4 11 de2_top V4 19 de2_top V4	yes	4G 4 4G 4	G	80 1 80 1 80 1 80 1 80 6	9317 24 3 3 2010 24 5 3 2010 24 5 3 2010 24 2 2 5 2014 24 2 2 2 5 2014 24 2 2 2 2 2 2 2 2 2 2 2 2 5 2014 2 2 2 2 2 2 2 2 2 2 2 2 5 2014 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 5 2014 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	8 https://en.wikichi emulation of AM9080 using bit-slice 8 has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amic-0 https://opencor stable amic-0 https://opencor mature an-noc-mpso https://opencor mature an-noc-mpso https://opencor mature an-noc-mpso https://opencor mature ao-mpso https://opencor mature ao-mpso https://opencor mature ao-mpso https://opencor mature ao-mpso https://opencor beta ao-mpso https://opencor beta ao-mpso https://opencor beta ao-mpso https://pencor beta ao-mpso https://opencor beta apple2fpga apple2fpga http://www.cs.s. stable	Conor Santifort	8 32 32 32 32 32 32 32 32 32 32 64 32 32 32 16 16 16 16 16 16 16 8 8 8 8 8	8 kintex-7 32 zu-2e 32 kintex-7 32 kintex-7 32 zu-2e 33 zu-2e 32 zu-2e 32 kintex-7 31 zu-2e 32 kintex-7 31 zu-2e 32 kintex-7 32 zu-2e 32 kintex-7 36 cyclone 36 arria-2 36 cyclone 37 arria-2 36 cyclone 37 arria-2 37 kintex-7 38 kintex-7 39 kintex-7 30 kintex-7 31 kintex-7 32 zu-2e 32 kintex-7 33 kintex-7 34 kintex-7 35 kintex-7 36 cyclone 37 arria-2 37 kintex-7 38 kintex-7 38 zu-2e	3 James hung in synthe James Jarea 0 3145 James Jarea 0 5102 James Jarea 0 5102 James Jarea 0 5102 James Jarea 0 6409 James Jarea 0 958 James Jarea 0 1073 James Brakel 1164 James Brakel 1165 James Jarea 1165 James Jarea 1165 James Jarea 1165 James Jarea 11765 James Jarea 11765 James Brakel 11765 James Brakel 11765 James Brakel 11765 James Brakel 11765 James Jarea 11765	6 6 100 6 6 188 6 6 3 16 6 3 16 6 3 17 6 3 1 16 6 3 1 17 6 4 4 4 4 7 7 7 7 8 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v28.2 28 ## v20.1 299 ## v20.1 192 ## i44.7  ## v20.1 169 ## q13.1 169 ## q13.1 17 ## q10.1 18 ## q10.1 19 ## q10.1	0.33 9.0   0.75 1.0   1.05 1.0   1.05 1.0   1.0	41.8 ILX 34.7 ILX 34.7 ILX 9.6 ILX 9.6 ILX 278.2 X 278.2 X 165.2 X  1 .3     8.1     0.5     0.3     39.1     24.2     14.7   14.7   15.9     14.7   18.7   19.9	y vhdl verilog verilog verilog verilog verilog verilog vhdl y verilog	31 sys0800 V1 25 a23 core V1 25 a25 core V2 25 a25 core V2 25 a25 core V3 26 a25 core V3 27 a25 core V3 28 processor 8 processor 90 aeMB col V3 90 aeMB col V3 90 aeMB col V3 90 aeMB V1 85 a0486 V3 86 a0486 V3 87 a0486 V3 88 a0486 V3 88 a0486 V3 88 a0486 V3 88 a0486 V3 98 a0486 V3 99 a083000 V3 99 a0846 V3 99 a083000 V3 99 a0846 V3 99 a0	Yes   N   N   N   N   N   N   N   N   N	4G 4	G Y G Y G Y G Y G Y G G Y	80 1 80 1 80 1 80 1 80 6	917 24 29 21 24 29 20 20 24 20 20 24 20 20 24 20 20 24 20 20 24 20 20 20 20 20 20 20 20 20 20 20 20 20	8 https://en.wikichi emulation of AM/9080 using bit-slice 8 has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amic-0 https://opencor stable amic-0 https://opencor mature amic-0 https://opencor mature an-noc-mpsoc https://opencor beta anocs https://jethub.c beta anocs https://jethub.c beta anocs https://jethub.c beta anocs https://jethub.c beta anor3000 https://opencor beta anor3000 https://opencor beta apple.Ztpga http://www.cs.d.stable apple.Ztpga http://www.cs.d.stable apple.Ztpga http://www.cs.d.stable apple.Ztpga http://www.cs.d.stable apple.Ztpga http://www.cs.d.stable apple.Ztpga https://opencor stable	Conor Santifort	32 32 32 32 32 32 32 32 32 32 32 32 32 3	8 kintex-7 32 zu-2e 32 kintex-7 32 kintex-7 33 zu-2e 32 kintex-7 32 zu-2e 33 kintex-7 32 zu-2e 33 kintex-7 36 cyclone 8 zu-2e 16 kintex-7 16 arria-2 16 arria-2 16 arria-2 16 cyclone 2 zu-2e 3 zu-2e	3 James hung in synthe James area o 3145 James area o 5102 James area o 5102 James area o 5102 James area o 968 James area o 968 James area o 968 James area o 1073 James Brakel 1164 James Brakel 31694 James Brakel 3479 James Brakel 717852 James James 717852 James Jam	6 6 100 6 200 6 188 6 2 2 6 3 1 6 3 1 6 3 1 6 4 4 4 47 A 6 6 4 2 65 6 A 2 438 4 4 2 65 6 4 9 6 8 8 6 9 6 9 6 6 9	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v20.1 127 ## v20.1 299 ## v20.1 192 ## 14.7 284 ## v20.1 192 ## 14.7 193 ## v20.1 192 ## 14.7 195 ## q13.1 199 ## q13.1 199 ## q14.1 191 ## q15.1 192 ## q18.0 193 ## q18.0 193 ## q18.0 194 ## q18.0 195 ## q18.0 195 ## q18.0 195 ## q18.0 195 ## q18.0	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	41.8 ILX 34.7 ILX 34.7 ILX 21.8 ILX 9.6 ILX 293.5 X 278.2 X 165.2 X  1 1 1	y vhdl verilog	31 sys0800 V1 25 a23_core V1 25 a25_core V2 25 a25_core V2 25 a25_core V3 26 a25_core V2 26 a25_core V2 27 a25_core V2 28 processor 90 aeM8_core V2 90 aeM8_core V2 90 aeM8_core V2 85 a0486 V2 85 a0486 V2 85 a0486 V2 22 a00CS pri 23 a00CS pri 24 a00CS pri 25 a00CS pri 26 a00CS pri 27 a00CS pri 28 a00CS pri 29 a00CS pri 30 a00CS pri 40 a00CS p		4G 4	G Y G Y G Y G Y G Y G Y G Y G Y G Y G Y	80 1 80 1 80 1 80 1 80 6	2917 24 5 3 2010 24 5 5 2010 24 6 5 5 2010 24 7 2014 24 7 2014 24 7 2014 24 7 2014 24 7 2014 24 7 2014 24 7 2014 24 7 2014 24 7 2014 24 7 2010 24	Bittps://en.wikichii emulation of AM9080 using bit-slice & has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amic-0 https://opencor stable amic-0 https://opencor mature an-noc-mpsoc https://opencor beta- ao486 https://opencor beta- ao68000 https://opencor beta- aoocs https://ipencor beta- aor3000 https://opencor beta- aor3000 https://opencor beta- apole/paga https://opencor beta- apole/paga http://www.acp.roprier apple/paga http://www.cs.c stable apuarus https://opencor stable aquarus https://opencor stable	Conor Santifort	32 32 32 32 32 32 32 32 32 32 32 16 16 16 16 16 16 32 32 32 32 32 32 32 32 32 32 32 32 32	8 kintex-7 32 zu-2e 32 kintex-7 32 kintex-7 32 zu-2e 32 kintex-7 32 zu-2e 32 kintex-7 38 zu-2e 38 zu-2e 38 zu-2e 36 cyclone 36 arria-2 16 arria-2 16 arria-2 16 arria-2 16 arria-2 16 kintex-7 32 zu-2e 32 kintex-7 34 kintex-7 46 arria-2 54 kintex-7 56 zu-2e 58 kintex-7 66 zu-2e 56 kintex-7	3 James hung in synthe James area o 3145 James area o 5102 James area o 5102 James area o 5102 James area o 6102 James area o 6103 James area o 6103 James Brakel 6103 James Brakel 1164 James Brakel 36094 James Brakel 31094 James Brakel 31094 James Brakel 70 227 James Brakel 70 200 3 James Brakel 70 200 200 200 200 200 200 200 200 200	6 6 100 6 6 188 6 6 3 16 6 3 16 6 3 17 6 3 1 16 6 3 1 17 6 4 4 4 4 7 7 7 7 8 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v8.2 28 ## # v20.1 299 ## v20.1 192 ## v20.1 192 ## v20.1 192 ## v20.1 193 ## v20.1 194 ## v20.1 195 ## q13.1 195 ## q13.1 197 ## q14.7 57 ## q18.0 107 ## v20.1 129 ## 14.7	0.33 9.0   0.75 1.0   1.05 1.0   1.05 1.0   1.05 1.0   1.05 1.0   1.05 1.0   1.06 1.0   2   1.00 1.0 2   1.00 1.0 1    1.00 1.0 1    1.00 1.0 1    1.00 1.0 1    1.00 1.0 1    1.00 1.0 1    1.00 1.0 1    1.00 1.0 1    1.00 1.0 1    1.00 1.0 1    1.00 1.0 1     1.00	41.8 ILX 34.7 ILX 34.7 ILX 9.6 ILX 9.6 ILX 278.2 X 278.2 X 165.2 X  1 .3     8.1     0.5     0.3     39.1     24.2     14.7   14.7   15.9     14.7   18.7   19.9	Y vhdl verilog verilog verilog verilog verilog verilog verilog y- verilog Y verilog	31 sys0800 V1 25 a23 core V3 25 a25 core V3 25 a25 core V3 25 a25 core V3 28 processor 8 processor 90 aeM8 cot V1 90 aeM8 cot V3 90 aeM8 Cot V3 10 aeM8 V4 85 a0486 V3 85 a0486 V3 11 ao68000 pri 12 ao0CS pri 12 ao0CS pri 13 ao83000 V3 19 ao83000 V3 19 ao83000 V3 19 ao83000 V3 19 de2 top V3 11 top V3	N N   N   N   N   N   N   N   N   N	4G 4 4G 4 4G 4 4G 4 4G 4 4G 4 4G 4 4G 4	G Y G Y G Y G Y G Y G Y G Y G Y G Y G Y	80 1 80 1 80 1 80 1 80 6	917 24 29 21 24 29 20 20 24 20 20 24 20 20 24 20 20 24 20 20 24 20 20 20 20 20 20 20 20 20 20 20 20 20	8 https://en.wikichi emulation of AM/9080 using bit-slice 8 has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amico https://opencor stable amico https://opencor stable amico https://opencor mature an-noc-mpsoc https://opencor mature an-noc-mpsoc https://opencor mature an-noc-mpsoc https://opencor mature any-1 https://opencor beta ao486 https://opencor beta ao486 https://opencor beta ao68000 https://opencor beta ao68000 https://opencor beta aocs https://ighthub.c beta aocs https://ighthub.c beta aocs https://ighthub.c beta aocs https://ighthub.c beta aocs https://opencor beta aor3000 https://opencor beta aor3000 https://opencor beta aor3000 https://opencor beta apple/Efgga apple/Efgga apple/Efgga http://www.c.s. stable aquarius https://opencor stable aquarius https://opencor stable aquarius https://opencor stable	Conor Santifort ARM7 Alberto Moriconi RISC Alireza Monemi uBlaze Alireza Monemi uBlaze Robert Finch RISC Aleksander Osman x86 Aleksander Osman x86 Aleksander Osman 68000 Aleksander Osman 68000 Aleksander Osman 68000 Aleksander Osman MIPS Aleksander Osman MIPS Aleksander Osman MIPS Songelig MiPS Aleksander Osman MIPS Songelig MiPS Aleksander Osman MIPS Songelig Songelig MiPS Aleksander Osman MIPS Songelig MiPS So	8 32 32 32 32 32 32 32 32 32 64 32 32 32 66 16 16 16 16 18 32 32 32 32 32 32 32 32 32 32 32 32 32	8 kintex-7 32 zu-2e 32 kintex-7 32 kintex-7 32 zu-2e 32 zu-2e 32 zu-2e 33 zu-2e 32 zu-2e 33 zu-2e 34 zu-2e 35 zu-2e 36 kintex-7 36 arria-2 16 cyclone 37 zu-2e 38 zu-2e 39 zu-2e 30 zu-2e 31 kintex-7 31 cyclone 32 zu-2e 33 zu-2e 34 kintex-7 36 zu-2e 35 zu-2e 36 kintex-7 36 zu-2e 37 zu-2e 38 zu-2e 38 zu-2e 38 zu-2e 38 zu-2e 38 zu-2e 38 zu-2e 39 zu-2e 30 zu-2e 30 zu-2e	3 James hung in synthe  James jarea o 3145 James jarea o 5102 3 James Brakef 6103 3 James Brakef 6409  James jarea o 968 James jarea o 1073 3 James Brakef 1164 James Brakef 31694 James Brakef 31694 James Brakef 31694 James Brakef 31694 James Brakef 317852 10 James Brakef 17852 10 James Brakef 17852 10 James Brakef 26009 3 James Jarea jumtivee James Brakef 17852 3 James Jarea jumtivee James Brakef 2700 3 James Jarea 1015 James Jarea 0 2053 3 James Jarea 0 2053	6 6 100 6 200 6 188 6 2 2 6 3 1 6 3 1 6 3 1 6 4 4 4 47 A 6 6 4 2 65 6 A 2 438 4 4 2 65 6 4 9 6 8 8 6 9 6 9 6 6 9	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v18.2 28 ## # v20.1 299 ## v20.1 192 ## 14.7 284 ## v20.1 192 ## 14.7 169 ## q13.1 169 ## q13.1 169 ## q13.1 169 ## q14.7 57 ## q18.0 167 ## v20.1 129 ## 14.7 155 ## v20.1 129 ## 14.7	0.33 9.0 0.75 1.0 1.05 1.0 1.05 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	41.8 ILX 34.7 ILX 34.7 ILX 21.8 ILX 9.6 ILX 293.5 X 278.2 X 165.2 X 1.3 I 8.1 I 1.0 I 0.0 I 1.3 I 1.4 I 1.5 I 1.5 I 1.6 I 1.7 I 1.7 I 1.7 I 1.8 I 1.8 I 1.9	y vhdl verilog verilog verilog verilog verilog verilog verilog yerilog yerilog y verilog y verilog yerilog	31 sys0800 V 25 a23_core V 25 a23_core V 25 a23_core V 26 a25_core V 31 a25_core V 32 a25_core V 32 a25_core V 32 a25_core V 32 a25_core V 33 processor 34 processor 40 aeM8_cor V 40 ae	Yes   N   N   Yes	4G 4	G Y G Y G Y G Y G Y G Y G Y G Y G Y G Y	80 1 80 1 80 1 80 1 80 6	2917 24 5 3 2010 24 5 5 2010 24 6 5 5 2010 24 7 2014 24 7 2014 24 7 2014 24 7 2014 24 7 2014 24 7 2014 24 7 2014 24 7 2014 24 7 2014 24 7 2010 24	Bittps://en.wikichii emulation of AM/9080 using bit-slice & has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amic-0 https://opencor stable amic-0 https://opencor mature amic-0 https://opencor mature an-noc-mpsoc https://opencor beta an-noc-mpsoc https://opencor beta an-noc-mpsoc https://opencor beta an-noc-mpsoc https://opencor beta an-noc-mpsoc https://iphub.c. beta anocs https://iphub.c beta anocs https://iphub.c beta anor3000 https://opencor beta anor3000 https://opencor beta anor3000 https://opencor setable apple://ippa. http://www.cs.d stable apple://ippa. http://www.cs.d stable apple://ippa. https://opencor stable apple://ippa. https://opencor stable apple://ippa. https://opencor stable apple://ippa. https://opencor stable apple://ippa.http://www.spropriet-	Conor Santifort	32 32 32 32 32 32 32 32 32 32 32 32 16 16 16 16 16 32 32 32 32 32 32 32 32 32 32 32 32 32	8 kintex-73 2 zu-2e 32 zu-2e 32 kintex-73 32 zu-2e 33 zu-2e 32 zu-2e 32 kintex-73 32 zu-2e 32 kintex-73 32 zu-2e 32 kintex-73 4 zu-2e 5 cyclone 6 arria-2 16 arria-2 16 cyclone 16 cyclone 17 zu-2e 18 kintex-7 16 arria-2 16 cyclone 18 zu-2e 18 kintex-7 16 cyclone 18 zu-2e 19 kintex-7 16 cyclone 19 zu-2e 10 kintex-7 16 cyclone 10 zu-2e 10 zu	3 James hung in synthe James area o 3145 James area o 5102 James area o 5102 James area o 5102 James area o 6102 James area o 6102 James area o 6103 James area o 6103 James Brakel 6103 James Brakel 8164 James Brakel 8164 James Brakel 8164 James Brakel 8164 James Brakel 7164 James Brakel 7165 James B	6 6 100 6 200 6 188 6 2 2 6 3 1 6 3 1 6 3 1 6 4 4 4 47 A 6 6 4 2 65 6 A 2 438 4 4 2 65 6 4 9 6 8 8 6 9 6 9 6 6 9	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v28.2 2 ## 14.7 284 ## v20.1 192 ## in4.7 284 ## v20.1 192 ## in4.7 193 ## q13.1 169 ## q13.1 169 ## q13.1 169 ## q13.1 175 ## q10.1	0.33 9.0   0.75 1.0   1.05 1.0   1.05 1.0   1.0	41.8 ILX 34.7 ILX 34.7 ILX 21.8 ILX 9.6 ILX 293.5 X 278.2 X 165.2 X 1.3 I 1.3 I 1.0	y vhdi verilog verilog verilog verilog verilog verilog verilog verilog y verilog	31 sys0800 V1 25 a23 core V3 25 a25 core V3 25 a25 core V3 25 a25 core V3 8 processor 90 aeM8 cor V1 90 aeM8 Cor V1 90 aeM8 V2 90 aeM8 V3 1 ao6800 pri 1 ao68000 pri 2 aoOCS pri 22 aoOCS pri 22 aoOCS pri 22 aoOCS pri 3 pri 4 pri 5 pri 6 pri 6 pri 6 pri 7 pri 7 pri 8 pri 9 pri	N   N   N   N   N   N   N   N   N   N	4G 4	G Y G Y G Y G Y G Y G	80 1 80 1 80 1 28 6	2917 24 25 2010 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	18 https://en.wikichi emulation of AMJ980 using bit-slice 8 has VHDL for AMD bit-slice chips 7 https://en.wikiped no MMU, shared cache 7 https://en.wikiped no MMU and the street of the
amber https://opencor stable amber https://opencor stable amber https://opencor stable amic-0 https://opencor stable amic-0 https://opencor mature an-noc-mpsoc https://opencor beta ao486 https://opencor beta ao486 https://opencor beta ao68000 https://opencor beta ao68000 https://opencor beta aocs https://ighthub.c beta aocs https://github.c beta aocs https://github.c beta aoocs https://goencor stable aquarius https://opencor stable aquarius https://opencor	Conor Santifort         ARM7           Albreta Monemi         MISC           Alireza Monemi         uBlaze           Alireza Monemi         uBlaze           Alireza Monemi         RISC           Aleksander Osman         x86           Aleksander Osman         x86           Aleksander Osman         68000           Aleksander Osman         68000           Aleksander Osman         68000           Aleksander Osman         68000           Aleksander Osman         MIPS           Aleksander Osman         MIPS           Gunnar von Boehn         68000           Stephen A Edwards         5502           Stephen A Edwards         5502           Thorn Aitch         SuperH-2           Thorn Aitch         SuperH-2           Thorn Aitch         ARM           ARM         ARM           ARM         ARM	8 32 32 32 32 32 32 32 32 64 32 16 16 16 16 16 32 32 8 8 8 8 8 32 32 32 32 32 32 32 32 32 32 32 32 32	8 kintex-7 32 zu-2e 32 kintex-7 32 kintex-7 32 zu-2e 32 zu-2e 32 zu-2e 33 zu-2e 33 kintex-7 32 kintex-7 34 kintex-7 35 kintex-7 36 cyclone 36 kintex-7 36 cyclone 37 zu-2e 38 zu-2e 38 zu-2e 38 zu-2e 38 zu-2e 38 zu-2e 38 kintex-7 39 cyclone 30 zu-2e 30 kintex-7 31 kintex-7 31 kintex-7 31 kintex-7 32 kintex-7 32 kintex-7 33 kintex-7 34 kintex-7 35 cyclone 35 zu-2e 36 cyclone 37 zu-2e 38 kintex-7 39 cyclone 37 zu-2e 38 kintex-7 39 cyclone 30 zu-2e 30 kintex-7 31 cyclone 31 zu-2e 32 kintex-7 33 kintex-7 34 cyclone 35 zu-2e 36 cyclone 37 zu-2e 38 zu-2e	3 James hung in synthe  James jarea o 3145 James jarea o 5102 3 James Brakef 6103 3 James Brakef 6409  James jarea o 968 James jarea o 1073 3 James Brakef 1164 James Brakef 31694 James Brakef 31694 James Brakef 31694 James Brakef 31694 James Brakef 317852 10 James Brakef 17852 10 James Brakef 17852 10 James Brakef 26009 3 James Jarea jumtivee James Brakef 17852 3 James Jarea jumtivee James Brakef 2700 3 James Jarea 1015 James Jarea 0 2053 3 James Jarea 0 2053	6 6 100 6 200 6 188 6 2 2 6 3 1 6 3 1 6 3 1 6 4 4 4 47 A 6 6 4 2 65 6 A 2 438 4 4 2 65 6 4 9 6 8 8 6 9 6 9 6 6 9	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v18.2 28 ## # v20.1 299 ## v20.1 192 ## 14.7 284 ## v20.1 192 ## 14.7 169 ## q13.1 169 ## q13.1 169 ## q13.1 169 ## q14.7 57 ## q18.0 167 ## v20.1 129 ## 14.7 155 ## v20.1 129 ## 14.7	0.33 9.0 0.075 1.0 1.05 1.0 1.05 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	41.8 ILX 34.7 ILX 34.7 ILX 21.8 ILX 9.6 ILX 293.5 X 278.2 X 165.2 X 1.3 I 8.1 I 1.0 I 0.0 I 1.3 I 1.4 I 1.5 I 1.5 I 1.6 I 1.7 I 1.7 I 1.7 I 1.8 I 1.8 I 1.9	y vhdl verilog verilog verilog verilog verilog verilog verilog y v	31 sys0800 V1 25 a23_core V1 25 a25_core V2 25 a25_core V2 25 a25_core V3 25 a25_core V3 26 a25 core V3 27 a25 a25 28 processor 38 processor 90 aeM8_cor V1 90 aeM8_cor V1 90 aeM8_V1 90 ae	yes   N   N   yes   N   N   yes   N   N   yes   N   N   yes   Y	4G 4 4G	G Y G Y G Y G Y G Y G	880 1 800 1 800 1 228 6 6 3 3 3 3 3 3	2917 24   2010 24   2010 24   2010 24   2010 24   2010 24   2014 24   2014 25   2010 24   2014 25   2010 24   2010	Bittps://en.wikichi emulation of AM/9880 using bit-slice & has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amic-0 https://opencor stable amic-0 https://opencor mature an-noc-mpsoc https://opencor beta aod86 mittps://opencor beta aod86 mittps://opencor beta aoos https://sithub.c beta aoocs https://www.accs stable apple2fpga http://www.cs.d stable apple2fpga http://www.syproprietz ARM. Cortex / https://www.aryproprietz ARM. Cortex / https://develop ASIC	Conor Santifort         ARM7           Conor Santifort         ARM5           Albreto Moriconi         RISC           Alireza Monemi         uBlaze           Alireza Monemi         uBlaze           Robert Finch         RISC           Aleksander Osman         x86           Aleksander Osman         68000           Aleksander Osman         MIPS           Stephen A Edwards         6502           Stephen A Edwards         6502           Thorn Altch         SuperH-2           Thorn Altch         SuperH-2           Tho	8 32 32 32 32 32 32 32 32 32 32 32 32 16 16 16 16 16 32 8 8 8 8 8 8 8 32 32 32 32 32 32 32 32 32 32 32 32 32	8 kintex-; 32 zu-2e 32 kintex-; 32 kintex-; 32 zu-2e 32 zu-2e 32 zu-2e 32 zu-2e 32 zu-2e 33 kintex-; 32 zu-2e 34 zu-2e 54 cyclone 55 cyclone 56 arria-2 56 cyclone 57 arria-2 58 zu-2e 58 kintex-; 56 zu-2e 59 zu-2e 50 zu-2e	3 James hung in synthe   James area o   3145     James area o   3145     James area o   5102     3 James Brakef   6409     James area o   968     James area o   968     James area o   1073     3 James Brakef   1164     James Brakef   3164     James Brakef   3479     4 James Brakef   3479     5 James Brakef   3479     6 James Brakef   3479     7 James James Brakef   3479     8 James Brakef   3479     9 James Brakef   3479     10 James Brakef   3479     10 James James James Brakef   3479     10 James   3479     3 James Brakef   3007     3 James Brakef   4071     4 James James   4071     5 James	6 6 100 100 100 100 100 100 100 100 100	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v20.1 127 ## v20.1 299 ## v20.1 192 ## 14.7  ## v20.1 193 ## v20.1 194 ## v20.1 195 ## v20.1 195 ## v20.1 195 ## v20.1 197 ## v20.1 199 ## 14.7 195 ## v20.1 197 ## v20.1	0.33 9.0   0.75 1.0   1.05 1.0   1.05 1.0   1.0	41.8 ILX 34.7 ILX 293.5 X 293.5 X 278.2 X 165.2 X 1 1.3 I 1.0.5 I 0.3 I 24.2 IX 41.0 ILX 23.7 ILX 23.7 ILX 23.7 ILX 2000.0 583.3 X	y vhdl verilog verilog verilog verilog verilog verilog yerilog yerilog y verilog verilog verilog verilog verilog verilog verilog verilog verilog yerilog verilog ver	31 sys0800 V 25 a23 core V 25 a25 core V 25 a25 core V 26 a25 core V 38 processor 8 processor 90 aeMB cor V 90 aeMB cor V 90 aeMB (cor V 91 a	Yes   N   N   Yes   N   N   Yes   N   N   Yes   Yes   N   Yes   Yes   N   Yes	4G 4 4G	G	80 1 80 1 80 1 80 1 80 1 80 1	2917 24   2010 24   2014 24   2014 24   2014 24   2014 24   2014 24   2014 24   2014 24   2014 24   2014 24   2014 24   2014 24   2014 24   2014 24   2014 24   2014 24   2010	Bittps://en.wikichi emulation of AM9080 using bit-slice & has VHDL for AMD bit-slice chips
amber https://opencor stable amber https://opencor stable amber https://opencor stable amic-0 https://opencor an-noc-mpsoc https://opencor mature an-noc-mpsoc https://opencor any-1 https://opencor any-1 https://opencor beta ao486 https://opencor beta ao486 https://opencor beta ao68000 https://opencor beta aoocs https://opencor beta aoolocs https://opencor beta apollo_acefer http://www.asc stable apole2fpga http://www.sc stable aquarius https://opencor stable ARC https://www.sy.propriet.	Conor Santifort         ARM7           Conor Santifort         ARM5           Albreto Moriconi         RISC           Alireza Monemi         uBlaze           Alireza Monemi         uBlaze           Robert Finch         RISC           Aleksander Osman         x86           Aleksander Osman         68000           Aleksander Osman         MIPS           Stephen A Edwards         6502           Stephen A Edwards         6502           Thorn Altch         SuperH-2           Thorn Altch         SuperH-2           Tho	8 32 32 32 32 32 32 32 32 32 64 32 32 32 16 16 16 16 16 32 32 32 32 32 32 32 32 32 32 32 32 32	8 kintex-3 2 zu-2e 32 zu-2e 33 kintex-7 32 kintex-7 32 zu-2e 32 kintex-7 32 zu-2e 33 kintex-7 32 kintex-1 32 kintex-1 32 kintex-1 32 zu-2e 4 cyclone 8 cyclone 8 cyclone 8 cyclone 8 zu-2e 16 cyclone 8 zu-2e 16 cyclone 8 zu-2e 16 i kintex-7 16 porprie 32 zu-2e 16 kintex-1 16 i kintex-1 16 i kintex-1 16 i kintex-1	3 James hung in synthe   James area o   3145     James area o   3145     James area o   5102     3 James Brakef   6409     James area o   968     James area o   968     James area o   1073     3 James Brakef   1164     James Brakef   3164     James Brakef   3479     4 James Brakef   3479     5 James Brakef   3479     6 James Brakef   3479     7 James James Brakef   3479     8 James Brakef   3479     9 James Brakef   3479     10 James Brakef   3479     10 James James James Brakef   3479     10 James   3479     3 James Brakef   3007     3 James Brakef   4071     4 James James   4071     5 James	6 6 100 100 100 100 100 100 100 100 100	## 14.7 175 ## v20.1 169 ## v20.1 127 ## v28.2 2 ## 14.7 284 ## v20.1 192 ## in4.7 284 ## v20.1 192 ## in4.7 193 ## q13.1 169 ## q13.1 169 ## q13.1 169 ## q13.1 175 ## q10.1	0.33 9.0   0.75 1.0   1.05 1.0   1.05 1.0   1.0	41.8 ILX 34.7 ILX 34.7 ILX 21.8 ILX 9.6 ILX 293.5 X 278.2 X 165.2 X 1.3 I 1.3 I 1.0	y vhdl verilog verilog verilog verilog verilog verilog yerilog yerilog y verilog verilog verilog verilog verilog verilog verilog verilog verilog yerilog verilog ver	31 sys0800 V 25 a23 core V 25 a25 core V 25 a25 core V 26 a25 core V 38 processor 8 processor 90 aeMB cor V 90 aeMB cor V 90 aeMB (cor V 91 a	N N   N   N   N   N   N   N   N   N	4G 4 4G	G	880 1 800 1 800 1 228 6 6 3 3 3 3 3 3	3917 24   3010	Bittps://en.wikichi emulation of AM/9880 using bit-slice & has VHDL for AMD bit-slice chips

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data i		repor com		S bli			MIPS /inst	clks/ KI		S src code	#src files	top file		fltg P ma	ax max by		r # pil d reg .	start las		note worthy	comments
arm4u	https://opencor	stable	Joanathan Masur, Xav	ARM7	32	32 aria-2	James Brake	f 1668 A	4 :	B 66 #	# q13.1	0.75	1.0	29.5 I	vhdl	12	cpu	Y yes	N 4	G 4G '	y 80	16	5 2013 201	4	university project	altera memory
arm9-soft-cpu	https://github.co	om/riscli	Li Xinbing	ARM9	32	32					1				verilog		arm9_con				Y		202	)	ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz
artemis	https://github.co		Sudharshan Sundaram	RISC	16										verilog		main_test '		N		N 18	8	2018 202		simple, educational uP with decent	
aspida	https://opencor		Sotiriou	DLX	32		James dated				# v20.1		1.0	Х	verilog		DLX_top '			G 4G			2002 200		DLX	compiled sync version
aspida	https://opencor		Sotiriou	DLX	32				_			7 1.00		71.7 X			DLX_top '		4				2002 200	9	DLX	compiled sync version
atlas_2K	https://opencor	beta	Stephan Nolting	RISC	16 16		James area  James Brake		1 :		# v20.1	0.80 7 0.80	1.0 1	72.2 ILX 75.9 ILX			ATLAS_2K '		N Y 64		08 N	8	2013 201 2013 201	-	ARM thumb like inst set ARM thumb like inst set	has MMU & full SOC features has MMU & full SOC features
atlas_2K atlas_core	https://opencor	beta	Stephan Nolting Stephan Nolting		16		James area		1 1				1.0 4				ATLAS_ZN				vi 80	8	2013 201		ARM thumb like inst set	non-MMU version
atlas_core	https://opencor		Stephan Nolting	RISC		16 kintex-7			1				1.0 2				ATLAS CP		N Y 64		y 80	8	2013 201	5	ARM thumb like inst set	non-MMU version
atmega8_pong	https://fr.wikive	stable		AVR	8	16 spartan-	3-5 James clock	c 2767 4	1 1	0 53 #	# 14.7	0.33	1.0	6.3 X	Y vhdl	37	avr_fpga_	Y yes	N 64	K 64K	Y 17	4	2017 201	7	several projects using avr core	uses Sauermann core
atmega8_pong	https://fr.wikive	stable		AVR	8	16 spartan-	3-5 James clock		1 1	1 53 #	# 14.7	0.33	1.0	6.0 X	Y vhdl		pacman_N		N 64	K 64K	Y 17	4	2017 201	7	several projects using avr core	uses Sauermann atmega16 core
attiny_atmega_	https://opencor	beta	Gheorghiu Iulian	AVR	8	16						0.33			verilog				N 64	K 128K	Y 72	32	2018 201	https://git.morgot	configurable AVR processor w/8 con	nfigurations
avr_core	https://opencor	stable	········ zepeteileil	AVR	8							7 0.33		19.7 X			avr_core '			IL ILUI	Y 72	32	2002 201	7	VHDL core also	
avr_fpga	https://opencor		Juergen Sauermann	AVR	8				1			7 0.33		24.7 X			cpu_core '	/	-	K 128K	Y 72	32	2009 201	0	extended lecture on FPGA uP design	
avr_fpga	https://opencor	stable	Juergen Sauermann	AVR	8				1			7 0.33			Y vhdl	20					Y 72	32	2009 201	https://fr.wikivers	extended lecture on FPGA uP design	missing module in atmega8_pong_vga
avr_hp	https://opencor	stable		AVR AVR	8				_			7 0.33		47.4 X			avr_core_p		N 64		Y 72 Y 17	32 4	2010 201	2	hyper pipelined (eg barrel) AVR Reduced AVR Core for CPLD	
avr8 avr-cpu	https://opencor	beta stable	Nick Kovach Sung Hoon Choi	AVR	8		-3 James Brake	1/4 6	_	410 +	# 14.7	0.33	1.0 79	92.2 A	verilog	++	IAVK	Y yes	IN D4	K 04K	1 1/	4	2010 201	2	Reduced AVR Core for CPLD	not a full clone, doc is opencores page
avrtinyx61core	https://onencor	beta	Andreas Hilvarsson	AVR	8		-3 James Brake	f 1243 6	-	194 ±	# 14	7 0.33	1.0	51.5 X	vhdl	1	mcu core	yes	N 64	K 128K	y 72	32	2008 200	9		
ax8	https://opencor		Daniel Wallner	AVR	8		6-3 James missi					7 0.33		45.3 X			A90S1200		N 64		Y 72	32	2002 201		both A90S1200 & A90S2313	inserted fake inst ROM
a-z80	https://opencor	stable		Z80	8							0.33			verilog		z80_top_c		N N 64	K 64K	Y		2014 202		gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spec
a-z80	https://opencor	stable	Goran Devic	Z80	8	8 kintex-7	-3 James Brake	f 1186 6		24 #	# 14.7	0.33	1.0	6.8 IX	verilog	24	z80_top_c	Y yes	N N 64		Υ		2014 202		gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spec
a-z80	https://opencor		Goran Devic	Z80	8				2:			ls 0.33			verilog		z80_top_c '	Y yes		K 64K '	Υ		2014 202	https://github.cor	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spec
b16	www.bernd-pay		Bernd Paysan		16		6-3 James Brake						1.0 1		0				N				2002 201	1	two versions: one/15 source files, d	
babyrisc	http://www.san		John Rible	RISC	8		<ul> <li>-3 James Brake</li> </ul>	ef 468 6		141 #	# 14.7	7 0.33	2.0	49.7 X			qs5_mix	Υ	N 64	K 64K	Y 15	8	1997 199	http://www.sandj	part of a three class course	memory rd/wt & ALU per clock
basic-cpu	https://embedd	stable	Justin Rajewski	RISC	8		2 1	6 640 6		407			40	26.2	verilog		L.CEO2		N N 6	V CAV >	16 Y		2018 201	3	16 inst, scrapped web page, 98 line	s of verilog, no call/rtn, bare core, excellent exam
bc6502	nttp://finitron.ca		Robert Finch	6502 MIPS	8 64		-3 James Brake	ef 619 6	_	197 #	# 14.	7 0.33	4.0	26.2 X	verilog bluespe		bc6502 mipstop		N N 64	K 64K	Y	32	2012 201	7 1.11 // 11	DI F. I I'LL DICCL I	bare source
bfcpu	https://www.cliff		Gregory Chadwick Clifford Wolf	Turing	8		-3 James Brake	f 422 6	_	245 4	4 14	7 0.01	4.0	2.0 X	B vhdl		cw6671		N N 64	V CAV Y	y 8	32	2003 200		no accum, data pointer and bracket	ta CHERI (Capability Hardware Enhanced RISC Ins
bit-serial	http://www.ciiii	Stable	Richard Howe	accum	16		-3 James Brake	422 0	-	345 #	# 14.7	0.01	4.0	2.U X	vhdl	_	top '	r yes	N 4		1 8 N 15	+	2020 202	nttps://en.wikipet	bit serial, 16-bit uP, very simple	supports Forth
bjx1	https://github.co	alpha	Brendan Bohannon	RISC	32		-3 James synta	y errors 6	-	٠,	# 14.7	7 1.00	2.0	-	verilog		exunit '	v	Y N 4		y 13	16	2017 201	2	128-bit memory path	based on SH-4, work suspended
blue	https://opencor		Al Williams	accum	16	16 spartan-	3-5 James remo					7 0.67		41.1 X	verilog	16	topbox v	reb	N 4		N 16	2	2009 201	n e	derived from Caxton Foster's Blue	http://www.voutube.com/watch?v=dt4zezZP8
bobcat			Stan Drey		16		-3 James Brake				_	0.67	_	14.0 X			bobcat co		N 64				1998 200	0		dead web links
brainfuckcpu	https://opencor	beta	Aleksander Kaminski	mem	8	3 kintex-7	-3 James Brake	f 110 6		432 #	# 14.7	7 0.08	2.0 1	57.2 X	verilog	1	brainfuck o		N Y		8	0	2014 201	http://www.cliffo	Touring machine like, 2ndary link is	aı adj prog & data mem size, terrible name
bst-cpu	https://github.co	stable	Yichun Ma	RISC	32	32 kintex-7	-3 James altera	a primitive 6		#	# 14.7	7 1.00	1.0	1			sc_compute	er	N 4	G 4G		32	2016 201	5	learning, pipeline uP	
bst-cpu	https://github.co	stable	Yichun Ma	RISC	32	32 arria-2	James Brake	f 1439 A		2 58 #	# q18.0	1.00	1.0	40.2 I	verilog	26	sc_compute		N 4	G 4G		32	2016 201	5	learning, single cycle uP	
btsr1arch	https://github.co	alpha	Brendan Bohannon	CISC	64	16					14.7	7		Х	verilog	149	bjx2	Y yes	Y N 25	6T 256T 1	Y 64	32	2018 202	https://www.yout	64-bit regs, 16x inst, 48-bit VM	BJX2 is superset of BtSR1, 4 data sizes
btsr1arch	https://github.co	beta	Brendan Bohannon	CISC	32	16 kintex-7	-3 James Brake	f 4762 6	10	0 167 #	# 14.7	7 1.00	1.5	23.3 X		11	bsrexunit '	Y yes	Y N 64	K 64K Y	Y 64	32	2018 202	1	is BtSR1, msp430 like, fltg-pt define	d 3 data sizes, no (R++) or (R) modes
bytemachine	https://github.co		c0pperdragon	forth	8								2.0 1				bytemacho		N N		Y 30		2016 201	7	top is Altera schematic	results are for 2016 bare core
c16	https://opencor	stable		С	16				1	6 57 ±	# 14.7			10.7 X			Board_cpm	nii yes		K 64K	Y	5	2003 201	2	8080 derivative, optional UART, 8-b	
c16too	https://www.sci	stable	Cole Design and Devel	RISC	16		_			271 #				38.9 X	VIIGI				N 64		N 20	8	2003		graphics capability	clock/2 and six phases
c88	https://github.co	alpha	Daniiel Bailey	accum	8							7 0.33		8.9 X							Y 10	8	2015 201		only 8 memory locations	used 3658 Dff, doesn't infer block or LUT RAM
c88	https://github.co	alpha	Daniiel Bailey	accum	8		3-5 James Dff g		2	54 #	_	0.33		6.7 X		_		Y asm	N 8		Y 10	8	2015 201		only 8 memory locations	used 3785 Dff, doesn't infer block or LUT RAM
cardiac cast_8051	https://opencor		r CAST Inc	accum 8051	_	12 spartan- 8 virtex-6	3-4 James Brake CAST I 820 s			2 81 #		7 0.30 L 0.33		38.5 X 5.0 X				Y asm Y yes	N 10	K 64K	N 10	32	2013 201		CARDboard Illustrative Aid to Comp Cast has uP related IP	ul 3 digit BCD arithmetic
cast_ba22	http://www.cas		r CAST Inc	RISC	32			1800 6	3	2 72	# 12	1.00		40.0 X				Y yes	10 64	6 4G	'	32		http://www.cast-i	Cast has up related IP	several versions, FPGA kits several versions, FPGA kits
cd16	http://anycpu.or		Brad Eckert		16		3-5 James Brake		J.	83 #	# 14.7		2.0		B vhdl	16	cd16		N 12			32	2003 200		Spartan-3 block RAM	bare core
cd16	http://anycpu.or	stable		forth	16		3-5 James Brake		-	7 31 #		7 0.67			Y vhdl	_	demosocex			BK 8M			2003 200		Spartan-3 block RAM	includes stack RAMs & some inst RAM
cf_ssp	https://opencor	stable	Tom Hawkins	?											conflue	ence	1		N				2003 200	9	confluence to VHDL	CF State Space Processor
cfm	https://github.co	om/cbiff	Cliff L. Biffle	forth	16										haskell				N 64	K 64K			2018 201			thi alu inst is ucoded, some missing ops
chip8	https://bitbucke		Carsten Elton Sørense		8	kintex-7					# 14.7	_			verilog			Υ	N				2013 201	https://en.wikiped	Verilog implementation of the Supe	
classic_HP_calc	https://github.co	stable		accum	56	10 kintex-7		f 1750 6		3 233 #	# 14.7	0.17	10.0	2.2 X	vhdl		classichp_ '	Y			N 40	7	2012			35 includes LED display driver & UART, for Papilio
classy_core_17	https://github.co	mature	Andreas Schweizer Roberto Hexsel	AVR MIPS	8 32		3 Andr	358 4	_	164 #	# 14.	0.33	1.0 1	51.2	vhdl vhdl				N N 4		Y 72	32	5 2017 201		adjuct to some custom logic	Implementing a CPU in VHDL parts 13
cmips c-nit	http://www.c-ni	stable	Sumit	RISC	16		3-5 James xilinx	L 752 4	-	3 100 #	# 14.7	7 0.67	2.0	14.5 X	verilog			Y yes m asm	N N 64		r Y 22	15	2003 200	1 nttp://www.ini.ui	5-stage pipeline, MIPS32r2 core RISC with several load/store modes	
coco3fpga		mature			8		3-33ames Amin	732 4		3 100 7	7 14.7	0.07	2.0	14.5 A	verilog	39		11 03111	14 14 04	N 04K	- 22	13	2007 201	http://www.davel	uses John Kent's 6809 & adds color	
coen_316_cpu	https://github.co	alpha	G.K Yvann Monny	RISC	32	32 kintex-7	-3 James does			127 #	# 14.7	7 1.00		47.0 X	vhdl	8	cpu_dp		N 3		N 20	32	2018 201	3	MIPS based, simulation DO files, I&I	D very small caches do not infer any RAM
cole_c16	https://www.sci	beta		RISC	16		6-3 James Brake							51.4 X		1	core '		N 64		N 20	8	2002 201	2 https://blog.classy	(7) clks per inst, complete SOC	
complete_8bit	https://www.qu	stable	Van-Lei Le		8					1 260 #	# 14.7	7 0.33	3.0 1	37.5 X	vhdl		computer I	N	N 9	6 128 '	Υ	$\perp \perp$	2016			memory_unit uses block RAM, IO ports pruned
copro6502	https://github.co		David Banks	CISC	8			rojects for eac	n core						Y VHDL 8			Y					2014 201			ARM2 & 32016 cores selectable by DIP switch on
copyblaze	https://opencor		Abdallah Elibrahimi	picoBlaze					_			7 0.33		57.5 IX	viilai		cp_copybl '		N 25		Y		2011 201		wishbone extras	
core_arm	https://opencor	beta	Konrad Eisele	ARM ARM	32		-3 James Brake	ef 1239 6		3 250 #	# 14.7	7 1.00	1.0 20	01.8 X			arm_proc	r yes	N 256	M 256M	++	16	2004 200			d missing files found in sourceforge dir, very little
cortex_m3 cosmac	https://www.clou		r Tobias Strauch Eric Smith	1802	32		-3 James Brake	f 244 6	-	270 #	# 14	7 0.33	1.0 3	55 5 Y	proprie vhdl		cosmac	Y asm	N N 64	K 64K	Y 100	16	2013	cortex ivi3 data sh	claims to be mature AKA COSMAC ELF of 1976	various academic papers, several projects Fmax is for bare core, runs CamelForth
cosmac	https://github.co		Eric Smith	1802	8				1	7 87 #		7 0.33			X vhdl	14			N N 64		Y 100	16	2009 202		uses PIXIE graphics core	modified to use block RAM
cosmacELF	https://hackada	stable	Winston Lowe	1802	8		- I I I I I I I I I I I I I I I I I I I	1 230 0	+	J.	2-4.1	0.00	1.0	X	scala		toplevel		N N 64		Y 100	16	2003 202	*	AKA COSMAC ELF of 1976	instructions on using Scala
cowgirl	https://opencor	errors			16		-3 James incor	nplete sou 6		T	14.7	7 0.67		T	vhdl		cowgirl	1			1 ~	8	2006 200		incomplete source code	
cpu_mcnally	https://www.so	unteste	lain McNally	accum							Τ				B system			Υ	N N 4	K 4K			201	1	for course, SystemVerilog HDL - Exa	m possibly same as simplecpu
cpu_takagi	https://github.co		Masayuki Takagi	RISC	16										verilog	3	cpu				16		2016 201	5		
cpu11			1801BM1	PDP11			2 1000		_	1 22-1		1	4.5	22.4	verilog	4.	1 1	Y yes	11		Y 70 13	8 8	2014 202		2 versions, PDP-11 uP reverse engir	ne USSR uP, no DEC prototype, proprietary die de
cpu16		stable			16		-3 James Brake	ef 347 6	-	364 #	# 14.7	0.67		02.1 X	vhdl		cpu16	+	N N 64		N 28	+	2000 200		P16 in VHDL	CPU24.vhd with width=16
cpu-16 cpu6502 true	nttps://opencor	es.org/p	Yvo Zoer	RISC 6502	16		3 James B : 1 :	f 1678 6	-	159 #	4 10-	0.67			vernog		cpu16 r6502 tc		N N 64		N 32	8	2019 202	1	no LUT RAM, uses block RAM	Altera register file
cpu6502_true_ cpu65c02_true	nttps://opencor	0.00.0.0			8				+			0.00		7.8 X 0.8 X					N N 64		Y	++			cycle accurate	
cpu8080	https://opencor	stable		6502 8080	8		6-3 James latch		+	47 ±		7 0.33		0.8 X 9.3 X			m8080	yes	N N 64		T	++	2008 202 2006 201		cycle accurate	on variants
cpu8080 cpu86	http://www.bt.l	stable beta	Scott Moore	8080 x86	8	8 kintex-7 8 kintex-7			1			7 0.33		9.3 X	vernog		m8080 cpu86 tor		N N 64		Y	+	2006 201		includes VGA display generator, thr	ht-labs offers several uP cores
cpu86 cpu-arm	https://aithub.co	om/tech	Hans Tiggeler Ankit Solanki	ARM	32		-5 panies brake	3421 0	1	12/ 7	T 14.	0.17	2.0	J.1 A	vhdl		processor				Y 80	16	2002 201		Design, implementation and simula	
cpugen	https://github.co	stable		RISC	32		-3 James Brake	f 474 6	+	192 +	# 14	7 0.67	1.0 2	71.8 IX					N N	3 40	1 00	10	2003 200		x86 .exe generates VHDL RISC uP	using 16 bit example
cpugen	https://opencor	stable		RISC	32				8			7 1.00		96.3 IX				Y asm	N N	+ +			2003 200		x86 .exe generates VHDL RISC uP	using 32 bit example
cpus-caddr	https://github.co		Brad Parker	lisp	32		- James Brake	-237		1 -5-1	2-4.1				verilog			Y lisp	Y 16	м 16к			2011 201		Verilog FPGA re-implementation of	
cpus-pdp11			Brad Parker		16										verilog			Y yes		K 64K	Υ	8	2006 201			disk emulator which uses a IDE disk as a backing
																		17	1							

_uP_all_soft folder	opencores or	status	author		data in		FPGA	repor com	LUTs ALUT	nults	blk ram m	F g	tool		clks/	KIPS /LUT	ven dor	src code	#src files	top file		fltg P m	nax max	byte	adr # mod	# P	start e vear		secondary web	note worthy	comments
cpus-pdp8	https://github		Brad Parker	PDP8	12 1	12 spa	artan-3	James Braket	1557	4	1	#	# 14.7	_		,		Y verilog	15 1	top	Y yes	N N	4K 4K			8 1	2004			A working PDP-8/i cpu with an RF08 di	sk emulator which uses a IDE disk as a backing
cqpic	http://www00	0.00.0	Sumio Morioka	PIC16		14 arr	ria-2	James ROM	paramete	• •		#	# q13.1	0.67	1.0		1	vhdl & v	5 (	CQPIC	Y yes	N Y 2	56 4K	Υ			1999	2004		LPM macros	
cray1 cray2_reboot	www.chrisfen		Christopher Fenton John Kula	CRAY1 CRAY2			ntex-7-3	James Braket	13463	6 19	10 1	L27 #	# 14.7	6.00	1.0	56.6	Х			cray_sys_1 & module		Y N 25				536 528	2010	2015	CRAY data sheets Cray 1, 2 & 3 docs		24-bit address registers 32-bit address registers
crisv32_reboot crisv32_axis_et	http://develor		Axis Communications		32 1													Y propriet			Y yes		4G 4G		128	16	2016	2017	http://developer	0	very dated product
dalton_8051	www.cs.ucr.e		Tony Givargis		8 8	_	ntex-7-3	James Brake	2725	6 1	1 1	105 #	# 14.7	0.33	1.0	12.7	х	vhdl		i8051_all		N N 6		-		10	1999	2003	nttp://developer.	ASIC	rery dated product
darkriscv	https://github		Marcelo Samsoniuk		-			James Brake		6	1 1	L67 #	# 14.7			117.2	Х	verilog	2 (	darksocv	Y yes		4G 4G	_		32	2 2018	2018	https://blog.hack		readme is descriptive, uses cache
dataflow_chap	https://openc		Rob Chapman, Steven Shawn Tan, Marcus Pe		16 1 16 1			James file W			-		14.7 # 14.7			80.4	х	vhdl		DataFlow		N 2			27	8	2003	2042	h	course work	4
dcpu16 df6805	nttps://gitnub www.hitechal		Snawn Tan, Marcus Pe Hitech Global			_		James Braket Hitech Globa				83			4.0		X	propriet		dcpu16_c	Y asm Y yes				3/	8	2009	2012	6805 data sheets	for the 0X10c game	4+ addressing modes, 4 & 5-bit reg /modefield
dfp	https://openc	or stable	Ron Chapman		8 8		ntex-7-3	James Brake	297	6			# 14.7			213.2	Х	vhdl	25 1	DataFlow	Y						2003	2009		8-bitter, generates a custom VHDL sta	ck machine, compiler is in Forth
dgb16	see FISA64		Robert Finch		16 1			James Braket	780				# 14.7				Х	verilog		00520		N Y				8			https://github.com		debug uP for fisa64
diogenes	https://openc		Fekknhifer Martin Gumm		16 1 32 3		ntex-7-3 ntex-7-3	James Braket	807	6	1 2		# 14.7 # 14.7			246.3	Х	vhdl vhdl	120		Y asm Y asm	N	1K	$\vdash$	_	32	2008 1995	2009		"student RISC system" University of Stuttgart, asic dsgn	case statmt others clause has problems
dlx calvino	https://github		Alessandro Calvino		32 3		itex-7-5	James en ors		0		#	14.7	1.00	1.0			vhdl	120			N 4	1G 4G			32	1553	2014		,	also supports Synopsys Design Compiler
dlx_chiara	https://github	.c stable	Alessandro Di Chiara				ntex-7-3	James Brake	2915	6		90 #	# 14.7	1.00	1.0	30.9	Х	vhdl	32 8			N 4	4G 4G			32	5 2017	2017		Course project, no RTL comments, VHI	
dlx_nicola	https://github	0.00.0	Nicola Vianello	DLX														vhdl	37 a	a-dlx	Y asm					32		2019		masters thesis	
dlx_palmiero	https://github		Christian Palmiero Joachim Horch		32 3 32 3	_		James design		6	_		# 14.7 # 14.7					vhdl vhdl	41 6	a-dlx			4G 4G		_	32	5 2015 1997			Course project, VHDL to netlist (STM /	
dlx_superscala dme	https://www.i	.c stable			16 1			James degne James Braket		6	-		# 14.7			20.4	х	verilog	49		Y yes Y yes	N 6		Υ	40	8	2016			Course project, Two inst/clock, doc in based on magic-16	computer & computer2 null dsgns: no outputs
dp32			Peter Ashenden		32 3			James errors		6			# 14.7					vhdl								32	2001		book, CDROM		timing delays in source code
dp8051	https://www.		Digital Core Design	8051	8 8												ILX	propriet			Y yes						1999			also PIC, HC11, 68000, 680x, d32pro	see more recent DQ8051CPU
dragonfly	http://www.le http://www.D		LEOX team		16 1 16 1			James Braket James Braket	788 332				# 14.7 # 14.7			139.3 640.7	X	vhdl verilog		dgf_core dspuva16		N 2		++	40	16	2001	2004	want 1-coro co-	unusual, uses FIFOs 16 bit data memory, 24 bit regs	broken web link
dspuva16 eco32	https://onenc	or stable	Santiago de Pablo Hellwing Geisse					James Braket	2339	6			# 14.7			45.5	ILX		14 (				2M 256M		61	32	2001	2014		MIPS like, slow mul & div	OLOVELL MED HIIK
eco32	https://openc		Hellwing Geisse		32 3			James Braket		6			# 14.7			29.1		Y verilog			Y yes		2M 256N			32	2003	2014		MIPS like, slow mul & div	
eco32f	https://github	.c stable	Stefan Kristiansson		32 3	_		James Braket			4 :		# 14.7		_	32.1	Х	0					256N	-	61		6 2014	2014		pipelined version of the eco32 CPU	
edge	https://openc	or alpha stable	Hesham ALMatary Synplicity	MIPS RISC	32 3 8 1			James Brake James signal		6 7	1	8 #	# 14.7 14.7		1.0	1.5	Х	verilog vhdl		edge_core		N N 4	4G 4G	Y	_	32 32	5 2014 2000	2014		Edge Processor (MIPS) part of Amplify documentation	MIPS1 clone
eight_bit_uc eight32	httns://githuh		Alastair M. Robinson	accum				Alasta appro		4	-	133		1.00		102.3	-	vhdl		eight_bit_u eightthirty		N 50		A Y	28	8	2019	2000	https://retroramh		full tool set, see github page for ISA description
ejrh_cpu	https://github		Edmund Horner	RISC				James Brake					# 14.7			141.6	Х	verilog		machine		"	0.11.500.11	Ť		16	2015		neeps, y rear or a me	see web archive for doc	an coorder, dee grands page for its recomption
electronfpga	https://github		David Banks	6502	8 8	8												Y vhdl			Y yes		4K 64K	Υ			2014	2020	https://en.wikipe		uses T65 core
ensilica	http://www.e		ensilica.com		32 1			ensilica	2200			200	4	2.00		181.8	IX	verilog		eSi-3250			4G 4G			16	5 2001	2016			room for 90 user inst, also as ASIC
ensilica ensilica	http://www.e http://www.e		ensilica.com ensilica.com		32 1 16 1	_		ensilica ensilica	1800 1100			200		1.50		166.7 145.5	IX IX	verilog verilog		eSi-3200 eSi-1600	Y yes		4G 4G		104 10 92 10		5 2001 5 2001	2016		verilog source included with license verilog source included with license	
ensilica	http://www.e		ensilica.com		16 1			ensilica	1100	6		160	+	1.00		145.5	IX	verilog		eSi-1650	Y yes		4K 64K		92 10		5 2001	2016		verilog source included with license	
ep16	https://github	.c beta	C.H. Ting	forth	16 5	5 kin	ntex-7-3	James Braket	837				# 14.7		1.0	203.6	Х	vhdl		ep16.vhd	Y yes			N	32		2005		PDF files	initialized Lattice memory blocks	5-bit instructions
ep24			C.H. Ting	forth				James substi	1020		3 1	167 #	# 14.7			135.6	Х	_		ep24	Y asm	N N	4K		27		2002	2002			removing stack clear: 503 LUT6 & 143MHz
ep32 ep32	https://www.i	amproprietar	C.H. Ting CH Ting		32 5	6 XP	2	C.H. Ting	3368	4	-	-	ispL	1.00	1.0	-	-	propriet vhdl	,	22	Y forth	N.	_	₩	_		2007	2018	https://wiki.forth	kindle book & RTL available: EP32 RIS I has eForth binary & source	RTL: \$25 from C.H. Ting now free
ep32 ep8080	https://github		C.H. Ting		8 8	8 kin	ntex-7-3	James Brake	1276	6	٠,	184 #	# 14.7	0.33	9.0	5.3	х	vhdl	4	ep32 ep80.vhd		N N E	4K 64K	Y			2002	2012	8080 data sheets		work related to eP16
ep994a	https://github	.c stable	Erik Piehl		16 1			James Braket	1340	6	5 2	286 #	# 14.7	0.83	3.0	59.0	Х	vhdl	10	ep994a	Y yes	N N 6	4K 64K	Υ		16	2016	2019			also tms9902 (uart) core by Paul Urbanus?
ep994a/icy99	https://github	0.00.0	Erik Piehl		16 1	_								0.83	5.0		L	verilog		tms9900	Y yes			Υ		16	2016	2020	https://hackaday.		also tms9902 (uart) core by Paul Urbanus?
eric5	http://www.e		Thomas Entner Shahzadik	forth RISC	9 8			entner-electi	110 366			60	# 14.7	0.42		229.1 63.5	I X	propriet		FRPverilos	.,	5	12 1K		45	3-4 6	2005	2011		25 MIPS: ERIC5xs, ERIC5Q two report PDFs & one Verilog file	
erp ez8	https://openc	0.00.0	Snanzadjk Howard Mao		8 1			James Braker					# 14.7	0.00		00.0	X			ez8_cpu	Y	1	56 4K	+	15	ь	2004		http://zhehaomai	the repert and er er er er er er	not sure inferred RAM correct?
f18a	http://www.g	re asic	Chuck Moore	forth	0 1	10 14111	itex 7 5	Junestreplac	011				24.7	0.55	2.0	33.0	^	propriet		czo_cpu	Y yes	11					2014	2024	nttp:// Enchadina		family of parallel processors
f21	http://www.u	ltr asic	Jeff Fox	forth		5												propriet									1997	2011		"machine forth", crazy address space	chip & simulator, AKA MuP21 or F21
f32c	https://github		marko zec, vordah, Da			32 atr	rix-7-3	zec & vordah	1048	6 4	33 1	185 #	# 14.7	1.00	1.0	176.5	Х	vhdl			Y yes	N Y	4G 4G	Υ	30	32	5 2014	2019		MIPS or RISC-V ISA, Arduino support	https://www.youtube.com/watch?v=55MzMH
fc16 fgpu	https://github		Richard Haskell Muhammed al Kadi	forth SIMT		32 zvr	nq7045	Muhammed	128K	6 192	167	#	# v17.2				x	propriet vhdl	34 I	fønu	V ves	Υ 4	4G 4G	v	_	32	2016	2017	https://dl.acm.org		hpt 11: VHDL By Example: Fundamentals of D vivado fltg-pt IP, benchmarks, wikipedia: GPGF
fisa32	https://github		Robert Finch	RISC				James Braket		6 3	2 1		# 14.7	1.00	1.0	43.7	Х	verilog			Y	N Y	10 10	Ħ		32	2014	2014	https://github.com	n/robfinch/Cores	made ing pen , benemiana, wimpedia. Gr
fisa64	https://github		Robert Finch	RISC				James Braket	10404	6 12	7		# 14.7			9.4	Х	verilog		FISA64		N Y					2015		https://github.com		need to use multi-cycle on mult
fisc	https://github		Miguel Santos		64 3	-		James errors		Α			# q18.0					vhdl	21			Y N		Υ		32	5 2018		http://www.archi		caches, VHDL & System Verilog versions, altera
flexgrip	https://github http://www.e		Miguel Santos Kevin Andryc	RISC GPU	64 3			James Braket	5036				# q18.0			26.1 11.0	X	system v		fisc_core			_	Y	85 6	32	5 2018 2013		http://www.archi		caches, VHDL & System Verilog versions, altera requested & received source files
flexgripplus	https://github	рере.	Josie Condia	gpgpu	32 3	32	/	- Jines brake	.2043	2 130		-50 #	14./	2.00	3.1	11.0		vhdl	-0	gpgpu_ml5		- /	+	$\vdash$	+		2013	2020		GPGPU based on G80 architecture of N	
fluid_core	https://openc		Azmathmoosa	RISC	8 1	12 kin	ntex-7-3	James Braket	956	4	- 3	381 #	# 14.7	0.33	1.0	131.7	Х	verilog	-	FluidCore		N Y				8	2015	2015		data width adj., mem sizes adj.	
forth_cpu	https://anycpi		Richard Howe		16 1				474		_   _					400.5	Ų.	vhdl	11 1		$\perp$		46	$\vdash$	$\perp$	$\vdash$	2013	2020	http://www.aholr	https://github.com/howerj/forth-cpu	based on J1 uP, used to operate DIY GPS recie
forth_kf532 forth-cpu/h2	https://github		Tarasov Ilia Richard Howe	forth forth				James no *.c	1719 1858	6 4			# 14.7 # 14.7			100.3 53.8	X	vhdl Y vhdl	11 1	kf532 ton	N	N Y	1K 16K 4K 64K	++	25	$\vdash$	2013 2017	2013	https://github.com	no trace of source code on web H2 Forth SoC. VHDL reads *.hex & *.hu	derived from J1, hex & bin files in 2/16/2018 to
fpag4_risc16_1	http://www.fr		Van Loi Le				ntex-7-3	James deger		6	1		# 14.7			33.3		verilog		Risc_16_b	Y	N Y 6	4K 64K	$\vdash$	13 4	16	2017	2017	J.J.J.J.J.J.J.COI		ncomplete Risc_16_bit module
fpg1	https://github		Hrvoje Čavrak	PDP1														Y verilog	31 (	cpu		N 4	4K 4K					2019		video display of PDP-1 console, a miste	
fpga4_8bit_up	http://www.fp		Van Loi Le	accum	8 8			James Braket			1 2	200 #			3.0	85.3	Х	vhdl	9 (	computer			96 128		10	2	2016		book: LaMeres In		16 input & 16 output ports fill out 256 byte ad
fpga4_mips_5p fpga4_mips16_	http://www.fp	og errors og stable	Van Loi Le Van Loi Le		32 3 16 1			James deger James Brake		6	- + -	- "	# 14.7 # 14.7			363.1	х	verilog verilog	ρ.	mips_16		N N 4	4G 4G 5K 65K		13	32 8	5 2017 2017	2017			ncomplete same prog & data mem and alu as mips16_16_
fpga4_mips16_ fpga4_mips16_	http://www.fr		Van Loi Le		16 1			James Brake		6			# 14.7			405.0	X	vhdl		mips_vhdl		N 6			8	8	2017	2017			actual prog & data mem and alu as mips16_16_ actual prog sz=16, actual data mem sz=256
fpga4_up8_12	http://www.fp		Van Loi Le	accum	8 1	12 kin		James deger		6			# 14.7		1.0			verilog		microcontr	oller	N					2016	2016			ncomplete
fpga-64	http://www.s		Peter Wendrich Mike Stirling		8 8		ntex-7-3	James Braket	2210	6	2 :	156 #	# 14.7	0.33	4.0	5.8	Х	Y vhdl	26	fpga64_cc		N N 6			_	26	2005	2008	https://c		altera top level schematic
fpga-bbc fpgacomputer	nttps://github		Mike Stirling Milan Vidakovic			-	ria-2	James errors		Δ		#	# q18.0	0.67	4.0			vhdl Y verilog	10	computer		N N 6			25	8	2011	2016	https://www.mik	BBC micro, uses t65 uP 16-bit CPU, 64KB, UART (115200 bps),	also ZX-spectrum retro project
fpgacomputer	https://github		Milan Vidakovic					James errors		6	-		# 14.7					Y verilog		computer		N N 6				8	2018	2018	https://mvidakov	16-bit CPU, 64KB, UART (115200 bps),	
fpgammix	https://github	.c stable	Tommy Thorn	MMIX	64 3	32 arr	ria-2	James Brake	11605	A 8		94 #	# q13.1	1.50	4.0	3.0	Ι	system	3 (	core	Y yes	Y Y 1	6Q 16Q	Υ :	256	288	2006	2014	https://en.wikipe	clone of Knuth's MMIX	micro-coded
fpz8	https://openc		Fabio Pereira		8 8			James Braket			16	- "	# 14.7	0.00			1	vhdl		fpz8_cpu_		N Y				LT	2016				Altera megafunctions (mem)
free_risc8 free6502	https://web.ar	rcl stable	Thomas Coonan David Kessner	PIC16 6502	8 1			James Braket James Braket					# 14.7 # 14.7			132.2 24.6	X	verilog vhdl	8 (	cpu free6502		N N 6			+	$\vdash$	2002 1999	2011	https://web.archi http://www.spro	ve.org/web/20120309123835/http://w	ww.mindspring.com/~tcoonan/index.html
ft64	https://githuh		Robert Finch	RISC			ILCX-7-3	Jailles Didke	040	-	+	.55 #	14./	0.33	4.0	24.0	^	verilog		FT64v3b			6E 16E		$\dashv$	$\vdash$	2017	2018	https://www.sproi		amazon kindle book, L1 & L2 icaches & L1 dcac
fx68k	http://fx68k.fx	cat untested	Jorge Cwik	68000	16 1	16												system	3 1	fx68k	Y yes	N 4	4G 4G	Υ		16	2018	2021		Cycle accurate, see http://atari-forum.	com/viewtopic.php?f=28&t=34730#p358139
gl85	http://simlab.	ec stable	Alex Miczo	8085	8 8			James gate l		6				0.33			Х	vhdl		i8085	Y yes	N N 6					1993		http://www.fpga.	also a TTL implementation in VHDL	
gpu	https://openc		Diego A. Idarraga		_			James errors		6	_		# 14.7					vhdl	21 (			Υ		<b></b>	+		2015	2015			coding errors
gumnut	http://digitald		Peter Ashenden Kevin Phillipson	RISC 68HC11				James Braket James Braket		Δ 1			# 14.7 # a13.1			220.7 11.3	IX	verilog vhdl		gumnut-rt gator upr		N Y 2			+	8	2007 2008	2011	https://www.e-ii	see Digital Design: An Embedded Syste top level is schematic	ems Approach Using VHDL
gup	nttps://openc	oi stable	Keviii Pillilipson	00HC11	0 I S	o arr	ııd-Z	names Braket	925	A   1	1 3	LZ/   #	#  Q15.1	U.53	4.0	11.5		vridi	25	gator_upr	ı yes	IN IN 6	+∧   b4K	ſ		$\perp \perp$	2008	2011	nttps://www.mil.	top ievei is scriematic	

_uP_all_soft folder	opencores or prmary link	status	author	style /	data ins	t FPGA	repor com		LUT?	blk ram	F max	e tool		ilks/ KIPS	ven dor	src #	top file	tooi g chai fltį	m Hav'd		byte t	adr mod	# Pi	start last	secondary web	note worthy	comments
hack	https://gitlah.co	om/x653/r	Michael Schroder	accum	16 16	;			Ħ	÷					1	vierilog	24 cnu			2K 32K	N	-	2	2016	https://www.nan	CPU used to run Tetris	book: Elements of Computing Systems
hack			Peter Clarke	accum	16 16				++	_					X	verilog				2K 32K		_	2	2016	https://www.nan	CPU used to run Tetris	book: Elements of Computing Systems
hack	https://github.o			accum	16 16	:	Wu Ha not o	26	7 4	-			1		Ĺ	verilog				2K 32K		+	2	2020	https://www.nan	CPU used to run Tetris	book: Elements of Computing Systems
			James O. Hamblen	accum	16 16	cyclone.10	James alter		0 4	1	20/1	## q18.0	0.67	2.0 852.7	+	verilog				56 256		4		2020		from Hamblen 2008 "Rapid prototypi	
hamblen_scom	httn://hamblen	n. stable	James O. Hamblen	accum	16 16	cyclone-10			5 4	1		## q18.0		2.0 283.5	+		2 DE2 TOP			56 256		4		2008	http://hamblen.e	from Hamblen 2008 "Rapid prototypi	
harvard arch	https://githuh.c	com/omar	omarelhedaby	RISC	32 3		James alter	0 150	47	+ *	100	## Q10.	0.07	2.0 203.3			135 harvard_pr		I Y	30 230	- 14	7		2021	neep.//nambien.e	nom nambien 2000 - Kapia prototypi	many source files
hc11core	http://www.gm	n stable	Green Mountain Comp		8 8	kintex-7-3	James Brake	ef 2190	1 6		127	## 14.	7 0.33	4.0 4.8	x		1 hc11rtl		N 6	4K 64K	N <sup>c</sup>	53	8	2 2000	6811 data sheets	restricted use license, with correction	
hd63701	Trapelly to the trapelly	0.00.0	Tsuyoshi Hasegawa	6801	8 8		3 James Brake			1 3		## 14.		4.0 1.8	x		6 HD63701			4K 64K		,,,		2014	doll data silects	Used in Atari game console, 6801 clor	
hf-risc	https://openco	r stable	Sergio Johann Filho	MIPS	32 32	kintex-7-3				4		## 14.		1.0 79.2	x		9 spartan3e_			1G 4G	Y 4	11	32	2016	https://github.com	MIPS I subset, no multiplier	
hicovec	https://openco	or beta	Harald Manske, Gundo	RISC	32 3		James com				113			1.0				Y asm N		10 10	Y		32	2008 2010	Tittp3.//gitildb.co.	hybrid scalar & vector processor	
hive	https://onenco		Eric Wallin	stack	32 10	arria-2	James Brake			8 24	283	## 013.		1.0 199.4	ILX	verilog	hive_core	Y N	++	_	N 4	10	10	8 2013 2015		4 symetrical stacks, eight threads via	l nineline harrel
hp86b	https://citec.go			Capricorn	8 8		5 James unre		_	0 2-1		## 14.		2.0		verilog		<del>' ' ' '</del>	+	_	<del>- "</del>		64	2010	https://en.wikine		picoblaze uart uses LUT4s
hpc-16	https://onenco	r beta	Umair Siddiqui	RISC	16 16		James Brake		1 6	_		## 14.		1.0 116.6	v			Y asm N	1 6	4K 64K			16	2005 2015	neeps.//en.wikipe	daes i icobiaze, emdaites in oob	picobiaze dare daes co 143
hrm-cpu	https://github.c		Alexandre Dumont	accum	8 16		Jailles Blake	07.	1 0		132	## 14.	0.07	1.0 110.0		verilog	20 Cpu		1 0	41 041	γ .	16 2	10	2018 2019		modelled on "Human Resource Mach	ine"
i8051	nttps://gitilub.t	stable	Tony Givargis	8051	8 8		James Brake	ef 2690	3 6	1 1	105	## 14.	7 0.33	4.0 3.2	_		9 i8051 all			4K 64K		10 2		1999 1999		author has book & course	Embedded System Design: A Unified Hardwa
	https://gitlab.co		. ,				James Brake	2090	, 0	1 1	105	## 14.	0.33	4.0 3.2				y N					16		haran Manakada		,
ice_mk2	nttps://gitiab.co	o alpha	Mario Hoffmann	RISC	16 16												- 10p				N :			2020 2020	nttps://nackaday.	io/project/174049-ice-cpu-mk-ii	variant of fpga4student
iDEA	https://github.o		Hui Yan Cheah etal	RISC	16 32		Liu Ch unab	HE 32	1 6	1 2	405	13	0.67	1.0 845.3	Х		22 cpu_top			4K 64K	N 2	24	32	9 2011 2016	The IDEA DSP Blo		from GitHub, rq'd NOPs lower actual results
ignite_ptsc		asic	George Shaw	forth	32 8	_			-					1.0		proprieta		N	1 4	4G 4G				1995 2002			PTSC web site had full documentation
igor	https://github.o	errors		lisp		kintex-7-3	James missi	ing files	6			## 14.	0.33	1.0		vhdl			++					2010 2010		IGOR - A microprogrammed LISP mac	
iitb-proc	https://github.o		Preetam Pinnada	RISC	16 16	5						_			-		17 iitb_proc	N			$\vdash$			2020		course project for EE224 @EE.IITB, for	
inst_list_proce	https://openco	P	Mahesh Palve	accum	8 1	kintex-7-3	James using	3 786	5 6	1	340	## 14.	0.33	1.0 142.6	Х	verilog	34 top	Y N		28 1K	3	32	$\vdash$	2014		p-p-e	UART, SPI & timer included
instant-soc	https://www.fp	<u>b</u> eta		risc-v	32 3	!		1	$\perp$			_	+		$\sqcup$	vhdl		N		4G 4G	Υ	$\perp$	32	2020			perpherials, unused instructions omitted
ion	https://openco		Jose Ruiz	MIPS	32 32		James Brake			_		## 14.		1.0 106.0	IX		12 mips_soc			4G 4G			32	2011 2018	https://github.co		new version not ready, keeping old numbers
J1	www.excamera	a. stable	James Bowman	forth	16 16		James area		3 6	1		## v20.		1.0 1061.1	Х			Y forth N		4K 64K	- 2			2 2006 2015	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks
J1	www.excamera	a. stable	James Bowman	forth	16 16		James Brake		5 6	1		## 14.		1.0 431.0				Y forth N		4K 64K	1			2 2006 2015	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks
J1a	www.excamera	a. stable	James Bowman	forth	16 16	kintex-7-3	James DFF	ex 518	3 6			## 14.7		1.0 636.1	Х	verilog		Y forth N		4K 64K	1	20	ШΤ	2 2006 2017	https://github.com	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
J1a32	www.excamera	a. stable	James Bowman	forth	32 10	kintex-7-3	James DFF	ex 930	6		358	## 14.7		1.0 384.4	Х	verilog		Y forth N	6	4K 64K	- 2	20		2 2006 2017		uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
J1b	www.excamera	a. stable	James Bowman	forth	32 16		James DFF e		2 6			## 14.		1.0 115.5	Х			Y forth N		4K 64K	1 2	20		2 2006 2017		uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks
J1b_16	www.excamera	a. stable	James Bowman	forth	32 10		James DFF							1.0 223.4		verilog		Y forth N		4K 64K				2 2006 2017		uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks
i1sc	https://github.o		Steffen Reith	forth	32 10		1 1	1					<del>                                     </del>			scala	11 i1	Y forth N		4K 64K		20		2017 2018		J1 reimplemented using Scala/Spinal	
j1vh	https://github.o		Theo Hussey	forth	32 16				+						1			Y forth N		4K 64K				2019		VHDL clone of J1 forth CPU	altera block RAM
iam	https://github.o		Johan Thelin etal	RISC	32 3	kintex-7-3	James Brake	ef 1396	5 6		159	## 14.	7 1.00	1.0 113.7	x		17 cpu_sys			28K 128K	<del> </del>		32	5 2002 2014		serial multiply & divide	took out clock divider
jam	https://github.o	c stable	Johan Thelin etal	RISC	32 3		James Brake							1.0 104.2	X		17 cpu 17			28K 128K			32	5 2002 2014		serial multiply & divide	took out clock divide:
jane nn	neeps.//grando.e		Suresh Devanathan	RISC	4 8		James Brake	of 723	3 6					1.0 81.4			3 Processor	v	1112	ZOIN ZEOIN			16	2002		neural network microprocessor, spec	l ialized registers
ica			John Cronin	RISC	8 3		James repla			3 3		## 14.		1.0 15.8		verilog			++	_			16	2002			altera memories
jcore aka sh2	httn://www.i-c		Jeff Dionne. Rob Landl	SH2	32 10	i iiiiccx 7 5		to run m				1111	0.55	1.0 15.0			136		++	_			10	2014 2016	https://www.vou		Americans in Japan
jimmy	https://github.c	com/kuash	Eduardo Corpeño	RISC	8 8	<u> </u>		10.10.11.11	T T	1127121					IX		-0.0	y N	1 Y 2	56 256	ν .	16	4	2020	nttps://www.jou		vendor neutral source code
iop	https://onenco	r stable	Martin Schoeberl etal	forth	16 16		Martin Scho	e 2000	1 4		100	g10 (	0.67	1.0 33.5	1					56K 256K		10	7	2004 2014		https://github.com/ion-devel/ion	java app builds some source code files
jpu16	https://github.c		Joksan Alvarado	RISC	16 26		James missi			_	100			1.0		-		Y asm N				_	16	2012		32 deep call stack, 8 addressing mode	
k1	http://mcforth	net/	Klaus Kohl-Schoepe	forth	16 16	KIIILEX-7-3	Janies Inissi	IIIg IVAIVI I	" "	_		14.	0.07	1.0	-		11 K1	Y forth N		4K 64K		24	10	2020		based on J1, Quartus project file	
k68	https://onenco	or alpha	Shawn Tan	68000	16 16	kintey-7-3	James Brake	ef 2392	2 6	_	24	## 14.	0.67	4.0 1.7	x		15 k68_cpu				v		16	2003 2009		68K binary compatible	
kcp53000	https://github.c		Samuel Falvo II	risc-v	64 32		James trimr			_				1.0 142.9		verilog Vierilog	4 polaris	V voc N	V 1	6E 16E	v		32	2016 2017	https://github.com		uses state machine RTL generator
kestrel-2	kostrolcompute	e stable	Samuel Falvo II	forth	16 16		James Brake		5 6		_	## 14.		1.0 157.2	_		27 M_kestrel			4K 64K	· .	20	32	2 2012 2015	https://backaday		M_j1a runs at 244MHz & 368 LUTs
kgp-risc	https://github.e	com/krant	Kiran & Aluru	RISC	32 32		Jailles Blake	75.	7 -	· °	1/2	## 14.	0.07	1.0 137.2		verilog	27 IVI_KESLIEI	y N		1G 4G	<del> '</del>	20		2012 2013	IILLUS.//IIaCKauay.	only two register fields + shift amoun	
klc32	https://gitilub.t	r planning	Robert Finch	RISC	32 32		James Brake	ef 3790	1 6	4 1	200	## 14	7 1.00	4.0 13.2	v		25 KLC32	Y N		IG 4G	v	_	32	2018 2020	https://github.com	. ,	-
kpu	https://dithub.c		Andrea Corallo	RISC	32 3		James missi			2 1		## 14.		1.0 3.0	x,	verilog verilog			1 Y 4		H-1		32	2011 2012	http://gitilub.com	single ported block RAM register file : KPU is a minimal system on chip writi	
kraken16	https://poople		Bruce R. Land	RISC	18 18	KIIIICK / J	James Brake		1 6	3 1		## 14.	2.00	1.0 662.3	X		1 DE2_TOPk		I N 2		N 2		16	2010 2018		Cornell course material	len used as testbelich for the KFO tole
ks10	http://www.tor	c alpha	Rob Dovle	PDP10	36 36		2 Rob Dovle	4427		15	50	## 14.		2.0 5.6	X		39 esm ks10		N	30 230	N .		10	2011 2014	nttps://people.ec	36-bit accum & 18-bit adrs	ucf file, most tests pass
	http://www.tec		Arlet Ottens	6502	8 8		2 KOD DOVIE	442	/ 0	13	30	## 14.	1.00	2.0 3.0		verilog	33 [ESIII_KS10		I N 6	4K 64K	Y	_		2011 2014	hadaa //laalalaaa aa	Apli al/adat/face/CE02/	uci file, filost tests pass
ladybug lattice6502	https://github.t	r beta	Ian Chapman	6502	8 8		James Brake	of 4942	2 6	_	214	## 14	7 022	40 26	v		3 ghdl proc			4K 64K		_		2010 2010	nttp://iadybug.xs	targeted to LCMXO2280	
latticemico32	http://www.lat		Yann Siommeau, Mich	LM32	32 3		James Brake		-	4 30	140	## q13.	0.33	1.0 55.0	LX		24 lm32_cpu		1 Y 4		Y	+	32	6 2006 2017	hadaaa //aaa aadaaa	optional data & inst caches	Diamond3.10: see Im32 & misoc folders
latticemico32	http://www.lat	tt stable	Yann Siommeau, Mich	LM32	32 3		Lattice Semi			4 30		## U13.		1.0 38.8	LX	verilog	24 IIII32_cpu		1 Y 4		Y	_	32	6 2006 2017	https://en.wikipe	optional data & inst caches	Diamond3.10; see Im32 & misoc folders
latticemico32	http://www.lat		Lattice Semiconductor	RISC	8 1		Lattice Semi		5 4		104			2.0 64.4			24 lm32_cpu			56 4K	Y	+	32	2005 2010	https://en.wikipe	optional data & inst caches 16 deep call stack, four configuration:	
lc-2	http://www.idl		Eric Frohnhoefer	CISC	16 16		James gate			+ 1		## 14.			ILA		10 isp8_core 13 lc2_all	y yes N	1 6		N 1		8	2003 2010	https://en.wikipe	from book: 978-0072467505 by Patt 8	
Ic-2	https://github.o		Sudhanshu Gupta	RISC	16 16	killtex-/-3	James gate	icvei prili		+	$\vdash$	п# 14.	0.07	2.0	$\vdash$	vhdl		Y asm N					8		https://en.wikipe	from book: 978-0072467505 by Patt 8	
			Warren Seto	AA64	64 32	kintov 7.2	James Brake	ofiold	-	+	$\vdash$	## 14.	7 1.00	1.0	Н.	viilai	2 arm_cpu			4K 64K	Υ .		32	2017	nccps.//en.wikipe	coursework, limited ISA, 3 versions	single cycle, inst: LDUR, STUR, ADD, SUB, ORR
legv8	https://github.c		Warren Seto	AA64 AA64	64 3		James Brake		1 6	2	15/	## 14.		1.0 210.5			2 arm_cpu 2 arm_cpu			IG 4G			32	2018 2019		coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A
legv8	https://github.		Warren Seto	AA64	64 32		James Brake		4 6	+ 2				1.0 210.5			2 arm_cpu			1G 4G			32	2018 2019			inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, I
legv8	https://github.	sidule	Matthew Olsson	ΔΔ64	64 3		James Brake		1 6	1 2		## 14.		1.0 155.0						1G 4G			32	2018 2019		another implementation	legv8 from Patterson & Hennessy 2017
legv8 lem1_9	https://gitiiUD.0	or alpha	James Brakefield	accum	1 9	KIIIICK / 3	James Brake	-	5 6	1 4	171	## 14.			IX	verilog vhdl	2 lem1_9			32 2K			32	1 2016 2017		single bit at a time, absolute adrs	regvo nom Patterson & nemiessy 2017
	https://openco		James Brakefield	accum	1 9				3 6	+ 1							3 lem1_9						64	1 2003 2009		logic emulation machine	
lem1_9min	nttps://openco		James Brakefield		1 9		James 1 sta		7 6	1		## 14.5		1.0 227.2						12 2K			04	1 2016			A in day assistance (in) ( in) (in) (i) ( in)
		or beta		accum			James 1 sta	g 14	7 6	1	_	_					2 lem1_9ptr 2 lem16_18r			_	N 2		$\vdash$				4 index registers: (ix),(ix),(ix++),(ix+off)
lem1_9ptr	https://openco	al-le-	James Brakefield	accum	16 18		James Brake			1		## 14.							_			,,	$\vdash$	1 2010 2018		variable bit-length memory read/writ	
lem16_18	https://openco	e.pe	James Beels C. L.			■KINTex-/-3	James 1 sta			1	195			1.0 216.7 1.0 453.5	IX		2 lem1_9		I Y 3		N 2		$\vdash$	1 2016		binary & BCD digit addition, speed mo	
lem16_18 lem4_9	https://openco	or beta	James Brakefield	accum						-											N 2	24	i I			IDIDARY & BCD digit addition, speed mo	
lem16_18 lem4_9 lem4_9ptr	https://openco https://openco	beta beta	James Brakefield	accum	4 9	zu-2e	James 1 sta		0 6	0		## v20.:			IX		2 lem1_9ptr				NI -	24					4 index registers: (ix),(ix),(ix++),(ix+off)
lem16_18 lem4_9 lem4_9ptr lem4_9ptr	https://openco https://openco https://openco	beta beta beta beta	James Brakefield James Brakefield	accum	4 9	zu-2e kintex-7-3	James 1 sta	ge 151	1 6	_	151	## 14.	0.24	1.0 240.0	IX	vhdl	2 lem1_9ptr	Y N	1 Y 5	12 2K		24	22	1 2016	http://www.ac	binary & BCD digit addition, speed mo	4 index registers: (ix),(ix),(ix++),(ix+off)
lem16_18 lem4_9 lem4_9ptr lem4_9ptr lem4_9ptr	https://openco https://openco https://openco https://github.o	beta beta beta beta c stable	James Brakefield James Brakefield Wolfgang Puffitsch	accum accum VLIW	4 9 4 9 32 32	zu-2e kintex-7-3 cyclone-4-	James 1 sta 6 James Brake	g 151 ef 37459	1 6	5 54	151 43	## 14.5 ## q13.5	0.24	1.0 240.0 1.0 1.1	IX I	vhdl vhdl	2 lem1_9ptr 57 core	Y yes Y	I Y 5	12 2K IG 2M	Υ	24	32	1 2016 4 2011	http://www2.imn	binary & BCD digit addition, speed mo upto 4 inst/clock	
lem16_18 lem4_9 lem4_9ptr lem4_9ptr lemberg leon2	https://openco https://openco https://openco https://openco https://github.c https://github.c	beta or beta or beta or beta or stable or stable	James Brakefield James Brakefield Wolfgang Puffitsch Jiri Gaisler	accum accum VLIW SPARC	4 9 4 9 32 32 32 32	zu-2e kintex-7-3 cyclone-4- kintex-7-3	James 1 sta 6 James Brake James Brake	ge 151 ef 37459 ef 5992	1 6 9 4 2 2 6	25 54 1 12	151 43 133	## 14.5 ## q13.5 ## 14.5	0.24 1 1.00 7 1.00	1.0 240.0 1.0 1.1 1.0 22.3	IX I X	vhdl vhdl vhdl	2 lem1_9ptr 57 core 82 leon	Y yes Y Y yes Y	I Y 5	12 2K IG 2M IG 4G	Y		64	1 2016 4 2011 5 1999 2003	http://www2.imn https://en.wikipe	binary & BCD digit addition, speed mo upto 4 inst/clock large config file, rad-hard asic version	4 index registers: (ix),(ix),(ix++),(ix+off) LPM mem & floating point https://www.gaisler.com/index.php/products
lem16_18 lem4_9 lem4_9ptr lem4_9ptr lemberg leon2 leon2	https://openco https://openco https://openco https://github.o https://github.o https://github.o	beta beta beta beta stable stable stable	James Brakefield James Brakefield Wolfgang Puffitsch Jiri Gaisler Jiri Gaisler	accum accum VLIW SPARC SPARC	4 9 4 9 32 32 32 32 32 32	zu-2e kintex-7-3 cyclone-4- kintex-7-3 cyclone-1	James 1 sta 6 James Brake James Brake Klas Wester	ge 151 ef 37459 ef 5992	1 6 9 4 2 2 6	5 54	151 43 133 50	## 14.5 ## q13.5 ## 14.5	0.24 1 1.00 7 1.00 1.00	1.0 240.0 1.0 1.1 1.0 22.3 1.0 6.6	IX I X	vhdl vhdl vhdl vhdl	2 lem1_9ptr 57 core 82 leon 90 leon	Y yes Y Y yes Y Y yes Y Y yes Y	1 Y 5	12 2K 4G 2M 4G 4G 4G 4G	Y Y Y		64 64	1 2016 4 2011 5 1999 2003 5 1999 2003	http://www2.imn https://en.wikipe https://en.wikipe	binary & BCD digit addition, speed me upto 4 inst/clock large config file, rad-hard asic version LUT #s from Nios vs Leon2 compariso	4 index registers: (ix),(-ix),(ix++),(ix+off)  LPM mem & floating point  https://www.gaisler.com/index.php/products  https://www.gaisler.com/index.php/products
lem16_18 lem4_9 lem4_9ptr lem4_9ptr lemberg leon2 leon2 leon3	https://openco https://openco https://openco https://github.e https://github.e https://github.e	beta beta beta beta c stable c stable stable stable	James Brakefield James Brakefield Wolfgang Puffitsch Jiri Gaisler Jiri Gaisler Jiri Gaisler, Jan Anders	accum accum VLIW SPARC SPARC SPARC	4 9 4 9 32 32 32 32 32 32 32 32	zu-2e kintex-7-3 cyclone-4- kintex-7-3 cyclone-1 kintex-7-3	James 1 sta 6 James Brake James Brake Klas Wester Jiri Gaisler	ge 151 ef 37459 ef 5992 lu 7554	1 6 9 4 2 2 6 4 4 0 6	25 54 1 12	151 43 133 50 183	## 14.5 ## q13.5 ## 14.5	0.24 1 1.00 7 1.00 1.00	1.0 240.0 1.0 1.1 1.0 22.3 1.0 6.6 1.0 62.7	IX I X I AILX	vhdl vhdl vhdl vhdl vhdl f	2 lem1_9ptr 57 core 82 leon 90 leon .00s leon3x	Y yes Y	Y 5	12 2K 4G 2M 4G 4G 4G 4G 4G 4G	Y		64 64 64	1 2016 4 2011 5 1999 2003 5 1999 2003 7 2003 2020	http://www2.imn https://en.wikipe https://en.wikipe https://en.wikipe	binary & BCD digit addition, speed moupto 4 inst/clock large config file, rad-hard asic version LUT #s from Nios vs Leon2 compariso customized for ~50 FPGA boards,	4 index registers: (ix),(-ix),(ix++),(ix+off) LPM mem & floating point https://www.gaisler.com/index.php/products https://www.gaisler.com/index.php/products xls with utilization for all targets
lem16_18 lem4_9 lem4_9ptr lem4_9ptr lemberg leon2 leon2	https://openco https://openco https://openco https://github.o https://github.o https://github.o http://www.gai	beta beta beta beta stable stable stable	James Brakefield James Brakefield Wolfgang Puffitsch Jiri Gaisler Jiri Gaisler	accum accum VLIW SPARC SPARC	4 9 4 9 32 32 32 32 32 32	zu-2e kintex-7-3 cyclone-4- kintex-7-3 cyclone-1 kintex-7-3	James 1 sta 6 James Brake James Brake Klas Wester	ge 151 ef 37459 ef 5992 lu 7554	1 6 9 4 2 2 6	25 54 1 12	151 43 133 50	## 14.5 ## q13.5 ## 14.5	0.24 1 1.00 7 1.00 1.00	1.0 240.0 1.0 1.1 1.0 22.3 1.0 6.6	IX I X I AILX	vhdl vhdl vhdl vhdl vhdl f	2 lem1_9ptr 57 core 82 leon 90 leon .00s leon3x	Y yes Y	1 Y 5	12 2K 4G 2M 4G 4G 4G 4G 4G 4G	Y Y Y		64 64	1 2016 4 2011 5 1999 2003 5 1999 2003	http://www2.imn https://en.wikipe https://en.wikipe https://en.wikipe https://github.com	binary & BCD digit addition, speed me upto 4 inst/clock large config file, rad-hard asic version LUT #s from Nios vs Leon2 compariso	4 index registers: (ix),(-ix),(ix++),(ix+off)  LPM mem & floating point  https://www.gaisler.com/index.php/products  https://www.gaisler.com/index.php/products
lem16_18 lem4_9 lem4_9ptr lem4_9ptr lemberg leon2 leon2 leon3	https://openco https://openco https://openco https://github.o. https://github.o. https://github.o. https://www.gai https://openco http://www.e-t	beta or beta or beta or beta cc stable cc stable cc stable cd stable or stable or stable	James Brakefield James Brakefield Wolfgang Puffitsch Jiri Gaisler Jiri Gaisler Jiri Gaisler, Jan Anders	accum accum VLIW SPARC SPARC SPARC	4 9 4 9 32 32 32 32 32 32 32 32	zu-2e kintex-7-3 cyclone-4- kintex-7-3 cyclone-1 kintex-7-3 spartan-6	James 1 sta 6 James Brake James Brake Klas Wester Jiri Gaisler	ge 151 ef 37459 ef 5992 lu 7554	1 6 9 4 2 2 6 4 4 0 6	25 54 1 12	151 43 133 50 183	## 14.5 ## q13.5 ## 14.5	0.24 1 1.00 7 1.00 1.00	1.0 240.0 1.0 1.1 1.0 22.3 1.0 6.6 1.0 62.7	IX I X I AILX IX	vhdl vhdl vhdl vhdl vhdl 1 vhdl	2 lem1_9pti 57 core 82 leon 90 leon .00s leon3x 5 leros	Y yes Y	1 Y 5	12 2K 4G 2M 4G 4G 4G 4G 4G 4G	Y Y Y		64 64 64	5 1999 2003 5 1999 2003 7 2003 2020 2 2008 2020 2 2017	http://www2.imn https://en.wikipe https://en.wikipe https://en.wikipe https://github.com	binary & BCD digit addition, speed moupto 4 inst/clock large config file, rad-hard asic version LUT #s from Nios vs Leon2 compariso customized for ~50 FPGA boards,	4 index registers: (ix),(-ix),(ix++),(ix+off) LPM mem & floating point https://www.gaisler.com/index.php/products https://www.gaisler.com/index.php/products xls with utilization for all targets short LUT inst ROM
lem16_18 lem4_9 lem4_9ptr lem4_9ptr lemberg leen02 leon2 leon3 leros	https://openco https://openco https://openco https://openco https://github.o https://github.https://github.b https://jgithub.o https://openco http://www.e-b https://openco	beta or beta or beta or beta cc stable cc stable cc stable cd stable or stable or stable	James Brakefield James Brakefield Wolfgang Puffitsch Jiri Gaisler Jiri Gaisler Jiri Gaisler Jiri Gaisler Jiri Gaisler	accum VLIW SPARC SPARC SPARC accum	4 9 4 9 32 33 32 33 32 33 32 33 16 16	zu-2e kintex-7-3 cyclone-4- kintex-7-3 cyclone-1 kintex-7-3 spartan-6	James 1 sta 6 James Brake James Brake Klas Wester Jiri Gaisler	g( 151 ef 37459 ef 5992 elu 7554 2920 ee 112	1 6 9 4 2 2 2 6 4 4 4 0 6 6 2 6	25 54 1 12	151 43 133 50 183 182	## 14.5 ## q13.5 ## 14.5	5 0.24 1 1.00 7 1.00 1.00 1.00 0.67	1.0 240.0 1.0 1.1 1.0 22.3 1.0 6.6 1.0 62.7	IX I X I AILX IX	vhdl vhdl vhdl vhdl f vhdl 1 vhdl f vhdl	2 lem1_9pti 57 core 82 leon 90 leon .00s leon3x 5 leros	Y	1 Y 5	12 2K 4G 2M 4G 4G 4G 4G 4G 4G 56 64K 4K 4K	Y Y Y		64 64 64	1 2016 4 2011 5 1999 2003 5 1999 2003 7 2003 2020 2 2008 2020	http://www2.imn https://en.wikipe https://en.wikipe https://en.wikipe https://github.cou	binary & BCD digit addition, speed moupto 4 inst/clock large config file, rad-hard asic version LUT #s from Nios vs Leon2 compariso customized for ~50 FPGA boards, 256 word data RAM, PIC like	4 index registers: (ix),(-ix),(ix++),(ix+off) LPM mem & floating point https://www.gaisler.com/index.php/product https://www.gaisler.com/index.php/product xls with utilization for all targets short LUT inst ROM
lem16_18 lem4_9 lem4_9ptr lem4_9ptr lemberg leon2 leon2 leon3 leros lgp30	https://openco https://openco https://openco https://openco https://github. https://github. https://github. https://openco http://www.e-b https://openco https://openco	or beta or beta or beta or beta c stable c stable c stable stable stable stable stable stable stable b stable	James Brakefield James Brakefield Wolfgang Puffitsch Jiri Gaisler Jiri Gaisler Jiri Gaisler Martin Schoeberl Stanley Frankel	accum VLIW SPARC SPARC SPARC accum accum 8051 8080	4 9 4 9 32 33 32 33 32 33 32 33 16 16 32 33 8 8 8 8	zu-2e kintex-7-3 cyclone-4- kintex-7-3 cyclone-1 kintex-7-3 spartan-6	James 1 sta 6 James Brake James Brake Klas Wester Jiri Gaisler Martin Scho	go 151 ef 37459 ef 5992 elu 7554 2920 ee 112	1 6 9 4 2 2 2 6 4 4 4 0 6 6 2 6	25 54 1 12	151 43 133 50 183 182	## 14.5 ## q13.5 ## 14.5 ## 14.5	0.24 1 1.00 7 1.00 1.00 1.00 0.67	1.0 240.0 1.0 1.1 1.0 22.3 1.0 6.6 1.0 62.7 1.0 1088.8	IX I X I AILX IX	vhdl vhdl vhdl vhdl vhdl vhdl vhdl vhdl	2 lem1_9pti 57 core 82 leon 90 leon .00s leon3x 5 leros 42 LGP-30 8 light52_m 5 i80soc	Y	1 Y 5	12 2K 1G 2M 1G 4G 1G 4G 1G 4G 1G 4G 1G 4G 1G 4G 1K 4K 4K 64K 4K 64K	Y Y Y Y Y Y Y Y Y Y Y Y Y Y		64 64 64	1 2016 4 2011 5 1999 2003 5 1999 2003 7 2003 2020 2 2008 2020 2 2012 2018 2007 2015	http://www2.imn https://en.wikipe https://en.wikipe https://en.wikipe https://github.com	binary & BCD digit addition, speed mupto 4 inst/clock large config file, rad-hard asic version LUT #s from Nios vs Leon2 compariso customized for "50 FPGA boards, 256 word data RAM, PIC like FPGA version of LGP30 drum comput	4 index registers: (ix),(-ix),(ix++),(ix+off) LPM mem & floating point https://www.gaisler.com/index.php/product https://www.gaisler.com/index.php/product xls with utilization for all targets short LUT inst ROM er, also LGP21, RPC4000, 65F02
lem16_18 lem4_9 lem4_9ptr lem4_9ptr lem9ptr lem9ptr lem02 leon2 leon3 leros lgp30 light52	https://openco https://openco https://openco https://openco https://github. https://github. https://github. https://openco http://www.e-b https://openco https://openco https://openco	or beta or beta or beta or beta co stable co stable co stable stable stable or stable b stable b b stable or beta	James Brakefield James Brakefield Wolfgang Puffitsch Jiri Gaisler Jiri Gaisler Jiri Gaisler, Jan Anders Martin Schoeberl Stanley Frankel Jose Ruiz	accum accum VLIW SPARC SPARC SPARC accum accum 8051	4 9 4 9 32 33 32 33 32 33 32 33 16 16 32 33 8 8	zu-2e kintex-7-3 cyclone-4- kintex-7-3 cyclone-1 kintex-7-3 spartan-6	James 1 sta 6 James Brake James Brake Klas Wester Jiri Gaisler Martin Scho James Brake	go 151 ef 37459 ef 5992 elu 7554 2920 ee 112	1 6 9 4 2 2 6 4 4 4 9 6 6 9 2 6 9 9 9 9 9 9 9 9 9 9 9 9 9 9	25 54 1 12	151 43 133 50 183 182	## 14.5 ## q13.5 ## 14.5 ## 14.5	0.24 1 1.00 7 1.00 1.00 1.00 0.67	1.0 240.0 1.0 1.1 1.0 22.3 1.0 6.6 1.0 62.7 1.0 1088.8 6.0 8.3	IX I X I AILX IX IX	vhdl vhdl vhdl vhdl vhdl vhdl vhdl vhdl	2 lem1_9pti 57 core 82 leon 90 leon .00s leon3x 5 leros 42 LGP-30 8 light52_m	Y	1 Y 5	12 2K 1G 2M 1G 4G 1G 4G 1G 4G 1G 4G 1G 4G 1G 4G 1K 4K 4K 64K 4K 64K	Y Y Y Y N Y		64 64 64	1 2016 4 2011 5 1999 2003 5 1999 2003 7 2003 2020 2 2008 2020 2 2017 2012 2018	http://www2.imn https://en.wikipe https://en.wikipe https://en.wikipe https://github.cou	binary & BCD digit addition, speed m upto 4 inst/clock large config file, rad-hard asic version LUT #5 from Nios vs Leon2 compariso customized for "50 FPGA boards, 256 word data RAM, PIC like FPGA version of LGP30 drum comput targeted to balanced	4 index registers: (a), (-ix), (ix++), (ix+off) LPM mem & floating point https://www.gaisler.com/index.php/product https://www.gaisler.com/index.php/product stay with utilization for all targets short LUT inst ROM er, also (GP21, RPC4000, 65F02  * G clocks/inst
lem16_18 lem4_9 lem4_9ptr lem4_9ptr lem4_9ptr lem0erg leon2 leon2 leon3 leros lep30 ligh52 light8080	https://openco https://openco https://openco https://openco https://github.ohttps://github.ohttps://github.ohttps://github.ohttps://github.ohttps://openco https://openco https://openco https://openco https://github.ohttps:	or beta or beta or beta or beta co stable co stable co stable stable stable or stable b stable b b stable or beta	James Brakefield James Brakefield Wolfgang Puffitsch Jiri Gaisler Jiri Gaisler Jiri Gaisler, Jan Anders Martin Schoeberl Stanley Frankel Jose Ruiz Jose Ruiz, Moti Litoche	accum VLIW SPARC SPARC SPARC accum accum 8051 8080	4 9 4 9 32 33 32 33 32 33 32 33 16 16 32 33 8 8 8 8	zu-2e kintex-7-3 cyclone-4- kintex-7-3 cyclone-1 kintex-7-3 spartan-6	James 1 sta 6 James Brake James Brake Klas Wester Jiri Gaisler Martin Scho James Brake	go 151 ef 37459 ef 5992 elu 7554 2920 ee 112	1 6 9 4 2 2 6 4 4 4 9 6 6 9 2 6 9 9 9 9 9 9 9 9 9 9 9 9 9 9	25 54 1 12	151 43 133 50 183 182	## 14.5 ## q13.5 ## 14.5 ## 14.5	0.24 1 1.00 7 1.00 1.00 1.00 0.67	1.0 240.0 1.0 1.1 1.0 22.3 1.0 6.6 1.0 62.7 1.0 1088.8 6.0 8.3	IX I X I AILX IX IX IX IX IX	vhdl vhdl vhdl vhdl  vhdl  vhdl  vhdl  vhdl  vhdl  vhdl  vhdl  vhdl  vhdl  vhdl  verilog vhdl	2 lem1_9pti 57 core 82 leon 90 leon .00s leon3x 5 leros 42 LGP-30 8 light52_m 5 i80soc	Y	1 Y 5 4 4 4 1 Y 2 1 N 6 1 N 6 1 N 6	12 2K 1G 2M 1G 4G 1G 4G 1G 4G 1G 4G 1G 4G 1G 4G 1K 4K 4K 64K 4K 64K	Y Y Y Y N Y N X	20	64 64 64	1 2016 4 2011 5 1999 2003 5 1999 2003 7 2003 2020 2 2008 2020 2 2012 2018 2007 2015	http://www2.imn https://en.wikipe https://en.wikipe https://en.wikipe https://github.coi	binary & BCD digit addition, speed mi upto 4 instyclock large config file, rad-hard asic version LUT #s from Nios vs Leon2 compariso customized for "50 FPGA boards, 256 word data RAM, PIC like FPGA version of LGP30 drum comput targeted to balanced targeted to area, includes UART, inter teenager, highschool thesis	4 index registers: (a), (-ix),(ix++),(ix+off) LPM mem & floating point https://www.gaisler.com/index.php/product https://www.gaisler.com/index.php/product sks with utilization for all targets short LUT inst ROM er, also LGP21, RPC4000, 65F02 ~ 6 clocks/inst older versions have both VHDL & Verilog
lem16_18 lem4_9 lem4_9ptr lem4_9ptr lem6_9ptr lem6_9ptr lem6_9ptr lem6_12 leon2 leon2 leon3 leros lgp30 light52 light8080 limen	https://openco https://openco https://openco https://openco https://openco https://github.oh https://github.oh https://github.oh https://github.oh https://openco https://openco https://openco https://openco https://github.oh htt	or beta or beta or beta or beta co stable co stable co stable stable stable or stable b stable b b stable or beta	James Brakefield James Brakefield Wolfgang Puffitsch Jiri Gaisler Jiri Gaisler Jiri Gaisler, Jan Anders Martin Schoeberl Stanley Frankel Jose Ruiz Jose Ruiz, Moti Litoche Dominik Salvet	accum VLIW SPARC SPARC SPARC accum accum 8051 8080	4 9 4 9 32 33 32 33 32 33 32 33 16 16 32 33 8 8 8 8	zu-2e kintex-7-3 cyclone-4- kintex-7-3 cyclone-1 kintex-7-3 spartan-6 kintex-7-3 kintex-7-3	James 1 sta 6 James Brake James Brake Klas Wester Jiri Gaisler Martin Scho James Brake	ge 15: ef 37459 ef 5992 lu 7554 2920 ee 11: ef 1022 ef 154	1 6 9 4 2 2 6 4 4 4 9 6 6 9 2 6 9 9 9 9 9 9 9 9 9 9 9 9 9 9	25 54 1 12	151 43 133 50 183 182	## 14.5 ## q13.5 ## 14.5 ## 14.5	5 0.24 1 1.00 7 1.00 1.00 1.00 0.67 7 0.33 7 0.33	1.0 240.0 1.0 1.1 1.0 22.3 1.0 6.6 1.0 62.7 1.0 1088.8 6.0 8.3	IX I X I AILX IX IX IX IX IX	vhdl vhdl vhdl vhdl vhdl vhdl vhdl vhdl	2 lem1_9pti 57 core 82 leon 90 leon .00s leon3x 5 leros 42 LGP-30 8 light52_m 5 i80soc 12 core	Y yes Y Y yes N	1 Y 5 4 4 4 1 Y 2 1 N 6 1 N 6 1 N 6	12 2K 16 2M 16 4G 16 4G 16 4G 16 4G 16 64K 17 4K 18 4K 18 64K 18 64K	Y Y Y Y N Y N X	20	64 64 64 2 3	1 2016 4 2011 5 1999 2003 5 1999 2003 7 2003 2020 2 2008 2020 2017 2012 2018 2007 2015 2018 2020	http://www2.imn https://en.wikipe https://en.wikipe https://en.wikipe https://github.coi	binary & BCD digit addition, speed mupto 4 inst/clock large config file, rad-hard asic version LUT #s from Nios vs Leon2 compariso LUT #s from Nios vs Leon2 compariso 256 word data RAM, PIC like FPGA version of LGP30 drum comput targeted to balanced targeted to area, includes UART, inter	4 index registers: (b), (-ix),(ix++),(ix+off) LPM mem & floating point https://www.gasiler.com/index.php/product https://www.gasiler.com/index.php/product sts with utilization for all targets short LUT inst ROM er, also LGP21, RPC4000, 65F02 G clocks/inst older versions have both VHDL & Verilog software in C#, has BASIC
lem16_18 lem4_9 lem4_9ptr lem4_9ptr lem4_9ptr lem02_leen2 leen3 leros lgp30 light52 light8080 limen lijosi	https://openco https://openco https://openco https://openco https://openco https://github.o https://github.o https://github.o https://github.o https://openco https://openco https://openco https://openco https://openco https://openco https://github.o https://github.o https://github.o	or beta or beta or beta or beta or stable or beta or beta or stable com/domi com/lliont, or stable	James Brakefield James Brakefield Wolfgang Priftsch Jiri Gaisler Jiri Gaisler Jiri Gaisler Jiri Gaisler Jiri Gaisler Jose Ruiz Jose Ruiz Jose Ruiz Jose Ruiz Jose Ruiz Jose Ruiz Andti Litoche Dominik Salvet Theodoulos Liontakis	accum accum VLIW SPARC SPARC SPARC accum accum 8051 8080 RISC	4 9 4 9 32 3: 32 3: 32 3: 32 3: 16 16 32 3: 8 8 8 8 16 16	zu-2e kintex-7-3 cyclone-4- kintex-7-3 cyclone-1 kintex-7-3 spartan-6 kintex-7-3 kintex-7-3 cyclone4	James 1 sta 6 James Brake James Brake Klas Wester Jiri Gaisler Martin Scho James Brake James Brake	gg 15: ef 37459 ef 5992 llu 7554 2920 ee 112 ef 1022 ef 154	1 6 9 4 2 2 6 4 4 4 5 6 5 6 5 6 6 6 6 6 6 6 6 6 6 6	25 54 1 12	151 43 133 50 183 182 154 247	## 14.1 ## q13.1 ## 14.1 ## 14.1	5 0.24 1 1.00 7 1.00 1.00 1.00 0.67 7 0.33 7 0.33	1.0 240.0 1.0 1.1 1.0 22.3 1.0 6.6 1.0 62.7 1.0 1088.8 6.0 8.3 9.0 58.9	IX I X I AILX IX IX IX IX IX	vhdl vhdl vhdl vhdl vhdl vhdl vhdl vhdl	2 lem1_9pti 57 core 82 leon 90 leon 000s leon3x 5 leros 42 LGP-30 8 light52_m 5 i80soc 12 core 7 lionsysten 2	Y yes Y Y yes N	4 4 4 4 1 Y 2 1 N 6 6 1 N 6 6 1 N 6 6 1 N 6 6	12 2K 16 2M 16 4G 16 4G 16 4G 16 4G 16 64K 17 4K 18 4K 18 64K 18 64K	Y Y Y Y N Y N X	20	64 64 64 2 3	1 2016 4 2011 5 1999 2003 5 1999 2003 7 2003 2020 2 2008 2020 2012 2018 2007 2015 2018 2020 2015 2019	http://www2.imn https://en.wikipe https://en.wikipe https://en.wikipe https://github.cor https://github.cor https://github.cor	binary & BCD digit addition, speed mupto 4 inst/clock large config file, rad-hard asic version LUT #s from Nios vs Leon2 compariso customized for "50 FPGA boards, 256 word data RAM, PIC like FPGA version of LGP30 drum comput targeted to balanced targeted to area, includes UART, inte- teenager, highschool thesis custom gaming CPU, mem segments goal is 100 LUTs, program mapped to	4 index registers: (ix), (ix+), (ix+), (ix+off) LPM mem & floating point https://www.gaisler.com/index.php/product https://www.gaisler.com/index.php/product sts with utilization for all targets short LUT inst ROM er, also LGP21, RPC4000, 65F02 G clocks/inst older versions have both VHDL & Verilog software in C#, has BASIC "Lipsi, a very timy processor"
lem16_18 lem4_9 lem4_9ptr lem4_9ptr lem4_9ptr lem02_leon2 leon2 leon3_leros light52_light8080 limen lion lipsi lispmicrocontra	https://openco https://openco https://openco https://openco https://openco https://github.o https://github.o https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://github.o https://github.o https://github.https://githu	or beta or beta or beta or beta or stable or beta or beta or stable com/domi com/lliont, or stable	James Brakefield James Brakefield Wolfgang Puffitsch Jiri Gaisler Jiri	accum accum VLIW SPARC SPARC SPARC accum accum 8051 8080 RISC	4 9 4 9 32 3: 32 3: 32 3: 32 3: 32 3: 16 16 32 3: 8 8 8 8 8 8 16 16 16	zu-2e kintex-7-3 cyclone-4- kintex-7-3 cyclone-1 kintex-7-3 spartan-6 kintex-7-3 kintex-7-3 cyclone4	James 1 sta 6 James Brake James Brake Klas Wester Martin Scho James Brake James Brake	gg 15: ef 37459 ef 5992 llu 7554 2920 ee 112 ef 1022 ef 154	1 6 9 4 2 2 6 4 4 4 5 6 5 6 5 6 6 6 6 6 6 6 6 6 6 6	25 54 1 12	151 43 133 50 183 182 154 247	## 14.5 ## q13.5 ## 14.5 ## 14.5	5 0.24 1 1.00 7 1.00 1.00 1.00 0.67 7 0.33 7 0.33	1.0 240.0 1.0 1.1 1.0 22.3 1.0 6.6 1.0 62.7 1.0 1088.8 6.0 8.3 9.0 58.9 1.0 167.0	IX I X I AILX IX IX IX IX IX	vhdl vhdl vhdl vhdl vhdl vhdl vhdl vhdl	2 lem1_9pt 57 core 82 leon 90 leon 00s leon3x 5 leros 42 LGP-30 8 light52_m 5 i805soc 12 core 7 lionsysten 2 2	Y yes N Y Y yes N Y Y N N Y Y N N Y Y N N Y Y N N Y Y N N Y Y N N Y Y N N Y Y Y N N Y Y N N Y Y N N Y Y Y N N Y Y Y N N Y Y Y N N Y Y N N Y Y Y N N Y Y Y N N Y Y N N Y Y N N Y Y N N Y Y N N N N Y Y N	4 4 4 4 1 Y 2 1 N 6 1 N	12 2K IG 2M IG 4G	Y Y Y Y N Y N X	20 9 3	64 64 64 2 3	1 2016 4 2011 5 1999 2003 7 2003 2020 2 2008 2020 2017 2015 2018 2020 2015 2018 2017 2015 2018 2020 2015 2019 2017 2019	http://www2.imn https://en.wikipe https://en.wikipe https://en.wikipe https://en.wikipe https://github.com https://jackaday. https://github.com	binary & BCD digit addition, speed me upto 4 inst/clock large config file, rad-hard asic version LUT #s from Nios vs Leon2 compariso customized for "50 FPGA boards, 256 word data RAM, PIC like FPGA version of LGP30 drum comput targeted to balanced targeted to area, includes UART, intertenager, highschool thesis custom gaming CPU, mem segments goal is 100 LUTs, program mapped to	4 index registers: [tx], (-ix),(tx+1),(tx+0f) LPM mem & floating point https://www.gaisler.com/index.php/product https://www.gaisler.com/index.php/product sts with utilization for all targets short LUT inst ROM er, also LGP21, RPC4000, 65F02  ** 6 clock/jinst older versions have both VHDL & Verliog software in C#, has BASIC  **Lipsi, a very tiny processor** program.hex missing
lem16_18 lem4_9 lem4_9ptr lem4_9ptr lem4_9ptr lem02_leen2 leen3 leros lgp30 light52 light8080 limen lijosi	https://openco https://openco https://openco https://openco https://openco https://github.oh https://github.oh https://github.oh https://github.oh https://openco https://openco https://openco https://github.oh	or beta or beta or beta or beta or stable c stable c stable or beta or beta or beta or stable com/domi com/liont, c stable g errors	James Brakefield James Brakefield Wolfgang Puffitsch Jiri Gaisler Jiri Gaisler Jiri Gaisler Jiri Gaisler, Jan Anders Martin Schoeberl Stanley Frankel Jose Ruiz Jose Ruiz, Moti Litoche Dominik Salvet Theodoulos Liontakis Martin Schoeberl	accum accum VLIW SPARC SPARC SPARC accum accum 8051 8080 RISC accum lisp	4 9 4 9 32 3: 32 3: 32 3: 32 3: 32 3: 16 1: 32 3: 8 8 8 8 8 8 16 1: 16 8 8 8 32 3: 33 3: 32 3: 33 3: 32 3: 33 3: 32 3: 33 3: 34 3: 35 3: 36 3: 37 3: 38 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	zu-2e kintex-7-3 c cyclone-4 kintex-7-3 c cyclone-1 kintex-7-3 spartan-6 kintex-7-3 kintex-7-3 c cyclone4 kintex-7-3	James 1 sta 6 James Brake James Brake Klas Wester Martin Scho James Brake James Brake	gg 15: ef 3745: ef 5992: lu 755: 292: ee 11: ef 102: ef 15: ee 16: ing init fil	1 6 9 4 2 2 6 4 4 4 0 6 6 2 6 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	25 54 1 12	151 43 133 50 183 182 154 247	## 14.1 ## q13.1 ## 14.1 ## 14.1	5 0.24 1 1.00 7 1.00 1.00 1.00 0.67 7 0.33 7 0.33 0.17 7 1.00	1.0 240.0 1.0 1.1 1.0 22.3 1.0 6.6 1.0 62.7 1.0 1088.8 6.0 8.3 9.0 58.9 1.0 167.0	IX I X I AILX IX IX IX IX IX	vhdl vhdl vhdl vhdl vhdl vhdl vhdl vhdl	2 lem1_9pti 57 core 82 leon 90 leon 00s leon3x 5 leros 42 LGP-30 8 light52_m 5 i80soc 12 core 7 lionsysten 2 luisp 10 ulisp 24 lm32-top	Y yes N Y Y yes N Y Y N N Y Y N N Y Y N N Y Y N N Y Y N N Y Y N N Y Y N N Y Y Y N N Y Y N N Y Y N N Y Y Y N N Y Y Y N N Y Y Y N N Y Y N N Y Y Y N N Y Y Y N N Y Y N N Y Y N N Y Y N N Y Y N N N N Y Y N	4 4 4 4 1 Y 2 1 N 6 6 1 N 6 6 1 N 6 6 1 N 6 6	12 2K IG 2M IG 4G IK 4K IK 64K	Y Y Y Y Y N Y Y Y Y Y Y Y Y Y Y Y Y Y	200	64 64 64 2 3 8 8	1 2016 4 2011 5 1999 2003 5 1999 2003 7 2003 2020 2 2008 2020 2012 2018 2007 2015 2018 2020 2015 2019	https://github.com	binary & BCD digit addition, speed mupto 4 inst/clock large config file, rad-hard asic version LUT #s from Nios vs Leon2 compariso customized for "50 FPGA boards, 256 word data RAM, PIC like FPGA version of LGP30 drum comput targeted to balanced targeted to area, includes UART, inter teenager, highschool thesis custom gaming CPU, mem segments goal is 100 LUTs, program mapped to cleaned up lattice micro32, see milky.	4 index registers: (ix),(ix+1),(ix+1),(ix+off) LPM mem & floating point https://www.gasiler.com/index.php/product https://www.gasiler.com/index.php/product stw.swith.utilization for all targets short LUT inst ROM pr., also LGP21, RPC4000, 65F02 Gots/pinst older versions have both VHDL & Verliog software in C#, has BASIC "Lipsi, a very tiny processor" program.hex missing

_uP_all_soft folder	opencores or	status	author style /	data size	inst size	FPGA repor com	LUTs ALUT	LUT?	blk ram	F max	g tool	MIPS cll		ven dor	o src	#src files top file	tooi g chai	Itg -P	max	max byt		adr #	e start last	secondary web	note worthy	comments
lxp32	https://opencor	beta	Alex Kuznetsov RISC	32	32	kintex-7-3 James Braket	f 850	6 3	3 1	196	## 14.7	7 1.00	2.0 115.4	AIX	vhdl	20 lxp32u_to	Y asm	N N	4G	4G Y	30	256	3 2016 2019	https://lxp32.gith	register file in block RAM	vendor neutral source code, no div inst
m1_core	https://opencor		Fabrizo Fazzino, Albert MIPS:			arria-2 James Braket							1.0 90.6			9 m1_core	yes	N	4G	4G Y		32			GCC target?	
m16c5x m17	https://opencor http://users.ece		Michael Morris PIC16 Philip Koopman stack		14	spartan-3-4 Michael Mor	1217	4	3	60	##	0.33	1.0 16.3	Х	Y verilog propriet	3 m16C5x	Y yes	N Y	256	4K Y			2013 2014		SOC LUT count chapter 4.3 in Koopman	core at P16C5X 6600 gate ASIC
m32632	https://opencor		Udo Moeller N3203		8	kintex-7-3 James Braket	f 10167	6 19	16	83	## 14.7	7 1.00	1.0 8.2	IX		18 example	Y yes	YY	4G	4G Y	200	24	3 2009 2019	http://cpu-ns32k.	net/	21.97 VAX Mips at 50MHz (Cyclone IV)
m65	www.ip-arch.jp/	stable	Naohiko Shimizu 6502	8		arria-2 James Braket	f 483	Α		110	## q13.1	L 0.33 4	4.0 18.8		sfl & TD	8 m65cpu	Y yes	N N	4K	4K Y			2001 2002	77.1		
m65c02	https://opencor		Michael Morris 6502			spartan-6-3 James Brake	f 466	6	3	118	## 14.7	7 0.33 4	4.0 20.8	Х		13 M65C02	Y yes	N N	64K	64K Y			2013 2020	https://github.com	also a m65c02a version	micro-coded via F9408 soft sequencer
m68k mais	https://github.c	, , , , ,	Salvador Garcia 68000 Rene Doss MIPS		16 32	kintex-7-3 James Brake	f 2760	6 /	1 5	2/15	## 14.7	7 1 00	1.0 88.7	v	vhdl vhdl	13 cpu3017 22 MAIS_soc	V voc	N N	4G	4G		32	2018	use MIPS tools	simplified 68K register forwarding around ALU	license req'd for commercial use
mangomips32	https://github.c		Ricky Tino MIPS			kilitex-7-5 Jailles Blakel	2700		1	243	## 14.7		1.0	^	verilog	25	Y yes			4G Y	100	32		use will 5 tools	cache support, runs linux	very percise specs
manik	https://www.ds		Sandeeo Dytta RISC		32	kintex-7-3 James needs							1.0			45 manik2to	Y yes	N	4K	4K Y		16	2002 2006		optional data & inst caches	supports Xilinx, Altera, Actel, Lattice; broken w
mano_machine	https://github.c		Susam Pal accum		16	kintex-7-3 James needs	364		+		## 14.7		2.0	L. I	vhdl	5 microproc		N			25		2005 2016	Computer System	course project, bidir mem data	for XC9572 CPLD, large # of latches
marca mblite	https://opencor		Wolfgang Puffitsch RISC Tamar Kranenburg uBlaze			arria-2 James Braket kintex-7-3 James Braket	f 1763 f 941		22		## q13.1		5.0 10.0	IX	vhdl	40 marca 18 core_wb		N N		16K 4G Y	75	16 32			serial multiply & divide not all instructions implemented	clks/inst is approx moved everything to work library
mb-lite plus	http://www.late		Huib Arriens uBlaze			kintex-7-3 James Brake		-	2			7 1.00								4G Y		32			Delft Un. Of Tech. course work	use inferred RAM
mc6803	https://opencor	stable	Dukov 6803	8	8							0.33	3.0		system		Y yes	N N	64K	64K Y			1999			John E. Kent, translated CPU core from VHDL to
mc6809	https://github.c		Greg Miller 6809				L									6 gd6809							2016 2017	https://shop.tren	Cycle Accurate MC6809 Core	emphasis on cycle accuracy, DIP replacement
mc6809e mc68kods	https://sites.gor		Flint Weller 6809 Olivier De Smet 68000		_	kintex-7-3 James gate l					## 14.7		3.0			26 core_6809 10 mc68kods		N N	64K	64K Y			1999 2011	https://www.link	course work, ASIC orientation SOC for HP9816 computer emulation	
mc8051	http://www.ore	stable	Helmut Mavrhofer 8051	8	8	kintex-7-3 James errors kintex-7-3 James Brake	f 3022		1		## 14.7		4.0 2.3	х		49 mc8051cc		N N	256	64K Y			1999 2013	www.oreganosys	fast 8051, version available with float	ing-point by David Lundgren
mcip_open	https://opencor	beta	Mezzah Jbrahim PIC18	16	24	kintex-7-3 James Braket	f 881	6 1	1	200	## 14.7	7 0.67	1.0 152.1	Х		23 MCIOopei	_r yes	N Y	4K	1M Y			2014 2015		light version of PIC18	0,10
mcl51	http://www.mic		Ted Fried 8051			artix-7-3 Ted Fried	312		2	180			3.0 23.8		propriet	ary	Y yes	N N	64K	64K Y			2016		micro-coded	
mcl65 mcl65	http://www.mic		Ted Fried         6502           Ted Fried         6502			atrix-7-3 Ted Fried kintex-7-3 James insert	252 e 326		2		## 14.7		4.0 64.2 4.0 49.6	X		1 mcl65	Y yes		64K				2017		microcoded, cycle exact	excellent micro-coding LUT counts excellent micro-coding LUT counts
mci86	http://www.mic		Ted Fried x86	16		kintex-7-3 James insert	308		- 2 Δ	196	## 14.		0.0 19.6		propriet	1 mcl65	Y yes Y yes	N N	1M	1M Y			2017	http://www.emb	microcoded, cycle exact microcoded, meets original 8088 tim	
mcpu	https://opencor		Tim Boscke accum			spartan-6-3 James Brake	f 41	6		384	## 14.7	7 0.08	1.0 749.0	X	vhdl	1 tb02cpu2	Y asm	N .	64	64 Y	4		2007 2018	https://github.com	MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst
mcs-4	https://opencor		Reece Pollack 4004	4		kintex-7-3 James Braket	f 228	6			## 14.7		4.0 66.0	Х	verilog	7 i4004		N	4K	4K N			2012 2012		4004 was multi-chip	4004 CPU & MCS-4
mcu8	https://opencor		Dimo Pepelyashev accum		8	kintex-7-3 James Braket		6	+		## 14.7		1.0 360.1	X		16 processor				256 Y			2008 2009		asm, simulated, builds?	and the base of the same
mega65 mega65			Paul Gardner-Stephen 6502 Paul Gardner-Stephen 6502		8	kintex-7-3 James bash s James missir		6	+ -		## 14.7	7 0.33	2.0			114 machine 114 nocpu							2017 2020		Enhanced c65 running in FPGA Enhanced c65 running in FPGA	seeks high performance seeks high performance
micro nating	https://github.c		Geoff Natin RISC		16	James missii	ig ille	10			## V20.	0.55	2.0		vhdl	56 processor				64K N		9	2017 2020		microcoded instruction set processor	
micro16b	http://members		John Kent accum		16	kintex-7 James Braket	f 205	6		434	## 14.7	7 0.33	2.0 349.0	Х		1 u16bcpu							2002 2008	http://members.c		MIPS/clk adj'd, 2 clks/inst
micro8a	http://members	beta	John Kent accum	1 8	_	kintex-7 James Braket	f 531					7 0.33			vhdl	11 Micro8	Υ	N N	2K	2K Y			2002 2002	http://members.c	derived from Tim Boscke's mcpu	also micro8 and micro8b variants
microblaze microblaze	https://www.xil	proprietar proprietar			32	virtex ultra Xilinx kintex-7 Xilinx	563 546	-	1	682 320	##		1.0 1247.7 1.0 603.7	X	propriet			opt		4G Y	86 86		0	https://en.wikipe		70 configuration options, MMU optional
microbiaze microcore110	http://www.nld		Klaus Schleisiek forth			kintex-7 James Brake	54b f 399		1		## 14.7		2.0 147.4		propriet		Y yes o	opt N Y		2K	86	32	1999 2004	www.microcore.c	indexing into return stack, auto inc/d	70 configuration options, MMU optional
microcore120	http://www.pld		Klaus Schleisiek forth			kintex-7-3 James Braket				_	## 14.7		2.0 51.1					_	_	4K			1999 2004		indexing into return stack, auto inc/de	
microwatt	https://github.c		anton blanchard PPC	32	32										vhdl	37 toplevel	Y yes			4G Y			2019 2020	https://openpowe	open source PPC from IBM	supports microPython, beta stage
milkymist	https://github.c		Sebastien Bourdeaudu LM32			spartan-6 James failed	13531	6 31	1 78	50	## 14.7	7 0.80	1.0 3.0	Х	Y verilog	169 system			4G	4G Y	19	32			uses LM32, uses Spartan-6 IO	failed in mapper
mimafpga minicpu	http://www.cc.h		Manuel Killinger accum Hirotsugu Nakano stack		5	kintex-7-3 James lots of	f 433	6 1	1 1	128	## 14.7	7 033	1.0 97.7	х	verilog	32 mimappro 7 minicpu		N N	4K	4K N			2019		Minimal Machine processor taught at same as tiny-cpu	uses Flex, Bison & Perl to create gcc compiler
minicpu-s	https://github.c		Michael Morris stack		8	kintex-7-3 James Braket	f 147		1		## 14.7		3.0 120.6	X	verilog	2 both		N	410	410 14	33		2012 2013			fits (2) XC9500 CPLD
minimig	https://code.go	stable	Frederic Requin 68000			stratix-2 Freder speed	1900	4	4	180			5.0 15.8	-1				N		4G Y		16	2009 2014		for use with Minimig	micro-coded on stack machine
minimig-j68_cp	https://github.c		Frédéric REQUIN 68000		16										verilog	16 soc_j68		N	4G			32			Stack based CPU with Forth-like micro	code implementing 68000 uP
minimips minimips_supe	https://opencor		Samuel Hangouet RISC Miguel Cafruni RISC	32	32	kintex-7-3 James Braket	f 2939	6 8	3	118	## 14.7		1.0 40.1 0.5	Х	vhdl vhdl	12 minimips 18 minimips	Y yes		4G	4G		32 32			based on MIPS I based on MIPS I	dual issue to two pipes, 16-bit mulitplier
minirips_supe	https://opencor		Rudolf Usselmann PIC16		_	spartan-3 Rudolf Usseli	460	4		80			1.0 57.4	х	verilog	7 risc_core_						32	2001 2012		based on MIF3 I	dual issue to two pipes, 10-bit mulitplier
minsoc	https://opencor	stable	Raul Fajardo etal OpenRI			kintex-7-3 James Braket	f 4945	6 4	1 8	107	## 14.7	7 1.00	1.0 21.7	ILX	Y verilog	88 or1200_to	Y yes			4G Y		32		https://github.com	minimal OR1200, vendor neutral, has	caches
mips_16	https://opencor		Doyya Doyya RISC			kintex-7-3 James collap							1.0			12 mips_16_				64K	13	8			Educational 16-bit MIPS Processor	
mips_fault_tole mips_linder	https://opencor https://www.sc	stable	Lazaridis Dimitris MIPS Michael Linder MIPS		32 32	kintex-7-3 James Braket kintex-7-3 James Braket			1 6		## 14.7		1.0 22.5 1.0 216.5	Х	vhdl B vhdl	40 main 39 a_mips	Y yes Y yes	N		4G Y		32 32			arithmetic includes fault detection masters thesis	no external memory port?
mips_imder mips_pipelined		pepe.	Mohammad Hossein Y MIPS		32	kintex-7-3 James Brake	1100	0		238	## 14.7	1.00	1.0 210.5			23 toplevelci	Y ves	N		4G		32			course project, hazard detection as w	
mips_sc_rubio			Victor P. Rubio MIPS												vhdl	mips_sc			4G	4G			2004 2004		MIPS RISC Processor for Comp Arch E	
mips32	https://opencor		Jin Jifang MIPS			kintex-7-3 James Braket	f 3696		8		## v17.4		1.0 52.0	Х	verilog	17 pipelinem	Y yes			4G y		32			vivado project	"classic MIPS"
mips32r1	https://opencor	stable	Grant Ayers MIPS	32		arria-2 James Braket kintex-7-3 James Braket			3 4		## q13.1		1.0 21.3			20 processor				4G Y	+	32		https://github.com	Harvard arch	complete software tool chain
mips789 mipscpu	https://opencor		Matheus Souza MIPS	32	32	kiiitex-7-5 James Braket	1432	P	1	1/1	## 14.	1.00	1.0 119.1	IX		10 mips_core		N N	4G 4G	4G Y	+	32	2017 2019		supports most MIPSI instructions MIPS like cpu, course project, VHDL v	erilog & system verilog
mips-cpu	https://github.c		Jeremiah Mahler MIPS		32	kintex-7-3 James added	596	6	1	244	## 14.7	7 1.00	1.0 409.2	Х				N	4G			32			Very early stage project, only implem	
mips-cpu2	https://github.c		Yash Bhutwala MIPS	_	_										verilog		Y yes	N		4G Y		32			Pipelined CPU, course project, actual	design in fibinacci or helloWorld
mipsfpga mips-hls-vivado	https://www.mi		MIPS Technologies MIPS Grammatopoulos Vasi MIPS		32 32	atrix-7-3 James Braket	f 10692	6	47	118	## 14.7	7 1.00	1.0 11.0	Х		193 mfp_syste		N N		4G Y		32 32		https://www.you	M14K core & mipsfpga-plus written in cpp, no inst decode, limited	DRAM interface, I&D caches. 8789 FF
mips-nis-vivade mips-lite	https://github.c		Ion Craton MIPS			kintex-7-3 James insuff	icient me	6	+		## 14.7	7 1.00	1.0		cpp	65 cpu	Y yes		40	40 Y	+	32			written in cpp, no inst decode, limited	IDA
mipsr2000	https://opencor		Lazaridis Dimitris MIPS		32	kintex-7-3 James Brake			1 6		## 14.7		1.0 36.2	х	vhdl	35 Dm		N	4G	4G Y	+	32			supports almost all instructions of mi	course project
misoc	https://github.c			32		arria_2 pytho	n source		n thru		## q13.:		1.0	ILX	V*HDL		Y yes	N	4G	4G Y		32	2007 2019	https://m-labs.hk	Video IP for Mist & others	choice of latticemicro32 or mor1kx uP
mist1032	https://github.c		Takahiro Ito RISC	32		arria_2 James altera		Α	$\Box$		## q18.0		1.0	$\Box$	verilog	87 mist1032s	a	$\perp \Gamma$		4G Y	_	64			mist32 uP: out of order version	missing cache_ram_16entry_512bit.v
mist1032 mist1032	https://github.c		Takahiro Ito RISC Takahiro Ito RISC	32		arria_2 James altera cyclone-10 James altera		A 4	1 125	98	## q18.0	1.00	1.0 9.1	$\vdash$		50 mist32e10 100 mist1032i		+		4G Y		64 64			mist32 uP: embedded version mist32 uP: inorder version	high pin count
mist1032 mitecpu	https://github.c					cyclone-10 James altera	33251	4 4	+ 136	32	## Q18.U	1.00	1.0 1.0	$\vdash$	vernog	100 11115110321		N V	256	46 Y		64	2017 2017			nign pin count selGPU, LispMicrocontroller, PASC & NyuziProc
mix-fpga	https://opencor		Michael Schroeder accum					$\vdash$	+						verilog	29 mix		Y	4K		49	4 8	2021	https://en.wikipe		is described in "The Art of Computer Programm
mocha	https://github.c	stable	Sanjay Gupta accum	n 8	8										vhdl	29 processor				64K Y	31		2018		8-bit microcontroller developed at NI	T University, course materials include full RTL
mor1kx	https://github.c		Julius Baxter OpenRI	_	32	kintex-7-3 James Braket			3 3	_	## 14.7		1.0 80.0	Х		48 mor1kx	Y yes	N		4G Y	_	32				considered best openrisc design
moxie moxielite	https://github.c	0.00.0.0	Anthony Green RISC Anthony Green RISC	32	32	arria-2 James missir kintex-7-3 James Braket					## q18.0		1.0 1.0 48.0	х	verilog vhdl	16 moxie 11 moxielite	wh	+	4G 4G	4G Y	_	16 16			n/atgreen/moxie-cores n/atgreen/moxie-cores	four read, two write register file missing
moxielite	https://github.c		Anthony Green RISC			arria-2 James Braket			1		## q18.0		1.0 48.0	_		11 moxielite	WU	+		4G Y		16		https://github.com	n/atgreen/moxie-cores	
mpdma	https://opencor		quickwayne uBlaze		_	kintex-7-3 James Braket		6	+			7 1.00			Y perl	omente	Y yes	N		4G Y	_	32			Soft MultiProcessor on FPGA	Perl gens *.xmp, mhs, mss & ucf files
mproz	http://www.bitl	stable	K. Lee stack		16	kintex-7-3 James schen		6			## 14.7	7 1.00	1.0		schemat		Y asm	N		32K			1999 2007		little documentation, CPLD implemen	*.1 schematics, also mproz3
mrisc32	https://github.c		Marcus Geelnard RISC						+1			1 055		L.T		36 mc1	Y asm	Υ	4G	4G Y	68	32		https://www.bits		Cray-1 vector inst, also a1 variant, LLVM suppo
mroell_cpu msl16	https://bitbucke		Matthias Roell accum Philip Leong, Tsang, Le forth		8	kintex-7-3 James added kintex-7-3 James Braket	185 f 303		+	357	## 14.7		1.0 637.1 1.0 566.4	X	vhdl vhdl	8 cpu 13 cpu	Y asm	N	256		10 16		2014 2016		university course project CPLD prototype	
msr16 msp430_vhdl	https://opencor		Peter Szabo MSP43			kintex-7-3 James Braket			+		## 14.7		2.0 24.5			9 cpu		N N		64K Y		16			Comprehensive verification was not	compiles on cyclone II
multicomp	http://searle.ho	untested			8			Ľ	ፗᅦ					ĽŤ				Ė			╚		2014	https://blog.gadg		Basic, CamelForth and CPM; also SD card, UAR
multicycle risc	https://github.c	stable	Yash Sanjay Bhalgat RISC	16	16	kintex-7-3 James Braket	f 1470	6		213	## 14.7	0.67	1.0 97.0	Х	verilog	62 risc15	Υ	N	64K	64K	15	8	2015 2015			developed on Altera, course project

_uP_all_soft folder	opencores or prmary link	status	author	clone	data ins size siz	e FPGA	repor com ter ents	LUTs ALUT	mults	lk F ım max		tool MIP ver /ins	S clks/ K t inst /	IPS ve		e files	top file	,	fltg -	dat		drs #	adr # mod reg	lon	start last year revis		comments
nulti-cycle-cpu	https://github.		Amrik Sadhra		32 32												top_leve	Υ		4G	4G '	Y 21	32	2	2016 2016	https://www.yout nicely documented with state diagra	
nxp	http://vectorbl		VectorBlox Computing		8	zynq45-7	vectorblox	39856	6 64	81 175	5 ## v	17.2 1.0	0 0.1	35.1		ietary		Y					H.	_	2012 2017		o LUT count for 8 lanes with custom in
ny8085light	https://github.		Debtanu Mukherjee		8 8			5.10	-			447 40	0 40				my8085		N	64K		Y 18		3	2020	https://opencores light weight 8085 with 18 inst	
ıyblaze	nttps://openco	mature			32 32		James Brakef		ь			14.7 1.0			myho		top	Y yes	N	4G		Υ	32		2010 2010	clone, python code generators	1
nyblaze	https://openco		Jian Luo		32 32		James Brakef		6			14.7 1.0			myho		ļ	Y yes		4G	4G	Υ	32	2	2010 2010	clone, python code generators	
nycpu	http://www.m		Dennis Kuschel	accum	8 8		James Brakef				5 ##			5.0 X		28	cpu_top		N	64M		Υ			2010	originally in TTL	micro-coded
nyforthproces	https://openco		Gerhard Hohner		32 8		James Brakef	2959	6	6 223	3 ##	14.7 1.0	0 1.0	75.3 X	vhdl	58	mycpu	Y yes	N	64M		96			2004 2012	DPANS'94 32-bit Forth, masters the	
yproc	https://github.		A. Raamakrishnan		32 32										verilo					4G			32	2	2017		c1(single cycle), myproc2 (pipelined)
yrisc1		stable	Muza Byte	RISC	8 8		James Brakef	121	A	2 231		13.1 0.3			verilo		myRISC1			256		Y 16	4	1	2011 2011	Verilog source included in PDF file	LPM macros
anoblaze	https://openco	r beta	Francois Corthay	picoBlaze	8 18	8 kintex-7-3	James punctu	uation	6		##	14.7 0.3	3 2.0	×	vhdl	12	nanoblaz	e asm		256	2K '	Υ			2015 2015	nanoBlaze compatable, adjustable o	ata width
anoblaze	https://openco	r beta	Francois Corthay	picoBlaze	8 18	kintex-7-3	James Brakef	247	6	1 169	9 ## 8	14.7 0.3	3 2.0 1	13.2 X	vhdl	12	nanoblaz	e asm		256	2K	Υ			2015 2015	nanoBlaze compatable, adjustable o	ata width
atalius_8bit_r	https://openco	r beta	Fabio Guzman	RISC	8 16	kintex-7-3	James Brakef	232	6	1 175	5 ##	14.7 0.1	1 3.0	27.7 X	verilo	g 12	natalius_	Y asm	N Y	256	2K '	Y 29	8	3	2012 2012	return stack & register file	3 clocks/inst
ovre	https://openco	r stable	Sebastien Bourdeaudi	u AVR	8 16	kintex-7-3	James Brakef	990	6	207	7 ##	14.7 0.3	3 1.0	69.0 AII	X verilo	g 1	softusb	Y yes	N	64K	64K	Y 72	32	2 2	2010 2013	https://www.milk AVR clone, part of www.milkymist.c	rg
4016	https://en.wiki	asic	Chuck Moore	forth	16										propi	ietary	_	11'								chapter in Koopman	Ĭ
ore	https://openco		Stefan Istvan	accum	16 8	kintex-7-3	James Brakef	223	6	105	5 ##	14.7 0.6	7 1.0 3	16.3 X			nCore	v	N	128K	64K	16	16		2006 2018	This is a little-little processor core	
0430	https://openco		Stephan Nolting		16 16		Stephan Nolti					14.7 0.6			vhdl		neo430_	V VOC	N	28K		v	16		2015 2020	https://github.cor website has detailed resource untili	minimal configuration
n430	https://openco		Stephan Nolting		16 16		James change	947				14.7 0.6					neo430_			28K		·	16	_	2015 2020	https://github.cor edit neo430 sysconfig.vhd to set op	
	nttps://openco													17.9 17	Y vhdl							1		_			
o430	https://openco		Stephan Nolting	MSP430			Stephan Nolti					14.7 0.6			vhdl	19	neo430_	Y yes		28K		Υ	16	5	2015 2020	https://github.cor website has detailed resource un	nt minimal configuration
xt186	https://openco		Nicolae Dumitrache		16 8		James Brakef	1966		77		13.1 0.6		13.1 D		g 4	Next186	Y yes	N N	1 1M	1M	Y			2012 2013	boots DOS	
xt186_soc_p	https://openco		Nicolae Dumitrache		16 8		James transla					14.7 0.6					ddr_186					Υ			2013 2019	SoC version of next186	boots DOS, does video games & so
xt186mp3	https://openco		Nicolae Dumitrache		16 8				6 1			14.7 0.6			Y verilo	g 16	ddr_186	Y yes	N N	I 1M	1M	Υ			2013 2014	SoC version of next186	boots DOS, has DSP core, no x86 so
xtz80	https://openco		Nicolae Dumitrache	Z80	8 8		James Brakef	854		_		14.7 0.3			B verilo							Υ		┸	2011 2019		claim of 700 LUTs in Spartan-3 prob
ge_machine	https://github.		Andrew Read		32 8		James Brakef	0000		33 123		14.7 1.0		24.5 X			Board	Y yes	N	16M	16M	512	512	2	2014	standalone Forth system	https://www.youtube.com/watch?
oofar1	http://ce.sharif	errors	Mahdi Amiri	RISC	16 16	kintex-7-3	James ran ou	it of mem	6		##	14.7 0.6	7 1.0		verilo	g 3	nf1	Υ		Ш						derived from risc-16	ASIC, uses Leonardo for synthesis
os2		proprietar		Nios II	32 32	2 stratix-3	Altera consis	1020	Α	290	0 ## q	13.1 0.9	0 1.0 2			ietary		Y yes	opt	4G		Υ	32		2004	fltg-pt, caches & MMU options	Nios II/f: fastest version, DMIPS ad
os2		proprietar			32 32		Altera consis	584	Α	420	0 ## q	16.0 0.1	0 1.0	71.9 I	propi	ietary			opt	4G		Υ	32		2004	fltg-pt, caches & MMU options	Nios II/e: min LUTs version, DMIPS
osprocessor	https://github.		Julien Malka		32 32						11.				vhdl	25	сри	Y yes	N	4G		Υ	32	2	2019 2019	Project for Computer Architecture of	
arm	ftp://ftp.gwdg.				32 16				$\top$							Ť	1				$\dashv$						rg/wiki/Amber (processor core), ra
cpu	https://github.		John Tzonevrakis	RISC	8 8		James Brakef	175	6	243	3 ##	14.7 0.3	3 1.5 3	06.1 X	verilo	g 5	сри	N no	N	256	256	Υ	4	1		minimal & complete	8 ALU inst, 3 port reg file
n-von-1	http://www.ch		Christopher Fenton		8 8		James Brakef			_		14.7 0.3					nonvonto		N	64		Y 30	<del>                                     </del>	1		SIMID in tree structure	A & B regs, instructions broadcast
bbleForth	https://github		Lars Brinkhoff		16 4		James missin			1 330		14.7 0.6				g 1		Y yes	+	4K		Y 11		+	2017 2017	empty design, no init file	tinv
eron sdram	http://projecte		Nicolae Dumitrache		32 3					1 104		14.7 1.0		49.5 X		g 16		Y yes	Υ	-		1 11	16	:	2017 2017	minimalist Wirth, part of Broject Oh	e modified to use DRAM, serial mult
	http://projecto																						10	<del>'</del>			
54x	https://openco		Richard Herveille		16 16 32 33		James Brakef					14.7 0.6 14.7 1.0			verilo	g 10	ос54_ср	Y yes	IN T	64K 4G			32	+	2002 2009	40-bit accumulator, barrel shifter	C54x clone
agon	nttps://openco		Jon Pry				James Brakef										octagon			46	46	Y				https://github.cor 8 thread barrel processor, largely M	
avo	http://fpgacpu		Charles LaForest		16 16		Charles LaFor		A 1	550		0.6		37.0 I			Octavo	Y asm				14			2012 2019		~= performance across word sizes,
ess	https://openco		Dmytro Senyakin		128 1		James too big					18.0 4.0					CoreQua			4G			16		2017 2017		t 37-bit adr, quad issue, caches, 32-6
ess	https://openco		Dmytro Senyakin		128 1		Dmytro Senya					17.1 4.0					CoreOne			4G			16		2017 2017		t 37-bit adr, quad issue, caches, 32-6
ess	https://openco		Dmytro Senyakin			stratix-5	Dmytro Senya										CoreQua		Υ	4G			16	_	2017 2017		t 37-bit adr, quad issue, caches, 32-6
less	https://openco	r stable	Dmytro Senyakin	RISC			Dmytro Senya					17.1 4.0					CoreOne		Υ	4G			16		2017 2017		t 37-bit adr, quad issue, caches, 32-6
less	https://openco		Dmytro Senyakin		128 16		James reduce					18.0 4.0		11.4 I			CoreOne			4G			16		2017 2017	https://opencores Altera proj, Multicore, P&R results a	
less	https://openco	r stable	Dmytro Senyakin		128 16		James slow to	50135	A 72 1	12 90	0 ## q	18.0 4.0	0 1.0	7.2 I	syste	m v 27	CoreOne			4G			16	5	2017 2017	https://opencores Altera proj, Multicore, P&R results a	t 37-bit adr, quad issue, caches, 32-6
:s8	https://openco	r alpha	Kongzilee	ARM7	32 32	kintex-7-3	James bad co	oding pra	6		##	14.7 0.6	7 1.0		verilo	g 8	oks8	Y yes	N	64K	64K	Υ			2006 2009	clone of KS86C4204/C4208/P4208, S	AM87RI instruction set
dland-cpu	http://jamieiles	errors	Jamie Iles	RISC	32 32	2 arria-2	James syntax	errors	A		## q	18.0 1.0	0 1.0		verilo	g 22	oldland_			4G		Υ	16	5 5	2015 2017	https://github.cor has caches & MMU	runs on Cyclone V
dland-cpu	http://jamieiles		Jamie Iles	RISC	32 32	2 arria-2	James syntax	errors	A		## q	18.0 1.0	0 1.0	- 1	Y verilo	g 32	keynshar	n Y	N N	1 4G	4G	Υ	16	5 5	2015 2017	https://github.cor has caches & MMU	runs on Cyclone V
ns8051mini	https://openco	r alpha	Simon Teran, Dinesh A	8051	8 8	kintex-7-3	James Brakef	1991	6 1	32 133	3 ##	14.7 0.3	3 5.0	4.4 X	Y verilo	g 66	digital_co	Y yes	N	64K	64K	Υ			2000 2018		
e-der	http://www.dr	duntested	Al Williams	CISC	32	spartan-3	James missim	ng file	4			14.7 1.0			verilo	g 18	topbox								2009 2009	The One Instruction Wonder	TTA
a	https://github.	stable	Wesley W. Terpstra	RISC	32 32	2 cyclone-5	Wesle largest	8540	A	125	5 a	15.0 1.0	0 0.5	29.3 I	vhdl								32	2	2013 2016	An Out-of-Order Superscalar Soft CF	L tested, incomplete
c.opc2cpu	https://github.		revaldinho		8 16		James reduce			556		14.7 0.1		78.1 X			opc2cpu	Y asm	N N	256	1K '	Y 12	3		2017 2019		see hackaday One Page Computing
c.opc3cpu	https://github.	stable	revaldinho	accum	16 16		James reduce		6	526	6 ##	14.7 0.3	0 4.0 2	26.9 X			орс3сри			64K	64K	N 13	3		2017 2019		see hackaday One Page Computing
c.opc5cpu	https://github	stable	revaldinho	RISC	16 16		James reduce			294	4 ##	14.7 0.4			verilo		opc5cpu					N 15	4 16		2017 2019	https://revaldinhc OPC5 RR inst. ISA similar to OPC1	see hackaday One Page Computing
c.opc5lscpu	https://github.		revaldinho		16 16		James Brakef		6			14.7 0.6				σ ?	opc5lscp	y asm	N N	64K	64K		4 16	1	2017 2019	https://revaldinhc OPC5LS OPC5 with predicate inst	see hackaday One Page Computing
c.opc6cpu	https://github.		revaldinho	RISC								14.7 0.6					орс6сри						4 16		2017 2019	https://revaldinhc OPC6 based on OPC5LS, more inst	see hackaday One Page Computing
c.opcocpu c.opc7cpu	https://github.		revaldinho	RISC	32 16	kintex-7-3	James Braker				3 ##						орсосри					N 32		1	2017 2019		i see hackaday One Page Computing
c.opc/cpu c.opc8cpu	https://github.		revaldinho revaldinho		24 24		James Braket					14.7 0.8											4 16	+	2017 2019		
	https://github.																opc8cpu							<del>'</del>			i see hackaday One Page Computing
c.opccpu	nιιρs://gitnub.		revaldinho		8 10		James reduce					14.7 0.1					орссри					Y 13	- 5	+	2017 2019	ILLIPS://revaidInnc OPC1 one page computer for CPLD	see hackaday One Page Comput
en8_urisc	nttps://openco		Kirk Hays, Jshamlet	RISC	8 8					263		14.7 0.3		25.6 X	vhdl		Open8	Y yes	N	64K	64K	Υ	8	5	2006 2020	accum & 8 regs, clone of Vautomati	
enfire_core	nttps://openco		Alex Marschner, Stepl		32 32		James empty					14.7 0.3			verilo		openfire			4G		Y	32		2007 2009	OpenFire Processor Core	"FPGA Proven"
enfire2	nttps://openco		Antonio Anton		32 3		James Brakef			_		14.7 1.0			Y verilo					1 4G		Υ	32		2007 2012	"FPGA Proven"	derived from Stephen Craven's Op
enmsp430	https://openco		Oliver Girard		16 16		Oliver Girard		A 1	98		0.6		28.5 I)			openMSF			64K		Υ	16		2009 2018	near cycle accurate	performance spreadsheet
enpiton	https://github.		mmckeown		32 32		James too ma		6			14.7 1.0			verilo			Y yes	YN	1 4G		Υ	64	1	2015 2019	http://parallel.prii Princeton Un.	both FPGA & ASIC, very many sour
enscale	http://www.lin		Lyonel Barthe		32 32		Lyonel Barthe	1563	4	91	1 i	12.1 1.0	0 1.0	58.2 X	Y vhdl		sb_core	yes	$\sqcup \bot$	4G	4G '	Y 86	32	2 5	2010 2012	www.lirmm.fr/AD NoC secretblaze	data is for single secretblaze
enxlr8	https://github.	com/Aloriu	alorium technology		8 16						ШT		$\perp \perp \Gamma$		Y verilo			$\bot \bot \Box$	ш		$\perp \! \! \! \! \! \! \! \! \! \! \perp \! \! \! \! \! \! \! \!$		$\Box \Box$	$\perp$	2019	https://www.alori AVR clone, Sno and Hinj Arduino co	https://www.youtube.com/watch?
1200	https://github.	stable	Damjan Lampret		32 32		James Brakef			8 118	B ##	14.7 1.0		22.5 X		g 78	or1200_t	Y yes		4 4 G		Υ	32		2010 2015	https://openrisc.id best older openrisc implementation	no LUT RAM for reg file
1200_hp	https://openco	rstable	Strauch Tobias		32 32		Strauc 3 slot l	5602	6	185	5 ##	1.0		33.1 X		g 39	or1200_i	Y yes		4 4 G		Υ	32		2010 2013	https://openrisc.ir 3 slot barrel version of OR1200	numbers from published paper
1200_soc	https://openco	r beta		OpenRISC	32 32		James missin		4		## q	11.19 0.6			Y verilo			Y yes		1 4G		Υ	32	2	2011	https://openrisc.ic OpenRISC on Terasic DE1 board	
200mp	https://github.	stable	Stefan Wallentowitz	OpenRISC						8 111		14.7 1.0		22.4 X	verilo	g 104	or1200_t					Υ	32		2012 2012	https://openrisc.ic/multiprocessor variant, single core	
lk	https://openco		Julius Baxter, Stefan K				James Brakef		6 3			14.7 1.0					mor1kx	Y yes	N N	1 4G	4G	Υ	32		2001 2018	https://opencores no longer supported, see mor1kx	cappuccino ALU
k marocchi	https://github.		Andrey Bacherov		32 3		1		++	1 -33	+ "+	1 -10			verilo		1	Y yes	γ			Y	32		2012 2019	https://github.cor continous regression tests	Implements a variant of Tomasulo
k soc	https://onepco		Xianfeng Zeng		32 32		James syntax	errors	6	1	## 0	18.0 1.0	0 1.0				or1k_soc	Y ves	H	4G	46	v	32	_	2009 2010	https://openrisc.ic/SoC using OpenRISC 1200	huge tar file
lk-cf	https://openco	r alpha			32 32		Janues Syntax	211013	<del>-</del> -	+	q	1.0.0	1.0	-+'		ience	- UI IN_SUC	1 yes	+	70	-10	-	34	+	2009 2010	The party opening opening opening 1200	nobe tar me
18 18	https://www.p							-	++	+	++	-	++	-	scher		+	Y asm	NI A	64K	CAV .	Y 24	$\vdash$	+	1994 2005	https://github.com/OSUS Microprocessor Project "insta	* 1 schomatics dos at web ==== =
	https://www.pl		Paul Stoffregen		8 8		lamas bird	-	6		++	14.7 0.6	7 10	-			-10	1 92111				1 24	$\vdash$	+		https://github.cor OSU8 Microprocessor Project "instr	.1 schematics, duc at web page, c
5	nctp://www.ulf		Don Golding		16 5		James bad sy		-	35-				40.1		1		V - · · ·		64K		-	$\vdash$	+-	2000	and of Court	data width and be a second of
6b	burn 11		C. H. Ting		16 5		James case co		-			14.7 0.6					cpu16	Y asm				28	$\vdash$	+	2000	part of eForth?	data width can be expanded
6c5x	nttps://openco		Michael Morris		8 1			378				14.7 0.3			verilo		P16C5x			256		Υ	$\vdash$	+	2013 2014		
4e			C. H. Ting		24 6		James Brakef					14.7 0.8		36.0 X		1		Y asm				28		1	2000	part of eForth?	data width can be expanded
coBlaze	www.bleyer.or		Pablo Kocik		8 18		Pablo Kocik	177		1 117		0.3					pacoblaz		_	256		Y 57	oxdot	2	2006	3 versions, behavioral coding	
ncake	https://people.	e stable	Bruce Land		16 5		James bypass	441				14.7 0.6			verilo		de2_min		N	4K		31		┸	2010 2014	http://www.cs.hir The Pancake Stack Machine dervied	
rwan		stable	Zainalabedin Navabi	accum	8 8	kintex-7-3	James Brakef	157	6	435	5 ##	14.7 0.3	3 4.0 2	28.5 X	verilo	g 16	par_beh	Y yes	N N	4K	4K	Υ			1995 1997	2nd uP in director from VHDL: Analysis and Modeling	of AKA cpu8, both vhdl & verilog vers
rwan			Zainalabedin Navabi	accum	8 8	kintex-7-3		161	6	76	6 ##	14.7 0.3		38.8 X		2	parwan	Y yes	N N	1 4K	4K	Υ			1995 1997	2nd uP in director from VHDL: Analysis and Modeling	of AKA cpu8, both vhdl & verilog vers
sc	https://github.	untested	Jeff Bush	RISC	16 16	5			$\top$						verilo			Υ		64K		N 20	2 8	3	2017 2019	https://github.cor 16 RISC cores	
	https://github	stable	Martin Schoeberl	RISC	32 3	2			$\top$						scala		1		$\vdash$						2015	http://patmos.compute.dtu.dk/	http://www.t-crest.org/
mos			Paul Genssler	picoBlaze			-				+		+		vhdl		pauloBla						-		2015 2019	course project, slower more LUTs th	

_uP_all_soft folder	opencores or prmary link	status			data inst size size		epor com ter ents	LUTs ALUT	LUT?	blk ram	F max		MIPS cl /inst ir		ven dor	src #src top files	र्ह chai	fltg -		max byt		adr # mod reg	e year re		secondary web	note worthy	comments
pavr	https://openco	or alpha	Doru Cuturela	AVR	8 16	kintex-7-3 Ja	mes Brakef	2630	6	1	132	## 14.7	0.33	1.0 16.5	Х	vhdl 18 pavr_c	t Y yes	N	Y 4K	4M Y	72	32	6 2003 2	009		superset of AVR	
pdp1	https://openco			PDP1	18 18	spartan-3a- Ja		1390	4	6		## 14.7		0.0 5.0	х	vhdl 15 top	Y yes		N 4K	4K	28		2011 2			PDP-1 descended from MIT TX-0	uses Minimal UART from opencores
pdp11-34verilo	www.heeltoe.c	cc stable	Brad Parker F	PDP11	16 16	arria-2 Ja	mes Brakef	2532			126	## a13.1	0.67	2.0 16.7	IX '	verilog 24 pdp11	Y yes		N 64K	64K	70	13 8	2009		77	boots & runs RT-11, EIS inst & MMU	
pdp2011	http://pdp2011			PDP11	16 16	kintex-7-3 Ja		5060		1		## 14.7		2.0 13.6	IX '	/ vhdl 3 cpu			N 64K		70	13 8	2008 2	019 ht	ttp://pdp2011.sv	SoC, build files for A&X boards	complete impl including orig IO devices
pdp8	https://openco		Joe Manojlovick, Rob I			kintex-7-3 Ja		1219	_	1		## 14.7				/ vhdl 55 cpu			N 32K	_	<u> </u>	8	2012 2				Boots OS/8, runs apps, several variants
pdp8l	https://openco	or beta		PDP8	12 12		mes Brakef	1088		48		## q13.1		2.0 14.4		vhdl 11 top	Y yes		N 4K	4K		l i	2013 2			Minimal PDP8/L implementation with	4K disk monitor system
pdp8verilog	www.heeltne.c			PDP8	12 12	kintex-7-3 Ja		505		1 "		## 14.7		2.0 181.3		verilog 18 pdp8			N 32K			8	2005 2			boots & runs TSS/8 & Basic	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
pet_fpga	https://github.c			6502	8 8	kintex-7-3 Ja							0.33	4.0 19.0	x	verilog 1 cpu650				64K Y			2007 2			for Commodore PET	
pic coonan	neeps.//grendo.e	alpha		PIC16	8 14		mes Brakef	328		1		## 14.7		1.0 166.1	x	verilog 7 piccpu	Y yes		Y 256	4K Y			1999	-	ccps.//gitilab.com	TOT COMMODULE I E I	risc8 by Tom Coonan also a PIC uP
pic-16c5x	https://tame.wo	v errors		PIC16	8 12		mes std lib		-	1			0.00	2.0		vhdl 16 pic cor			Y 256	4K Y	_		1998 2	ากว			as part of thesis?
picoblaze	https://www.yi			icoBlaze	8 18	kintex-7-3 Ja				2		## 14.7		2.0 325.5	x	vhdl 1 kcspm6				2K Y			2003	ht	ttns://en.wikiner	2 clocks/inst, no prog ROM	this is the original picoBlaze author
picoblaze	https://www.xi			icoBlaze		spartan-3-4 Ja		178		1		## 14.7		2.0 168.9	X	vhdl 1 kcspm3				2K Y			2003	bi		2 clocks/inst, no prog ROM	this is the original picoBlaze author
picoblaze	https://www.xi			icoBlaze	8 18	kintex-7-3 Ja		317		2		## 14.7		2.0 101.6		/ vhdl 19 kc705			256	2K Y			2003	bi	ttns://en.wikiner	2 clocks/inst	this is the original picoblaze author
piropiro	https://githuh.g			RISC	32 32	kintex-7-3 Ja				1 1		## 14.7		1.0 15.7		vhdl 42 top	A 1 03111			64K Y	_	32	2010 2	111	ttps://en.wikipet		no doc. xilinx constraint file
plasma	https://grando.c			MIPS	32 32	kintex-7-3 Ja				2 2		## 14.7				vhdl 22 plasma	Y yes					32	2001 2			wide outside use, opencores page ha	
plasma cortex	https://github.c			RISC	32 16	KIIILEX-7-3 Ja	illes braker	2402	6		- 57	HH 14.7		1.0	x	vhdl 4 cpu		+		4G Y	_	8	2001 2		ttp://plasmacpu.	o/project/160180-plasma-cortex-oper	
plasma fpu	https://openco	or stable	Dylan broping	MIPS	32 32	kintex-7-3 Ja	mac arrors		6			## 14.7		1.0	-^-	vhdl 20 plasma	Y yes	Y		4G Y		32	2015 2		ctps.//ilackaday.i	plasma with FPU	based on Plasma by Steve Rhoads
pop11-40	http://www.in-			PDP11			aohiko Shin	2687	-	+	20			2.0 2.5		NSL 17 top	V voc	+ +	NI SAK	64K V		13 8	2009	JA/	nuw in-arch in/in	Boots UNIX	various papers, no verilog or vhdl
popcorn	http://www.ip-			accum	8 8x	kintex-7-3 Ja						## 14.7		1.0 428.4		verilog 4 pc	v yes	NI NI	CAV	64K Y	/0	13 0	1998 2	200	ww.ip-arcii.jp/ii	small 8 bit uP	various papers, no vernog or vitur
power a2	https://github.o			PPC	64 32	vu3p-2	TCL fil		0		347	## 14.7	0.33	1.0 420.4	1	vhdl 285	V voc	Y	16F	16F Y		22	2019 2			PPC RTL, asic gate RTL	Virtex VU3P-2 FPGA implementation (380K lu
	https://opon	or stable	(ере е)	PIC16	8 14		mes missin		6	+	220	## 14.7	0.22	1.0 192.1	x	vhdl 10 P16C55	Y yes		Y 256	4K Y	+	32	2019 2			both 16C55 & 16F84	with fake instruction ROM
ppx16 prawn	nccps.//openco	errors		accum	8 8	spartan 6-1Ja			6	+		## 14.7		3.0	^	vhdl 2 prawn	Y yes				+		1992	505			L: Analysis and Modeling of Digital Systems, 1
prawn processor-core	https://github			RISC	32 32	ahai rali_o-: Ja	iiies iiiissin	5 HICS	1	+		## 14./	0.33	5.0	+	vhdl 2 prawn	Y yes	IN NI	N 4K N 4G		16	32	2018 2	118			Quartus proj, basic RISC instructions
processor-core propeller	https://propell-			RISC	32 32	+ +	_	-	+-	+		_	+		+	verilog	++-	IN	4G 4G	4G	10	512	5 2014 2		ttps://github.co-		ISA: op/ddd/sss format with predication
	https://propelle				32 32	kintov 7.3	mor Protein	9498	1 =	20	100	## 14.7	1.00	0.1 134.5	x		V	+	46	40	+	212	2014	JZU 111	ccps.//gittlub.cof		
propeller_p8x3	https://www.pi			RISC	8 8	kintex-7-3 Ja				20				0.1 134.8	^	verilog 9 top	Y yes	F	v c	8K Y	40			21.0		eight propellers, clocking from ucf file	
pt13 pulserain	http://www.sin			accum		kintex-7-3 Ja arria-2 Ja				+		## 14.7		3.0 130.5	1 . +	verilog 1 pt13	Y asm			64K Y		- 5	2011 2			P113 is optimized to be completely ei intended for Max10	micro-code & register updates, minimal ISA
	https://github.o			8051			mes missin							5.0		system verilo PulseR	n Y yes	N			_		2017 2				
pulserain	nttps://github.o	<u>c</u> stable		8051	8 8		mes some	2376		2 41		## q18.0		3.0 6.0	1 1	system v 25 FP51_f			Y 64K	64K Y	1		2017 2		ttps://www.puls	1 clk/inst, intended for Max10	
p-vex	https://github.o	.com/tvana		VLIW	32 128	kintex-7-3 Ja	mes bypas	1660	6	1	233	## 14.7	1.00	1.0 140.1	+	vhdl 26 system	Y yes	N	$\perp$		73	32	4 2005 2	J15 h	ttp://www.vliw.c		probable degeneracy, LUT RAM for program
русри	nttps://pycpu.v		Norbert Feurle		8				$\vdash$	+			+-		-	myhdl	1	+			-	-	2013	ht		python hardware processor	
qnice-fpga	https://qnice-fp	0.10.0.0		RISC	16 16											/ vhdl 40 quince	H . 100			64K N			2		ttps://github.cor	derived from NICE: http://www.vaxm	
qrisc32	https://openco	or alpha		RISC	32 32		ımes Brakef	3075		4		## q13.1		1.0 46.9		system v 8 qrisc32						32	4 2010 2			qrisc32 wishbone compatible risc cor	for PhD thesis
qs5-rible	http://www.sar			RISC	8 16	kintex-7-3 Ja						## 14.7		1.0 95.3	Х	verilog 1 qs5_mi		N	256	32K Y			1998 1			used in his class, also uses eP32	
r4000				MIPS	32 32	kintex-7-3 Ja	mes lots of				_	## 14.7		1.0		verilog							1994 1			does not implement 64-bit data	only a few insts implemented, test vehicle
r8051	https://github.o	<u>c</u> stable		8051	8 8	kintex-7-3 Ja	ımes Brakef	1031	6 1	1	139	## 14.7	0.33	4.0 11.1	X	verilog 2 r8051	Y yes		N 64K	64K Y			2015 2				
r8-core	https://github.o	.com/vctro		RISC	16 16											/ vhdl 14 r8_uc				64K N		16	2	019		university project, doc in portuguese	
raptor16	www.spacewire	re stable		CISC	16 16	kintex-7-3 Ja	mes Brakef	590	6		319	## 14.7	1.40	2.7 280.2	Х	vhdl 1 raptor1				64K N			2004			8 data & 8 adr regs	no multiply, 8 adr modes
raptor64	https://openco	or alpha		RISC	64 32											verilog 63 raptor6				4G Y			9 2005 2			16 register sets, inst & data cache, me	
recon	https://github.o	.com/jefflie	, -	Nios II	32 32											verilog	Y yes	opt	4G	4G Y		32	2	019 ht		NIOS helper files	software helper files also
recore54				PIC16	8 14	kintex-7-3 Ja	mes Canno	t find <r< td=""><td>d 6</td><td></td><td></td><td>14.7</td><td>0.33</td><td>1.0</td><td></td><td>vhdl 20 rcore54</td><td>s Y yes</td><td>N</td><td>Y 256</td><td>4K Y</td><td></td><td></td><td>1999</td><td></td><td></td><td>not available at ht-lab website</td><td>www.ht-lab.com</td></r<>	d 6			14.7	0.33	1.0		vhdl 20 rcore54	s Y yes	N	Y 256	4K Y			1999			not available at ht-lab website	www.ht-lab.com
reduceron	https://www.cs		Matthew Naylor/Tommy									##			IX	Reduce	on						2008 2	018 ht	ttps://github.cor	hardware for functional programming	red-lava generates the RTL
reflet	https://github.o			accum	8 8											verilog								ht		original design	most ops between accumulator & register, ris
reonv	https://github.o			risc-v	32 32	kintex-7-3 Ja			6			## 14.7	1.00	1.0		vhdl	Y yes	N	4G	4G Y		32	2017 2	018 ht		uses Leon infrastructure with risc-v IS	
reverse-u16	https://github.o	c stable		Z80		cylcone-4 Ja				60		## 14.7		4.0		vhdl 29 zxpoly	Y yes		N 64K				2015				retro Z80 based on T80 by Daniel Wallner
risc_core_i	https://openco			RISC	16 16	kintex-7-3 Ja	ımes Brakef	349	6 1	1	526	## 14.7	0.67	3.0 336.8	X	3 vhdl 13 CPU	Y asm		1K	1K		8	4 2001 2			Havard arch, thesis project	derived clocks: estimated derating
risc_cpu	https://electror	n untested		accum	8 8											vhdl		N	32	32 Y	8		2	017			
risc0	https://sourcef			RISC	32 32	kintex-7-3 Ja	ımes Brakef	1186	6 4	4 6	110	## 14.7		1.0 61.9	Х	verilog 8 RISCO	Y yes	N					2011			minimalist Wirth, education tool	
risc-16	https://github.o	<u>c</u> stable		RISC	16 16								0.67			vhdl 12 soc	Y yes	N		64K N	9	8	2000 2	015 ht	ttps://user.eng.u	single cycle, pipeline & OO variants	Little Computer (LC-896) derivative
risc16f84	https://openco	0.10.0.0	· · · · · · · · · · · · · · · · · · ·	PIC16	8 14	kintex-7-3 Ja		375	_			## 14.7	0.00	2.0 172.5	IX	verilog 1 risc16f	Y yes			4K Y			2002 2			derived from CQPIC by Sumio Moriok	
risc5	http://www.pro	o beta		RISC	32 32	zu-2e Ja	ımes Brakef	2001		4		## v20.1		1.0 88.3	ILX	verilog 8 RISC5	Y yes	Y	4G	4G		16	2013 2		ttp://www.astro	minimalist Wirth, part of Project Obe	32x32 multiplier, wikipedia entry
risc5	http://www.pro			RISC	32 32	kintex-7-3 Ja		2441		4 1		## 14.7		1.0 37.8		verilog 8 RISC5	Y yes			4G		16			ttp://www.astro	minimalist Wirth, part of Project Obe	
risc5	http://www.pro	o beta		RISC	32 32	atrix7-35 Ja	ımes Brakef	2913	6	48	50	## v20.1	1.00	1.0 17.2	ILX	verilog 8 RISC5T	Y yes			4G		16	2013 2	017 ht	ttp://www.astro	minimalist Wirth, part of Project Obe	32x32 multiplier, wikipedia entry
risc5x	https://openco	or stable		PIC16	8 14	kintex-7-3 Ja	mes RLOC	constrair	n 6	$\perp$		14.7	0.33	1.0	ட	vhdl 15 cpu	Y yes		Y 256	4K Y			2002 2			makes extensive use of xilinx primitiv	
risc63	https://github.o			RISC	64 16				$\sqcup \sqcup$							vhdl 16 risc63		N		Y		16	2			tightly packed 16-bit ISA	thesis in Chech
risc8				PIC16	8 12	kintex-7-3 Ja	mes Brakef	355	6	$\perp$	154	## 14.7	0.33	2.0 71.5	Х	verilog 8 cpu	Y yes		Y 256	2K Y		lacksquare	1999 1				directory contains derivative design by another
risc8softcore			Transmich Tradison	AVR	8 16				$\perp \perp$	$\perp \!\!\! \perp \!\!\! \perp \!\!\! \perp \!\!\! \perp$			$\Box$		ш	verilog 6 risc8-so	Y yes	N	Y 64K	64K Y			2020 2	020		mostly compatible with the AVR instr	uction set
riscff		proprietar		RISC	16 16											proprietary							2004			now produce ESP8266 & ESP32	
risc-fuggit	https://github.o			RISC	32 32				$\perp$	ш			$\Box$		$oldsymbol{ol}}}}}}}}}}}}}}}}}}$	verilog 33 riscmai	У	N	4G	4G		32	2				hes, schematic conflicts with documentation of
riscmcu	https://openco			AVR			mes LPM p			$\perp$		## q18.0		1.0		vhdl 15 v_riscn			Y 128		92	16		009			added 5 inst to AVR
riscompatible	https://openco			RISC	32 32	kintex-7-3 Ja		2167		1		## 14.7		3.0 22.3	Х	vhdl 12 riscom	t Y yes		Y 4G	4G Y	_	16	2014			based on RISCO processor by Junquei	
risc-processor	https://github.o			RISC	32 32	kintex-7-3 Ja		1445		6		## 14.7		1.0 111.6		verilog 22 fpga_to	Y yes	N	4G	4G Y		32	2008 2				MIT course work?
riscuva1	https://www.so	ci stable	S. de Pablo pio	icoBlaze	8 14	kintex-7-3 Ja	mes Brakef	109	6		370	## 14.7		2.0 560.7	Х	verilog 1 riscuva			Y 256	1K Y			2006 2				also VHDL version by Bikash Gogoi with identi
riscv_ariane	https://github.o			risc-v	64 32				ш				1.00	1.0			Y yes	Υ		4G Y	_	32			ttps://github.cor	single issue, in-order CPU which imple	ements the 64-bit RISC-V ISA IMAC extensions,
riscv_biriscv				risc-v	32 32				ШΠ	┸╗			ШΤ		ட	verilog	Y yes	┸┚	4G	4G Y		32	2		ttps://github.cor	dual issue	also single issue version
riscv_bonfire				risc-v	32 32	kintex-7 Ja	mes Brakef	ield	6			## 14.7	1.00	1.0		vhdl bonfire	Y yes		4G			32	2	018 ht			comingled lxp32 & RISCv; poorly organized git
riscv_boom				risc-v	32 32				Ш							scala	Y yes	Υ	4G	4G Y	45	32		ht	ttps://boom-core	Berkeley Out-of-Order RISC-V Process	sor
riscv_briscv	https://ascslab.			risc-v	32 32												Y yes	Υ	4G	4G Y	45		2018 2	020 ht		six implementiations of risc-v	Boston Un. Course work
riscv_clarinet	https://github.o	.com/HPC-L	Riya Jain etal	risc-v	32 32					LΠ						bluespec verilog	Y yes	Υ	4G		45		5 2	020 ht	ttps://github.cor	RISC-V with posit arithmetic, bluespe	verilog for riscv flute & (3) posit sizes
riscv_clarvi	https://github.o	c stable		risc-v		arria-2 Ja	mes Altera	2616	Α	┸	178	## q18.0	1.00	1.0 68.2		3 system v 7 clarvi	Y yes	N	4G	4G Y		32			ttps://www.cl.ca	educational simple RISC-V implement	
riscv_cpu	https://github.o	c untested	misha kevlishvili	risc-v	32 32								1.00	1.0		verilog	Y yes	N	4G		45	32	2019 2	019 ht	ttps://www.yout	simple and easy to understand design	1
riscv_dark	https://github.o	c beta	Marcelo Samsoniuk	risc-v	32 32	kintex-7-3 M	larcelo Sam	1000	6		220	## v20.1	1.00	1.0 220.0		verilog 4 darkris	Y yes	N	4G	4G Y	45	32	2018 2	021 ht	ttps://opencores	written in one night, low line count	builds for five fpga boards
	https://github.o	c untested	Antti Lukats	risc-v	32 32			306	4				1.00	6.7	AL	verilog 11	Y yes	N	4G		45		2018 2		ttps://riscv.org/2	RISC-V contest 2nd place, 8-bit ALU	no source for xilinx, no implementation docs
riscv_engine-v	https://github.o			risc-v	32 32											verilog 45 femtos		N		4G Y	45	32				teach FPGAs to university students, re	
riscv_engine-v riscv_femtoRV		c untested	Matthew Balance	risc-v	32 32	ice40 M	latthew Bal	1653	4	$\Box$		##	1.00	6.7	AL	system v 8 fwrisc_							2018 2		ttps://opencores	featherweight entry 2018 RISC-V conf	0.15 DMIPS/MHz
	https://github.o		Matthew Balance	risc-v	32 32	igloo2 M	latthew Bala	1060	4		20	##	1.00	6.7 2.8	AL	system v 8 fwrisc_	g Y yes	N	4G	4G Y	45	32	2018 2	018 ht	ttps://opencores	featherweight entry 2018 RISC-V conf	
riscv_femtoRV		c untested			32 32		in Gray	320		1		## v16.4		1.0 1171.9		proprietary	Y ves	N	4G	4G Y	45	32	3 2015 2	018 ht	ttps://www.vout	hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P
riscv_femtoRV riscv_fwrisc riscv_fwrisc	https://github.o		Jan Gray	risc-v													Y yes	N	1		+	- +	-1-1-7-				
riscv_femtoRV riscv_fwrisc	https://github.o	/ beta		risc-v	32 32						Į.					systemC 12 hl5		IN I	4G	4G   Y	45	32	2017 2	020		32-bit RISC-V processor designed with	i nus, coded in systemic
riscv_femtoRV riscv_fwrisc riscv_fwrisc riscv_GRVI-pha	https://github.o http://fpga.org	beta c stable	Paolo Mantovani			kintex-7-3 Ja	mes too m	any los	6	+		## 14.7	1.00	1.0	+					4G Y	_	32	2017 2	_		32-bit RISC-V processor designed with e200 has opensource	also have a chip
riscv_femtoRV riscv_fwrisc riscv_fwrisc riscv_GRVI-pha riscv_hI5 riscv_humming	https://github.o http://fpga.org https://github.o	beta c stable c stable	Paolo Mantovani	risc-v risc-v	32 32 32 32	kintex-7-3 Ja				37	_				×	verilog 141 e203_c	y Y yes	N	4G	4G Y		32	2016 2	018		e200 has opensource	also have a chip
riscv_femtoRV riscv_fwrisc riscv_fwrisc riscv_GRVI-pha riscv_hI5 riscv_humming riscv_humming	https://github.c http://fpga.org https://github.c https://github.c https://github.c	beta stable stable stable	Paolo Mantovani	risc-v risc-v	32 32 32 32 32 32	kintex-7-3 Ja	imes too mi			32	62			1.0	Х	verilog 141 e203_c verilog 141 e203_s	Y yes	N N	4G 4G	4G Y		32 32	2016 2 2016 2	018 018		e200 has opensource e200 has opensource	also have a chip also have a chip
riscv femtoRV riscv fwrisc riscv fwrisc riscv GRVI-pha riscv_hI5 riscv_humming riscv_humming riscv_humming	https://github.o http://fpga.org, https://github.o https://github.o https://github.o https://github.o	beta co stable co stable co stable co untested	Paolo Mantovani	risc-v risc-v risc-v	32 32 32 32 32 32 32 32 32 32	kintex-7-3 Ja				32	_				Х	verilog 141 e203_c verilog 141 e203_s verilog	Y yes Y yes Y yes	N N N	4G 4G 4G	4G Y 4G Y 4G Y		32 32 32	2016 2 2016 2 2017 2	018 018 018		e200 has opensource e200 has opensource AKA e200, Chinese	also have a chip
riscv_femtoRV riscv_fwrisc riscv_fwrisc riscv_GRVI-pha riscv_hI5 riscv_humming riscv_humming	https://github.o https://github.o https://github.o https://github.o https://github.o https://github.o	beta c stable	Paolo Mantovani  Philipp Wagner	risc-v risc-v risc-v	32 32 32 32 32 32	kintex-7-3 Ja				32	_				Х	verilog 141 e203_c verilog 141 e203_s	Y yes Y yes Y yes Y yes	N N N	4G 4G 4G 4G	4G Y 4G Y 4G Y		32 32	2016 20 2016 20 2017 20 2017 20	018 018 018	ttps://www.lowr	e200 has opensource e200 has opensource	also have a chip also have a chip software tools take 80MB

The control of the product of the control of the co	_uP_all_soft folder	opencores or prmary link	status	author	, .,	data inst	FPGA	repor con		LUT? mults	blk ram	F max	e tool	MIPS cli	ks/ KIPS	ven dor	src #	top file	ਦ too g chai	fltg	max dat	max by	te tsu	adr #	e start last	secondary web	note worthy	comments
The control of the co	riscy lattice	https://www.la	stable	Lattice Semi	risc-v	32 32	machXO3	D Lattice Sem	ic 1507	4	4	60 ;	##	1.00	1.0 39.8	L	Υ		Y ves	N	4G	4G Y	,	32	5 2021		RV32I ISA, 5 stage pipeline, configure	d & generated using Lattice Propel
Service Servic		https://github.								Ħ							Y scala		. ,,	+ -	-					http://www.lowri		
Section 1.	riscv_microsen	https://github.	c stable	Microsemi	risc-v	32 32	polarfire	microsemi	8614	4 2	10	122	L11.8	1.00	1.0 14.2		proprieta	ry	Y yes	N	4G	4G Y	,	32	2016 2018	https://www.mici	is encrypted IP	has caches
The control of the co		https://github.															nmigen		Y yes	N	4G	4G Y	,	32	6 2020	)	microarchitecture of Minerva is large	ly inspired by the LatticeMico32 processor
March   Marc		https://github.									$\perp$									+						https://tl-x.org		
Column		https://github.																								https://opencore		
Property of the property of		THE PERSON NAMED IN COLUMN NAM					stratix-5	vectorblox	1082	! A		244	## 14./	0.98	1.0 221.0											,		
The content of the co		https://github.					vcku3n-3	Cliffor smal	761	6	+	760	## v16.2	1.00	3 0 336 8	ν,										1		
The control of the co		https://github.									+																	
The control of the co		https://github.				32 32															N 4G	4G Y	30	32		)		
15. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	riscv_pulpino	https://github.	c untested	Andreas Kurth			arria-2	James miss	ing files	Α		-	## q18.0						Y yes							http://www.pulp-	pulpissimo is single core "pulp" with	interest in non-riscv ISA expansion
Manuscher Law Book Street West Property of Control of C		https://github.				32 32												8	Y yes	N						https://www.you		o on design issues
See		https://github.		p = 10 = 11 = 1						$\perp \perp$	$\perp$					, .c.			Y yes	N	4G					https://riscv.org/2	RISC-V contest prize	
SCALES AND ALL STATES		https://github.								$\perp \perp$									Y yes	N	4G							
West of the control o		https://github.						C N.4	-1 20100		$\vdash$	00	_	1.00	10 22						4G	4G Y				http://labs.domip		
150. October 150. Sept. 150. Sept		https://github.					zynq	Susumu ivia	151 28100	0	+	90	_	1.00	1.0 3.2		system ve	riiog	y yes	IN N	4G	4G 1				https://github.com	rice y for actal EBGAs, tel filos only	hasad on racket ship
The contract of the property o		https://github.					kintey-7-3	R Jörg Mische	545	6	+	200 :	##	1.00	1.0 367.0	ΔΙΜΧ	verilog	4 nineline	Y ves	N	4G	4G Y	,			nttps://github.com		
St. Control of the Co		https://openco									62						vhdl	65 rv01 selft	Y ves							;		
The control of the co		https://github.									1		_										,			https://roalogic.c	om	
The Confidence of the Confiden	riscv_rv3n	https://github.	com/risclite	Li Xinbing	risc-v												verilog	17	Y yes	N	4G		,			)	RV32IMC processor core, which has a	new pipeline with "3+N" stages
The control of the co		https://github.								ш							bluespe	33	Y yes	N	4G				2020	)	descript of the RISC-V instruction set	in Bluespec, requires bluespec, no verilog code
The control of the co		https://github.								$\perp \Gamma$	ш	$\Box$							Y yes	N						https://www.ukri	side channel hardened, no cache, bra	nch prediction or virtual memory, research pro
Second Column   Col							arria-2	James Brak	efield	Α	+	- 1	## q18.0	$\vdash \vdash$		$\vdash$	system v	47 scr1_top_	Y yes	N						http://syntacore.org	com	
The control of the co							:40	+			+	-+	_	$\vdash \vdash$		+												https://with.sh.gogg/alg/0/2000000
The service of the control of the co	riscv_serv	nttps://gitnub.		Olof Kindgren			ICE4U		+	4	+	-	_		_	L	verilog	1/								nttps://riscv.org/.	RISC-V contest prize, 1-bit ALU	77.8
The control of the co		https://www.ci					1	+ +	+	+	+	-+		$\vdash$			nroprieto	rv								https://www.cific	ASIC IP house 32-bit "freedom" coro	
Mary									-	++		-	_											32				
The color of the				UC Berkelev							+	-								+						nccps.//www.siiiv		THE PARTY DISCISION
The control of the property of																												
The control of the co	riscv_steel	https://openco	res.org/pro	Rafael Calcada	risc-v	32 32	zu2-2	James Brak	ef 1775	6		208	## v19.2	1.00	1.0 117.4			21 steel_top	Y yes	N			,			https://github.com	github version has vivado proj	under grad thesis
Page	riscv_steel	https://openco	res.org/pro	Rafael Calcada	risc-v	32 32	atrix-7-3	James Brak	ef 1784	6		116	## v19.2	1.00	1.0 65.0						4G	4G Y	r	32	3 2020	https://github.com	github version has vivado proj	under grad thesis
Part		https://github.																								https://blog.west	9 stage pipe, dual issue	risc-v SoC for fpga, riscv_swerv_eh1_fpga now
The control of the co		https://gitlab.c							1551		1	123		1.00	1.0 79.3	Х	-,	_	Y yes	N	4G	4G Y	,	32	2017			
The control of the properties of of the		https://github.									$\perp$	_						verilog		+	+		_			https://poets-pro	message-passing architecture designe	ed for FPGA clusters
Trick weller for the property of the property		https://github.								-		- 1	## 14./			_				_				32			vorilog course	scala not needed
The content of the		https://github.								6		3/16				,,		smallest								https://riscy.org/		
The content of the property   The		https://github.																full no car	Y ves	N				32		https://riscv.org/		
Triggerous   Mater		https://openco											## 14.7					rilog	Y yes	N	4G	4G Y				https://github.com		
	riscv_zscale	https://github.	c scala	UC Berkeley	risc-v	32 32			<u> </u>									Ĭ					,	32			not maintained & not conformant	
THE STATE OF THE S	rise	https://openco	r beta	Jlechner etal	RISC			3 James miss	ing black	b 6 1	ı		14.7	0.67	1.0	Х			Y asm	N	64K	64K				en.wikiversity.org	ARM style register usage	
	rj32	https://github.	<u>c</u> alpha	rj45																		-	JL					
State   Content   State   Content   State   Content   State   Content   State   Stat		https://openco																		+ ** +						'		
Inter-  Concernment   State   State   Concernment   State   State   Concernment   State   St		https://openco									1															<b>'</b>		,
		https://openco						James Brak	ef 382		1						vhdl	2 rois24_24	up								single pipe stage, pre simulation stage	8, 16 & 24-bit load/store
Internation   Stage / General signals   St		https://openco					zu-ze	James nuge	9000	) 6	+	150	## V19.2	0.83	1.0 13.9	×					16101							
Processor   Proc		https://openco					kintov-7-3	R James Brak	of 11216	6 4	1 6	123	## v14 1	0.67	20 37	v					46					https://github.com		
https://gen.com/ global   gl		https://github.									1 2					X										http://www.finitr		
https://genroud.  https://ge	rtf68ksys	https://openco			68000	16 16															N 4G	4G Y	,	16				,
International   Internationa		https://openco											## 14.7	0.67	3.0 8.6						N 1M	1M Y	,					
1.564a   1.565/@ftmub.cl stable   Samue Favor   1   1.564a   1.565/@ftmub.cl stable   Samue Favor   1.565/@ftmub.cl stable   Samue Fa	rtx2000	http://www.m	o asic	Tom Hand													proprieta	ry									Harris Corp., FPGA version at MPEfort	
https://www.pr. stable   Paul Tylor   MSP430   for   for size & not for speed   msp430 subset with 8-bit alu   coded for siz		https://openco									59								Y yes							https://en.wikipe		
Separation   Sep		https://github.									$\perp \perp$		## 14.7						Υ	N I				ш		1		
Statistic   Stat		nttps://www.p	0.00.0				artix-7	Paul Taylor	449	1 6	+	100	_	0.67	9.0 16.6	$\vdash$	*****		$\vdash$	++				$\vdash$				
Secretary   Secr		nttps://github.						2 10000	2000	۱.	1	122		1.00	10 17 -	<b>.</b> .			$\vdash$	<del>  ,  </del> .			56			<del> </del>	64-Dit simple Forth engine	
Sape   Into://opencor   Stable   Ahmed Shahein   accum   8   8   Nintex-7-3   James In DLU   48   6   200   #H   14.7   0.0   4.0   10.4   2.0   2.0   4.0   1.0   2.0		https://openco					operation o				10		HH 14.7						v					16	0 -0-0	https://www.ie	i 80186 hinary compatible core	
Sample Cape   Minters		https://gitilub.									+		## 14 7						-					$\vdash$		https://shirishkoii	, ,	
Sayeh process littes://www.me stable   Aires at Rapethoost, Arr   RISC   16   16   16   16   16   16   16   1		https://onenco	0.10-0.0				AIIICA-7-3	, James IIO L	40	+++	+	200 1	14./	0.10	1.04.2	-^-		ביווין כב					, 3	27		necpa, parimianikuli		, , , , , , , , , , , , , , , , , , , ,
Sayeth process         https://open.org         stable sayer         lireza Haghdoost, Arr RISC         16         8         kintex-7-3         James Brakef         479         6         1         164         # 14         1.0<		https://github					1	+ +	1	+	+	-+		0.67	1.0			Saveh								,		
Sayung   Litto://www.mg.mg   Sayung   Litto://www.mg.mg   Sayung   Litto://www.mg.mg   Sayung   Litto://www.mg.mg   Sayung   Litto://www.mg.mg   Sayung   Litto://www.mg.mg   Sayung   Litto://www.mg   Sayung		https://openco					kintex-7-3	James Brak	ef 479	6 1	ı l	164	## 14.7		1.0	Х							+			haghdoost.persia		
State   Stat		http://www.me								6				1.00		Х					Y 4G	4G						
Schoolings   https://www.irm   beta   Lyone   Barthe   using   23   23   23   23   24   25   26   26   26   26   26   27   27   27		http://www.fo										150			1.0 75.9	Х												
Secretoblaze   Secr		https://openco		,				James miss	ing signal	d 6	ш	$\Box$	14.7	0.67	1.0	ш				+ ** +			122	16	4 2011 2012	1		
seniorsagn-1 https://github.c.gimulation/ Niranjan Ramadas RISC 64 32 kintex-7-3 lames way to 135009 6 32 75 ## 14.7 1.00 1.0 0.6 X verilog 28 pipeline N Y 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with verilog 2.8 pipeline N Y 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with verilog 2.8 pipeline N Y 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with verilog 2.8 pipeline N Y 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with verilog 2.8 pipeline N Y 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with Vision N Y 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with Vision N Y 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with Vision N Y 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with Vision N Y 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with Vision N Y 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with Vision N Y 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with Vision N Y 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with Vision N Y 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with Vision N V 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with Vision N V 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with Vision N V 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with Vision N V 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with Vision N V 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with Vision N V 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with Vision N V 1.37 32 4.8 2012 2012 arbramadas apopts university ASIC project, read P2 with VISION N V 1.37 32 4.8 2012 2012 arbramadas apopts university ASI		https://github.								$\perp \perp$	$\perp \perp$					ш	1			$\perp$				Ш		https://github.com	small MIPS CPU core originally based	schoolMIPS has several versions
Simple cpc mightps://www.jsuntested Michael Freeman RISC 32 32 32											+								yes	1,							DAC	C4 his data maths assessment by the control of
single-cyc mile https://github.c mature   Victor A Pajaro   MIPS   16   16   18   18   18   18   18   18							kintex-7-3	James way	td 135009	6 32	4	/5	## 14.7	1.00	1.0 0.6	X		28 pipeline	Н—	N,	Y	<b>├</b>	137	32				
Single-cyc-cpu https://github.ck mature Victor A Pajaro MIPS 32 32							1		1	+	+	-+	-	$\vdash$	-	$\vdash$		2 single : :		++	CAY	CAK	8	$\vdash$	2018 2019			DOTN MIPS & RISCV KIL
Social Policy   Social Polic		https://www.fj					1			++-	+	+	-			$\vdash$				al N			,	22	2010	nups://www.fpga		course work
Social   S		https://github.					1	+	+	+	+	+	+	$\vdash$	_	$\vdash$	viiul	50 MIVATEZPA	Jai o_Sin	S IN	40	40 Y	+	32		1		
softarcore putters://open.cores.org/prix/ Addras Pal         AVR         8         1.6 at rix-7-3         AVR         8         1.6 at rix-7-3         Verilog         8 top         Y yes         N         6.4 k         6.4 k         Y         2019 2020         https://soft.net/jf.full implementation of AVR 2-stages.plyaratins: Yisch.net/jf.full implementation o		http://sowerhi					spartan-6	-3 lames cons	tr 2569	8 6	15	93 -	## 147	0.33	3.0 4.0	×	vhdl	25 top level	Y vec	N	N 64K	64K V	,	$\vdash$		1		
Softcore-cpu https://github.com/Ayme Aymen Sekhri RISC 32 16							operation o		2500	+++	1	23 1	14.7	5.55				8 top	Y ves	N			,			https://szofi.net/i		
Softgo: https://github.com/alreag/ Michael S Nios II 32 32 cyclone-10 Michael block 613 4 1 180 q17.1 1.00 5.0 58.9 wholl 13 nios2ee Y yes opt 46 46 Y 32 2019 nine variations in attempt to improve 15-bit ALU spara-64 with progress with no progr		https://githuh	com/Avme				1		1	+	+	-+	_		_	1								7		)		
sparc64soc         https://open.cor         alpha         Dmitry Rozhdestvensk         SPARC         64         32         kintex-7-3         James Jeros         5         5         1         2         1         7         1         2         2019         2010         huge source file count         work in progress with no progre		https://github.	com/alread	,			cyclone-1	0 Micha bloc	k I 613	4	1	180	q17.1	1.00	5.0 58.9								_	32				
spartanMC http://www.spa stable Falk Hassler RISC 18 18 18 kintex-7-3 James Brakef 853 6 1 2 12 120 ## 14.7 0.67 1.0 94.6 X Y verilog 38 spartanme Y asm 2012 2014 SPARC like register windows		https://openco									T										1 -					ol	huge source file count	work in progress with no progress
	spartanMC	http://www.sp	a stable	Falk Hassler	RISC	18 18	kintex-7-3	James Brak	ef 853	6 1	1 2								Y asm	T T					2012 2014	1		
	sp-i586	https://github.	c stable	Lini Mestar	x86	32 8	kintex-7-3	James Brak	ef 32144												4G	4G Y	,		2016 2016	http://lmeshoo.ne		http://img.youtube.com/vi/2W1guyhCJuE/0.jp

_uP_all_soft folder	opencores or prmary link	status author		data i		repor com		blk ram	F g		MIPS /inst		KIPS v	en Ç	src code	#src files top file	tooi ehai	fltg ->e	max r	nax byte		# pip	start last	note worthy comments
spu-mark-ii	https://github.co	WIP Felix Queißner	hybrid	16	16									Ť	vhdl	17 soc	Y	N	16M 1	L6M Y		- Inn	2020 2021	21 https://ashet.com SPU Mark II instruction set architecture, RISCish cpu that uses the stack machine app
src	https://github.co	untested Heuring & Jordan	RISC												verilog								2018	
ssbcc stack machine	https://opencor	stable Rodney Sinclair		8 16		Rodney Sinc  Iames Brake		6 29	474		0.33			LX X	verilog verilog	3 core 9 VGA sram	Y asm		1K 64K	8K Y 4K N	41	3	2012 2014	
stack_macrime	https://github.co	om/Arlet/ Arlet Ottens		16		o James Brake	3101 4	0 23	00 #	# Q10.	0.07	0.5		••	verilog	2 cpu	1 03111		64K		23		2003 2017	(-) (
storm_core	https://opencor	beta Stephan Nolting	ARM7	32				3	179 #		7 1.00				vhdl	16 core	Y yes	N					8 2011 2014	
storm_soc streamer16	https://opencor	beta Stephan Nolting stable Myron Plichota		32 16		_		3 4	159 #		7 1.00				/ vhdl vhdl	40 storm_top 8 streamer			4G			32 8	2001 2001	
sub86	https://opencor	alpha Jose Rissetto		16							7 0.67			x	verilog		Y yes		64K		0 2	7	2012 2013	
superscaler-ris	https://github.co	om/risclite Li Xinbing	risc-v	32	32										verilog	15 ssrv_top	Y yes	N		4G Y		32	2019 2020	20 Super-scalar out-of-order RV32IMC performance: 6.4 CoreMark/MHz
supersmall suska-III	http://www.eec	stable Michael Ritchie beta Wolfgang Forster		32 16		Michael Rito James Brake		2+8			1.00		38.1	1	verilog vhdl	11 wf68k00ip	V voc	N N	4G	4G Y	$\vdash$	16	2005 2009	
suska-III	https://opencor	alpha Goran Dakov	RISC	32			ng file(s) 6				7 1.00		1.3	-	verilog		m asm		46	46 f		10	2015 2016	
sweet32	https://opencor	alpha Valentin Angelovski	MIPS	32		3 James Brake	f 1050 6	1			7 1.00		135.1		3 vhdl	2 Sweet32_	Y yes	N N		4G Y	26	16	2014 2015	targets MACHXO2, no RAM
sweet32	https://opencor	alpha Valentin Angelovski alpha Valentin Angelovski	MIPS	32		3 James Brake 3 James Brake			185 #						vhdl vhdl	28 sweet32_	Y yes		4G 4G			16 16	2014 2015	
sweet32 swt16	https://opencor	om/captai captaindane	RISC	16		3 James Brake	11// 6	1	110 #	# 14.	/ 1.00	1.0	98.8	^	verilog	2 Sweet32_1 10 swt16-top			64K			16 5	2014 2015	
sxp	https://opencor	beta Sam Gladstone etal		32	32	too n	nany los								verilog	12 sxp		N	4G			32	2001 2009	9 basic RISC too many los
symphony	http://www.ece	alpha Jason Yu	vect	32											verilog	47 vpu_top							2007 2008	
synpic12 sys0800	https://github.co	stable Miguel Angel Ajo Pelay stable Zoltan Pekic	PIC12 TMS0800			3 James Brake	f 474 6	1	19/ #	# 14.	7 0.33	1.0	136.8	IX	vhdl vhdl	7 synpic12 26 sys0800	Y yes Y ves		256 12	2K Y			2011 2011	
sys9080	https://github.co	stable Zoltan Pekic	8080	8										+	vhdl	15 sys9080			64K				2017 2018	
system01	http://members	beta John Kent, David Burn	6801	8						_	7 0.33	_		_	vhdl		Y yes	N N	64K				2003 2009	09
system05 system09	https://opencor	beta John Kent, David Burne stable John Kent, David Burne	6805 6809	8		3 James Brake 3 James Brake		41	204 #		7 0.33				/ vhdl / vhdl	10 System05 40 cpu09l	Y yes Y yes		64K				2003 2009	7,1
system11	https://opencor	alpha John Kent, David Burne				3 James Brake		41			7 0.33							N N					2003 2009	
system68	https://opencor	stable John Kent, David Burn	6801	8		3-5 James Brake		4			7 0.33				/ vhdl		Y yes	N N	64K	64K Y			2003 2009	09 http://members.optushome.com.au/jekent/
system6801	https://opencor	stable Michael L. Hasenfratz	6801	8 16				3	73 # 83 #		7 0.33		4.0 26.2		vhdl vhdl	15 wb_cyclor	Y yes		64K		102		2003 2009	
t180-cpu t400	https://opencor		accum COP400					2	60	# 14.		4.0			vhdl	23 cpu 36 t400_core	Y ves		64		102		2006 2009	
t48	https://opencor		MCS-48			1 Arnim Laeug		1	. 59		0.33	4.0	6.6		vhdl	70 t48_core			256	1K			2004 2021	
t51	https://opencor	stable Andreas Voggeneder	8051	8	8 kintex-7-			1	147 #		7 0.33				vhdl	17 T8032	Y yes		64K				2002 2010	10 8052 & 8032 8032 SoC
t65 t6507lp	https://opencor	stable Daniel Wallner beta Gabriel Oshiro, Samue	6502 6502	8		3 James Brake 5-3 James error		+	291 #	14.		4.0	41.7	IX	vhdl verilog		Y yes Y yes	N N	64K				2002 2010	
t80	https://opencor	stable Daniel Wallner	Z80	8		3 James Z80 n			163 #		7 0.33		12.9	х	vhdl		Y yes		64K	_			2002 2018	
table887	https://github.co	alpha Robert Finch	RISC	16		_		2	208 #		7 0.67		217.1	Х	verilog	2 table887_	Υ	N N	64K		28	8	2014 2016	l6 included with Table888 source code
table888	https://github.co	alpha Robert Finch	RISC	32 32				9 6	137 #		7 2.00			X	verilog	3 table888 p			4G 16M 1		130 11	8	2014 2016	
tarhi td4	https://github.co	alpha Dagvadorj Galbadrakh stable cielo ee	accum	_		3 James every 3 James Brake		1			7 0.20			_	verilog	5 td4 top		N		16 Y		4	2013 2013	
temlib	http://temlib.or	stable	SPARC	32			f 2579 6	32	111 #		7 1.00			Х	vhdl	48 mcu_simpl			4G			64	2013 2015	15 copywrite: experimental use has caches
temlib	http://temlib.or	stable Tobias Gubener		32				5			7 1.00				vhdl	48 fpu_simple			4G			64	2013 2015	
tg68 tg68kc	https://opencor	stable Tobias Gubener stable Tobias Gubener	68000	16 16	16 kintex-7- 16 kintex-7-			+	44 #	H 14.	7 0.67 0.67		0		vhdl vhdl	2 TG68_fast 3 TG68doc0			4G 4G			16 16	2007 2012	12 TG68 - execute 68000 Code for use with Minimig 19 68020 ISA
the12X_12uP		alpha James Brakefield		12	12 kintex-7-	3 James Brake	f 972 6	1 1	123 #	# 14.	7 0.50				vhdl	2 the12x_12			4K		54		1 2015	combo stack/accumulater design load/store arch, not optimized
theia_gpu	https://opencor	beta Diego Valverde	RISC	96					#	# 14.	7 0.40	1.0			verilog	32 theia							2009 2012	Ray Cast Programable graphic Proces four cores, huge LUT count, 2/3rds LUT RAM
thor	https://opencor	mature Robert Finch mature Robert Finch	RISC	32 64		Robert Finch		306		-			-	+	verilog verilog	thor thor2	Y asm Y asm		4G 4G			64	2015 2019	
thor	https://opencor	mature Robert Finch		64		Robert Finch		306							verilog		Y asm		4G			64	2015 2019	
tigli_cpu		stable Cleiton Juffo		16							7 0.67		119.7 X		verilog		Υ		64K		16	16	2013 2013	
tiny_cpu tiny_soc	http://www.cs.h	errors K. Nakano om/ept22 Ezra Thomas	stack RISC	16 8	kintex-7-	3 James multi	ple assign 6	+-	#	# 14.	7 0.66	3.0	IX		verilog verilog	11 DE2_TINY 16 top	Y yes Y asm	N v	4K		44	16	2007 2009	3-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1
tiny64	https://opencor	stable Ulrich Riedel	RISC	32		3 James Brake	f 874 6		189 #	# 14.	7 1.00	2.0	107.9 X	+	vhdl	6 tinyx	1 03111		64K		14	8	2004 2007	
tiny8	https://opencor	altera dsg Ulrich Riedel		8			s async RC A				0.33		1		ahdl				256			256	2002 2009	
tinycpu	https://opencor	alpha Jordan Earls	RISC	8		James Brake  James Brake		-			0.17			IX	vhdl	2 tinycpu	asm		1K		10	4	2012 2012	
tinyfpga tinvisa	https://github.co	stable Ken Jordan	accum	32		3 James Brake	185 6	1	1/5 #	H 14.	7 0.33	3.6	86.9	×	vhdl verilog	12 system 49 cpu	Υ		4G		10	32	2017 2017	1.7 educational 8-bitter with 4-bit addres why use block RAM?  1.9 very small ISA with multi-cycle, pipelined & with forwarding implementations
tiny-riscv	https://github.co	om/hushc Hyounguk Shon	RISC													35 riscv_top	Y	N	4G	4G Y		32	2019	
tinyvliw8	https://opencor	alpha Oliver Stecklina	VLIW	8							7 0.33			X	vhdl	19 sysarch			256			_	2013 2020	
tisc tms1000	https://opencor	beta Vincent Crabtree es.org/pro Nand Gates	accum TMS1000	8		3 James Brake	f 195 6	+	8/ #	# 14.	7 0.33	1.0	14/.1	Х	vhdl verilog	1 TISC 4 tms1000	Y		256 64		54	2	2009 2009	
totalcpu	https://opencor	alpha	RISC	12+	12 kintex-7-	3 James Brake	f 229 6	1	149 #	# 14.	7 0.33	3.0	71.7	х	verilog	10 cpu		N			J.,	16	2007 2009	data width 12 bits and up, no data memory
tpu	https://github.co	untested domipheus	RISC	16				1	L.J					Ŧ	vhdl								2016	
turbo8051 tv80	https://opencor	beta Dinesh Annayya mature Guy Hutchison, Howar	8051 Z80	8		3 James Brake 3 James Brake		1			7 0.33		0.0	IX IX	verilog	74 oc8051_td 6 tv80n	Y yes Y ves		64K			-	2011 2016	The state of the s
ucode_cpu	http://minnie.tu	stable Warren Toomey	RISC	16				1 1			7 0.67			_	vhdl	16 cpu	. 163		64K			16	2012 2015	
ucore	https://opencor	stable Whitewill	MIPS	32				1	231 #		7 1.00			Х	verilog	25 ucore	Y yes	N	4G				5 2005 2010	
ucpuvhdl	https://github.co	stable Reed Foster mature Daniel Roggen	RISC	8				+	118 #		7 0.33 7 0.33				vhdl vhdl		Y asm	N	256	64K Y	12 2	7	2016 2017	
up1232	http://www.dte	stable Santiago de Pablo	RISC	8	16 kintex-7-						7 0.33		122.0	x	vhdl	14 cpu 3 up1232a	1	N	64K	64K Y	33 2	32	2000 2000	
up3	https://people.e	stable Bruce Land	accum		cyclone-	2 Bruce Land	186 4	1	. #	# q8.0	)				verilog	1 de2_top								Cornell ECE576 basic core is scomp, used by up3 & de2_top'
urisc	https://energy	errors Farhad Mavaddat stable Pablo Salvadeo etal	RISC	16 12	16 kintex-7- 12 stratix-2	3 James missi Pablo Salvad	ng module 6	_	134		7 0.67 1 0.17		227.0		vhdl vhdl	31 urisc	Υ		64K		1		1987 2012 2011	
usimplez uTTA	nttps://opencor	stable Hans Tiggeler	TTA	16			f 810 6	1	134 57 #		7 0.67		47.4	X	vhdl	3 usimplez_c 23 utta_struc			512	J12	٥		2011	http://www-gti.de part of university course, simplez+i4 has an index register http://www.ht-lat time triggered arch bad weblink
v1_coldfire	https://www.sih	proprietar IPextreme		16		freescale	5000 4	Ì	80	2-6.	0.89			ı	verilog			N N	4G	4G Y		16	2008	https://www.silva free for Altera 3500 LUTs on Stratix-III
v586	https://opencor	beta Jose Rissetto		32		3 James Brake	f 22282 6 1	2 16	102 #	# 14.	7 1.00	2.0	2.3	Х	verilog		Y yes		1M	1M Y			2014	www.volutek.com MMU & caches, branch cache www.youtube.com/channel/UCNbm8Bah54cw
v6502 verilog1802	https://github.co	untested Daniel Loffgren errors James Bowman	6502 1802	8	-	3 James error		+	#	# 1/1	7 0.33	4.0		+	vhdl verilog	3 cdp1802	Y yes		64K	64K V	+++	_	2019 2020	https://opencores 6502 with extras: 16-bit stack pointer   www.youtube.com/watch?v=K3jH-f_r80E     runs CamelForth   all except RAM in one source file
verilog1802 verilog-6502	https://github.co	stable Arlet Ottens	6502				f 407 6	+			7 0.33		40.6	х	verilog	2 cpu	yes		64K			_	2007 2018	
verilog-65C02	https://github.co	alpha Arlet Ottens	6502	16	8		6					4.0			verilog	17 cpu	yes	N N	64K	64K Y			2011 2021	21 https://github.cor 16-bit data RAM "bytes" rewritten for 6LUTs
verilog-65C02	https://github.co	alpha Arlet Ottens	6502	16		3 James remo	v 599 6	2	204 #	# 14.	7 0.67	4.0	57.1	+	verilog	5 gop16	yes	N N	4G	4G	+	_	2011 2018	
verilogboy verilog-harvar	https://pithub.co	alpha Wenting Zhang	cisc	8 16		+ + -	+	+	++	+	1			+	verilog verilog	74 cpu	Y	N v	0	0 N	+++	4	2019 2019	19 https://github.com/ Game Boy in Verilog, both CPU (SM8: also https://github.com/neildryan/GBA   19 ten implementations of increasing sophistication, course work
Varios-narvar		Jac-Woll Clining	MISC	1 10							1				vernog	, - lcba	<u>. 1</u>	1 14 1 1		~   I4	-	7	12017 2013	con implementations of increasing sophistication, course work

_uP_all_soft folder	opencores or prmary link status	author	style / clone	data size	inst	FPGA	rep		LUTs ALUT	£ 5	blk	F max	date to		S clk	-		151	src code	#src files	op file	l chai l	fltg -P		nax byt	=	adr #	e	start las		eb note worthy	comments
verysimplecpu	· · ·	Abdullah Vildiz	mem	32			16		ALUI		.   10111	.max	5 00	. ////	- 1113	. /.0	. 401	_	verilog					16K			2 2	lon	2014 201	•	.cor educational, 2 address, public ve	reion is missing processor PTI
vespa	http://www.arcluntested		RISC	32			_				-		-	-	+		-		verilog				N		4G N	-	3		2005 200			nputer Systems with Verilog 0-521-82866-X, Un. N
vhdl cpu	https://github.com/CGras		accum	8	16	spartan-3	Cha	rl	203	4			1.	1.7 0.2	20 2	0	-		vhdl	6 501	mputer \		N N		256 N				2017 202			case statement program
vhdl-msp430	https://github.com/cgras		MSP430	16	16	spartan-3	Cita		203	4	_		1	F. 7 U.2	20 2	.0	-		vhdl		ocessad \			64K		27			2017 202		course project, inspired by msp4	
vhdl-simple-up			RISC	16		arria-2	Inn	nes ran o			_		## a1	0 0	57 1	0	-		vhdl		ocessor \			64K			1		2018 201		simple processor using VHDL for	
vhdl-simple-up			RISC	16		kintex-7-3					_		## 41						vhdl					64K			1		2014 201		simple processor using VHDL for	
		Pietro Lorefice						ies ran o			_		## 1	F. 7 U.C	0/  1	.0	+-			10 pro	ocessor \		IN IN	04K	04K IN	_	1	Р	2014 201			
vm80a	https://github.c		8080	8	32	cyclone-3	5		607	4	-	104	_	_	+	-	-		verilog vhdl	24		-	N 1/	46	4G Y	37			2014 201	8	little-endian Harvard architecture	verse engineered from silicon die, 607 4LUTs, 104
vrisc	https://github.com/jayval		RISC	32	52			<del>_</del>		-						_					ocessor \		N Y	46	4G Y	3/				/		
vscale		UC Berkeley	risc-v	32		kintex-7-3							## 1			.0 41					ale_core		N				3:		2016 201			depre depreciated: not up to date (risc-v)
w11		Walter Mueller	PDP11	16	16	kintex-7-3					1 1	14/	## 1				.0 X	ΥV			p11_co \	yes	N N			70			2010 201	9 https://githu		etro PDP-11/70 CPU core and SoC
w450	errors		CISC	8	8	kintex-7-3		nes block					## 1						verilog	3 w4				256		8	<u> </u>	4 3	2012		appears to be class project	3 versions of w450, used latest, patches cau
wb_z80		Brewster Porcella	Z80	8		kintex-7-3						144	## 1				.8 X		verilog		O_core_ \			64K	54K Y			$\perp$	2004 201		derived from Guy Hutchison TV8	
wb4pb		Stefan Fischer	picoBlaze	13		kintex-7-3							## 1						vhdl or v		oblaze_v		Υ					$\perp$	2010 201		iper software addon for picoBlazeSof	
wb4pb		Stefan Fischer	picoBlaze	13		spartan-3					1	102	## 1				.2 X			14 pic	oblaze_v		Υ			_			2010 201			twar kcpsm3 only works for Spartan 3
whitham_68k		Jack Whitham	68000	32		kintex-7-3	3 Jam	nes no to	p module	$\perp$			## 1	1.7 0.6	57 4	.0			vhdl	$\sqcup \sqcup$	١	asm		4G	4G Y	_	1		2002 200	7	university project, 68020 subset	read thesis, code generator for top modules
wisc-sp13		Shyamal H Anadkat	RISC	16	16		_			$\sqcup \bot$									verilog										2007 201			design of a microprocessor called the WISC-SP13
x32		Sijmen Woutersen	forth	32	_	kintex-7-3	-						## 1			_			vhdl	32 co		,	N	4G	4G Y	_			2006 200	7 https://pdfs.:	MS thesis, byte code, needs cach	
xgate		Robert Hayes	RISC	16		kintex-7-3		nes Brake			$\perp$		## 1						verilog		ate_top \		N			42			2009 201	3	high pin count	Freescale XGATE co-processor compatible
xmega_core	https://opencor beta	Gheorghiu Iulian	AVR	8		kintex-7-3	3 Jam	nes Brake	f 1116	6		120	## 1	1.7 0.3		.0 35	.6 X				ega_cor \			64K 1		72	3		2017 201		rgot 8 AVR cores, 4 sets LUT counts p	oster https://git.morgothdisk.com/VERILOG/VERI
xproz	http://www.bitl stable	Herbert Kleebauer	CISC	16	16			scher	natic bas	ed					1	.0		s	schemat	ic	١	asm	N	64K	54K				1993 199	5	documentation in German	*.1 schematic design
xpu	http://excamera macros	James Bowman	forth	16	8	kintex-7-3	3 Jam	nes requr	es prepre	6			14	1.7 0.6	57 1	.0		V	vhdl	1 c2a	а								2003 200	3	predates J1	uses preprocessor on VHDL
xr16	https://github.co stable	Jan Gray	RISC	16	16	kintex-7-3	3 Jam	nes Brake	f 273	6		263	## 14	1.7 0.6	57 1	.0 644	.8 X	V	verilog	4 xr1	۱6 ۱		N	64K	54K		1	6	1999 200	1	handcrafted instruction set	tool FPGA P&R, speed mode better
xr16	https://github.co stable	Jan Gray	RISC	16	16	zu-2e	Jam	nes needs	346	6		282	## v2	0.1	57 1	.0 547	.0 X	V	verilog	4 xr1	۱6 ۱		N	64K	54K		1	6	1999 200	1	handcrafted instruction set	tool FPGA P&R, speed mode better
xsoc	http://www.fpg stable	Jan Gray	RISC	16	16	kintex-7-3	3 Jam	nes very s	371	6			## 1	1.7 0.6	57 1	.0	Х	V	verilog	16 xsc	oc ۱	yes	N N	64K	54K Y	16	4 1	6	2000 200	1	very compact, bare core	similar to xr16
xtensa	https://ip.cadenproprietar	tensilica/cadence	RISC	16	16.24	proprieta	irv											1	proprieta	arv		ľ l		4G	4G		3:	2 5.7		ch 8. Process	r De upward compatible family, slidin	g reg ASIC usage, TIE tool generates RTL & softwa
xthundercore	http://forum.ga/ alpha	maiordomo	RISC			kintex-7-3	3 Jam	nes Brake	f 793	6	2	193	## 1	1.7 1.0	00 1	.0 243	.7 X	ĺ	vhdl	49 xtc	: DI	yes	N Y		4G		1	6 5	2014		thur Gadget Factory Forum thread	in debug, no comments, mostly in simulation
хисри	https://opencor_alpha	Jurgen Defurne	RISC	16	16	spartan-6	5-3 Jam	nes Brake			4		## 1			.0 524		ΥV	vhdl	25 svs	stem 4k	1		4K	4K				2015 201	7	Experimental Unstable CPU	,
xulalx25soc	https://opencor_mature	Dan Gisselquist	RISC	32	32	spartan-6	5-3 Jam	nes Spart	a 7936	6	4 25	87	## 1	1.7 1.0				ΥV	verilog		olevel		N N	46	4G N	20	1	5 5	2015		,	uses ZIP CPU
y80e		Sergey Belyashov	Z80	8		cycone-3								1.7 1.0			-		verilog		level			64K			1 - 1 -		2013 201	q	V80e - 780/7180 compatible proc	tesse based on Y80 from "Microprocessor Design
y86-64		Adithya Sunil	x86	64	8	cyconc 5	50.1	BC y DC i y C	2337					2.0	-		_		verilog	15 (0)	J_ICVCI I	703		0410					202			presumably x86 like instruction formating
yacc		Tak Sugawara	MIPS	32	32	kintex-7-3	3 Jam	nes man	2220	6	6		## 1	17 10	00 1	n	IX		verilog	10 ya	rc2 \	yes	N	4G	4G Y	_	3	2 5	2005 200		derived from, but independent o	
yafc		Tim Wawrzynczak	forth	16		kintex-7-3					1	2/17	## 1			.0 268			vhdl	20 cpi			N Y		8K	26			201	4	derived it only but independent o	influenced by J1, F16 & C18
vari	https://github.cc stable	Tommy Thorn	MIPS	32		kintex-7-3		nes Brake			15		## 1						verilog	8 top		03111		2M		20	3	2	2004 200	9	subset of MIPS R3000	initidenced by 51, 1 10 & C10
yarvi	https://github.co beta	Tommy Thorn	risc-v	32		kintex-7-3		nes Brake			17			1.7 1.0		_			verilog		rvi soc \		N N	_	4G	+-	3.		201		no multiply or divide	simple implementation of RISC-V
		. , .		_			_		_		1/		_	_	_		_			-		-	_			+				0	,	
yasep		Yann Guidon	RISC	16		kintex-7-3		nes reduc				215	## 11				.0 AX	+ + '	vhdl		croYAE! \		N N		2G	51			2005 201	8		ions YASEP talk at www.youtube.com/watch?v=b
yfcpu		Cory Walker	RISC	16	_	kintex-7-3	_			6			## 1						verilog	2 yfc				256		5	1 1	-			rie? Educational	very simple
z3		Charles Cole	CISC	8		arria-2		nes Brake			2		## q1						verilog	3 bo				128K 1					2014 201			vide http://inform-fiction.org/zmachine/standard
z80control		Tyler Pohl	Z80	8		kintex-7-3	3 Jam	nes Brake	f 1483	6		189	## 1	1.7 0.3	33 3	.0 14	.0 X			55 top				64K					2010 201	2		ded interfaces to DRAM, based on T80 core
z80-fpga	https://github.com/Obijua		Z80	8													L		verilog	5				64K					202	0	Based on iceZ0mb1e by abnonar	ne and TV80, with tinyBasic
z80soc	https://opencor stable	Ronivon Costa	Z80	8		spartan-3					2 19		## 1					Υv		19 top		yes	N N	64K	54K Y				2008 201		based on Daniel Wallner's T80	
zap		Revanth Kamaraj	ARM7	32		kintex-7-3					1 9		## 1						verilog	37 zap			N N		4G Y		1		2017 201		v1-: ARMv4T & Thumbv1	has cache & mmu
zap		Revanth Kamaraj	ARM7	32		arria-2	Jam	nes high [	10284	Α	2 38	111	## q1	3.0 1.0	00 1	.0 10	.8 X		verilog	37 zap			N N		4G Y		1		2017 201		v1- ARMv4T & Thumbv1	has cache & mmu
zbasic		Dan Gisselquist	RISC	32	32													V	verilog	70 ma			N N		4G Y	35	1		2018 202	0 https://githu		autofpga builds complete system
zet86	https://opencor alpha	Zeus Marmolejo	x86	16	8	kintex-7-3	3 Jam	nes Brake	f 3642	6	1	68	## 14	1.7 0.6	57 2	.0 6	.2 X	V	verilog	32 fpg	ga_zet_ \		N N		1M Y				2008 201			OS Zet The x86 (IA-32) open implementation
zipcpu	https://github.co stable	Dan Gisselquist	RISC	32	32	kintex-7-3	3 Jam	nes Brake	f 1687	6	2	218	## 1	1.7 1.0	00 1	.0 128	.9 X	V	verilog	7 zip	cpu \		N N	4G	4G Y	35	1	5 5	2015 202	0 www.libreco	ISA has chnaged, multiple instruc	tion http://zipcpu.com/zipcpu/2018/01/01/zipcp
z-machine	https://github.cstem veril	Robert Baruch	CISC	8	8	arria-2	Jam	nes Brake	field	Α			## q1	3.0 0.3	33 3	.0	- 1	s	system v	15 plu	ıgh \		N						2016	http://inform	ficti Z-machine (Zork)	https://www.youtube.com/watch?v=2fNBkl
zpu	https://github.co stable	Oyvind Harboe	forth	32	8	kintex-7-3	3 Jam	nes Brake	f 1073	6	3	283	## 1	1.7 1.0	00 4	.0 65	.9 X	V	vhdl	23 zpi	u_core \	yes	N	4G	4G Y	37			2008 200	9	zpu4: 16 & 32 bit versions, code	size I ZPU the worlds smallest 32 bit CPU with GC
zpuflex	https://github.comature	Alastair M. Robinson	forth	32	8	cyclone-3	Ala:	sta appro	1000	4								V	vhdl	4 zpi	u_core \	yes	N	4G	4G Y	37	1 1	1 1	2014 201	5 https://githu	.cor addditional instrucitons	
zpuino	http://alvie.com alpha	Alvaro Lopes	forth	32		spartan 6					4 12	126	## 1	1.7 1.0	00 4	.0 12	.3 X	ΥV	vhdl		pilio pr \			4G		37	1		2008 201		SoC version of modified ZPU	pipelined, removed ucf file
ztapchip		Vuony Nguyen	MIPS	32		cvclone-5							## 01					YV		53 zta		,		· ·	Ť	1			2015 201		multi-core with MIPS master	files no longer available, was under develop
	Stable Stable	/ Majen			J.	_,	- 2011	Druke	31331	111	2,5,0	100	141			-		111		33 210			-			+		+ +				ionger available, was under develop
									1			$\overline{}$						$\perp$				1					1 1				1	

106 #	usable(beta, st	0	18		70	192	blank		493	#	466	#	29	318 verilog	340
49 "	B" or "X" of lim	1			777	591	a							589 vhdl	308
MIPS/MHz Pro-r	ating for data siz	e:				28	zu-2e							sys verilo	35
1-bit	0.04		16-bit		0.67	64-bit			2.00					proprieta	35
4-bit	0.17		24-bit		0.80	Silicon Ar	ea equiv	alents						scala	11
8-bit	0.33		32-bit		1.00	LUTS/DSF	48		16:1						
12-bit	0.40		48-bit		1.50	LUTS/Blo	ck RAM		32:1						
Under the assum	ption that the co	re is c	apable of one in	stuction per	clock										

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_uP_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version

asm forth 
 104
 Web page DMIPS p. en. wikipedia.org/wiki/Instructions\_per\_community\_freesc\_www.eembc.org/coremark/index.php

 10
 DMIPS per clock for many microprocessors:
 http://en.wikipedia.org/wiki/Instructions\_per\_second

74	_paper_only
58	educational
25	_weak_start
6	_up_cores
5	in limbo
11	planning
44	simulation
573	main+sim
529	net main
650	total

259	VHDL
277	Verilog
26	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
35	proprietary
13	other
3	Schematic
634	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)

_uP_all_soft	opencores or	status	author	style /	data inst	FPGA	repor	com	LUTs P	<u>. 2</u>	blk	F	್ಲ too	MIPS c	ks/ K	(IPS \	ven 🛭	src	#src		2 5	fltg	-5 m	ax ma	x byte	ışt	adr #	, pip	start las	t second	lary web
folder	prmary link	status	autnor	clone	size size	FPGA	ter	ents	ALUT	김	ram	max	පි ver	/inst i	nst /L	LUT	dor S	code	files	top me	9 0	pt	E C	at ins	tadrs	# r	nod re	g	year rev	is li	ink
tool ver		Altera (C	Quartus), Xilinx (ISE, Viv	/ado), Latti	ce Semicond	uctor( <b>D</b> ian	nond) or	MicroS	emi( <b>L</b> ibero	) too	l versio	on numl	ber																		
MIPS /inst		prorated	DMIPS per instruction	n, reduced	for data wor	d sizes und	der 32-bi	its, great	er than or	ne for	multip	ole issue	process	ors																	
clks/ inst		number	of clocks per instruction	n, typically	y 1.0 for mod	ern pipelir	ned proc	essors,	ubjective	for o	lder uP	)																			
KIPS /LUT		figure of	merit, does not includ	le effects o	f memory ca	pacity, floa	ating poi	int or ins	truction s	et qu	ality																				
Vendor	Libero, Intel(Alt	era): Quar	tus; Latticesemi: Diam	ond & iCEd	ube, Xilinx: I	SE & Vivad	lo																								
Prog File	(n, Vn, Zn; A: M	n, Arn, Cn,	Stn; M: Tn, Pf, Fn; L: E	n, Mhn, St	on, Xpn; n is	amily gene	eration #	#																							
SOC	ections or mem	ory access	delay), Y: System on a	Chip (has	peripherals)																										
src code			tic or gates or Propriet		a etc																										
# src files			ile, place, route & timii																												
top file			le versions of same de	sign disting	guished here																										
doc		mentation																													
tool chain			er provided or available																												
fltg pt			ng run include floating																4												
Hav'd			s, M: MMU, N: von Ne	uman (sing	le memory b	us)																									
max data		num data																	_												
max inst			on address																-												
byte adrs		addressing			territoria.														_												
# inst # adr modes			t as one instruction, so			/dramata and													-												
			(indir), (indir++), (indi	r), (indexe	a), abs-snort	direct pag	ge, scale	а											-												
# reg pipe len		registers i	n register file																-												
start year		first desig																	-												
last revis			web page updates																-												
secondary we		idary web																	-												
note worthy		,	address ut the design																-												
note worthy	ariytning s	pecial abol	ut trie design																												

note worthy

comments