

id	soft folder	opencores or primary link	status	author	style or clone	year	inst size	FPGA	report ter	com ents	LUTs ALUT	Dff	LUT? mults	blk ram	F max date	tool ver	MIPS /f/inst	clk/s inst	MPS /LUT	ven dor	SoC code	hsrc file	top file	tool chg	chng	fltr	fltr	max dat	max inst	byte adrs	inst adrs	ad mod	# reg	pip e len	start year	last year	secondary web link	note worthy	comments	
Small soft core uP inventory																																								
OpenCore and other soft core processors																																								
©2025 James Brakefield																																								
cpu11	https://github.com/1801B1	1801B1M1	PDP11	16	16	1974	16	1	James	large directory tree								0.67	3.0		A	verilog		Y	yes	N	64K	64K	Y	70	13	8	2014	2024			2 versions, PDP-11 up to reverse engine	US\$K up, no DEC prototype, proprietary die de		
vm80a	https://github.com/1801B1M1	1801B1M1	untested	8080	8		8		cyclone-3		607	4			104						X	Verilog		Y	yes	N	64K	64K	Y	70	13	8	2014	2018			Two versions of Soviet 18080a reverse engineered from silicon, die, 607 ALUTs, 104M			
re-use-16	https://github.com/1801B1M1	stable	A.T.	280	8		8		cyclone-4	James Brakel	11224	4	60				##	14.7	0.33	4.0	X	Y	vhdl	29	zplyop	Y	yes	N	64K	64K	Y				2015				SoC project using T80, HM801 generate retro T80 based on T80 by Daniel Walner	
copylaze	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			wishbone exte	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N	256	2K	Y				2011	2016			educational, 2 address, public version is missing processor RTL	
openoclepu	https://github.com/1801B1M1	stable	Abdallah Elbrahim	picoblaze	8	18	12		xintex-7-3	James Brakel	622	6	217	##				14.7	0.33	2.0	57.5	AX	vhdl	16	cp_copyle	Y	yes	N												

up_all_soft folder	opencores or primary link	status	author	style/ clone	year	bits	FPGA	reporter	com ments	LUTs ALUT	DFH	LUT? DFH	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ver dout	src code	#src file	top file	tool chall	flg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments			
openfire2	https://opencore.org/	beta	Antonio Anton	uBlaze	32	32	kintex-7	James Braker	1201	1	6	3	2	105	##	14.7	1.00	6.7	87.4	X	Y	verilog	27	openfire	Y	yes	N	4G	4G	Y	45	32	2007	2012		"FPGA Proven"	derived from Stephen Craven's OpenFire			
riscv_engine	https://github.com/micro		Antti Lukats	risc-v	32	32				306	4	3	2	105	##	14.7	1.00	6.7		AL	verilog	11		Y	yes	N	4G	4G	Y	45	32	2018	2018	https://riscv.org/	RISC-V contest 2nd place, 8-bit ALU	no source for xilinx, no implementation does				
vhdl-processor	https://github.com/lazyov		Anurag Saha Roy	RISC	8	16														vhdl	8	processor	Y	yes	N	256	256	Y		16		2019			"generic 8-bit processor"	no memory, just IO locations				
ladybug	https://github.com/Arlet/		Arlet Ottens	6502	8	8	spartan7	James sparta	476	111	6	4	106	##	v23.2	0.33	4.0	18.4		verilog	2	cpu	yes	yes	N	64K	64K	Y				2016		http://ladybug.xs4all.nl/artel/lpaga/6502/	3 or 4 stacks, load/store with stack de	xilinx block RAM				
stack-cpu	https://github.com/Arlet/		Arlet Ottens	stack	16	16													X	verilog	2	cpu	yes	yes	N	64K	64K	Y	23			2017								
verilog-6502	https://github.c	stable	Arlet Ottens	6502	8	8	kintex-7	James Braker	407					200	##	v11.7	0.33	4.0	40.6	X	verilog	2	cpu	yes	yes	N	64K	64K	Y				2007	2018	http://ladybug.xs4all.nl/artel/lpaga/6502/					
verilog-6502	https://github.c	stable	Arlet Ottens	6502	8	8	zu-3e	James Braker	475	112	6			333	##	v21.3	0.33	3.0	77.2	X	verilog	2	cpu	yes	yes	N	64K	64K	Y				2007	2018	http://ladybug.xs4all.nl/artel/lpaga/6502/	sync memory, e.g. use block RAM				
verilog-6502	https://github.c	alpha	Arlet Ottens	6502	16	8	kintex-7	James Braker	599		6			204	##	v17.0	0.67	4.0	57.1		verilog	5	ap616	yes	yes	N	4G	4G	Y				2011	2018	https://forum.6502.net/viewtopic.php?p=1616	16-bit data RAM "bytes"	host ROM mapped to LUTs?			
verilog-6502	https://github.c	alpha	Arlet Ottens	6502	16	8	zu-3e	James Braker	327	98	6			370	##	v21.1	0.33	3.0	124.6	X	verilog	26	cpu	yes	yes	N	64K	64K	Y				2011	2021	https://github.com	used in 100MHz 6502 DIP module	(rewritten for 65LUTs, spartan6 version has block			
ARM_Cortex-A	https://develop	ASIC	ARM	ARM A53	64	32	asic	Xilinx	6000	A	#####					2.00	0.5	1000		asic			Y	yes	Y										https://en.wikipedia.org/wiki/Xilinx_Zynq	uses pro-rated LC area	dual issue, includes flt-gp & MMU & caches			
ARM_Cortex-A	https://develop	ASIC	ARM	ARM A9	32	16	aria V	altera	4500	A	#####					2.50	1.0	583.3		asic			Y	yes	Y	4G	4G	Y	80	16	10	2012		https://en.wikipedia.org/wiki/Xilinx_Zynq	uses pro-rated LC area	dual issue, includes flt-gp & MMU & caches				
ARM_Cortex-A	http://www.arm.com	proprietary	ARM	ARM M1	32	16	virtex-5	ARM	65nm	1900	A					1.00	1.0	105.3	AX	proprietary			Y	yes	N	4G	4G	Y		16	3	2007		https://en.wikipedia.org/wiki/Xilinx_Zynq	ARM Cortex M0, M1 & M3 avail for F	see xilinx Xcell64				
ARM_Cortex-A	https://www.arm.com	proprietary	ARM	ARM M1	32	16										1.00	1.0		X	encrypted			Y	yes	N	4G	4G	Y		16	3	2019		https://www.arm.com	free use on Xilinx Vivado, encrypted RTL, uses Digilent A7 or 57 board, AIX bus interf					
ARM_Cortex-A	https://develop	ASIC	ARM	ARM R5	32	16	asic	Xilinx											asic			Y	yes	Y	4G	4G	Y	80	16				https://en.wikipedia.org/wiki/Xilinx_Zynq	uses pro-rated LC area	real-time interrupt handling					
sayeh_cpu	https://github.com/Armin		Armin Kazemi	RISC	16	16										0.67	1.0			vhdl			Y	asm	N	64K	64K			64			2017			16-bit MIPS, data flow schematic	64 word reg file?			
1400	https://opencore.org/	stable	Armin Laeuger	COP400	4	8	spartan-3	Armin Laeugs	643		3	2	60			0.35	4.0	3.7	AX	vhdl	36	1400_core	yes	N	Y	64	4K	Y				2006	2009				implementation of National's 4-bit COP400 microcontroller			
148	https://opencore.org/	stable	Armin Laeuger	MCS-48	8	8	cyclone-3	Armin Laeugs	738		4	1	59			0.33	4.0	6.6	AX	vhdl	70	148_core	yes	N	Y	256	1K	Y				2004	2022				T48 uController	used in several projects		
riscv_percival	https://github.com/artec		ArTeCS (Un Madrid)	risc-v	64	32	kintex7	ArTeC	largest	57129	#####					50	v20.2	1.00	2.0	0.4	X	system	760		Y	yes	N	16E	16E	Y		32	2017	2022	https://github.com	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative				
crisv32_axis_e	http://develop	asic	Axis Communications	risc-v	32	16														Y	proprietary			Y	yes	N	4G	4G	Y		16		2007		http://developer.arm.com	embedded comm	very dated product			
softcore-cpu	https://github.com/Aymen		Aysem Sekhri	risc-v	32	32														A	vhdl	15	control_u	Y	asm	N	4G	4G	Y	32	7	2019	2021				course project, seven "x86" registers, 32-bit immediates, multi-cycle his			
riscv_croyde	https://github.com/ben-n		Ben Marshall	risc-v	64	32														Y	system	35	core_top	Y	yes	N	16Q	16Q	Y		32	3	2021	2021				64-bit rv64imic ISA	small, simple yet SOC, see also his tim & vanilla	
riscv_vanilla	https://github.com/ben-n	verified	Ben Marshall	risc-v	32	32	artix-7	Ben Marshall	2422		6	150				1.00	2.0	31.0		Y	system	26	rv_cpu_u	Y	yes	N	4G	4G	Y		32	5	2019				"toy" 5 stage RISC-V CPU, implementing the rv32imc			
riscv_vanilla	https://github.com/ben-n	verified	Ben Marshall	risc-v	32	32	zu-3e	James Braker	2422		6	150				v21.1	1.00	2.0			verilog	26	rv_cpu_u	Y	yes	N	4G	4G	Y		32	5	2019				"toy" 5 stage RISC-V CPU, implementing the rv32imc			
tm	https://github.com/ben-n	stable	Ben Marshall	RISC	32	32	zu-3e	James Braker								v21.1	0.33	3.0			vhdl	15	top	Y	yes	N	4G	4G	Y	50			2014	2015				TM: Tiny Instruction Machine, variable length inst		
b16	www.bend-pai.com	stable	Bend Paysan	forth	16	5	spartan-3	James Braker	554		6	134				v21.1	0.67	1.0	161.7	AX	verilog	15	b16_small	Y	yes	N	64K	64K	N				2002	2017	https://github.com	two versions: one /15 source files, derived from c18				
b16	www.bend-pai.com	stable	Bend Paysan	forth	16	5		James Brakefield												AX	verilog	1	b16-small	Y	yes	N	64K	64K	N				2002	2019	https://github.com	two versions: one /15 source files, derived from c18				
gnice-fpga	https://gnice-fp		Bernd Ullmann	RISC	16	16														X	Y	vhdl	40	quince_cp	Y	yes	N	64K	64K	N	18	4	16	2020	2024	https://github.com	derived from NICE: http://www.vam.ac.uk	PDP11-like, no byte operations		
magic-1	http://www.homebrew.cc		Bill Buzbee	accum	8	8																	Y	yes	N	2M	2M	Y	256	5	7	2004	2014	https://hackaday.com	TTL computer, 6809ish, schematics of magic-16 planning, 2002 LUT chips					
riscv_piccolo	https://github.com/bluespec		BlueSpec	risc-v	32	32																	Y	yes	N	4G	4G	Y		32	3	2018	2018				RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT), w			
cd16	http://anycpu.o	stable	Brad Eckert	forth	16	16	spartan-3	James Braker	681		4	83				v14.7	0.67	2.0	41.0	AX	B	vhdl	16	cd16	Y	yes	N	128K	8M					2003	2003	http://web.archive.org/web/20030303080000/http://www.angelfire.com/brad/bradec/bradec16.htm	Spartan-3 block RAM	bare core		
cd16	http://anycpu.o	stable	Brad Eckert	forth	16	16	spartan-3	James Braker	618		4	7	31			v14.7	0.67	2.0	16.9	AX	Y	vhdl	16	demosecnet	Y	yes	N	128K	8M					2003	2003	http://web.archive.org/web/20030303080000/http://www.angelfire.com/brad/bradec/bradec16.htm	Spartan-3 block RAM	includes stack RAMs & some inst RAM		
chad	https://github.com/bradec		Brad Eckert	forth	16	16	artix-7	James Braker	1982		5	127				v21.1	0.80	1.0	51.4	AXML	verilog	33	mcu_arty	Y	yes	N	64K	64K	N	23	16		2021					verilog, f & c code: fpga project files	max SOC, -1 speed grad	
chad	https://github.com/bradec		Brad Eckert	forth	18	16	artix-7	James Braker	1972		6	196				v21.1	0.80	1.0	79.5	AXML	verilog	33	mcu_arty	Y	yes	N	64K	64K	N	23	16		2021					verilog, f & c code: fpga project files	min SOC, -3 speed grade	
chad	https://github.com/bradec		Brad Eckert	forth	18	16	artix-7	James Braker	1985		6	175				v21.1	0.80	1.0	70.4	AXML	verilog	33	mcu_arty	Y	yes	N	64K	64K	N	23	16		2021					verilog, f & c code: fpga project files	max SOC, -3 speed grade	
chad	https://github.com/bradec		Brad Eckert	forth	18	16	zu-3e	James Braker	2196	2211	6	5	250			v21.1	0.80	1.0	91.1	AXML	verilog	33	mcu_arty	Y	yes	N	64K	64K	N	23	16		2021					verilog, f & c code: fpga project files		
sc20	http://www.forthproject.org		Brad Eckert	forth	32	8	virtex-6	Brad Eckert	1977		6	150				v21.1	1.00	1.0	75.9	X	proprietary			Y	yes	N	64K	64K	N	23	16		2010					PDF file, Forth Inc.		
cpus-caddr	https://github.com/lisper		Brad Parker	lisp	32	32	kintex-7	Brad Parker	4223	2794	6	102	50			v14.7	1.00	1.0	11.8	X	verilog	70	top	Y	lisp	Y	64M	16K					2011	2016	https://dspace.mil	Verilog FPGA re-implementation of M	uses 48-bit u-code, multiple clocks			
cpus-pdp11	https://github.com/lisper		Brad Parker	PDP11	16	16	spartan3	Brad Parker												X	Y	verilog	35	top2	Y	yes	N	64K	64K	Y		8		2006	2016				A working PDP-11 cpu with an RK11 disk emulator which uses a IDE disk as a backing	
cpus-pdp8	https://github.com/lisper		Brad Parker	PDP8	12	12	spartan3	Brad Parker	1605	481	4	1	50			v14.7	0.40	2.0	6.2	X	Y	verilog	15	top	Y	yes	N	4K	4K	Y				2004	2016				A working PDP-8/ri cpu with an RF08 disk emulator which uses a IDE disk as a backing	
pdp11-34verilog	https://www.heelote.co	stable	Brad Parker	PDP11	16	16	aria-2	James Braker	2532		A	126				v13.1	0.67	2.0	16.7	AX	Y	verilog	24	pdp11	Y	yes	N	64K	64K	Y	70	13	8	2009					boots & runs RT-11, EIS inst & MMU	
pdp8Verilog	https://www.heelote.co	stable	Brad Parker	PDP8	12	12	kintex-7	James Braker	505		6	366				v21.1	0.50	2.0	181.3	X	verilog	18	pdp8	Y	yes	N	32K	32K			8		2005	2010				boots & runs TS/8 & Basic		
bvt	https://github.com/brendanbohannon	alpha	Brendan Bohannon	RISC	64	16																																		

up_all_soft folder	opencores or primary link	status	author	style / clone	target arch	FPGA	reporter	com ments	LUTs ALUT	DFF	LUT ratio	blk mults	F max	date	tool ver	MIPS inst	clks/ inst	KIPS LUT	ver date	src code	#src file	top file	tool chain	ftg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e area	start year	last revis	secondary web link	note worthy	comments	
td4	https://github.com	stable	cldeo ee	accum	8	8	spartan-3	James Braker	102					200	##	14.7	0.20	1.0	392.2	X	verilog	5	td4_top	Y	N	Y	64K	64K	Y	16		2012	2015			very small up
tlgi_cfu	https://github.com	stable	Clenton Juffo	RISC	16	16	intex-7-3	James Braker	636		6		455	##	14.7	0.67	4.0	119.7	X	verilog	24	cpu	Y	N	Y	64K	64K	Y	16		2013	2013			course project, not pipelined	
cliff_b	https://github.com	stable	Cliff L. Biffle	forth	16	16														verilog	23	hasckell	Y	N	N	64K	64K	Y			2018	2018	https://clash-lang.org		Forth-inspired processor targeting the alu inst is ucoded, some missing ops	
bfcpu	http://www.cltf.com	stable	Clifford Wolf	Turing	8	8	intex-7-3	James Braker	422		6		345	##	14.7	0.01	4.0	2.0	X	bvhdl	4	cw6671	Y	Yes	N	N	64K	64K	Y	8		2003	2003	https://en.wikipedia.org		no accum, data pointer and bracketed
bfcpu	http://www.cltf.com	stable	Clifford Wolf	Turing	8	8	zu-3e	James Braker	387		6		500	##	v21.1	0.02	4.0	6.5	X	bvhdl	4	cw6671	Y	Yes	N	N	64K	64K	Y	8		2003	2003	https://en.wikipedia.org		no accum, data pointer and bracketed
bfcpu	http://www.cltf.com	stable	Clifford Wolf	Turing	8	8	zu-3e	James Braker	303		6		500	##	v21.1	0.01	4.0	4.1	X	bvhdl	4	cw6670	Y	Yes	N	N	64K	64K	Y	8		2003	2003	https://en.wikipedia.org		no accum, data pointer and bracketed
riscv_plicov32	https://github.com	beta	Clifford Wolf	risc-v	32	32	GW1NR-3	James Braker	2764	1833	4	8	27	##		1.00	3.0	3.3	X	verilog	1	plicov32	Y	Yes	N	4G	4G	Y	32		2016	2022	https://www.cse.cmu.edu		minimal features, soc options	
riscv_plicov32	https://github.com	beta	Clifford Wolf	risc-v	32	32	GW1NR-3	James Braker	8594	5278	4	2	32	##		1.00	3.0	1.0	X	verilog	1	plicov32	Y	Yes	N	4G	4G	Y	32		2016	2022	https://www.cse.cmu.edu		minimal features, soc options	
riscv_plicov32	https://github.com	beta	Clifford Wolf	risc-v	32	32	intex-U-3	Clifford small	761	442	6		454	##	v16.2	1.00	3.0	198.9	X	verilog	1	plicov32	Y	Yes	N	4G	4G	Y	32		2016	2022	https://github.com		LUTs & Fmax for Kintex, Virtex & UltraScale+	
riscv_plicov32	https://github.com	beta	Clifford Wolf	risc-v	32	32	xcu3p-3	Clifford small	761	442	6		769	##	v16.2	1.00	3.0	336.8	X	verilog	1	plicov32	Y	Yes	N	4G	4G	Y	32		2016	2022	https://github.com		minimal features, soc options	
riscv_plicov32	https://github.com	beta	Clifford Wolf	risc-v	32	32	xcu3p-3	Clifford large	2019	1085	6		769	##	v16.2	1.00	3.0	127.0	X	verilog	1	plicov32	Y	Yes	N	4G	4G	Y	32		2016	2022	https://github.com		minimal features, soc options	
cole_c16	https://www.sc.coledc.com	stable	Cole Design & Develop	RISC	16	16	spartan-6	James Braker	554		6		298	##	14.7	0.67	7.0	51.4	X	bvhdl	1	core	Y	asm	N	64K	64K	N	20		2002	2012	https://blog.classycoledc.com/electr	7.0	clks per inst, complete SOC	
c16too	https://www.sc.coledc.com	stable	Cole Design & Develop	RISC	16	16	intex-7-3	James Braker	510		6		271	##	14.7	0.67	4.0	88.9	X	bvhdl	1	core	Y	asm	N	64K	64K	N	20		2003				graphics capability	
riscv_rpu	https://github.com	untested	Colin Riley	risc-v	32	32	artix-7	Colin Riley	3291	1156	6	12	1	200	##	14.7	1.00	1.0	60.8	X	bvhdl	14	core	Y	Yes	N	4G	4G	Y	32		2015	2020	http://labs.dominioprocessor.com		Series of 16 tutorials on up design, w/ RPU up, TPU now discarded
amber	https://openoc.org	stable	Conor Santifort	ARM7	32	32	intex-7-3	James Braker	6409	2351	6		2	82	##	14.7	0.75	1.0	9.6	ALX	verilog	20	tpu	Y	Yes	N	4G	4G	Y	80		2016	2016	https://dominioprocessor.com		Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for edu
amber	https://openoc.org	stable	Conor Santifort	ARM7	32	32	zu-3e	James Braker	3105	1857	6		10	168	##	v21.1	0.75	1.0	40.7	ALX	verilog	25	a25_core	Y	Yes	N	4G	4G	Y	80		2016	2017	https://en.wikipedia.org		no MMU, shared cache
amber	https://openoc.org	stable	Conor Santifort	ARM7	32	32	intex-7-3	James Braker	12450	3502	6		2	98	##	14.7	1.05	1.0	8.2	ALX	verilog	25	a25_core	Y	Yes	N	4G	4G	Y	80		2016	2017	https://en.wikipedia.org		no MMU
amber	https://openoc.org	stable	Conor Santifort	ARM7	32	32	intex-7-3	James Braker	6103		6		18	127	##	v18.2	1.05	1.0	21.8	ALX	verilog	25	a25_core	Y	Yes	N	4G	4G	Y	80		2016	2017	https://en.wikipedia.org		no MMU
amber	https://openoc.org	stable	Conor Santifort	ARM7	32	32	zu-3e	James Braker	5066	2382	6		20	175	##	v21.1	1.05	1.0	36.4	ALX	verilog	25	a25_core	Y	Yes	N	4G	4G	Y	80		2016	2017	https://en.wikipedia.org		no MMU
yfcpu	https://github.com	errors	Cory Walker	RISC	16	16	intex-7-3	James Braker	18		6									verilog	2	yfcpu	Y	Yes	N	256	256	Y	5	1	16					Colin Mackenzie?
cp2u	https://github.com	stable	Craig Shannon	risc-v	32	32	artix7													X	bvhdl	1	cpu	Y	asm	N	4K	4K	Y	13		2024				used to verify know how to use FPGA
riscv_scarab-cpu	https://github.com	stable	Curt Yulius	risc-v	32	32	intex-7-3	James Braker	3105	1857	6		10	168	##	v21.1	0.75	1.0	40.7	ALX	verilog	31	rtv_core	Y	Yes	N	4G	4G	Y	80		2016	2017	https://en.wikipedia.org		configurable out-of-order MIPS32 up to no doc, extremely small RISC
tarhi	https://github.com	alpha	Dagavdor Galbadrak	RISC	32	32	intex-7-3	James Braker	396		6	1	123	##		14.7	1.00	4.0	77.9	X	verilog	4	tarhi_controller	Y	Yes	N	16M	16M	N	11		2013	2013			difficulty with timing, try 7 On's
or1200	https://github.com	stable	Damjan Lampert	OpenRISC	32	32	intex-7-3	James Braker	5231		6	4	8	118	##	14.7	1.00	1.0	22.5	X	verilog	78	or1200_top	Y	Yes	M	4G	4G	Y	32		2010	2015	https://openisc.org		best older openisc implementation
s6soc	https://github.com	stable	Dan Gisselquist	RISC	32	32	spartan-6	James Braker	2820		6	1	10	133	##	14.7	1.00	1.0	47.3	X	verilog	31	toplevel	Y	Yes	N	4G	4G	Y	20		2015	2015			uses ZIP CPU
zulaiz25soc	https://github.com	mature	Dan Gisselquist	RISC	32	32	spartan-6	James Braker	7936		6	4	25	87	##	14.7	1.00	1.0	11.0	X	verilog	70	main	Y	Yes	N	4G	4G	Y	35		2015	2015			uses ZIP CPU
zbasic	https://github.com	mature	Dan Gisselquist	RISC	32	32														verilog	70	main	Y	Yes	N	4G	4G	Y	35		2015	2015			autofpga builds complete system	
zicpu	https://github.com	stable	Dan Gisselquist	RISC	32	32	intex-7-3	James Braker	1687		6	2	218	##		14.7	1.00	1.0	128.9	AX	verilog	7	zicpu	Y	Yes	N	4G	4G	Y	35		2015	2024	https://zicpu.com		ISA has changed, multiple instruction support for several FPGA boards
pt13	https://www.sini.com	stable	Daniel Ogilvie	accum	8	8	intex-7-3	James Braker	301		6		357	##		14.7	0.33	3.0	130.5	X	verilog	1	pt13	Y	asm	N	64K	8K	Y	40	3	2011	2018	https://www.edn.com		PT13 is optimized to be completely micro-code & register updates, minimal ISA
riscv_black-pipe	https://github.com	stable	Daniel Page	risc-v	32	32	intex-7-3	James Braker	301		6		357	##		14.7	0.33	3.0	130.5	X	verilog	31	rtv_core	Y	Yes	N	4G	4G	Y	80		2019	2020	https://www.ukrisc.org		side channel defense, no cache, branch prediction or virtual memory, research project
uocs	https://openoc.org	mature	Daniel Roggen	accum	8	8	intex-7-3	James Braker	441		6		270	##		14.7	0.33	3.0	67.4	X	bvhdl	14	cpu	Y	Yes	N	4G	4G	Y	3	4	2014	2017			cache-coherent, RV64GC multicore
av8	https://openoc.org	stable	Daniel Wallner	AVR	8	16	spartan-6	James Braker	1549		6	1	213	##		14.7	0.33	1.0	45.3	X	bvhdl	14	A9051200	Y	Yes	N	64K	128K	Y	72	32	2002	2010			UoS Educational Processor
ppx16	https://openoc.org	stable	Daniel Wallner	PIC16	8	16	intex-7-3	James Braker	409		6		238	##		14.7	0.33	1.0	192.1	X	bvhdl	10	P16C55	Y	Yes	Y	256	4K	Y			2002	2009			both A9051200 & A9052313
165	https://openoc.org	stable	Daniel Wallner	6502	8	8	intex-7-3	James Braker	575		6		291	##		14.7	0.33	4.0	41.7	AX	bvhdl	7	165	Y	Yes	N	64K	64K	Y			2002	2010			inserted fake inst ROM
180	https://openoc.org	stable	Daniel Wallner	Z80	8	8	intex-7-3	James Braker	1389		6		163	##		14.7	0.33	3.0	12.9	X	bvhdl	5	180a	Y	Yes	N	64K	64K	Y			2002	2018			with fake instruction ROM
c88	https://github.com	alpha	Daniel Bailey	accum	8	8	intex-7-3	James Braker	3088		6	2	167	##		14.7	0.33	2.0	8.9	X	bvhdl	25	C88	Y	asm	N	8	256	Y	10	8	2015	2015	https://www.youaretheboss.com		6502, 65C02 & 65C81b; wide use
c88	https://github.com	alpha	Daniel Bailey	accum	8	8	spartan-3	James Braker	2664		4	2	54	##		14.7	0.33	1.0	6.7	X	bvhdl	125	C88	Y	asm	N	8	256	Y	10	8	2015	2015	https://www.youaretheboss.com		780, 8080 & gameboy inst sets, several usages
darfpga	https://github.com	beta	Darfen	8080	8	8														A	verilog	50		Y	Yes	N	4G	4G	Y			2012	2021	https://github.com		only 8 memory locations
terracerasta	https://github.com	beta	Darren Olafson	68000	16	16														A	verilog	50		Y	Yes	N	4G	4G	Y			2018	2022	https://github.com		only 8 memory locations
riscv_harris	http://pages.hmc.edu/harris	stable	Dave Harris	risc-v	32	32														system:verilog	53		Y	Yes	N	4G	4G	Y	45	32	2019	2021			games ported to M5Tter and DE10-lite	
riscv_harris	http://pages.hmc.edu/harris	stable	Dave Harris	risc-v	32	32														system:verilog	53		Y	Yes	N	4G	4G	Y	45	32	2019	2021			FPGA compatible core of Nichibutsu	
sb6502	https://github.com	stable	Dave Nordella	6502	8	8														bvhdl	46	top	Y	Yes	N	4G	4G	Y	45	32	2019	2021			x86 & 180 cores	
sb6502	https://github.com	stable	Dave Nordella	6502	8	8	artix7	James was not	1074	382	6	12	42	##		v23.2	0.80	1.0	31.3	AGX	verilog	19														

[illegible]

[illegible]

url_all soft folder	openocres or primary link	status	author	style clone	report ter	com ents	LUTs ALU	DH LUT	mult	blk ram	F max	date	tool ver	MIPS inst	clk/ inst	KIPS LUT	ver doc	src code	#src file	top file	tool dep	tool ch	ftg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments									
drv16/mcpu16	https://github.com/icecili		Jecel de Assumpção	risc	8	8	gowin	Jecel de Assu	69	48	4	313	##	0.17	2.0	378.8	AGLX	schematic		Y	N	256	256		16		2024	https://www.ndpi.com	2024	https://www.ndpi.com/2674-0729/3/4/20	very simple accumulator based 8 bit uP with four instructions												
drv16/mcpu	https://github.com/icecili		Jecel de Assumpção	risc	8	8	gowin	Jecel de Assu	264	182	4	127	##	0.33	2.0	79.4	AGLX	schematic		Y	N	256	256		16		2024	https://www.ndpi.com	2024	https://www.ndpi.com/2674-0729/3/4/20	very simple accumulator based 8 bit uP with four instructions												
baby8	https://github.com/icecili		Jecel de Assumpcao Jr	risc	8	8	cyclone5	Jecel de Assu	29		A	16	58	##	0.17	4.0	84.5	AGLX	schmem	17	baby8cpu	Y	asm	N	64K	64K	Y	16		2024	https://mdpi-res.com	2024	https://mdpi-res.com/minimal-8-bit-up-with-16-bit-adrs	schematic, verilog & system verilog									
baby8	https://github.com/icecili		Jecel de Assumpcao Jr	risc	8	8	ecp5	Jecel de Assu	77		A	4	58	##	0.17	4.0	31.8	AGLX	schmem	17	baby8cpu	Y	asm	N	64K	64K	Y	16		2024	https://mdpi-res.com	2024	https://mdpi-res.com/minimal-8-bit-up-with-16-bit-adrs	relatively low uniform Fmax									
baby8	https://github.com/icecili		Jecel de Assumpcao Jr	risc	8	8	gowin	Jecel de Assu	48		A	4	58	##	0.17	4.0	51.1	AGLX	schmem	17	baby8cpu	Y	asm	N	64K	64K	Y	16		2024	https://mdpi-res.com	2024	https://mdpi-res.com/minimal-8-bit-up-with-16-bit-adrs	micro-coded; mcpu has best figure of merit									
baby8	https://github.com/icecili		Jecel de Assumpcao Jr	risc	8	8	ic640	Jecel de Assu	285		A	4	58	##	0.17	4.0	8.6	AGLX	schmem	17	baby8cpu	Y	asm	N	64K	64K	Y	16		2024	https://mdpi-res.com	2024	https://mdpi-res.com/minimal-8-bit-up-with-16-bit-adrs	ASIC & FPGA stats for risc-v, baby8 & soft uP									
baby8	https://github.com/icecili		Jecel de Assumpcao Jr	risc	8	8	spartan7	Jecel de Assu	31		6	4	58	##	0.17	4.0	79.1	AGLX	schmem	17	baby8cpu	Y	asm	N	64K	64K	Y	16		2024	https://mdpi-res.com	2024	https://mdpi-res.com/minimal-8-bit-up-with-16-bit-adrs	stats for several soft uP 4 FPGA/ASIC versions									
lispmicrocont	https://github.com/icecili		Jeff Bush	accu	32	32	jeff bush	James missing init file	6						14.7	1.00	1.0		A	verilog	10	ulisp	Y	N						2017	2017		only 7 inst, also: RISC-Processor, ChiselGPU, LISPmicrocontroller, PASC & NyuulProc										
mitcpu	https://github.com/icecili		Jeff Bush	accu	8	11												A	verilog	2	tinyproc	Y	N	256		Y	7			2017	2017												
nyuzi_gpu	https://github.com/icecili		Jeff Bush	stable	32	32	arria-2	James syntax errors			A				##	q18.0	1.00	1.0		AX	system	70	nyuzi	Y	yes	Y	4G	4G	Y	80	64	2015	2024	https://github.com	32 scalar & 32 vector reg	should run on either altera or xilinx							
nyuzi_gpu	https://github.com/icecili		Jeff Bush	stable	32	32	cyclone-4	Jeff Bush	74000		A	54			##	q18.0	16.00	1.0	11.7	AX	system	70	nyuzi	Y	yes	Y	4G	4G	Y	80	64	2015	2024	https://github.com	32 scalar & 32 vector reg	should run on either altera or xilinx							
nyuzi_gpu	https://github.com/icecili		Jeff Bush	stable	32	32	artix7	James missin	82767	#####	6	64	17	50	##	v23.2	1.00	1.0	0.6	AX	system	70	nyuzi	Y	yes	Y	4G	4G	Y	80	64	2015	2024	https://github.com	32 scalar & 32 vector reg	should run on either altera or xilinx							
pasc	https://github.com/icecili		Jeff Bush	RISC	16	16													verilog			Y	N	64K	64K	N	20	2	8	2017	2019	https://github.com	16 RISC cores										
risc-processor	https://github.com/icecili		Jeff Bush	RISC	32	32	kintex-7-3	James Brakef	1445		6	1			##	q18.0	1.00	1.0	111.6	X	verilog	22	fpga_top	Y	yes	N	4G	4G	Y	21	32	2008	2019	https://github.com	two designs with same name	MIT course work							
jcore_aka_sh2	http://www.i-ge.com		Jeff Dionne, Rob Landi	SH2	32	32													vhdl	136													2014	2020	https://www.youtube.com/watch?v=...	Americans in Japan							
f21	https://www.ull.ac.za		Jeff Iles	asic	forth	21	5												proprietary	verilog														1997	2011	https://www.ull.ac.za	machine forth", crazy address space	chip & simulator, AKA Mup21 or F21					
recon	https://github.com/icecili		Jeff Iles	asic	Nios II	32	32												proprietary	verilog														2019	2019	https://github.com	NIOS helper files	software helper files also					
hack	https://github.com/icecili		Jegor van Oodorp	accu	16	16													system verilog			Y	asm	N	32K	32K	N	18	2						2021	2021	https://www.nandlabs.com	SystemVerilog version of the course materials on hardware design					
myfpga_forth	https://github.com/icecili		jemo07	forth	32	8													verilog	7		Y	n	4G	4G	Y	16								2023	2023		beginner Forth machine					
cpu6502_true	https://openocres.com		Jens Gutschmidt	stable	6502	8	8	kintex-7-3	James Brakef	1678		6	159	##	14.7	0.33	4.0	7.8	X	vhdl	7	r5502_tc	yes	N	64K	64K	Y									2008	2024		cycle accurate	web page update only			
cpu6502_true	https://openocres.com		Jens Gutschmidt	stable	6502	8	8	spartan-6	James latch v	4794		47	##	14.7	0.33	4.0	8.0	X	vhdl	8	core	yes	N	64K	64K	Y										2008	2018		cycle accurate				
mips-cpu	https://github.com/icecili		Jeremiah Mahler	MIPS	32	32	kintex-7-3	James added	596		1	244	##	14.7	0.67	1.0	409.2	X	verilog	15	cpu	Y	yes	N	4G	4G	Y			32	5	2017	2017		Very early stage project, only imple	no outputs, missing im_data.txt							
micrforth	https://github.com/icecili		Jess Toth	forth	18	18									##	v23.2	1.00	1.0		A	verilog	34	top	Y	N	64K	64K	N	25							2019	2020	http://mindworks.com	Arduino-like board/platform based uP	AKA F18, educational, loop stack			
popcorn	http://www.fab.cba.hawaii.edu		Jeung Joon Lee	accu	8	8	kintex-7-3	James Brakef	267		6	347	##	14.7	0.33	1.0	428.4	X	verilog	4	pc_top	Y	N	64K	64K	Y	43									1998	2000		Small 8 bit up				
mips32	https://openocres.com		Jin Jifang	MIPS	32	32	kintex-7-3	James Brakef	3696		6	8	192	##	14.7	1.00	1.0	52.0	X	verilog	17	pipelinnm	Y	yes	Y	4G	4G	Y	57								32	5	2017	2021	https://github.com	ISA at github page	"classic MIPS"
leon2	https://github.com/icecili		Jiri Gaisler	SPARC	32	32	cyclone-5	Klas Westerli	7554		4	42	50	##	14.7	1.00	1.0	6.6	A	vhdl	90	leon	Y	yes	Y	4G	4G	Y			64	5	1999	2003	https://en.wikipedia.org	LUT #s from Nios vs Leon2 comparis	https://www.gaisler.com/index.php/products/						
leon2	https://github.com/icecili		Jiri Gaisler	SPARC	32	32	kintex-7-3	James Brakef	5992		6	1	12	133	##	14.7	1.00	1.0	22.3	X	vhdl	82	leon	Y	yes	Y	4G	4G	Y			64	5	1999	2003	https://en.wikipedia.org	large config file, rad-hard asc version	https://www.gaisler.com/index.php/products/					
leon3	http://www.gaisler.com		Jiri Gaisler, Jan Anders	SPARC	32	32	kintex-7-3	Jiri Gaisler	2920		6	183	##	14.7	1.00	1.0	62.7	AIXL	X	vhdl	1004	leon3x	Y	yes	Y	4G	4G	Y			64	7	2003	2021	https://en.wikipedia.org	customized for ~50 FPGA boards, xds with utilization for all targets							
leon3	http://www.gaisler.com		Jiri Gaisler, Jan Anders	risc-v	32	32									1.00	1.0		AIXL	X	vhdl	1005		Y	yes	Y	4G	4G	Y			64	7	2003	2021	https://en.wikipedia.org	RTL for LEON3, LEON5 and NOEL-V	for microchip & xilinx RAD hard parts						
rise	https://openocres.com		beta	Jlechner et al	RISC	16	16	kintex-7-3	James	missing black boxes	6	1			14.7	0.67	1.0		X	vhdl	26	rise	Y	asm	N	64K	64K				16	5	2006	2010	en.wikiversity.org	ARM style register usage							
scarts	https://github.com/icecili		beta	Jlechner, Martin Walte	RISC	16	16	kintex-7-3	James	missing signal declarat	6				14.7	0.67	1.0		X	vhdl	18	scarts	Y	yes	N	64K	64K		122		16	4	2011	2012		Scarts Processor	GCC compiler						
div_superscale	https://www.rs-errors.com		Joachim Horch	DLX	32	32	kintex-7-3	James degnerate							##	14.7	1.00	1.0		X	vhdl	4	div	yes	N	4G	4G				32	1997	1998		Course project, Two inst/clock, doc in	collapses for no apparent reason							
adja8	https://openocres.com		alpha	Joe Manojlovich, Rob C	POB8	12	12	kintex-7-3	James Brakef	1219		6	1	183	##	14.7	0.50	2.0	37.5	X	vhdl	55	cpu	Y	yes	N	32K	32K				8	2	2012	2016		POP-8 Processor Core and System	Boots OS/8, runs apps, several variants					
jam	https://github.com/icecili		stable	Johan Thelin et al	RISC	32	32	kintex-7-3	James Brakef	1396		6	159	##	14.7	1.00	1.0	113.7	X	vhdl	17	cpu_sys	Y	yes	Y	128K	128K				32	5	2002	2014		serial multiply & divide	took out clock divider						
jam	https://github.com/icecili		stable	Johan Thelin et al	RISC	32	32	kintex-7-3	James Brakef	1369		6	143	##	14.7	1.00	1.0	104.2	X	vhdl	17	cpu	Y	N	128K	128K				32	5	2002	2014		serial multiply & divide								
risc16f84	https://openocres.com		stable	John Clayton	PIC16	8	14	kintex-7-3	James Brakef	375		6	392	##	14.7	0.33	2.0	172.5	AX	verilog	1	risc16f84	Y	yes	N	256	4K	Y								2002	2018		derived from CPDIP by Sumio Morioke	other variants with RTL			
jca	https://github.com/icecili		stable	John Cronin	RISC	8	32	kintex-7-3	James replac	3287		6	3	157	##	14.7	0.33	1.0	15.8	AX	verilog	17	scot	Y	yes	N	64K	64K									16			has VGA controller, plays Pong	altera memories		
micro16b	http://members.openocres.com		beta	John Kent	accu	16	16	kintex-7-3	James Brakef	205		6	434	##	14.7	0.33	2.0	349.0	X	vhdl	1	u16bcpu	Y	asm	N	64K	4K	Y	8								2002	2008	http://members.openocres.com	very limited inst set	MIPS/cik ad's, 2 cks/inst		
micro38a	http://members.openocres.com		beta	John Kent	accu	8	16	kintex-7-3	James Brakef	5301		6	204	##	14.7	0.33	3.0	42.3	X	vhdl	11	Micro8	Y	N	2K	2K	Y										2002	2002	http://members.openocres.com	derived from Tim Boscke's mcpu	MIPS/cik ad's & ALU per clock		
system05	http://members.openocres.com		beta	John Kent, David Burns	6801	8	8	kintex-7-3	James Brakefield			6			14.7	0.33	4.0			X	vhdl			Y	yes	N	64K	64K	Y								2003	2009					
system05	https://openocres.com		beta	John Kent, David Burns	6805	8	8	kintex-7-3	James Brakef	834		6	204	##	14.7	0.33	4.0	20.2	X</																								

url_all_soft folder	opencores or primary link	status	author	style / clone	year date	inst size	FPGA	report com	com ent	LUTs /LUT	DFF	LUT? mult	blk ram	F max	date	tool ver	MIPS /MIPS	clk/ /clk	KIPS /LUT	ver /ver	src code	#src file	top file	tool doc	flg pt	max data	max inst	byte adrs	adr mod	# reg	pip e	start year	last year	secondary web link	note worthy	comments		
tinyfpga	https://github.com/kenjordan/tinyfpga	stable	Ken Jordan	accum	8	8	kintex-7-3	James Braker	185	6	1	175	119	100	175	14.7	0.33	3.6	86.9	X	vhdl	12	system	Y	Yes	N	16	16	Y	10			2017	2017		educational 8-bit with 4-bit adder	why use block RAM?	
or1k-cf	https://opencorpus.org/1k-cf/	stable	Ken	OpenRISC	32	32																																
flexrip	http://www.ecs.uq.edu.au/flexrip/	stable	Kevin Andryc	alpha	32	32	atrx-7	James Braker	72649	6	1	119	100	100	14.7	1.00	0.1	11.0	X	vhdl	46	gpgpu_mISO5	top	level	Y	Yes	N	64K	64K	Y				2014	2019		eight GPU processors	requested & received source files
gup	https://github.com/kevinphillips/gup	stable	Kevin Phillips	68HC11	8	8	aria-2	James Braker	925	A	1	127	100	100	14.7	0.33	4.0	11.3	A	vhdl	25	gator_upr	Y	Yes	N	64K	64K	Y				2008	2011	https://www.mil.uq.edu.au/gup/	top level is schematic			
turb09	https://github.com/kevinphillips/turb09	stable	Kevin Phillips	6809	8	8	artix-7	James Braker	1428	530	6	8	112	100	14.7	0.33	3.0	8.6	X	verilog	96	soc_top_g	Y	Yes	N	64K	64K	Y	44	13	8	6	2024	2024	https://hackaday.com/2024/01/08/compact-efficient-pipe-d-6809-up/	Compact & Efficient Pipe d 6809 uP	masters thesis, full testbench, uncoded	
turb09	https://github.com/kevinphillips/turb09	stable	Kevin Phillips	6809	8	8	artix-7	Kevin Phillips	1464	505	6	8	112	100	14.7	0.33	3.0	8.6	X	verilog	96	soc_top_g	Y	Yes	N	64K	64K	Y	44	13	8	6	2024	2024	https://www.youtube.com/watch?v=55MrMhZu0	Complettes all against other 8-biters	four videos, see gthub page	
ktc32	https://github.com/kevinphillips/ktc32	stable	kinpoko	risc	32	32	spartan7	James Braker	27408	6554	6	44	125	100	14.7	1.00	1.0	4.4	X	verilog	15	top	Y	Yes	N	4G	4G	Y	37	32		2022	2023		full basic ISA, hobby 32-bit CPU	see also zkitc, vdc file, 16 & 32-bit insts		
kgp-risc	https://github.com/kevinphillips/kgp-risc	stable	Martin7	MIPS	32	32	spartan7	James Braker	1428	1572	6	1	263	100	14.7	0.33	1.0	125.6	X	verilog	25	topmodul	Y	Yes	N	4G	4G	Y				2018	2020		only two register fields + shift amount	need to use inferred block RAM		
open8_urisc	https://opencorpus.org/8-urisc/	stable	Kirk Hays, Jshamet	RISC	8	8	kintex-7-3	James Braker	691	6	1	263	100	100	14.7	0.33	1.0	125.6	X	vhdl	9	Open8	Y	Yes	N	64K	64K	Y				8	2006	2023		accum & 8 reg, clone of Vautomation uRISC processor, in use		
aktc	https://github.com/kevinphillips/aktc	stable	WIP	klkino	risc	16	16																															
k1	http://mcgrath.net/	stable	Klaus Kohl-Schoepe	forth	16	16																																
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.7	0.33	1.0	261.9	X	verilog	11	K1	Y	forth	N	64K	64K	Y	24					2020	2020		based on J1, Quartus project file	
microcore	http://www.pld.net/	beta	Klaus Schlesiek	forth	12	8	kintex-7-3	James Braker	513	75	6	336	100	100	14.																							

uP_all_soft folder	opencores or primary link	status	author	style / clone	year first	inst size	FPGA	report com	com ent	LUTs ALUT	DH	LUT? LUT	bits ram	mult ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dow	src code	#src file	top file	tool ch	ftg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments	
reflet	https://github.com/Akai	stable	Maxime Bouillot	accume	8	16	spartan-7	James Braker	688	411	6					128	##	v2.1	0.67	1.0	124.6	X	verilog	9	reflet_cpu	asm	N	64K	64K	Y		16	2020	2024	https://github.com	original design, data size adj	most ops between accumulator & register, risc	
plasma_fpu	https://openocd	stable	Maximilian Reuter	MIPS	32	32	kintex-7	James Braker	1507								##	14.7	1.00	1.0			vhdl	20	plasma	Y	yes	Y	4G	4G	Y	32	2015	2019		plasma with FPU	based on Plasma by Steve Rhoads	
16bit_process	https://github.com/grant	stable	Mad Badazzaman Pran	MIPS	16	16													0.67	1.0			verilog	3		Y	yes	N	4G	4G	Y	32	2018	2018	https://prantom	course project, schematics only	simple up with well done schematics	
riscv_fazrv	https://github.com/makir	stable	Meinhard Kissich	risc-v	32	32																X	system	23	fazrv_top	Y	yes	N	4G	4G	Y	32	2024	2024	https://di.acm.org	minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits		
riscv_spu32	https://github.com/makir	stable	Merten Maik	risc-v	32	32																X	verilog	3		Y	yes	N	4G	4G	Y	32	2019	2021	https://giters.com	actively being developed		
mcip_open	https://openocd	beta	Mezzah Ibrahim	PIC18	16	24	kintex-7	James Braker	1887		6	1				200	##	14.7	0.67	1.0	152.1	X	vhdl	23	MCIOpen	Y	yes	N	Y	4K	1M	Y		2014	2015		light version of PIC18	
system6801	https://openocd	stable	Michael L. Hensfratz	6801	8	8	cyclone-3	James Braker	1507			4	3	73	##	14.7	0.33	4.0	4.0			X	vhdl	15	wb_cyclor	Y	yes	N	64K	64K	Y	32	2003	2009	http://members.d	based on John Kent's 6801	tested on Apex20K, Cyclone & Straix boards	
mips_linder	https://www.s	paper	Michael Linder	MIPS	32	32	kintex-7	James Braker	1100							238	##	14.7	1.00	1.0	216.5	B	vhdl	39	a_mip	Y	yes	N	4G	4G	Y	32	2007	2007		masters thesis	no LUT RAM, source code in PDF	
m16c5x	https://github.com/dmori	stable	Michael Morris	PIC16	8	12	kintex-7	James Braker	1100							##	14.7	0.33	2.0			X	verilog	32	m16c5x	Y	yes	N	Y	256	4K	Y		1998	2018		pipelined and non-pipelined versions	
m16c5x	https://openocd	stable	Michael Morris	PIC16	8	14	spartan-3	Michael Mori	1217		4	3	60	##	14.7	0.33	1.0	16.3	X		Y	verilog	3	m16c5x	Y	yes	N	Y	256	4K	Y		2013	2014		SOC LUT count		
m65c02	https://openocd	mature	Michael Morris	6502	8	8	spartan-3	James Braker	466		6	3	118	##	14.7	0.33	4.0	20.8	X		Y	verilog	13	M65C02	Y	yes	N	64K	64K	Y		2013	2020	https://github.com	also a m65c02a version	micro-coded via F9408 soft sequencer		
m65c02a	https://github.com/dmori	stable	Michael Morris	6502	8	8	zu-3e	James Braker	466		6					##	v2.1	0.33	4.0			X	verilog	61	M65C02A	Y	yes	N	64K	64K	Y		2021	2021		enhanced 8/16-bit version of 65c02	PDFs on his figForth for M65C02A	
minicpu_morris	https://github.com/dmori	stable	Michael Morris	6502	8	8	spartan-3	Michael Mori	276		6					104	##	14.0	0.33	2.0	62.2	X	verilog	15	minicpu	Y	yes	N	64K	64K	Y	31	2017	2017		simplified 6502, see m65c02a	RE: 8-bit CPU challenge of Arlet Ottens	
minicpu-s	https://github.com/dmori	stable	Michael Morris	stack	16	8	kintex-7	James Braker	147		6					741	##	14.7	0.67	28.0	120.6	X	verilog	2	both	Y	yes	N			33	2012	2013		separate source for each CPLD chip	bits (2) XC9500 CPLD @ 71.4 MHz		
p16c5x	https://openocd	mature	Michael Morris	PIC16	8	14	kintex-7	James Braker	378		6					252	##	14.7	0.33	1.0	220.2	AX	verilog	3	P16C5x	Y	yes	N	Y	256	4K	Y		2013	2014			
pdp6	https://github.com/makir	stable	Michael Pavin	PDP6	36	36																	verilog	16	pdp6	Y	yes	N	256K	256K	Y		2018	2018	https://en.wikipe	ISA identical to PDP-10	PDP-10 was much more successful	
supersmall	http://www.eec	stable	Michael Ritchie	RISC	32	32	stratix-3	Michael Ritch	207		A		248	126	##	q9.0	1.00	16.0	38.1	A		verilog			Y	yes	N					2005	2009		does not implement 64-bit data	only a few insts implemented, test vehicle		
softpc	https://github.com/alead	stable	Michael S	Nios II	32	32	cyclone-3	Michael block	613		4	1	180	##	q17.1	1.00	5.0	58.9	A		vhdl	13	nios2ee	Y	yes	opt	4G	4G	Y	18	32	2019	2019		nine variations in attempt to improve	16-bit ALU		
hack	https://github.com/v53r	stable	Michael Schroder	accume	16	16															A	verilog	24	cpu	Y	asm	N	Y	32K	32K	N	8	2023	2023	https://www.nan	CPU used to run Tetris	book: Elements of Computing Systems	
mix-fpga	https://openocd	alpha	Michael Schroder	accume	31	31	spartan-7	James Braker			6					##	v2.2	1.00	1.0			X	verilog	29	mix	Y	yes	Y	4K	4K	N	49	4	2021	2021	https://en.wikipe	binary version of the MIX-Computer as described in "The Art of Computer Programi	
gigatron	https://github.com/micha	stable	Michael Sch	accume	16	16	spartan-7	James Braker								##	v2.2	0.33	3.0			G	Y	verilog	19	gigatron	Y	yes	N	32K	64K	Y	17	2024	2024	https://hackaday	based on TTL version: gigatron.io, uses	uses sweet16 style interpreter for apps
riscv_microsen	https://github.com/micha	stable	Microsemi	risc-v	32	32	polari	microsemi	8614		4	2	10	122	##	11.8	1.00	1.0	14.2				proprietary			Y	yes	N	4G	4G	Y	32	2016	2018	https://www.micr	is encrypted IP	has caches	
riscv_t4d	https://github.com/micha	stable	Microsemi	risc-v	32	32																	verilog			Y	yes	N	4G	4G	Y	32	2018	2020	https://github.com	4G-V for actlre FPGAs, tcl files only	based on rocket chip	
synpic12	https://github.com/micha	stable	Michael Angel Ajo Pelay	PIC12	8	12	kintex-7	James Braker	474		6	1	197	##	14.7	0.33	1.0	136.8	AX		vhdl	7	synpic12	Y	yes	N	4G	4G	Y		32	2018	2020	https://github.com	CHDL to verilog	bad weblink		
minimips_supe	https://openocd	alpha	Michael Calfrum	RISC	32	32	spartan-7	James Braker			6	8				##	v2.2	1.00	0.5	X		vhdl	18	minimips	Y	yes	N	256	2K	Y		32	2017	2018	https://projects.n	based on MIPS1	dual issue to two pipes, 16-bit multiplier	
risc	https://github.com/micha	stable	Miguel Santos	RISC	64	32	aria-2	James Braker			A					##	q18.0	2.00	1.0			X	vhdl	21		Y	yes	Y	Y	85	6	32	5	2018	2018	http://www.archi	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, altera
flsc	https://github.com/micha	stable	Miguel Santos	RISC	64	32	cyclone-4	James Braker	5036		4	21	66	##	q18.0	2.00	1.0	26.1	A		system	13	flsc_core	Y	yes	N	Y	Y	85	6	32	5	2018	2018	http://www.archi	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, altera	
fpga-bbc	https://github.com/mikes	stable	Mike Stirling	6502	8	8															A	vhdl			Y	yes	N	65K	65K	Y		2011	2016	https://www.mike	BBC micro, uses t65 up	also ZX-spectrum retro project		
mikek	https://openocd	stable	Mikek	PIC16	8	14	kintex-7	James Braker								14.7	0.33	1.0			A	vhdl	15	cpu	Y	yes	N	Y	256	4K	Y	25	8	2002	2011		makes extensive use of xilinx primitives	
fpgacomputer	https://github.com/mikes	errors	Milan Vidakovic	RISC	16	8	aria-2	James Braker			A					##	q18.0	0.67	4.0			Y	verilog	40	computer	Y	asm	N	64K	64K	Y	25	8	2018	2018	https://mvidakow	16-bit CPU, 64KB, UART (115200 bps), and VGA	
fpgacomputer	https://github.com/mikes	errors	Milan Vidakovic	RISC	16	8	kintex-7	James Braker			A					##	q18.0	0.67	4.0			Y	verilog	40	computer	Y	asm	N	64K	64K	Y	25	8	2018	2018	https://mvidakow	16-bit CPU, 64KB, UART (115200 bps), and VGA	
mingdao_luo	https://github.com/mikes	stable	Mingdao Luo	RISC	32	32																	verilog			Y	yes	N	4G	4G	Y		32	2023	2023		full size up, doc in Chinese	see wikipedia link
mipsfpga	https://www.m	stable	MIPS Technologies	MIPS	32	32	atrx-7-3	James Braker	10692		6	47	118	##	14.7	1.00	1.0	11.0	X		Y	verilog	193	mfp_syste	Y	yes	N	4G	4G	Y		32	2014	2019	https://www.you	M14K core & mipsfpga-plus	DRAM interface, I&D caches, 8789 FF	
riscv_cpu	https://github.com/ngobit	stable	misha kevishvili	risc-v	32	32																	verilog			Y	yes	N	4G	4G	Y	45	32	2019	2019	https://www.you	simple and easy to understand design	
riscv_n_chip8	https://github.com/ngobit	stable	misha kevishvili	risc-v	32	32																	verilog	2	riscv	Y	yes	N	4G	4G	Y		32	2023	2023	https://www.you	simple RV32i on Tang Nano 9K	video: Tang Nano & LCD doing Chip-8 games
PSX_MiSTer	https://github.com/ngobit	beta	MiSTer-devel	mips	32	32															A	vhdl	120	sys_top	Y	yes	Y	yes	N	4G	4G	Y	32	2021	2022	https://en.wikipe	MiSTer version of original Playstation	VHDL, verilog & system verilog RTL
riscv_pequeno	https://github.com/iammuri	stable	Mitu Raj	risc-v	32	32	artix-7	Mitu R	16	32	2084	1564	6	100	##	1.00	1.0	48.0	X		system	31	pgp5_core	Y	yes	N	4G	4G	Y	53	32	5	2022	2024	https://chipsunika	multi-page tutorial on up design, pqq	https://github.com/iammuri	
mini16_cpu	https://github.com/miya4	stable	mini16_cpu	risc	16	16	kintexus	miya	186		6	1	710	##	q13.1	0.80	1.0		ALX		verilog	13	top	Y	yes	N	4G	4G	Y		32	2007	2019	https://m-labs-h	Very small and high performance CPU	choice of latticemicro32 or mor1kx up		
mini16sc_cpu	https://github.com/miya4	stable	mini16sc_cpu	risc	16	16	kintexus	miya	400		6	1	710	##	q13.1	0.80	1.0		ALX		verilog	13	top	Y	yes	N	4G	4G	Y		32	2007	2019	https://m-labs-h	Very small and high performance CPU	choice of latticemicro32 or mor1kx up		
openptom	https://github.com/miya4	stable	Mi Labs	RISC	32	32	aria-2	James Braker								##	q13.1	0.80	1.0			X	vhdl	13	top	Y	yes	N	4G	4G	Y	64	2015	2019	https://parallel-pr	Choice of latticemicro32 or mor1kx up	Princeton UN	
pdip11_reduce	https://github.com/mhonor	stable	Mohamed Omran	PDP11	16	16																	vhdl	9	system	Y	yes	N	64K	64K	24	10	8	2021	2021		simplified pdp11, 24 inst	no byte data size, limited 2-12 clocks/inst
mips_pipelined	https://github.com/mhonor	stable	Mohamed Hossein Y	MIPS	32	32	spartan-7	James Braker			6					##	v2.2	1.00	1.0			X	verilog	23														

[illegible]

up_all_soft folder	opencores or primary link	status	author	style/ clone	year start	inst size	FPGA	report com	com ents	LUTs	DFF	LUT?	mults	blk ram	F max	date	tool ver	MIPS inst	clks/ inst	KIPS LUT	ver code	src code	#src file	top file	tool cha	ftg pt	max data	max inst	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments	
apple2fpga	https://www.cs.cmu.edu/~hobbes/apple2fpga/	stable	Stephen A Edwards	6502	8	8	10kintex-7-3	James Braker	1416	1416	654	6	8.5	159	##	14.7	0.33	4.0	9.2	AX	Y	vhdl	19	de2_top	Y	Yes	N	Y	64K	64K	Y		2007	2022		emulation of Apple II computer	replaced Altera PLI with stub	
apple2fpga	http://www.cs.cmu.edu/~hobbes/apple2fpga/	stable	Stephen A Edwards	6502	8	8	12-3e	James Braker	1238	706	6		7	195	##	v21.1	0.33	4.0	13.0	AX	Y	vhdl	19	de2_top	Y	Yes	N	Y	64K	64K	Y		2007	2022		emulation of Apple II computer	replaced Altera PLI with stub	
fluid_core	https://github.com/SteveTeal/fluid_core	alpha	Stephen Nolting	RISC	8	12	intex-7-3	James Braker	956					381	##	v21.1	0.33	1.0	131.7	X	verilog	17	FluidCore	N	Y							8	2015	2020	https://www.allan.org.uk/	data width adj., mem sizes adj.	2020 version requires registration	
raptor16	www.spacewire.org/	stable	Steve Hayward	CISC	16	16	intex-7-3	James Braker	590					319	##	v21.1	1.40	2.7	280.2	X	vhdl	1	raptor16	Y	Yes	N	N	64K	64K	N		2004			8 data & 8 adr regs	no multiplex, 8 adr modes		
riscv-1verilog	https://github.com/RISC-V/riscv-1verilog	stable	Steve Hoover	riscv	32	32																			Y	Yes	N	4G	4G	Y		32	2020	2023	https://github.com/RISC-V/riscv-1verilog	TL-verilog implementation of RISC-V	65 participants (sub-directories), 5 day course	
plasma	https://github.com/SteveTeal/plasma	stable	Steve Rhoads	MIPS	32	32	intex-7-3	James Braker	2462					3	97	##	v21.1	1.00	1.0	39.5	X	vhdl	22	plasma	Y	Yes	N	4G	4G	Y		32	2001	2016	http://plasmacpu.com/	wide outside use, opencores page has list of related publications		
1802-pico-bas	https://github.com/SteveTeal/1802-pico-bas	beta	Steve Teal	RISC	1802	8	12-3e	James Braker	247	136	6		2	427	##	v21.1	0.33	12.0	47.6	LX	vhdl	6	pico-bas	Y	Yes	N	64K	64K	Y	52	16	2016	2016	https://wiki.forth.org/	VHDL 1802 Core with TinyBASIC	Tiny Basic in ROM, interrupts & DMA not imple		
msc16	https://github.com/SteveTeal/msc16	accum	Steve Teal	accum	16	16	12-3e	James Braker	197	78	6			500	##	v21.2	0.22	1.0	558.4	X	B	vhdl	1	misc	Y	Yes	N	64K	64K	N	10		2021		https://github.com/SteveTeal/msc16	16-bit minimal CPU, has a single instruction 'mov' & eforth		
mx65	https://github.com/SteveTeal/mx65	8	12-3e	James Braker	1071	195	6	0.5	207	##	v21.2	0.33	4.0	15.9	X	vhdl	5	apple1	Y	Yes	N	64K	64K	Y									2022	2022		cycle accurate, passes Klaus Dornmann 6502 functional tests, has uart		
mx65	https://github.com/SteveTeal/mx65	8	12-3e	James Braker	485	148	6	1.5	370	##	v21.2	0.33	4.0	63.0	X	vhdl	5	apple1	Y	Yes	N	64K	64K	Y									2022	2022		cycle accurate, passes Klaus Dornmann 6502 functional tests, has uart		
pumpkin	https://github.com/SteveTeal/pumpkin	accum	Steve Teal	accum	16	16	12-3e	James Braker	166	67	6			625	##	v21.2	0.67	2.0	1261	X	vhdl	6	hello_worl	Y	asm	N	4K	4K	Y	14		2020					scalable, 16-bit, 16 instruction soft CF	LUT RAM inferred (small size)
pumpkin	https://github.com/SteveTeal/pumpkin	accum	Steve Teal	accum	16	16	12-3e	James Braker	230	131	6		1	450	##	v21.2	0.67	2.0	656.1	X	vhdl	6	myco	Y	asm	N	4K	4K	Y	14		2020					scalable, 16-bit, 16 instruction soft CF	emulates Myco, forced block RAM
processor-core	https://github.com/SteveTeal/processor-core	stable	Steven Hua	RISC	32	32															A	vhdl	1		Y	N	4G	4G	Y	24	32	2018	2018		clean, simple, prob classwork	Quartus pro, basic RISC instructions		
avr_hp	https://github.com/SteveTeal/avr_hp	stable	Strauch Tobias	AVR	8	16	intex-7-3	James Braker	1554					223	##	v21.1	0.33	1.0	47.4	X	vhdl	10	avr_core	Y	asm	N	64K	128K	Y	72	32	2010	2012		hyper pipelined (eg barrel) AVR			
or1200_hp	https://github.com/SteveTeal/or1200_hp	stable	Strauch Tobias	OpenRISC	32	32	virtex-5	Strauch	5602					185	##	v21.1	1.00	1.0	33.1	X	verilog	39	or1200_ic	Y	Yes	Y	M	64K	64K	Y	16	8	2010	2013	https://openrisc.org/	3 slot barrel version of DR1200	numbers from published paper	
ic-3	https://github.com/SteveTeal/ic-3	RISC	Sudharshan Gupta	RISC	16	16	12-3e	James Braker													verilog	9	main_test	Y	asm	N	64K	64K	Y	16	8	2017		https://en.wikipedia.org/wiki/IC-3	from book 978-0072467505 by Patti	apnds has schematic, uses latches		
artemis	https://github.com/SteveTeal/artemis	stable	Sudharshan Sundaram	RISC	16	16	12-3e	James Braker													A	vhdl	5	QCPC	Y	asm	N	Y	256	4K	Y	18	8	2018	2020	https://www.young.org.uk/	simple, educational uP with decent vi	vivado project
cgpic	http://www.002.org/	stable	Sumio Morioka	PIC16	8	14	aria-2	James Braker													A	vhdl	5	CGPIC	Y	asm	N	Y	256	4K	Y	18	8	1999	2022		LPM macros	
c-nit	http://www.c-n.org/	stable	Sumit	RISC	16	16	spartan-3	James Braker	752		4	3	100	##	v21.1	0.67	2.0	44.5	X	verilog	6	soc	Y	asm	N	64K	64K	Y	22	15	2003	2004		RISC with several load/store modes				
avr-cpu	https://github.com/SteveTeal/avr-cpu	stable	Sung Hoon Choi	AVR	8	16	12-3e	James Braker													A	vhdl	35	avr_cpu	Y	asm	N	64K	128K	Y	72	32	2019		https://en.wikipedia.org/wiki/AVR_CPU	neural network microprocessor, specialized registers		
jane_n	https://github.com/SteveTeal/jane_n	stable	Suresh Devanathan	RISC	4	8	intex-7-3	James Braker	723					178	##	v21.1	0.33	1.0	81.4	X	vhdl	3	Processor Y	Y	asm	N	4K	4K	N	25		2002			course project, bidir mem data	for XC9572 CPLD, large # of latches		
mano_machine	https://github.com/SteveTeal/mano_machine	stable	Susam Pal	RISC	4	8	intex-7-3	James Braker	364												A	vhdl	5	microproc	Y	asm	N	Y	256	256	Y	16	4	2005	2016	https://en.wikipedia.org/wiki/Mano_Machine	one of several implementations	AKA Mano Machine, LPM macros
myrisc1	https://github.com/SteveTeal/myrisc1	stable	Susam Pal	RISC	8	8															A	vhdl	5	microproc	Y	asm	N	Y	256	256	Y	16	4	2005	2016	https://en.wikipedia.org/wiki/Myrisc1	RISC-V out-of-order superscalar proc	several families each with options
arcv_rnd	https://github.com/SteveTeal/arcv_rnd	stable	Susumu Mashimo	risc-v	32	32	ymq	Susumu Mashimo	28166					90	##	v21.1	1.00	1.0	3.2						Y	Yes	N	4G	4G	Y		32	2020			part of Amplify documentation		
eight_bit_uc	https://www.synthcore.com/	stable	Synopsis	RISC	12	12	intex-7-3	James Braker													A	vhdl	10	eight_bit_uc	Y	asm	N	4G	4G	Y	2K	Y	32	2000	2000	https://www.synthcore.com/	RISC-V out-of-order superscalar proc	can be synthesized for small FPGAs
riscv_scr1	https://github.com/SteveTeal/riscv_scr1	stable	Syntacore	risc-v	32	32	aria-2	James Braker																	Y	Yes	N	4G	4G	Y		32	2017	2018	http://syntacore.com/	part of Amplify documentation		
riscv_scr1	https://github.com/SteveTeal/riscv_scr1	stable	Syntacore	risc-v	32	32																			Y	Yes	N	4G	4G	Y		32	2017	2021	http://syntacore.com/			
pdp2011	http://pdp2011.org/	stable	Sytsen van Slooten	PDP11	16	16	intex-7-3	James Braker	5060		6	1	205	##	v21.1	0.67	2.0	13.6	AX	Y	vhdl	3	cpu	Y	Yes	Y	N	64K	64K	Y	70	13	8	2008	2019	http://pdp2011.org/	SoC, build files for A&B boards	complete impl including orig IO devices
prawn	https://github.com/SteveTeal/prawn	errors	Tadatoshii Ishii	accum	8	8	spartan-3	James Braker													A	vhdl	2	prawn	Y	asm	N	4K	4K	Y			1992			reduced version of parwan from VHDL: Analysis and Modeling of Digital Systems, 199		
yacc	https://github.com/SteveTeal/yacc	stable	Tak Sugawara	MIPS	32	32	intex-7-3	James Braker	2220		6	6									AX	verilog	10	yacc2	Y	Yes	N	4G	4G	Y		32	5	2005	2009		derived from, but independent of pla	YACC Yet Another CPU CPU
mis1032	https://github.com/SteveTeal/mis1032	stable	Takahiro Ito	RISC	32	32	aria-2	James Braker	10801		4	125	98	##	v21.1	1.00	1.0	9.1						Y	Yes	N	4G	4G	Y		64	2014			mis1032 uP: embedded version			
mis1032	https://github.com/SteveTeal/mis1032	stable	Takahiro Ito	RISC	32	32	aria-2	James Braker	10801		4	125	98	##	v21.1	1.00	1.0	9.1						Y	Yes	N	4G	4G	Y		64	2014			mis1032 uP: out of order version	missing cache, 16memory, 512bit v		
mis1032	https://github.com/SteveTeal/mis1032	stable	Takahiro Ito	RISC	32	32	yclone-3	James Braker	32351		4	138	32	##	v21.1	1.00	1.0	1.0						Y	Yes	N	4G	4G	Y		64	2015			mis1032 uP: in-order version	high pin count		
mbitile	https://github.com/SteveTeal/mbitile	beta	Tanner Kraneburg	uBlaze	32	32	intex-7-3	James Braker	941		6	2	227	##	v21.1	1.00	1.0	240.9	AX	vhdl	18	core_wb	Y	asm	N	4G	4G	Y	86	32	2009	2017		not all instructions implemented	moved everything to work library			
riscv_wolv-2	https://github.com/SteveTeal/riscv_wolv-2	stable	Taner Ozkür	risc-v	32	32															AX	system	48	cpu	Y	Yes	Y	4G	4G	Y		32	2023		https://github.com/SteveTeal/riscv_wolv-2	SP & DP flt-pt in VHDL & Sys Verilog	branch target address cache with bimodal bran	
ReLM-PoC	https://github.com/SteveTeal/ReLM-PoC	stable	Tanuma Hideki	accum	32	5	intex-7-3	James Braker													A	verilog	5	reilmv	Y	asm	N	4G	4G	Y	32		2024			unusual accumulator ISA: ways to change meaning of 32-bit operand		
forth_kf532	https://github.com/SteveTeal/forth_kf532	stable	Tarasov Ilya	forth	32	6	intex-7-3	James Braker	1719		6	4	4	172	##	v21.1	1.00	1.0	100.3	X	vhdl	1	kf532	N	N	Y	1K	16K	Y			2013	2013		no trace of source code on web			
mc051	http://www.microware.com/	stable	Ted Fried	8051	8	8	artix-7-3	Ted Fried	312		6	2	180	##	v21.1	0.33	4.0	23.8	X	verilog	3	mc051_TG	Y	Yes	N	64K	64K	Y			2016	2021	https://github.com/SteveTeal/mc051	micro-coded, cycle exact	excellent micro-coding LUT counts			
mc051	http://www.microware.com/	stable	Ted Fried	8051	8	8	artix-7-3	Ted Fried	252		6	2	196	##	v21.1	0.33	4.0	64.6	X	verilog	1	mc051	Y	Yes	N	64K	64K	Y			2017	2021	https://github.com/SteveTeal/mc051	micro-coded, cycle exact	excellent micro-coding LUT counts			
mc065	http://www.microware.com/	stable	Ted Fried	8051	8	8	intex-7-3	James Braker	326		6	2	196	##	v21.1	0.33	4.0	49.6	X	verilog	1	mc065	Y	Yes	N	64K	64K	Y			2017	2021	http://www.microware.com/	micro-coded, cycle exact	excellent micro-coding LUT counts			
mc086	http://www.microware.com/	stable	Ted Fried	8051																																		

[illegible]

127 # usable(beta, stable or m	26	116	266	blank	678	646	63	477 verilog	454	non-blank	798	94	694	41	31
52 "B" or "X" of limited interest		1104	844					asm	171	Web page DMIPS p	www.pembc.org/coremark/index.php				
MIPS/MHz Pro-rating for data size:			80	zu-3e				sys verilog	82	forth	14	DMIPS per clock for many microprocessors:	http://en.wikipedia.org/wiki/instructions_per_second		
1-bit	0.04	16-bit	0.67	64-bit	2.00			proprietary	38						
4-bit	0.17	24-bit	0.80	Silicon Area equivalents 6LUT or ALUT ~ 1.5 4LUT											
8-bit	0.33	32-bit	1.00	LUTS/DSP48	16:1			scala	19						
12-bit	0.40	48-bit	1.50	LUTS/Block RAM	32:1			schematic	32						
								vhdl, verilog	19						

719 Unique folders in this sheet

77	_paper_only
60	educational
25	_weak_start
8	_up_cores
27	in limbo
10	planning
76	simulation
573	main+sim
497	net main
644	total

417	VHDL
450	Verilog
82	System Verilog
17	Spinal/Scala
19	VHDL, Verilog
3	MyHDL
36	proprietary
14	other
29	Schematics
####	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs)
385 designs with best FOM (likely true measure of # of usable designs)