

url_all_soft folder	opencores or primary link	status	author	style/ clone	year first	FPGA	report ter	com ents	LUTs ALU12	DFF	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ver don	src code	#src file	top file	tool cha	fltg pt	h nav	max dat	max inst	byte adrs	# mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments
------------------------	------------------------------	--------	--------	-----------------	---------------	------	---------------	-------------	---------------	-----	---------------	------------	----------	------	-------------	---------------	---------------	--------------	------------	-------------	--------------	-------------	-------------	------------	----------	------------	-------------	--------------	----------	----------	----------	---------------	---------------	-----------------------	-------------	----------

Small soft core up inventory

©2025 James Brakefield

Opencore and other soft core processors

8051	https://opencore.org/8051/	alpha	Simon Teran, Jakas	8051	8	8	kintex-7	James	tunec	1744	617	6	1	111	##	14.7	0.33	4.0	5.3	ALX	verilog	32	oc8051.td	Y	yes	N	64K	64K	Y				2001	2016		8051 core includes several on-chip peripherals, like timers and counters			
8051	https://opencore.org/8051/	alpha	Simon Teran, Jakas	8051	8	8	zu-3e	James	area	1424	645	6		242	##	v2.11	0.33	4.0	14.0	ALX	verilog	32	oc8051.td	Y	yes	N	64K	64K	Y				2001	2016		8051 core includes several on-chip peripherals, like timers and counters			
16bit_processes	https://github.com/centilab/16bit_processes	open	Md Baduzzaman Pran	MIPS	16	16																												course project, schematics only	simple up with well done schematics				
16bit_relay	https://relaislab.com/16bit_relay	WIP	Peter Prikasny	accum	16	16																												Excel macro simulator; imm. abs & indirect adr					
16bit_up	https://github.com/arnjan/16bit_up	alpha	Arman Nijjar	risc	16	16	arria-2	James	Unable to create vivad						##	v2.32	0.67	1.0		X	vhdl	21	system	Y	asm	N	8K	8K	N	16	3		2021	2021		'std-16 bit, 8 reg RISC, course project	uses latches? Primitive RTL		
16bit-verilog	https://github.com/vprab/16bit_verilog	alpha	Vinay Prabhu	accum	32	16	artix-7	James	verilog error						##	v2.32	1.00	2.0	1.7	A	verilog	17	cpu	Y	N	Y	2K	N	16	3		2019			educational, distinct from previous 1d	combinatorial multiply and divide			
16bit_vhdl	https://github.com/vprab/16bit_vhdl	alpha	Vinay Prabhu	accum	32	16	artix-7	James	incomplete port map						##	v2.32	1.00	2.0			vhdl	16	processor	Y	N	Y	64K	64K	N	12	3	2018			did both VHDL & verilog, different ISAs				
1802-pico-basi	https://github.com/beta/1802-pico-basi	beta	Steve Teal	1802	8	8	zu-3e	James	area	0	247	136	6	2	427	##	v2.11	0.33	12.0	47.6	LX	verilog	6	pico_basi	Y	yes	N	64K	64K	Y	52	16	2016	2016		VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, interrupts & DMA not imple		
24bit_up	https://github.com/alpha/24bit_up	alpha	Harshal Mittal	RISC	24	24	zu-3e	James	area	0	3535	2166	6	1	187	##	v2.11	0.80	1.0	42.2	X	verilog	17	processor	Y	yes	N	16M	16M	N	17	32	2019	2019		basic 24-bit RISC, course work	big Diff count, multiple writes to register file		
32-bit_MIPS	https://sourcefire.com/32-bit_MIPS	beta	Cairo University	MIPS	32	32	zu-3e	James	very slow synthesis					1	100	##	v2.11	1.00	1.0			vhdl	18	mips_mod	Y	yes	N	4G	4G	Y	32	2011	2018		very basic	stopped run in synthesis			
495_cpu	https://github.com/Tristram/495_cpu	beta	Brian Cheng	6809	8	8	arria-2	James	Brakef	1680					145	##	q18.0	0.33	3.0	9.5	ALX	B	verilog	5	MC6809	Y	yes	N	64K	64K	Y	44	13	8	2012	2015		6309 op-codes not implemented	
6809_6309	https://opencore.org/6809_6309	beta	Alejandro Paz Schmidt	6809	8	8	kintex-7	James	Brakef	1996	370	6		175	##	14.7	0.33	3.0	9.7	ALX	B	verilog	5	MC6809	Y	yes	N	64K	64K	Y	44	13	8	2012	2015		6309 op-codes not implemented		
6809_6309	https://opencore.org/6809_6309	beta	Alejandro Paz Schmidt	6809	8	8	stratix-5	James	Brakef	1711				133	##	q14.0	0.33	3.0	8.6	ALX	B	verilog	5	MC6809	Y	yes	N	64K	64K	Y	44	13	8	2012	2015		6309 op-codes not implemented		
6809_6309	https://opencore.org/6809_6309	beta	Alejandro Paz Schmidt	6809	8	8	spartan-7	James	viadv	1592	366	6		100	##	v2.32	0.33	3.0	6.9	ALX	B	verilog	5	MC6809	Y	yes	N	64K	64K	Y				2012	2015		6309 op-codes not implemented	does not match timing results of zynq+	
6809_6309	https://opencore.org/6809_6309	beta	Alejandro Paz Schmidt	6809	8	8	zu-3e	James	viadv	1656	367	6		185	##	v2.32	0.33	3.0	12.3	ALX	B	verilog	5	MC6809	Y	yes	N	64K	64K	Y				2012	2015		6309 op-codes not implemented	does not match timing results of zynq+	
6809_6309	https://opencore.org/6809_6309	beta	Alejandro Paz Schmidt	6809	8	8	zu-3e	James	viadv	1716	367	6		370	##	v2.11	0.33	3.0	23.7	ALX	B	verilog	5	MC6809	Y	yes	N	64K	64K	Y				2012	2015		6309 op-codes not implemented	does not match timing results of zynq+	
6809_6309	https://opencore.org/6809_6309	beta	Alejandro Paz Schmidt	6809	8	8	zu-3e	James	viadv	1595	367	6		200	##	v2.32	0.33	3.0	13.8	ALX	B	verilog	5	MC6809	Y	yes	N	64K	64K	Y				2012	2015		6309 op-codes not implemented	does not match timing results of zynq+	
68b05	https://github.com/68b05/68b05	stable	Ulrich Riedel	6805	8	8	kintex-7	James	Brakef	1112				300	##	14.7	0.33	4.0	22.2	X	vhdl	1	6805	Y	yes	N	64K	64K	Y				2007	2009					
68b05	https://github.com/68b05/68b05	stable	Ulrich Riedel	6805	8	8	zu-3e	James	viadv	1106	117	6		485	##	v2.11	0.33	4.0	36.2	X	vhdl	1	6805	Y	yes	N	64K	64K	Y				2007	2009					
68b08	https://opencore.org/68b08	stable	Ulrich Riedel	6808	8	8	kintex-7	James	Brakef	2290				6	101	##	14.7	0.33	4.0	3.6	X	vhdl	1	x8b0u8	Y	yes	N	64K	64K	Y				2007	2009				
68b08	https://opencore.org/68b08	stable	Ulrich Riedel	6808	8	8	zu-3e	James	viadv	1875	128	6		164	##	v2.11	0.33	4.0	7.2	X	vhdl	1	x8b0u8	Y	yes	N	64K	64K	Y				2007	2009					
8bit_chapman	http://www.ecw.net/8bit_chapman	beta	Rob Chapman, Steven	f0rth	8	8	kintex-7	James	Brakef	176	64	6		131	##	14.7	0.33	1.0	245.5	ALX	vhdl	10	stack_pro	Y	N	256	256	Y	24			1998	1998						
8bit_chapman	http://www.ecw.net/8bit_chapman	beta	Rob Chapman, Steven	f0rth	8	8	zu-3e	James	viadv	132	63	6		305	##	v2.11	0.33	1.0	76.2	ALX	vhdl	10	stack_pro	Y	N	256	256	Y	24			1998	1998						
8bit_piped_prd	https://opencore.org/8bit_piped_prd	stable	Maheesh Sukhdeo Palvi	RISC	8	16	kintex-7	James	swapp	1049				1	370	##	14.7	0.33	1.0	162.4	X	verilog	28	top	Y				20	16	2013	2017							
8bit_piped_prd	https://opencore.org/8bit_piped_prd	stable	Maheesh Sukhdeo Palvi	RISC	8	16	zu-3e	James	viadv	1500	1822	6		1	500	##	v2.11	0.33	1.0	110.0	X	verilog	28	top	Y				20	16	2013	2017							
8bit-verilog_mcu	https://www.altera.com/8bit-verilog_mcu	stable	Josh Friend	accum	8	8	zu-2e	James	timms	352				1	500	##	v2.01	0.33	2.0	210.5	X	verilog	21	cpu	Y				512	512	Y	16		2013	2012		for class project, small data stack	PB clock, students to add features	
a_f0rny_up	https://www.altera.com/a_f0rny_up	stable	Simon Moore, Frankie	RISC	32	32	arria-5	James	tiny Li	35				1	62	##	q18.0	0.67	1.0		A	verilog	1	TinyCom	Y	asm	N	Y	1K	1K	N	13	128	2007	2011				
a2z	https://hackage.haskell.org/a2z	errors		RISC	16	24	cyclone-4	James	Brakef	1524			4	1	62	##	q17.0	0.67	1.0	27.4	A	verilog	1	a2z	Y										2016	2018			
a2z	https://hackage.haskell.org/a2z	errors		RISC	16	24	kintex-7	James	replace Altera RAM wi								14.7	0.67	1.0		A	verilog	1	a2z	Y										2016	2018			
aap	https://github.com/aap/aap	stable	Simon Cook	RISC	16	16	arria-2	James	Brakef	7193				393	##	q18.0	0.67	1.0	36.6	A	verilog	7	de0_nano	Y	yes	Y	64K	16M	Y				64		2015	2016			
aap	https://github.com/aap/aap	stable	Simon Cook	RISC	16	16	cyclone-4	James	Brakef	10630				306	##	q18.0	0.67	1.0	19.3	A	verilog	7	de0_nano	Y	yes	Y	64K	16M	Y				64		2015	2016			
acc	https://opencore.org/acc	stable	Juan Gonzalez-Gomez	accum	15	15	kintex-7	James	rom &	89	96	6		1	227	##	14.7	0.67	2.0	855.5	AX	verilog	1	acc2	Y	yes	N	4K	4K						2016	2016			
ae18	https://opencore.org/ae18	beta	Shawn Tan	PIC18	8	16	arria-2	James	Brakef	1084			1	207	##	q13.1	0.33	1.0	61.3	ALX	verilog	1	ae18_core	Y	yes	N	Y	4K	1M					2003	2009				
ae18	https://opencore.org/ae18	beta	Shawn Tan	PIC18	8	16	zu-3e	James	viadv	954	501	6		208	##	v2.11	0.33	1.0	12.1	ALX	verilog	1	ae18_core	Y	yes	N	Y	4K	1M					2003	2009				
aeMB	https://github.com/aeMB/aeMB	beta	Shawn Tan	uBlaize	32	32	uBlaize	32	32	131				3	131	##	14.7	0.17	1.0	128.5	ALX	verilog	7	aeMB_col	Y	yes	N	4G	4G	Y				2004	2009				
aeMB	https://github.com/aeMB/aeMB	beta	Shawn Tan	uBlaize	32	32	zu-3e	James	Brakef	997	434	6	3	250	##	v2.11	0.33	1.0	250.8	ALX	verilog	7	aeMB_col	Y</															

up_all_soft folder	opencores or primary link	status	author	style / clone	year	inst size	FPGA	report text	com ments	LUTs RAM	DFH	LUT? LUT	bits ram	F max	date	tool ver	MIPS inst	clks/ inst	KIPS /LUT	ven dor	src code	src file	top file	tool chain	flg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e ass	start year	last revis	secondary web link	note worthy	comments		
arm_rusan	https://github.com/Dn505	rusan	arm	32	32	zu-3e	James	LUT R2	3563	6		147	##	v21.1	1.00	1.0	41.2			system veril	ARM_Sing	Y	yes	Y	4G	4G	Y			16		2019			From "Digital design and computer ar	multi-cycle		
armv2a_vlsi	https://github.com/Syatt1	Samy Attal	arm	32	32	spartan7	James	multit	1069	778	6		86	##	v23.2	1.00	1.5	53.8	X		vhdl	21 arm	core	Y	yes	N	Y	4G	4G	Y	27	3	2022			ASIC project, has vcc & vss connector	original ARM/Arcom, external caches	
armvlu	https://opencores.org/view	Jonathan Masur	arm	32	32	zu-3e	James	altera primitives					##	v21.1	1.00	1.0			A	vhdl	32 cpu	Y	yes	Y	4G	4G	Y	80	16	2014			ARMv3 ISA, clones early ARM processors in functionality					
arm9-soft-cpu	https://github.com/riscv1t	Li Xinbing	ARM9	32	32	zu-3e	James	Brakef	1807	736	6		357	##	v21.1	1.00	1.0	197.6			verilog	4 riscite_m	Y	yes	Y	4G	4G	Y			2020			ARMv4-compatible CPU core	no mult, interrupts or reg banks			
arm9-soft-cpu	https://github.com/riscv1t	Li Xinbing	ARM9	32	32	zu-3e	James	Brakef	2098	778	6	4	238	##	v21.1	1.00	1.0	113.5			verilog	4 riscite_m	Y	yes	Y	4G	4G	Y			2020			ARMv4-compatible CPU core	no interrupts or reg banks			
arm9-soft-cpu	https://github.com/riscv1t	Li Xinbing	ARM9	32	32	zu-3e	James	Brakef	3914	1257	6	4	167	##	v21.1	1.00	1.0	42.6			verilog	4 arm9_con	Y	yes	Y	4G	4G	Y			2020			ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz			
arm-cpu	https://github.com/navidu	Navid Adelpour	ARM	64	32																verilog	24 cpu	Y	yes	N	4G	4G	Y		32	2018	2018			both single cycle & pipelined versions	64-bit registers & memory interface		
armv8_uarch	https://github.com/grantwilk	Grant Wilk	ARMv8	32	32	zu-3e	James	Brakef	2860	4		ARMv8	50	##	v21.0	1.00	1.0	17.5	A		vhdl	18 N	Y	yes	N	4G	4G	Y		16	2020			custom uarch for the ARMv4 ISA on a	course work, top level is schematic			
armv8_uarch	https://github.com/grantwilk	Grant Wilk	ARMv8	32	32	zu-3e	James	Brakef	2860	4		ARMv8	50	##	v21.0	1.00	1.0	17.5	A		vhdl	18 N	Y	yes	N	4G	4G	Y		16	2020			custom uarch for the ARMv4 ISA on a	course work, top level is schematic			
armv5-cpu	https://github.com/takaho	hooray	arm	32	32	spartan7	James	does not synthesize, removed sync reset					##	v24.1	1.00	1.0			X	system	48 top	Y	yes	N	4G	4G	Y			2021			ARMv5 single-cycle processor	reg file: 2 we's, 4 read ports, refs Harris & Harri				
artemis	https://github.com/solded	Sudharshan Sundaram	RISC	16	16	zu-3e	James	incomplete source code					##	v21.1	1.00	1.0				verilog	9 main test	Y	asm	N			N	18	8	2018	2020		https://www.you	simple, educational up with decent vi	vivado project			
artiq	https://m-labs.hk/experim	Sébastien Bourdeauducq	riscv	32	32															X	Y	rusthdi	Y	yes	N	4G	4G	Y			2016	2025		https://github.com	ctrl sys 4 quantum info experiments	rust 2 verilog; vex-riscv, mor1kx & lm32 support		
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38	https://aallodoc.aalto.fi/	Lauri Isola	accum	32	32	zu-3e	James	xilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14 top	Y	asm	N	Y	16K	16K	N	31	4	2018	2021		https://www.kolu	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asip38																																						

up_all_soft folder	opencores or primary link	status	author	style/ clone	year	inst	FPGA	report	com ents	LUTs ALUT	DFF	LUT?	mult bits	ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	src file	top file	tool chain	flg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments	
choc16	https://github.com/Engels	engineersbox	arm	16	16	spartan-3	James Brakefer	681	6	1	83	##	v22.1	0.80	1.0	51.4	X	verilog	33	16	16	AX	B	vhdl	16	cd16e	N	128K	8M			8	2003	2003	http://web.archive.org/web/20030301/http://www.anycpu.org/	Spartan-3 block RAM	Digital schematic, VHDL & verilog	
cd16	http://anycpu.org/	stable	Brad Eckert	forth	16	16	spartan-3	James Brakefer	681	4	31	##	v22.1	0.67	2.0	16.9	AX	B	vhdl	16	16	AX	B	vhdl	16	cd16e	N	128K	8M			8	2003	2003	http://web.archive.org/web/20030301/http://www.anycpu.org/	Spartan-3 block RAM	bare core	
cd16	http://anycpu.org/	stable	Brad Eckert	forth	16	16	spartan-3	James Brakefer	618	4	31	##	v22.1	0.67	2.0	16.9	AX	B	vhdl	16	16	AX	B	vhdl	16	cd16e	N	128K	8M			8	2003	2003	http://web.archive.org/web/20030301/http://www.anycpu.org/	Spartan-3 block RAM	includes stack RAMs & some inst RAM	
cdc160	https://github.com/jadelad	Jan Adelsbach	cdc160	12	12																																	
cfm	https://github.com/cbiffle	Cliff L. Biffle	forth	16	16																																	
chad	https://github.com/bradid	Brad Eckert	forth	18	18	atx7-1	James	1982	6	5	127	##	v21.1	0.80	1.0	51.4	X	verilog	33	16	16	AX	B	vhdl	16	cd16e	N	128K	8M			8	2003	2003	http://web.archive.org/web/20030301/http://www.anycpu.org/	Spartan-3 block RAM	includes stack RAMs & some inst RAM	
chad	https://github.com/bradid	Brad Eckert	forth	18	18	atx7-3	James	1972	6	3	196	##	v21.1	0.80	1.0	79.5	X	verilog	33	16	16	AX	B	vhdl	16	cd16e	N	128K	8M			8	2003	2003	http://web.archive.org/web/20030301/http://www.anycpu.org/	Spartan-3 block RAM	includes stack RAMs & some inst RAM	
chad	https://github.com/bradid	Brad Eckert	forth	18	18	atx7-3	James	1995	6	5	175	##	v21.1	0.80	1.0	70.4	X	verilog	33	16	16	AX	B	vhdl	16	cd16e	N	128K	8M			8	2003	2003	http://web.archive.org/web/20030301/http://www.anycpu.org/	Spartan-3 block RAM	includes stack RAMs & some inst RAM	
chad	https://github.com/bradid	Brad Eckert	forth	18	18	atx7-3	James	1995	6	5	175	##	v21.1	0.80	1.0	70.4	X	verilog	33	16	16	AX	B	vhdl	16	cd16e	N	128K	8M			8	2003	2003	http://web.archive.org/web/20030301/http://www.anycpu.org/	Spartan-3 block RAM	includes stack RAMs & some inst RAM	
chip_6502	http://www.aholme.co.uk	Andrew Holme	6502	8	8	spartan-7	James Brakefer	514	767	6	200	##	v23.2	0.33	4.0	32.1	X	Y	verilog	5	chip_6502	Y	Yes	N	64K	64K	Y	23	16	2016	2016	http://www.aholme.co.uk	cycle accurate generated from transis	also author of two Forth TTL machines				
chip8	https://github.com/bradid	Carsten Elton Sørensen	RISC	8	8	kintex-7	James	missing modules																														
classic_HP_cad	https://github.com/bradid	Brian Nemetz	asm	56	10	kintex-7	James Brakefer	1750	6	3	233	##	v14.7	0.17	10.0	2.2	X	Y	vhdl	15	classicHP	Y	Yes	N	30	4K	N	40	7	2012	2012	https://en.wikipedia.org/wiki/Verilog	Verilog implementation of the SuperC	processor & ROMs for HP-55, 45 & 35				
classic_mips	https://github.com/bradid	Xavier Yuhuan Liu	mips	32	32	artix-7	Xavier	some	2463	1289	6	##	v2017	1.00	1.0		X	Y	vhdl	30	top	Y	Yes	N	4G	4G	Y	32	5	2017	2024							
classy_core_1	https://github.com/classy	Andreas Schweizer	AVR	8	16	spartan-3	Andreas Schw	358	4	164	##	v14.7	0.33	1.0	151.2	X	Y	vhdl	8	top	Y	Yes	N	64K	128K	Y	72	32	2019	2019	https://blog.classy	adjust to some custom logic	Implementing a CPU in VHDL parts 1..3					
cmips	https://github.com/cmmature	Robert Hessel	MIPS	32	32	cyclone	Roberts Hew	6347	2596	4	22	##	v14.7	0.00	1.0	7.9	A	Y	vhdl	22	core	Y	Yes	N	4G	4G	Y	32	5	2017	2019	http://www.inf.uni	5-stage pipeline, MIPS32r2 core	Single-cycle & multi-cycle ARM up				
c-mt	http://www.c-mt.com	Sumit	RISC	16	16	spartan-3	James	willow	752	4	100	##	v14.7	0.00	1.0		X	Y	verilog	6	soc	brsm	N	N	64K	64K	Y	22	15	2003	2004							
cocob3fpga	https://github.com/cocob3fpga	Gary Becker	6809	8	8	spartan-7	James	Kent's	1536	195	6	78	##	v23.2	0.33	3.0	46.5	X	Y	verilog	39	cpu09_12	Y	Yes	N	64K	64K	Y	44	13	8	2007	2015	http://www.dave	uses John Kent's 6809 & adds color co	altera project with 6809 & 6502 up's		
cocob3fpga	https://github.com/cocob3fpga	Gary Becker	6809	8	8	spartan-7	James	Kent's	1536	195	6	78	##	v23.2	0.33	3.0	46.5	X	Y	verilog	39	cpu09_12	Y	Yes	N	64K	64K	Y	44	13	8	2007	2015	http://www.dave	uses John Kent's 6809 & adds color co	altera project with 6809 & 6502 up's		
cocon316_cpu	https://github.com/cocon316_cpu	G. K. Yvann Monny	RISC	32	32	kintex-7	James	does r	897	6	127	##	v14.7	1.00	3.0	47.0	X	Y	vhdl	8	cpu_dp	Y	Yes	N	32	32	N	20	32	2018	2018							
cole_c16	https://www.sc-beta.com	beta	RISC	16	16	spartan-6	James Brakefer	554	6	298	##	v14.7	0.67	7.0	51.4	X	Y	vhdl	1	core	Y	asm	N	64K	64K	N	20	8	2002	2012	https://blog.classy	(7) clks per inst, complete SOC	memory unit uses block RAM, iO ports pruned					
complete_8bt	https://www.ywq.com	stable	Van-Lei Le	8	8	kintex-7	James	modif	208	6	1	260	##	v14.7	0.33	3.0	137.5	X	Y	vhdl	6	computer	N	N	96	128	Y			2016	2016							
complete-arm	https://github.com/VedantRaval	Vedant Raval	arm	32	32	spartan-7	James	single cycle																														
complete-arm	https://github.com/VedantRaval	Vedant Raval	arm	32	32	spartan-7	James	single cycle #1																														
complete-arm	https://github.com/VedantRaval	Vedant Raval	arm	32	32	spartan-7	James	single cycle #2																														
cookie	https://github.com/pentopentole	pentole	risc	16	16																																	
copro6502	https://github.com/copro6502	David Banks	CISC	8	8	spatn6-9	ISE projects for each ci	6	1	16	33	##	v14.7	0.33	3.0	2.0	X	Y	vhdl	Verilog	PDP11.xis	Y	Yes	N	64K	64K	Y	70	13	8	2014	2019	https://startodot.org	65C102, Z80, 80286, 6809, PDP11, AF	19 iSE projects on 8uP, various clock speeds			
copro6502	https://github.com/copro6502	David Banks	CISC	8	8	spatn6-9	ISE projects for each ci	6	1	16	33	##	v14.7	0.33	3.0	2.0	X	Y	vhdl	Verilog	PDP11.xis	Y	Yes	N	64K	64K	Y	70	13	8	2014	2019	https://startodot.org	65C102, Z80, 80286, 6809, PDP11, AF	19 iSE projects on 8uP, various clock speeds			
copro6502	https://github.com/copro6502	David Banks	CISC	8	8	spatn6-9	ISE projects for each ci	6	1	16	33	##	v14.7	0.33	3.0	2.0	X	Y	vhdl	Verilog	PDP11.xis	Y	Yes	N	64K	64K	Y	70	13	8	2014	2019	https://startodot.org	65C102, Z80, 80286, 6809, PDP11, AF	19 iSE projects on 8uP, various clock speeds			
copro6502	https://github.com/copro6502	David Banks	CISC	8	8	spatn6-9	ISE projects for each ci	6	1	16	33	##	v14.7	0.33	3.0	2.0	X	Y	vhdl	Verilog	PDP11.xis	Y	Yes	N	64K	64K	Y	70	13	8	2014	2019	https://startodot.org	65C102, Z80, 80286, 6809, PDP11, AF	19 iSE projects on 8uP, various clock speeds			
copro6502	https://github.com/copro6502	David Banks	CISC	8	8	spatn6-9	ISE projects for each ci	6	1	16	33	##	v14.7	0.33	3.0	2.0	X	Y	vhdl	Verilog	PDP11.xis	Y	Yes	N	64K	64K	Y	70	13	8	2014	2019	https://startodot.org	65C102, Z80, 80286, 6809, PDP11, AF	19 iSE projects on 8uP, various clock speeds			
copro6502	https://github.com/copro6502	David Banks	CISC	8	8	spatn6-9	ISE projects for each ci	6	1	16	33	##	v14.7	0.33	3.0	2.0	X	Y	vhdl	Verilog	PDP11.xis	Y	Yes	N	64K	64K	Y	70	13	8	2014	2019	https://startodot.org	65C102, Z80, 80286, 6809, PDP11, AF	19 iSE projects on 8uP, various clock speeds			
copro6502	https://github.com/copro6502	David Banks	CISC	8	8	spatn6-9	ISE projects for each ci	6	1	16	33	##	v14.7	0.33	3.0	2.0	X	Y	vhdl	Verilog	PDP11.xis	Y	Yes	N	64K	64K	Y	70	13	8	2014	2019	https://startodot.org	65C102, Z80, 80286, 6809, PDP11, AF	19 iSE projects on 8uP, various clock speeds			
copro6502	https://github.com/copro6502	David Banks	CISC	8	8	spatn6-9	ISE projects for each ci	6	1	16	33	##	v14.7	0.33	3.0	2.0	X	Y	vhdl	Verilog	PDP11.xis	Y	Yes	N	64K	64K	Y	70	13	8	2014	2019	https://startodot.org	65C102, Z80, 80286, 6809, PDP11, AF	19 iSE projects on 8uP, various clock speeds			
copro6502	https://github.com/copro6502	David Banks	CISC	8	8	spatn6-9	ISE projects for each ci	6	1	16	33	##	v14.7	0.33	3.0	2.0	X	Y	vhdl	Verilog	PDP11.xis	Y	Yes	N	64K	64K	Y	70	13	8	2014	2019	https://startodot.org	65C102, Z80, 80286, 6809, PDP11, AF	19 iSE projects on 8uP, various clock speeds			
copro6502	https://github.com/copro6502	David Banks	CISC	8	8	spatn6-9	ISE projects for each ci	6	1	16	33	##	v14.7	0.33	3.0	2.0	X	Y	vhdl	Verilog	PDP11.xis	Y	Yes	N	64K	64K	Y	70	13	8	2014	2019	https://startodot.org	65C102, Z80, 80286, 6809, PDP11, AF	19 iSE projects on 8uP, various clock speeds			
copro6502	https://github.com/copro6502	David Banks	CISC	8	8	spatn6-9	ISE projects for each ci	6	1	16	33	##	v14.7	0.33	3.0	2.0	X	Y	vhdl	Verilog	PDP11.xis	Y	Yes	N	64K	64K	Y	70	13	8	2014	2019	https://startodot.org	65C102, Z80, 80286, 6809, PDP11, AF	19 iSE projects on 8uP, various clock speeds			
copro6502	https://github.com/copro6502	David Banks	CISC	8	8	spatn6-9	ISE projects for each ci	6	1	16	33	##	v14.7	0.33	3.0	2.0	X	Y	vhdl	Verilog	PDP11.xis	Y	Yes	N	64K	64K	Y	70	13	8	2014	2019	https://startodot.org	65C102, Z80, 80286, 6809, PDP11, AF	19 iSE projects on 8uP, various clock speeds			
copro6502	https://github.com/copro6502	David Banks	CISC	8	8	spatn6-9	ISE projects for each ci	6	1	16	33	##	v14.7	0.33	3.0	2.0	X	Y	vhdl	Verilog	PDP11.xis	Y	Yes	N	64K	64K	Y	70	13	8	2014	2019	https://startodot.org	65C102, Z80, 80286, 6809, PDP11, AF	19 iSE projects on 8uP, various clock speeds			
copro6502	https://github.com/copro6502	David Banks	CISC	8	8	spatn6-9	ISE projects for each ci	6	1	16	33	##	v14.7	0.33	3.0	2.0	X	Y	vhdl	Verilog	PDP11.xis	Y	Yes	N	64K	64K	Y	70	13	8	2014	2019	https://startodot					

up_all_soft folder	opencores or primary link	status	author	style/ clone	year date	inst size	FPGA	report com	com ent	LUTs ALUT	DFF LUT	mult mults	blk ram	F date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ver don	src code	#src file	top file	tool cha	flg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments			
ds016	https://github.com/josejosejose	stable	Jose Tejada	dsp	16	16	cyclone5	Jose Tejada	2471	612	A	12				14.7	0.67	1.0	640.7	A	verilog	12	ds016	Y	asm	N	64K	64K	N	29	16	2020	2021		compatible with ATT WE DSP16	broken web link		
ds016v16	http://www.DTI	stable	Santiago de Pablo	DSP	16	16	kintex-7	James Braker	332							14.7	0.67	1.0		A	verilog	1	ds016v16	asm	N	Y	256	4K	40	16	2023	2024	www.1-core.com/	16 bit data memory, 24 bit regs				
ds0c2000	https://github.com/age23	stable	Adam Gastineau	accum	4	12										1.160	1.00	1.5	45.5	A	Y	system	54	cpu	N	N	N	N			2023	2023		Tamagotchi P1 for Analogue-Pocket/MISTER, based on Epson EC0200 uP				
EC16_on_ICE	https://github.com/Edgar	stable	Edgar Conzen	accum	16	16	ice40	Edgar Conzen	940	257	4	1	20			23.1	0.67	2.0	7.1	L	Y	vhdl	54	ec16_top	Y	asm	N	64K	64K	50		2023	2024		designed FPGA board, Lattice Radiant			
ec032	https://opencore	stable	Hellwing Geisse	RISC	32	32	kintex-7	James Braker	2339	6	1	160	##			14.7	1.00	1.5	45.5	ALX	Y	verilog	14	cpu	Y	yes	N	512M	256M	Y	61	32	2003	2022	https://github.com/homepages.thm.de	MIPS like, slow mul & div		
ec032f	https://opencore	stable	Hellwing Geisse	RISC	32	32	kintex-7	James Braker	3367	6	1	147	##			14.7	1.00	1.5	29.1	ALX	Y	verilog	24	ec032f	Y	yes	N	512M	256M	Y	61	32	2003	2022		Pipeline version of the ec032 CPU	cache & mmu	
edge	https://github.com/aleph	stable	Heisham AlMaltary	MIPS	32	32	spartan-6	James Braker	5345	6	7	1	8			14.7	1.00	1.0	1.5	X	Y	verilog	12	ec032f	Y	yes	N	512M	256M	Y	61	32	2014	2014		Edge Processor (MIPS)		
egpu	https://arsiv.org/pdf/240	stable	Martin Langhammer	risc	32	40	agilis	Langh on RTL	10697	#####	A	32	259	771		##	q22.4	0.67	1.0	576.6	A			edge	cpu	Y	yes	N	4G	4G	63	32	2024	2024	https://arxiv.org/pdf/240	800MHz in Agilis FPGA, word size and ISA configured for each task		
eight_bit_uc	https://github.com/robins	stable	Symptlicity	RISC	8	12	kintex-7	James Braker	1276	#####	A	32	259	771		##	q22.4	0.67	1.0	576.6	A			edge	cpu	Y	yes	N	4G	4G	63	32	2024	2024	https://arxiv.org/pdf/240	part of Amplify documentation		
eight32	https://github.com/robins	stable	Alastair M. Robinson	accum	32	8	cyclone-4	Alastair appro	1300		4					133	1.00	1.0	102.3	X	vhdl	17	eightthirty	Y	yes	N	500M	500M	Y	28	8	2019	2023	https://retroarm	5-bit op-code & 3-bit reg #	full tool set, see github page for ISA description		
ejfh_cpu	https://github.com/robins	stable	Edmund Horner	RISC	16	16	kintex-7	James Braker	928	6	1	2	196	##		14.7	0.67	1.0	141.6	X	verilog	17	machine	Y	yes	N	64K	64K	Y		16	2015	2015		see web archive for doc			
electronfpga	https://github.com/robins	stable	David Banks	6502	8	8														AX	Y	vhdl	Y	yes	N	64K	64K	Y			2014	2020	https://en.wikipedia	Acorn Electron ULA in various FPGAs	uses T65 core			
ensilica	http://www.ensilica.com	stable	ensilica.com	esi-3200	32	16	stratix-4	ensilica	2200		A					200	2.00	1.0	181.8	AX	Y	verilog	esi-3250	Y	yes	N	4G	4G	Y	104	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC
ensilica	http://www.ensilica.com	stable	ensilica.com	esi-3200	32	16	stratix-4	ensilica	1800		A					200	1.50	1.0	166.7	AX	Y	verilog	esi-3200	Y	yes	N	4G	4G	Y	104	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC
ensilica	http://www.ensilica.com	stable	ensilica.com	esi-1600	16	16	virtex-5	ensilica	1100		6					160	1.00	1.00	145.5	AX	Y	verilog	esi-1600	Y	yes	N	64K	64K	Y	92	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC
ensilica	http://www.ensilica.com	stable	ensilica.com	esi-1600	16	16	virtex-5	ensilica	1100		6					160	1.00	1.00	145.5	AX	Y	verilog	esi-1650	Y	yes	N	64K	64K	Y	92	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC
ep16	https://github.com/beta	stable	C.H. Ting	forth	16	16	kintex-7	James Braker	837		6					254	##	14.7	0.67	1.0	203.6	X	vhdl	5	ep16	Y	yes	N	32K	32K	N	32		2005	2012		PDF files	5-bit instructions
ep24	https://www.arnold	stable	C.H. Ting	forth	24	6	kintex-7	James Braker	1020	6	3	167	##			14.7	0.83	1.0	135.6	X	vhdl	1	ep24	Y	asm	N	N	N	N	4	27	2002	2002		room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz		
ep32	https://www.arnold	stable	C.H. Ting	forth	32	6	XP2	C.H. Ting	3368							ispL	1.00	1.0		L	proprietary								4	29	2007	2018	https://wiki.forth	kindle book & RTL available: EP32 RIS	RTL: \$25 from C.H. Ting			
ep32	https://github.com/robins	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
ep32	https://github.com/robins	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
ep8080	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
ep994a	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
ep994a/icy99	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
erisc	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
er8	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
er8	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
er8	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
er8	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
er8	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
er8	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
er8	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
er8	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
er8	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
er8	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
er8	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
er8	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
er8	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
er8	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
er8	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
er8	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	29			2012			has eForth binary & source		
er8	https://github.com/beta	stable	C.H. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	100	##			##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32														

up_all_soft folder	opencores or primary link	status	author	style/ clone	year	inst size	FPGA	report text	com ments	LUTs	DFH	LUT? /LUT	blk mults	F max	date	tool ver	MIPS /MIPS	clk/ inst	KIPS /LUT	ver code	src code	#src file	top file	tool chain	htg pt	max data	max inst	byte adrs	adr mod	# reg	pip e max	start year	last year	secondary web link	note worthy	comments		
i8051	https://github.com/tonygargis/i8051	stable	Tony Gargis	8051	8	8	spartan7	James see de	1960	1339	6	0.5	48	##	v24.1	0.33	4.0	2.0	X	vhdl	9	i8051 all	Y	yes	N	64K	64K	Y				1999	2016	https://ics.uci.edu	author has book & course	Embedded System Design: A Unified Hardware		
i8080-vhdl	https://github.com/brendan-fennell/i8080-vhdl	stable	Brendan Fennell	8080	8	8	intel7	James Braker	1508	308	6		124	##	14.7	0.33	8.0	3.4	X	vhdl	14	cpu8080	Y	yes	N	64K	64K	Y				2018			implemented invaders game			
x86up	https://github.com/ali-fallah/x86up	stable	Ali Fallah	x86	8	8	spartan3	James Braker	3132	529	4	1	12	98	##	14.7	0.67	4.0	5.2	X	Y	8	processor	Y	yes	N	512	64K	Y			7	2019			simple x86 with VGA, SD, uart	case stmnt, one branch per inst, xilinx IP	
ice_mk2	https://github.com/mario-hoffmann/ice_mk2	alpha	Mario Hoffmann	RISC	16	16		James ECPS primitives											L	verilog	8	top	Y	yes	N	4K	4K	N	16	16	2020			https://hackaday.io/project/174049-ice-cpu-mk-ii	variant of fpga4student			
IDEA	https://github.com/hui-yang-cheah/IDEA	stable	Hui Yan Cheah et al	RISC	16	32	virtex-6	Liun chuan	321		6	1	2	405		13.2	0.67	1.0	845.3	X	verilog	22	cpu_top	Y	yes	N	64K	64K	N	24	32	9	2011	2016		uses DSP slice in barrel mode for ALU	from GitHub, req'd NOPs lower actual results	
ignite_ptsc	https://github.com/george-shaw/ignite_ptsc	asic	George Shaw	forth	32	8													1.0		proprietary			N	4G	4G					1995	2002		Shbroom clone, fast ASIC with high cost	PTSC web site had full documentation			
lgor	https://github.com/lykkee/lgor	errors	Lykkee	lisp	32	8	kintex-7	James	missing files							14.7	0.33	1.0		X	vhdl	25	leval									2010	2010		IGOR - A microprogrammed LISP macro	two versions, spartan3 LUT4		
lrb-proc	https://github.com/preetam-pinnada/lrb-proc	stable	Preetam Pinnada	RISC	16	16														17	lrb_proc			N	128	1K						2014			convert project for EE224 @EE.ITB, To	very little doc, sizeable state machine		
inst_list_proc	https://github.com/maheesh-pinnada/inst_list_proc	stable	Maheesh Pinnada	RISC	32	15	kintex-7	James	using s	786						14.7	0.33	1.0	142.6	X	vhdl	34	top	Y	yes	N	4G	4G	Y			32	2020			https://www.youtube.com/watch?v=UANT_SpI-timer	pipelined, state machine	UART, SPI & timer included
instant-soc	https://github.com/jose-rulz/instant-soc	stable	Jose Rulz	MIPS	32	32	kintex-7	James Braker	1533							163	##	14.7	1.00	106.0	AX	vhdl	12	mips_soc	Y	yes	N	4G	4G	Y			32	2011	2018	https://github.com/jose-rulz/instant-soc	new version: moving to MIPS32r1	new version not ready, keeping old numbers
ion	https://github.com/doug-gilliland/ion	stable	Doug Gilliland	RISC	8	16	cyclone4	Doug Gilliland	271	76	4	2	50	##	0.33	4.0	15.2	A	Y	vhdl	51	cpu_top	Y	yes	N	4K	4K	Y	18	8	2021	2022	https://github.com/doug-gilliland/ion	I/O Processor with minimal instruction	full set of peripherals, 2022 version is huge			
io16b	https://github.com/fahad-siddiqui/io16b	stable	Fahad Siddiqui	risc	16	32	virtex-7	Fahad Siddiqui	484	447	6	1	1	372	##	0.80	1.0	614.9	X	verilog	31		Y	asm	N	64K	64K	30	32	5	2013	2023		16-bit RISC using DSP48	image processing, several publications			
ippro	https://github.com/fahad-siddiqui/ippro	stable	Fahad Siddiqui	accum	8	8														X	Y	3ematic	Y	yes	N	64K	64K	Y			10	2023	2024		In TTL with 6502 & Z80 ISA via ucode	includes audio & video out		
isetta	https://github.com/james-bowman/isetta	stable	James Bowman	forth	16	16	kintex-7	James Braker	335		6	1	180	##	14.7	0.80	1.0	431.0	X	vhdl	1	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/isetta	uCode inst, dual port block RAM	16 deep data & return stacks		
j1	https://github.com/james-bowman/j1	stable	James Bowman	forth	16	16	zu-2e	James area o	253		6	1	336	##	v20.1	0.80	1.0	1061	X	vhdl	1	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1	uCode inst, dual port block RAM	16 deep data & return stacks		
j1a	https://github.com/james-bowman/j1a	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	518		6		412	##	14.7	1.00	1.0	636.1	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1a	uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks		
j1a32	https://github.com/james-bowman/j1a32	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	930		6		358	##	14.7	1.00	1.0	384.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1a32	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks		
j1b	https://github.com/james-bowman/j1b	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	2612		6		302	##	14.7	1.00	1.0	115.5	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1b	uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks		
j1b-16	https://github.com/james-bowman/j1b-16	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1b-16	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1c	https://github.com/james-bowman/j1c	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1c	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1d	https://github.com/james-bowman/j1d	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1d	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1e	https://github.com/james-bowman/j1e	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1e	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1f	https://github.com/james-bowman/j1f	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1f	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1g	https://github.com/james-bowman/j1g	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1g	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1h	https://github.com/james-bowman/j1h	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1h	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1i	https://github.com/james-bowman/j1i	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1i	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1j	https://github.com/james-bowman/j1j	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1j	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1k	https://github.com/james-bowman/j1k	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1k	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1l	https://github.com/james-bowman/j1l	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1l	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1m	https://github.com/james-bowman/j1m	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1m	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1n	https://github.com/james-bowman/j1n	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1n	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1o	https://github.com/james-bowman/j1o	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1o	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1p	https://github.com/james-bowman/j1p	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1p	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1q	https://github.com/james-bowman/j1q	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1q	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1r	https://github.com/james-bowman/j1r	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1r	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1s	https://github.com/james-bowman/j1s	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1s	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1t	https://github.com/james-bowman/j1t	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1.00	1.0	22.4	X	verilog	3	j1	Y	forth	N	64K	64K	20			2	2006	2023	https://github.com/james-bowman/j1t	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
j1u	https://github.com/james-bowman/j1u	stable	James Bowman	forth	16	16	kintex-7	James DFF ex	1588		6		355	##	14.7	1																						

url_all_soft folder	opencores or primary link	status	author	style/ lang	year	bits	FPGA	report ter	com ents	LUTs ALUT	DFF	LUT? mults	blk ram	F date	tool ver	MIPS /inst	clk/ inst	KIPS /LUT	ven doc	src code	#src file	top file	tool chain	flg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e ass	start year	last rev	secondary web links	note worthy	comments			
m17	https://users.ece.cmu.edu/~knaflz/	asic	Philip Koopman	stack	2018	8	max10	Zakary Nafzger	3504	1058	4	56	106	106	##	q22.1	0.33	6.0	1.7	A	vhdl	27	m2cpu	Y	asm	N	64K	64K	Y	75	4	7	2016	2018	https://users.ece.cmu.edu/~knaflz/	chapter 4.3 in Koopman	6600 gate ASIC	
m2cpu	https://github.com/ZakNafzger/ZakNafzger	stable	Zakary Nafzger	cisc	32	8	max10	Zakary Nafzger	3504	1058	4	56	106	106	##	q22.1	0.33	6.0	1.7	A	vhdl	27	m2cpu	Y	asm	N	64K	64K	Y	75	4	7	2016	2018	https://users.ece.cmu.edu/~knaflz/	micro-coded 8-bitter with 75 instructions	Quantus project files, vga output	
m2632	https://opencore.org/	stable	Udo Moeller	stack	2020	32	8	max10	Zakary Nafzger	3504	1058	4	56	106	##	q22.1	0.33	6.0	1.7	A	vhdl	27	m2cpu	Y	asm	N	64K	64K	Y	75	4	7	2016	2018	https://opencore.org/	21.97 VAX Mips at 50MHz (Cyclone IV)		
m65	http://ip.arch.yale.edu/	stable	Naohiko Shimizu	stack	2002	8	max10	James Braker	483			110	110	110	##	q13.1	0.33	4.0	18.8	X	sfi & T	8	m65cpu	Y	yes	N	4K	4K	Y				2001	2002				
m65c02	https://github.com/m65c02/m65c02	mature	Michael Morris	stack	2002	8	max10	James Braker	466			118	118	118	##	q13.1	0.33	4.0	20.8	X	verilog	13	m65C02	Y	yes	N	64K	64K	Y				2013	2020	https://github.com/m65c02/m65c02	also a m65c02a version	micro-coded via F9408 soft sequencer	
m65C02a	https://github.com/m65c02/m65c02	stable	Michael Morris	stack	2002	8	max10	James Braker	466			118	118	118	##	q13.1	0.33	4.0	20.8	X	verilog	13	m65C02	Y	yes	N	64K	64K	Y				2013	2020	https://github.com/m65c02/m65c02	enhanced 8/16-bit version of 65C02	PDFs on his figthing for M65C02	
magic-1	http://www.hornetweb.org/	stable	Bill Buzbee	stack	2004	8	max10	James Braker	2760			6	4	5	245	##	q17.1	1.00	1.0	88.7	X	vhdl	12	MAIS soc	Y	yes	N	2M	2M	Y	256	5	7	2004	2014	http://hackaday.com/2014/07/27/magic-16-planning-200-ttl-chips/	TTL computer, 6809ish, schematics of register forwarding around ALU	magic-16 planning, 200 TTL chips
magic16	http://www.hornetweb.org/	stable	Bill Buzbee	stack	2004	8	max10	James Braker	2760			6	4	5	245	##	q17.1	1.00	1.0	88.7	X	vhdl	12	MAIS soc	Y	yes	N	2M	2M	Y	256	5	7	2004	2014	http://hackaday.com/2014/07/27/magic-16-planning-200-ttl-chips/	register forwarding around ALU	license req'd for commercial use
mangomips32	https://github.com/mangomips32/mangomips32	stable	Ricky Tino	stack	2013	32	max10	James Braker	7923	4802		6	4	100	##	v23.2	1.00	1.0	12.6		verilog	25	mangomips32	Y	yes	N	4G	4G	Y	100	32	5	2019	2023	https://github.com/mangomips32/mangomips32	cache support, runs linux	very percie specs, 100MHz on Artix-7	
manik	https://www.dtu.dk/	stable	Sandeep Dytta	stack	2006	32	max10	James Braker	7923	4802		6	4	100	##	v23.2	1.00	1.0	12.6		verilog	25	mangomips32	Y	yes	N	4G	4G	Y	100	32	5	2019	2023	https://github.com/mangomips32/mangomips32	optional data & inst caches	supports Xilinx, Altera, Actel, Lattice; broken w/	
mano_machine	https://github.com/mano_machine/mano_machine	stable	Susam Pal	stack	2006	32	max10	James Braker	7923	4802		6	4	100	##	v23.2	1.00	1.0	12.6		verilog	25	mangomips32	Y	yes	N	4K	4K	Y	25	16	2002	2006	https://en.wikipedia.org/wiki/Microprocessor	course project, bidir mem data	for XC9572 CPLD, large # of latches		
mano-comput	https://github.com/mano-comput/mano-comput	stable	Amin Alari	stack	2020	16	max10	James Braker	1763			332	60	6	71	##	v23.2	0.67	1.0	144.1		vhdl	19	sayeh	Y	yes	N	4K	4K	Y	25	16	2020	2020	https://en.wikipedia.org/wiki/Microprocessor	Mano up implementation, course project	different use of sayeh: simple & yet enough	
marca	https://opencore.org/	stable	Wolfgang Puffitsch	stack	2007	16	max10	James Braker	1763			332	60	6	71	##	v23.2	0.67	1.0	144.1		vhdl	19	sayeh	Y	yes	N	4K	4K	Y	25	16	2020	2020	https://en.wikipedia.org/wiki/Microprocessor	serial multiply & divide	clks/inst is approx	
mark_ii	https://github.com/VladislavMlejnecky/mark_ii	stable	Vladislav Mlejnecky	stack	2018	32	max10	James Braker	1763			332	60	6	71	##	v23.2	0.67	1.0	144.1		vhdl	19	sayeh	Y	yes	N	4K	4K	Y	25	16	2020	2020	https://en.wikipedia.org/wiki/Microprocessor	system on chip written in VHDL	custom PCB with MAX10	
mark-1	http://www.aholme.co.uk/	stable	Andrew Holme	stack	2003	8	max10	James Braker	1763			332	60	6	71	##	v23.2	0.67	1.0	144.1		vhdl	19	sayeh	Y	yes	N	4K	4K	Y	25	16	2020	2020	https://en.wikipedia.org/wiki/Microprocessor	TTL forth up	cloned by Vladislav Mlejnecky see mark_ii	
mark-2	http://www.aholme.co.uk/	stable	Andrew Holme	stack	2003	8	max10	James Braker	1763			332	60	6	71	##	v23.2	0.67	1.0	144.1		vhdl	19	sayeh	Y	yes	N	4K	4K	Y	25	16	2020	2020	https://en.wikipedia.org/wiki/Microprocessor	TTL forth up	cloned by Vladislav Mlejnecky see mark_ii	
maxicore32	https://github.com/maxicore32/maxicore32	stable	Lawrence Manning	stack	2012	32	max10	James Braker	1165	209	6	2	83	83	##	v23.2	0.50	1.0	35.8	LX	verilog	42	maxicore32	Y	asm	N	4G	4G	Y	12	16	2	2012	2024	https://github.com/maxicore32/maxicore32	standard risc	minimal ISA	
mb-lite	https://opencore.org/	stable	Tamar Kranenburg	stack	2009	32	max10	James Braker	941			6	2	227	##	v23.2	0.50	1.0	240.9	AX	vhdl	18	core_wb	Y	yes	N	4G	4G	Y	86	32	2009	2017	https://github.com/mb-lite/mb-lite	not all instructions implemented	moved everything to work library		
mb-lite_plus	http://www.lati.com/	stable	Huib Ariens	stack	2012	32	max10	James Braker	941			6	2	227	##	v23.2	0.50	1.0	240.9	AX	vhdl	18	core_wb	Y	yes	N	4G	4G	Y	86	32	2009	2017	https://github.com/mb-lite/mb-lite	Delft Un. Of Tech. course work	use inferred RAM		
mc1	https://github.com/mc1/mc1	stable	Marcus Geelnaar	stack	2009	32	max10	James Braker	941			6	2	227	##	v23.2	0.50	1.0	240.9	AX	vhdl	18	core_wb	Y	yes	N	4G	4G	Y	86	32	2009	2017	https://github.com/mb-lite/mb-lite	based on SystemF and System01 by John E. Kent	translated CPU core from VHDL to		
mc6803	https://opencore.org/	stable	Dukov	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N	64K	64K	Y				1999					
mc6809	https://opencore.org/	stable	Greg Miller	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N	64K	64K	Y				1999					
mc6809e	https://opencore.org/	stable	Greg Miller	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N	64K	64K	Y				1999					
mc6809e	https://opencore.org/	stable	Greg Miller	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N	64K	64K	Y				1999					
mc6809e	https://opencore.org/	stable	Greg Miller	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N	64K	64K	Y				1999					
mc6809e	https://opencore.org/	stable	Greg Miller	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N	64K	64K	Y				1999					
mc6809e	https://opencore.org/	stable	Greg Miller	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N	64K	64K	Y				1999					
mc6809e	https://opencore.org/	stable	Greg Miller	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N	64K	64K	Y				1999					
mc6809e	https://opencore.org/	stable	Greg Miller	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N	64K	64K	Y				1999					
mc6809e	https://opencore.org/	stable	Greg Miller	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N	64K	64K	Y				1999					
mc6809e	https://opencore.org/	stable	Greg Miller	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N	64K	64K	Y				1999					
mc6809e	https://opencore.org/	stable	Greg Miller	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N	64K	64K	Y				1999					
mc6809e	https://opencore.org/	stable	Greg Miller	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N	64K	64K	Y				1999					
mc6809e	https://opencore.org/	stable	Greg Miller	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N	64K	64K	Y				1999					
mc6809e	https://opencore.org/	stable	Greg Miller	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N	64K	64K	Y				1999					
mc6809e	https://opencore.org/	stable	Greg Miller	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N	64K	64K	Y				1999					
mc6809e	https://opencore.org/	stable	Greg Miller	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N	64K	64K	Y				1999					
mc6809e	https://opencore.org/	stable	Greg Miller	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N	64K	64K	Y				1999					
mc6809e	https://opencore.org/	stable	Greg Miller	stack	2009	8	max10	James Braker	1618	1223		6	83	83	##	v23.2	0.33	3.0	5.7	X	system	2	mc6803	Y	yes	N</												

url_all_soft folder	opencores or primary link	status	author	style / clone	year start	year end	FPGA	report ter	com ent	LUTs /inst	DFF	LUT? mult	blk ram	F max	date	tool ver	MIPS /inst	clk/s inst	KIPS /LUT	ven doc	src code	#src file	top file	tool doc	ftg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last year	secondary web link	note worthy	comments				
mist1032	https://github.com/bushfi	errors	Takahiro Ito	RISC	32	32	cyclone-1	James altera	33251				4	4	138	32	##	q18.0	1.00	1.0	1.0		verilog	100	mist10323na		4G	4G	Y	7	64		2015			mist32 up: in-order version	high pin count			
mitecpu	https://github.com/bushfi	errors	Jeff Bush	accum	8	11															A	verilog	2	tinyproc	Y	N	Y	256	Y	7		2017	2017		only 7 inst, also: RISC-Processor, ChiselGPU , LSPiMicrocontroller, PASC & NyuziProc					
mix-fpga	https://openoc.org	alpha	Michael Schroeder	accum	31	31	spartan7	James	syntax errors				6				##	v23.2	1.00	1.0			verilog	29	mix	Y	Y	4K	4K	N	49	4	8	2021	https://en.wikipedia.org		binary version of the MIX-Computer as described in "The Art of Computer Programming			
mocha	https://github.com	stable	Sanjay Gupta	accum	8	8	spartan7	James	missin	390	329	6					##	v23.2	0.33	3.0		Y	xchm	29	processor	Y	asm	N	64K	64K	Y	31		2018			8-bit microcontroller developed at NIIT University, course materials include full RTL & intended as educational, all original	IO: VGA, PS/2, SPI, SD		
monkey	https://github.com/bjg-bal		Kris Demuynck	RISC	16	16	artix-7	Kris Demuynck	1376			6	33	10			##	v21.6	0.67	1.0	4.9	X	vhdl	36	top	Y	yes	N	64K	64K	N	32	16	2020	https://hackaday.com					
monkey	https://github.com/bjg-bal		Kris Demuynck	RISC	16	16	zu-3e	James	no me	768	280	6		250			##	v21.1	0.67	1.0	218.1	X	xchm	36	Monkey3	Y	yes	N	64K	64K	N	32	16	2020	https://hackaday.com			also has verilog		
monkey	https://github.com/bjg-bal		Kris Demuynck	RISC	16	16	zu-3e	James	clock	1196	523	6	33	78			##	v21.1	0.67	1.0	43.8	X	xchm	36	top	Y	yes	N	64K	64K	N	32	16	2020	https://hackaday.com			two phase clock, ALU & mem have own phase		
morlix	https://github.com/bjg-bal		Julius Baxter	RISC	32	32	kintex-7	James Braker	2718			6	3	3	217		##	14.7	1.00	1.0	80.0	X	verilog	48	morlix	Y	yes	N	4G	4G	Y	32	14	2012	https://www.youtube.com			lots of configuration parameters		
movie	https://github.com/bjg-bal	stable	Anthony Green	RISC	32	32	aria-2	James	missing module			A					##	q18.0	1.00	1.0			verilog	16	movie	Y	yes	N	4G	4G	Y	16	2009	2017	https://github.com/astreen/movie-cores			four read, two write register file missing		
movieite	https://github.com/bjg-bal	stable	Anthony Green	RISC	32	32	aria-2	James Braker	2696			A	4	93			##	q18.0	1.00	1.0	34.6	X	vhdl	11	movieite	Y	yes	N	4G	4G	Y	16	2009	2017	https://github.com/astreen/movie-cores					
movieite	https://github.com/bjg-bal	stable	Anthony Green	RISC	32	32	kintex-7	James Braker	3159			6	3	152			##	14.7	1.00	1.0	48.0	X	vhdl	11	movieite	Y	yes	N	4G	4G	Y	16	2009	2017	https://github.com/astreen/movie-cores					
mpdma	https://github.com/bjg-bal	beta	quickwayne	uBlaze	32	32	kintex-7	James Brakerfield				6					##	14.7	1.00	1.0			Y	perl	Y	yes	N	4G	4G	Y	32	2006	2009				Soft MultiProcessor on FPGA			
mproz	http://www.bilibili.com	stable	K. Lee	stack	16	16	kintex-7	James Brakerfield				6					##	14.7	1.00	1.0			schematic	Y	asm	N	32K					1999	2007	https://groups.google.com			little documentation, CPLD implement			
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32	cycloneV	Marcus Geelnaard				A	100				##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	9	2018	2023	https://www.bilibili.com			Mostly harmless Reduced Instruction
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			MC1 variant web page	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	https://www.bilibili.com			university course project	
mrisc32	https://github.com/bjg-bal	alpha	Marcus Geelnaard	RISC	32	32						A					##	q13.1	1.00	1.0			vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023					

up_all_soft folder	opencores or primary link	status	author	style / core	year of release	max size	FPGA	report ter	com ents	LUTs ALUT	DFF	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ver doc	src code	#src file	top file	tool doc	ftg ptg	max data	max inst	byte adrs	adr mod	# reg	pip e ass	start year	last revis	secondary web link	note worthy	comments
opc_upinal	https://justanotherelectronicsblog.com/?p=543			accume	8	16															scala	1	opc		N	1K	8K	Y	16		8	2019	2019		just the single web page	
open8_urisc	https://openpoc.com	stable	Kirk Hays, Jshamlet	RISC	8	8	kintex-7-3	James Braker	691		6	1	263	##	14.7	0.33	1.0	125.6	X		vhdl	9	Open8	Y	yes	N	64K	64K	Y		8	2006	2023		accume & 8 regs, clone of Vautomatic uRISC processor, in use	
open8	https://openpoc.com	stable	Kirk Hays, Jshamlet	risc-v	32	32															verilog	1		Y	yes	N	4G	4G	Y		32	2021	2021	https://www.cnx.org/content/col12111/1.1/	Alibaba ASIC RISC-V IP: e902-e906-c906-and-c910, docs in Chinese, many many large	
openfire_core	https://openpoc.com	beta	Alex Marschner, Steph	uBlaze	32	32	kintex-7-3	James Braker	1201		6	3	2	105	##	14.7	0.33	1.0		X	verilog	12	openfire_4	Y	yes	N	4G	4G	Y		32	2007	2009		OpenFire Processor Core	"FPGA Proven"
openfire2	https://openpoc.com	beta	Antonio Anton	uBlaze	32	32	kintex-7-3	James Braker	1201		6	3	2	105	##	14.7	0.33	1.0	87.4	X	verilog	27	openfire_4	Y	yes	N	4G	4G	Y		32	2007	2012		derived from Stephen Craven's OpenFire	
opengatware	https://openpoc.com	stable	Oliver Girard	z80	8	8															vhdl, verilog	30		Y	yes	N	64K	64K	Y		2022	2022	https://github.com/olivergirard/opengatware	compatible Congo Bongo/Tip Top ar	several others at opengatware	
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog	30	openMSP430	Y	yes	N	64K	64K	Y		16	2009	2018		near cycle accurate	Performance spreadsheet
openmips430	https://openpoc.com	stable	Oliver Girard	MSP430	16	16	strata-3	Oliver Girard	1147		A	1	98	##	14.7	0.33	2.0	28.5	AX		verilog</															

up_all_soft folder	opencores or primary link	status	author	style / clone	year start	year end	FPGA	report ter	com ents	LUTs ALUT	DF	LUT? DF	mults mults	bits ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	src file	top file	tool doc	flg pt	max dat	max inst	byte adrs	# reg	pip e	start year	last rev	secondary web link	note worthy	comments				
reom	https://github.com/difficult	difficult	Lucas Castro	riscv	32	32	kintex-7	James	many files				6			##	14.7	1.00	1.0			vhdl		Y	yes	N	4G	4G	Y		32	2017	2018	https://striglar.live	uses Leon infrastructure with riscv-isa					
retro-compute	https://github.com/douglas	stable	Doug Gilliland	misc	8	16										##	14.7	0.33	4.0		X	Y	vhdl	29	zpoly	Y	yes	N	64K	64K	Y			2019	2024	https://github.com	Gilliland's builds of various 8 & 16-bit up's, huge, several builds each			
reverse-u16	https://github.com/alpha	stable	A.T.	Z80	8	8	cyclone-e	James Braker	11224			4	60			##	14.7	0.33	4.0		X	Y	vhdl	21	r6800	Y	asm	N	64K	64K	Y			2015			SOC project using T80, HDMI generator Z80 based on T80 by Daniel Wallner			
r68000	https://opencores.org/robertfinch	stable	Robert Finch	68000	32	32	zuse	James missing IP								##	v21.2	0.50	4.0		X	Y	system	21	r68000	Y	asm	N	4G	4G	Y	16	2008	2024	https://github.com	m68000 similar core, BCD instructions have variances				
r6809	https://opencores.org/robertfinch	stable	Robert Finch	6809	8	8	artix-7	Robert Finch	4200			6	4	120		##	v21.2	0.33	4.0	2.4	X	Y	system	21	r6809	Y	asm	N	16M	16M	Y	44	13	8	2022	2024	http://www.finito.net	Different from rtf6809: 24-bit adrs, 0.8-bit version, has inst. Cache		
r6809	https://opencores.org/robertfinch	stable	Robert Finch	6809	12	12	artix-7	Robert Finch	6500			6	5	120		##	v21.2	0.50	4.0	2.3	X	Y	system	21	r6809	Y	asm	N	64K	64K	Y	44	13	8	2022	2024	http://www.finito.net	Different from rtf6809: 36-bit adrs, 0.12-bit version, has inst. Cache		
rPhoenix	https://github.com/alpha	stable	Robert Finch	GPCPU	32	40										##	v21.2	0.33	4.0		X	Y	system	83		Y	asm	N	4G	4G	Y			2022			pagpu Under Construction, derived from Nvui core by Jeff Bush			
risc_core_i	https://github.com/planning	untested	Manuel Imhof	RISC	16	16	kintex-7	James Braker	349			6	1	526		##	14.7	0.67	3.0	336.8	X	B	vhdl	13	CPU	Y	asm	N	1K	1K	Y	8	4	2001	2009		Harvard arch, thesis project	derived clocks: estimated derating		
risc_cpu	https://electronica.org/justinjqiao	untested	Justin Qiao	risc	32	32										##	14.7	0.67	1.0	61.9	X	A	Y	system	98	cpu	Y	asm	Y	4G	4G	Y	28	32	5	2022	2023	https://github.com	real-time device 4 recognizing hardware	senior project at UW, MIPS derivative (WISC-SF)
risc_uw_dnn	https://github.com/youcef	stable	Niklaus Wirth	RISC	32	32	kintex-7	James Braker	1186			6	4	6	110	##	14.7	0.67	1.0		X	Y	system	12	soc	Y	asm	N	4G	4G	Y			2011	2018	https://people.inf.ethz.ch/wirth/Lola/index.html	minimalist Wirth, education tool	Lola: https://people.inf.ethz.ch/wirth/Lola/index.html		
risc0	https://user.eng.umd.edu	stable	Bruce Alcatraz	RISC	16	16										##	14.7	0.67	1.0		X	Y	system	12	soc	Y	asm	N	64K	64K	Y	9	8	2000	2015	https://user.eng.umd.edu	single cycle, pipeline & OO variants	Little Computer (LC-896) derivative		
risc16_verilog	https://github.com/mustafa	stable	Mustafa Cataltas	RISC	16	16	artix-7	James	empty design							##	14.7				X	Y	verilog	1	CORIG	Prd	Y	yes	N	256	128	N	17	8	2024		https://github.com	educational, 16-bit MIPS	MuSe & DoMe archs, Python simulation	
risc16f84	https://opencores.org/robertfinch	stable	John Clayton	PIC16	8	14	kintex-7	James Braker	375			6		392		##	14.7	0.33	2.0	172.5	X	Y	verilog	1	risc16f84	Y	yes	N	256	4K	Y			2002	2018		derived from CDPIC by Sumio Morio	other variants with RTL		
risc5	https://www.praja.org	stable	Niklaus Wirth	RISC	32	32	artix7-35	James Braker	2913			6	48	50	##	v20.1	1.00	1.0	17.2	ALX	Y	Y	verilog	8	RISC5	Y	yes	Y	4G	4G	Y			16	2013	2018	https://people.inf.ethz.ch/wirth/Lola/index.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	https://www.praja.org	stable	Niklaus Wirth	RISC	32	32	kintex-7	James Braker	2441			6	4	1	92	##	v21.7	1.00	1.0	37.8	ALX	Y	Y	verilog	8	RISC5	Y	yes	Y	4G	4G	Y			16	2013	2017	http://www.astro.ac.uk	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry
risc5	https://www.praja.org	stable	Niklaus Wirth	RISC	32	32	zu-2e	James Braker	2001	392	6	4	177	##	v20.1	1.00	1.0	88.3	ALX	Y	Y	verilog	8	RISC5	Y	yes	Y	4G	4G	Y			16	2013	2017	http://www.astro.ac.uk	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry		
risc5	http://www.praja.org	stable	Niklaus Wirth	RISC	32	32	zu-3e	James Braker	1936	392	6	4	213	##	v21.1	1.00	1.0	109.9	ALX	Y	Y	verilog	8	RISC5	Y	yes	Y	4G	4G	Y			16	2013	2017	http://www.astro.ac.uk	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry		
risc5a	http://www.praja.org	stable	Niklaus Wirth	RISC	32	32	zu-3e	James Braker	1936	392	6	4	213	##	v21.1	1.00	1.0	109.9	ALX	Y	Y	verilog	8	RISC5	Y	yes	Y	4G	4G	Y			16	2013	2017	http://www.astro.ac.uk	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry		
risc5x	https://opencores.org/robertfinch	stable	Niklaus Wirth	RISC	32	32	zu-3e	James Braker	1936	392	6	4	213	##	v21.1	1.00	1.0	109.9	ALX	Y	Y	verilog	8	RISC5	Y	yes	Y	4G	4G	Y			16	2013	2017	http://www.astro.ac.uk	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry		
risc5x3	https://opencores.org/robertfinch	stable	Niklaus Wirth	RISC	32	32	zu-3e	James Braker	1936	392	6	4	213	##	v21.1	1.00	1.0	109.9	ALX	Y	Y	verilog	8	RISC5	Y	yes	Y	4G	4G	Y			16	2013	2017	http://www.astro.ac.uk	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry		
risc6	https://github.com/dominik	stable	Dominik Salvat	RISC	64	16	kintex-7	James Braker	2103	1080	6	240	##	v1.7	0.33	1.0	227.8	X	Y	verilog	15	cpu	Y	yes	N	256	4K	Y			2002	2011		makes extensive use of xilinx primitives						
risc8	https://web.archive.org	stable	Tom Coonan	PIC16	8	12	kintex-7	James Braker	355			6	154	##	v1.7	0.33	2.0	71.5	X	Y	verilog	8	cpu	Y	yes	N	256	2K	Y			1999	1999	https://github.com	excellent HTM, doc	BS thesis in Czech				
risc8	https://github.com/expressif	stable	Tramell Hudson	AVR	8	16										##	14.7	0.33	2.0	71.5	X	Y	verilog	6	risc8-soc	Y	yes	N	64K	64K	Y			2020	2021		directory contains derivative design by another			
risc8	https://github.com/expressif	stable	Tramell Hudson	AVR	8	16										##	14.7	0.33	2.0	71.5	X	Y	verilog	6	risc8-soc	Y	yes	N	64K	64K	Y			2020	2021		now produce ESPR266 & ESP32			
riscf	https://github.com/itsShr	stable	Nikhil Shah	AVR	8	16	aria-2	James	LPM parameter errors			4				##	q18.0	0.33	1.0		A	Y	verilog	33	riscman	Y	yes	N	4G	4G	Y			32	2019			non-standard set of conditional branches, schematic conflicts with documentation on		
riscfugit	https://github.com/itsShr	stable	Yap Zi He	AVR	8	16	aria-2	James	LPM parameter errors			4				##	q18.0	0.33	1.0		A	Y	verilog	15	v_riscman	Y	yes	N	128	512	Y	92	16	3	2002	2009		added 5 inst to AVR		
riscmcom	https://opencores.org/robertfinch	stable	Andre Soares	RISC	32	32	kintex-7	James set IO	2167			6	1	145	##	v1.7	1.00	3.0	22.3	X	Y	verilog	12	riscmcom	Y	yes	N	4G	4G	Y			16	2014			based on RISC0 processor by Junqueira & Suzim 1993			
riscprocessor	https://github.com/jeffbush	stable	Jeff Bush	RISC	32	32	kintex-7	James Braker	1445			6	6	161	##	v1.7	1.00	1.0	111.6	X	Y	verilog	22	rpgs	top	Y	yes	N	4G	4G	Y	21	32	2008	2019	https://github.com	two designs with same name	MIT course work		
riscuav1	https://www.scs.stanford.edu	stable	S. de Pablo	picoblaze	8	14	kintex-7	James Braker	109			6	370	##	v1.7	0.33	2.0	560.7	X	Y	verilog	1	riscuav1	bme	N	Y	256	1K	Y	35		2006	2006	https://github.com	Verilog source included in PDF file	also VHDL version by Bikash Gogoi with identic				
riscv_briscv	https://github.com/ultra	embedded	Ulrich Embedded	riscv	32	32										##	14.7	1.00	1.0		X	Y	verilog			Y	yes	N	4G	4G	Y			32	2021			dual issue	also single issue version	
riscv_black-pd	https://github.com/daniel	petrius	Daniel Petrius	riscv	64	32										##	14.7	1.00	1.0		X	Y	system	verilog		Y	yes	N	16G	16G	Y			32	2021			cache-coherent, RV64GC multicore		
riscv_boonfire	https://github.com/ljladro	project	Thomas Hornschuch	riscv	32	32	kintex-7	James Braker								##	14.7	1.00	1.0		X	Y	verilog		boonfire	Y	yes	Y	4G	4G	Y			32	2018		http://boonfirecpu.com	vivado project, based on bp32	comingled bp32 & RISCv; poorly organized gith	
riscv_boom	https://github.com/riscv	U. Berkeley	U. Berkeley	riscv	32	32										##	14.7	1.00	1.0		X	Y	system			Y	yes	N	4G	4G	Y	45	32	2018	2020	https://opencores.org/robertfinch	Berkeley Out-of-Order RISC-V Processor			
riscv_briscv	https://asciilab.org/research	various	various	riscv	32	32										##	14.7	1.00	1.0		X	Y	system			Y	yes	N	4G	4G	Y	45	32	2018	2020	https://opencores.org/robertfinch	six implementations of risc-v	Boston Un. Course work		
riscv_clarinet	https://github.com/HPC4	stable	Riya Jain et al	riscv	32	32	aria-2	James Altera	2616		A	178	##	q18.0	1.00	1.0	68.2	A	B	Y	system	7	clariv	Y	yes	N	4G	4G	Y	45	32	5	2020		https://github.com	RISC-V with posit arithmetic, bluespec	verilog for riscv fute & (3) posit sizes			
riscv_clariv	https://github.com/noboh	stable	Robert Eady	riscv	32	32	aria-2	James Altera	2616		A	178	##	q18.0	1.00	1.0	68.2	A	B	Y	system	7	clariv	Y	yes	N	4G	4G	Y	45	32	6	2016	2017	https://www.cit.uci.edu	educational simple RISC-V implement	doesn't make use of block RAM RTL			
riscv_cpu	https://github.com/noboh	stable	Niklaus Wirth	riscv	32	32										##	14.7	1.00	1.0		X	Y	system	7	clariv	Y	yes	N	4G	4G	Y	45	32	2019	2019	https://www.youtub.com	simple and easy to understand design			
riscv_croyde	https://github.com/ben	stable	Ben Marshall	riscv	64	32										##	14.7	1.00	1.0		X	Y	system	35	core-top	Y	yes	N	16G	16G	Y			3	2021	2021		64-bit rv64imc ISA	small, simple yet SOC, see also his tim & vanila	
riscv_cva6	https://github.com/psajal	openwgroup	openwgroup	riscv	64	32										##	14.7	1.00	1.0		X	Y	system	35	core-top	Y	yes	N	16G	16G	Y			3	2021	2021	https://github.com	single issue, in-order CPU which impl	was riscv_ariane	
riscv_cva6s	https://github.com/psajal	openwgroup	openwgroup	riscv	64	32										##	1																							

uP_all soft folder	opencores or primary link	status	author	style / clone	year	inst	inst	FPGA	reporter	com	ents	LUTs ALUT	DFF	LUT?	mults	blk ram	F	date	tool ver	MIPS /inst	clks /inst	KIPS /LUT	ven	src doc	#src file	top file	tool ch	pt	max dat	max inst	byte adr	# reg	pip e	start year	last rev	secondary web link	note worthy	comments	
riscv_reindeer	https://github.com/olofk/riscv_reindeer		pukerain.com	riscv-32	32	32																			verilog	Y	yes	N	4G	4G	Y	45	32	4	2018	2018	https://riscv.org/2018/01/18/riscv-reindeer/	RISC-V contest prize	
riscv_reornv	https://github.com/olofk/riscv_reornv		Lucas Castro	riscv-32	32	32						3370		6			133			1.00	1.0	39.4			verilog	Y	yes	N	4G	4G	Y	45	32		2018		https://www.hindustan.com/2018/01/18/riscv-reornv/	Lightweight Cryptographic Instruction set	riscv-v version on Leon3 tools
riscv_riscboy	https://github.com/Wren/riscv_riscboy		Luke Wren	riscv-32	32	32																		verilog	Y	yes	N	4G	4G	Y	45	32	2018	2021			portable games console design, PCB dsgn, see riscv_hazard3&5		
riscv_riscrocket	https://github.com/chisel/riscv_riscrocket		Andrew Waterman	riscv-32	32	32																		Y chisel	Y	yes	N	4G	4G	Y		32	2016	2018					
riscv_rp32	https://github.com/alpha/riscv_rp32		Itzok Jeras	riscv-32	32	32																		system	Y	yes	N	4G	4G	Y		32		2022			four variants including single cycle, m synthesis collapse		
riscv_rpu	https://github.com/untested/riscv_rpu		Colin Riley	riscv-32	32	32																		Y vhd1	Y	yes	N	4G	4G	Y		32	2015	2020			http://habs.dominicmiller.com/2015/01/18/riscv-rpu/		
riscv_rnd	https://github.com/rnd/riscv_rnd		Susumu Mashimo	riscv-32	32	32						3291	1156	6	12	1	200			1.00	1.0	60.8	X	Y	system verilog	Y	yes	N	4G	4G	Y		32		2020			Series of 16 tutorials on uP design, w RPU uP, TPU now discarded	
riscv_rtl4	https://github.com/rnd/riscv_rtl4		microsemi	riscv-32	32	32						28166					90			1.00	1.0	3.2			system verilog	Y	yes	N	4G	4G	Y		32	2018	2020			RISC-V out-of-order superscalar proc can be synthesized for small FPGAs	
riscv_rudolf	https://github.com/hobbit/riscv_rudolf		Jörg Mische	riscv-32	32	32											200			1.00	1.0	367.0	ALMX		verilog	Y	yes	N	4G	4G	Y		32	5	2021			RISC-V for actel FPGAs, tcl files only	
riscv_rv01_cor	https://opencores.org/doc/riscv_rv01_cor		Stefano Tonello	riscv-32	32	32										6	4	62	130		1.00	1.0	9.3	X	Y	vhdl	Y	yes	N	4G	4G	Y		32	2015	2017			RISC-V processor for real-time system
riscv_rv12	https://github.com/roalogs/riscv_rv12		Roa Logic BV	riscv-32	32	32																		system verilog	Y	yes	N	4G	4G	Y		32		2021			all files in one directory		
riscv_rv16poc	https://github.com/antonmause/riscv_rv16poc		Anton Mause	riscv-32	32	32																		A	Y	vhdl	Y	yes	N	64K	4K	Y	33	32	2019	2023			small 16 bit CPU based on RISC-V RV32
riscv_rv32soc	https://github.com/tomverbeure/riscv_rv32soc		tom verbeure	riscv-32	32	32						1787	843	4	4	6	50			1.00	1.0	28.0	AX		verilog	Y	yes	N	4G	4G	Y		32		2018			reduced version of Actel RISC-V?	
riscv_rv3n	https://github.com/riscv/riscv_rv3n		Li Xinbing	riscv-32	32	32																		verilog	Y	yes	N	4G	4G	Y		32		2020			verxvcr in verilog, VexRiscv CPU - A N near infinite amount of configuration options		
riscv_rvbs	https://github.com/C150/riscv_rvbs		Alexandre Joannou	riscv-32	32	32																		bluespec	Y	yes	N	4G	4G	Y		32		2020			RV32MIMC processor core, which has a new pipeline with "3+N" stages		
riscv_rv32sc	https://github.com/syntax/riscv_rv32sc		Syntaxcore	riscv-32	32	32																		Y	verilog	Y	yes	N	4G	4G	Y		32	2017	2018			descript of the RISC-V instruction set in Bluespec, requires bluespec, no verilog code	
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018			data channel hardened, no cache, branch prediction or virtual memory, research proj	
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-32	32	32																		Y	system	Y	yes	N	4G	4G	Y		32	2017	2018				
riscv_rv32s	https://github.com/syntax/riscv_rv32s		Syntaxcore	riscv-																																			

up_all_soft	opencores or primary link	status	author	style / clone	year	inst	FPGA	report	com	LUTs	DFH	LUT	mult	bits	F	date	tool	MIPS	clk	KIPS	ver	src	#src	top file	tool	ftg	pt	max	max	byte	adr	#	pip	start	last	secondary web	note worthy	comments		
soc2p8	https://github.com/FolkloWill	beta	FolkloWill	PDP8	12	12	spartan7	James Braker	583	268	6	15	93	106	##	v24.1	0.50	3.0	30.4	X	Y	vhdl	34	pdg8	Y	yes	N	32K	32K	Y		8	2019	2019		SoC implementation of a PDP-8/1 for	Includes extended ALU			
soc280	http://soweburbs.com	stable	Will Sowerbutts	Z80	8	8	spartan-6	James Braker	2568		6										X	Y	vhdl	25	top_level	Y	yes	N	64K	64K	Y		2013	2014		based on Daniel Walner's T80, for	Papilio Pro board			
soc4vcore	https://opencores.org/andras	stable	Andras Pal	AVR	8	16	artix-3	James Braker	comstr												LX	Y	vhdl	14	top	Y	yes	N	64K	64K	Y		2019	2023	https://szofti.net/	full implementation of AVR 2-stage p variants: VR2, AVR2.5, AVR3, AVR4 & AVR5				
softcore-cpu	https://github.com/AymenSekkri	stable	Aymen Sekkri	RISC	32	32															A	Y	vhdl	15	ctrl0_u	Y	asm	N	4G	4G	Y	32	7	2019	2021		course project, seven "x86" registers, 32-bit immediates, multi-cycle design			
softcore	https://github.com/alead	stable	Michael S	Nios II	32	32	cyclone-1	Michael S	613		4	1	180	q17.1	1.00	5.0	58.9						Y	verilog	13	control_u	Y	yes	opt	4G	4G	Y	32	2019	2019		nine variations in attempt to improve	16-bit ALU		
spam-1	https://github.com/JohnLonegan	stable	John Lonegan	viw	8	48																	Y	verilog	cpu	Y	yes	N	64K	64K	Y		2019	2023	https://hackaday.com	8 Bit CPU Hardware Implementation	TTL modules with verilog RTL			
sparc4soc	https://opencores.org	alpha	Dmitry Rozhdzestvenskiy	SPARC	64	32	kintex-7	James Braker			6												Y	verilog	263	w1	N	Y					2009	2010		Huge source file count	work in progress with no progress			
spartanmc	https://github.com/FalkHassler	stable	Falk Hassler	RISC	18	18	kintex-7	James Braker	853		6	1	2	120									Y	verilog	38	spartanmc	Y	asm	N	64K	64K	Y		2012	2014		SPARC like register windows			
sp-i586	https://github.com/LiniMestiar	stable	Lini Mestiar	x86	32	8	kintex-7	James Braker	32144		6	4	28	73									Y	verilog	37	top_sys	Y	yes	Y	4G	4G	Y		2016	2016	http://img.youtube.com/vi/2W1guyhCueU/0.jpg	gate level dsgn, vivado project also	ISA at doc/specs/spu-mark-II.md		
spu-mark-II	https://github.com/WIP-FelixQuefleiner	stable	WIP Felix Quefleiner	stack	32	16																	Y	vhdl	37	soc	Y	yes	N	64K	64K	Y	34	2020	2023	https://ashet.com	micro-code ISA stack machine	VGA output, uses Nakano's tiny_cpu		
src	https://github.com/KyleDeHeuring	stable	Heuring & Jordan	RISC	32	32																	Y	verilog									2018	2024	http://www.zeepe.com	book by Heuring & Jordan	also Kiits cpt17 Adv FPGA dsgn			
srcc	https://github.com/WIP-SantiagoLucidis	stable	WIP Santiago Lucidis	risc	32	32																	Y	verilog	4	project	Y	yes	Y	4G	4G	Y	5	2020	2022	https://github.com	RISC-V like ISA specification, no RTL	distinct signed and unsigned instructions		
ssbcc	https://opencores.org	stable	Rodney Sinclair	forth	8	9	kintex-7	Rodney Sinclair	196		6			474							ALX	Y	verilog	3	core	Y	asm	N	Y	1K	8K	Y	41	3	2012	2020	https://github.com	Python program generates the Verilog	inst after branch/call/rtn always execs	
redoste	https://github.com/redoste	stable	8085	8	16																		Y	verilog	20	board	Y	asm	N	64K	64K	Y	5	2022	2022	https://github.com	SAP-1 (Simple-As-Possible) architecture	small subset of 8085		
stack_machine	http://people.eec	stable	Bruce R. Land	forth	16	5	cyclone10	James Braker	5101		4	6	29	66	##	q18.0	0.67	0.3	25.9	X	Y	verilog	9	VGA_sram	Y	asm	N	64K	4K	N		2009	2011	https://people.eec	(3) uP cores, Cornell course material	VGA output, uses Nakano's tiny_cpu				
stack-cpu	https://github.com/Arlet	stable	Arlet Ottens	stack	16	16															X	Y	verilog	2	cpu	Y	asm	N	64K	64K	Y	23		2017	2022	https://www.insta	3 or 4 stacks, load/store with stack	xilinx block RAM		
stacks-16-bit	https://github.com/riscv	stable	RISC	16	16																		Y	verilog	37	top	Y	yes	N	64K	64K	Y	32	8	2011	2014		Digital schematic, TTL & 3 layer bread	pictures of 3 layer breadboard	
storm_core	https://opencores.org	beta	Stephan Nolting	ARM7	32	32	kintex-7	James Braker	2312		6	3	179	##							AX	Y	vhdl	16	core	Y	yes	N	4G	4G	Y		32	8	2012	2015		Storm Core (ARM7 compatible)	1 & D caches not compiled	
storm_soc	https://github.com	beta	Stephan Nolting	ARM7	32	32	kintex-7	James Braker	3514		6	3	4	159	##							X	Y	vhdl	40	storm_top	Y	yes	N	4G	4G	Y		32	8	2012	2015		Storm Soc	cache & no peripherals
streamer16	http://www.ulti	stable	Myron Plichota	forth	16	3	kintex-7	James Braker	143		6			417	##							X	Y	vhdl	8	streamer	Y	yes	N	64K	64K	N	8	2	2001	2001	http://www.3sym	MIPS/inst reduced	2nd web addr non-functional	
sub86	https://opencores.org	alpha	Jose Rissetto	x86	16	8	kintex-7	James Braker	1916		6			172	##						X	Y	verilog	1	sub86	Y	yes	N	64K	64K	Y		7	2012	2013		very small x86 subset core	no segment registers, limited op-codes		
suite-16	https://github.com/mnons	stable	Ken Boak	accu	16	8																	Y	verilog	15	ssrv_top	Y	yes	N	4G	4G	Y	32	2019	2020		Digital schematic, version of sweet-16	performance: 6.4 CoreMark/MHz		
superscalar-riscv	https://github.com/riscv	stable	Lin Xingbin	risc-v	32	32																	Y	verilog	15	ssrv_top	Y	yes	N	4G	4G	Y	32	2019	2020		Super-scalar out-of-order RV32IMC	Copyright 2005,2006,2009 Jonathan Rose, and for use as an Atari ST		
superscalar	https://github.com/awedi	stable	Aditya Siriam	risc	16	16																	Y	verilog	27	datapath	Y	asm	N	64K	64K	N	8	2022	2023	https://anubhav	Superscalar RISC, CS 683, derived from	2-way out of order, GHDL		
supersmall	http://www.eec	stable	Michael Ritchie	RISC	32	32	stratix-3	Michael Ritchie	207		6	2+8	126	##									Y	verilog									2005	2009		2-bit serial, Mostly MIPS-1 compliant	Copyright 2005,2006,2009 Jonathan Rose, and for use as an Atari ST			
sun3a-III	http://www.eec	beta	Wolfgang Forster	68000	16	16	artix-2	James Braker	7388		6			55	##	q13.1	0.67	4.0	1.3	A	Y	vhdl	11	wf68k00q	Y	yes	N	4G	4G	Y		16	2003	2013		for use as an Atari ST	"arithmetic core"			
suslik	https://opencores.org	alpha	Goran Dakov	RISC	32	32	kintex-7	James Braker			6												Y	verilog	4	cpu	Y	asm	N	64K	64K	Y		2015	2016		Three address memory to memory CP	Rust source files, see rust-hdi, gens verilog		
svc16	https://github.com/emulation	stable	Jan Neundorfer	mem	16	16																	Y	rust	5	main	Y	yes	N	64K	64K	Y		2024	2025	https://github.com	targets MACHXO2, no RAM	clock divider to Sweet32_v1_core		
sweet32	https://opencores.org	alpha	Valentin Angelovski	MIPS	32	16	kintex-7	James Braker	1050		6	1		142	##						X	Y	vhdl	2	Sweet32	Y	yes	N	4G	4G	Y	26	16	2014	2015		targets MACHXO2, DDR RAM	clock divider to Sweet32_v1_core		
sweet32	https://opencores.org	alpha	Valentin Angelovski	MIPS	32	16	kintex-7	James Braker	1797		6	1	2	185	##						X	Y	vhdl	28	Sweet32	Y	yes	N	4G	4G	Y	26	16	2014	2015		targets MACHXO2, no RAM	clock divider to Sweet32_v1_core		
sweet32	https://opencores.org	alpha	Valentin Angelovski	MIPS	32	16	kintex-7	James Braker	1177		6	1		116	##						X	Y	vhdl	2	Sweet32	Y	yes	N	4G	4G	Y	26	16	2014	2015		targets MACHXO2, no RAM	clock divider to Sweet32_v1_core		
swssp	https://www.ipi	patented	Othman Ahmad	RISC	8+	8+																	Y	verilog	10	swt16-top	Y	asm	N	64K	64K	Y	31	16	5	2020	2020	https://groups.god	patent, "simplest scalable" data/inst	a template for dsgn configuration of uP
swt16	https://github.com/caplat	stable	caplatdiane	RISC	16	16																	Y	verilog	10	swt16-top	Y	asm	N	64K	64K	Y	31	16	5	2020	2020		16-bit, 5-stage RISC uP. RTL description in Verilog, includes assembler, simulator, and	vector adder to MIPS
swt32	http://www.eec	stable	Jason Yu	vec	32	32																	Y	verilog	7	vec	Y	asm	N	256	2K	Y		2007	2008		CHDL to verilog	bad weblink		
symphony	http://www.eec	stable	Miguel Angel Ajo Pelayo	PIC12	8	12	kintex-7	James Braker	474		6	1	197	##							AX	Y	vhdl	65	CDP180X	Y	yes	N	64K	64K	Y	100	16	2020	2020	http://projects.nh	recreated 1802 using mcc ucode compile	https://github.com/pepek/MicroCodeCompile		
sys_180k	https://github.com/pepek	stable	Zoltan Pekic	RISC	1802	8															X	Y	vhdl	65	EMZ1001	Y	yes	N	4G	4G	Y	59		2022	2022	https://hackaday.com	recreation of Iskra EMZ1001 4-bit micro	no clock ram? Picture of original chip		
sys_emz1001	https://github.com/pepek	stable	Zoltan Pekic	RISC	1802	8															X	Y	vhdl	26	sys0800	Y	yes	N	Y	12	512			2019	2020	https://hackaday.com	calculator chip, both TI Datamath and	256x52 micro code		
sys0800	https://github.com/pepek	stable	Zoltan Pekic	RISC	1802	8																	Y	vhdl	15	sys0800	Y	yes	N	64K	64K	Y		2017	2023	https://opencores.org	8-bit 8080 CPU based on 29XX bit-slice series of devices AMD 1978 51 page ap note			
system01	https://github.com/members	beta	John Kent, David Burns	6801	8	8	kintex-7	James Braker			6												Y	vhdl	1	System01	Y	yes	N	64K	64K	Y		2003	2009		based on John Kent's 6801	tested on Apex20K, Cyclone & Strain boards		
system05	https://github.com/members	beta	John Kent, David Burns	6801	8	8	kintex-7	James Braker	834		6			204	##						X	Y	vhdl	10	System05	Y	yes	N	64K	64K	Y		2003	2009	http://members.optushome.com.au/ejenti/	8-bitter with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller			
system09	https://github.com/members	beta	John Kent, David Burns	6801	8	8	kintex-7	James Braker	1631		6			88	##						AX	Y	vhdl	40	cpu09	Y	yes	N	64K	64K	Y	44	13	8	2003	2021	http://members.optushome.com.au/ejenti/	known bugs & untested instructions	opencores download URL incorrect, use col E	
system11	https://github.com/members	alpha	John Kent, David Burns	68HC11	8	8	kintex-7	James Braker	1218		4			46	##						X	Y	vhdl	17	cpu11	Y	yes	N	64K	64K	Y		2003	2009	http://members.optushome.com.au/ejenti/	known bugs & untested instructions	opencores download URL incorrect, use col E			
system68	https://github.com/members	stable	John Kent, David Burns	6801	8	8	kintex-7	James Braker	2235		4			46	##																									

url_all_soft folder	opencores or primary link	status	author	style/ clone	year	inst size	FPGA	report text	com ments	LUTs ALUT	DFF	LUT? LUTs	bits mult	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src file	top file	tool chain	ftg pt	max dat	max inst	byte addr	# reg	pip e	start year	last revis	secondary web link	note worthy	comments	
trac16-16	https://github.com/WIP-JamesBrakefield	WIP	James Brakefield	risc	16	16	spartan7	James	area c	285	50	6	1	1	71	##	v24.2	0.67	1.0	167.9	X	vhdl	5	trac16-16 Y	N	64K	64K	N	25	2	32	2025	https://events.vtr	adequate 16-bit uP with op-code space	half word aligned, 4 tag bits, signed multi	
tt-cpu	https://github.com/Moon-JacquelineGisai	accu	Paul Campbell	accum	4	4															verilog	3	cpu Y	N	128	128	25	3		2022	https://tinytapeo	4-bit accum, 7-bit PC, 2 7-bit index regs and a carry bit, 8 & 12-bit instructions				
Tt06-MiniCPU	https://github.com/Jacqui	WIP	Kevin Phillipson	6809	8	8	artix-7	James	no tim	1428	530	6	8	112	##	v23.2	0.33	3.0	8.6	X	Y	verilog	96	soc_top.g Y	N	64K	64K	Y	44	13	8	6	2024	https://asp.tinyta	4-bit uP, 16 memory locations, four registers, 11 instructions; tiny tapeout project	
turbo8051	https://openco	beta	Dinesh Annayya	8051	8	8	kintex-7	James Brakef		1464	505	6	8	112	##	v22.2	0.33	3.0	8.4	X	Y	verilog	96	soc_top.g Y	N	64K	64K	Y	44	13	8	6	2011	2016		includes peripherals
turbo9	https://openco	WIP	Kevin Phillipson	6809	8	8	artix-7	James Brakef		1464	505	6	8	112	##	v22.2	0.33	3.0	8.4	X	Y	verilog	96	soc_top.g Y	N	64K	64K	Y	44	13	8	6	2024	https://www.you	Compact & Efficient Pipe'd 6809 uP IF	masters thesis, full testbench, uncoded
tv80	https://github.com/mature	Guy Hutchison, Howar	280	8	8	kintex-7	James Brakef		1207												verilog	6	tv80n Y	N	64K	64K	Y				2020	2020		compets well against other 8-biters		
ucode_cpu	https://github.com/RISC	stable	Warren Toomey	RISC	16	16	artix-7-3	James	at LUT	6748		6	1	1	##	v1.7	0.67	2.0			X	Y	verilog	16	cpu Y	N	64K	64K	N			16	2012	2015		derived from Daniel Wallner's T80, ASIC implementations
ucore	https://openco	stable	Whitefisher	MIPS	32	32	kintex-7	James Brakef		2469		6	1	231	##	v1.7	1.00	1.0	93.5	X	Y	verilog	25	ucore Y	N	4G	4G	Y			32	6	2005	2010		originally schematic based (Logisim)
ucupv8h	https://github.com	stable	Reed Foster	RISC	8	16	kintex-7-3	James	512 LUT	933		6		118	##	v1.7	0.33	2.0	20.8	X	Y	vhdl	29	cpu Y	N	256	64K	Y	12	2	7	2016	2017	https://github.com	MMU & caches	
uos	https://github.com/mature	Daniel Roggen	accum	8	16	kintex-7-3	James Brakef		441		6		270	##	v1.7	0.33	3.0	67.4	X	Y	vhdl	14	cpu Y	N				3	4	2014	2017		UoS Educational Processor			
up1232	http://www.dte	stable	Santiago de Pablo	RISC	8	16	kintex-7-3	James Brakef		220		6		244	##	v1.7	0.33	3.0	122.0	X	Y	vhdl	3	up1232a Y	N	64K	64K	Y	33	2	32	2000	2000		bare core, prog size 4K to 64K	
up3	https://people.e	stable	Bruce Land	accum			cyclone2	Bruce Land		186		4	1		##	q8.0					Y	verilog	1	de2_top Y											Cornell ECE576	
urisc		errors	Farhad Mavaddat	RISC	16	16	kintex-7-3	James	missing module			6			##	v1.7	0.67	4.0			X	Y	vhdl	31	urisc Y	N	64K	64K	N	1			1987	2012	https://cs.uwaterloo	Ultimate Reduced Inst Set Computer Un. Of Waterloo
usimpez	https://openco	stable	Pablo Salvadeo et al	accum	12	12	stratix-2	Pablo Salvadeo		48		4		134	##	q9.1	0.17	2.0	237.9	A	Y	vhdl	3	usimpez cpu Y	N	512	512		8		2011		http://www.gt.dtu	part of university course, simple+4 has an index register		
UTTA	https://www.silabs.com/proprietar	stable	Hans Tiggeier	TTA	16	16	kintex-7-3	James Brakef		810		6	1	57	##	v1.7	0.67	1.0	47.4	X	Y	verilog	23	utta_strud Y	N	asm	N	4G	4G	Y		16	2008		http://www.ht-lab	one triggered arch
v1_coldfire	https://www.silabs.com/proprietar	stable	Joe Sergeev	coldfire	8	16	cyclone-3	freescale		5000		4		80	##	v1.7	0.89	1.0	14.2	X	Y	verilog	3	v8cpu Y	N	asm	N	4G	4G	Y	15	16	2008		https://www.silabs.com/proprietar	free for Altera
v8cpu	https://openco	beta	Jose Rossetto	x86	32	8	kintex-7-3	James Brakef		22282		6	12	16	102	##	v1.7	1.00	2.0	2.3	X	Y	verilog	22	v886 Y	N	1M	1M	Y			2014	2016	https://github.com	MMU & caches, branch cache	
v86	https://openco	beta	Jose Rossetto	x86	32	8	zu-3e	James Brakef				6	12	16	102	##	v21.1	1.00	2.0		X	Y	verilog	22	core Y	N	1M	1M	Y			2014	2016	https://github.com	MMU & caches, branch cache	
v6502	https://github.com/RyuKojo	Ryu Kojo	6502	8	8	zu-3e	James Brakef		868	131	6		250	##	v21.1	0.33	3.0	31.7	X	Y	vhdl	23	v6502 Y	N	64K	64K	Y			2019	2020	https://opencores	6502 with extras: 16-bit stack pointer			
v65816	https://github.com/RyuKojo	Valerio Venturi	6502	8	8	cyclone-10	Valerio Ventu		1693		4		25				0.33	3.0	1.6	A	Y	vhdl	26	v6502 Y	N	64K	64K	Y			2011	2023	https://opencores	6502 with extras: 16-bit stack pointer		
v65816	https://github.com/RyuKojo	Valerio Venturi	6502	8	8	cyclone-10	Valerio Ventu				4		25				0.33	3.0		A	Y	vhdl	29	v65816 Y	N	64K	64K	Y			2011	2023	https://opencores	renamed v6502WS to v65816, softc		
verilog1802	https://github.com/errors	James Bowman	6502	8	8	kintex-7-3	James errors				6		1802	##			0.33	4.0			X	Y	verilog	3	cdp1802 Y	N	64K	64K	Y			2015	2020		Runs Camelfort	
verilog-6502	https://github.com/ArlotOttens	Arlot Ottens	6502	8	8	kintex-7-3	James Brakef		407		6		200	##	v1.7	0.33	4.0	40.6	X	Y	verilog	2	cpu Y	N	64K	64K	Y			2007	2018	http://hackage.haskell.org/package/6502/	sync memory, e.g. use block RAM			
verilog-6502	https://github.com/ArlotOttens	Arlot Ottens	6502	8	8	zu-3e	James Brakef		475	112	6		333	##	v21.1	0.33	3.0	77.2	X	Y	verilog	2	cpu Y	N	64K	64K	Y			2007	2018	http://hackage.haskell.org/package/6502/	sync memory, e.g. use block RAM			
verilog-6502	https://github.com/ArlotOttens	Arlot Ottens	6502	16	16	kintex-7-3	James remov		599		6		2	204	##	v1.7	0.67	4.0	57.1	X	Y	verilog	5	gpp16 Y	N	4G	4G	Y			2011	2018	http://forum.6502	16-bit data RAM "bytes"		
verilog-6502	https://github.com/ArlotOttens	Arlot Ottens	6502	16	16	zu-3e	James Brakef		327	98	6		370	##	v21.1	0.33	3.0	124.6	X	Y	verilog	26	cpu Y	N	64K	64K	Y			2011	2021	https://github.com	used in 100MHz 6502 DIP module			
verilogboy	https://hackaday	alpha	Wenting Zhang	risc-v	8	8	zu-3e	James Brakef		872	608	6		313	##	v21.1	1.00	3.0	119.5	X	Y	verilog	36	v8h Y	N	64K	64K	Y			2019		https://github.com	Game Boy in Verilog, both CPU (5M83)		
verilogboy	https://hackaday	alpha	Wenting Zhang	SM83	8	8	zu-3e	James Brakef		2415	1601	6	4	238	##	v21.1	0.33	3.0	10.8	X	Y	verilog	22	boy Y	N	64K	64K	Y			2019		https://github.com	Game Boy in Verilog, both CPU (5M83)		
verilog-harvard	https://github.com/Jawad	Jae-Won Chung	RISC	16	16	zu-3e	James multi-		165	96	6		250	##	v21.1	0.67	1.0	1015	X	Y	verilog	7	cpu02 Y	N	64K	64K	N	23	4	2019	2019	https://github.com	multi-driven nets			
verilog-harvard	https://github.com/Jawad	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6		##	v21.1	0.67	1.0		X	Y	verilog	7	cpu03 Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets			
verilog-harvard	https://github.com/Jawad	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6		##	v21.1	0.67	1.0		X	Y	verilog	7	cpu04 Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets			
verilog-harvard	https://github.com/Jawad	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6		##	v21.1	0.67	1.0		X	Y	verilog	7	cpu05 Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets			
verilog-harvard	https://github.com/Jawad	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6		##	v21.1	0.67	1.0		X	Y	verilog	7	cpu06 Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets			
verilog-harvard	https://github.com/Jawad	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6		##	v21.1	0.67	1.0		X	Y	verilog	7	cpu07 Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets			
verilog-harvard	https://github.com/Jawad	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6		##	v21.1	0.67	1.0		X	Y	verilog	8	cpu08 Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets			
verilog-harvard	https://github.com/Jawad	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6		##	v21.1	0.67	1.0		X	Y	verilog	8	cpu09 Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets			
verilog-harvard	https://github.com/Jawad	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6		##	v21.1	0.67	1.0		X	Y	verilog	10	cpu10 Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets			
verilog-harvard	https://github.com/Jawad	Jae-Won Chung	RISC	16	16	zu-3e	James multi-		171	6			357	##	v21.1	0.67	1.0	1399	X	Y	verilog	5	cpu01 Y	N	64K	64K	N	23	4	2019	2019		multi-driven nets			
verilog-harvard	https://github.com/Jawad	Jae-Won Chung	RISC	16	16	zu-3e	James multi-				6		##	v21.1	0.67	1.0		X	Y	verilog	74	cpu Y	N	64K	64K	N		4	2019	2019		ten implementations of increasing				
versimpcpu	https://github.com/MC25	Abdullah Yildiz	mem	32	32																verilog			Y	N	16K	16K	N	8	2	2014	2019	https://github.com	educational, 2 address, public version is missing processor RTL		
vespa	http://www.ari.untested	David L. Ulla	RISC	32	32																verilog			Y	N	4G	4G	N	16	32	2005	2005		from book: Designing Digital Computer Systems with Verilog 0-521-82866-X, Un. Min		
vhdl_cpu	https://github.com/CharlesGrassin	Charles Grassin	accum	8	16	spartan3	Charles Grass		203	116	4						14.7	0.20	2.0		X	Y	vhdl	6	computer Y	N	256	256	N	14		2017	2020	http://charleslabs	educational, very simple	
vhdl-cpu2	https://github.com/FabriceNormandin	Fabrice Normandin	mips	32	32																Y	asm	N	4G	4G	N	16		32	5	2018			McGill Un. Course, MIPS CPU/VHDL		
vhdl-msp430	https://github.com/RafaelHideoToyomoto	Rafael Hideo Toyomoto	MSP430	16	16																Y	asm	N	4G	4G	N	27	16	2018	2018						

Under the assumption that the core is capable of one instruction per clock

719 Unique folders in this sheet		17 Spinal/Scala	
8	up_cores		

<https://github.com/fayalalebrun/awesome-spinalhdl> (17) scala/spinal CPUs
