_uP_all_soft opencores or folder prmary link style / gata Dff 2 2 blk F 2 tool MIPS clks/ KIPS ven 0 src file top file by chai pt 2 dat inst ladrs start last secondary web FPGA status note worthy comments Small soft core uP Inventory ©2025 James Brakefield Opencore and other soft core process | 270 | ## | 14.7 | 0.33 | 1.0 | 36.5 | X | vhd| | 1 | cosmac | Y | asm | N | N | 64K | 64K | Y | 100 | 17 | 67 | ## | 14.7 | 0.33 | 1.0 | 45.0 | X | X | vhd| | 14 | 6f | Y | asm | N | N | 64K | 64K | Y | 100 | 18 | H | 14.7 | 0.33 | 4.0 | veriog | 3 | cofp1802 | Y | yes | N | N | 64K | 64K | Y | b.c beta Eric Smith 1802 8 8 kintex-7-3 James Brakef 244 1802 8 8 kintex-7-3 James inferre 598 AKA COSMAC ELF of 1976 Fmax is for bare core, runs CamelForth smac ub.c beta Eric Smith uses PIXIE graphics core modified to use block RAM erilog1802 1802 8 8 kintex-7-3 James errors all except RAM in one source fil errors James Bowma runs CamelForth ub.c beta Steve Teal 1802 8 8 **zu-3e** James area o 247 136 6 2 427 ## v21.1 0.33 12.0 47.6 LX vhdl 6 pico_basid Y yes N 64K 64K Y 52 2016 2016 VHDL 1802 Core with TinyBASIC tiny Basic in ROM, Interrupts & DMA not impl 802-pico-bas X scala 8 toplevel Y asm N N 64K 64K Y 100 1802 8 8 0.33 1.0 osmacELF da stable Winston Lowe AKA COSMAC ELF of 1976 instructions on using Scala 376 ## 14.7 0.16 4.0 66.0 X verilog 7 i4004 N 4K 4K N coded 1802 using mcc uco s_180x Zoltan Peki alpha Reece Pollack 4004 4 4 kintex-7-3 James Braket 4004 was multi-chip 4004 CPU & MCS-4 alpha Andre Fachat kintex-7-3 James Brakef 4424 69 ## 14.7 1.00 4.0 3.9 X vhdl 13 gecko65k Y extended 6502 AKA 65K with 16, 32 or 64 bit data 200 mm v3.2 0.33 d.0 32.1 X Y verilog 5 (chip_602 Y ver N 64K 64K Y 106 mm v3.2 0.33 d.0 18.4 verilog 2 (cpu yes N N 64K 64K Y 120 mm 14.7 0.33 d.0 10.6 X verilog 2 (cpu yes N N 64K 64K Y 120 mm 14.7 0.33 d.0 40.6 X verilog 2 (cpu yes N N 64K 64K Y 1 cycle accurate generated from transis also author of two Forth TTL machines hip 6502 k Andrew Holme 6502 8 8 spartan7- James Brakef 514 767 6 James sparta 476 111 6 lybug partan7 stable Arlet Ottens 6502 8 8 intex-7-3 James Brakef 407 2007 2018 ilog-6502 erilog-6502 eithub.c stable Arlet Ottens 6502 8 8 zu-3e James Brakef 475 112 6 333 ## v21.1 0.33 3.0 77.2 X verilog 2 cpu ves N N 64K 64K Y 2007 2018 sync memory, e.g. use block RAM 2 204 ## 14.7 0.67 4.0 57.1 Verilog 5 gop16 Yes N N 4G 4G 370 ## v21.1 0.33 3.0 124.6 X Verilog 26 cpu Yes N N 64K 64K Y 16-hit data RAM "bytes alpha Arlet Ottens boot ROM mapped to LUTs rilog-65C02 alpha Arlet Ottens 6502 16 8 zu-3e James Brakef 327 98 6 2011 2021 used in 100MHZ 6502 DIP module rewritten for 6LUTs, spartan6 version has blace 6502 8 8 kintex-7-3 James Brakef 575 291 ## 14.7 0.33 4.0 41.7 AX vhdl 7 T65 Y yes N N 64K 64K Y stable Daniel Wallner 6502, 65C02 & 65C816; wide use AGX Y verilog 26 top Y yes N Y 64K 64K Y 3 AGX Y verilog 19 top Y yes N 256 256 Y projects for cmod-a7, de10, tang9K, t written from scratch, uses 8-digit display board c6502 Dave Nardella 6502 8 8 James was m 1074 382 6 12 42 ## v23.2 0.80 1.0 31.3 AGX Y verilog 26 top 6502 8 8 artix7 2024 h 6502 n Dave Nardella linked in page has full description web page also has soft 6502 for Gowin, Xilinx stable David Banks 6502 8 8 kintex7-3 James bare c 636 144 6 258 ## 14.7 0.33 3.0 44.7 X Y vhdl, Verilog T65 2014 2019 AX Y vhdl lectronfpga eithub.c mature David Banks 6502 8 8 Y ves N N 64K 64K Y 2014 2020 Acorn Electron ULA in various FPGAs uses T65 core stable David Kessne kintex-7-3 James Brakef 193 ## 14.7 0.33 4.0 24.6 X vhdl 5 free6502 Y yes N N 64K 64K Y 14.7 4.0 verilog 22 t6507lp Y verilog 22 t6507lp Y verilog 22 t6507lp Y verilog 22 t6507lp Y verilog 1 verilog 22 t6507lp Y verilog 1 verilog 22 t6507lp Y verilog 1 verilog 22 t6507lp Y verilog 22 t 507lp beta Gabriel Oshiro, Samue 6502 8 8 spartan-6 James errors 2009 2010 for use in ATARI 2600 6502 8 8 kintex-7-3 James Brakef 4942 targeted to LCMXO2280 ttice6502 beta Ian Chapman u6502 true stable Jens Gutschmid kintex-7-3 James Brakef 1678 cycle accurate veb page update only stable Jens Gutschmidt 6502 8 8 spartan-6 James latch v 4794 2008 2018 cycle accurate mature Michael Morris 6502 8 8 spartan-6 James Brakef 466 2013 2020 also a m65c02a version micro-coded via F9408 soft sequencer 7U-3e 0.33 2.0 62.2 X verilog 15 minicpu_c Y N 64K 64K Y 31 6502 8 8 spartan-6 Michael Morr 276 6 104 2017 RE: 8-bit CPU challenge of Arlet Ottens inicpu mor ri: Michael Morris simplified 6502, see m65c02a A vhdl N 65K 65K ga-bbo n/mikes Mike Stirling w.ip-arch.ip/ stable Naohiko Shimizu 6502 8 8 arria-2 James Brakef 483 110 ## g13.1 0.33 4.0 18.8 X sfl & Tl 8 m65cpu Y ves N N 4K 4K Y 2001 2002 beta Oleg Odintsov 6502 8 8 kintex-7-3 James Brakef 824 105 6 176 ## 14.7 0.33 4.0 17.7 ALX verilog 2 ag_6502 yes N N 64K 64K Y 2012 2012 verilog code generation, "phase level accurate 6502 8 8 kintex-7-3 James bash script 6 ## 14.7 0.33 2.0 X Y vhdl 114 machine Y yes N N 64K 64K Y Enhanced c65 running in FPGA seeks high performance ega65 Paul Gardner-Stepher 6502 8 8 spartan7 James too ma 431 296 6 ## v23.2 0.67 2.0 X Y vhdl 114 Y yes N N 64K 64K Y Enhanced c65 running in FPGA very large SOC with many builds & test nega65 Paul Gardner-Stephen 6 2 156 ## 14.7 0.33 4.0 5.8 X Y vhdl 26 fpga64_cd Y yes N N 64K 64K Y yn stable Peter Wendrich kintex-7-3 James Brakef 2210 altera top level schemati 6 197 ## 14.7 0.33 4.0 26.2 X verilog 18 bc6502 yes N N 64K 64K Y bc6502 beta Robert Finch 6502 8 8 kintex-7-3 James Brakef 619 2012 2012 bare source 286 ## v21.1 0.33 4.0 40.4 X verilog 18 bc6502 yes N N 64K 64K Y 6502 Kc Rvu Koiiro 6502 8 8 zu-3e James bare c 868 131 6 250 ## v21.1 0.33 3.0 31.7 X vhdl 23 v6502 Y yes N N 64K 64K Y 6502 with extras: 16-bit stack pointer www.voutube.com/watch?v=K3iH-f_r80E stable Stephen A Edwards 6502 8 8 kintex7-3 James Brakef 1416 654 6 8.5 159 ## 14.7 0.33 4.0 9.2 AX Y vhdl 19 de2_top Y yes N Y 64K 64K Y 2007 2022 emulation of Apple II computer apple2fpga replaced Altera PLL with stub stable Stephen A Edwards emulation of Apple II computer replaced Altera PLL with stub n/Steve- Steve Teal 2022 2022 cycle accurate, passes Klaus Dormann 6502 functional tests, has uart 1.5 370 ## v21.2 0.33 4.0 63.0 X vhdl 5 apple1 Y yes N 64K 64K Y /Steve- Steve Teal cycle accurate, passes Klaus Dormann 6502 functional tests, has uart zu-3e James Brakef 6 2 196 ## 14.7 0.33 4.0 64.2 X verilog 1 mcl65 Y yes N N 64K 64K Y 6 2 196 ## 14.7 0.33 4.0 49.6 X verilog 1 mcl65 Y yes N N 64K 64K Y rcl65 w.mic stable Ted Fried 6502 8 8 atrix-7-3 Ted Fried 252 2017 2021 microcoded, cycle exact excellent micro-coding LUT counts rcl65 6502 8 8 kintex-7-3 James inserte 326 2017 2021 stable Ted Fried microcoded, cycle exact excellent micro-coding LUT counts 225 0.33 3.0 A whol 29 vestering 1 20 vestering 1 20 vester N N 64K 64K V 25 vester N N 0 64K 64K V 25 vester N N N 64K 64 6502 8 8 kintex-7-3 James Brakef 1052 et_fpga stable Thomas Skibo 65c816 Kc Valerio Venturi 6502 8 8 cyclone-IV Valerio Ventu 1693 2011 2023 6502 with extras: 16-bit stack pointer https://www.youtube.com/watch?v=K3jHnamed v6502WS to v65c816, softce https://www.youtube.com/watch vhdl stem01 beta John Kent, David Burne 6801 8 8 kintex-7-3 James Brakefield 14.7 0.33 4.0 Y yes N N 64K 64K Y 4 46 ## 14.7 0.33 4.0 1.7 X Y vhdl 21 cpu68 Y yes N N 64K 64K Y stable John Kent, David Burne 6801 8 8 spartan-3 James Brakef 2235 stem68 cyclone-3 James Brakef 1507 4 3 73 ## 14.7 0.33 4.0 4.0 A vhdl 15 wb_cyclor Y yes N N 64K 64K Y 6 1 3 31 ## 14.7 0.33 4.0 1.8 X verilog 6 HD63701_CORE N N 64K 64K Y tem6801 stable Michael L. Hasenfra 6801 8 2003 2009 based on John Kent's 6801 tested on Apex20K, Cyclone & Straix boards spartan-6 James Brakef 141 Used in Atari game console, 6801 clone? planning Tsuyoshi Hasegawa r6803 stable Dukov partan7 James Brakef 1618 1223 6 83 ## v23.2 0.33 3.0 5.7 X system 2 mc6803 Y yes N N 64K 64K Y sed on System68 and System01 by John E. Kent, translated CPU core from VHDL 6803 8 8 f6805 proprietar Hitech Global 6805 8 8 stratix-1 Hitech Global 1690 4 83 0.33 4.0 4.1 A proprietary Y yes N N 64K 64K Y 6805 data sheets beta John Kent, David Burne 6805 8 8 kintex-7-3 James Brakef 834 204 ## 14.7 0.33 4.0 20.2 X Y vhdl 10 System05 Y yes N N 64K 64K Y 2003 2009 stable Ulrich Riedel 300 ## 14.7 0.33 4.0 22.2 X vhdl 1 6805 yes N N 64K 64K Y kintex-7-3 James Brakef 1112 485 ## v21.1 0.33 4.0 36.2 X vhdl 1 6805 68c05 & 68c08 very different Fmax stable Ulrich Riedel 6805 8 8 zu-3e James vivado 1106 117 6 yes N N 64K 64K Y 101 ## 14.7 0.33 4.0 3.6 X vhdl 1 x68ur08 yes N N 64K 64K Y stable Ulrich Riedel 3hc08 6808 8 8 kintex-7-3 James Brakef 2290 8hr08 stable Ulrich Riedel 6808 8 8 **zu-3e** James vivado 1875 128 6 164 ## v21.1 0.33 4.0 7.2 X vhdl 1 x68ur08 yes N N 64K 64K Y
145 ## q18.0 0.33 3.0 9.5 ALX B verilog 5 MC6809 Yes N N 64K 64K Y 44 68c05 & 68c08 very different Emax beta Alejandro Paz Schmid 6809 8 6309 op-codes not implemented James Brakef 1680 arria-2 309 6309 beta Alejandro Paz Schmidt 6809 8 kintex-7-3 James Brakef 1996 370 6 175 ## 14.7 0.33 3.0 9.7 ALX B verilog 5 MC6809 Y yes N N 64K 64K Y 44 13 8 133 ## q14.0 0.33 3.0 8.6 ALX B verilog 5 MC6809 Y yes N N 64K 64K Y 44 13 8 6309 op-codes not implemented 09 6309 beta Alejandro Paz Schmidt 6809 8 8 stratix-5 James Brakef 1711 6309 op-codes not implemented spartan7- James vivado 1592 366 6 309 6309 100 ## v23.2 0.33 3.0 6.9 ALX B verilog 5 MC6809 Y yes N N 64K 64K Y beta Alejandro Paz Schmidt 6809 8 8 6309 op-codes not implemented does not match timing results of zynq+ 09 6309 beta Alejandro Paz Schmidt 6809 8 8 kintex-u3 James vivado 1656 367 6 185 ## v23.2 0.33 3.0 12.3 ALX B verilog 5 MC6809 Y ves N N 64K 64K Y 370 ## v21.1 0.33 3.0 23.7 ALX B verilog 5 MC6809 Y ves N N 64K 64K Y 6309 op-codes not implemented does not match timing results of zynq+ beta Alejandro Paz Schmidt 6809 8 8 zu-3e James vivado 1716 367 6 6309 op-codes not implemented does not match timing results of zynq+ beta Alejandro Paz Schmidt kintex-u3 James vivado 1595 367 6 6309 op-codes not implemented 309 6309 6809 8 8 200 ## v23.2 0.33 3.0 13.8 ALX B verilog 5 MC6809 Y yes N N 64K 64K Y does not match timing results of zynq+ 107 ## 14.7 0.33 3.0 6.0 X Y vhdl, Verilog cpu09 Y yes 64K 64K Y 6809 8 8 kintex7-3 James bare c 1958 206 6 pro6502 stable David Banks 2014 2019 c6809e beta Flint Welle 6809 8 8 kintex-7-3 James gate level primitives er 6 14.7 0.33 3.0 vhdl 26 core_6809 Y yes N N 64K 64K Y 44 13 8 1999 oco3fpga mature Gary Becker 6809 8 8 spartan7 James Kent's 1536 195 6 78 ## v23.2 0.33 3.0 5.6 X verilog 39 cpu09l 12 Y ves N 64K 64K 44 13 8 2007 2015 uses John Kent's 6809 & adds color cd altera project with 6809 & 6502 uPs mature Gary Becker 0.33 3.0 A Y verilog 39 coco3fpga Y yes N 64K 64K 44 13 8 2007 2015 uses John Kent's 6809 & adds color co altera project with 6809 & 6502 uPs co3fpga nc6809 stable Greg Miller 6809 8 8 spartan6 James errors 4510 454 6 ## v23.2 0.33 3.0 X verilog 6 demo_rod Y yes N N 64K 64K Y 44 13 8 2016 202 Cycle Accurate MC6809 Core emphasis on cycle accuracy, DIP replacemer 6 4 1 88 ## 14.7 0.33 3.0 6.0 AX Y Vhdl 40 cpu09l Y Yes N N 64K 64K Y 44 13 8 4 4 3 70 ## q18.0 0.33 3.0 3.4 A Verilog 12 jtkcpu Y yes N N 64K 64K Y 44 13 8 stem09 stable John Kent, David Burne 6809 8 8 kintex-7-3 James Brakef 1631 from John Kent web page opencores download URL incorrect, use col E Jose Tejada Gomez 6809 8 8 cyclone3 Jose Tejada G 2290 gaming uP, compatible with Konami's docs have ISA comparison 6809/6309, 6809 8 8 8 artix-7 James no tim 1428 530 6 8 112 ## v32.2 0.33 3.0 8.6 X Y veriog 96 soc.top 97 yes N 64K 64K Y 44 13 8 6 6809 8 8 8 artix-7 Kevin Phillips 1464 505 6 8 112 ## v32.2 0.33 3.0 8.6 X Y veriog 96 soc.top 97 yes N 64K 64K Y 44 13 8 6 Compact & Efficient Pipe'd 6809 uP IF masters thesis, full testbench, ucoded ırbo9 WIP Kevin Phillipson WIP Kevin Phillipson rbo9 competes well against other 8-bitters four videos, see github page 6809 res.org/prc Robert Finch 6809 8 8 artix-7 Robert Finch 4200 4 120 ## v21.2 0.33 4.0 2.4 X Y system 21 rf6809 Y yes N 16M 16M Y 44 13 8 5 120 ## v21.2 0.50 4.0 2.3 X Y system 21 rf6809 Y asm N 64G 64G Y 44 13 8 2022 2024 Different from rtf6809: 24-bit adrs, or 8-bit version, has inst. Cache 6809 res.org/prc Robert Finch 6809 12 12 artix-7 Robert Finch 6500 2022 2024 re Different from rtf6809: 36-bit adrs, or 12-bit version, has inst. Cache 6 1 2 106 ## 14.7 0.33 4.0 1.2 X verilog 4 rtf6809 Y yes N N 64K 64K Y 44 13 8 2012 2015 6809 with 32-bit "FAR" addressing see also rf6809 variant f6809 c alpha Robert Finch 6809 8 8 kintex-7-3 James many 7506 ltium/TSK51A proprietar Altium 8051 8 8 spartan-3 Altium 1890 482 4 1 50 0.33 6.0 1.5 ALX proprietary Y ves N N 64K 64K Y 2004 2017 CR0140.pdf, CR01 frozen, asm. C. C++, schem, VHDL & V clock is 50MHz, #s for other fogas 8051 8 8 kintex-7-3 James Brakef 1942 6 1 147 ## 14.7 0.33 4.0 6.2 AX vhdl 17 T8032 Y yes N N 64K 64K Y stable Andreas Voggeneder 2002 2010 8052 & 8032 proprietar CAST Inc Y yes N 64K 64K Y Y yes N 64K 64K Cast has uP related IP several versions, FPGA kits ast 8051 8051 8 8 virtex-6 CAST | 820 sli 1800 6 2 81 ## 12.1 0.33 3.0 5.0 X proprietary 32 200 ## 14.7 0.30 1.0 35.3 ALX proprietary 8051 8 8 virtex-5 Digital Core D 1699 1999 1999 also PIC, HC11, 68000, 680x, d32pro full system with RAM 8051 proprietar Digital Core Design 127 ## 14.7 0.33 4.0 5.3 AX | verlog 74 0c8051 kt V yes N N 64K 64K Y | 127 ## 14.7 0.33 4.0 2.3 X | vhdl 49 mc8051ct V yes N N 256 64K Y | 154 ## 14.7 0.33 6.0 8.3 AX | vhdl 49 mc8051ct V yes N N 256 64K Y | 154 ## 14.7 0.33 6.0 8.3 AX | vhdl 8 | gbt/s2_m V yes N N 64K 64K Y | 154 ## 155 rbo8051 beta Dinesh Annayya 8051 8 kintex-7-3 James Brakef 1985 ncludes perpherials nc8051 stable Helmut Mayrhofer 8051 8 8 kintex-7-3 James Brakef 3022 1999 2013 fast 8051, version available with floating-point by David Lundgrer 8051 8 8 kintex-7-3 James Brakef 1022 2012 2018 beta Jose Ruiz targeted to balanced ~ 6 clocks/inst 339 8# 147 0.33 40 11.1 X vering 2 e855 1 Ves N N 64K 64K Y vering 1 130 8# q18.0 0.33 3.0 A system veril Puberain Y ves N Y 64K 64K Y 41 130 8# q18.0 0.33 3.0 6.0 A system? 35 P51 681 Y yes N Y 64K 64K Y 8051 8 8 kintex-7-3 James Brakef 1031 3051 stable Li Xinbing ulserain errors PulseRain Tech LLC 8051 8 8 arria-2 James missing files 2017 2018 intended for Max10 clk/inst, intended for Max10 ms8051mini 8051 core includes several on-chip peripherals, like timers and counters 8051 core includes several on-chip peripherals, like timers and counters

_uP_all_soft	opencores or	status	author	style /	ata sz st sz	FPGA	repor com		off 5	를 plk	F age	tool MIPS	clks/ KIP:		o src #src	top file	tool	fltg :	max max	byte 별	adr #	pıp e	start last	secondary web	note worthy	comments
mcl51	http://www.mir	ctable	Ted Fried	8051	8 8	artiv. 7. 2	Ted Fried	317		E Idili	180	vei /ilisi	,				V voc			duis #	mou reg	lon	2016 2021	https://github.com	micro-coded	
dalton 8051	www.cs.ucr.edu	stable	Tony Givargis	8051	0	UITIN / J	-3 James see i8	JAL	1350 6	1 0.5	105 ##	0.5.	1.0 12	.0 /	vernog 3	i8051 all	Y ves	N	N 64K 64F	(Y		 	1999 2003	https://ics.uci.edu	ASIC	
i8051	https://github.c	stable	Tony Givargis	8051	8 8		-3 James see d		1325 6	1 0.5		14.7 0.33	4.0 3	.2 X	vhdl 9	i8051_all	Y yes	N	64K 64F	Y			1999 2016	https://github.con	author has book & course	Embedded System Design: A Unified Hardwar
i8051	https://github.c	stable	Tony Givargis	8051	8 8		7 James see d		1339 6	0.5	48 ##	v24.1 0.33	4.0 2	.0 X	vhdl 9	i8051_all	Y yes	N	64K 64F	Y			1999 2016	https://ics.uci.edu	author has book & course	Embedded System Design: A Unified Hardwar
vm80a	https://github.c	untested		8080 8080	8 8	cyclone-		607 f 1508			104	14.7 0.33	8.0 3		verilog	0000			64K 64H				2014 2018 2018			rse engineered from silicon die, 607 4LUTs, 104N
i8080-vhdl ep8080	https://github.c	beta	Brendan Fennell C.H. Ting	8080	8 8		James Brake -3 James Brake					14.7 0.3		.4 X	vhdl 14 vhdl 4	ep80	Y yes	N	N 64K 64F		1	-	2018	8080 data sheets	implemented invaders game initialized Lattice memory blocks	work related to eP16
light8080	https://opencor	stable	lose Ruiz, Moti Litoche	8080	8 8		-3 James Brake			1	247	14.7 0.33			verilog 5		Y ves	N	N 64K 64F	C Y			2007 2019			er older versions have both VHDI & Verilog
pmd85	https://github.c	om/PetrN	PetrM1	8080	8 8									Α	Y system 28	sys_top	Y yes	N	64K 64H	Y			2021	https://www.yout	Czechoslovakian PC using Intel 8080	Clone, for use in MISTer
cpu8080	https://opencor	stable	Scott Moore	8080	8 8	kintex-7	-3 James Brake	f 1179	6		299 ##	14.7 0.33	9.0 9	.3 X	verilog 1	m8080	Y yes	N	N 64K 64F	Y			2006 2016		includes VGA display generator, thre	ee variants
sys9080	https://github.c		Zoltan Pekic	0000	8 8		<u> </u>				\vdash			¥	vhdl 15	sys9080	Y yes	N	N 64K 64F	Y	-	_	2017 2023	https://opencores		lice series of devices AMD 1978 51 pge ap note
gl85 ssppu	http://simlab.ed	stable	Alex Miczo redoste	8085 8085	8 16	KIIICA /	-3 James gate	level desig	gn 6	\vdash	\vdash	14.7 0.33	4.0	- ^	vhdl 1 Y vhdl 20	i8085	Y yes	N	64K 64F	Y V 5		-	1993	http://www.fpga.	also a TTL implementation in VHDL SAP-1 (Simple-As-Possible) architect	complete 8-bit uP software & games
ер994а	https://github.c	stable	Erik Piehl	9900	16 16	kintex-7	-3 James Brake	f 1340	6	5	286 ##	14.7 0.83	3.0 59	.0 X	vhdl 10				N 64K 64F		16		2016 2019	https://hackaday.	TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
ep994a/icy99	https://github.c	stable	Erik Piehl	9900	16 16	5						0.83		L	verilog 29		Y yes	N	N 64K 64F	Y	16		2016 2023	https://hackaday.	TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
copro6502	https://github.c	stable	David Banks	32032	32 16		3 James bare		6		##	14.7 1.00		Х					64K 64F				2014 2019	https://stardot.org	32016	floating-point is separate co-processor
m32632 ao68000	https://opencor		Udo Moeller Aleksander Osman	32032 68000	32 8		-3 James Brake		6			14.7 1.00 013.1 0.67							Y 4G 4G		24	_	2009 2019	http://cpu-ns32k.i	net/	21.97 VAX Mips at 50MHz (Cyclone IV)
aoocs	https://opencor https://github.c	beta beta	Aleksander Osman	68000	16 16	arria-2	James Brake James Brake		A			q13.1 0.67				annes	om ves	N	4G 4G	Y			2010 2012		uses microcode, instruction prefetch uses ao68000 core, Amiga chip set	
aoocs	https://github.c		Aleksander Osman	68000	16 16		1 James Brake	_	4	2 67		q18.0 0.67					om yes	N	4G 4G	Y			2010 2011		uses ao68000 core, Amiga chip set	
aoocs	https://github.c	beta	Aleksander Osman	68000	16 16	cyclone-	2 Aleksander 0	26227		2 65	##	q10.1 0.67	4.0	А	Y verilog 22	aoOCS	om ves	N	46 46	Y			2010 2011		uses ao68000 core, Amiga chip set e	en Wishbone Amiga OCS SoC
aoocs	https://github.c		Aleksander Osman	68000	16 16	kintex-7	-3 James altera	pimitive	s 6		##	14.7 1.00	1.0	A	Y verilog 22	aoOCS	om yes	N	4G 4G	Y			2010 2011		uses ao68000 core, Amiga chip set e	
terracresta	https://github.c	beta stable	Darren Olafson David Banks	68000 68000	16 16	literace 7	3 James bare	<u> </u>	-	-	##	14.7 1.00	3.0	A X	verilog 50		Y yes	N	4G 4G 64K 64H	Υ	16		2018 2022 2014 2019		FPGA compatible core of Nichibutsu 68000	N fx86k & t80 cores
copro6502	https://github.c	stable	Frederic Requin	68000	22 16		Freder speed		4	H .	180	1.00			Y vhdl, Verilo verilog 1		Y yes	N	4G 4G	Y	16		2009 2014	ittps://staruot.or	for use with Minimig	micro-coded on stack machine
j68	https://github.c	om/fredre	Frédéric Requin	68000	16 16		Frédéric Req		4	9	90	1.00			verilog 38		yes	N	N 64K 64F	Y	16		2018			C Stack based CPU with Forth-like microcode
apollo_68080	http://www.api			68000			V Gunnar von	_							vhdl		Y yes	N	4G 4G	Y	32		2012 2022	http://www.apollo	sells Amiga card, "68080" with 64-b	
v1_coldfire	https://www.sil	proprieta	IPextreme	68000	16 16		3 freescale		4		80	0.89	1.0 14	.2 A	verilog	1	Y yes	N	N 4G 4G	Υ	16		2008	https://www.silva	free for Altera	3500 LUTs on Stratix-III
whitham_68k fx68k	https://www.jw	errors	Jack Whitham	68000 68000	32 16 16 16		James no to James Brake		1504 6	Η.	100 ##	14.7 0.67 v23.2 1.00		r v	vhdl system 3	fx68k	Y asm		4G 4G		16		2002 2003 2018 2021	https://gith.uk	university project, 68020 subset	read thesis, code generator for top modules um.com/viewtopic.php?f=28&t=34730#p358139
mc68kods	https://sites.an	beta	Jorge Cwik Olivier De Smet	68000			James Brake James error			+		14.7 1.00		۸ د.		mc68kods	Y yes	14	40 46	+	16		2018 2021	nteps.//gitnub.com	SOC for HP9816 computer emulation	
rf68000	https://opencor		Robert Finch	68000		zu5e	James missi		"	H	"	1.00	0.0	+	system 7	rf68000	Y yes	N	N 4G 4G	Y	16		2008 2024		mc68000 similar core, BCD instructi	
rtf68ksys	https://opencor	alpha	Robert Finch	68000	16 16	spartan-	3 James need	t 13639	4	12 1/		14.7 0.67		Х	Y verilog 49	rtf68kSys	Y yes	N	N 4G 4G	Υ	16		2011 2011	https://github.com	based on Tobias Gubener's TG68	
k68	https://opencor		Shawn Tan				-3 James Brake					14.7 0.67			verilog 15	k68_cpu	Y yes	N	N 4K 4G	Y	16		2003 2009		68K binary compatible	
tg68	https://opencor		Tobias Gubener				-3 James Brake		6		44 ##	14.7 0.67	4.0 3			TG68_fast	Y yes	N	N 4G 4G	Y	16		2007 2012		TG68 - execute 68000 Code	for use with Minimig
tg68kc suska-III	https://opencor	stable beta	Tobias Gubener Wolfgang Forster	68000		arria-2	-3 James Brake James Brake				CC ##	0.67		.3 A	vhdl 3 vhdl 11	IG68docc	Y yes	N	N 4G 4G N 4G 4G	Y	16		2013 2021 2003 2013		68020 ISA (68000, 68010 & 68020 of for use as an Atari ST	choice)
neogeo	https://eithub.c	om/Maza	Murray Aickin	68000, z80	16 16	airia-2	Jannes brake	7300	_ ^		33 ##	q13.1 0.01	4.0 1		Y verilog	WIOOKOOI	1 yes	14	40 40	+ +	1	1	2023	https://en.wikiped		de CycloneV, open hardware, retro gaming
hc11core	http://www.gm	stable	Green Mountain Comp	68HC11	8 8	kintex-7	-3 James Brake	f 2190	6		127 ##	14.7 0.33		.8 X	vhdl 1	hc11rtl	Y yes	?	N 64K 64H	N 53	8		2000	6811 data sheets	restricted use license, with correction	
system11	https://opencor		John Kent, David Burn	68HC11	8 8		-3 James Brake					14.7 0.33			Y vhdl 17	cpu11	Y yes	N	N 64K 64F	Y			2003 2009	http://members.o	known bugs & untested instructions	5
gup	https://opencor	stable	Kevin Phillipson				James Brake	f 925	A	1 1	127 ##	q13.1 0.33	4.0 11	.3 A	vhdl 25	gator_upr	Y yes	N	N 64K 64H	(Y	.		2008 2011	https://www.mil.u	top level is schematic	
legv8 legv8	https://github.c	om/Guilhi	Guilherme Dias Matthew Olsson		64 32		-3 James Brake	f 884	6	1 2	137 ##	14.7 1.00	1.0 155	.0	vndl 11 verilog	polileg	Y yes	N	4G 4G	Y 9	32		2021		Monocycle uP in VHDL, subset of th another implementation	legv8 from Patterson & Hennessy 2017
legv8	https://github.c	om/nxbyt	nxbyte	AA64	64 32		Journey Brake	004	Ť		137	24.7 2.00	1.0 133		verilog 6	arm_cpu	Y ves	N		Y 9	32		2018			single-cycle, pipelined & with hazard detection ar
legv8	https://github.c	stable	Seninha phillbush		64 32										verilog 28		Y asm	N	4G 4G	Y 10	32		2018 2019		single cycle & pipeline versions	course project
legv8	https://github.c	om/nexts	Warren Seto				-3 James Brake		6	Н.		14.7 1.00	1.0		B verilog 2	arm_cpu	Y yes	N	4G 4G	Y 9	32	-	2018 2019		coursework, limited ISA, 3 versions	single cycle, inst: LDUR, STUR, ADD, SUB, ORR,
legv8 legv8	https://github.c	stable stable	Warren Seto Warren Seto	AA64 AA64			-3 James Brake -3 James Brake	f 884	280 6	2		14.7 1.00 14.7 1.00	1.0 215	.1 X	B verilog 2 B verilog 2	arm_cpu arm_cpu	Y yes Y yes	N	4G 4G	Y 9	32		2018 2019		coursework, limited ISA, 3 versions coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, B
e0c6200	https://github.c	om/agg23	Adam Gastineau	accum	4 12		-3 Jailles blake	004	-	H -	13/ #	14.7 1.00	1.0 133	A	Y system 54	cou	Y	N	46 46 4K		1 32		2023 2023			/MiSTer, based on Epson E0C6200 uP
sap	https://opencor	stable	Ahmed Shahein	accum	8 8		-3 James no LU	л 48	6		200 ##	14.7 0.10	4.0 104		vhdl 15	mp_struct		N	16 16				2012 2022	https://shirishkoir	Simple as Possible Computer from N	
ben_eater_up	https://github.c	om/ajithc	Ajith Thomas	accum	8 8											test_cpu)		2020	https://eater.net/		lding an 8-Bit breadboard computer
blue cardiac	https://opencor	stable	Al Williams Al Williams		16 16		3 James remo		4	-		14.7 0.67						N	4K 4K			-	2009 2010		derived from Caxton Foster's Blue CARDboard Illustrative Aid to Comp	
eight32	https://opencor	om/robin	Al Williams Alastair M. Robinson	accum	32 8		4 Alasta appro		4		133	14.7 0.30			vhdl 17								2013 2019	https://www.cs.di	5-bit op-code & 3-bit reg #	full tool set, see github page for ISA description
mano-compute	https://github.c	om/Amin	Amin Aliari		16 16	spartan7	James multi	- 332	60 6		71 ##	v23.2 0.67			vhdl 19	sayeh	Y	N	4K 4K	N 25			2020	https://en.wikiped		ro different use of sayeh: simple & yet enough
magic-1	http://www.hor	nebrewcp	Bill Buzbee	uccum	8 8									\perp	schematic		Y yes	N					2004 2014	https://hackaday.	TTL computer, 6809ish, schematics	
495_cpu	https://github.c	om/Totor	Brian Cheng		8 16		A to see a Post of	6 4750	6	Н.,	222 ##	14.7 0.17	400	.2 X	vhdl 6		Y	N		Y 14			2019 2020		very basic	simple & complete doc
classic_HP_cale	https://github.c	stable stable	Brian Nemetz Bruce Land	accum	56 10		3 James Brake Bruce Land	f 1750 186		1 1	233 ##	q8.0	10.0 2	.Z X	vhdl 15 verilog 1		1	IN	30 4K	N 40	++	1	2012		Cornell ECE576	35 includes LED display driver & UART, for Papilio basic core is scomp, used by up3 & de2 top'
nibblercpu	https://github.c	om/bchar	Bryan Chan	accum	4 8		James comb				##	v23.2 0.16	1.0		system 24		Υ	N	Y 4K 4K				2017	http://www.raysk	originally a TTL project	https://www.bigmessowires.com/nibbler/
vhdl_cpu	https://github.c	om/CGras	Charles Grassin	accum	8 16		Charles Gras		116 4			14.7 0.20	2.0			computer	Y asm	N	N 256 256	5 N 14	1		2017 2020	http://charleslabs	educational, very simple	case statement program
non-von-1	https://www.ch	stable	Christopher Fenton	accum	8 8		-3 James Brake				000	14.7 0.33	2.0			nonvonto	p no	N		Y 30)		2018		SIMID in tree structure	A & B regs, instructions broadcast
td4	https://github.c		cielo_ee				3 James Brake		 -	+		14.7 0.20	1.0 392		1011100 0		<u>.</u>	n-		Y	1 -	-	2012 2015	haran Haran	PTER TO A SECURITION OF THE PERSON OF THE PE	very small uP
pt13	https://opencor	stable mature	Daniel Ogilvie Daniel Roggen	accum			-3 James Brake -3 James Brake		6	\vdash		14.7 0.3			verilog 1 vhdl 14		Y asm	IN	Y 64K 8K	Y 40	3 4	1	2011 2018	nttps://www.edn.	PT13 is optimized to be completely UoS Educational Processor	er micro-code & register updates, minimal ISA inspired by x86 ISA
c88	https://opencor		Daniel Roggen Daniiel Bailev				-3 James Brake -3 James Brake		-			14.7 0.3			vhdl 25		Y asm	N	8 256	Y 10	3 4		2014 2017	https://www.vout	only 8 memory locations	used 3658 Dff. doesn't infer block or LUT RAM
c88	https://github.c	alpha	Daniiel Bailey	accum	-		3 James Dff ge		4	2		14.7 0.3	1.0 6		*****	C88	Y asm	N	8 256	Y 10	1 8		2015 2015	https://www.yout	only 8 memory locations	used 3785 Dff, doesn't infer block or LUT RAM
sbc6502	https://github.c		Dave Nardella	accum	8 8		no ou	tputs						GIX			Υ	N	256 256	5 Y 9			2024	https://www.linke		ir linkedin doc for both minicpu & 6502
agcnorm	https://opencor	beta	Dave Roberts	accum	15 15		3 James Brake		1115 4	2	20 ##	14.7 0.66	1.0 3			AGC	Y			N 11	1	\perp	1962 2012	http://klabs.org/h	Apollo Guidance Computer via 3-inp	
agcnorm	https://opencor	beta mature	Dave Roberts Dennis Kuschel	accum			3 James Brake -3 James Brake		1110 6			14.7 0.66				AGC	Y	N	4K 72F		1 1		1962 2012 2010 2023	http://klabs.org/h http://mvnor.org/	Apollo Guidance Computer via 3-inp originally in TTL, avail. as a kit	my4th: micro-coded, bit serial, runs Forth
mycpu mcu8	https://onenco	alpha	Dimo Pepelyashev	accum	8 8		-3 James Brake -3 James Brake	f 274		H		14.7 0.3			vhdl 16			IN	256 256		+-		2010 2023	ntcp.//mynor.org/	asm, simulated, builds?	mysem. micro-coded, bit serial, runs Forth
pcycle	https://github.c	om/domi	Dominik Salvet		4 8		J.J.IIICJ GI GRE	2/4	ΙŤ		1 2 2 7 77		1.0 300		vhdl 5	pcycle	Y	N	Y 16 128				2015 2021			linecraft, 1st custom VHDL design by author
multicomp	https://github.c	om/dougg	Doug Gilliland	accum	8 8									Α									2021	https://hackaday.	6502, 6800, 6809 & Z80 on Cyclone	II console available
EC16_on_ICE	https://github.c	om/Edgar	Edgar Conzen	accum		ice40	Edgar Conze			1	20	r23.1 0.67	2.0 7	_		ec16_top		N				\perp	2023 2024		designed FPGA board, Lattice Radia	
nibblercpu	https://gist.gith	ub.com/e	erin candescent				James Brake					v23.2 0.16			vhdl 1 B vhdl 3	nibblercpu	Y		Y 4K 4K		1.	-	2014	https://www.bigm	4-bit CPU in VHDL	seondary web link has documentation
ahmes	https://github.c	stable stable	Fabio Pereira Federico Zotti	accum			-3 James Brake -3 James no LU			\vdash		14.7 0.3					-		N 256 256 16 16		1	├	2016 2017	nttp://embeddeds	systems.io/ahmes-a-simple-8-bit-cpu Simple as Possible Computer	Gowin 9K project
tis-100	https://github.c	om/Mart	Federico Zotti Felix Queißner	accum	8 9	KIII(EX-/-	- James no LU	48	1 6	+	200 ##	14.7 0.10	4.0 104	.2 6		tis100	Y asm	N	256 256		1	1	2015 2016	https://en.wikinge	programming/puzzle video game by	
multicomp	http://searle.ho	stei.com/	Grant Searle	accum	8 8	1		1						Α	7.10.	1.3200	. 03/11	1	230 230			Т	2013	https://blog.gadge		II; Basic, CamelForth and CPM; also SD card, UAR
kiwih	https://github.c	om/kiwih	Hammond Pearce	accum	8 8	artix-7	James has A		173 6	Ш		v23.2 0.20			verilog 8	kiwih_tt_t	Y asm		32 256			L	2023	https://github.com		st study using chatGPT4 for hdware synthesis
kiwih	https://github.c	om/kiwih	Hammond Pearce	accum	8 8	UI CIA 7			2167 6			v23.2 0.20				accumula	Y asm	N		Y 24			2023	https://efabless.co		st Scan (JTAG) chain of all memory & FF
ez8	https://github.c	stable	Howard Mao	accum		kintex-7	-3 James repla	c 644	6	2	233 ##	14.7 0.33	2.0 59	_			Н_	Ļſ	256 4K		\vdash	\perp	2014 2014	http://zhehaomao	.com/	not sure inferred RAM correct?
ben_eater_up	https://github.c	om/hsnav	Humberto Silva Naves	accum	8 8	enoute - 7	hian Cari-	580	268 4	\vdash	\vdash	146 00	3.0	A	verilog 14		asm Y asm					1	2015 2019 2013	nttps://eater.net/	Ben Eater's 8-bit breadboard compu	
c3pu c3pu	https://github.c	om/isovic	Ivan Sovic	accum			James no lo		268 4	+	250 ##	14.6 0.6		X X	vhdl 17 vhdl 17				64K 64H		8		2013 2015		Spartan3: 268FF, 580 4LUT; 22 inst, large state enumeration	8 reg, 3clks/inst, 65K wds, asm uses internal tri-states
tt06-MiniCPU	https://github.c	om/jacou	Jacqueline Gislai	accum	4 8	, KIIICEX/	James III 10	303	2.54 6	\vdash	230 ##	14.7 0.67	5.0 184	^	verilog 2	tt_um_4b	A 4211J	N	16 NA	`	1 1 4		2023	https://ann.tinvta		registers, 11 instructions; tiny tapeout project
blue_fpga	https://github.c	om/Gecko	Jaime Centeno	accum	16 16	spartan	James need	to run V2	022 6		#	v24.1 0.67	1.0	Х	vhdl 49	system	Υ	N	4K 4K	N 18			2020 2023	, party appreniate	gate level png's, simulator exe	a, and a second project
lem1_9	https://opencor	alpha	James Brakefield	accum	1 9	kintex-7-	-3 James 1 sta	g 75	6	1		14.5 0.04			vhdl 2	lem1 9	Υ	N	Y 32 2K	N 24			2016 2017		single bit at a time, absolute adrs	
lem1_9min	https://opencor		James Brakefield	accum	1 9	kintex-7	James 1 stag	g 63		1	000	14.5 0.04			vhdl 3	lem1_9mi	Y asm	N	Y 64 2K	N 8	64		2003 2009		logic emulation machine	bill to decree to A / 12 / 12 / 12 / 12
lem1_9ptr	nttps://opencor	peta	James Brakefield	accum	1 9	kintex-7	-3 James 1 sta	g 147	6	1 1 1	1/6 #	14.5 0.06	1.0 72	.U AX	vhdl 2	lem1_9pti	I Y I	IN	Y 512 2K	N 24	1 I	1	2016		use speed opt, logic emulation macl	hir 4 index registers: (ix),(ix),(ix++),(ix+off)

_uP_all_soft folder	opencores or prmary link	status	author	style /	data	sz nst sz	FPGA		por com er ents	LUTs ALUT	Dff	LUT?	blk ram	F ag	tool N ver /		ilks/ KIPS	ven dor	src file	top file	g chai	fitg 3	max max dat inst	byte #	adr # mod reg	e	start last year revis	secondary web link	note worthy	comments
lem16_18		alpha	James Brakefield	accum	16	5 18	kintex-7	7-3 Jan	nes Brake	483		6	1	294 ##	14.5	0.16	1.0 97.4	Х	vhdl 2	lem16_18	n	N	256 1K	77		1	2010 2018		variable bit-length memory read/wr	it op-codes coded, untested
lem4_9	https://opencor		James Brakefield	accum	4	9	kintex-7	7-3 Jan	nes 1 stag	144		6	1	195 ##	14.5	0.16	1.0 216.7	AX	vhdl 2	lem1_9	Υ	N Y	/ 32 2K	N 24		1	2016		binary & BCD digit addition, speed n	node
lem4_9ptr	https://opencor		James Brakefield	accum					nes 1 stag			6			14.5				vhdl 2			N '	f 512 2K	N 24			2016			4 index registers: (ix),(ix),(ix++),(ix+off)
lem4_9ptr	https://opencor		James Brakefield	accum					nes 1 stag	210		4			v20.1		1.0 453.5		vhdl 2		Y	N '	512 2K	N 24		1	2016	10		nd 4 index registers: (ix),(ix),(ix++),(ix+off)
hamblen_scom hamblen_scom	http://hamblen		James O. Hamblen James O. Hamblen	accum					nes altera nes altera		-	4			q18.0 q18.0		2.0 852.7		verilog 1 verilog 2		+	N I	N 256 256 N 256 256	N 4	-	+	2008	http://hambien.e	from Hamblen 2008 "Rapid prototy; from Hamblen 2008 "Rapid prototy;	
scamp-cpu	http://lambien	beta	James Stanley	accum		5 16	cyclone	S-T Jall	nes altera	190		-	-	100 ##	416.U	0.67	2.0 203.3	1	verilog 76	fnga-cnuir	V asm	N	64K 64K	IN 4		+	2008	https://harkaday	TTL & Verilog home built, has OS	pictures of TTL version
simplecpu12	https://github.c	om/jasom	Jan Sommer	accum	_	2 12	spartan	n6 Jan	Sommer	498	212	6	6	180 ##	14.7	0.50	2.0 90.4	Х	vhdl 9	top level	Y	N '	4K 4K	N 32	3		2020	ntcp3.// nackaday	educational, has stack pointer	looks like an accumulator dsgn
mitecpu	https://github.c	om/jbushl	Jeff Bush	accum	8	11												Α	verilog 2		Υ		256	Y 7			2017 2017		only 7 inst, also: RISC-Processsor, Ch	iselGPU, LispMicrocontroller, PASC & NyuziP
hack	https://github.c	om/jopdo	Jegor van Opdorp	accum	16	16													system ver	ilog			7 32K 32K				2021	https://www.nan	SystemVerilog version of the course	materials on hardware design
popcorn	http://www.fpg		Jeung Joon Lee	accum					nes Brake	267		6	-	W 11 1111	14.7		1.0 428.4		verilog 4				64K 64K			_	1998 2000		small 8 bit uP	
micro16b micro8a	http://members		John Kent	accum					nes Brake			6			14.7		2.0 349.0		vhdl 1	u16bcpu	Y asm	N I	64K 4K	Y 8		-	2002 2008	http://members.	very limited inst set	MIPS/clk adj'd, 2 clks/inst
Phit-uprilog m	http://members	beta	John Kent Josh Friend	accum		16	zu-2e		nes Brake	531		6	-	204 ##	14.7	0.33	3.0 42.3	X	vhdl 11	Micro8	Y	IN I	N 2K 2K	Y 16		+	2002 2002	http://members.	derived from Tim Boscke's mcpu	also micro8 and micro8b variants
c16	https://opencor	stable	Jsauermann	accum	_	0			nes Brake	1751		4	16	57 ##	14.7	0.33	1.0 10.7	x	vhdl 22	Board on	nirves	N	64K 64K	Υ 10	-	1	2003 2012		8080 derivative, optional UART, 8-bi	t viliny 4K RAM primitives
acc	https://github.c		Juan Gonzalez-Gome						nes rom 8		96	6	1						verilog 1	acc2	Y yes	N	4K				2016 2016	https://github.co		r ??why LUT count different from agcnorm
simple_ttl_cpu	https://github.c	om/mons	Ken Boak	accum		8													schem: 10	Nybble	1					Т	2021		Digital schematic, very minimal	designed for manual operation
suite-16	https://github.c	om/mons	Ken Boak	accum		8													schem: 7								2020		Digital schematic, version of sweet-	
ben_eater_up	https://github.c	om/XarkL	Ken Jordan	accum					nes Brake	164					v23.2		2.0 100.6			system	Y asm	N		Υ		_	2015 2019	https://eater.net	Ben Eater's 8-bit breadboard compu	
tinyfpga	https://github.c	stable	Ken Jordan Lauri Isola	accum					nes Brake		1056	6			14.7		3.6 86.9 1.0 33.8		vhdl 12 vhdl 14	system	Y asm	N I	16 16 7 16K 16K	Y 10			2017 2017 2018 2021		educational 8-bitter with 4-bit addre	es why use block RAM?
asip38 asip38	https://aaltodo	c.aaito.fi/b	Lauri Isola	accum			zu-3e zu-3e		nes xilinx		1056				v22.2				vhdl 14				16K 16K			-	2018 2021	http://www.kolu		r missing prog & data mem, missing mult r missing prog & data mem, missing mult
t180-cpu	iittps://aaitouo	stable	Leonard Brandwein	accum		5 8			nes bypas		1030	6	33		14.7		3.0 26.2	X	vhdl 23	сри	Y	N 1	1 64K 64K	Y 182	4 4		2016 2016	https://www.kolu	8-bitter with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller
lwrisc	https://opencor	stable	Li Wu	accum		12	arria-2	Jan	nes Brake	88		A	1		q13.1		1.0 443.6	A	verilog 9	risc core	asm	N Y	256 2K			1	2008 2009	nteport and acceptance		k absolute addressing only, lowered MIPS/clk
inst_list_proce:	https://opencor	planning	Mahesh Palve	accum		15			nes using	786		6	1	340 ##	14.7	0.33	1.0 142.6	X	verilog 34	top	Υ	N	128 1K	32		Т	2014		pipelined, state machine	UART, SPI & timer included
mimafpga	https://github.c	stable	Manuel Killinger	accum			spartan	n7 Jan	nes Braket	275					v23.2		1.0 363.6		vhdl 32	mimaproc	Υ		1M 1M	19			2019 2021		Minimal Machine processor taught	
mimafpga	https://github.c		Manuel Killinger	accum					nes IP pro			6	ш		14.7		1.0		vhdl 32	mimaenvi	Υ	N	1M 1M	19			2019 2021		Minimal Machine processor taught	
leros	https://opencor		Martin Schoeberl	accum					artin Schoe		-	6	1	182			1.0 1089		vhdl 5		Y yes	N Y	256 64K		2	_	2008 2020	https://github.co	256 word data RAM, PIC like	short LUT inst ROM
lipsi mroell cou	nttps://github.c		Martin Schoeberl Matthias Roell	accum					nes adder			4		357 ##	14.7		1.0 167.0		scala 2		Y	N I	N 64K 64K	Y 9	3 16	4	2017 2024	nttps://github.co	goal is 100 LUTs, program mapped t	"Lipsi, a very tiny processor"
mroell_cpu reflet	https://bitbucke		Matthias Roell Maxime Bouillot	accum		-			nes addec nes Brake		-	_	\vdash	337 1111	14.7 v24.1		1.0 637.1			сри	-	N	64K 64K	10	16	+	2014 2016	https://github.co	university course project original design, data size adj	most ops between accumulator & register,
hack	https://gitlah.co	om/x653/r	Michael Schroder	accum		16	spattdN	п зап	nes ut dice	800	411	-	\vdash	120 ##	124.1	J.07	1.0 124.6	A	verilog 9				1 32K 32K	N 18			2020 2024	https://www.nan	CPU used to run Tetris	book: Elements of Computing Systems
mix-fpga	https://opencor	alpha	Michael Schroeder	accum			spartan	n7 Jan	nes synta:	x errors		6	\vdash	##	v23.2	1.00	1.0	1	verilog 29	mix	Y		4K 4K				2023	https://en.wikipe		as described in "The Art of Computer Program
gigatron	https://github.c	om/micha	michalin	accum					nes delete			-			v23.2		3.0	G	verilog 19	gigatron	Y yes	N	32K 64K	Y 17		T	2024	https://hackaday		e uses sweet16 style interpreter for aps
usimplez	https://opencor	stable	Pablo Salvadeo etal	accum	12				blo Salvad			4			q9.1		2.0 237.9	A	vhdl 3	usimplez_	pu	N	512 512	8			2011	http://www-gti.d	part of university course, simplez+i4	has an index register
tt-cpu	https://github.c	om/Moon	Paul Campbell	accum		4													verilog 3	cpu	Υ	N	128 128	25	3		2022	https://tinytapeo		egs and a carry bit, 8 & 12-bit instructions
ben_eater_up	https://github.c	om/hneer	Paul Kappmeyer	accum	_	8	spartan	n-7 Jan	nes more	than one	clock								schem: 5			\sqcup				_	2021		Digital schematic, Ben Eater uP	TTL components
osu8	https://www.pj	alpha	Paul Stoffregen	accum		8		_			287	-	\vdash						schematic		Y asm	N 1				_	1994 2005	https://github.co	OSU8 Microprocessor Project "instru	
hack 16bit_relay_up	https://github.c	om/theap WIP	Peter Clarke Peter Prikasky	accum		5 16 5 16	spartan	n7 Jan	nes block	4803	287	ь	\vdash	83 ##	v23.2		2.0 5.8 4.0	X	verilog 22 schematic	cpu	Yasm	N '	32K 32K	N 18	3 4	-	2016	https://www.nan	CPU used to run Tetris	book: Elements of Computing Systems es Excel macro simulator: imm. abs & indirect
hack	https://relaisco	m /nhilae	Peter Prikasky Philip Zucker	accum		5 16	cnartan	n7 lan	nes block	4705	287	6	\vdash	82 ##	v23.2		2.0 5.8	X	verileg 22	computer	V acm	N Y	64K 64K 7 32K 32K	N 16	3 4		2023	https://nackaday		eg Excel macro simulator; imm, abs & indirect
gamebov	https://github.c	om/blazer	Raphael Stäbler	accum		8	Spartan	17 3011	IIE3 DIOCK	4703	207	<u> </u>		02 mm	V23.2	0.07	2.0 3.0	X	verilog 45		Y	N	64K 64K	Y	1 1	+	2021 2021	https://gekkio.fi/	independent of Mister	z80-8080 hybrid, see pdf file
opc.opc2cpu	https://github.c	stable		accum			kintex-7	7-3 Jan	nes reduc	117		6		556 ##	14.7	0.15	4.0 178.1		verilog 2				V 256 1K		3		2017 2021	https://revaldinh		D see hackaday One Page Computing Challen
орс.орс3сри	https://github.c	stable	revaldinho	accum					nes reduc			6		526 ##	14.7	0.30	4.0 226.9	X			Y asm	N I	64K 64K	N 13	3		2017 2021	https://revaldinh	OPC3 16-bit OPC1, for XC95144 CPL	D see hackaday One Page Computing Challen
орс.орссри	https://github.c	stable	revaldinho	accum					nes reduc			6			14.7		4.0 195.4		verilog 2	орссри	Y asm	N 1	N 256 2K	Y 13	3		2017 2021	https://revaldinh	OPC1 one page computer for CPLD	see hackaday One Page Computing Cha
bit-serial	https://github.c	om/howe	Richard Howe	accum					nes Brake		210				14.7				vhdl 6		Υ		2K 2K			_	2020 2024	https://hackaday	bit serial, 16-bit uP, very simple	supports Forth
bit-serial	https://github.c	om/howe	Richard Howe	accum					nes area o		181				14.7			X	vhdl 6	top	Y		2K 2K			-	2020 2024	https://hackaday	bit serial, 16-bit uP, very simple	supports Forth
bit-serial bit-serial	https://github.c	om/howe	Richard Howe Richard Howe	accum		16	spartan		nes speed nes area d		86 66	6			14.7		51.0 9.6	X	vhdl 6 vhdl 6	сри	Y V	N	2K 2K 2K 2K	N 15		+	2020 2024	https://hackaday	bit serial, 16-bit uP, very simple bit serial, 16-bit uP, very simple	supports Forth supports Forth
bit-serial	https://github.c	om/howe	Richard Howe	accum		16			nes errors			6	\vdash		v23.2		51.0	X	vhdl 6	ton	Ÿ		2K 2K			+	2020 2024	https://hackaday	bit serial, 16-bit uP, very simple	supports Forth
bit-serial	https://github.c	om/howe	Richard Howe	accum			zu-3e	Jan	nes errors	init bkR/	AM	6		##	v21.1	0.67	51.0	Х	vhdl 6		Y	N	2K 2K				2020 2024	https://hackaday	bit serial, 16-bit uP, very simple	supports Forth
rtf65002	https://opencor	alpha	Robert Finch	accum					nes Brake			6 4	6	123 ##	v14.1	0.67	2.0 3.7	Х	verilog 10	rtf65002d	Υ		4G 4G	Υ	16		2013 2013	https://github.co	32-bit 6502 + 6502 emulation	"proven"
isetta	https://hackada	ay.io/proje	Roelh	accum	8	8													schematic		Y yes		64K 64K	Υ	10)	2023 2024		In TTL with 6502 & Z80 ISA via ucod	includes audio & video out
mocha	https://github.c	stable	Sanjay Gupta	accum					mes missir	390		-			v23.2		3.0		vhdl 29	processor	Y asm	N	64K 64K				2018			IIIT University, course materials include full R
Igp30	http://www.e-b		Stanley Frankel	accum					nle sever		1411	6 1	15		14.7		3.0 9.1		vhdl 42		Y yes	N			3	4	2017		FPGA version of LGP30 drum compu	ter, also LGP21, RPC4000, 65F02
ncore	https://opencor	alpha	Stefan Istvan	accum					nes Brake	223		6			14.7		1.0 316.3	X	verilog 3	nCore	Υ	N	128K 64K	16	16	1	2006 2018		This is a little-little processor core	
misc16	https://github.c	om/Steve	Steve Teal	accum		16	zu-3e	-	mes Altera	mem		6	\vdash		v21.2		1.0	A	vhdl 9	misc_forth	Y yes	N	64K 64K	N 10		-	2021		16-bit minimal CPU which only has a	
misc16	https://github.c	om/Steve	Steve Teal	accum			zu-3e		nes Brake				\vdash		v21.2		1.0 558.4			misc	Y yes	N	64K 64K 4K 4K			+	2021	https://github.co	16-bit minimal CPU, has a single inst	ruction 'mov' & eforth
pumpkin pumpkin	https://github.c	om/Steve	Steve Teal Steve Teal	accum		16	zu-3e		nes Brakei nes Brakei		131				v21.2 v21.2		2.0 1261 2.0 656.1		vhdl 6 vhdl 6	nello_wor	Y asm Y asm					+	2020		scalable, 16-bit, 16 instruction soft (F emulates Myco, forced block RAM
mano machine	https://github.c	stable	Susam Pal	accum					nes needs			6	-		14.7		2.0	1		microproc	V asiii	N	4K 4K			_	2005 2016	https://op.wikipa	course project, bidir mem data	for XC9572 CPLD, large # of latches
prawn	ps.//gitilub.t		Tadatoshi Ishii	accum					nes missir		-	6	\Box		14.7		3.0	\vdash		prawn	Y yes		4K 4K			1	1992			DL: Analysis and Modeling of Digital Systems,
ReLM-PoC	https://github.c		Tanuma Hideki	accum	_	-		7		ĭ			П	1 "	1			Α	verilog 5		Y	ΠŤ	4G 4G			Т	2024		unusual accumulator ISA: ways to ch	
mcpu	https://opencor	stable	Tim Boscke	accum	8	8			nes Brake			<u> </u>			14.7		1.0 749.0	X	vhdl 1		Y asm	N	64 64				2007 2018	https://github.co	MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst
tiny8	https://opencor	altera dsg	Ulrich Riedel	accum	8	8	arria-2	Jan	nes needs	async R0		Α	ш	##	q18.0	0.33	3.0	Α	ahdl			ш	256 64K		256	_	2002 2009		Altera megafunctions	
fpga4_8bit_up	http://www.fpg		Van Loi Le	accum	8	8	kintex-7	7-3 Jan	nes Brake	258		6	1		14.7		3.0 85.3	Х	vhdl 9	computer		N	96 128	Y 10	2	4	2016 2016	book: LaMeres In	educational	16 input & 16 output ports fill out 256 byte
fpga4_up8_12 16bit verilog	nttp://www.fpg	errors	Van Loi Le	accum			kintex-7 artix-7		nes deger			6	\vdash		14.7 v23.2		2.0	1	verilog 7 verilog 17		oller	N Y		N 16	 	+	2016 2016	-	educational, simplified PIC12 educational, distinct from previous :	incomplete combinatorial multiply and divide
16bit_verilog 16bit_vhdl	https://github.c	om/vprab	Vinay Prabhu Vinay Prabhu	accum					nes verilo nes incom	B ELLOL	t man	6	\vdash		v23.2		2.0	A	vhdl 16		+-		64K 64K		1 3	+	2019		educational, distinct from previous :	did both VHDL & verilog, different ISAs
tisc viiui	https://opencor	beta	Vincent Crabtree	accum					nes Brake			6	\vdash		14.7		1.0 147.1	x		TISC	+-	N	256 1K	v 12	1 3	1	2009 2009		Tiny Instruction Set Computer	minimal accumulator machine
gameboy	https://eithub.c	om/zenhr	Wenting Zhang	accum		8	KILICEX*/	, -g adil	nes brake	193		1	\vdash	07 ##	14.7	0.33	1.0 147.1	X	virui 1 verilog 23		Y		64K 64K		- '	1	2009 2009	https://pekkin.fi/	directory structure diagram	lists sources, https://github.com/nightslide
hack	https://github.c	om/wuha	Wu Han	accum		5 16		Wii	u Han	267	152	4	4	##	1 1	0.67	2.0	L	verilog 22		Y asm		32K 32K		1 7	1	2021 2022	https://www.nan	CPU used to run Tetris	book: Elements of Computing Systems
ben_eater_up	https://github.c	om/JetSta	XarkLabs	accum		8		1	一	T		\top	П	- 1				\Box	vhdl 38	computer	Y asm	N	256 16	Υ		T	2015 2019	https://eater.net	Ben Eater's 8-bit breadboard compu	ter
parwan		stable	Zainalabedin Navabi	accum		8			nes Brake	157		6		435 ##			4.0 228.5	Х	verilog 16	par_beh	Y yes	1 N	4K 4K	Υ			1995 1997	2nd uP in director	from VHDL: Analysis and Modeling of	f AKA cpu8, both vhdl & verilog versions
parwan			Zainalabedin Navabi	accum		8	kintex-7	7-3 Jan	nes Brake	161		6	ш		14.7		4.0 38.8	X	vhdl 2	parwan	Y yes	N I	4K 4K	Y	$\Box \Box$	L	1995 1997	2nd uP in director	from VHDL: Analysis and Modeling of	of AKA cpu8, both vhdl & verilog versions
tinycomputer	https://github.c	om/zpekio	Zoltan Pekic	accum		8	spartan	n3 Jan	nes Brake	643	286	4	\sqcup	100 ##	14.7	0.17	1.0 26.0	×Υ	vhdl 29		Υ	N			16	1	2017		4-bit Up via 2901 slice & micro code	no data RAM memory
opc_spinal	https://justanol	nerelectro	onicsblog.com/?p=543	accum	_	16 8	-	+	+	<u> </u>	\vdash	+	\vdash	-	+	\dashv	-	+	scala 1 vhdl	opc	+		1K 8K			1	2019 2019 2017		just the single web page	+
risc_cpu ARC	https://electron	untested	Cunonsus	accum ARC	_		nronei - 1	tar:		 	+	+	\vdash	-+	+	\rightarrow	1.0	++	proprietary		Vues				+	+	2017	https://www.c	coveral families each with eat'	for ASIC use, FPGA versions avail
copro6502	https://www.sy		Synopsys David Banks	arm			propriet kintex7-		nes bare o	ore	\vdash	6	\vdash	##	14.7	1.00	2.0	X.		g ARM2.xise	Y yes Y yes	+	4G 4G	Y	+	H	2014 2019	https://standot.or	several families each with options ARM2	TOT ASIC USE, FROM VERSIONS AVAIL
arm harris	http://hooksite		David Barris	ARM		2 32	KIIICEA/	Jodil	inca pare t	I		1	\vdash		14.7	2.00	2.0	 	system 49	arm single	Y yes	N Y	4G 4G			1	2014 2015	https://stardot.or		both VHDL & System Verilog
arm_harris	http://booksite.		David Harris	ARM		32		\top	1	t		\top	\Box			\dashv		T	vhdl 46	arm single	Y yes	N	4G 4G	Υ		T	2014 2015	https://booksite.	only a few op-codes	also has book figures & course slides
cbox16	https://github.c	om/Engin	engineersbox	arm		5 16	spartan	n-7 Jan	nes Brake	field	ᆸᅥ	6	ᆸ	##	v22.1			Lİ	schem: 10	manual_c	u	N	64K 64K		8		2022		very little	Digital schematic, VHDL & verilog
arm_cpu_ddca	https://github.c	om/nguye	Evan Nguyen	arm	32	32	zu-3e	Jan	mes LUT R	AM for in	ist & dai	6		7717	v21.1	1.00	1.0		system 23	top	Y yes	Υ	4G 4G	Υ	16		2021		from "Digital design and computer a	ri single cycle, empty synthesis
armv5-cpu	https://github.c	om/takah	hooray	arm	32	2 32	spartan	n7 Jan	nes does	not synth	esize, ren	noved:	sync re	set ##	v24.1	1.00	1.0	Х	system 48	top	Y yes	N	4G 4G	Υ	16		2021		Armv5 single-cycle processor	reg file: 2 we's, 4 read ports, refs Harris & I
arm4u	https://opencor	res.org/pro	Jonathan Masur	arm	32	32	zu-3e	Jan	nes altera	primitive	es es	6	ш	##	v21.1	1.00	1.0	Α	vhdl 12	сри	Y yes	Υ	4G 4G	Y 80	16	┖	2014 2014		ARMv3 ISA, clones early ARM proce	ssors in functionality
simplecpucore	nttps://github.c	om/Karan	Karang	arm	32	32			nes bare o		309	6	<u> </u>		v24.1		1.0 105.7	AX	vhdl 11	arm_core	Y yes	N	4G 4G	Y	16		2017	han 11-1	CPU core for ARMv3, educational	no RTL comments, shows ASIC layout
core_arm	https://opencor	beta	Konrad Eisele Navid Adelpour	ARM	32	1 32	kintex-7	/-± Jan	nes Brake	1239	\vdash	ь	3	250 ##	14.7	1.00	1.0 201.8	X	vndi 15	arm_proc	r yes	N N	256M 256M 4G 4G	v	16		2004 2009	nttp://cfw.source	very large project with many unused	
	nttps://gitnub.c	.urn/navidi	Robert Dunne	arm		32		+	-	 	+	+	\vdash	-+	+	-+		Α	verilog 14 verilog	сри	r yes	N N	4G 4G	Y V	32	+	2018 2018 2021	https://www.com	from book:Computer Arch Tut Using	s 64-bit registers & memory interface
arm-cpu fnga_arm	https://aithub.c	ncomplet									ı I	- 1		1	1 1				*C11105	1	. 1763	1 ** 1			1 1		2021	sporg erwindille	book.computer Artificit of USINE	
fpga_arm arm rusian	https://github.c	ncomplet om/0xD50	ruslan	arm		32	zu-3e	lan	nes LUT R	2360	4815	6		200 ##	v21.1	1.00	1.0 84.7	1 1	system 6	ARM Mul	YVPS	Υ	4G 4G	γ	16	,	2019		from "Digital design and computer a	

| _uP_all_soft
folder | opencores o
prmary link | | author | style / gg
clone B
 | sz
inst sz | FPG/ | |
 | LUTs
ALUT | Dff 5 | st blk ram | F p tool | | KIPS
t /LUT
 | ven o | src f | file top file | tool | fitg 3 | max max
dat inst
 | byte tsi
adrs # | adr #
mod reg | e yo | art la
ear re | st secondary web | note worthy | comments
 |
--	--	---	--
---	--	---	--
--	--	---	--
---	---	---	--
--	--		
armv2a_vlsi	https://githul	o.com/syatl/	Samy Attal
 | 2 32 | sparta | n7 James n | nultid
 | 1069 | 778 6 | | 86 ## v23.2 | 1.00 1. | .5 53.8
 | Х | | 21 arm_core ' | | | 4G 4G
 | Υ | 27 | 3 | 20 | 122 | | original ARM/Acorn, external caches
 |
| nnarm | ftp://ftp.gwd | | Sheng Shen | ARM 3
 | | | |
 | | | | | |
 | Α | verilog | | yes | N | 4G 4G
 | Υ | 16
16 | | 20 | 001 | | g/wiki/Amber_(processor_core), ran afoul of Al
 |
| cortex_m3
complete-arm- | http://www.c | | Tobias Strauch
Vedant Raval | ARM 3:
arm 3:
 | _ | _ | in7 James s | ingle o
 | vcle | 6 | ++- | ## v23.2 | 1.00 1. | 0
 | | proprieta | | / ves | N | 4G 4G
 | v 80 | | 20 | 20 | | claims to be mature
Single-cycle & multi-cycle ARM uP | various academic papers, several projects
wants distributed ROM & RAM?
 |
complete-arm-	https://githul	o.com/Vedar	Vedant Raval	
 | | | in7 James n |
 | | 6 | | | 1.00 1. |
 | | vhdl | 33 multi_cycl 1 | yes | N | 4G 4G
 | Y 80 | 16 | | 20 | 021 | Single-cycle & multi-cycle ARM uP | missing memory IP
 |
complete-arm-	https://githul		Vedant Raval	
 | | | in7 James n |
 | | 6
A | | ## v23.2 | |
 | Х | vhdl | 33 multi_cycl ' | yes | N | 4G 4G
 | Y 80 | 16 | | 20 | 021 | Single-cycle & multi-cycle ARM uP | missing memory IP
 |
| ARM_Cortex_A | https://devel | opi ASIC | | ARM A53 6
 | | | |
 | 6000
4500 | | | #### | | .5 1000
.0 583.3
 | | asic | | yes yes | Y | 4G 4G
 | Y 80 | 16 | 10 | 20 | https://en.wikiped | uses pro-rated LC area
uses pro-rated LC area | dual issue, includes fltg-pt & MMU & caches
dual issue, includes fltg-pt & MMU & caches
 |
| ARM_Cortex_N | http://www.a | rnproprietar | | ARM M1 3
 | | | 5 ARM 6 | 55nm
 | 1900 | 6 | | 200 | 1.00 1. | .0 105.3
 | AX | proprieta | ary ' | yes yes | N | 4G 4G
 | Y | 16 | 3 20 | 07 | https://en.wikiped | ARM Cortex M0, M1 & M3 avail for F |
 |
| ARM_Cortex_N | https://www. | ari proprietar | | ARM M1 3
 | | i | |
 | | 6 | | | 1.00 1. | .0
 | Х | encrypte | ed , | / yes | N | 4G 4G
 | Υ | 16 | 3 | 20 | https://www.arm. | | TL, uses Digilent A7 or S7 board, AIX bus interfe
 |
| ARM_Cortex_R
amber | https://devel | opi ASIC | | ARM R5 3:
ARM7 3:
 | | asic | Xilinx |
 | 6409 | 2351 6 | ++- | 82 ## 14.7 | 0.75 1. |
 | ALX | asic | 25 -22 1 | yes | Y | 4G 4G
4G 4G
 | Y 80 | 16 | 2 20 | 40 20 | https://en.wikiped | uses pro-rated LC area | real-time interrupt handling
 |
| amber | https://opend | | Conor Santifort
Conor Santifort | ARM7 3
 | 2 32 | zu-3e | -7-3 James B
James a | area o
 | 3105 | 1857 6 | 10 | 168 ## v21.1 | |
 | | | 25 a23_core 1
25 a23_core 1 | yes
ves | N | 4G 4G
 | Y 80 | 16 | 3 20 | | 117 https://en.wikiped | no MMU, shared cache
no MMU, shared cache | 2048 LUTs used as single port RAM
 |
| amber | https://opend | | Conor Santifort | ARM7 3
 | | | -7-3 James B |
 | | | | | 1.05 1. | .0 8.2
 | ALX | verilog | 25 a25 core 1 | ves | N | 4G 4G
 | Y 80 | 16 | 3 20 | | 117 https://en.wikiped | no MMU | 4330 LUTs used as RAM
 |
| amber | https://opend | | Conor Santifort |
 | | | -7-3 James B |
 | 6103 | | | | | .0 21.8
 | ALX | verilog | 25 a25_core ' | yes | N | 4G 4G
 | Y 80 | 16 | 3 20 | | 117 https://en.wikiped | no MMU |
 |
| amber | https://opend | | Conor Santifort
Revanth Kamarai |
 | | | James a
James h |
 | 10284 | | 20 | 175 ## v21.1 | | .0 36.4
 | ALX | verilog | 25 a25_core '
37 zap_top ' | yes
vos | N N | 4G 4G
 | Y 80 | 16 | | 17 20 | | no MMU
ARMv4T & Thumbv1 | has cache & mmu
 |
| zap | https://opend | | Revanth Kamaraj |
 | | | -7-3 James B |
 | 7558 | 6 | 1 9 | 135 ## 14.7 | 1.00 1. | .0 17.9
 | х | verilog | 37 zap top ' | / yes | N N | 4G 4G
 | Y | 16 | | 17 20 | | ARMv4T & Thumbv1 | has cache & mmu
 |
| storm_core | https://opend | | Stephan Nolting |
 | | | -7-3 James B |
 | 2312 | | | 179 ## 14.7 | 1.00 1. | .0 77.4
 | AX | vhdl | 16 core | yes | N | 4G 4G
 | Υ | | 8 20 | | | Storm Core (ARM7 compatible) | I & D caches not compiled
 |
| storm_soc
armv4_uarch | https://opend | or beta | Stephan Nolting
Grant Wilk |
 | | | -7-3 James B
Grant W |
 | 3514
2860 | 6 | | 159 ## 14.7
50 ## q18.0 | 1.00 1 | 0 45.2
 | | vhdl | 40 storm_top 1 | yes
yes | N
N | 4G 4G
 | Y | 16 | 8 20 | 12 20 | 015
020 https://grantwilk. | STORM SoC
custom uarch for the ARMv4 ISA on Ir | cache & no peripherals
course work, top level is schematic
 |
| armv4_uarch | https://githul | o.com/grantv | Grant Wilk | ARM9 3
 | 2 32 | zu-3e | James B | rakefie
 | eld | 6 | | ## v21.1 | 1.00 1. | .0
 | A | vhdl | 18 | yes | N | 4G 4G
 | Υ | 16 | | 20 | 020 https://grantwilk.o | custom uarch for the ARMv4 ISA on Ir | course work, Quartus project
 |
| arm9-soft-cpu | https://githul | o.com/risclite | Li Xinbing |
 | | zu-3e | |
 | 1807 | | | 357 ## v21.1 | | .0 197.6
 | | verilog | 4 risclite_m: | | | 4G 4G
 | | | | 20 | 020 | ARMv4-compatible CPU core | no mult, interrupts or reg banks
 |
| arm9-soft-cpu
arm9-soft-cpu | https://githul | o.com/risclite | Li Xinbing
Li Xinbing |
 | | zu-3e | |
 | 2098 | 778 6
1257 6 | | 238 ## v21.1 | | .0 113.5
 | $\vdash \vdash$ | verilog | 4 risclite_m: | yes | Y | 4G 4G
 | | +++ | | 20 | 120 | ARMv4-compatible CPU core ARMv4-compatible CPU core | no interrupts or reg banks
 |
| openxlr8 | https://githul | | Li Xinbing
alorium technology | ARM9 3
 | ∠ 32
3 16 | zu-3e | James B | т акет
 | 3914 | 123/ 6 | 4 | 16/ ## V21.1 | 1.00 1. | .u 42.6
 | A Y | verilog | 4 arm9_con 1
24 xlr8_aloriu | yes
ves | ,
N | 4G 4G
64K 64K
 | Y | 32 | + | 20 | 119 https://www.alori | ARMv4-compatible CPU core AVR clone. Sno and Hini Arduino com | Dhrystone value: 1.2 DMIPS/MHz
https://www.voutube.com/watch?v=Drr1M9:
 |
| softavrcore | https://opend | cores.org/pro | Andras Pal | AVR 8
 | 3 16 | artix7- | -3 James e | empty d
 | design | | | | |
 | | verilog | 14 top ' | yes | N | 64K 64K
 | Y | 1 | | 19 20 | | | variants: VR2, AVR2.5, AVR3, AVR4 & AVR5
 |
| avrtinyx61core | https://opend | or beta | Andreas Hilvarsson | AVR 8
 | 16 | kintex- | -7-3 James B | rakef
 | 1243 | 6 | \Box | | | .0 51.5
 | Х | | 1 mcu_core | yes | N | 64K 128k
 | Y 72 | | 20 | 08 20 | 009 | | Lucia Collins
 |
| classy_core_17
ax8 | https://onend | or stable | Andreas Schweizer
Daniel Wallner | AVR 8
 | 3 16 | | in-3 Andreas
in-6 James n |
 | 358
1549 | 4 | | | 0.33 1. | .0 151.2
 | х | vhdl
vhdl | 8 top ' | | N
N | 64K 128F
 | | 32 | 20 | 02 20 | nttps://blog.classy | adjuct to some custom logic
both A90S1200 & A90S2313 | Implementing a CPU in VHDL parts 13
inserted fake inst ROM
 |
| pavr | https://opend | or alpha | Doru Cuturela | AVR 8
 | 3 16 | kintex- | -7-3 James B | Irakef
 | 2630 | 6 | 1 | 132 ## 14.7 | 0.33 1. | .0 16.5
 | Х | vhdl | 18 pavr_cont | yes | N Y | 4K 4M
 | Y 72 | 32 | 6 20 | 03 20 | 009 | superset of AVR |
 |
| attiny_atmega | https://opend | | Gheorghiu Iulian | AVR 8
 | | zu-3e | James B | Irakef
 | 1366 | | | | | .0 43.1
 | | verilog | 9 mega_cor ' | yes | N | 64K 128k
 | Y 72 | 32 | _ | 18 20 | | configurable AVR processor w/8 confi |
 |
| xmega_core
atmega8 pong | https://opend | | Gheorghiu Iulian
Juergen Sauermann | AVR 8
 | | | -7-3 James B
in-3 James c |
 | 1116
2767 | | 1 10 | | 0.33 1. | .0 35.6
 | X Y | verilog | 34 mega_con 1
37 avr_fpga_1 | / yes | N N | 64K 128k
 | Y 72 | 32 | | 17 20 | | 8 AVR cores, 4 sets LUT counts posted
several projects using avr core | https://git.morgothdisk.com/VERILOG/VERILC
uses Sauermann core
 |
| atmega8_pong | https://fr.wik | | Juergen Sauermann |
 | | | in-3 James c |
 | 2898 | 4 | 1 11 | | 0.33 1. | .0 6.0
 | X Y | vnai | 3/ pacman N | yes | IN | 64K 64K
 | Y 1/ | 4 | | 17 20 | | several projects using avr core | uses Sauermann atmega16 core
 |
| avr_fpga | https://opend | or stable | Juergen Sauermann |
 | 3 16 | | -7-3 James B |
 | 1606 | | | 120 ## 14.7 | 0.33 1. | .0 24.7
 | Х | vhdl | 20 cpu_core ' | yes | N | 64K 128k
 | Y 72 | 32 | | 09 20 | | extended lecture on FPGA uP design | -
 |
| avr_fpga | https://opend | or stable | Juergen Sauermann | AVR 8
 | 3 16 | kintex- | -7-3 James B |
 | 1877 | 6 | | 115 ## 14.7
v21.1 | 0.00 | .0 20.2
 | X Y | vhdl
vhdl | 20 avr_fpga 1 | yes | N | 64K 128k
 | Y 72 | 32 | 20 | 09 20 | 010 https://fr.wikivers | extended lecture on FPGA uP design | missing module in atmega8_pong_vga
 |
| avr_fpga
avr_fpga | https://opend | or stable | Juergen Sauermann
Juergen Sauermann | 71711 6
 | 3 16 | zu-se
zu-se | | HUNCI
 | 1877 | 6 | | 1111 VL.1.1 | 0.33 1. | .0
 | X Y | VIIIGII | 20 cpu_core 1 | 700 | | 64K 128F
 | Y 72 | 32 | 20 | 09 20 | 010 https://fr.wikivers | extended lecture on FPGA uP design | missing module in atmega8 pong vga
 |
avr_cpu	https://githul	o.com/nanan	nanamake Nanamaru	
 | 3 16 | | ne4 nanama |
 | 1845 | | | | 0.33 1. |
 | Α | verilog | | | | 64K 128k
 | | 32 | | 20 | 18 | quartus project & report files | 2nd version with data & prog mems
 |
| avr8 | https://opend | or stable | Nick Kovach
Rusian Lepetenok | AVR 8
 | 3 16 | kintex- | -7-3 James B
-7-3 James B |
 | 174
2135 | 6 | | | 0.33 1. | .0 792.2
 | X | verilog
verilog | | | N
N | 64K 64K
 | | 32 | | 10 20
02 20 | 010 | Reduced AVR Core for CPLD | not a full clone, doc is opencores page
 |
| avr_core
avr_core | https://opend | or stable | Rusian Lepetenok |
 | | zu-3e | |
 | 1624 | | | | | .0 50.8
 | X | | 15 avr_core 19 | | | 64K 128F
 | | 32 | | 02 20 | 017 | VHDL core also
VHDL core also |
 |
| navre | https://opend | or stable | Sebastien Bourdeaudu | AVR 8
 | 3 16 | kintex- | -7-3 James B | Irakef
 | 990 | 6 | | | 0.33 1. | .0 69.0
 | ALX | verilog | 1 softusb_n | yes | N | 64K 64K
 | Y 72 | 32 | 2 20 | 10 20 | | AVR clone, part of www.milkymist.org | g
 |
| avr_hp | https://opend | | Strauch Tobias |
 | 3 16 | | -7-3 James 2 | 2 slot
 | 1554 | 6 | | | 0.33 1. | .0 47.4
 | Х | vhdl | 10 avr_core_o | | N | 64K 128
 | | 32 | 20 | 10 20 | 112 | hyper pipelined (eg barrel) AVR |
 |
| risc8softcore | https://githul | o.c stable | Sung Hoon Choi
Trammell Hudson | AVR 8
 | 3 16
3 16 | zu-3e | James B | raketie
 | eld | ь | ++- | ## v21.1 | 0.33 1. | .0
 | | vhdl
verilog | 6 risc8-soc | | N N | 64K 128k
 | Y 72 | 32 | 20 | 20 20 | 121 | mostly compatible with the AVR instr | uction set
 |
| riscmcu | https://opend | or stable | |
 | 3 16 | arria-2 | 2 James L | PM par
 | rameter | r errors 4 | | ## q18.0 | 0.33 1. |
 | A | vhdl | 15 v_riscmcu ' | yes | N Y | 128 512
 | Y 92 | 16 | | 02 20 | | thesis | added 5 inst to AVR
 |
| c2650_mister | https://githul | | Grabulosaure | c2650 8
 | | | | _
 | | | - | | |
 | A Y | vhdl, V | 39 sys_top ' | 4 | N | 32K 32K
 | Υ | | | 18 20 | 020 https://en.wikiped | clone of Signetics 2650 uP | based on the IBM 1130, Altera project & PLL
 |
| hp86b
cdc160 | https://sites.s | | Olivier De Smet | Capricorn 8
cdc160 1
 | | | in-3 James u | ınresolv
 | ved xilin | nx interl 4 | | ## 14.7 | 0.33 2. | .0
 | | verilog
scala | 2 cdc160 ' | , | N | 4K 4K
 | 64 | 64 | 20 | 10 | https://en.wikiped | uses PicoBlaze, emualtes HP86B | picoblaze uart uses LUT4s
 |
| forwardcom | https://githul | | Agner Fog |
 | 2 32 | atrix-7 | Agner Fo | og
 | 13248 | 4990 6 | | 64 ## v20.1 | 1.00 1. | .0 4.8
 | х | system | | | | 64K 32K
 | | 64 | 20 | 16 20 | 023 https://www.forw | x86 like, complete ISA, MMX & vector | x86 adr modes, vector inst use width of vect re
 |
| forwardcom | https://githul | | |
 | | | |
 | | | | | 2.00 1 | .0 5.3
 | v | | | asm | v | 64K 32K
 | Υ | 64 | 20 | 16 20 | 123 https://www.forw | x86 like, complete ISA, MMX & vector | x86 adr modes, vector inst use width of vect re
 |
| one-der
btsr1arch | | o.c stable | Agner Fog | cisc 6
 | 4 32 | | 7 Agner Fo | | |
 | | | | 56 ## v20.1 | |
 | ^ | system | 18 top | dSIII | - |
 | | | | | | | xob aur modes, vector mst use width or vect n
 |
| btsr1arch | https://githul | rdobbs.com | Al Williams | cisc 6
 | 4 32 | sparta | Agner Fo | nissimg
 | g file | 4 | | ## 14.7 | 1.00 1. | .0
 | Y | verilog | 23 topbox | | · · | 256T 256T
 | V 64 | 32 | | 18 20 | 124 https://www.vout | The One Instruction Wonder 64-bit regs 16v inst 48-bit VM | TTA
 |
| | https://githul | drdobbs.com
o.c alpha | | CISC 6
 | 4 32
2 4 16 | sparta
artix-7 | 7 Agner Fo | nissimg
Irakef
 | 55967 | ##### 6 | 52 112 | ## 14.7
75 ## v23.2 | 1.00 1. | .0 0.7
 | X | verilog
verilog : | 149 topunit | yes yes | Y N | 256T 256T
256T 256T
 | Y 64 | 32 | 20 | 09 20
18 20
18 20 | 024 https://www.yout
024 https://www.yout | The One Instruction Wonder
64-bit regs, 16x inst, 48-bit VM
64-bit regs, 16x inst, 48-bit VM | TTA BJX2 is superset of BtSR1, 4 data sizes BJX2 is superset of BtSR1, 4 data sizes
 |
| btsr1arch | https://githul
https://githul
https://githul | o.c alpha
o.c alpha
o.c beta | Al Williams
Brendan Bohannon
Brendan Bohannon
Brendan Bohannon | CISC 6-
CISC 6-
CISC 6-
CISC 3
 | 4 32
2 4 16
4 16
2 16 | sparta
artix-7
artix-7
kintex- | 7 Agner Fo
1113 James In
7 James B
7 James B
1-7-3 James B | missimg
Irakef
Irakef
Irakef
 | 55967
29964
4762 | ##### 6
6
6 | 52 112
26 108
10 | ## 14.7
75 ## v23.2
58 ## v24.2
167 ## 14.7 | 1.00 1.
1.00 2.
1.00 2.
1.00 1. | .0 0.7
.0 1.0
.5 23.3
 | Х | verilog
verilog
verilog
verilog | 149 topunit 149 topunit 111 bsrexunit 1 | yes yes | Y N
Y N | 64K 64K
 | Y 64 | 32 | 20
20
20 | 18 20
18 20
18 20 | 124 | 64-bit regs, 16x inst, 48-bit VM
64-bit regs, 16x inst, 48-bit VM
is BtSR1, msp430 like, fltg-pt defined | TTA BJX2 is superset of BtSR1, 4 data sizes
 |
| z3 | https://githul
https://githul
https://githul
https://opend | drdobbs.com
o.o alpha
o.o alpha
o.o beta
oor stable | Al Williams
Brendan Bohannon
Brendan Bohannon
Brendan Bohannon
Charles Cole | CISC 6- CISC 6- CISC 6- CISC 6- CISC 3. CISC 3. | 4 32
2 4 16
4 16
2 16
3 8 | sparta
artix-7
artix-7
kintex-
arria-2 | 7 Agner Fo
113 James In
7 James B
7 James B
1-7-3 James B
2 James B | missimg
Irakef
Irakef
Irakef
Irakef | 55967
29964
4762
3495 | ##### 6
6
6
A | 52 112
26 108
10
2 | ## 14.7 75 ## v23.2 58 ## v24.2 167 ## 14.7 141 ## q18.0 | 1.00 1.
1.00 2.
1.00 2.
1.00 1.
0.33 3. | .0 0.7
.0 1.0 | X
A | verilog
verilog :
verilog :
verilog
verilog | 149 topunit 149 topunit 15 topunit 15 topunit 15 topunit 15 topunit 15 topunit 16 topunit 17 topunit 17 topunit 17 topunit 17 topunit 17 topunit 18 topunit 18 topunit 18 topunit 18 topunit 19 topuni | yes yes | Y N
Y N | 256T 256T
256T 256T
256T 256T
64K 64K
128K 128H | Y 64 | 32 | 20
20
20
20 | 18 20
18 20
18 20
14 20 | 024
014 https://en.wikiped | 64-bit regs, 16x inst, 48-bit VM
64-bit regs, 16x inst, 48-bit VM
is BtSR1, msp430 like, fltg-pt defined
Infocom Z-Machine V3, youtube video | TTA BJX2 is superset of BtSR1, 4 data sizes BJX2 is superset of BtSR1, 4 data sizes 3 data sizes, no (R++) or (R) modes http://inform-fiction.org/zmachine/standards |
| z3
copro6502
copro6502 | https://githul
https://githul
https://githul
https://opend
https://githul
https://githul | drdobbs.com
o.c. alpha
o.c. alpha
o.c. beta
o.c. stable
o.c. stable | Al Williams
Brendan Bohannon
Brendan Bohannon
Brendan Bohannon | CISC 6- CISC 6- CISC 6- CISC 3: CISC 8- CISC 8- CISC 8- CISC 8- CISC 8- CISC 8-
 | 4 32
2 4 16
4 16
2 16
3 8
3 8 | spartar
artix-7
artix-7
kintex-
arria-2
spatan
spatan | 7 Agner Fc
113 James In
7 James B
12 James B
13 James B
14 James B
15 James B
16 James B
16 James B | rakef
Irakef
Irakef
Irakef
Irakef
SE proje
 | 55967
29964
4762
3495
ects for | ##### 6
6
6 A
each cc 6 | 52 112
26 108
10 | ## 14.7
75 ## v23.2
58 ## v24.2
167 ## 14.7 | 1.00 1.
1.00 2.
1.00 2.
1.00 1.
0.33 3. | .0 0.7
.0 1.0
.5 23.3
 | X
A
X Y | verilog
verilog
verilog
verilog | 149 topunit 149 topunit 11 bsrexunit 13 boss 160g 170g | / yes
/ yes
/ yes
/ | Y N Y N Y N Y N Y N Y N Y N Y N Y N Y N | 64K 64K
128K 128H
 | Y 64 | 32 | 20
20
20
20
20
20 | 18 20
18 20
18 20
14 20
14 20
14 20 | 024
014 https://en.wikiped
019 https://stardot.org
019 https://stardot.org | 64-bit regs, 16x inst, 48-bit VM
64-bit regs, 16x inst, 48-bit VM
is BtSR1, msp430 like, fltg-pt defined
Infocom Z-Machine V3, youtube vider
65C102, 280, 80286, 6809, PDP11, Al
65C102, 280, 80286, 6809, PDP11, Al | TTA BIX2 is superset of BtSR1, 4 data sizes BIX2 is superset of BtSR1, 4 data sizes 3 data sizes, no (R++) or (-R) modes http://inform-fiction.org/zmachine/standards 19 ISE projects on 8 uP, various clock speeds various uP RTL authors
 |
z3 copro6502 copro6502 lc-2	https://githul https://githul https://githul https://openc https://githul https://githul https://www.c	drdobbs.com alpha ac alpha ac beta cor stable ac stable ac stable ac stable ac stable ac stable ac stable	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cole David Banks David Banks Eric Frohnhoefer	CISC 6- CISC 6- CISC 6- CISC 6- CISC 8- CISC 8- CISC 8- CISC 8- CISC 10- CI	4 32 2 4 16 4 16 2 16 3 8 3 8	spartar artix-7 kintex- arria-2 spatan spatan kintex-	7 Agner Fo 113 James In 7 James B 7 James B 1-7-3 James B 2 James B 16-9 II	rakef Irakef Irakef Irakef Irakef SE proje	55967 29964 4762 3495 ects for	##### 6 ##### 6 6 A each cc 6	52 112 26 108 10 2	## 14.7 75 ## v23.2 58 ## v24.2 167 ## 14.7 141 ## q18.0 ## 14.7	1.00 1. 1.00 2. 1.00 2. 1.00 1. 0.33 3.	0 0.7 0 1.0 .5 23.3 .0 4.4	X A X Y	verilog : verilog : verilog : verilog verilog verilog ' vhdl, Ver ' vhdl, Ver vhdl	149 topunit 149 topunit 11 bsrexunit 13 boss 150 cilog 113 lc2_all	yes yes yes yes yes	Y M	64K 64K 128K 128H 64K 64K 64K 64K	Y 64	32	20 20 20 20 20 20 20	18 20 18 20 18 20 14 20 14 20 14 20 02 20	014 https://en.wikipec 019 https://stardot.or 019 https://stardot.or 019 https://stardot.or 002 https://en.wikipec	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM is BISR1, msp430 like, fltg-pt defined infocom Z-Machine V3, youtube videt 65C102, 280, 80286, 6809, PDP11, Ai from book: 978-0072467505 by Patt :	TTA BIX2 is superset of BtSR1, 4 data sizes BIX2 is superset of BtSR1, 4 data sizes 3 data sizes, no (R++) or (-R5) modes http://inform.fclion.org/znachine/standards 19 ISE projects on 8 uP, various clock speeds various uP RTL authors deducational, compiled via Synopsys
z3 copro6502 copro6502	https://githul	drdobbs.com o.c. alpha o.c. beta o.c. stable o.c. stable o.c. stable o.c. stable o.c. stable o.c. stable o.c. stable	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cole David Banks David Banks Eric Frohnhoefer Herbert Kleebauer	CISC 6- CISC 3: CISC 6- CISC 6- CISC 3: CISC 8- CISC 8- CISC 8- CISC 8- CISC 10- CISC 10- CISC 11- CISC 11-	4 32 2 4 16 4 16 2 16 3 8 3 8 6 16 6 16	spartar artix-7 artix-7 kintex- arria-2 spatan spatan kintex-	7 Agner Fc 113 James In 7 James B 12 James B 13 James B 14 James B 15 James B 16 James B 16 James B	rakef Irakef Irakef Irakef Irakef SE proje	55967 29964 4762 3495 ects for	##### 6 ##### 6 6 A each cc 6	52 112 26 108 10 2	## 14.7 75 ## v23.2 58 ## v24.2 167 ## 14.7 141 ## q18.0 ## 14.7	1.00 1. 1.00 2. 1.00 2. 1.00 1. 0.33 3.	0 0.7 0 1.0 .5 23.3 .0 4.4	X A X Y	verilog : vhdl, Verilog : vhdl	149 topunit 149 topunit 11 bsrexunit 13 boss 16 lilog 13 lc2_all 16 lilog 16 lilog 17 lilog 17 lilog 17 lilog 18 lc2_all 17 lilog 18 lc2_all 18	yes yes yes yes yes yes yes	YNYN	64K 64K 128K 128K 64K 64K 64K 64K 64K 64K	Y 64	32	20 20 20 20 20 20 20 20	18 20 18 20 18 20 14 20 14 20 14 20 02 20 93 19	024 014 https://en.wikiped 019 https://stardot.org 019 https://stardot.org 019 https://en.wikiped 0295	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM is BISR1, msp430 like, fltg-pt defined Infocom Z-Machine V3, youtube vide 55:102, 280, 80286, 6809, PDP11, AI from book: 978-072467505 by Patt idocumentation in German	TTA BIX2 is superset of BISR1, 4 data sizes 3 data sizes, no (R++) or (-R) modes http://inform.einco.org/machine/standards 19 ISE projects on 8 uP, various clock speeds various uP RT authors educational, compiled via Synopsys *1, 5 chematic design
z3 copro6502 copro6502 lc-2	https://githul	drdobbs.com o.c alpha o.c beta o.c stable o.c stable	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cole David Banks David Banks Eric Frohnhoefer	CISC 6- CISC 3: CISC 6- CISC 6- CISC 8- CISC 8- CISC 8- CISC 8- CISC 8- CISC 1- CISC 1	4 32 2 4 16 4 16 2 16 3 8 3 8	spartar artix-7 artix-7 kintex- arria-2 spatan spatan kintex-	7 Agner Fo 19 James B 7 James B 7 James B 2 James B 2 James B 19 James B 19 James B 19 James B 19 James B	nissimg Irakef Irakef Irakef Irakef SE proje	55967 29964 4762 3495 ects for	##### 6 ##### 6 6 A each cc 6 itives 6	52 112 26 108 10 2	## 14.7 75 ## v23.2 58 ## v24.2 167 ## 14.7 141 ## q18.0 ## 14.7	1.00 1. 1.00 2. 1.00 2. 1.00 1. 0.33 3.	.0 0.7 .0 0.7 .0 1.0 .5 23.3 .0 4.4	X A X X Y	verilog verilog verilog verilog verilog vhdl, Ver vhdl, Ver vhdl schemat verilog	149 topunit 149 topunit 11 bsrexunit 13 boss 16 lilog 13 lc2_all 16 lilog 16 lilog 17 lilog 17 lilog 17 lilog 18 lc2_all 17 lilog 18 lc2_all 18	yes yes yes yes yes yes yes yes yes	YNYN	64K 64K 128K 128H 64K 64K 64K 64K	Y 64	32	20 20 20 20 20 20 20 20	18 20 18 20 18 20 14 20 14 20 14 20 02 20 93 19	024 014 https://en.wikiped 019 https://stardot.org 019 https://stardot.org 019 https://en.wikiped 0295	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM is BISR1, msp430 like, fltg-pt defined infocom Z-Machine V3, youtube videt 65C102, 280, 80286, 6809, PDP11, Ai from book: 978-0072467505 by Patt :	TTA BIX2 is superset of BtSR1, 4 data sizes BIX2 is superset of BtSR1, 4 data sizes 3 data sizes, no (R++) or (-R) modes http://inform.fiction.org/zmachine/standards 19 ISE projects on 8 uP, various clock speeds various uP RTL authors deducational, compiled via Synopsys
z3 copro6502 copro6502 lc-2 xproz f8 z-machine raptor16	https://githul	drdobbs.com, a.c. alpha a.c. alpha a.c. beta a.c. stable a.c. stab	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cole David Banks David Banks David Banks David Banks Herbert Kleebauer Phillip Krause Robert Baruch Steve Haywood	CISC 6- CISC 3: CISC 6- CISC 6- CISC 3: CISC 8- CISC 8- CISC 8- CISC 10- CISC 11- CISC 11- CISC 12- CISC 8- CISC 12- CISC 12- CISC 13- CISC 8- CISC 14- CISC 14- CISC 14- CISC 15- CISC	4 32 2 4 16 4 16 2 16 3 8 3 8 6 16 6 16 3 8	spartai artix-7 artix-7 kintex- arria-2 spatan spatan kintex- arria-2 kintex-	7 Agner Formal James In 7 James B 8 -7-3 James B 2 James B 16-9 II 16-9 -7-3 James B 2 James B 16-9 II	nissimg irakef irakef irakef SE proje gate levi	g file 55967 29964 4762 3495 ects for rel primi	##### 6 ##### 6 6 A each cc 6 6 itives 6	52 112 26 108 10 2	## 14.7 75 ## v23.2 58 ## v24.2 167 ## 14.7 141 ## q18.0 ## 14.7 ## 14.7 ## q18.0 319 ## 14.7	1.00 1. 1.00 2. 1.00 2. 1.00 1. 0.33 3. 0.67 2. 0.33 3. 1.40 2.	0 0 0.7 0 1.0 5 23.3 0 4.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X Y X Y GL A X	verilog verilog verilog verilog verilog verilog vhdl, Ver vhdl schemat verilog system vhdl	149 topunit 149 topunit 11 bsrexunit 13 boss 149 tops 15 log 16	(yes (yes (yes (yes (yes (yes (asm (yes (yes	Y N Y N Y N N N N N	64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K	Y 64 Y N 16 Y 200	32	20 20 20 20 20 20 20 20 20 20 20 20 20 2	18 20 18 20 18 20 14 20 14 20 14 20 02 20 93 19 23 20 16	024 014 https://en.wikiped 019 https://stardot.org 019 https://stardot.org 019 https://en.wikiped 0295	64-bit regs, 16x inst, 48-bit VM 6-bit regs, 16x inst, 48-bit VM is BISR1, msp430 like, fltg-pt defined infocom 2-Machine VJ, youtube videe 65C102, 280, 80286, 6809, PDP11, Ai 65C102, 280, 80286, 6809, PDP11, Ai from book: 978-60072467505 by from book: 978-60072467505 by Bit and the signed for C and memory 2-machine (Zork) 8 data 8 & ad rregs	TTA BIX2 is superset of BISR1, 4 data sizes BIX2 is superset of BISR1, 4 data sizes BIX2 is superset of BISR1, 4 data sizes 3 data sizes, no (R+i) or (-R) modes http://nform.fcton.org/rane/hine/standards 19 ISE projects on 8 uP, various clock speeds various uP RT authors educational, compiled via Synopsys 1.1 schematic design single-cycle & multi-cycle versions https://www.youtube.com/watch?v=ZfNBkUf no multiply, 8 adr modes
z3 copro6502 copro6502 lc-2 xproz f8 z-machine raptor16 m2cpu	https://githul	drdobbs.com, alpha	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cole David Banks David Banks David Banks Peric Frohnboefer Herbert Kleebauer Phillip Krause Robert Baruch Steve Haywood Zakary Nafziger	CISC 6- CISC 3: CISC 6- CISC 6- CISC 8- CISC 8- CISC 8- CISC 10- CISC 11- CISC 11- CISC 8- CISC 12- CISC 11- CI	4 32 2 4 16 4 16 2 16 3 8 3 8 6 16 6 16 3 8 3 8	spartai artix-7 artix-7 kintex- arria-2 spatan spatan kintex- arria-2 kintex- max10	7 Agner Fo 13 James B 7 James B 14 James B 2 James B 2 James B 16-9 !! 16-9	nissimg irakef irakef irakef irakef gate levi gate levi irakefiel irakef	g file 55967 29964 4762 3495 ects for rel primi eld 590 3504	##### 6 ##### 6 A A each cc 6 itives 6	52 112 26 108 10 2	## 14.7 75 ## v23.2 167 ## 14.7 141 ## 14.7 14.1 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 418.0	1.00 1. 1.00 2. 1.00 2. 1.00 1	0 0 0.7 0 1.0 5 23.3 0 4.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X Y X Y GL A	verilog verilog verilog verilog verilog verilog verilog verilog vhdl, Ver vhdl schemat verilog system vhdl	149 topunit 149 topunit 111 bsrexunit 13 boss 160g 113 lc2_all 16 cc2 cpu 15 plugh 1 raptor16 27 m2cpu_to	(yes (yes (yes (yes (yes (yes (asm (yes (yes	Y N Y N N N N N	4 64K 64K 128K 128H 64K 64K 64K 64K 64K 64K 64K 64K 4 64K 64K	Y 64 Y N 16 Y 200 N Y 75	32	20 20 20 20 20 20 20 20 20 20 20 20 20 2	18 20 18 20 18 20 14 20 14 20 14 20 02 20 93 19 23 20 16 04	024 014 https://en.wikiped 019 https://stardot.org 019 https://stardot.org 019 https://en.wikiped 0295	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM 8 BISR1, msp430 like, flig-pt defined infocom 2-Machine V3, youtube videe 65-C102, 280, 80286, 6809, PDP11, Air 65-C102, 280, 80286, 6809, PDP11, Air form book: 978-0072467505 by Patt. documentation in German bit arch designed for C and memory 2-machine (20rk) 8 data & 3 adr regs micro-coded 8-bitter with 75 instructive	TTA BIX2 is superset of BISR1, 4 data sizes 3 data sizes, no (R++) or (-R) modes http://molum-fiction.org/zmachine/standards 19 ISE projects on 8 uP, various clock speeds various uP RT1 authors educational, compiled via Synopsys 1-3 schematic design single-cycle & multi-cycle versions https://www.youtube.com/watch?v=2FNBkUf no multiply, 8 adr modes Quartus project files, vga output
z3 copro6502 copro6502 lc-2 xproz f8 z-machine raptor16	https://githul	drdobbs.com, o.c. alpha o.c. alpha o.c. beta o.c. stable o.c. stable o.c. stable stable m.org/2025/ oire stable m.org/2035/ oire stable m.org/2035/ oire stable o.com/ZakSN errors	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cole David Banks David Banks David Banks David Banks Herbert Kleebauer Phillip Krause Robert Baruch Steve Haywood	CISC 6- CISC 3: CISC 6- CISC 6- CISC 3: CISC 8- CISC 8- CISC 8- CISC 1- CISC 1- CISC 11 CISC 8- CISC 12 CISC 12 CISC 13 CISC 8- CISC 11 CISC 8- CISC 8	4 32 2 4 16 4 16 2 16 3 8 3 8 6 16 3 8 6 16 3 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	spartai artix-7 artix-7 kintex- arria-2 spatan spatan kintex- arria-2 kintex- max10 kintex-	7 Agner Forman James In 7 James B 7 James B 8 2 James B 16-9 15 James B 16-7-3 Ja	nissimg irakef irakef irakef irakef gate lev gate lev irakefie irakef vafzig blocking	g file 55967 29964 4762 3495 ects for rel primi eld 590 3504	##### 6 ##### 6 A A A A A A A A A A A A	52 112 26 108 10 2 2	## 14.7 75 ## v23.2 58 ## v24.2 167 ## 14.7 141 ## q18.0 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7	1.00 1. 1.00 2. 1.00 2. 1.00 1. 0.33 3. 0.67 2. 0.33 3. 1.40 2.	0 0 0.7 0 1.0 5 23.3 0 4.4 0 0 0 0 0 0 7 280.2 0 1.7	X Y X Y GL A X	verilog verilog verilog verilog verilog verilog vhdl, Ver vhdl schemat verilog system vhdl vhdl vhdl vhdl	149 topunit 149 topunit 149 topunit 1 brexunit 1 brexunit 1 brexunit 1 a boss 1 dilag 1 brexunit 1 a boss 1 dilag 1 brexunit 1 a brexunit 1 bre	yes	Y M Y M Y M N M N N	64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K	Y 64 Y N 16 Y 200 N Y 75 Y 8	32 32 32 32 32 4 7 4 7	20 20 20 20 20 20 20 20 20 20 20 20 20 2	18 20 18 20 18 20 14 20 14 20 12 20 14 20 16 20 16 20 16 20 112	024 014 https://en.wikiped 019 https://stardot.org 019 https://stardot.org 019 https://en.wikiped 0295	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM 8 BISR1, msp430 like, flig-pt defined infocom 2-Machine V3, youtube videe 65-C102, 280, 80286, 6809, PDP11, Air 65-C102, 280, 80286, 6809, PDP11, Air form book: 978-0072467505 by Patt. documentation in German bit arch designed for C and memory 2-machine (20rk) 8 data & 3 adr regs micro-coded 8-bitter with 75 instructive	ITA BIX2 is superset of BISR1, 4 data sizes BIX2 is superset of BISR1, 4 data sizes BIX2 is superset of BISR1, 4 data sizes 3 data sizes, no (R++) or (-R) modes 14 modes 15 ISE projects on 8 uP, various clock speeds various uP RT authors educational, compiled via Synopsys 1.1 schematic design single-cycle & multi-cycle versions https://www.youtube.com/watch?v=2fNBkUf no multiply, 8 adr modes Quartus project files, yea output 3 versions of w450, used latest, patches cause
z3 copro6502 copro6502 lc-2 xproz f8 z-machine raptor16 m2cpu w450 t400 cray1	https://githul http://www.thtp://www.thttp://www.thttps://gosde https://githul www.spacew https://githul https://opend www.chrisfer	drdobbs.com alpha alpha alpha acc beta acc stable acc stable	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cole David Banks David Banks Eric Frohnhoefer Herbert Kleebauer Phillip Krause Robert Baruch Steve Haywood Zakary Nafziger Ze Long Arnim Laeuger Christopher Fenton	CISC 6- CISC 3: CISC 6- CISC 6- CISC 8- CISC 8- CISC 10- CISC 10- CISC 11- CISC 11- CISC 11- CISC 11- CISC 12- CISC 14-	4 32 2 4 16 4 16 2 16 3 8 3 8 6 16 6 16 3 8 3 8 6 16 3 8 3 8 4 16	spartai artix-7 artix-7 kintex- arria-2 spatan spatan kintex- arria-2 kintex- max10 kintex- spartai kintex-	Agner Frame Agner Frame	missimg trakef trakef trakef trakef SE proje gate levi trakefie trakef Nafzig blocking aeuge trakef	g file 55967 29964 4762 3495 ects for rel primi eld 590 3504 g & non- 643 13463	##### 6 ##### 6 ##### 6 A A each cc 6 itives 6 A 6 1058 4 -blockir 6 3 7358 6	52 112 26 108 10 2 2	## 14.7 75 ## v24.2 167 ## 14.7 141 ## q18.0 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 106 ## q22.1 ## 14.7 60 127 ## 14.7	1.00 1. 1.00 2. 1.00 2. 1.00 1. 0.33 3. 0.67 2. 0.33 3. 1.40 2. 0.33 3. 1.40 2. 0.33 3. 0.16 4. 6.00 1.	0 0 0.7 0 1.0 5 23.3 0 4.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X A Y Y Y Y A A A A A A A A A A A A A A	verilog vhdl verilog	149 topunit 149 topunit 149 topunit 1 1 brexunit 1 1 brexunit 1 3 boss 140g 1 1 1 2 c all 1 1 c c all	yes	Y N Y N N N N N N N Y N Y N	64K 64K 64K 64K	Y 64 Y N 16 Y 200 N Y 75 Y 8 Y N 128	32 32 32 32 32 4 7 4 7 4 7 4 536	20 20 20 20 20 20 20 20 20 20 20 20 20 2	18 20 18 20 14 20 14 20 14 20 14 20 10 20 10 20 11 20	124 https://en.wikipec 114 https://en.wikipec 119 https://stardot.org 119 https://en.wikipec 119 https://en.wikipec 119 https://en.wikipec 119 https://inform-ficti 118 118 119 119 119 119 119 119 119 119	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM is BitSt1, msp430 like, flig.pt defined finecom-Zhadrine V3, youtube, 65C102, 280, 80286, 6809, PDP11, Air 65C102, 280, 80286, 6809, PDP11, Air form book, 978-8072467505 by 18x bit and seigned for C and memory Z-machine (Zork) 8 bit arch designed for C and memory Z-machine (Zork) 8 data & 8 ad r regs micro-coded 8-bitter with 75 instruct appears to be class project implementation of National's 4-bit CC homebrew Capa.	ITA BIX2 is superset of BISR1, 4 data sizes BIX2 is superset of BISR1, 4 data sizes BIX2 is superset of BISR1, 4 data sizes 3 data sizes, no (R++) or (-R) modes 14 modes and the sizes of BISR1, 4 data sizes 15 ISE projects on 8 uP, various clock speeds various uP RII authors educational, compiled via Synopsys 14 schematic design single-cycle & multi-cycle versions Inters //www.voutube.com/watch?v-z?NBKUI no multiply, 8 adr modes Quartus project files, yga output 3 versions of various controller 24-bit address 450, used latest, patches cause
z3 copro6502 copro6502 lc-2 xproz f8 z-machine raptor16 m2cpu w450 t400 cray1 cray1	https://githul	drdobbs.com 2.0 alpha 2.0 beta 2.0 stable 2.0 stable 2.0 stable 2.0 stable 3.1 mature bitl stable m.org/2025/20 errors cor stable com/ZakSN errors cor stable cor stable com/zakSN errors cor stable cor	Al Williams Feredan Bohannon Brendan Bohannon Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cole David Banks David Banks Elic Frohnhoefer Herbert Kieebauer Phillip Krause Robert Baruch Steve Haywood Zakary Nafziger Zer Long Arnim Laeuger Christopher Fenton	CISC 6: CISC 6: CISC 6: CISC 6: CISC 8: CISC 8: CISC 8: CISC 1: CISC 8: CISC 8: CISC 8: CISC 8: CISC 8: CISC 1: CISC 1	4 32 2 16 4 16 2 16 3 8 3 8 6 16 6 16 3 8 3 8 4 16 4 16	spartai artix-7 artix-7 kintex- arria-2 spatan spatan kintex- arria-2 kintex- max10 kintex- spartai kintex- zu-3e	7 Agner Fc 7 Agnes 7 James 8 7 James 8 7 James 8 16-69	missimg trakef trakef trakef trakef SE proje gate levi trakefie trakef Vafzig blocking aeuge trakef	g file 55967 29964 4762 3495 ects for rel primi rel primi 590 3504 g & non- 643 13463 11510	##### 6 ##### 6 ##### 6 ###### 6 ###### 6 ######	52 112 26 108 10 2 2 56 56 2 19 10 15 1	## 14.7 75 ## v23.2 58 ## v24.2 167 ## 14.7 141 ## q18.0 ## 14.7 ## 14.7 106 ## q22.1 60	1.00 1. 1.00 2. 1.00 2. 1.00 3. 1.00 3. 1.00 3. 1.00 3. 1.00 3. 1.40 2. 0.33 6. 0.33 3. 0.16 4. 6.00 1.	0 0 7 0 1.0 5 23.3 0 4.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X X X Y X Y X X X X X X X X	verilog	149 topunit 149 topunit 149 topunit 13 boss 13 lc2 all 16 lc2 all 17 plugh 18 plugh 19 proportion 18 uc2 all 19 cy 19 cy 10 y 10 y 10 y 11 raptor16 27 m2cpu_to 27 m2cpu_to 36 t400_core 46 cray_sys	/ yes / asm / yes / yes / asm / yes / yes / asm	Y N Y N N N N N N N N Y N Y N Y N Y N Y	4 64K 64K 128K 128H 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 256 256 7 64 1K	Y 64 Y N 16 Y 200 N Y 75 Y 8 Y N 128 N 128	32 32 32 38 3 8 3 5 4 7 4 4 4 536 536	20 20 20 20 20 20 20 20 20 20 20 20 20 2	18 20 18 20 14 20 14 20 14 20 16 20 17 20 18 20 18 20 19 20 19 3 19 19 20 10 4 11 6 20 11 6 20 11 6 20 11 7 20 11 9 20 1	1024 114 https://en.wikipee 115 https://en.wikipee 115 https://stardot.or 115 https://stardot.or 115 https://en.wikipee 105 https://en.wikipee 105 https://en.wikipee 105 https://inform-ficti 118 118 115 https://www.chris	64-bit regs, 16x inst, 48-bit VM 6-bit regs, 16x inst, 48-bit VM is BISR1, msp430 like, fltg-pt defined infocom 2-Machine V3, youtube videe 65C102, 280, 80286, 6809, P0P11, Ai 65C102, 280, 80286, 6809, P0P11, Ai form book: 978-60072467505 by P11 documentation in German 8 bit arch designed for C and memory 2-machine (Zork) 8 data 8.8 ad regs micro-coded 8-bitter with 75 instructi appears to be class project implementation of Nationai's 4-bit CC homebrew Cray1	TTA BIX2 is superset of BISR1, 4 data sizes J data sizes, no Re-1 or I8] modes http://inform-fiction.org/zmachine/standards bitto:/inform-fiction.org/zmachine/standards various uP RT1 authors educational, compiled via Synopsys single-cycle & multi-cycle versions https://www.voutube.com/watch?v=2/NBLUI no multiply, 8 ad r modes J wersions of w450, used latest, patches cause PAOD microcontroller Za-bit address registers
z3 copro6502 copro6502 lc-2 xproz f8 z-machine raptor16 m2cpu w450 t400 cray1 cray1 cray1	https://githul http://www.thtp://www.thttp://www.thttps://gosde https://githul www.spacew https://githul https://opend www.chrisfer	irdobbs.com 2.C. alpha 2.C. alpha 2.C. beta 2.C. stable 2.C. stable 3.C. stable 3.L. mature 2.C. stable 3.L. mature 2.L. stable 3.L. stable 4.L. stab	Al Williams Brendan Bohannon Brendan Brendan Brendan Brendan Brendan Brendan Brendan Brendan Brendan Brendan Brendan Brendan Brend	CISC 6: CISC 6: CISC 6: CISC 6: CISC 8: CISC 8: CISC 8: CISC 8: CISC 11: CISC 11: CISC 11: CISC 11: CISC 12: CISC 12: CISC 14: CISC 15: CISC 16: CISC 16: CISC 16: CISC 17: CISC 17: CISC 17: CISC 18: CI	4 32 2 4 16 4 16 2 16 3 8 3 8 6 16 6 16 3 8 3 8 4 16 4 16 4 16 4 16	spartai artix-7 artix-7 kintex- arria-2 spatan spatan kintex- arria-2 kintex- max10 kintex- spartai kintex- spartai	Agner File	missimg trakef trakef trakef trakef SE proje gate levi trakefie trakef Vafzig blocking aeuge trakef undefi	g file 55967 29964 4762 3495 ects for rel primi rel primi 190 3504 g & non- 643 13463 11510 11554	##### 6 ##### 6 ##### 6	52 112 26 108 10 2 2	## 14.7 75 ## v24.2 58 ## v24.2 167 ## 14.7 141 ## 14.7 ## 14.7 ## 14.7 ## 14.7 106 ## q22.1 ## 34.7 60 127 ## 14.7 ## v24.1 ## v24.1	1.00 1. 1.00 2. 1.00 2. 1.00 3. 1.00 3. 1.00 3. 1.00 1.	0 0 0.7 0 1.0 5 23.3 0 4.4 0 0 0 0 0 0 7 280.2 0 1.7 0 3.7 0 56.6 0 0	X	verilog	149 topunit 149 topunit 149 topunit 11 birexunit 3 boss 13 lc2 all 16 lc 17 plugh 17 raptor16 27 m2cpu_to 3 w450 3 w450 3 t400_core 46 cray_sys_1 46 cray_sys_1 46 cray_sys_1	/ yes / yes / yes / yes / yes / yes / asm / yes / yes / asm / yes / yes / asm / yes	Y N Y N N N N N N N N N N N N N N N N N	4 64K 64K 128K 128H 64K 64K 64K 64K 64K 64K 64K 64K 4 64K 64K 256 256 7 64 1K 4 4M 4M 4 4M 4M	Y 64 Y N 16 Y 200 N Y 75 Y 8 Y N 128 N 128 N 128	32 32 32 8 8 5 5 4 7 1 4 4 7 1 536 536 536 536	20 20 20 20 20 20 20 20 20 20 20 20 20 2	118 20 118 20 118 20 114 20 114 20 114 20 102 20 103 19 104 116 20 116 20 110 20 110 20 110 20 110 20	124 124 125 139 140 151 161 175 175 175 175 175 175	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM is BitSI, msp430 like, filt-pt defined fincom 2-Machine V3, youtube 655 (102, 280, 80286, 809, PDP11, Ai 65C102, 280, 80286, 809, PDP11, Ai 65C102, 280, 90286, 6809, PDP11, Ai 65C102, 280, 90286, 6809, PDP14, Ai from book: 978-0072467505 bit y Fatt- documentation in German 8 bit arch designed for C and memory 2-machine (20rk) 8 data & 8 ad regs micro-coded 8-bitter with 75 instruct implementation of National's 4-bit Ct homebrew Cray1 homebrew Cray1	ITA BIX2 is superset of BISR1, 4 data sizes BIX2 is superset of BISR1, 4 data sizes BIX2 is superset of BISR1, 4 data sizes 3 data sizes, no (R+4) or (-R) modes HINTO/Inflorm Aichiconog/Funchicony/Sundards 19 ISE projects on 8 uP, various clock speeds various uP RT authors educational, compiled via Synopsys *1 schematic design single-cycle & multi-cycle versions HINTO/INVO AUCUNTUDE com/watch?vu=2NBBU/I no multiphy, 8 adr modes Quartus project files, vga output 3 versions of w450, used latest, patches cause P400 microcontroller 2-bit address registers 2-bit address registers
z3 copro6502 copro6502 lc-2 xproz f8 z-machine raptor16 m2cpu w450 t400 cray1 cray1	https://githul http://www.thtp://www.thttp://www.thttps://gosde https://githul www.spacew https://githul https://opend www.chrisfer	drdobbs.com 2.C. alpha 2.C. alpha 2.C. beta 2.C. beta 2.C. stable 2.C. stable 3.S. mature 2.S. mature 2.S. stable 3.S. mature 2.S. stable 3.S. mature 2.S. stable 3.S. mature 2.S. stable 3.S. mature 2.S. mature	Al Williams Feredan Bohannon Brendan Bohannon Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cole David Banks David Banks Elic Frohnhoefer Herbert Kieebauer Phillip Krause Robert Baruch Steve Haywood Zakary Nafziger Zer Long Arnim Laeuger Christopher Fenton	CISC 6: CISC 6: CISC 6: CISC 6: CISC 8: CISC 8: CISC 8: CISC 8: CISC 11: CISC 11: CISC 11: CISC 11: CISC 12: CISC 12: CISC 14: CISC 15: CISC 16: CISC 16: CISC 16: CISC 17: CISC 17: CISC 17: CISC 18: CI	4 32 2 14 16 4 16 2 16 3 8 8 8 8 8 16 6 16 6 16 6 16 6 16 8 3 8 8 8 8 8 8 8 1 8 8 1 8 8 1 8 8 1 8 8 1 8 8 1 1 1 8 8 1 1 1 8 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	spartai artix-7 artix-7 kintex- arria-2 spatan spatan kintex- arria-2 kintex- max10 kintex- spartai kintex- spartai	7 Agner Fc 7 Agnes 7 James 8 7 James 8 7 James 8 16-69	missimg trakef trakef trakef trakef SE proje gate levi trakefie trakef Vafzig blocking aeuge trakef undefi	g file 55967 29964 4762 3495 ects for rel primi rel primi rel primi 590 3504 g & non- 643 13463 11510 11554	##### 6 ##### 6 ##### 6 ###### 6 ###### 6 ######	52 112 26 108 10 2 2	## 14.7 75 ## v24.2 58 ## v24.2 167 ## 14.7 141 ## 14.7 ## 14.7 ## 14.7 ## 14.7 106 ## q22.1 ## 34.7 60 127 ## 14.7 ## v24.1 ## v24.1	1.00 1. 1.00 2. 1.00 2. 1.00 3. 1.00 3. 1.00 3. 1.00 3. 1.00 3. 1.40 2. 0.33 6. 0.33 3. 0.16 4. 6.00 1.	0 0 0.7 0 1.0 5 23.3 0 4.4 0 0 0 0 0 0 7 280.2 0 1.7 0 3.7 0 56.6 0 0	X X X Y X Y X X X X X X X X	verilog verilog i verilog i verilog i verilog i verilog verilog verilog verilog verilog verilog verilog verilog verilog system vhdl verilog vhdl verilog verilog verilog verilog verilog verilog system verilog verilog verilog	149 topunit 141 topunit 141 bsrexunit 3 boss 161 topunit 151 topunit 141 topunit 141 topunit 151 topun	(yes (yes (yes (yes (yes (asm (yes (asm (yes (yes (yes (yes (yes (yes (yes (yes	Y N Y N N N N N N N Y N N Y N Y N Y N Y	4 64K 64K 128K 128K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 4 64K 64K 64K br>64K 64K 64K 64K	Y 64 Y N 16 Y 200 N Y 75 Y 8 Y N 128 N 128 N 128 N 128 N 128	32 32 32 32 3 3 3 4 7 4 7 4 7 4 7 536 536 536 536	20 20 20 20 20 20 20 20 20 20 20 20 20 2	18 20 18 20 14 20 14 20 14 20 16 20 17 20 18 20 18 20 19 20 19 3 19 19 20 10 4 11 6 20 11 6 20 11 6 20 11 7 20 11 9 20 1	224 141 https://en.wikipee 142 https://stardot.org/ 143 https://stardot.org/ 144 https://stardot.org/ 145 https://stardot.org/ 145 https://stardot.org/ 145 https://hackaday. 145 https://hackaday. 145 https://www.christ 145 CRAY data sheets 145 https://akckaday. 145 https://akckaday. 145 https://akckaday. 146 https://akckaday. 147 https://akckaday. 14	64-bit regs, 16x inst, 48-bit VM 6-bit regs, 16x inst, 48-bit VM is BISR1, msp430 like, fltg-pt defined infocom 2-Machine V3, youtube videe infocom 2-Machine V3, youtube videe 65C102, 280, 80286, 6809, PDP11, Ai 65C102, 280, 80286, 6809, PDP11, Ai form book: 978-60072467505 by PT11, Ai form book: 978-60072467505 by T14 documentation in German 8 bit arch designed for C and memory 2-machine (Zork) 8 bit arch designed for C and memory 2-machine (Zork) 8 bit arch designed for C and memory 2-machine (Zork) 8 bit arch designed for C and memory 2-machine (Zork) 8 bit arch designed for C and memory 2-machine (Zork) 8 bit arch designed for C and memory 2-machine (Zork) 10 bit arch designed for C and memory 2-machine (Zork) 11 bit arch designed for C and memory 2-machine (Zork) 12 bit arch designed for C and memory 2-machine (Zork) 13 bit arch designed for C and memory 2-machine (Zork) 14 bit arch designed for C and memory 2-machine (Zork) 15 bit arch designed for C and memory 2-machine (Zork) 16 bit arch designed for C and memory 2-machine (Zork) 17 bit arch designed for C and memory 2-machine (Zork) 18 bit arch designed for C and memory 2-machine (Zork) 19 bit arch designed for C and memory 2-machine (Zork) 19 bit arch designed for C and memory 2-machine (Zork) 19 bit arch designed for C and memory 2-machine (Zork) 19 bit arch designed for C and memory 2-machine (Zork) 19 bit arch designed for C and memory 2-machine (Zork) 19 bit arch designed for C and memory 2-machine (Zork) 19 bit arch designed for C and memory 2-machine (Zork) 19 bit arch designed for C and memory 2-machine (Zork) 19 bit arch designed for C and memory 2-machine (Zork) 19 bit arch designed for C and memory 2-machine (Zork) 19 bit arch designed for C and memory 2-machine (Zork) 19 bit arch designed for C and memory 2-machine (Zork) 19 bit arch designed for C and memory 2-machine (Zork) 2-machine (Zor	TTA BIX2 is superset of BISR1, 4 data sizes J data sizes, no Re-1 or I8] modes http://inform-fiction.org/zmachine/standards bitto:/inform-fiction.org/zmachine/standards various uP RT1 authors educational, compiled via Synopsys single-cycle & multi-cycle versions https://www.voutube.com/watch?v=2/NBLUI no multiply, 8 ad r modes J wersions of w450, used latest, patches cause PAOD microcontroller Za-bit address registers
23 copro6502 copro6502 lc-2 xproz f8 z-machine raptor16 m2cpu w450 t400 cray1 cray1 cray1 cray1 cray1 cray2_reboot dix_calvino	https://githul http://www.th http://www.th https://githul www.spacew https://githul https://open www.chrisfer www.chrisfer www.chrisfer www.chrisfer www.chrisfer https://www. https://open https://githul	irdobbs.com c.c. alpha c.c. alpha c.c. beta c.c. stable did stable stable stable alpha derors cor stable derors derors cor stable derors derors derors cor stable derors de	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cole David Banks Elic Frohnborfer Herbert Kleebauer Phillip Krasse Robert Baruch Steve Haywood Zakary Kafrajer Ze Long Christopher Fenton Christopher Fenton Christopher Fenton John Kula Allesandro Calvino John Kula Resandro Calvino Les Calvin	CISC 6 CISC 3 CISC 6 CISC 6 CISC 6 CISC 8 CISC 8 CISC 8 CISC 1 CISC 11	4 32 2 4 16 4 16 4 16 2 16 6 16 6 16 6 16 6 16 8 3 8 8 8 3 8 8 8 4 16 4 16 6 16 6 16 8	spartai artix-7 artix-7 kintex- arria-2 spatan spatan kintex- arria-2 kintex- max10 kintex- spartai kintex- zu-3e spatan arria-2 spatan spatan kintex-	7 Agner FcF 7 Agner S 7 7 7 7 7 7 7 7 7	missimg irakef irakef irakef irakef irakef SE proje gate levi gate levi irakefie irakef Nafzig blocking aeuge irakef undefi undefi undefi	g file 55967 29964 4762 3495 ects for rel primi 590 3504 g & non- 643 11510 11554 nton	4 ##### 6 ###### 6 A A C each ct 6 6 ititives 6 4 A C 6 A A C 6 A A C 6 A A A C 6 A	52 112 26 108 10 2 2 56 56 2 19 100 15 1 15 1	## 14.7. 75 ## 24.7. 58 ## 24.2. 58 ## 24.2. 167 ## 14.7. 141 ## 14.7. ## 14.7. ## 14.7. ## 14.7. 106 ## 122.1. 60 ## 222.1. 127 ## 14.7. ## 14.7. ## 24.1. 105 v24.1	1.00 1. 1.00 2. 1.00 2. 1.00 3. 1.00 2. 1.00 1. 0.33 3. 0.67 2. 0.33 3. 1.40 2. 0.33 6. 0.33 3. 0.16 4. 6.00 1. 6.00 1. 6.00 1. 3.00 1.	0 0.7 0 0.7 1.0 5 23.3 0 4.4 0 0 0 0 7 280.2 0 1.7 0 0 0 3.7 0 56.6 0 0	X	verilog verilog: verilog: verilog: verilog: verilog verilog verilog verilog verilog verilog verilog system verilog system v non-EDII vhdl	149 topunit 149 topunit 131 bsrexunit 13 boss 113 lc2 all lc l	(yes (yes	Y N Y N N N N Y N Y N Y N Y N N Y N N Y N N Y N N Y N N Y N N Y N	4 64K 64K 128K 128K 64K 64K 64K 64K 64K 64K 64K 64K 256 256 7 64 1K 4 4M 4M 4 4M 4M 6 4G 6 4G br>6	Y 64 Y N 16 Y 200 N Y 75 Y 8 Y 128 N 128 N 128 N 128	32 32 32 32 3 3 4 8 5 5 4 7 4 4 4 4 536 536 536 536 536 536 536	20 20 20 20 20 20 20 20 20 20 20 20 20 2	18 20 18 20 11 20 11 4 20 11 4 20 11 4 20 11 4 20 10 2 20 10 3 3 10 4 4 11 6 20 11 6 20 11 0 20 12 20 13 20 14 20 15 20 16 20 17 20 18	224	64-bit regs, 16x inst, 48-bit VM 6-bit regs, 16x inst, 48-bit VM is BISR1, msp430 like, fltg-pt defined infocom 2-Machine V3, youtube videe information in German S bit arch designed for C and memory 2-machine (Zork) S bit arch designed for C and memory 2-machine (Zork) S bit arch designed for C and memory 2-machine (Zork) S bit arch designed for C and memory 2-machine (Zork) Inplementation of National's 4-bit CC homebrew Cray1 homebrew Cray1 homebrew Cray1 homebrew Cray1 homebrew Cray4MP-c90-j90 gate level code masters thesis, gate level design	TITA BIXZ is superset of BISR1, 4 data sizes A data sizes, no Re-10 r81 modes http://inform-fiction.org/machine/standards bitSE projects on 8 uP, various clock speeds various uP RTL authors educational, compiled via Synopsys 1.3 schematic design single-cycle & multi-cycle versions HITLDs://www.youtube.com/waktichys-2/NBLVI no multiply, 8 ad modes Quartus project Hile, vgga output 3 versions of w450, used latest, patches cause PADO microcontroller 2.4-bit address registers 2.4-bit address registers 2.4-bit address registers 2.4-bit address ywist watch, no RTL 3.2-bit address ywist watch, no RTL 3.2-bit address ywist watch, no RTL 3.2-bit address registers
23 copro6502 copro6502 lc-2 sproz f8 2-machine raptor16 m2cpu w450 t400 cray1 cray1 cray1 cray1 cray1 cray2_reboot dix_caivino dix_chiara	https://githul http://www.th http://www.th https://githul www.spacew https://githul https://open www.chrisfer www.chrisfer www.chrisfer www.chrisfer www.chrisfer https://www. https://open https://githul	irdobbs.com c alpha c alpha c beta c stable d stable d stable c stable d stable d stable c stable d stable	Al Williams Feredan Bohannon Feredan	CISC 6. CISC 3. CISC 6. CISC 6. CISC 8. CISC 8. CISC 8. CISC 8. CISC 8. CISC 10. CIS	4 32 2 4 16 4 16 5 16 6 16 6 16 6 16 6 16 8 3 8 8 8 8 1 8 8 4 16 4 16 4 16 4 16 4 16 4 16 4 16 5 2 3 7 3 8	spartai artix-7 artix-7 kintex- arria-2 spatan spatan kintex- arria-2 kintex- max10 kintex- spartai kintex- zu-3e spartai artix-3	7 Agner Fc 7 Agner S 7 Agner S 7 Agner S 7 Agner S 8 7 Agner S 9 Agner	missimgmirakef irakef irakef irrakef irrakef irakef	g file 55967 29964 4762 3495 ects for rel primi 590 3504 g & non- 643 13463 11510 11554 nton	##### 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	52 112 26 108 10 2 2 56 56 2 19 10 15 1 15 1	## 14.7% ##	1.00 1. 1.00 2. 1.00 2. 1.00 1. 0.33 3. 0.67 2. 0.67 2. 0.33 3. 0.33 3. 0.33 3. 0.33 3. 0.140 2. 0.33 6. 0.30 1. 0.01 1. 0.00 1.	0 0.7 0 0.7 0 1.0 5 23.3 0 4.4 0 0 0 7 280.2 0 1.7 0 3.7 0 56.6 0 0	X	verilog verilog; verilog; verilog; verilog verilog verilog verilog verilog verilog verilog vhdl, Ver vhdl schemat verilog system vhdl verilog	149 topunit 149 topunit 149 topunit 13 brexunit 13 boss 110g 13 lc2 all 16 lc 17 m2cpu td 17 raptor16 17 m2cpu td 18 dc cray sys 16 dc cray sys 16 dc ary sys 17 gate & module 16 adlix 17 gate & module 17 gate 18 dc cray sys 18 dc cray sys 18 dc cray sys 19 dc	f yes f asm f yes f asm f yes f asm f yes	Y	4 64K 64K 128K 128K 128K 128K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 4 64K 64K 1 64K 1 64K 64K 1 64K	Y 64 Y 100 N 16 Y 200 N 7 75 Y 8 Y 128 N 128 N 128 N 128	8 8 5 5 4 7 4 4 536 536 536 536 536 536 538 32	20 20 20 20 20 20 20 20 20 20 20 20 20 2	18 20 18 20 18 20 18 20 18 20 18 20 19 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 11	124 125 136 137 138 138 138 138 138 138 138	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM is BitSI, msp430 like, file.pt defined focom-2-Machine V3, youtube 65C102, 280, 80286, 6809, PDP11, AI 65C102, 280, 80286, 6809, PDP11, AI 65C102, 280, 80286, 6809, PDP11, AI 65C102, 280, 80286, 6809, PDP12, AI 65C102, 280, 80286, 6809, PDP13, AI 67C102, 280, 80286, 6809, PDP14, AI 67C102, 280, 80286, 6809, PDP14, AI 67C102, 80286, 8029, PDP14, AI 67C102, 80286, 8029, PDP14, AI 67C102, 80286, 8029, PD14, AI 67C102, 80296, PD14, AI 67C102, 8	ITA BIX2 is superset of BISR1, 4 data sizes 3 data sizes, no (R++) or (-R) modes HITD://inform.Reinco.mey/zmachine/standards 19 ISE projects on 8 uP, various clock speeds various uP RT1 authors educational, compiled via Synopsys *1 s Schematic design single-cycle & multi-cycle versions https://www.youtube.com/watch?vs2fNBLVI no multiply, 8 adr modes Quartus project files, vga output 3 versions of w450, used latest, patches cause Quartus project files, vga output 24-bit address registers 24-bit address registers 32-bit address registers
23 copro6502 copro6502 lc-2 xproz f8 z-machine raptor16 m2cpu w450 t400 cray1 cray1 cray1 cray1 cray1 cray2_reboot dix_calvino	https://githul http://www.h https://sode https://githul www.spacew https://githul https://open www.chrisfer www.chrisfer www.chrisfer www.chrisfer https://www https://githul https://githul https://githul	irdobbs.com cc alpha cc alpha cc beta cor stable cc stable sc com/aksN errors cor stable dc alpha	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cole David Banks Elic Frohnborfer Herbert Kleebauer Phillip Krasse Robert Baruch Steve Haywood Zakary Kafrajer Ze Long Christopher Fenton Christopher Fenton Christopher Fenton John Kula Allesandro Calvino John Kula Resandro Calvino Les Calvin	CISC 6. CISC 3. CISC 3. CISC 6. CISC 6. CISC 8. CISC 8. CISC 8. CISC 1. CISC 8. CISC 1. CISC 1. CISC 1. CISC 8. CISC 1. CISC 2. CISC 2. CISC 2. CISC 3. CISC 3. CISC 3. CISC 3. CISC 3. CISC 4. CISC 4. CISC 4. CISC 4. CISC 5. CISC 5. CISC 5. CISC 5. CISC 6. CISC 6. CISC 6. CISC 6. CISC 7. CISC 7. CISC 7. CISC 7. CISC 8. CISC 1. CISC 1	4 32 2 4 16 4 16 2 16 6 16 6 16 6 16 8 8 8 8 8 8 8 8 8 4 16 4 16 4 16 4 16 4 16 4 16 4 16 5 2 32 6 3 2 7 3 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	spartai artix-7 artix-7 kintex- spatan spatan kintex- arria-2 kintex- max10 kintex- spartai kintex- zu-3e zu-3e artix-3	Agenc Fc	missimgmirakef irrakef	g file 55967 29964 4762 3495 ects for rel primi 590 3504 g & non- 643 11510 11554 nton	##### 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	52 112 26 108 10 2 2 56 56 2 19 10 15 1	## 14.77 ## 14.73 ## 14.73 ## 14.74 ## 14.74 ## 14.74 ## 14.74 ## 14.75	1.00 1. 1.00 2. 1.00 2. 1.00 3. 1.00 2. 1.00 1. 0.33 3. 0.67 2. 0.33 3. 1.40 2. 0.33 6. 0.33 3. 0.16 4. 6.00 1. 6.00 1. 6.00 1. 3.00 1.	0 0.7 0 1.0 5 23.3 0 4.4 0 .0 0 .0 0 .0 0 .0 0 3.7 0 56.6 0 .0 0 30.9 0 30.9	X	verilog verilog; verilog; verilog; verilog	149 topunit 149 topunit 131 bsrewnit 131 bsrewnit 131 bsrewnit 131 bsrewnit 131 bsrewnit 132 topun 132 topun 133 topun 133 topun 134 topun 144 topun 154 topun 155 top	(yes	Y	4 64K 64K 128K 128K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 256 256 7 64 1K 1 4M 4M 1 4M 4M 1 4M 4M 1 4G 4G 1 4G 4G 4 4G 4G	Y 64 Y N 16 Y 200 N Y 75 Y 8 Y 128 N 128 N 128 N 128	32 32 32 32 3 3 4 8 5 5 4 7 4 4 4 4 536 536 536 536 536 536 536	200 200 200 200 200 200 200 200 200 200	18 20 18 20 18 20 18 20 18 20 18 20 19 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 11	124 124 125 126 127	64-bit regs, 16x inst, 48-bit VM 6-bit regs, 16x inst, 48-bit VM is BISR1, msp430 like, fltg-pt defined infocom 2-Machine V3, youtube videe information in German 8 bit arch designed for C and memory 2-machine (Zork) 8 bit arch designed for C and memory 2-machine (Zork) 8 bit arch designed for C and memory 2-machine (Zork) 8 bit arch designed for C and memory 2-machine (Zork) 9 bit arch designed for C and memory 2-machine (Zork) 1-machine (Zork) 1-ma	TTA BIX2 is superset of BISR1, 4 data sizes 3 data sizes, no Re+) of r=R1 modes http://inform-fiction.org/runctine/standards bits://inform-fiction.org/runctine/standards bits://inform-fiction.org/runctine/standards bits://inform-fiction.org/runctine/standards surfaces arious up RTL authors Lischematic design L
23 copro6502 copro6502 lic-2 spro2 f8 z-machine raptor16 m2cpu w450 t400 cray1 cray1 cray1 cray1 cray1 cray1 dix_divino dix_chiara dix_superscalai dix_superscalai dix_nicola	https://githul http://www.h https://sode https://githul www.spacew https://githul https://open www.chrisfer www.chrisfer www.chrisfer www.chrisfer https://www https://githul https://githul https://githul	irdobbs.com cc alpha cc alpha cc alpha cc beta cc stable cd stable cd stable cd stable corracted crors cror stable de alpha	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cole David Banks Elic Frohnborfer Herbert Kleebauer Phillip Krause Robert Baruch Steve Haywood Zakary Kafiger Ze Long Ze Long Christopher Fenton Christopher Fenton Christopher Fenton John Kula Allessandro Di Chiaro Allessandro Di Chirostapher Fenton John Kula Allessandro Calvino Allessandro Di Chirostapher Fenton Christopher Fenton John Kula Allessandro Di Chirostapher Jenton Allessandro Di Chirostapher Jenton John Kula Allessandro Di Chirostapher Jenton Jentstapher Jenton Jentstapher Jenton Jentstapher Jenton Jentstapher Jenton Jentstapher Jenton Jentstapher	CISC 6. CISC 3. CISC 6. CISC 6. CISC 6. CISC 7. CISC 8. CISC 8. CISC 8. CISC 8. CISC 8. CISC 8. CISC 10. CISC 11. CISC 11. CISC 11. CISC 11. CISC 11. CISC 11. CISC 10. CISC 1	4 32 2 1 4 16 4 16 2 16 3 8 8 8 6 16 6 1	spartai artix-7 artix-7 artix-7 artix-7 spatan spatan spatan kintex- spatan kintex- arria-2 kintex- max10 kintex- spartai kintex- zu-3e spartai kintex- kintex- kintex- kintex- kintex- kintex- kintex- kintex- kintex-	7 Agner Fc 7 Agner Fc 7 Agner Fc 7 Agnes B	missimgmi	g file 55967 29964 4762 3495 ects for rel primi eld 590 3504 g & non- 11554 nton	4 HHHHH 6 HHHHHH 6 6 6 6	52 112 26 108 10 2 2 56 56 2 19 10 15 1 15 1	## 14.75 ##	1.00 1.	0 0.7 0 0.7 0 1.0 5 23.3 0 4.4 0 0.0 0 1.0 0 3.7 0 56.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X	verilog verilo	149 topunit 149 topunit 13 boss 1 13 boss 1 16 c	/ yes	Y	4 64K 64K 64K 64K 64K 64K 64K 64K 64K 64	Y 64 Y N 16 Y 200 N Y 75 Y 8 Y 128 N 128 N 128 N 128	32 32 32 32 33 34 35 4 7 4 4 4 3 36 536 536 536 536 536 536 536 536 536	200 200 200 200 200 200 200 200 200 200	18 20 18 20 11	12	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM is BSS1, msp430 like, fligpt defined infocom Z-Machine V3, youtube vide 65c102, 250, 80286, 6809, PDP11, Air 65c102, 250, 80286, 6809, PDP11, Air 65c102, 250, 80286, 6809, PDP11, Air form book, 978-80072467505 by 76m John Storm Commentation in German 8 bit arch designed for C and memory Z-machine (Zork) 8 bit arch designed for C and memory Z-machine (Zork) 8 data 8 8 ad regs micro-coded 8-bitter with 75 instruct appears to be class project implementation of National's 4-bit CC implementation o	ITA BIX2 is superset of BISR1, 4 data sizes J data sizes, no Re+) or In-81 modes. Into Inform-Biction wer/cruschine/standards Into Inform-Biction wer/cruschine/standards INTO SISE projects on 8 uP, various clock speeds various uP RTL authors educational, compiled via Synopsys 1.1 schematic design 1.1 superset of the size of the
z3 copro6502 copro6502 lc-2 spro2 lc-2 spro2 l8 raptor16 m2cpu w450 t400 cray1 cray1 cray1 cray1 cray1 dx alvino dix calvino dix calvino dix calvino dix spinesa dix palmiero dix spinesa dix palmiero dix spinesa dix palmiero dix spinesa dix spinesa dix spinesa dix spida	https://githul http://www.h https://sode https://githul www.spacew https://githul https://open www.chrisfer www.chrisfer www.chrisfer www.chrisfer https://www https://githul https://githul https://githul	irdobbs.com a dipha a.c. alpha a.c. beta a.c. stable a	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cole David Banis David Banis David Banis Enr. Frohnhoefer Herbert Kleebauer Phillip Krause Robert Baruch Steve Haywood Zakary Nafziger Ze Long Christopher Fenton Christophe	CISC 3. CISC 6. CISC 6. CISC 3. CISC 4. CISC 1. CISC 1. CISC 1. CISC 1. CISC 1. CISC 4. CISC 3. CISC 3. CISC 4. CISC 4. CISC 4. CISC 4. CISC 4. CISC 5. CISC 5. CISC 5. CISC 5. CISC 5. CISC 6. CISC 6. CISC 6. CISC 6. CISC 6. CISC 7. CISC 7	4 32 2 16 4 16 2 16 3 8 8 8 8 8 1 8 6 16 6 16 6 16 6 16 6 16 8 18 8 1 8 8 1 8 8 2 18 9 2 18 9 3 8 9 4 16 9 4 16 9 4 16 9 4 16 9 5 2 32 9 7 2 32	spartai artix-7- kiintex- arria-2 spatana kiintex- spatana kiintex- spatana kiintex- spatana kiintex- spatana artix-3 spatana artix-3 kiintex- kiin	7 Agner Fc 7 Agner Fc 7 James B 7 James B 7 James B 7 James B 8 16-9 L 1	missimgmissimgmissimgmakefi irakefi irakefi ir	g file 55967 29964 4762 3495 ects for rel primi 648 590 3504 g & non- 643 11510 11554 nton	4 HHHHHH 6 HHHHHHHHHHHHHHHHHHHHH	52 112 26 108 10 2 2 56 2 19 100 15 1 15 1	## 14.75 ##	1.00 1. 1.00 2. 1.00 2. 1.00 2. 1.00 1. 1.00 1. 0.33 3. 0.33 3. 0.33 3. 0.33 3. 0.34 0. 0.33 6. 0.33 6. 0.33 6. 0.33 6. 0.33 6. 0.33 6. 0.33 6. 0.16 4. 6.00 1. 6.00 1. 1.00 1. 1.00 1. 1.00 1. 1.00 1.	0 0.7 0 0.7 0 1.0 1.0 0 1.0 0 4.4 0 0.0 0 0.0 0 1.7 0 280.2 0 1.7 0 3.7 0 56.6 0 0.0 0 30.9 0 0.0 0 0 0 0.0 0 0 0 0.0 0 0 0 0.0 0 0 0 0 0.0 0 0 0 0 0 0.0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X	verilog verilo	149 topunit 149 topunit 159 topunit 169 topunit 170 topunit 180 topunit 181 to	Y yes	Y	4 64K 64K 64K 128K 128K 128K 128K 128K 128K 128K 128	Y 64 Y N 16 Y 200 N Y 75 Y 8 Y 128 N 128 N 128 N 128	32 32 32 38 38 35 4 7 4 7 4 7 536 536 536 536 536 536 536 538 32 32 32	200 200 200 200 200 200 200 200 200 200	188 2014 2014 2014 2014 2014 2014 2014 2014	12	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM is B15K1, msp430 like, file pt defined inforom Z-Machine V3, youtube vide 65C102, 280, 80286, 6809, PDP11, AI 65C102, 280, 80286, 6809, PDP11, AI 65C102, 280, 80286, 6809, PDP11, AI from book: 978-0072467505 by Patt documentation in German 8 bit arch designed for C and memory Z-machine (20x) 8 data & 3 adr regs micro-coded 8-bitter with 75 instruct appears to be class project implementation of National's 4-bit Co imple	ITA BIX2 is superset of BISR1, 4 data sizes Jadta sizes, no (R++) or (-R) modes http://molum-fiction.ore//mackine/standards 19 ISE projects on 8 uP, various clock speeds various uP RT1 authors educational, compiled via Synopsys single-cycle & multi-cycle versions https://www.youtube.com/watch?v=27NBkUf no multiphy, 8 adr modes Journius project files, vga output Journius dardress registers Ja-bit address registers Ja-bit address registers Jabo supports Synopsys Design Compiler OL via instructor? ASIC design collapses for no apparent reason fire stage pipeline, forwarding, automatic haz compiled sync version
23 copro6502 copro6502 lic-2 spro2 f8 z-machine raptor16 m2cpu w450 t400 cray1 cray1 cray1 cray1 cray1 cray1 dix_divino dix_chiara dix_superscalai dix_superscalai dix_nicola	https://githul http://www.h https://sode https://githul www.spacew https://githul https://open www.chrisfer www.chrisfer www.chrisfer www.chrisfer https://www https://githul https://githul https://githul	irdobbs.com cc alpha cc alpha cc alpha cc beta cc stable cd stable cd stable cd stable corracted crors cror stable de alpha	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cofe David Banks Ender Bohannon Charles Cofe David Banks Ender Forbinoefer Herbert Kleebauer Phillip Krause Robert Baruch Steve Haywood Zakary Nelziger Christopher Fenton Michael Cavino Alessandro Di Chiar Michael Cavino Christopher Fenton Christop	CISC 6 CISC 3 CISC 3 CISC 6 CISC 6 CISC 6 CISC 6 CISC 8 CISC 8 CISC 8 CISC 8 CISC 8 CISC 8 CISC 11 CISC 10 CISC 11 CISC 10 CISC 11 CISC 10 CISC 11 CISC 10 CIS	4 32 2 1 4 164 4 164 2 16 3 8 8 8 8 6 16 6 16 6 16 8 16 8 16 8 17 8 18 8 18	spartai artix-7-kintex- kintex- arria-2 spatanas patanas kintex- arria-2-kintex- max101 kintex- zu-3e spartai spartai spartai spartai kintex-	7 Agner Fc 7 Agner Fc 7 Agner Fc 7 James B 7 James B 6 6 9 1 1 1 1 1 1 1 1 1	missimgnirakefi rrakefi rrakef	g file 55967 29964 4762 3495 ects for rel primi 648 590 3504 g & non- 643 11510 11554 nton	##### 6 ###### 6 #####################	52 112 26 108 10 2 2 56 2 19 10 15 1 15 1	## 14.75 ##	1.00 1. 1.00 2. 1.00 2. 1.00 2. 1.00 1. 1.00 1. 0.33 3. 0.33 3. 0.33 3. 0.33 3. 0.34 0. 0.33 6. 0.33 6. 0.33 6. 0.33 6. 0.33 6. 0.33 6. 0.33 6. 0.16 4. 6.00 1. 6.00 1. 1.00 1. 1.00 1. 1.00 1. 1.00 1.	0 0.7 0 0.7 0 1.0 1.0 0 1.0 0 4.4 0 0.0 0 0.0 0 1.7 0 280.2 0 1.7 0 3.7 0 56.6 0 0.0 0 30.9 0 0.0 0 0 0 0.0 0 0 0 0.0 0 0 0 0.0 0 0 0 0 0.0 0 0 0 0 0 0.0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X	verilog verilo	1490 topunit 1490 topunit 110 servanit 111 servanit 111 servanit 110 servanit 110 servanit 110 servanit 110 servanit 111 s	/ yes	Y	4 64K 64K 64K 64K 64K 64K 64K 64K 64K 64	Y 64 Y 10 Y 200 N 200 N 4 7 75 Y 8 7 N 128 N 128 N 128 N 128	32 32 32 38 38 35 4 7 4 7 4 7 536 536 536 536 536 536 536 538 32 32 32	200 200 200 200 200 200 200 200 200 200	118 20 118 20 118 20 114 20 114 20 114 20 114 20 114 20 114 20 114 20 115 20 116 20 110 20	124 124 125 126	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM is BSS1, msp430 like, fligpt defined infocom Z-Machine V3, youtube vide 65c102, 250, 80286, 6809, PDP11, Air 65c102, 250, 80286, 6809, PDP11, Air 65c102, 250, 80286, 6809, PDP11, Air form book, 978-80072467505 by 76m John Storm Commentation in German 8 bit arch designed for C and memory Z-machine (Zork) 8 bit arch designed for C and memory Z-machine (Zork) 8 data 8 8 ad regs micro-coded 8-bitter with 75 instruct appears to be class project implementation of National's 4-bit CC implementation o	ITA BIX2 is superset of BISR1, 4 data sizes 3 data sizes, no Re+) or In-R1 modes bitto //inform-fiction org/rmachine/standards 1 strengther org/rmachine/standards 1 strengther org/rmachine/strengther Domittop roject files, yea output 3 versions of v450, used tatest, patches cause PADO microcontroller 2-bit address registers 2-bit address registers 2-bit address registers 3-bit address registers 3-bit address ywints watch, no RTL 3-bit address registers Bit supports Symposys Design Compiler DL via instructor? ASIC design conspicient reason five stage pipeline, forwarding, automatic haz-
13 copro6502 copro6502 lic-2 xyroz lic-2 xyroz f8 raptor16 m2cpu w450 t400 cray1 cray1 cray1 cray1 cray1 cray1 cray1 dix, calvino dix, calvino dix, calvino dix, superscalar dix, palmiero dix, superscalar dix, palmiero dix, siperscalar dix, palmiero dix, palmier	https://githul http://www.h https://sode https://githul www.spacew https://githul https://open www.chrisfer www.chrisfer www.chrisfer www.chrisfer https://www https://githul https://githul https://githul	irdobbs.com 2.c. alpha 2.c. alpha 2.c. alpha 2.c. alpha 2.c. alpha 2.c. stable 2.c. stabl	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cole David Banis David Banis David Banis Enr. Frohnhoefer Herbert Kleebauer Phillip Krause Robert Baruch Steve Haywood Zakary Nafziger Ze Long Christopher Fenton Christophe	CISC 6. CISC 3. CISC 3. CISC 3. CISC 3. CISC 6. CISC 6. CISC 6. CISC 8. CISC 8. CISC 8. CISC 8. CISC 1. CISC 1	4 32 2 2 3 3 4 16 4 16 5 16 6 16 6 16 6 16 6 16 6 16 6 16 6	spartar artix-7 kintex- arria-2-1 kintex- arria-2-1 kintex- arria-2-2 kintex- arria-2-2 kintex- arria-2-2 kintex- max10 kintex- max10 kintex- spartar kintex- zu-3e kintex- kintex- kintex- kintex- kintex- cyclon kintex- cyclon kintex- kint	7 Agner Fc 7 Agner Fc 7 Agner Fc 7 James B 7 James B 6 9 1 1 1 1 1 1 1 1 1	missimgarakefi rakefi rakefi sakefi s	g file 55967 29964 4762 3495 ects for sell of the sell	##### 6 ###### 6 ####### 6 ###########	52 112 26 108 10 2 2 56 56 2 19 10 15 1 15 1	## 14.75 ##	1.00 1. 1.00 2. 1.00 2. 1.00 2. 1.00 1. 0.33 3. 0.33 3. 0.33 3. 0.16 4. 6.00 1. 6.00 1. 1.00 1.	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X	verilog verilo	1490 topunit 1490 topunit 1490 topunit 1490 topunit 1490 topunit 1490 topunit 1510	yes yes yes yes yes yes yes asm yes	Y	4 64K 64KK 64KK 64KK 64KK 64KK 64KK 64K	Y 64 Y N 16 Y 200 N Y 75 Y N 128 N 128 N 128 N 128 N 128 N 128	32 32 32 38 38 35 4 7 4 7 4 7 5 5 5 5 6 536 6 536 6 536 6 536 6 536 1 536 2 32 32 32 32 32 32 32	200 200 200 200 200 200 200 200 200 200	18 20 18 20 118 20 118 20 114 20 114 20 114 20 114 20 114 20 114 20 115 20 116 20 110 20	124 124 125 126	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM is BSS1, msp430 like, fligpt defined infocom Z-Machine V3, youtube vide 65c102, 280, 80286, 6809, PDP11, Air 65c102, 280, 80286, 6809, PDP11, Air 65c102, 280, 80286, 6809, PDP11, Air 67cm book, 978-80072467595 by 74- documentation in German 8 bit arch designed for C and memory Z-machine (Zork) 8 bit arch designed for C and memory Z-machine (Zork) 8 data & 8 ad regs micro-coded 8-bitter with 75 instruct appears to be class project implementation of National's 4-bit CC implementation of National's 4-bit CC implementation of National's 4-bit CC implementation for National'	ITA BIX2 is superset of BISR1, 4 data sizes Jadta sizes, no (R++) or (-R) modes http://molum-fiction.ore//mackine/standards 19 ISE projects on 8 uP, various clock speeds various uP RT1 authors educational, compiled via Synopsys single-cycle & multi-cycle versions https://www.youtube.com/watch?v=27NBkUf no multiphy, 8 adr modes Journius project files, vga output Journius dardress registers Ja-bit address registers Ja-bit address registers Jabo supports Synopsys Design Compiler OL via instructor? ASIC design collapses for no apparent reason fire stage pipeline, forwarding, automatic haz compiled sync version
13 copre5502 copre5502 lc-2 copre5502 lc-2 sproz lc-2 sproz l8 2 smachine raptor16 m2cpu w450 t400 cray1 cra	https://githul http://www.h https://sode https://githul www.spacew https://githul https://open www.chrisfer www.chrisfer www.chrisfer www.chrisfer https://www https://githul https://githul https://githul	irdobbs.com 2.c. alpha 2.c. alpha 2.c. alpha 2.c. alpha 2.c. beta 2.c. stable	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cole David Banks David Banks Eric Frohnhoefer Phillip Krause Robert Baruch Steve Haywood Zakary Nafziger Zel Cong Zakary Nafziger Zel Cong Christopher Fenton Dibn Kula Alessandro Di Chiara Christan Palmiero Nicola Wanello Sottifiou So	CISC 3. CISC 3	4 32 2 2 3 3 4 16 4 16 4 16 6 16 6 16 6 16 6 16 6 16	spartai artix-7 kintex- arria-2 spatan spatan spatan spatan kintex- arria-2 kintex- spartai kintex- spatrai cris-2 spatrai cris-3 spatr	7 Agner Fc Fr	missimgarakefi rakefi rakefi sakefi s	g file 555967 29964 4762 3495 5 ects for 1 590 3504 g & non-1 1554 nton 1 1554 nton 1 3586 6 iilinx print 2471 1 2225 3332	###### 6	52 112 26 108 10 2 2 56 2 2 1 19 10 15 1 1 15 1	## 14.75 ##	1.00 1. 1.00 2. 1.00 2. 1.00 2. 1.00 3. 0.33 3. 0.67 2. 0.67 2. 0.33 3. 1.40 2. 0.33 6. 0.16 4. 0.00 1. 0.00 1. 1.00 1. 1.00 1. 1.00 1. 1.00 1. 1.00 1. 1.00 1. 1.00 1. 1.00 1. 1.00 1. 1.00 1. 1.00 1. 1.00 1. 1.00 1.	0 0 0.7 0 1.0 0 1.0 0 5.5 0 23.3 0 4.4 0 0 0.7 0 0 1.7 0 0 0 0.7 0 0 0 0.7 0 0 0 0.7 0 0 0 0.7 0 0 0 0.0 0 0 0 0 0 0.0 0 0 0 0 0 0 0 0	X	verlog	1490 topunit 110 stresumit 111 stresumit 111 stresumit 111 stresumit 112 stresumit 112 stresumit 113 le2 all lic 115 lolugh 114 le2 all lic 115 lolugh 116 approximation 117 m2cpu topunit 118 le2 all lic 119 lolugh 119 lolugh 119 lolugh 119 lolugh 120 lolugh 121 lolugh 121 lolugh 122 lolugh 123 lolugh 123 lolugh 124 lolugh 125 lolugh 125 lolugh 126 lolugh 127 lolugh 127 lolugh 127 lolugh 128 lo	/ yes	Y	64K	Y 64 Y 16 Y 200 N 17 Y 200 N 17 Y 18 N 128	32 32 32 38 38 35 4 7 4 7 4 5 36 536 536 536 536 536 536 536 538 32 32 32 32 32 32	200 200 200 200 200 200 200 200 200 200	18 20 18 20 18 20 11 20	124 124 125 126	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM is BISR1, msp430 like, file pt defined infocom Z-Machine V3, youtube vide 65c102, 280, 80286, 6809, PDP11, AI 65c102, 280, 80286, 6809, PDP11, AI from book: 978-0072467505 by Patt. documentation in German 8 bit arch designed for C and memory Z-machine (20x) 8 data 8.8 add regs micro-coded 8-bitter with 75 instruct appears to be class project implementation of National's 4-bit Co homebrew Cray1 homebrew Cray2 homebrew Cray1 homebrew Cray1 homebrew Cray2 homebrew Cray2 homebrew Cray3 homebrew Cray1 homebrew Cray2 homebrew Cray3 homebrew Cray3 homebrew Cray4 homebrew Cray3 homebrew Cray4 homebrew	TTA BIX2 is superset of BISR1, 4 data sizes J data sizes, no Re+) of r.=8) modes http://inform.fiction.org/zmschine/standards 19 ISE projects on 8 uf, yarous clock speeds various up RTI authors educational, compiled via Synopsys single-cycle & multi-cycle versions single-cycle & multi-cycle versions interts://www.voutube.com/watch?v=2/NBkU/ no multiphy, 8 ad r modes J versions of w450, used latest, patches cause PAOD microcontroller 2-bit address registers 2-bit address registers 2-bit address registers 3-bit address registers 3-bit address registers 3-bit address registers 0. via instructor? ASIC design Collapses for no apparent reason five stage pipeline, forwarding, automatic haz compiled sync version compiled sync version C54x clone
13 coprof502 coprof502 coprof502 lc 2 sprox lf 8 2-machine raptor16 m2cpu w450 1400 cray1 cray1 cray1 cray1 cray1 cray1 cray1 cray2 ray2, reboot dix, calivino dix, chiara dix, palmiero dix, superscala dix, nicola aspida aspida dsp16 coc54x dspuva16 bobcat	https://githul http://www.h https://sode https://githul www.spacew https://githul https://open www.chrisfer www.chrisfer www.chrisfer www.chrisfer https://www https://githul https://githul https://githul	irdobbs.com 2.c. alpha 2.c. alpha 2.c. alpha 2.c. beta 2.c. stable 2.c. stable 2.c. stable 2.c. stable 3.c. mature 2.c. mature 2.c. stable 3.c. mature 2.c. stable 3.c. stabl	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cofe David Banks Ender Bohannon Charles Cofe David Banks Ender Frohnboefer Herbert Kleebauer Phillip Krause Robert Baruch Steve Haywood Zakary Natziger Christopher Fenton John Kulla Alessandro D Chira Christopher Fenton John Kulla Michard Mershall Southiou Jose Tipida Jose Jose Jose Jose Jose Jose Jose Jose	CISC 6. CISC 6. CISC 6. CISC 6. CISC 6. CISC 6. CISC 8. CISC 8. CISC 8. CISC 8. CISC 10. CISC	4 32 2 2 3 4 16 4 16 4 16 5 16 6 16 6 16 6 16 6 16 6 16 6 16 6	spartai artix-7 artix-7 spartai spartai artix-7 spartai spatan kintex-spatan spatan kintex-spatan spatan kintex-max10 kintex-max10 kintex-kint	7 Agner Fc 7 Agner Fc 7 Agner Fc 7 James B	missimgarakefi rakefi rakefi rakefi se projecti se pro	g file 55967 29964 4762 3495 ects for sell of	###### 6	52 112 26 108 10 2 2 56 56 2 19 10 15 1 15 1	## 14.75 ##	1.00 1. 1.00 2. 1.00 2. 1.00 2. 1.00 3 3. 0.67 2. 0.67 2. 0.33 3. 1.40 2. 0.33 6. 0.33 6. 0.33 6. 0.33 0. 1.40 2. 0.67 1. 1.00 1.	0 0 0.7 1.7 280.2 0 1.7 0 0 0.7 0.7 0 0 0.7 0 0 0.7 0 0 0.7 0 0 0 0	X	verlog ve	1490 topunit 110 srewunit 111 srewunit 111 srewunit 111 srewunit 110 srewunit 110 srewunit 110 srewunit 111 s	/ yes	Y	64K	Y 64 Y 16 Y 200 N 7 75 Y 8 128 N 128 A N 128	32 32 32 32 32 34 4 7 4 7 4 536 536 536 536 536 536 536 536 536 538 538 538 538 538 538 538 538 538 538	200 200 200 200 200 200 200 200 200 200	18 20 20 114 20 20 20 20 20 20 20 20 20 20 20 20 20	124 124 125 126	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM is B1STA, msp430 like, flig.pt defined inforom Z-Machine V3, youtube (65C102, 280, 80286, 6809, PDP11, AI 65C102, 80286, 80286, PDP11, AI 65C102, 80286, 80286, PDP11, AI 65C102, 80286, PDP1	TTA BIX2 is superset of BISR1, 4 data sizes 3 data sizes, no RR+) or In-8) modes bitto //Inform-fiction ora/zmachine/standards single-cycle & muttl-cycle versions bittos //Inwew.voorfule/scom/watch?v=2/BISK1 bittos //Inwew.voorfule/scom/watch?v=2/BISK1 bittos/standards project files, vgo output 3 versions of watch ora/smachine/scom/watch?v=2/BISK1 servision of watch ora/smachine/scom/watch/smachine/scom/wat
13 copre5502 copre5502 lc-2 copre5502 lc-2 sproz lc-2 sproz l8 2 smachine raptor16 m2cpu w450 t400 cray1 cra	https://pithuh https://popen http://www.https://popen http://www.https://popen http://www.https://popen http://www.http://www.https//www.	irdobbs.com 2.c. alpha 2.c. alpha 2.c. alpha 2.c. beta 2.c. stable 2.c. stable 2.c. stable 2.c. stable 3.c. alpha 4.c. alpha 4.c. alpha 4.c. alpha 4.c. alpha 5.c. alpha 5.c. alpha 5.c. alpha 6.c. a	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cole David Banks Ender Bohannon Charles Cole David Banks Ender Forhonofer Herbert Kleebauer Phillip Krause Robert Baruch Steve Haywood Zakary Nel'siger Ze Long Arnim Laeuger Christopher Fenton John Kula Alessandro Di Chiar Alessandro Di Chiar Soldriou Jose Tipidan Richard Herveille Sontriou Jose Tipida Richard Herveille Santiago de Pablo Stan Orey ensilica.com	CISC 3. CISC 3	4 32 2 1 4 16 4 16 2 16 8 3 8 8 8 8 8 8 8 8 8 8 8 8 8 8	spartai artix-7 artix-7 spartai spartai artix-7 spatanartix-7 spatanartix-7 spatanartix-8 spatanartix-8 spatanartix-8 spatanartix-8 spartai sintex-spartai sintex-spartai sintex-kintex-	7 Agner Fc Fr	missimgar irrakef irrakef irrakef irrakef irrakef irrakef Nafzig Olockingsim irrakef irrakef design h degnera dated xi ada dated xi ada dated xi irrakef irrak	g file 555967 29964 4762 3495 5 ects for 1 590 3504 g & non-1 1554 nton 1 1554 nton 1 3586 6 iilinx print 2471 1 2225 3332	##### ######	52 11212 26 1080 2 100 2 100 566 567 578 578 578 578 578 578 578 57	## 14.75 ##	1.00 1. 1.00 2. 1.00 2. 1.00 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3	0 0 0.7 0 1.0 0 1.0 0 5.5 0 23.3 0 4.4 0 0 0.7 0 0 1.7 0 0 0 0.7 0 0 0 0.7 0 0 0 0.7 0 0 0 0.7 0 0 0 0.0 0 0 0 0 0 0.0 0 0 0 0 0 0 0 0	X	verlog	1490 topunit 110 servanit 111 servanit 111 servanit 111 servanit 112 servanit 112 servanit 113 sez all 114 servanit 115 plupin 115 plupin 115 plupin 115 plupin 115 plupin 116 plupin 117 paptor16 plupin 118 plu	yes (Y	64K	Y 64 Y 164 Y 200 N 7 Y 200 N 128 Y 29 Y 99	32 32 32 38 3 5 4 7 4 4 4 536 536 536 536 536 536 538 32 32 32 32 32 32 32 32 32	200 200 200 200 200 200 200 200 200 200	118 20 118 20 118 20 118 20 118 20 118 20 118 20 118 20 118 20 114 20 114 20 114 20 116 20 116 20 110 20 11	124 124 125 126	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM is BtSt1, msp430 like, flig.pt defined flicton, 24x inst, 48-bit VM is BtSt1, msp430 like, flig.pt defined flicton, 24x inst, 48-bit VM is BtSt1, msp430 like, flig.pt defined 65c102, 280, 80286, 6809, PDP11, Ait 65c102, 280, 80286, 6809, PDP11, Ait 67cm book, 192-8072467505 PV 7-machine (Zork) 8 bit arch designed for C and memory 2-machine (Zork) 8 bit arch designed for C and memory 2-machine (Zork) 8 data & 8 ad r regs micro-coded 8-bitter with 75 instruct appears to be class project implementation of National's 4-bit CC funebrew Cray1 homebrew Cray2 homebrew Cray1 homebrew Cray1 homebrew Cray2 homebrew Cray1 homebrew Cray2 homebrew Cray3 homebrew Cray3 homebrew Cray4 homebrew Cra	TTA BIX2 is superset of BISR1, 4 data sizes J data sizes, no Re+) of r.=8) modes http://inform.fiction.org/zmschine/standards 19 ISE projects on 8 uf, yarous clock speeds various up RTI authors educational, compiled via Synopsys single-cycle & multi-cycle versions single-cycle & multi-cycle versions interts://www.voutube.com/watch?v=2/NBkU/ no multiphy, 8 ad r modes J versions of w450, used latest, patches cause PAOD microcontroller 2-bit address registers 2-bit address registers 2-bit address registers 3-bit address registers 3-bit address registers 3-bit address registers 0. via instructor? ASIC design Collapses for no apparent reason five stage pipeline, forwarding, automatic haz compiled sync version compiled sync version C54x clone
13 copre5502 copre5502 lc2 copre5502 lc2 xprox l8 2-machine raptor16 m2cpu w450 tray1 cray1 cray1 cray1 cray1 cray1 cray1 cray2 ray1 cray1 cray1 cray1 cray1 cray1 cray1 cray1 cray1 cray1 cray2 ray0 dix_calvino	Intos://intose Intos//intos Intos//intos Intos//intos Intos//intos Intos	irdobbs.com 2.c. alpha 2.c. alpha 2.c. alpha 2.c. alpha 2.c. alpha 2.c. stable 2.c. stabl	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Brendan Bohannon Grendan Bohannon Charles Cole David Banks David Banks Eric Frohnhoefer Phillip Krause Robert Baruch Steve Haywood Zakary Nafziger Ze Long Christopher Fenton Dibn Kula Alessandro Di Chiara Christon Palmero Nicola Vannello Sottifiou So	CISC 6. CISC 3. CISC 3. CISC 3. CISC 6. CISC 6. CISC 6. CISC 6. CISC 7. CISC 1. CISC 1	4 32 2 1 4 16 4 16 2 16 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	spartai artix-7. kintex- arria-2 spatan spa	7 Agner Fc 7	nissimgarakefi irakefi irakefi irakefi irakefi irakefi gate leve gate leve irakefi ira	g file 555967 25964 4762 255967 4762 27200 4762 272964 4762 27964 4762 4762 4762 4762 4762 4762 4762 47		52 112 12 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	## 14.75 ##	1.00 1. 1.00 2. 1.00 2. 1.00 2. 1.00 3.3 3. 0.67 2. 0.67 1. 1.00 1.	0 0 0 0 0 0 0 0 0 0	X	verlog ve	149 topunit 110 srexunit 111 srexunit 111 srexunit 111 srexunit 112 srexunit 112 srexunit 113 lez all 114 lez all 115 slugh 115 slugh 116 apport 117 m2cpu tag 117 m2cpu tag 117 m2cpu tag 118 lez all 119 maport 119 maport 110 maport	/ yes	Y P P P P P P P P P P P P P P P P P P P	64K	Y 64 Y 200 N 128 Y 200 N 128 Y 17 Y 200 Y 9 124 Y 9 17 Y 9 17	32 32 32 38 3 5 36 4 7 4 4 4 5 36 536 536 536 536 536 536 536 538 32 32 32 32 32 32 32 32 32 32 32 32 32	200 200 200 200 200 200 200 200 200 200	118 20 118 20 118 20 118 20 118 20 118 20 119 20 110 20	124 124 125 126	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM is BitSI, insp430 like, file pt defined forcom Z-Machine V3, youtube vide 65c102, 280, 80286, 6809, PDP11, AI 65c102, 80286, 80296, PD11, AI 65c102, 80286, PD11, AI 65c102, 802	TTA BIX2 is superset of BISR1, 4 data sizes Jata sizes, no Re+) or f81 modes http://inform-fiction.ors/mackhine/standards 19 ISE projects on 8 up // various clock speeds various up RTI authors educational, compiled via Synopsys single-cycle & multi-cycle versions littles/www.youtube.com/watch?vs27NBLUI no multiply, 8 ad rmodes Quartus project files, yaga output 3 versions of w450, used latest, patches cause PAOO microcontroller 24-bit address registers 24-bit address registers 24-bit address registers 32-bit address, wrist watch, no RTI. 22-bit address registers Also supports Synopsys Design Compiler OL via instruction? ASIC design Collapses for no apparent reason five stage pipeline, forwarding, automatic haz compiled sync version C54x clone broken web link dead web links room for 90 user inst, also as ASIC room for 90 user inst, also as ASIC
13 Coprof502 Coprof502 Coprof502 Coprof502 Coprof502 Coprof502 Coprof502 If 8 Is Ismachine raptor16 m2cpu w450 I400 Cray1 Cray	Intos://usthu/ Intos/intos/ Intos/ Intos/Intos/ Intos/ Intos/Intos/ Intos/Intos/ Intos/ Intos/Intos/ Intos/	irdobbs.com 2.c. alpha 2.c. stable 2.c. alpha 2.c. alp	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cole David Banks Ender Bohannon Charles Cole David Banks Ender Forbinoefer Herbert Kleebauer Phillip Krasse Robert Baruch Steve Haywood Zakary Nafziger Christopher Fenton John Kulla Messandro Di Chira Christopher Fenton John Kulla Messandro Di Chira Sottifou Joachim Horch Nicola Vianello Sottifou Jose Tejada Sottifou Jose Tejad	CISC 6. CISC 6. CISC 6. CISC 6. CISC 6. CISC 6. CISC 8. CISC 8. CISC 8. CISC 8. CISC 1. CISC 9. CISC 1. CISC 1	4 32 4 16 4 16 4 16 6 16 6 16 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	spartai artix-7. kintex- artix-7. kintex- spatanas spat	Agner Fc	nissimgarrakefi rrakefi rrakefi karakefi karakef	g file 555967 25964 4762 3495 4762 3495 4762 3495 4762 3495 4762 3495 4762 4762 4762 4762 4762 4762 4762 4762		52 112 12 10 10 11 11 11 11 11 11 11 11 11 11 11	## 14.7 ## 14.	1.00 1. 1.00 2. 1.00 2. 1.00 2. 1.00 3.3 3. 0.67 2. 0.67 1. 1.00 1.	0 0 0 0.7 0 1.0 0 1.0 0 2.3 0 4.4 0 0 0.7 0 0 0.7 0 0 0.7 0 0 0 0.7 0 0 0 0.7 0 0 0 0.7 0 0 0 0.7 0 0 0 0 0.7 0 0 0 0 0.7 0 0 0 0 0 0 0.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X	verlog ve	1490 topunit 110 srevunit 111 srevunit 111 srevunit 111 srevunit 110 srevunit 110 srevunit 110 srevunit 110 srevunit 110 srevunit 111 s	/ yes / asm / yes / asm / yes / sam / yes	Y P P Y P P P P P P P P P P P P P P P P	64K	Y 64 Y 100 N 128 Y 17 N 128 32 32 32 32 32 32 32 32 32 32 32 32 32 3	200 200 200 200 200 200 200 200 200 200	118 20 11	124 124 125 126	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM is B15R1, msp430 like, filtspt defined 65c102, 280, 80286, 6809, PDP11, AI 65c102, 280, 80286, 8029, PDP11, AI 65c102, 80286, PD	TTA BIX2 is superset of BISR1, 4 data sizes Jata sizes, no Re+) or f81 modes http://inform-fiction.ors/mackhine/standards 19 ISE projects on 8 up // various clock speeds various up RTI authors educational, compiled via Synopsys single-cycle & multi-cycle versions littles/www.youtube.com/watch?vs27NBLUI no multiply, 8 ad rmodes Quartus project files, yaga output 3 versions of w450, used latest, patches cause PAOO microcontroller 24-bit address registers 24-bit address registers 24-bit address registers 32-bit address, wrist watch, no RTI. 22-bit address registers Also supports Synopsys Design Compiler OL via instruction? ASIC design Collapses for no apparent reason five stage pipeline, forwarding, automatic haz compiled sync version C54x clone broken web link dead web links room for 90 user inst, also as ASIC room for 90 user inst, also as ASIC	
13 copre5502 copre5502 lc2 copre5502 lc2 xprox l8 2-machine raptor16 m2cpu w450 tr400 cray1 cray1 cray1 cray1 cray1 cray1 cray2 ray1 cray1 cray1 cray1 cray1 cray1 cray1 cray1 cray1 cray1 cray2 cray1	Intos://usthu/ Intos/intos/ Intos/ Intos/Intos/ Intos/ Intos/Intos/ Intos/Intos/ Intos/ Intos/Intos/ Intos/	idobbs.com 2.0 alpha 2.0 alpha 2.0 alpha 2.1 alpha 2.1 alpha 2.2 stable 2.2 stable 2.2 stable 2.2 stable 2.3 stable 2.4 stable 2.5 stam errors 2.5 stable 2.5 stable 2.6 stable 2.6 alpha 2.6 alpha 2.6 alpha 2.6 alpha 2.6 stable 2.6 stable 2.7 stable 2.7 stable 2.8 stable 2.9 stable 2.1 stable 2.1 stable 2.2 stable 2.3 stable 2.4 ssic 2.5 stable 2.5 stable 2.6 stable 2.7 stable 2.7 stable 2.8 stable 2.9 stable 2.1 stable 2.1 stable 2.2 stable 2.3 stable 2.4 ssic 2.5 stable 2.5 stable 2.6 stable 2.7 stable 2.7 stable 2.8 stable 2.9 stable 2.9 stable 2.1 stable 2.1 stable 2.2 stable 2.3 stable 2.4 ssic 2.5 stable 2.5 stable 2.6 stable 2.7 stable 2.7 stable 2.8 stable 2.9 stable 2.9 stable 2.0	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Brendan Bohannon Grendan Bohannon Charles Cole David Banks David Banks Eric Frohnhoefer Phillip Krause Robert Baruch Steve Haywood Zakary Nafziger Ze Long Christopher Fenton Dibn Kula Alessandro Di Chiara Christon Palmero Nicola Vannello Sottifiou So	CISC 6. CISC 3. CISC 3. CISC 3. CISC 3. CISC 6. CISC 6. CISC 6. CISC 6. CISC 7. CISC 1. CISC 1	4 32 2 2 2 3 3 3 8 8 8 8 8 8 8 8 8 8 8 8	spartai artix-7. kintex- arria-2 spatana spartai kintex- stratix stratix stratix cyclon	Agenc Fc	nissimgarrakefi rrakefi	g file 55967 55967 55967 55967 4762 4762 4369 6433 5590 6433 11510 11554 11464 2915 13646 3386 2471 2225 1222 1622 1100 2200 1800 1800		52 112 26 108 26 108 27 27 27 27 27 27 27 27 27 27 27 27 27	## 14.75 ## 12.55 ## 14.75 ##	1.00 1. 1.00 2. 1.00 2. 1.00 2. 1.00 3.3 3. 0.67 2. 0.67 1. 1.00 1.	0 0 0 0 0 0 0 0 0 0	X	verlog ve	1490 topunit 110 streaming 1110 streaming 1111 streaming 110 topunit 1110 streaming 112 (22 all lill 12 all lill 12 all 13 (22 all lill 14 approximation 15 solugh 11 approximation 16 approximation 17 m2cpu to de 16 cray ysy 16 cray ysy 16 cray ysy 17 m2cpu to de 16 cray ysy 18 cray	/ yes / asm / yes / yes / asm / yes	Y P P Y P P Y P P Y P P N N N N N N N N	64K	Y 644 N 166 Y 2000 N 17 Y 75 N 128	32 32 32 32 32 32 32 32 32 32 32 32 32 3	200 200 200 200 200 200 200 200 200 200	118 20 118 20 118 20 118 20 118 20 118 20 119 20 110 20	124	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM is BisS1, msp430 like, file pt defined infocom Z-Machine V3, youtube vide 65C102, 280, 80286, 6809, PDP11, AI 65C102, 280, 80286, 6809, PDP11, AI 65C102, 280, 80286, 6809, PDP11, AI from book: 978-0072467505 by Patt. documentation in German 8 bit arch designed for C and memory Z-machine (20x) 8 data 8, add regs micro-coded 8-bitter with 75 instruct appears to be class project implementation of National's 4-bit CO homebrew Cray1 homebrew Cray2 homebrew Cray1 homebrew Cray1 homebrew Cray1 homebrew Cray2 homebrew Cray2 homebrew Cray2 homebrew Cray1 homebrew Cray2 homebrew Cray2 homebrew Cray2 homebrew Cray2 homebrew Cray3 homebrew Cray3 homebrew Cray3 homebrew Cray3 homebrew Cray4 homebrew Cray4 homebrew Cray4 homebrew Cray4 homebrew Cray3 homebrew Cray4 hom	TTA BIX2 is superset of BISR1, 4 data sizes J data sizes, no Re+) or I81 modes bitto //inform fiction.ors/zmachine/standards J BISE projects on 8 uP, various clock speeds various uP RTI authors educational, compiled via Synopsys single-cycle & multi-cycle versions https://www.voutube.com/watch?v=2/NBLUI no multiphy, 8 ad r modes J wersions of w450, used latest, patches cause Quartus project life, vga output 3 versions of w450, used latest, patches cause Quartus project life, vga output 3 versions of w450, used latest, patches cause Quartus project life, vga J watch and dress registers Z-bit address registers Z-bit address registers J watch ad
13 Coprof502 Coprof502 Coprof502 Coprof502 Coprof502 Coprof502 Coprof502 If 8 Is Ismachine raptor16 m2cpu w450 I400 Cray1 Cray	Intos://introllers/ Into//www. Into//www. Into//www. Intos//foste Intos://foste Intos://foste Intos://into Into://into Into://into Into://into/Into Into://into/Into Intos://into Into://into/Into Intos://into Into://into/Into Intos/Into Into://into/Into Into://into/Into Intos/Into Into://into/Into Into://into/Into Into://into/Into Into://into/Into Into://into/Into Into://into/Into Into://into/Into Into://into/Into Into://into/Into Into://into Into://	idobbs.com 2.0 alpha 2.0 alpha 2.0 alpha 2.1 alpha 2.2 alpha 2.2 alpha 2.2 alpha 2.3 beta 2.5 stable 2.6 stable 2.7 stable 2.7 stable 2.8 stable 2.9 stable 2.9 stable 2.0 stable 2.0 stable 2.1 stable 2.2 stable 2.2 stable 2.3 stable 2.4 stable 2.5 alpha 2.6 alpha 2.6 stable 2.6 stable 2.6 stable 2.7 stable 2.7 stable 2.8 stable 2.9 stable 2.1 stable 2.1 stable 2.2 stable 2.2 stable 2.3 stable 2.4 stable 2.5 stable 2.6 stable 2.7 stable 2.7 stable 2.8 stable 2.9 stable 2.1 stable 2.1 stable 2.2 stable 2.1 stable 2.2 stable 2.3 stable 2.4 stable 2.5 stable 2.6 stable 2.7 stable 2.7 stable 2.8 stable 2.9 stable 2.0 stable	Al Williams Brendan Bohannon Brendan Bohannon Brendan Bohannon Brendan Bohannon Charles Cale David Banks David Ban	CISC 6. CISC 3. CISC 3. CISC 3. CISC 3. CISC 6. CISC 6. CISC 6. CISC 6. CISC 7. CISC 1. CISC 1	4 32 2 2 2 3 3 3 8 8 8 8 8 8 8 8 8 8 8 8	spartai artix-7. kintex- kintex- spatanni spatan	Agner Fc	missimgamismamismamismamismamismamismami	g file 555967 55967 55967 4762 4762 4762 4762 486 590 3590 3590 3590 3590 3590 3590 3590		52 112 26 108 26 108 27 27 27 27 27 27 27 27 27 27 27 27 27	## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.7 ## 14.5 ## 14.7 ## 14.5 ## 14.7 ## 14.5 ## 14.7 ## 14.5 ## 14.7 ## 14.5 ## 14.7 ## 14.5 ## 14.7 ## 14.	1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00	0 0 0 0 0 0 0 0 0 0	X	verlog ve	149 topunit 110 brevaunit 111 brevaunit 111 brevaunit 111 brevaunit 112 brevaunit 112 brevaunit 113 le2 all lei 114 le2 all lei 115 plugh 11 epitoris 12 m2cpu to 13 w450 14 erray sys 14 cray sys 14 dray sys 14 dray 17 epitoris 18 dray 18	/ yes	Y P P Y P P P P P P P P P P P P P P P P	64K	Y	32 32 32 32 32 32 32 32 32 32 32 32 32 3	200 200 200 200 200 200 200 200 200 200	118 20 11	124	64-bit regs, 16x inst, 48-bit VM 64-bit regs, 16x inst, 48-bit VM is B15R1, msp430 like, filtspt defined 65c102, 280, 80286, 6809, PDP11, AI 65c102, 280, 80286, 8029, PDP11, AI 65c102, 80286, PD	TTA BIX2 is superset of BISR1, 4 data sizes Jadas alies, no Rel-y of r81 modes http://inform-fiction.ore/zmachine/standards 19 ISE projects on 8 uty-arous clock speeds various up RTI authors educational, compiled via Symopsys single-cycle & multi-cycle versions Histo://www.youtube.com/watch?v=2TNBLU/ no multiply, 8 ad rmodes Javersions of w450, used latest, patches cause PAOO microcontroller 24-bit address registers 24-bit address registers 24-bit address registers 32-bit address registers Albit address registers Cabit address

folder	opencores or prmary link	status	author	style / clone	data sz inet sz	FPGA	repor cor ter en		Dff E	S S blk	F max	tool M ver /i	IPS clks		ven dor	src file	top file		fltg .> pt =		byte to it adrs #	adr # mod reg	pip e lon	start last year revis	secondary web link	note worthy	comments
mark-2	http://www.ah		Andrew Holme	forth	16 16											schematic		Y yes	N	64K 64K	Y 31			2003		TTL forth uP, PLD files	
nige_machine	https://github.c		Andrew Read	forth	32 8		7-3 James Bral			, 0	3 123 #	# 14.7 1	1.00	U 24.5		vhdl 29				16M 16M		512		2014		standalone Forth system	https://www.youtube.com/watch?v=PRltE8
b16	www.bernd-pay	stable	Bernd Paysan	forth	16 5	5 spartan-	-6 James Bral	ef 554	1 6	5	134 #	# 14.7 0			AX	verilog 15	b16	Y yes	N	64K 64K	N		<u> </u>	2002 2017	https://github.cor	two versions: one/15 source files, de	
016	www.bernd-pay		Bernd Paysan	forth	16 5		James Bral			5	 .		0.67 1.			verilog 1		Y yes	N	64K 64K	N			2002 2019	https://github.cor	two versions: one/15 source files, de	
:d16	http://anycpu.c		Brad Eckert Brad Eckert	forth forth	16 16		-3 James Bral					# 14.7 C				vhdl 16				128K 8M 128K 8M		_		2003 2003 2003 2003	http://web.archiv	Spartan-3 block RAM Spartan-3 block RAM	bare core includes stack RAMs & some inst RAM
had	https://eithub.o		Brad Eckert	forth			1 James DFF					# v21.1 C				verilog 33					N 23	16		2003 2003	inttp://web.archiv	verilog, .f &.c code; fpga project file:	
had			Brad Eckert	forth			3 James opt					# v21.1 C		0 79.5	AXMI	verilog 33	mcu_urcy	Y ves	N	64K 64K	N 23			2021		verilog, .f &.c code; fpga project file:	
had	https://eithub.c		Brad Eckert	forth			3 James DFF		5 6			# v21.1 C		0 70.4	AXML	verilog 33	mcu arty	Y ves	N	64K 64K	N 23	16		2021		verilog, .f &.c code; fpga project file:	s max SOC3 speed grade
had	https://github.c	om/bradle	Brad Eckert	forth			James Bral		2211 6			# v21.1 C	0.80 1.	0 91.1	AXML	verilog 33	mcu arty	Y yes	N	64K 64K	N 23	16		2021		verilog, .f &.c code; fpga project file:	s
c20	http://www.for	proprietar	Brad Eckert	forth	32 8	8 virtex-6	Brad Ecker	t 1977	7 6	5	150	1	1.00 1.	0 75.9	X	proprietary					l I			2010		PDF file, Forth Inc.	
tack_machine	http://people.e	stable	Bruce R. Land	forth	16 5	5 cyclone?	10 James Bral	ef 510:		6 2	9 66 #	# q18.0 C	0.67 0.	3 25.9	х	verilog 9	VGA_sram	Y asm	N N	64K 4K	N			2009 2011	https://people.eo	(3) uP cores, Cornell course materia	VGA output, uses Nakano's tiny_cpu
pu16	http://www.ult		C.H. Ting	forth			7-3 James Bral					# 14.7 C	0.67 1.	0 702.1	Х	vhdl 1	cpu16		N N	64K 64K	N 28			2000 2000		P16 in VHDL	CPU24.vhd with width=16
ep16	https://github.c		C.H. Ting	forth	16 5	5 kintex-7	7-3 James Bral	ef 837				# 14.7 C	0.67 1.		Х	vhdl 5	ep16	Y yes	N N	32K 32K	N 32			2005 2012	PDF files	initialized Lattice memory blocks	5-bit instructions
ep24		stable	C.H. Ting	forth			7-3 James sub			5 :	3 167 #	# 14.7 C				vhdl 1	ep24	Y asm	N N	4K	27			2002 2002		room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz
p32	https://www.ar	proprietar		forth		6 XP2	C.H. Ting	3368		1	+	ispL 1				proprietary			_		29			2007 2018	https://wiki.forth	kindle book & RTL available: EP32 RI	
p32	http://forth.org	mature	C.H. Ting	forth			7 James Bral		7 2309 6	5		# v23.2 1				vhdl 7		Y forth			29		_	2012		has eForth binary & source	now free
p32 16b	http://forth.org	mature	C.H. Ting	forth			7 James XP2					# v23.2 1		0	XY	vhdl 7	ep32_chip	Y forth	N	4G 4G	29			2012		has eForth binary & source	now free
24e		beta beta	C.H. Ting	forth			7-3 James cas					# 14.7 C				vhdl 1 vhdl 1		Y asm	N N	64K 64K 2K 2K	28			2000		part of eForth? part of eForth?	data width can be expanded data width can be expanded
ytemachine	https://github.c	mature	C.H. Ting cOpperdragon	forth	24 6	o spartan	_3 James Bral 7-3 James Bral	ef 319				# 14.7 C				vhdl 7		r jasm	N N	ZK ZK	Y 30		-	2016 2017		top is Altera schematic	results are for 2016 bare core
t8a	http://www.gre	asic	Chuck Moore	forth	+++	5 Kilitex-7	/-3 James Brai	en 51:	1	'	230 #	# 14.7 0	J.33 Z.	0 129.3		proprietary	bytemacm	Y yes	IN IN	41	1 30		-	2010 2017		AKA G144A12: 12x12 array	family of parallel processors
:4016	https://en.wikic	asic	Chuck Moore	forth	16	+							_	+ 1		proprietary		. ,,,,								chapter in Koopman	running or puruner processors
fm	https://github.c	om/cbiffle	Cliff L. Biffle	forth	16 16	16										haskell 23		+	N	64K 64K				2018 2018	https://clash-lane		he alu inst is ucoded, some missing ops
16	http://www.ult	ratechnolo	Don Golding	forth			7-3 James bad	syntax	- 6	5		14.7 C	0.67 1.	0		vhdl 1	p16			64K 64K				2000		g/svfig/kk/11-2021-Golding.pdf	
lpu	https://baioc.gi		Gabriel de Sant'Anna	forth	16 16	16 cyclone2	2 Gabriel de		1622	1 8	5 50 #	# q13.1 C				vhdl 17	s4pu	Y asm		64K 64K	32			2017 2020	https://gitlab.com	/baioc/s4pu	in Portuguese
nite_ptsc		asic	George Shaw	forth	32 8					$\perp \perp$	$\perp \top$		1.			proprietary				4G 4G	\Box			1995 2002			od PTSC web site had full documentation
nyforthprocess	https://opencor	stable	Gerhard Hohner	forth	32 8		ex James Bral					# 14.7 1		0 /3.3	Х	vhdl 58	mycpu	Y yes	N	64M 64M	96			2004 2012		DPANS'94 32-bit Forth, masters the	
	www.excamera	stable	James Bowman	forth	16 1	.6 kintex-7	7-3 James Bral	ef 335				# 14.7 C	0.80 1.			vhdl 1		Y forth	N	64K 64K				2006 2023	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks
1 1a	www.excamera	stable	James Bowman	forth	16 16		James are					# v20.1 C		0 1061		vhdl 1	j1			64K 64K	20	\vdash		2006 2023	nttps://github.com	uCode inst, dual port block RAM	16 deep data & return stacks
a a32	www.excamera	stable stable	James Bowman James Bowman	forth forth	16 1	.6 kintex-/	7-3 James DFF	ex 518				# 14.7 C		0 636.1 0 384.4		verilog 3	j1	Y forth	IN .	64K 64K 64K 64K	20			2006 2023	https://github.com	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks DFF used for 18 deep data & return stacks
Lasz Ih	www.excamera	stable	James Bowman James Bowman	forth	22 1	.6 kintex-7	7-3 James DFF 7-3 James DFF	ex 2612				# 14.7 1				verilog 3 verilog 3		Y forth	N N	64K 64K	20		2	2006 2023	nttps://pytnonii	uCode inst, dual port block RAM uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks DFF used for 32 deep data & return stacks
lb 16	www.excamera	stable	James Bowman	forth	32 1		7-3 James DFF					# 14.7 1				verilog 3	j1 i1	Y forth	N	64K 64K	20			2006 2023		uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks
DU	http://excamer		James Bowman	forth			7-3 James req			<u> </u>	333 .	14.7 0				vhdl 1		1 101111		0410	20			2003 2003		predates J1	uses preprocessor on VHDL
21	http://www.ult		Jeff Fox	forth	21 5		-		1			+		Ť		proprietary		+						1997 2011	http://www.ultra		e chip & simulator, AKA MuP21 or F21
nyfpga_forth	https://github.c	WIP	jemo07	forth	32 8	8	no t	op yet								verilog 7		Υ	n	4G 4G	16			2023 2023		beginner Forth machine	,
icroforth	https://github.c	om/Forth-	Jess Totorica	forth	18 18	18	alte	ra primitiv	res		#	# v23.2 C	0.67 1.	0	A Y	verilog 34	top	Υ	N Y	64K 64K	N 25			2019 2020	http://mindworks	Arduino-like board/platform based u	ur AKA F18, educational, loop stack
1	http://mcforth.	net/	Klaus Kohl-Schoepe	forth	16 16	16					#	# v23.2 C	0.33 1.	0	Α	verilog 11	K1	Y forth	N	64K 64K	24			2020		based on J1, Quartus project file	
icrocore	http://www.pld	beta	Klaus Schleisiek	forth	12 8		7-3 James Bral		3 75 6	5	336 #	# 14.7 0	0.40 1.		Х		ucore110		N Y					1999 2023	www.microcore.d	indexing into return stack, auto inc/	
nicrocore	http://www.pld	beta	Klaus Schleisiek	forth			7-3 James Bral			5		# 14.7 C				vhdl 17								1999 2023			de no block RAM?, uses tri-state signals
nicrocore	https://github.c		Klaus Schleisiek	forth		8 XP2	Klaus Schle					# 3.12 1				vhdl 38				3K 8K	Y 84			1999 2023		easy to add op-codes, fltg-pt opt.,	
nicrocore	https://github.c		Klaus Schleisiek	forth		8 XP2	Klaus Schle			1		# 3.12 C		0 11.2				Y asm			Y 84			1999 2023		easy to add op-codes, fltg-pt opt.,	sir 12, 16, 27 & 32 bit data sizes
nicrocore	http://www.pld		Klaus Schleisiek	forth		8 zu5e	James find			5		# v22.1 1				vhdl 38				4K 4K				1999 2023			
nybbleForth	https://github.c		Lars Brinkhoff Martin Schoeberl etal	forth			7-3 James mis				-	# 14.7 C				verilog 1		Y yes		4K 4K	Y 11	_		2017 2017		empty design, no init file	tiny
op necrisp-ice	https://opencor		Martin Schoeberi etai Matthias Koch	forth	16 16		 1 Martin Sch 17 James Bral 		1180	1	100 1 100 #	q10.0 C	0.67 1.		A V	vhdl 11 verilog 48	core	Y yes	N N	256K 256K 64K 64K	v			2004 2014 2011 2023		https://github.com/jop-devel/jop 16-bit data size, some comments in	java app builds some source code files
necrisp-ice	https://sourcefe		Matthias Koch	forth			7 James Brai		5 2384 6			# v23.2 1		0 33.6	IX V	verilog 48	i1a			4G 4G				2011 2023		32-bit data size, some comments in	G distinct j1a.v for each data size
necrisp-ice	https://sourcefe	orge.net/p	Matthias Koch	forth			7 James Bral		2 8860 6			# v23.2 2				verilog 48		Y forth		16E 16E				2011 2023		64-bit data size, some comments in	
ugs18	https://drive.go	ongle.com/	Myron Plichota	forth			-7 Myron Plic		0000	5 10 1	48	W V2.5.2 2				verilog 18								2022		Four bit op-codes, Python assemble	
treamer16	http://www.ult	r stable	Myron Plichota	forth	16 3		7-3 James Bral		3 6	5		# 14.7 C	0.20 1.	2 485.6		vhdl 8		Y yes	N N	64K 64K	N 8	2		2001 2001	http://www3.sym	MIPS/inst reduced	2nd web adr non-functional
:pu	https://github.c	stable	Oyvind Harboe	forth	32 8	8 kintex-7-	7-3 James Bral	ef 1073	3 6	5 3	283 #	# 14.7 1	1.00 4.	0 65.9	Х	vhdl 23	zpu_core	Y yes	N	4G 4G	Y 37			2008 2009		zpu4: 16 & 32 bit versions, code size	8 ZPU the worlds smallest 32 bit CPU with GC
nsl16		beta	Philip Leong, Tsang, Le	forth	16 4	4 kintex-7	7-3 James Bral	ef 303	3 6	5	256 #	# 14.7 C	0.67 1.	0 566.4	Х	vhdl 13	сри	Y asm	N	256	16			2001		CPLD prototype	
c16		paper	Richard Haskell	forth	16											proprietary										PDF papers	chpt 11: VHDL By Example: Fundamentals of
orth-cpu	https://anycpu.	.org/forum	Richard Howe	forth	16 16		3 James Bral					# 14.7 C				vhdl 10			N					2013 2024	http://www.aholr	forth uP for GPS reciever, 32-bit star	
orth-cpu/h2	https://opencor	stable	Richard Howe	forth	_		7-3 James Bral					# 14.7 C				vhdl 11			N N	64K 64K	25			2017 2020	https://github.cor		.b derived from J1, hex & bin files in 2/16/201
bit_chapman	http://www.ece		Rob Chapman, Steven	forth forth	8 8		7-3 James Bral					# 14.7 C			ALX	vhdl 10	stack_pro			256 256				1998 1998 1998 1998		course work	
ataflow chan	https://oponco	e beta r alpha	Rob Chapman, Steven Rob Chapman, Steven	forth		8 zu-3e	James viva 7-3 James file				305 #	# V21.1 C			ALA	vhdl 10 vhdl 27	DataFlow	\	N	256 256 256 256	1 24			2003		course work course work	1
sbcc	https://opencor		Rodney Sinclair	forth	8 6	9 kintex-7	7 Rodney Sir	cla 196			474	14.7 0		0 797.9	ALX	verilog 3		Y asm	N v	1K 8K	Y 41			2012 2020	https://github.com		og inst after branch/call/rtn always execs
fp	https://opencor		Ron Chapman	forth			7-3 James Bral			_	7/7	# 14.7 C		0 213.2		vhdl 25				71 OV	. 41	1		2003 2009	parration.com	8-bitter, generates a custom VHDL s	
estrel-2	kestrelcompute	stable		forth			7-3 James Bral					# 14.7 0		0 157.2	X Y	verilog 27		Y yes	N	64K 64K	20			2012 2015	https://hackadav.	J1 with wishbone bus	M_j1a runs at 244MHz & 368 LUTs
16x4a	https://github.o	stable	Samuel Falvo II	forth			7-3 James Bral			5		# 14.7 C		0 620.7		verilog 1	s16x4a		N N	64K 64K				2012 2017		kestrel #2, byte & word data	derived from Myron Plichota's design (stre
54x7	https://github.c	stable	Samuel Falvo II	forth	64 8	8										verilog 4	s64x7			16E 16E	Y 56			2017		64-bit simple Forth engine	very little doc
32	http://citeseerx	stable	Sijmen Woutersen	forth	32 8		7-3 James mis	sing define	es (5	#	# 14.7 1	1.00 1.	0		vhdl 32	core	Y yes	N	4G 4G	Υ		<u> </u>	2006 2007	https://pdfs.sema	MS thesis, byte code, needs caches	
SC	https://github.c		Steffen Reith	forth	32 16				+				. 00	0 467.7		scala 11		Y forth	N	64K 64K	20		<u> </u>	2017 2020	https://steffenrei	J1 reimplemented using Scala/Spina	I to generate VHDL or Verilog
orth_kf532	nttps://github.c	stable	Tarasov Ilia	forth	32 6		7-3 James no	c 1719	1 6	5 4 -	1 172 #	# 14.7 1	1.00 1.			vhdl 1				1K 16K	H		<u> </u>	2013 2013		no trace of source code on web	allows blood BAM
vh ric5	https://github.c	om/flamir	Theo Hussey Thomas Entner	forth	9 8		A ontro	tn 110			60	+ +-	0.42 1.			vhdl 5	Jīn			512 1K	20	3.4	\vdash	2019		VHDL clone of J1 forth CPU 25 MIPS: FRIC5xs, FRIC5O	altera block RAM
ric5 afc	http://www.ent	proprietar			9 8 16	,	-4 entner-ele		_	opt	- 00					proprietary vhdl 20					1	3-4	 	2005 2011		25 IVIIPS: ERICSXS, ERICSQ	influenced by 11 F16 9 C19
x2000	http://yeren	alpha	Tim Wawrzynczak Tom Hand	forth forth	16 16		7-3 James Bral	en 61.	1 1	~ 	• Z4/ #	# 14.7 0	J.0/ 1.	0 268.5	_	proprietary	сри	asm	IN Y	8K 8K	26	\vdash	\vdash	2014		Harris Corp., FPGA version at MPEfo	influenced by J1, F16 & C18
yuzi gpu	https://www.mp		Jeff Bush	GPGPU			James syn	av errors	1 1.	. 	 .	# a18.0 1	1.00 1.	0		system 70	nvuz:	V ver	v	4G 4G	y 00	64	\vdash	2015 2024	https://github.co.	32 scalar & 32 vector reg	should run on either altera or xilinx
/uzi_gpu /uzi_gpu	https://github.c		Jeff Bush	GPGPU	32 32		-4 Jeff Bush		1 /	1	54	# q18.0 1 q18.0 16				system 70	nyuzi nyuzi	yes V ver	Y	4G 4G	7 80 V 90	64		2015 2024	https://github.com	32 scalar & 32 vector reg 32 scalar & 32 vector reg	SHOULD FULL EITHER AILERA OF XIIINX
yuzi_gpu yuzi_gpu	https://github.c		Jeff Bush	GPGPU	32 32				7 ##### 6			# v23.2 1		0 0.6	AX V	system 70	nyuzi	V ves	· Y	4G 4G	y 90	64		2015 2024	https://github.com	32 scalar & 32 vector reg 32 scalar & 32 vector reg	should run on either altera or xilinx
exgripplus	https://github.c		Josie Condia	GPGPU	32 32	JE GICIAI	Jannes IIIIS	J 02/6		04 1	30 1		1.	0.0		vhdl		. yes	-+	40 40	1 00	04	\vdash	2020	https://gnencores	GPGPU based on G80 architecture of	
	http://www.ers		Kevin Andryc	GPGPU	32 32		James Bral	ef 72649	9 6	5 ## 11	9 100 ±	# 14.7 1	L.00 n	1 11.0	х	vhdl 46	epepu mis	05 top I	evel			-	\vdash	2013 2016	http://www.ers.ii	eight GPU processors	requested & received source files
	https://eithub.c	alpha	Robert Finch	GPGPU	32 40			72043	т т	1111	1	+-**+		122.0		system 83	UPOP U			4G 4G				2022		gpgpu Under Construction, derived t	
exgrip Phoenix	Later - 11	ncomplet	Ibrahim Hazmi	hc12	8 8	8	+	1	T	+	\top	1 1	\neg	1 1		vhdl		Y yes	N	64K 64K	Y			2009		book/masters-thesis on his impleme	en CD attached to book has full RTL
Phoenix	nttps://www.ac	om/lisper/	Brad Parker	lisp	32 48	18 spartaní	6 Brad P ran	his 422	3 2794 6	5 10	2 50 ±	# 14.7 1	1.00 1.	0 11.8	Х	verilog 70	top	Y lisp	Υ	16M 16K				2011 2016	https://dspace.mi		M uses 48-bit u-code, multiple clocks
Phoenix :12	https://github.c		Jeff Bush	lisp	32 32		7-3 James mis			5		# 14.7 1				verilog 10	ulisp	Υ	N				L				program.hex missing
Phoenix c12 ous-caddr	https://github.c http://nyuzi.org	errors	to delegate at	lisp		kintex-7	7-3 James mis			5		# 14.7 C		0		vhdl 25			I					2010 2010		IGOR - A microprogrammed LISP ma	
Phoenix c12 pus-caddr spmicrocontro	https://github.c http://nyuzi.org https://github.c	errors	Гуккерф						a la La con de	5	#	# v23.2 1	1.00 1.	0			lm32-top	Y yes	N Y	4G 4G	Υ	32		2014		cleaned up lattice micro32, see milk	ymist
Phoenix c12 cus-caddr spmicrocontro or n32	https://github.c http://github.c https://github.c https://github.c	errors mature	Sebastien Bourdeaudu	LM32	32 32		7 James incl										cuckom.	VIves T	N V	1 1							
Phoenix c12 pus-caddr spmicrocontro gor n32 hilkymist	https://github.c http://nyuzi.org https://github.c https://github.c https://github.c	errors mature stable	Sebastien Bourdeaudu Sebastien Bourdeaudu	LM32 LM32	32 32 32 32	32 spartan-	-6 James faile	ed 1353:	1 6	31 7		# 14.7 C			X Y	verilog 169	system	1 103	., .	46 46	Y	32		2007 2014		uses LM32, uses Spartan-6 IO	failed in mapper
Phoenix c12 pus-caddr spmicrocontro gor n32 hilkymist utticemico32	https://github.c http://nyuzi.org https://github.c https://github.c https://github.c https://github.c	errors mature stable stable	Sebastien Bourdeaudu Sebastien Bourdeaudu Yann Siommeau, Mich	LM32 LM32 LM32	32 32 32 32	32 spartan- 32 arria_2	-6 James faile James Bral	ed 1353: ef 2166	1 6	5 31 7 A 4 3	149 #	# q13.1 C	0.80 1.	0 55.0	LX	verilog 24	lm32_cpu	Y yes	NY	4G 4G 4G 4G	Y	32	6	2007 2014 2006 2017	https://en.wikipe	optional data & inst caches	Diamond3.10; see lm32 & misoc folders
Phoenix c12 pus-caddr	https://github.c http://nyuzi.org https://github.c https://github.c https://github.c http://www.lati http://www.lati	errors mature stable t stable t stable	Sebastien Bourdeaudu Sebastien Bourdeaudu Yann Siommeau, Mich Yann Siommeau, Mich	LM32 LM32 LM32 LM32	32 32 32 32 32 32	32 spartan- 32 arria_2 32 ECP3	James Bral Lattice Ser	ed 1353: sef 2166 nic 2370	1 6 5 /	5 31 7 A 4 3	149 #	# q13.1 C	0.80 1.	0 55.0 0 38.8	LX	verilog 24 verilog 24	lm32_cpu lm32_cpu	Y yes Y yes	N Y	4G 4G 4G 4G	Y		6	2007 2014 2006 2017 2006 2017	https://en.wikipe https://en.wikipe	optional data & inst caches optional data & inst caches	Diamond3.10; see lm32 & misoc folders Diamond3.10; see lm32 & misoc folders
Phoenix c12 pus-caddr spmicrocontro or n32 nilkymist atticemico32 atticemico32	https://github.c https://github.c https://github.c https://github.c https://github.c http://www.lati http://www.lati	errors mature stable t stable t stable stable	Sebastien Bourdeaudu Sebastien Bourdeaudu Yann Siommeau, Mich Yann Siommeau, Mich Arnim Laeuger	LM32 LM32 LM32 LM32 MCS-48	32 32 32 32 32 32 8 8	32 spartan- 32 arria_2 32 ECP3 8 cyclone-	-6 James faile James Bral	ed 1353: sef 2166 nic 2370	1 6 5 /	5 31 7 A 4 3	149 #	# q13.1 C	0.80 1.	0 55.0 0 38.8	LX	verilog 24 verilog 24 vhdl 70	lm32_cpu lm32_cpu t48_core	Y yes Y yes Y asm	N Y N Y	4G 4G 4G 4G 256 1K	Y	32 32	6	2007 2014 2006 2017 2006 2017 2004 2022	https://en.wikipe	optional data & inst caches optional data & inst caches T48 uController	Diamond3.10; see Im32 & misoc folders Diamond3.10; see Im32 & misoc folders used in several projects
Phoenix c12 pus-caddr spmicrocontre or n32 sillkymist ttticemico32 ttticemico32 serysimplecpu	https://github.c http://github.c http://github.c https://github.c http://github.c http://www.lati http://www.lati https://open.coi https://github.c	errors mature stable t stable t stable r stable	Sebastien Bourdeaudu Sebastien Bourdeaudu Yann Siommeau, Mich Yann Siommeau, Mich Arnim Laeuger Abdullah Yıldız	LM32 LM32 LM32 LM32 MCS-48 mem	32 32 32 32 32 32 8 8 32 32	spartan- 32 arria_2 32 ECP3 8 cyclone- 32	James Bral Lattice Ser -1 Arnim Laer	ed 1353: sef 2166 nic 2370 uge 738	1 6 5 4 0 4 3 4	5 31 7: A 4 3: I 4 3:	0 149 # 0 115 1 59	# q13.1 C	0.80 1. 0.80 1. 0.33 4.	0 55.0 0 38.8 0 6.6	LX LX AX	verilog 24 verilog 24 vhdl 70 verilog	lm32_cpu lm32_cpu t48_core	Y yes Y yes Y asm Y yes	N Y N Y N N	4G 4G 4G 4G 256 1K 16K 16K	Y	32 32	6	2007 2014 2006 2017 2006 2017 2004 2022 2014 2019	https://en.wikiper https://en.wikiper https://github.com	optional data & inst caches optional data & inst caches T48 uController educational, 2 address, public versic	Diamond3.10; see Im32 & misoc folders Diamond3.10; see Im32 & misoc folders used in several projects on is missing processor RTL
Phoenix :12 pus-caddr ppmicrocontre or :132 ilkymist tticemico32 tticemico32 il8 prysimplecpu rainfuckcpu	https://github.c https://github.c https://github.c https://github.c https://github.c http://www.lat http://www.lat https://opencos	errors mature stable t stable t stable t stable com/MC2S r beta	Sebastien Bourdeaudu Sebastien Bourdeaudu Yann Siommeau, Mich Yann Siommeau, Mich Arnim Laeuger Abdullah Yildız Aleksander Kaminski	LM32 LM32 LM32 LM32 MCS-48 mem mem	32 32 32 32 32 32 8 8 32 32 8 3	32 spartan- 32 arria_2 32 ECP3 8 cyclone- 32 3 kintex-7-	James Bral Lattice Ser	ed 1353: sef 2166 nic 2370 uge 738	1 6 5 4 0 4 3 4	5 31 7: A 4 3: I 4 3:	0 149 # 0 115 1 59	# q13.1 C	0.80 1. 0.80 1. 0.33 4.	0 55.0 0 38.8 0 6.6	LX LX AX	verilog 24 verilog 24 vhdl 70 verilog verilog 1	lm32_cpu lm32_cpu t48_core brainfuck	Y yes Y yes Y asm Y yes	N Y N Y N N N N	4G 4G 4G 4G 256 1K 16K 16K	Y Y N 8	32 32	6	2007 2014 2006 2017 2006 2017 2004 2022 2014 2019 2014 2015	https://en.wikiper https://en.wikiper https://github.com http://www.cliffo	optional data & inst caches optional data & inst caches T48 uController educational, 2 address, public versic Touring machine like, 2ndary link is	Diamond3.10; see Im32 & misoc folders Diamond3.10; see Im32 & misoc folders used in several projects on is missing processor RTL an adj prog & data mem size, terrible name
Phoenix c12 pus-caddr spmicrocontro gor n32 hilkymist utticemico32	https://github.c https://github.c https://github.c https://github.c https://github.c https://github.c http://www.lat http://www.lat https://opencor https://github.c https://github.c	errors mature stable t stable t stable r stable com/MC25 r beta	Sebastien Bourdeaudu Sebastien Bourdeaudu Yann Siommeau, Mich Yann Siommeau, Mich Arnim Laeuger Abdullah Yıldız	LM32 LM32 LM32 LM32 MCS-48 mem	32 32 32 32 32 32 8 8 32 32 8 8 32 32 8 8	32 spartan- 32 arria_2 32 ECP3 8 cyclone- 32 3 kintex-7-	James Bral Lattice Ser -1 Arnim Laer	ed 1353: sef 2166 nic 2370 uge 738 sef 110	1 6 5 7 3 4 3 4	5 31 73 A 4 30 1 4 30 1	149 # 0 115 1 59 432 #	# q13.1 C	0.80 1. 0.80 1. 0.33 4.	0 55.0 0 38.8 0 6.6 0 157.2	LX LX AX	verilog 24 verilog 24 vhdl 70 verilog	lm32_cpu lm32_cpu t48_core brainfuck main	Y yes Y yes Y asm Y yes cpu	N Y N Y N N N N	4G 4G 4G 4G 256 1K 16K 16K	Y Y N 8 N	32 32	6	2007 2014 2006 2017 2006 2017 2004 2022 2014 2019	https://en.wikiper https://en.wikiper https://github.cor http://www.cliffo https://github.cor	optional data & inst caches optional data & inst caches T48 uController educational, 2 address, public versic Touring machine like, 2ndary link is	Diamond3.10; see Im32 & misoc folders Diamond3.10; see Im32 & misoc folders used in several projects on is missing processor RTL arl adj prog & data mem size, terrible name FRust source files, see rust-hdl, gens verilog

_uP_all_soft folder	openco		status	author	style clone		sz inst sz	FPGA	A re	epor cor ter en	n LU ts AL		off §	mults	lk F ım ma	date	tool M		inst /LUT	ven dor	src fil			chai	fltg .	max dat	max b	byte 5	adr # mod re	e g	start I		secondary web link	note worthy	comments
32-bit_MIPS	https://s	ourcefc	beta	Cairo University	MIP			zu-3e	Ja	mes very				1	10		v21.1		1.0		vhdl 1	3 mips	_mod \	yes	N	4G	4G		3		2011 2			Cairo University EE dept	stopped run in synthesis
mips_up_vhdl	https://g	ithub.co	m/cm42:	Chandra Mettu	mip		32 32		in7 Ja	mes no l	LU1 1	744	2311 6	++-	25	0 ##	v23.2	1.00	1.0 143.3	3	vhdl 10	NYU	6463F \	yes	N	4G	4G	Y		12		020			5 considerable mapping of memory to logic?
zoom mips harris	https://g	nokcito	m/zenco imulation	Cui Yikai David Harris	mip:		32 32		_			-		++	+	+	-	_		+	scala 14 system 4	/ cput	op Y	yes	N N	4G	4G	Y 90	1 3	12	2014 2		https://booksito.e	configurable out-of-order MIPS32 u courseware to go with book	P thesis, MMU, caches, branch table, AXI goes with text book exercises
mips_harris	http://bo	noksite.		David Harris	MIP		32 32		\dashv	_	+	\dashv		++	+			_		+	system 4	9 mins	s mult \	ves	N Y	/ 4G	46	Y		+	2014 2		https://www.vout	courseware to go with book	video on Digilent Blog
mips_harris	http://bo	ooksite.	imulation	David Harris	MIP	5 3	32 32														vhdl 4	9 mips	s_sing \	yes	N Y	/ 4G	4G	Y		1	2014 2		https://digilent.co	courseware to go with book	complete set of book figures by chapter
mips_harris	http://bo	ooksite.	imulation	David Harris	MIP		32 32														vhdl 45	9 mips	s_mult \	yes	N Y	/ 4G	4G	Υ			2014 2	021		courseware to go with book	
sngl-cycl-mips-	https://g	ithub.co	m/Diablo	DiabloBlood	MIP		32 32	cyclone	ieV Ja	mes mis	sing file	2	6	++						Α	verilog 1	5 mips	scpu \	yes	N	4G	4G	Υ		12	2			course project, single cycle, digram	ns for R2R, memory read/write, branch, etc
vhdl-cpu2 mips-hls-vivade	https://g	ithub.co	m/lebrice stable	Fabrice Normandin	mip:		32 32 32 32		+	_	_	-	_	++	+	+		-+		+				asm yes	N	4G	4G	Y 29	3			018		McGill Un. Course, MIPS CPU/VHDL written in cpp, no inst decode, limit	MIPS inst card, pipe hazard notes
mips32r1	https://e	opencor		Grammatopoulos Va Grant Avers	MIP		32 32	arria-2)	mes Brak	rof 2	716	Δ		7	0 ##	013.1	1.00	1.0 21.3	ΔΥ	cpp verilog 20	cpu	occor)	yes	N N	4G	4G	Y V	1 3		5 2012 2	019	https://aithub.com	Harvard arch	complete software tool chain
beri	https://v	www.cl.		Gregory Chadwick	MIP		54 32	dilla-2	Ja	IIIIes bi ar	VEII 3	710		1	+	9 1111	q13.1	1.00	1.0 21	, ,,,,	bluesp 3					40	40				2012 2		https://github.cor		tal CHERI (Capability Hardware Enhanced RISC In
digital_up	https://g	github.co		Helmut Neemann	mip:	s 1	16 16	spartar	ın-7 Ja	mes cloc			309 6	1	18	2 ##	v22.1 (0.67	1.0 170.1	L X	schem: 4					64K	64K	60) 1	.6	2016 2		https://github.cor	uP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?
digital_up	https://g	github.co	m/hneen	Helmut Neemann	mip:			zu-5e	Ja	mes cloc	kir	709	310 6	1	25	0 ##	v22.1 (0.67	1.0 236.2									60) 1		2016 2		https://github.cor	uP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?
mips-processo	https://g	ithub.co		Henry Shires	mip:		32 32		_					++		\perp				Α		2 mips	s_proc \	yes	N	4G	4G	Υ	3			023		course project: single cycle, pipeline	
edge sardmips	https://c	pencor		Hesham ALMatary Igor Loi	MIP		32 32	spartar	ın-6 Ja	mes Brak	cet 5	345	6	7	1	8 ##	14.7	1.00	1.0 1.5	Х .	verilog 3i systemC	edge	core y	yes	N N	4 4 G	4G	Υ	3	12	5 2014 2	014		Edge Processor (MIPS)	MIPS1 clone
mips-cpu	https://c	pencor pithub c	alpha	Jeremiah Mahler	MIP		32 32	kintey.	-7-7 la	mes add	ed	596	6	++	1 24	4 ##	14.7	1 00	1.0 409.2	y y	verilog 1	5 cou	1	yes	N	4G	4G 4G	Y	3		2006 2 5 2017 2			synthesizable parametric IP core su Very early stage project, only imple	
mips32	https://c	pencor	stable	Jin Jifang	MIP		32 32			mes Brak		696	6		8 19		v17.4		1.0 52.0		verilog 1	7 pipe	linemi 1	yes		4G	4G	y 57	, 3		5 2017 2			vivado project, ISA at github page	"classic MIPS"
mips-lite	https://g	github.co	m/jncrat	Jon Craton	MIP	S 3	32 32	kintex-	-7-3 Ja	mes insu	ıfficient	t memo				##	14.7	1.00	1.0		vhdl 6	5 cpu		asm	N				3		2009 2	009			
octagon	https://c	pencor		Jon Pry	MIP					mes Brak		021	6				14.7		1.0 110.2	2 X	vhdl 4	5 octa	gon	asm		4G			3		2015 2		https://github.cor	8 thread barrel processor, largely M	
ion	https://c	pencor	mature	Jose Ruiz	MIP					mes Bral		533	6	-	16		14.7	1.00	1.0 106.0) AX	vhdl 1	2 mips	s_soc \	yes	N	4G	4G	Υ	3	12	2011 2		https://github.cor		new version not ready, keeping old numbers
kgp-risc	https://g	ithub.co	m/kranti	Kiran & Aluru	MIP		32 32	spartar	in7 Ja	mes spa	rta 1	428 : 017	1572 6	+.			v23.2 (1.0	X	verilog 2	topn	nodule \			4G				-	2018 2	020			unt need to use inferred block RAM
mips_fault_tole mipsr2000	https://c	pencor		Lazaridis Dimitris Lazaridis Dimitris	MIP					mes Brak		971	6	4			14.7		1.0 22.5		vhdl 4i	mair	1 1	yes	N	4G	4G	Y	1 3	12	5 2013 2 5 2012 2	013		arithmetic includes fault detection supports almost all instructions of r	
mips789	https://c	ppencor	stable		MIP					mes Brak		432	6	++			14.7				verilog 10			ves	N	4G	46	Y			5 2012 2			supports almost all instructions of r supports most MIPSI instructions	па состае ргојест
piped_mips	https://e	ithub.co	m/AmirT	Maryam Hilmy Awad	mip		24 24	spartar	ın7 Ja	mes emp	pty ASIC	C desig	n 6	+	- - '		v24.1 (1.0	X	vhdl 19	9 mair	ncode 1	yes		16M	16M	Y	3		5 2	022			ma LUT ram & blkRAM on both clock edges; MIPS
mipscpu	https://g	ithub.co	m/mfbsc	Matheus Souza	MIP	S 3	32 32	spartar	ın7 Ja	mes LPN	1 comp			ш						Α	system 2	4 cpu	1			4G	4G				2017 2			MIPS like cpu, course project, VHDI	verilog & system verilog
plasma_fpu	https://c	pencor		Maximilian Reuter	MIP			kintex-		mes erro			6	$\perp T$		##	14.7		1.0	ш	vhdl 20	plasi	ma 1	yes	Υ	4G	4G	Υ	3	12	2015 2			plasma with FPU	based on Plasma by Steve Rhoads
16bit_processo	d https://g	ithub.co		Md Badiuzzaman Pra			16 16		<u>.</u>].		6	100		+	-				1.0	\perp	schematic			1		1		_	++	_	2018 2		https://prantoam	course project, schematics only	simple up with well done schematics
mips_linder r4000	nttps://v	www.sci		Michael Linder Michael Povlin	MIP:		32 32			mes Brak		100	6	++	23		14.7		1.0 216.5		B vhdl 3	∌ a_m	ips \	yes	N	4G	4G	-	3	12	2007 2 1994 1			masters thesis	no LUT RAM, source code in PDF only a few insts implemented, test vehicle
mipsfpga	batton of the			MIPS Technologies	MIP					mes lots			6	++	47 11		14.7		1.0 11.0	x	verilog Y verilog 19	2	custo N		NI.	46	40	v	H .	12	2014 2		hatan //www.	does not implement 64-bit data M14K core & mipsfpga-plus	DRAM interface, I&D caches. 8789 FF
PSX_MiSTer	https://e	eithuh c		MiSTer-devel	mip		32 32	dti ix-7-	-5 Ja	illies bi ar	Kell 10	092	- 0	++	4/ 11	0 ##	14.7	1.00	1.0 11.0	A		0 sys_		yes	IN	4G	4G	v	3		2014 2		https://www.you	MiSTer version of original Playstation	on VHDL, verilog & system verilog RTL
mips_pipelined	d https://e	ithub.c	mature	Mohammad Hossein	Y MIP		32 32	spartar	ın7 Ja	mes mad	cro erro	ors	6	++	_	##	v23.2	1.00	1.0		verilog 2	3 tople	evelcir \	ves	N				3		5 2017 2		recpony em who per	course project, hazard detection as	
mais				Rene Doss	MIP	S 3	32 32			mes Bral	cef 2	760	6	4	5 24		14.7		1.0 88.7	7 X	vhdl 2	MAI:	S soc Y	ves	NN	4 4 G	4G				5 2013		use MIPS tools	register forwarding around ALU	license reg'd for commercial use
mangomips32	https://g	github.c	stable	Ricky Tino	MIP		32 32	spartar	ın7 Ja	ımes Brak			4802 6		10	0 ##	v23.2	1.00	1.0 12.6	5	verilog 2	5 man	gomip \	yes	N	4G	4G	Y 100) 3	12	5 2019 2	023		cache support, runs linux	very percise specs, 100MHz on Artix7-2
cmips	https://g	ithub.c		Roberto Hexsel	MIP		32 32			oberto He			2596 4			0 ##			1.0 7.9		Y vhdl 2	2 core	1	yes	N N	√ 4G	4G	Υ	3		5 2017 2	019	http://www.inf.uf	5-stage pipeline, MIPS32r2 core	
hf-risc	https://c	pencor		Sergio Johann Filho Steve Rhoads	MIP					mes Brak		446	6				14.7	1.00	1.0 79.2	X	vhdl 9	spar	tan3e_r	yes	N N	N 4G	4G	Y 41	. 3		2016		https://github.cor	MIPS I subset, no multiplier	
plasma	https://c	pencor		Tak Sugawara	MIP					mes Brak		220	6	-	3 9		14.7		1.0 39.5		vhdl 2: verilog 1	2 plasi	ma 1	yes	N	4G	4G	Y	1 3		2001 2 5 2005 2		nttp://plasmacpu.	wide outside use, opencores page h derived from, but independent of p	
vari	https://c	eithub c	stable	Tommy Thorn	MIP					mes Brak		610	6	+ "	15 18		14.7			AA Y	Y verilog 8	ton	.2	yes	IV	2M	2M		1 3		2004 2			subset of MIPS R3000	ids face fet allottier cro cro
sweet32	https://c	pencor	alpha	Valentin Angelovski	MIP	S 3				mes Brak		050	6	1			14.7		1.0 135.1	X	B vhdl 2	Swe	et32 1	yes				Y 26	1		2014 2			targets MACHXO2, no RAM	
sweet32	https://c	pencor		Valentin Angelovski	MIP	S 3	32 16			mes Brak	cef 1	797	6	1	2 18		14.7	1.00	1.0 103.1	L X	Y vhdl 2	8 swee	et32_ \	yes	N N	√ 4G	4G	Y 26	1	.6	2014 2			targets MACHXO2, DDR RAM	clock divider to Sweet32_v1_core
sweet32	https://c	pencor	alpha	Valentin Angelovski	MIP:		32 16			ımes Bral		177	6	1	11		14.7		1.0 98.8	3 X	B vhdl 2	Swe	et32_' \	yes	N N	4G	4G	Y 26	j 1		2014 2			targets MACHXO2, no RAM	
fpga4_mips_5p	p http://w	ww.fpg		Van Loi Le	MIP			kintex-	-7-3 Ja	mes deg	enerate	e desig	n 6	\perp		##	14.7	1.00	1.0		verilog		١	yes	N N	4 4 G	4G	Υ	3		5 2017 2			educational, full pipelined MIPS	incomplete
single-cyc-cpu mips sc rubio	https://g	github.c	mature	Victor A Pajaro	MIP:	_	32 32	1	-	_	-	-	_	++	+	+				Α	vhdl 3i				N		4G	Y	3	12	2004			nice schematic and clear descriptio	
ztapchip	http://w	ww.ece.	stable	Victor P. Rubio Vuony Nguyen	MIP		32 32 32 32	cyclone	eS la	mes Brak	ref 31	331	А	43 5	78 10	n ##	q18.0	1 00	1.0 3.7	AX		mips 3 ztac	s_sc \	yes	-	46	46			+	2004 2			MIPS RISC Processor for Comp Arch multi-core with MIPS master	files no longer available, was under developme
ztapchip	https://e	ithub.c	stable	Vuony Nguyen	MIP		32 32	Cyclon	100	IIIIC J DI GI	(C) 31	331		17313	70 10		q18.0		1.0		Y vhdl 5	3 ztac	hip		_ t					+	2015 2			vexriscy uP. AXI crossbar	Intel & Xilinx support, runs tensor flow
ucore	https://c	pencor	stable	Whitewill	MIP	S 3	32 32	kintex-	-7-3 Ja	mes Brak	cef 2	469	6		1 23		14.7		1.0 93.5	X	verilog 2	5 ucor	e 1		N	4G		Υ	3	12	6 2005 2			MMU & caches	
classic_mips	https://g	github.co	m/Kazaw	Xavier Yuhan Liu	mip:		32 32	artix-7	7 Xa	avier som	ne 2	463	1289 6	ш			/2017		1.0	Х	verilog 3		١	yes	N	4G	4G	Υ	3		5 2017 2			Minisys-1 ISA, pipelined and non-pi	
TongjiWork_C	https://g	ithub.co	m/Zhefei	ZhefeiGong	mip		32 32		_	_	_	_		++	-	\perp		_		4	vhdl 5		. 1	yes	N	4G	4G	54	3		2				31 & 54 inst.
trivialmips m1 core	https://g	github.co	m/trivialr beta	Fabrizo Fazzino, Albe	mip:		32 32	arria 2	10	mes Brak	.of 2	101	A	++	19	0 44	o13.1	1.00	1.0 90.6	X	system 5: verilog 9	3 trivia	alMIP: Y			4G		Y	3		2007 2		nttps://en.wikiped	MIPS clone, superscaler, done as a GCC target?	prelude to Loongson
retro-compute	https://c	eithub co	m/douge	Doug Gilliland	miso		8 16		L Jd	illies bi ar	Kell Z	101		++	19	U ##	415.1 .	1.00	1.0 90.0	, AA	vernog	11111	core	yes	IN	40	40	-	-	12	2019 2		https://github.com	Gilliland's builds of various 8 & 16-b	nit uPs huge several huilds each
dragonfly	http://w	ww.leo:	beta	LEOX team	MIS				-7-3 Ja	mes Bral	cef	788	6	+	16	4 ##	14.7	0.33	1.0 68.6	5 X	vhdl 6	dgf	core 1	asm	N Y	256	2K	Y 42	6	7	2001 2			unusual, uses FIFOs	
sifp	https://g	github.c	WIP	Zoltan Pekic	miso	c 1	16 16	spartar	ın3- Ja	mes Brak	cef 3	157	563 4		3 12	3 ##	14.7	1.33	2.0 25.8	3 X	vhdl 3	5 mer	cury \					30		4	2023 2	024	https://hackaday.	"Single Instruction Format Processo	r" five micro-operations per inst
fpgammix	https://g	github.c	stable	Tommy Thorn	MMI	,				ımes Brak		605	А	. 8			q13.1		4.0 3.0		system 3			yes				Y 256	28		2006 2		https://en.wikiped	clone of Knuth's MMIX	micro-coded
openmsp430	https://c	pencor		Oliver Girard	MSP4	JU 1	16 16			liver Gira		147	А	1	9				2.0 28.5			oper	nMSP4	yes	N N	N 64K	64K	Υ	1	6	2009 2			near cycle accurate	performance spreadsheet
s430 msp430_vhdl	https://v	www.p-ı	stable	Paul Taylor Peter Szabo	MSP4 MSP4		16 16			aul Taylor		735	6	++	10		14.7 (0.67	9.0 16.6			s430		yes			64K		1	_	2019 2			msp430 subset with 8-bit alu Comprehensive verification was no	coded for size & not for speed
vhdl-msp430	https://c	opencor othub c	beta mature	Rafael Hideo Tovomo	t MSP4		16 16	kintex-	-/-:Ja	mes Brak	cer 1	/35		++	12	/ ##	14.7	J.67	2.0 24.5	, AA	vhdl 1	cpu	occad)	yes	N	64K	64K	N 27	. 1		2014 2	017		course project, inspired by msp430	
neo430	https://c	pencor		Stephan Nolting	MSP4		16 16	artiix-7	7 Ja	mes cha	nge	947	659 6	11:	2.5 21	5 ##	14.7 (0.67	4.0 38.0	ALX	Y vhdl 1	neo4	430 te \	yes	N	28K			1		2015 2		https://github.cor	edit neo430_sysconfig.vhd to set o	
neo430	https://c	pencor		Stephan Nolting	MSP4	30 1	16 16	artiix-7	7 St	tephan N	olti 1		1144 6		2.5 10	0 ##	v19.2 (0.67	4.0 16.2	2 ALX	Y vhdl 19	neo4	430 te 1	yes	N	28K	32K	Υ	1	.6	2015 2	024	https://github.com		oti default config, includes true RNG
neo430	https://c	pencor		Stephan Nolting	MSP4					tephan N			266 6			0 ##	v19.2 (0.67	4.0 29.1	ALX	Y vhdl 19	neo4	430_te \	yes	N	28K	32K	Υ	1		2015 2		https://github.cor	edit neo430_sysconfig.vhd to set or	
neo430	https://c	pencor		Stephan Nolting	MSP4					tephan N			1137 4				q17.1 (0.67	4.0 10.8	3 ALX	Y vhdl 1	neo4	430_td \	yes	N	28K	32K	Υ	1		2015 2		https://github.cor		nti default config, includes true RNG
neo430 neo430	https://c	pencor		Stephan Nolting	MSP4					tephan N			230 4				q17.1 (0.67	4.0 34.6	ALX	Y vhdl 19	neo4	430_tc \	yes	N	28K	32K	Y	1		2015 2		https://github.cor	website has detailed resource u	
neo430 neo430	https://c	opencor		Stephan Nolting Stephan Nolting	MSP4			ice40		tephan Ni tephan Ni			755 4		6 2	0 ##	LR (Y vhdl 19								1 1		2015 2 2015 2		https://github.cor	website has detailed resource ui	nti default config, includes true RNG
neo430	https://c	ppencor		Stephan Nolting	MSP4	30				tephan N		402	733 4							ALA	Y vhdl 19	neo/	430_tq 1	ves	N	28K	32K	v	1		2015 2		https://github.com	website has detailed resource until	
nios2	песра,// с	n	roprietar		Nios					Itera con		020	A	. —	29	0 ##	q13.1 (0.90	1.0 255.9	A	proprietar		130_11	yes	opt	4G	46	Υ .	1 3		2004	.021	intepo.// gitalub.com	fltg-pt, caches & MMU options	Nios II/f: fastest version, DMIPS adj, 2.15 Core
nios2			roprietar		Nios		32 32	stratix-	-5 Al	ltera con	sis	584	А				q16.0		1.0 719.2		proprietar		١	yes	opt			Υ	3		2004			fltg-pt, caches & MMU options	Nios II/e: min LUTs version, DMIPS adj, 1.68 C
recon	https://g	ithub.co	m/jefflie	jeff lieu	Nios	II 3	32 32														verilog		١	VPS	opt	4G	4G	Υ	- 3	12		019	https://hackaday.	NIOS helper files	software helper files also
niosprocessor	https://g	ithub.co	m/Julien	Julien Malka	Nios		32 32					_		ш	\perp	\Box		\Box		Α	vhdl 2		١	yes	N	4G	4G	Υ	3		2019 2			Project for Computer Architecture	
softpc	https://g	ithub.co	m/alread	Michael S	Nios		32 32			1icha bloo		613	4	+	1 18		q17.1		5.0 58.9	9	vhdl 1	nios.	2ee 1	yes	opt	4G	4G	Υ	3		2			nine variations in attempt to impro	
nova1bach	https://g	othub.co	m/jadels	Jan Adelsbach Scott Baker	nova	1	16 16			mes mul		iven ne	ets 6	++	+		v23.2 (0.67	1.0	+	Y verilog 10	nova	cpu \	yes	N N	64K	64K	+	++	7	2016	016		implementation of a DataGeneral N Nova CPU + RAM + UART + Timer +	
or1200	https://s	ithub.c	stable	Damjan Lampret	OpenR	ISC 3	32 32		9.00	mes Brak		231	6	4	8 11		14.7	5.07	1.0 22.5	x	verilog 7			yes				Y	3	2	2010 2	015	https://openrisc.ie	best older openrisc implementation	7
or1200 soc	https://c	pencor	beta		OpenR	ISC 3	32 32			mes mis			4	Ħ	7 11		q11.1: (2.0	1	Y verilog 3		1	yes	Y N	И 4G	4G	Y	3		2	011	https://openrisc.id	OpenRISC on Terasic DE1 board	
mor1kx	https://g	ithub.c	stable	Julius Baxter	OpenR	ISC 3	32 32	kintex-	-7-3 Ja	mes Bral	cef 2	718	6	3	3 21	7 ##	14.7	1.00	1.0 80.0		verilog 4	3 mor	1kx Y	yes	N	4G	4G	Υ	3	12	2012 2		https://www.yout	lots of configuration parameters	considered best openrisc design
or1k	https://c	pencor	stable	Julius Baxter, Stefan	Kı OpenR	ISC 3	32 32			mes Brak		299	6	3	3 18		14.7		1.0 57.3		verilog 3	9 mor	1kx Y	yes	N N	И 4G	4G	Υ	3		2001 2	018	https://opencores	no longer supported, see mor1kx	cappuccino ALU
or1k-cf	https://c	pencor	alpha		OpenR		32 32							$\perp T$		ш		\bot Т		ш	confluence	5					\Box				2004 2				
minsoc	https://c	pencor		Raul Fajardo etal	OpenR		32 32			mes Brak		945	6		8 10		14.7				Y verilog 8	3 or12	00_td \	yes	YA	/I 4G	4G	Υ	3		2009 2		https://github.cor	minimal OR1200, vendor neutral, h	
or1200mp	https://g	ithub.c		Stefan Wallentowitz	OpenR		32 32			mes Brak		960	6	4			14.7		1.0 22.4			4 or12	00_td \	yes yes	Y	4 4G	4G	Y	3		2012 2		https://openrisc.id	multiprocessor variant, single core	
or1200_hp altor32	https://c	pencor		Strauch Tobias Ultra Embedded	OpenR OpenR		32 32			raud 3 sl		602	1578 6	++	5 19		14.7	1.00	1.0 33.1		verilog 39		UU_IC \	yes	N N	/ 4G	4G	Y	3	12	2010 2 2012 2		https://openrisc.io	3 slot barrel version of OR1200 simplified OpenRISC 1000	numbers from published paper xilinx S3 primitives
altor32 lite	https://c	pencor		Ultra Embedded	OpenR	ISC 3	32 32			imes Brak			1250 6		23		14.7		2.0 61.3		verilog 7	altor	32 1	ves	N V	/ 4G	4G	Ý		+	2012 2		https://openrisc.ii	simplified OpenRISC 1000, no pipel	ine xilinx S3 primitives
or1k_soc	https://c	pencor		Xianfeng Zeng	OpenR	ISC 3	32 32	arria-2		mes syn			6		Ш		q18.0		1.0			4 or1k	soc_1	yes		4G	4G	Υ	3	2	2009 2	010	https://openrisc.id	SoC using OpenRISC 1200	huge tar file
fpg1	https://g	ithub.co		Hrvoje Čavrak	PDP:		18 18		I	alte	ra prim	nitives		П	I			\Box		Α	Y verilog 19 Y verilog 3:	1 pdp:	١ ١	yes	N	4K	4K			I	2			video display of PDP-1 console, a m	ister core, retro gaming
	between 11a	ithub.co	m/jadels	Jan Adelsbach	PDP:		18 18		$\perp \Gamma$					$\perp T$		\Box		\Box		\Box	verilog 1	5 pdp:	1_cpu \	yes yes	N N	√ 4K	4K	Y 28		F		015		PDP-1 descended from MIT TX-0	uses Minimal UART from opencores
pdp1bach pdp1	HLLPS.//E			Yann Vernier	PDP:		18 18														vhdl 1										2011 2				

_uP_all_soft	opencores or	status	author	style /	farta sz nst sz	FPGA	repor com	LUTS	off 5	St blk	F at	tool MIPS	clks/ KIPS		src file	top file	tool g chai	fitg 3	max max l	byte 5	adr #	pip	start last	secondary web	note worthy	comments
ks10	http://www.tec	alpha	Rob Doyle	PDP10	36 36	spartan-	6 Rob Doyle	4427	6	15	50 ##	14.7 1.0	2.0 5.	6 X	verilog 39	esm ks10		Y 1		N 4		lon	2011 2014		36-bit accum & 18-bit adrs	ucf file, most tests pass
cpu11	https://github.c	om/1801E	1801BM1	PDP11	16 16	5	James large		tree			0.6		Α	verilog		Y yes		N 64K 64K	Y 70	13 8		2014 2024		2 versions, PDP-11 uP reverse engir	ee USSR uP, no DEC prototype, proprietary die d
cpus-pdp11	https://github.c	om/lisper/	Brad Parker	PDP11	16 16		Brad Parker		4		##			Х	verilog 35	top2	Y yes	1	N 64K 64K	Υ	8		2006 2016		A working PDP-11 cpu with an RK11	disk emulator which uses a IDE disk as a backing
pdp11-34verilo copro6502	www.heeltoe.co		Brad Parker David Banks	PDP11 pdp11	16 16		James Brake	2532 3689	947 6	1 16		q13.1 0.6			verilog 24	pdp11	Y yes	N I	64K 64K	70 V 70	13 8		2009 2014 2019	https://stardet.or	boots & runs RT-11, EIS inst & MMU PDP11	max'd out block RAM
copro6502	https://github.c		David Banks	pdp11 pdp11			James bare of		1587 6			14.7 0.6	3.0 2.	1 X	vhdl, Verilog	g pdp2011_	Y yes		64K 64K				2014 2019	https://stardot.or	PDP11	THE S OUT DIOCK INSIN
pdp11_reduced	https://github.c	om/mhon	Mohamed Omran	PDP11	16 16	5									vhdl 9	system	Y yes	1 N	N 64K 64K	24	10 8		2021		simplified pdp11, 24 inst	no byte data size, ucode, 2-12 clocks/inst
pdp11-soc pdp2011	https://github.c	om/scottll	Scott Baker	pdp11	16 16	zu-3e	James no me	em init file	6	.	##	v21.2 0.6	3.0		vhdl 15	SOC	Y yes			70	13 8 13 8		2016 2020		PDP-11/20 CPU + RAM + UART + Tir SoC, build files for A&X boards	ner + I/O Ports, Sierra Circuit Design now open s
w11	http://pdp2011	alpha	Sytse van Slooten Walter Mueller	PDP11 PDP11	16 16	kintex-7-	James Brake James Brake	1760	6			14.7 0.6			/ vhdl 3	cpu ndn11 co	Y yes	N I	N 64K 64K N 4M 4M	y 70	13 8		2008 2019 2010 2023	http://pdp2011.s	Boots UNIX, has MMU & cache, reti	complete impl including orig IO devices to PDP-11/70 CPU core and SoC
pdp6	https://github.c	om/Morri:	Michael Morris	PDP6	36 3F	5	Journey Brake	1700	- 1	1	247	14.7 0.0	2.0 20.	, A	verilog 16	pdp6	Υ		256K 256K	. ,,,	15 0		2018	https://en.wikipe	ISA identical to PDP-10	PDP-10 was much more successful
cpus-pdp8	https://github.c	om/lisper/	Brad Parker	PDP8	12 12		Brad Parker	1605		1	50 ##	24.7 0.41			verilog 15	top	Y yes	1 N	N 4K 4K				2004 2016		A working PDP-8/i cpu with an RF08	disk emulator which uses a IDE disk as a backing
pdp8verilog	https://github.co		Brad Parker Folke Will	PDP8			James Brake		268 6	_		14.7 0.50			verilog 18	pdp8	Y yes	1 N	N 32K 32K	_	8		2005 2010		boots & runs TSS/8 & Basic SoC implementation of a PDP-8/Lfo	- Control or control of Alli
socdp8 pdp8l	https://github.c		lan Schofield	PDP8 PDP8			James Brake	1088		_		v24.1 0.50 q13.1 0.50			vhdl 34 vhdl 11	pap8 ton	Y yes	1 N	N 32K 32K N 4K 4K	_	8		2019 2019 2013 2013		Minimal PDP8/L implementation wi	
pdp8	https://opencor		Joe Manojlovick, Rob I	PDP8			3 James Brake		6			14.7 0.50	2.0 37.	5 X	/ vhdl 55	cpu	Y yes	1 N	32K 32K		8		2012 2016		PDP-8 Processor Core and System	Boots OS/8, runs apps, several variants
pdp-8x	https://github.c	om/meng	Mats Engstrom	PDP8	12 12	2									schematic		Y yes	N I	1 4K 4K				2019		Digital schematic, TTL	
pdp8-soc	https://github.c	om/scottll	Scott Baker Miguel Angel Ajo Pelay	PDP8 PIC12	12 12	zu-3e	James no me James Brake	em init file	6	Н.	197 ##	v21.2 0.4	1.0 136.	8 AX	vhdl 15		Y yes		4K 4K N 256 2K				2016 2020 2011 2011		implemented for the Lattice iCE40-l CHDL to verilog	nx PDP-8 CPU + RAM + UART + Timer + I/O Ports bad weblink
synpic12 altium/TSK165:	http://techdocs	proprietar		PIC12	8 12				211 4	H -	50	14.7 0.3			proprietary				256 2K 256 4K	Y		\vdash	2004 2017	CR0140.ndf, CR01	frozen, asm, C, C++, schem, VHDL &	
ppx16	https://opencor		Daniel Wallner	PIC16	8 14		3 James missir					14.7 0.3				P16C55	Y ves	N '	/ 256 4K	Υ			2002 2009	cinca respeny error	both 16C55 & 16F84	with fake instruction ROM
pic-16c5x	https://tams-w		Ernesto Romani	PIC16	8 12	kintex-7-	3 James std lib	rary prob	lems 6			14.7 0.3	2.0		vhdl 16	pic_core	Y yes	N ,	256 4K	Y			1998 2002			as part of thesis?
recore54 risc16f84		beta	Hans Tiggeler	PIC16			James Canno		ore_pk; 6			14.7 0.3		5 AX	vhdl 20	rcore54_s	Y yes	N Y	256 4K	Y		\vdash	1999 2002 2018		not available at ht-lab website	www.ht-lab.com
m16c5x	https://opencor		John Clayton Michael Morris	PIC16			3 James Brake		- v			14.7 0.3	2.0 1/2.	5 AX	verilog 1	risc16f84_	Y yes	N Y	f 256 4K f 256 4K	Y	\vdash	\vdash	1998 2018		derived from CQPIC by Sumio Morio pipelined and non-pipelined version	other variants with RTL
m16c5x	https://opencor	mature	Michael Morris	PIC16			3 Michael Mor		4	3	60 ##	0.3	1.0 16.	3 X	verilog 3	m16C5x	Y ves	N '	/ 256 4K	Y		\vdash	2013 2014		SOC LUT count	
p16c5x	https://opencor	mature	Michael Morris	PIC16		kintex-7-	3 James Brake	378	6		252 ##	14.7 0.3	1.0 220.	2 AX	verilog 3	P16C5x	Y yes	N '	/ 256 4K	Υ			2013 2014			
risc5x	https://opencor	stable		PIC16	8 14		James RLOC				90	14.7 0.3		4	vhdl 15		Y yes	N Y	256 4K	Y			2002 2011		makes extensive use of xilinx primit	ives
minirisc	https://opencor http://www002	stable stable	Rudolf Usselmann Sumio Morioka	PIC16 PIC16			3 Rudolf Usseli James ROM			\vdash	80	0.3 013.1 0.6		4 X	veriiog 7	COPIC CORE_	r yes Y yes	N '	7 256 4K 7 256 4K	Y	\vdash		2001 2012 1999 2022		LPM macros	+
free_risc8	https://web.arc		Thomas Coonan	PIC16			3 James Brake		118 6	Н		14.7 0.3			verilog 8	cpu	Y yes	N	256 4K	Y	\vdash		2002 2011	https://web.archi	ve.org/web/20120309123835/http:/	/www.mindspring.com/~tcoonan/index.html
pic_coonan			Tom Coonan	PIC16			3 James Brake					14.7 0.3			verilog 7	piccpu	Y yes	N '	/ 256 4K	Y			1999			risc8 by Tom Coonan also a PIC uP
risc8	https://web.arc	stable	Tom Coonan	PIC16	8 12	kintex-7-	James Brake	355	6	_		14.7 0.3			verilog 8	сри	Y yes	N '	7 256 2K	Υ	\vdash		1999 1999	https://github.com	excellent HTML doc	directory contains derivative design by another
mcip_open ae18	https://opencor		Mezzah Jbrahim Shawn Tan	PIC18 PIC18			James Brake	881 1084	6	1		14.7 0.6			vhdl 23	MCIOoper	_n yes	N Y	4K 1M	Υ	\vdash		2014 2015	https://hackaday	light version of PIC18 not 100% compatable	and the second second second
ae18	https://opencor		Shawn Tan	PIC18		zu-3e	James Brake	954	501 6	1		q13.1 0.3 v21.1 0.3			verilog 1	ae18_core	yes	N Y	4K 1M				2003 2009	https://hackaday	not 100% compatable	negative edge reset "clock" negative edge reset "clock"
copyblaze	https://opencor	stable	Abdallah Elibrahimi	picoBlaze	8 18	kintex-7-	3 James missir		6			14.7 0.3	2.0 57.		vhdl 16	cp copybl	Y asm	N	256 2K	Υ			2011 2016	Treps, y nackaday	wishbone extras	negative edge reset clock
dapzipi8	https://github.c	om/ehsan	Ehsan Ali	picoBlaze	8 18	zu-5e	Ehsan conve	305	49 6	2	224 ##	v22.1 0.3		4 X	vhdl 20	top	Y asm	N	256 2K	Υ			2022		Deterministic Branch Prediction for	Re also zipi8 starting point, PhD thessis
nanoblaze	https://opencor	beta	Francois Corthay	picoBlaze	8 18	kintex-7-	3 James punct	uation	6			14.7 0.3		Х	vhdl 12				256 2K				2015 2015		nanoBlaze compatable, adjustable o	
nanoblaze picoblaze	https://opencor		Francois Corthay	picoBlaze picoBlaze			James Brake	247	6	_ ^		14.7 0.3	2.0 113.		vhdl 12 vhdl 1				256 2K	Y	\vdash		2015 2015		nanoBlaze compatable, adjustable of	
picoblaze	https://www.xii		Ken Chapman Ken Chapman	picoBlaze	8 18	kintex-/-	3 James Brake 3 James Brake		6			14.7 0.3				kcspm6	Y asm	N	256 2K 256 2K	Y V	\vdash		2003	https://en.wikipe	2 clocks/inst, no prog ROM 2 clocks/inst	this is the original picoBlaze author this is the original picoBlaze author
picoblaze	https://www.xi		Ken Chapman	picoBlaze			3 James Brake		4	_		14.7 0.3			vhdl 1	kcspm3	Y asm	N	256 2K	Y			2003	https://en.wikipe	2 clocks/inst, no prog ROM	this is the original picoBlaze author
pacoBlaze	www.bleyer.org	mature	Pablo Kocik	picoBlaze	8 18	spartan-	3 Pablo Kocik	177	4	1	117	0.3	2.0 109.	1 X	verilog 18	pacoblaze	Y asm	N	256 2K	Y 57		2			3 versions, behavioral coding	
pauloblaze	https://github.c	mature	Paul Genssler	picoBlaze	e 8 18												Y asm	N	256 2K	Υ			2015 2021			nore LUTs than original claims easier to modify
riscuva1	https://www.sc	stable	S. de Pablo Stefan Fischer	picoBlaze			James Brake		6			14.7 0.3 14.7 0.3		7 X	verilog 1	riscuva1		N Y	7 256 1K	Y 35			2006 2006	https://github.com	Verilog source included in PDF file	also VHDL version by Bikash Gogoi with identi
wb4pb wb4pb	https://opencor	stable	Stefan Fischer	picoBlaze			3 Stefan Fische			1		14.7 0.3		2 X	vhdl, v 14			,	,				2010 2013	https://en.wikipe	software addon for picoBlazeSoftware software addon for picoBlazeSoftware	are kcpsm3 only works for Spartan 3
microwatt	https://github.c	beta	anton blanchard	PPC			James specia			11-		v23.2	3.0 30.	ALX	vhdl 37				4G 4G	Υ			2019 2023	https://openpow	open source PPC from IBM	has vivado instructions, supports microPythol
power_a2	https://github.c	om/openp	IBM (open PPC)	PPC	64 32	2 vu3p-2	TCL fi	les							vhdl 285		Y yes	Υ	16E 16E	Υ	32		2019 2020		PPC RTL, asic gate RTL	Virtex VU3P-2 FPGA implementation (380K lu
simple-v	https://libre-sor	c.org/docs	Luke Leighton	PPC	64 32	2					\vdash			1	python			Υ		Υ	32	4	2018 2022	https://libre-soc.o	Scalable Vectors for Power ISA	has the respect of Mitch Alsup
rca110 octavo	https://github.c	om/jadels beta	Jan Adelsbach Charles LaForest	rca110 reg	16 16	s strativ.4	Charles LaFo	500	Δ	1	550	0.6	1.0 737.	0 Δ	verilog 2 verilog 18	Octavo	Y asm	N		14	16	10	2015	http://www.bitsa	8 core barrel, adjustable data width	~= performance across word sizes, no call/rtn
Lutiac	пер-угрудска.		David Galloway, David	reg	16 N/	A stratix-4	David Gallow	140	A	4	198	0.6			vhdl, verilog		1 03		64	N 64				Talks at Un. Toror	synthesis maps PC into ucode	no inst mem: small state machine, ~200 inst of
tiny-gpu	https://github.c	WIP	Adam Majmudar	risc	8 16	5									system 12		Υ	N	256 256	Y 11	16		2024	https://news.yco	multiple compute cores	no overall controller at this time
superscalar_sri	https://github.c		Aditya Sriram Alex Kuznetsov	risc	16 16		3 James Brake	850	526 6		196 ##	14.7 1.0	2.0 115.						64K 64K N 4G 4G		256		2022 2023	https://anubhavb	Superscalar RISC, CS 683, derived fr register file in block RAM	or 2-way out of order, GHDL vendor neutral source code
lxp32	https://opencor		Alex Kuznetsov	RISC			James Brake		844 6			v21.1 1.0							4G 4G				2016 2022	https://lxp32.gith https://lxp32.gith	register file in block RAM	vendor neutral source code
lxp32	https://opencor	beta	Alex Kuznetsov	RISC	32 32	zu-3e	James Brake	743	844 6		278 ##	v24.1 1.0	2.0 186.		vhdl 20	lxp32u_to	Y asm	1 N	4G 4G			3	2016 2022	https://lxp32.gith	register file in block RAM	vendor neutral source code
sayeh_processi	https://opencor		Alireza Haghdoost, Arr	RISC			3 James Brake	479		1		14.7 0.6	1.0 229.	7 X	verilog 13	Sayeh	Υ	N	64K 64K		32		2008 2009	haghdoost.persia		simple RISC
altium/TSK300 16bit up	http://techdocs	proprietar		RISC	32 32	spartan-			1776 4	4	50	v23.2 0.6	1.0 15.	0 ALX	proprietary	evete	Y yes	N I	N 4G 4G 8K 8K	Y A.	⊢-			CR0140.pdf, http:		V clock: 50MHz, opt mult/div, #s for other fpga:
multi-cycle-cpu	https://github.c	om/anıjjar	Aman Nijjar Amrik Sadhra	risc	16 16 32 32		James Unabl	e to creat	655 6	+		v23.2 0.6			vhdl 21 vhdl 48	ton level	Y asm	IN	8K 8K 4G 4G		32		2021 2021 2016 2016	https://www.vou	"std 16-bit, 8 reg RISC, course projet nicely documented with state diagr.	ct uses latches? Primitive RTL an spreadsheet for test programs, ISE project
riscompatible	https://opencor	beta	Andre Soares	RISC	32 32		James set IO	2167	6	1		14.7 1.0			vhdl 12	riscompat	Y yes	N '	/ 4G 4G		16		2014		based on RISCO processor by Junqu	
kpu	https://github.c	alpha	Andrea Corallo	RISC		kintex-7-	3 James missir	6178	6	3	19 ##	14.7 1.0	1.0 3.	0 X	verilog 19	kpu	Y yes	N '	4 4G 4G	\equiv	32		2016 2018	http://andreacora		tten used as testbench for the KPU core
schoolmips	https://github.c	om/MIPSf	Andrea Guerrieri Andreas Hilvarsson	RISC	32 32 16 16	lint	3 James Brake	298	78 6	+	104 :	14.7 0.6	1.0 437.	1 ΔΙΧ	vhdl 7	ton			4G 4G N 64K 64K	-		+	2009 2010	https://github.com	small MIPS CPU core originally base	
alwcpu alwcpu	https://opencor		Andreas Hilvarsson Andreas Hilvarsson	RISC			James Brake					14.7 0.6			vhdl 7				N 64K 64K	Y	16		2009 2010		lightweight CPU lightweight CPU	minimal features, uses generics for configu maximal features (additional inst)
flare_cpu	https://github.c	om/fl4shk	Andrew Clark	risc	32 32				.,			3.0			scala 14		Υ	N	4G 4G	Υ	16		2024		RISC in spinalHDL	
or1k_marocchi	https://github.c	stable	Andrey Bacherov	RISC	32 32	spartan7	James Brake		6			v23.2 0.6			verilog 39	or1k_mare			4G 4G	Υ	32		2012 2022	https://github.com	continous regression tests	Implements a variant of Tomasulo algorithm
moxie moxielite	https://github.c	stable stable	Anthony Green	RISC	32 32		James Proke		A			q18.0 1.00 q18.0 1.00		6 X	verilog 16	moxie moxielite	\Box	\vdash	4G 4G 4G 4G	Υ	16 16		2009 2017	https://github.com	m/atgreen/moxie-cores	four read, two write register file missing
moxielite moxielite	https://github.c		Anthony Green Anthony Green	RISC	32 32		James Brake		A 6	3		q18.0 1.0			vhdl 11 vhdl 11		wh	\vdash	4G 4G	Y V	16		2009 2017	https://github.com	m/atgreen/moxie-cores	+
vhdl-processor	https://github.c	om/lazyor	Anurag Saha Roy	RISC	8 16			plete sou		Ħ	102 1111	2-7.7 1.01	1.0 40.	- ^ 		processor		\vdash	256 256		16		2019		"generic 8-bit processor"	no memory, just IO locations
sayeh_cpu	https://github.c	om/armin	Armin Kazemi	RISC	16 16	5						0.6	1.0		vhdl	Sayeh	Y asm		64K 64K		64		2017		16-bit MIPS, data flow schematic	64 word reg file?
crisv32_axis_et	http://develope	asic	Axis Communications	RISC	32 16	5	+	_		H^{-}	\vdash		+	+	proprietary		Y yes		4G 4G	Y 2-	16		2007	http://developer.	embedded comm	very dated product
softcore-cpu tim	https://github.c	om/Ayme	Aymen Sekhri Ben Marshall	RISC	32 16 32 8	zu-3e	James deger	erate syn	thesis 6	+		v21.1 0.3	3.0	A	vhdl 15 vhdl 15		r asm	N	4G 4G	Y 50			2019 2021 2014 2015		course project, seven "x86" register TIM: Tiny Instruction Machine, varia	s, 32-bit immediates, multi-cycle design
qnice-fpga	https://qnice-fo	stable	Bernd Ulmann	RISC	16 16		-unica uegei	Liuse syll			""	VELLE 0.3	3.0	х	vhdl 40				4G 4G				2020 2024	https://github.com	derived from NICE: http://www.vax	
bjx1	https://github.c	alpha	Brendan Bohannon	RISC	32 16	kintex-7-	3 James synta:	x errors	6		##	14.7 1.0	2.0		verilog 34	exunit	Υ	1 Y	N 4G 4G	Υ	9 16	,	2017 2018		128-bit memory path	based on SH-4, work suspended
yard-1	https://github.c	alpha	Brian Davis	risc	32 16	5				\Box	$\perp T$	HT.		LX		y1a_core	Υ	N	4G 4G	Y 60	16		2014 2020		32 bit uP core, intended for embedo	de three data sizes, well documented
risc-16 kraken16	https://user.eng		Bruce Jacob Bruce R. Land	RISC	16 16	bintov 7	3 James Brake	281	6	 ,	278 ##	14.7 0.6	1.0 662.	3 X		SOC TOPA	Y yes	N ·	64K 64K N 256 256	N 9	16		2000 2015 2008	https://user.eng.i	single cycle, pipeline & OO variants Cornell course material	Little Computer (LC-896) derivative
swt16	https://githuh.c	om/captai	captaindane	RISC	16 16		James DidKe	201	- 6	H - 1	2/0 ##	14.7 0.6	1.0 002.	^	verilog 10	swt16-ton	Y asm	N Y	64K 64K	Y 31	16		2008	cps.//people.ec		tion in Verilog. Includes assembler, simulator, an
chip8	https://bitbucke	errors	Carsten Elton Sørense	RISC	8		3 James missir	ng module	s	ш	##	14.7		Ш	verilog 28			N					2013 2018	https://en.wikipe	Verilog implementation of the Supe	rC https://www.zophar.net/pdroms/chip8/chip-
cast_ba22	http://www.cas	proprietar		RISC	32 16		6 CAST Inc	1800	6	32		1.0			proprietary		Y yes	П	4G 4G		32			http://www.cast-	Cast has uP related IP	several versions, FPGA kits
cpu0	https://jonatha	errors	Chen Zhong-Cheng	RISC	32 32	spartan7	James errors	-	6	+	##	v23.2 1.0	1.0	Х	verilog 4	cpu0	Y yes	N		Y 60	16		2012 2023	https://github.com	700 page tutorial on LLVM	LLVM Backend for the Cpu0 Architecture
propolice		proprietar	Chip Gracey	RISC	32 32	-	+-		-	 		-	+	+	verilog	1	\perp		4G 4G	-	512		2014 2020	nutps://github.com	uniginal propeller has verilog (FPGA)	s ISA: op/ddd/sss format with predication
propeller propeller p8x3	https://www.n		Chin Gracev	RISC	37 37	kintev-7	A James Brake	9.49.9				14.7 1 1 0	0.11 174	g v	verilog 0	ton	Y VPC		1 1 1				2014		eight propellers, clocking from ucf f	le several EPGA card build files
propeller propeller_p8x3 tigli_cpu	https://www.pa	stable	Chip Gracey Cleiton Juffo	RISC RISC RISC	32 32 16 16		3 James Brake 3 James Brake	9498	6	20		14.7 1.00 14.7 0.6	0.1 134. 4.0 119.		verilog 9 verilog 24	cpu			64K 64K	16	16		2014 2013 2013		eight propellers, clocking from ucf f course project, not pipelined	le several FPGA card build files no LUT RAM for reg file

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz	zs FPG	GA re	epor com ter ents		Dff	mults	blk F	date	tool MIPS	clks/	KIPS V	ven dor	src file	top file	tool chai	fltg pt	max max dat inst	byte to	adr #	pip e	start last year revis	secondary web link	note worthy	comments
c16too	https://www.so		Cole Design and Devel	RISC			x-7-3 Ja	ames Brake	f 510		6	2	71 ##	14.7 0.6	7 4.0	88.9	Х	vhdl 1		Y asm		64K 64H			_	2003	coledd.com/elect	graphics capability	clock/2 and six phases
tpu vfcpu	https://github.o	untested	Colin Riley Cory Walker	RISC	16 1		v-7-3 la	ames deger	n 18		6	_	##	14.7 0.6	7 1.0			vhdl 20 verilog 2	tpu_top	v		64K 64H N 256 256		5 1 1		2016 2016	https://domipheu Colin Mackenzie?		ocessing Unit. A simple 16-bit CPU in VHDL for e very simple
cpu2	https://github.o	om/cas-n		risc		32 artix7	7				•			14.7 0.0	1.0			vhdl 12	сри	Y asm	N	4K 4K				2024	COMIT WIGGREFIELD		As example of SLL & SRL, very slow
tarhi	https://github.o	alpha	Dagvadorj Galbadrakh	RISC	32 3			ames every			6	1 1		14.7 1.0				verilog 4	tarhi_cont	troller	N	16M 16N	1 N 1			2013 2013		no doc, extremely small RISC	difficulty with timing, try 7.0ns
s6soc xulalx25soc	https://opencor	stable mature	Dan Gisselquist Dan Gisselquist	RISC	32 3 32 3			ames spart ames Spart				25		14.7 1.00 14.7 1.00				verilog 31 verilog	toplevel			N 4G 4G N 4G 4G				5 2015 5 2015			uses ZIP CPU uses ZIP CPU
zbasic	https://github.o		Dan Gisselquist	RISC	32 3			umes spare	7550		Ŭ -			14.7 1.0	1.0	11.0		verilog 70		Y yes	N	N 4G 4G	Y 3	5 16		5 2018 2020	https://github.com	bare bones variant of zipcpu	autofpga builds complete system
zipcpu	https://github.o	stable	Dan Gisselquist	RISC	32 3	32 kinte	x-7-3 Ja	ames Brake	f 1687		6	2 2	18 ##	14.7 1.0	1.0	128.9	AX	verilog 7	zipcpu	Υ	N	N 4G 4G	Υ 3	5 10	6 5	5 2015 2024	http://zipcpu.com	ISA has chnaged, multiple instruction	n support for several FPGA boards
vespa theia gpu	http://www.ard		David J. Lilja Diego Valverde	RISC	32 3		7 7 lo	ames huge	024040		6	_	##	14.7 0.4	1.0	-		verilog verilog 32	thoio	Y asm	N	4G 4G	N 1	6 3	2	2005 2005			ter Systems with Verilog 0-521-82866-X, Un. M
tinyisa	https://eithub.o	om/dillon	Dillon Huff	RISC	32 3		X-7-3 Ja	amesmuge	d 934049	+	*	-		14.7 0.41	1.0			verilog 49		Y	N	4G 4G	N 1	3 3	2	2009 2012			lined & with forwarding implementations
odess	https://openco		Dmytro Senyakin	RISC	## 1	16 cyclor		ames too b				462		q18.0 4.0i			Α	system 27	CoreQuad			4G 4G		16	6	2017 2017	https://opencores	Altera proj, Multicore, P&R results a	at 37-bit adr, quad issue, caches, 32-64-128 fltg
odess	https://opencor	stable	Dmytro Senyakin	RISC				ames reduc				112 1		q18.0 4.0i			A	system 27	CoreOneV	Y asm	Υ	4G 4G		16		2017 2017	https://opencore		at 37-bit adr, quad issue, caches, 32-64-128 fltg
odess	https://opencor	stable stable	Dmytro Senyakin Dmytro Senyakin	RISC				ames slow Omytro Seny				112 1		q18.0 4.00 q17.1 4.00			A	system 27	CoreOneV	Y asm	Y	4G 4G		16		2017 2017 2017 2017	https://opencores		at 37-bit adr, quad issue, caches, 32-64-128 flt at 37-bit adr, quad issue, caches, 32-64-128 flt
odess	https://openco	stable		RISC				mytro Sen						q17.1 4.00		19.9	A	system 27	CoreQuad	Y asm	Y	4G 4G		16		2017 2017	https://opencore	Altera proj, Multicore, P&R results a	at 37-bit adr, quad issue, caches, 32-64-128 flt
odess	https://opencor	stable	Dmytro Senyakin	RISC	## 1			mytro Sen			A 72	112 1	80 ##	q17.1 4.0	1.0	14.1	A	system 27	CoreOneV	Y asm	Y	4G 4G		16	6	2017 2017	https://opencores	Altera proj, Multicore, P&R results a	t 37-bit adr, quad issue, caches, 32-64-128 fltg
risc63	https://github.c	om/domi	Dominik Salvet	RISC				ames Brake ames Brake	f 333	1080				v23.2 0.6				vhdl 12 vhdl 16		Y	N N	Y 256 256 256K 256		4 8 9 16		2018 2023	https://github.com	highschool thesis in Czech tightly packed 16-bit ISA, no mult, r	limen_alpha is dual core version
iop16b	https://github.o	alpha		RISC	8 1			oug Gillilan					50 ##	0.3				vhdl 51		Y asm		4K 4K				2020 2024	https://hackaday		io full set of perpherals, 2022 version is huge
r32v2020	https://github.o	om/doug	g Doug Gilliland	RISC		zo cyclo.		Jour Cillian	2/1	1	11		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	0.5.	7.0	13.1	-	VIII JI	сри_сор	1 03111	Ħ	410 410		1	1	2021 2022	ircps.y/ nackaday	y o i locessor with himming instruct	huge download, canceled
mips_16	https://openco	stable		RISC	16 1		x-7-3 Ja	ames collap	osed in co	mpile	6		\perp	14.7 1.0	1.0			verilog 12	mips_16_0	Υ		64K 64F		3 8	-	5 2012 2013		Educational 16-bit MIPS Processor	
plasma_cortex ejrh_cpu	https://github.o	stable	Dylan Brophy Edmund Horner	RISC	32 1		7 7 lo	ames Brake	f 928	+	6 1	2 1	26 44	1.0				vhdl 4 verilog 17	cpu	Y yes	N	4G 4G	Y	16		2018	https://hackaday	io/project/160180-plasma-cortex-op see web archive for doc	en-source-cpu-in-vhdl
jimmy	https://github.c	om/kuash	Eduardo Corpeño	RISC				ames Brake		120	0 1	1		v23.2 0.3				verilog 2	iimmy	Y	N	Y 256 256	y 1			2020 2022		educational, 4 regs, 8-bit adr spaces	vendor neutral source code
dme	https://github.o	stable	ErwinM	RISC	16 1	16 kintex		ames Brake	f 1755		6	ΔÍ	53 ##	14.7 0.6			Х	verilog 49		Y yes	N		Y 4			2016 2017		based on magic-16	computer & computer2 null dsgns: no output
riscff	barren P. m	proprieta		RISC	16 1		-T		\perp	\Box	\Box	$\perp \Gamma$	\Box			igspace		proprietary		V .	Щ	V 64:: 5	LT.		1	2004		now produce ESP8266 & ESP32	de la destación de la destació
pet-on-a-chip tiny soc	https://github.o	om/ept22	Ezra Thomas Ezra Thomas	RISC	8 1		+	_	+	+	+	+	+	0.6	7 2.0			verilog 19 verilog 16		Y asm	N	Y 64K 64F	Y 4			2 2021 2024 2020	https://ezrasrobo	robot controller, senior design proje small cpu with VGA	ct cust pcb & uP, derivative of tiny_soc includes GPU (char gen)
natalius 8bit r	https://openco	r beta		RISC			x-7-3 Ja	ames Brake	f 232		6	1 1	75 ##	14.7 0.1	1 3.0	27.7						Y 256 2K		9 8		2012 2012	nttps://ezrasiobu	return stack & register file	3 clocks/inst
ippro	https://github.o	om/fsiddi	ic Fahad Siddiqui	risc	16 3	32 virtex	x-7 Fá	ahad Siddio	ų 484	447	6 1	1 3	72 ##	0.8	1.0	614.9	Х	verilog 31		asm	N	64K 64F	3	0 3	2 5	5 2013 2023		16-bit RISC using DSP48	image processing, several publications
spartanmc	http://www.spa		Falk Hassler	RISC				ames Brake			6 1	2 1	20 ##	14.7 0.6			X Y	verilog 38	spartanmo		\perp			\perp		2012 2014		SPARC like register windows	
urisc diogenes	https://opencor	errors	Farhad Mavaddat Fekknhifer	RISC	16 1	16 kintex	x-7-3 Ja	ames missi ames Brake	ng module f 807		6	1 2		14.7 0.6 14.7 0.6	7 4.0		Y	vhdl 31 vhdl 11	urisc	Y Y asm	N	64K 64H		1	+	1987 2012 2008 2009	https://cs.uwater	Ultimate Reduced Inst Set Compute "student RISC system"	r Un. Of Waterloo
coen_316_cpu	https://github.o	alpha	G.K Yvann Monny	RISC	32 3			ames does			6	1		14.7 1.0				vhdl 8	cpu dp	1 03111	N	32 32		0 3:	2	2018 2018		MIPS based, simulation DO files, I&	o very small caches do not infer any RAM
micro_nating	https://github.o	mature	Geoff Natin	RISC				ames patch						v23.2 0.6				vhdl 56	processor	final	N	N 64K 64F	N 1	0 9	9	2016 2016		microcoded instruction set process	or, educational
cpugen	https://opencor		Giovanni Ferrante	RISC				ames Brake			6			14.7 0.6				vhdl 14		Y asm						2003 2009		x86 .exe generates VHDL RISC uP	using 16 bit example
cpugen suslik	https://openco		Giovanni Ferrante Goran Dakov	RISC				ames Brake ames missi			6 8	- 1		14.7 1.0				vhdl 14 verilog 4		Y asm		N	+ +	+	+	2003 2009		x86 .exe generates VHDL RISC uP "arithmetic core"	using 32 bit example has testbench & caches
hicovec	https://openco		Harald Manske, Gunde	RISC				ames comp			6			14.7 1.0					сри	Y asm			Υ		+	2008 2010		hybrid scalar & vector processor	nos testocien a cacies
24bit_up	https://github.o		Harshal Mittal	RISC				ames area						v21.1 0.8				verilog 17	processor			16M 16N				2019 2019		basic 24-bit RISC, course work	big Dff count, multiple writes to register file
eco32	https://openco	stable		RISC	32 3			ames Brake			6	1 1		14.7 1.0	1.5	45.5	ALX Y	verilog 14	cpu			512M 256I				2003 2022	https://github.com	MIPS like, slow mul & div	
eco32	https://opencor	stable	Hellwing Geisse Heuring & Jordan	RISC	32 3	32 kinte	x-/-3 Ja	ames Brake	f 3367	1	6	5 1	4/ ##	14.7 1.0	1.5	29.1		verilog 24 verilog	eco32	Y yes	N	512M 256I	M Y 6	1 3	4	2003 2022	http://www.zeen	MIPS like, slow mul & div book by Heuring & Jordan	also Kilts cpt17 Adv FPGA dsgn
iDEA	https://github.o	alpha	Hui Yan Cheah etal	RISC	16 3	32 virtex	x-6 Li	iu Chrunab	le 321		6 1	2 4	05	13.2 0.6	7 1.0	845.3		verilog 22	cpu_top	Y yes	N	Y 64K 64F	N 2	4 3	2 9	9 2011 2016	The iDEA DSP Blo		U from GitHub, rg'd NOPs lower actual results
tiny-riscv	https://github.o	om/hush	O Hyounguk Shon	RISC	32 3	32					\Box							verilog 35		Υ	N					2019			four variations: cache, multi-cycle, pipeline & s
verilog-harvaro	https://github.c	om/jaywo	o Jae-Won Chung	RISC	16 1	16 zu-3e	_	ames multi	165	96	6	2	50 ##	v21.1 0.6	7 1.0	1015	X	verilog 7	cpu02	Y	N N	N 4G 4G	N 2	3 4	4	2019 2019		multi-driven nets multi-driven nets	multi cycle CPU that has an IPC of 1
verilog-harvard	https://github.o	om/jaywo	o Jae-Won Chung o Jae-Won Chung	RISC	16 1	16 zu-3e	-	ames multi ames multi	-driven ne -driven ne	et et	6		##	v21.1 0.6	7 1.0		X	verilog 7	cpu03	Y		Y 4G 4G Y 4G 4G	N 2	3 4	4 5	5 2019 2019		multi-driven nets	Data forwarding from the ALU
verilog-harvard	https://github.o	om/jaywo	o Jae-Won Chung	RISC	16 1	16 zu-3e	e Ja	ames multi	-driven ne	et	6		##	v21.1 0.6	7 1.0		Х	verilog 7	cpu05	Y	N	Y 4G 4G	N 2	3 4	4 5	5 2019 2019		multi-driven nets	Branch prediction with a BTB with 2-bit satu
verilog-harvard	https://github.o	com/jaywo	o Jae-Won Chung	RISC	16 1	16 zu-3e	-	ames multi	-driven ne	et	6		##	v21.1 0.6	7 1.0		Χ	verilog 7	cpu06	Υ	N	Y 4G 4G	N 2	3 4	4 5	5 2019 2019		multi-driven nets	tournament branch predictor
verilog-harvard	https://github.o	com/jaywo	o Jae-Won Chung o Jae-Won Chung	RISC	16 1	16 zu-3e 16 zu-3e		ames multi	-driven ne	et	6	-	##	v21.1 0.6	7 1.0		X	verilog 7	cpu07	Y	N	Y 4G 4G	N 2	3 4	4 5	5 2019 2019		multi-driven nets	Memory latency parameter
verilog-harvard	https://github.c	com/iavwo	o Jae-Won Chung	RISC	16 1	16 zu-3e		ames multi	-driven ne	et	6	+	##	v21.1 0.6	7 1.0		X	verilog 8	сриов	Y	N	Y 4G 4G	N 2	3 4	4 5	5 2019 2019		multi-driven nets	DMA module and its interrupt mechanism
verilog-harvaro	https://github.o	com/jaywo	o Jae-Won Chung	RISC	16 1	16 zu-3e	e Ja	ames multi	-driven ne	et	6		##	v21.1 0.6	7 1.0		Х	verilog 10	cpu10	Υ	N	Y 4G 4G	N 2	3 4	4 5	2019 2019		multi-driven nets	DMA interleaved with instructions that acces
verilog-harvard	https://github.o	om/jaywo	Jae-Won Chung	RISC		16 zu-3e	e Ja	ames multi	171		6	3	57 ##	v21.1 0.6	7 1.0	1399	Х	verilog 5	cpu01	Υ	N	N 4G 4G	N 2		-	2019 2019		multi-driven nets	single cycle CPU that has an IPC of 1
verilog-harvan mera400f	https://github.o	om/jaywo	Jae-Won Chung	RISC	16 1		207 12	ames synta	v orrors		6	-		v23.2 n.6	7 2.0			verilog 74 verilog 77		Y voc	N	4G 4G	N V	+ + '	4	2019 2019		ten implementations of increasing reimplementation of MERA-400 CP	somissing memory & test bench RTL
rois	https://openco	r alpha	James Brakefield	RISC				ames Brake		1	6	1 1		14.7 0.8				vhdl 2			N			0 6	4 1	1 2016 2017		single pipe stage, passes simulation	
rois	https://opencor		James Brakefield	RISC	24 2	24 kinte	x-7-3 Ja	ames Brake	f 382		6			14.7 0.8			Х	vhdl 2	rois24_24	up		16M 16N			4 1	1 2016 2017		single pipe stage, pre simulation sta	ge 8, 16 & 24-bit load/store
rois	https://opencor		James Brakefield	RISC				ames no bl			6			v19.2 0.8				vhdl 2				16M 16N				1 2016 2017		single pipe stage, passes simulation	
troc16 16	https://openco	alpha WIP		RISC risc		24 zu-2e		ames huge ames Brake			6 1			v19.2 0.8 v24.2 0.6				vhdl 2 vhdl 5			N N	16M 16N 64K 64H	1 Y 5	5 2 3	4 1	2016 2017	https://events.utr	single pipe stage, pre simulation sta	gq 8, 16 & 24-bit load/store ace for full TROC ISA; no shift, extract or divide
troc16_16	https://github.o	WIP	James Brakefield	risc	16 1			ames area				1		v24.2 0.6			X	vhdl 5			N	64K 64F	N 2			2025	https://events.vto	adequate 16-bit uP with op-code sp	ad half word aligned, 4 tag bits, signed mult
slurm	https://github.o	com/jame:	S James Sharp	RISC	16 1	_												verilog 54	slurm16_s	Y asm	N	64K 64F	Y 2			2022		SLURM16 SoC - SLightly Useful RISC	M Video console system-on-chip made for the
oldland-cpu oldland-cpu	http://jamieiles	errors		RISC	32 3			ames synta			A	_		q18.0 1.00 q18.0 1.00				verilog 22		Y		N 4G 4G		16		5 2015 2017	https://github.com	has caches & MMU	runs on Cyclone V
xr16	http://jamieiles	errors	Jamie Iles Jan Gray	RISC			-2 Ja	ames synta ames Brake	f 273		A 6	2		14.7 0.6				verilog 32 verilog 4		Y V	N			16		5 2015 2017 1999 2001	https://github.com	has caches & MMU handcrafted instruction set	runs on Cyclone V tool FPGA P&R, speed mode better
xr16	https://github.o		Jan Gray	RISC		16 zu-2e		ames need:			6			v20.1 0.6		547.0		verilog 4		Y	N			16		1999 2001	itteps.//gitilab.com	handcrafted instruction set	tool FPGA P&R, speed mode better
xsoc	http://www.fpg		Jan Gray	RISC				ames very :	sl 371		6		##	14.7 0.6	7 1.0		Х	verilog 16	xsoc	Y yes	N	N 64K 64H	Y 1			2000 2001	https://github.com	very compact, bare core	similar to xr16
vrisc	https://github.o	om/jayva	Jay Valentine	RISC	32 3	32									1			vhdl 21		Υ	N	Y 4G 4G	Y 3	7 6 3		2017		little-endian Harvard architecture R	
drv16 drv16/mcpu16	https://github.o	om/jecelj	r Jecel de Assumpção r Jecel de Assumpção	risc		16 gowir 8 gowir		ecel de Assı ecel de Assı					95 ## 13 ##	0.6		112.9 A		schem 8	drv16.v	Y	N	64K 64F		16		2024	https://www.mdj	educational, LUT count comparison very simple accumulator based 8 bi	t Digital schematic, RISC-V 16-bit ISA
drv16/ncpu	https://github.c	om/jeceli	r Jecel de Assumpção	risc		8 gowin		ecel de Assi					27 ##	0.3				schematic		Y		256 256		10		2024	https://www.mdi	i.com/2674-0729/3/4/20	The second districtions
baby8	https://github.o	om/jecelj	r Jecel de Assumpcao Jr	risc	8	8 cyclor	ne5 Je	ecel de Assı			A		58 ##	0.1							N	64K 64F	Y	16		2024	https://mdpi-res.	minimal 8-bit uP with 16-bit adrs	schematic, verilog & system verilog
baby8	https://github.o	om/jecelj	Jecel de Assumpção Jr	risc		8 ecp5		ecel de Assi		_	4		58 ##	0.1		31.8	AGLX	schem 17	baby8cpu	Y asm	N	64K 64H	Y	10		2024	https://mdpi-res.	minimal 8-bit uP with 16-bit adrs minimal 8-bit uP with 16-bit adrs	relatively low uniform Fmax
baby8 baby8	https://github.o	om/jecelj	Jecel de Assumpcao Jr Jecel de Assumpcao Jr	risc	8	8 gowir 8 ice40	n Je	ecel de Assi ecel de Assi		_	4		58 ## 58 ##	0.1			AGLX AGLX	schem 17	baby8cpu haby8cpu	Y asm	N N	64K 64H	Y	16		2024	https://mdpi-res.	minimal 8-bit uP with 16-bit adrs minimal 8-bit uP with 16-bit adrs	micro-coded; mcpu has best figure of merit ASIC & FPGA stats for risc-v, baby8 & soft ul
baby8	https://github.c	om/jecelj	r Jecel de Assumpcao Jr	risc				ecel de Assi			6	4	58 ##	0.1		79.1	AGLX	schem 17	baby8cpu	Y asm	N	64K 64F	Y	10	6	2024	https://mdpi-res.	minimal 8-bit uP with 16-bit adrs	stats for several soft uP 4 FPGA/ASIC version
pasc	https://github.o	om/jbush	Jeff Bush	RISC	16 1	16					耳							verilog		Υ	N	64K 64F	N 2	0 2 8	В	2017 2019	https://github.com	16 RISC cores	
risc-processor	https://github.o	stable	Jeff Bush	RISC	32 3			ames Brake			6	6 1	51 ##	14.7 1.0				verilog 22		Y yes	N		Y 2			2008 2019	https://github.com	two designs with same name	MIT course work
rise	nttps://openco		Jlechner etal	RISC	16 1			ames missi			6 1	+	+	14.7 0.6 14.7 0.6			Х	vhdl 26 vhdl 18		Y asm	N	64K 64H	-	2 16		5 2006 2010	en.wikiversity.org	.,	CCC sampiles
scarts jam	https://eithub.com		Jlechner, Martin Walte Johan Thelin etal	RISC	16 1 32 3	32 kinte	x-/-1Ja x-7-1Ja	ames missi ames Brake	ng signal o	ueciarat	6	-		14.7 0.6				vhdl 18 vhdl 17		yes	N	9 128K 128	K 12	2 16		4 2011 2012 5 2002 2014	 	Scarts Processor serial multiply & divide	GCC compiler took out clock divider
jam	https://github.o		Johan Thelin etal	RISC	32 3			ames Brake			6			14.7 1.0		104.2		vhdl 17	cpu	Υ		Y 128K 128		32		5 2002 2014		serial multiply & divide	and the second second
jca			John Cronin	RISC	8 3	32 kintex	x-7-3 Ja	ames repla	c 3287		6 3			14.7 0.3		15.8	AX Y	verilog 17	soc					16	6			has VGA controller, plays Pong	altera memories
	http://www.sar		John Rible	RISC	8 1	16 kinte	x-7-3 Ja	ames Brake	f 468		6			14.7 0.3	2.0	49.7	X	verilog 1	qs5_mix	Y	N			5 8	8	1997 1999	http://www.sand	part of a three class course	memory rd/wt & ALU per clock
babyrisc			John Rible	RISC	1811	ı⊳ zu-3e	e JJa	ames Brake	f 249	4	6			v21.1 0.3	3 2.0	189.3	X	verilog 1	qs5_mix	Y	N	64K 64F	. Y 1	5 8	8	1997 1999	nttp://www.sand	part of a three class course	memory rd/wt & ALU per clock
babyrisc	http://www.sar		John Rible	RISC	8 1	16 kinter	x-7-7 la	ames Brake			6	1.1	35 ##	14.7 0.3	3 1.0	95.3	Х	verilog 1	as5 mix		N	256 324	Y					used in his class, also uses eP27	
	http://www.sar http://www.sar https://github.o	stable	John Rible John Tzonevrakis	RISC RISC RISC	8 1			ames Brake ames Brake	f 468		6	2	43 ##	14.7 0.3 14.7 0.3 14.7 0.6	3 1.5	95.3 306.1	Х	verilog 1 verilog 5	qs5_mix cpu	N no	N	256 32F 256 256 64K 64F	Y		4	1998 1999 2017		used in his class, also uses eP32 minimal & complete	8 ALU inst, 3 port reg file

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	E blk	F e a	tool MIPS		ven	o src fil	rc le top file	tool G chai	fitg :	max max dat ins	byte #	adr #	pip e	start last	secondary web	note worthy	comments
tinycpu	https://opencor	alpha Joi		RISC			James Brake					q13.1 0.1			vhdl 2			N I	N 1K 1K		_	4	2012 2012	directory contain		MIPS/inst reduced due to few inst
risc uw dnn	https://opencor https://github.c		gen Defurne stin Qiao	RISC risc	16 16 32 32		- James Brake	f 356	6	4	187 ##	14.7 1.0	1.0 52		Y vhdl 2 Y system 9		k Y asm		4K 4K		8 3	32 5	2015 2017	https://github.co	Experimental Unstable CPU on real-time device 4 recognizing handw	n senior project at UW, MIPS derivative (WISC-S
basic-cpu ktc32	https://embedd	stable Jus	stin Rajewski	RISC	8 16	zu-3e	James synta	x errors	6	44	125 ##	v21.1 0.3	3 2.0		verilog 1	l.	V		4G 4G	1	6	32	2018 2018		16 inst, scrapped web page, 98 lines	of verilog, no call/rtn, bare core, excellent exam
open8_urisc	https://github.co https://opencor		poko k Hays, Jshamlet	risc RISC	8 8	kintex-7-	James spart	f 691	6554 6	1	263 ##	14.7 0.3	0 1.0 3 1.0 12		Y system 1 vhdl 9	Open8	Y yes Y yes		4G 4G			8	2022 2023		full basic ISA, hobby 32-bit CPU accum & 8 regs, clone of Vautomatic	
zktc moncky	https://github.c	WIP kk	inos is Demuvnck	risc	16 16		Waite December	4276		33	10 ##	24 0.5	7 1.0	4.9 X		zktc	Y yes Y yes	N	64K 64I			16	2024	haran Manakadan	hobby project to design CPU, create of intended as educational, all original	
moncky	https://gitlab.co		s Demuynck s Demuynck	RISC	16 16	5 artix-7 5 zu-3e	Kris Demuyn James no me		280 6			v21 0.6 v21.1 0.6			X schem: 3 X schem: 3		Y yes	N	64K 64I				2020 2021	https://hackaday https://hackaday	Lintended as educational, all original bare CPU	also has verilog
moncky latticemico8	https://gitlab.co		s Demuynck ttice Semiconductor	RISC		5 zu-3e B LFE2	James clock		523 6 4	33	78 ##	v21.1 0.6		3.8 X	X schem: 3	6 top	Y yes	N	64K 64I	N 3	2 1		2020 2021	https://hackaday	/ from 16x65K to 64KB RAM c 16 deep call stack, four configuration	two phase clock, ALU & mem have own phase
cpu_32	https://github.c		wrence Manning	risc	16 16		Lattice Seiiii	203	- 4	1					vhdl 1	0 isp8_core 0 cpu	Y asm	N	64K 64I	Y 3	2	8	2020	https://www.you	t educational, DIY, VHDL, youtube vide	eo, uses customasm , doc in readme.md
cpu_32 maxicore32	https://github.co		wrence Manning wrence Manning	risc	32 32		James Brake James Brake		785 6 209 6			v23.2 1.0		5.7 X 5.8 LX	vhdl 1	6 cpu32	Y asm	N	64K 64I 4G 4G	Y 3	2 1	16 2	2022	https://www.you	uses customasm, doc in readme.r standard risc	r VGA pattern generator youtube video minimal ISA
niloofar1	http://ce.sharif.	errors Ma	ahdi Amiri	RISC	16 16	6 kintex-7-	James ran o	ut of mem	ory 6		##	14.7 0.6	7 1.0		verilog 3	nf1	Y	-	40 40				2001		derived from risc-16	ASIC, uses Leonardo for synthesis
8bit_piped_prd 8bit_piped_prd	https://opencor https://opencor		ahesh Sukhdeo Palv ahesh Sukhdeo Palv	RISC	8 16		James swap James vivad		1822 6	1		14.7 0.3 v21.1 0.3			verilog 2 verilog 2		Y	++		2		16 16	2013 2017	https://github.co https://github.co	on uses Perl as assembler on uses Perl as assembler	use Perl to generate ROM file use Perl to generate ROM file
xthundercore	http://forum.ga	alpha ma	ajordomo	RISC	32 16	6 kintex-7-	James Brake	f 793				14.7 1.0			vhdl 4	9 xtc			Y 4G 4G		1		5 2014	http://www.xthu	Gadget Factory Forum thread	in debug, no comments, mostly in simulation
risc_core_i mc1	https://opencor https://github.c	planning Ma	anuel Imnot arcus Geelnard	RISC risc	32 32		3 James Brake	f 349	6	1	526 ##	14.7 0.6	7 3.0 33	6.8 X		3 CPU 3 top_level		Y	1K 1K		++	8 4	2020 2023	https://github.co	Havard arch, thesis project on uP intended for FPGAs, based on MR	derived clocks: estimated derating
mrisc32 mrisc32	https://github.co	alpha Ma	arcus Geelnard	RISC	32 32		Marcus Geel	nard	A		100 ##	q13.1 1.0	1.0	A	vhdl 3	6 mc1			4G 4G				9 2018 2023	https://www.bits	sr Mostly harmless Reduced Instruction	Cray-1 vector inst, also a1 variant, LLVM support
ice_mk2	https://gitlab.co		arcus Geelnard ario Hoffmann	RISC	16 16	_	James ECP5	primitives						L	Y vhdl 3 verilog 8		Y asm	N	4G 4G 4K 4K			16	2018 2023	https://www.bits	MC1 variant web page /.io/project/174049-ice-cpu-mk-ii	logic that can output a 1920×1080@60 video variant of fpga4student
phinix_cpu_des	https://github.c		artin Andronikos	risc	16 16	5 agilex	Langhi na DT	10697		22 250	771 #4	g22.4 8.0	0 1.0 57	Α	schem: 1	2 processor	Y yes	N	64K 64I		0 1 3 3		2023	https://github.co	on several cores? culminating in phinix+ s. 800MHz in Agilex FPGA, word size an	docs separate folder, smolproc has system ver
egpu patmos	https://github.c		artin Langhammer artin Schoeberl	RISC	32 32	2	Langha no RT			32 259					scala		ш	Ė					2015 2023	http://patmos.co	university project, ASIC tapeout	http://www.t-crest.org/
cpu_takagi supersmall	https://github.co		asayuki Takagi chael Ritchie	RISC	8 15		James Brake Michael Ritc		1017 6	7+9		v23.2 0.6			verilog 3	3 сри	H^{-}	H	64K 64I	Y 1	6 1	16	2016 2016		no use of LUT RAM or block ROM 2-bit serial. Mostly MIPS-I compliant	not much documentation Copyright 2005,2006,2009 Jonathan Rose, and
minimips_supe	https://opencor	alpha Mi	guel Cafruni	RISC	32 32	2 spartan7	James Brake	field	6	8	##	v23.2 1.0	0.5	X X	vhdl 1	8 minimips	Y asm	N I			3		5 2017 2018		based on MIPS I	dual issue to two pipes, 16-bit mulitplier
fisc	https://github.c		guel Santos guel Santos	RISC	64 32		James errors		A	21		q18.0 2.0		6.1 A	vhdl 2 system 1	1 a fisc core	Y yes Y yes	Y		Y 8	5 6 3 5 6 3		5 2018 2018 5 2018 2018	http://www.arch	f Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, alter- caches, VHDL & System Verilog versions, alter-
fpgacomputer	https://github.co	errors Mi	lan Vidakovic	RISC	16 8	arria-2	James errors	5000	A		##	q18.0 0.6	7 4.0	Ť	Y verilog 1	0 computer	Y asm	N I	N 64K 64I	Y 2		8	2018 2018	https://mvidakov	vi 16-bit CPU, 64KB, UART (115200 bps), and VGA
fpgacomputer nop	https://github.c	errors Mi	lan Vidakovic ngdao Liu	RISC risc	16 8 32 37	kintex-7-	3 James erros	1	6	H	##	14.7 0.6	7 4.0	+	Y verilog 1 Y scala 8	0 computer 3 main	Y asm Y ves	N I	N 64K 64I 4G 4G	Y 2	5 3	8	2018 2018	https://mvidakov https://en.wiking	vi 16-bit CPU, 64KB, UART (115200 bps of full size uP. doc in Chinese), and VGA see wikipedia link
mini16_cpu	https://github.c	om/miya4 mi	ya	risc	16 16	5 kintexus		186	6	1	710	0.6	7 1.0 25		verilog 1	3 top	1,00	\Box				7	7 2024		Very small and high performance CPI	data width can be expanded
mini16sc_cpu misoc	https://github.co	om/miya4 mi stable M-		risc	32 32	kria260 2 arria 2		on source	6 code run th			v24.1 0.6 q13.1 0.8		X ALX	verilog 1 V*HDL	3 top	Y yes	N	4G 4G	Y	3	32	2024	https://m-labs.hl	Very small and high performance CPI k Video IP for Mist & others	single cycle variant choice of latticemicro32 or mor1kx uP
risc16_verilog	https://github.co		ustafa Cataltas	risc			James empt			H.		14.7		Х		CORG_Pri			256 128				2024	https://github.co	educational, 16-bit MIPS	MuSe & DoMe archs, Python simulation
myrisc1 oberon sdram	http://projectob	stable Mi	uza Byte colae Dumitrache	RISC	8 8 32 32		James Brake James Brake		A 6			q13.1 0.3 14.7 1.0				6 risc5	Y yes	N Y	Y 256 256 4G 4G	Y 1	5 1	4	2011 2011	https://en.wikipe	verilog source included in PDF file minimalist Wirth, part of Project Obe	AKA Mano Machine, LPM macros modified to use DRAM, serial mult
risc-fuggit	https://github.c		khil Shah	RISC	32 32		a la mara Barahar	4400			440	447.00		19 Y		3 riscmain	у	N	4G 4G		3	32	2019		non-standard set of conditional bran	ches, schematic conflicts with documentation on
risc0 risc5	http://www.pro		klaus Wirth klaus Wirth	RISC	32 32 32 32		James Brake James Brake	f 1186 f 2913	6	4 6		14.7 0.6 v20.1 1.0			verilog 8		Y yes Y yes	Y	4G 4G		1	16	2011 2018	https://people.in	f minimalist Wirth, part of Project Obe	Lola: https://people.inf.ethz.ch/wirth/Lola/ind r 32x32 multiplier, wikipedia entry
risc5 risc5	http://www.pro		klaus Wirth klaus Wirth	RISC	32 32	kintex-7- zu-2e	James Brake James Brake	f 2441 f 2001	392 6	4 1		14.7 1.0 v20.1 1.0	1.0 3	7.8 ALX	Y verilog 8	RISC5	Y yes	Y	4G 4G		1 1	16	2013 2017	http://www.astro	o minimalist Wirth, part of Project Obe o minimalist Wirth, part of Project Obe	
risc5	http://www.pro		klaus Wirth	RISC	32 32	z zu-ze zu-3e	James IBUF	clocking	6	4	213 ##	v21.1 1.0	1.0 8	ALX	Y verilog 8	RISC5Top	Y yes	Y	4G 4G		1	16	2013 2017	http://www.astro	o minimalist Wirth, part of Project Obe	32x32 multiplier, wikipedia entry
risc5 risc5a	http://www.pro	beta Nil		RISC	32 32	2 zu-3e	James Brake	f 1936	392 6	4	213 ##	v21.1 1.0			Y verilog 8				4G 4G		1 1		2013 2017	http://www.astro	 minimalist Wirth, part of Project Obe minimalist Wirth, part of Project Obe 	
harvard_arch_i	https://github.co	om/omare on	narelhedaby	RISC	32 32	2						V22.1 1.0	1.0		vhdl 13	35 harvard_p	oroc asm	N '	Υ				2021	ntcp.//www.ustr	ASIC design	many source files
gumnut swssp	https://github.co		waldo Hernandez hman Ahmad	RISC	8 18					\vdash	\vdash			AX	system 1		Y asm	N .	Y 256 4K	Y 2	2 8	8	2021	https://groups.go	coursework using Ashenden's design patent. "simplest scalable" data/inst	a template for dsgn configuration of uP
piropiro	https://github.c	stable pa	ndora2000	RISC	32 32		James port r	7491	6	11 1	118 ##	14.7 1.0	1.0 1	5.7 X					N 64K 64I	Y	3	32	2010 2011		five variants	no doc, xilinx constraint file
cookie dp32	https://github.c		ntolope ter Ashenden	risc RISC	32 32	kintex-7-	3 James errors	s	6		##	14.7 1.0	1.0	A	Y system 4	6 top_cook	N yes	N			3	32	2020 2022	https://github.co book, CDROM	on OoO and parallel processing from The Designers Guide to VHDL	also C compiler timing delays in source code
gumnut vhdl-simple-up	http://digitaldes		ter Ashenden	RISC	8 18	8 kintex-7-	James Brake	f 388				14.7 0.3 q18.0 0.6		0.7 AX				N	Y 256 4K N 64K 64I	Υ	1	8	2007		see Digital Design: An Embedded Sys	tems Approach Using VHDL
vhdl-simple-up	https://github.c	untested Pie	etro Lorefice etro Lorefice	RISC			James ran o					14.7 0.6			vhdl 1	0 processor 0 processor	Y	N I	N 64K 64I	N	1	16	2014 2014 2014 2014		simple processor using VHDL for logic simple processor using VHDL for logic	based on Gray's xsoc
ppcpu wisc-sp13	https://github.c	WIP Pic	otr Węgrzyn ayag Bhakar	risc	16 32									_	verilog 3 verilog	1 top	Y yes	N	64K 64I			8	2019 2023		8 regs, 16-bit imm, LLVM compiler	LLVM & OS, all inst have 16-bit imm/adr gn of a microprocessor called the WISC-SP13
iitb-proc	https://github.c	om/preeta Pri	eetam Pinnada	RISC	16 16										vhdl 1	7 iitb_proc	1	N		N N		•	2020		course project for EE224 @EE.IITB, fo	very little doc, sizeable state machine
stacks-16-bit rcpu	https://github.c	om/rerist/ rer	ist dfast00	RISC	16 16 8 16	5					\vdash	 		-	schem: 3 verilog 5		Y yes	N	4K 4K	v		6	2022	https://www.inst	tr Digital schematic, TTL & 3 layer brea on verilog implementation of Python em	pictures of 3 layer breadboard nulator, six 16-bit registers
ucpuvhdl	https://github.co	stable Re	ed Foster	RISC	8 16	6 kintex-7-	James 512 L		6		118 ##	14.7 0.3		0.8 X	vhdl 2	9 core	Y asm	N	256 641	Y 1	2 2	7	2016 2017	https://github.co	n six tutorials on uCPUvhdl	using muCPUv2_1 of 3 upwards compatible de
rrisc opc.opc5cpu	https://github.c		ne Schallner valdinho	RISC	8 8 16 16	6 kintex-7-	Rene Schalln 3 James reduc		6	+	100 294 ##	14.7 0.4		3.6 X	vhdl 8		Y asm Y asm		64K 64I N 64K 64I		5 4 1	8	2020 2022	https://git.sr.ht/ https://revaldinh	originally TTL/schematic, beginner's properties of the original of the original or	doc PDF file huge see hackaday One Page Computing Challenge
opc.opc5lscpu	https://github.c	stable re	valdinho	RISC	16 16	6 kintex-7-	James Brake	f 383			247 ##	14.7 0.6	7 3.0 14	4.0 X	verilog 2	opc5lscpu	Y asm	N I	N 64K 64I	N 1	8 4 1	16	2017 2021	https://revaldinh	OPC5LS OPC5 with predicate inst	see hackaday One Page Computing Challenge
opc.opc6cpu opc.opc7cpu	https://github.c	stable res	valdinho valdinho	RISC			James Brake James Brake	f 450 f 624	6	\vdash		14.7 0.6				2 opc6cpu 2 opc7cpu	Y asm Y asm		N 64K 64I N 1M 1N	N 2 N 3			2017 2021	https://revaldinh	OPC6 based on OPC5LS, more inst OPC7 32bit, based on OPC5LS, more	see hackaday One Page Computing Challenge i see hackaday One Page Computing Challenge
opc.opc8cpu ri32	https://github.c		valdinho	RISC RISC		4 kintex-7-	James no te	s 516	6			14.7 0.8			verilog 1	L opc8cpu	Y asm	N I	N 16M 16N 64K 64I	/ N 3	2 4 1	16	2017 2021	https://revaldinh	OPC8 24bit, based on OPC5LS, more	i see hackaday One Page Computing Challenge
any-1	https://github.c	alpha rj4 defined Ro	bert Finch	RISC	64 36	5 zu-3e	James errors	s		ш	##	v21.1 2.0	1.0	Х	verilog 8 system 8	3 any1base	r asm	Y		1 12	8 6	54	2013 2022 2021 2021	http://anycpu.org	g Cray-1 like with full set of vector inst	nanogo compiler, youtube videos r three versions with different ISAs, inst sz, reg s
dgb16 fisa32	see FISA64	stable Ro beta Ro	bert Finch	RISC	16 16 32 32		James Brake James Brake	f 780 f 3479	6	2 2		14.7 0.6	7 1.0 26			dbg16 FISA32	Y	N ·		$+$ \mp	£Ŧ,	8	2014 2014	https://github.co	inside FISA64 project	debug uP for fisa64
fisa64	https://github.c	beta Ro	bert Finch	RISC	64 32	2 kintex-7-	James Brake James Brake		6	12 7		14.7 1.0		9.4 X	verilog 1	I FISA64	Y	N	Υ			-	2015 2015	https://github.co	om/robfinch/Cores	need to use multi-cycle on mult
ft64 klc32	https://github.co		bert Finch bert Finch	RISC	64 32 32 32		3 James Brake	f 3790	6	4 1	200 ##	14.7 1.0	0 4.0 1	3.2 ¥	verilog verilog 2	FT64v3b			16E 16I	Y	3	32	2017 2018	https://www.am	4th attempt at 64-bit core (raptor64,	amazon kindle book, L1 & L2 icaches & L1 dcac
qupls	https://github.c	WIP Ro	bert Finch	risc	64 40	0	Robert Finch			ĦŤ.		2.00		X	system 9	8 qupls	Y asm	Υ			6	54	2023 2024	http://www.finit	Qupls (Q+): 2024 version of the Thor	variety of three operand & u-coded instruction
raptor64 rtf64	https://opencor https://github.co		bert Finch bert Finch	RISC	64 32			1		+	\vdash	+	+	+	verilog 6 system 3	3 raptor64 3 rtf64	Y yes	Y		Y 10	5 2 9		2005 2013		16 register sets, inst & data cache, m variable length instructions	ISA not finished, core runs Posit support, glossary & references
table887	https://github.c	alpha Ro	bert Finch	RISC	16 16	6 kintex-7-	James Brake	f 643	6	2	208 ##	14.7 0.6			verilog 2	table887	Υ		N 64K 64I	(2	В	8	2014 2016			included with Table888 source code
table888 thor	https://github.co	alpha Ro mature Ro	bert Finch bert Finch	RISC	32 16 64 16	kintex-7- zu-5e	James Brake James WIP	f 5756	6	9 6	137 ##	14.7 2.0 v21.1 2.0	0 1.0 4	7.6 X	system 2	3 table888 7 thor2021	ome Y asm	Υ	4G 4G	Y	D 6	64	2014 2016 2015 2021	https://github.co	2016 version gives same reults as 20 on Thor-5: L1 & L2 caches, GP float & ve	1 code for cache & mmu incomplete c plans for more features, eventually 2M LUTs
thor	https://opencor		bert Finch	RISC	32 32	2	Robert Finch			306					verilog	thor			4G 4G		E		2015 2023	https://github.co	n Thor 2015, 2021-3 docs	variable length instructions
thor	https://opencor https://opencor	mature Ro		RISC	64 32		Robert Finch Robert Finch			306 306		++	++	+	verilog verilog	thor2			4G 4G		6	54 54	2015 2023	https://github.co	on Thor-2: L1 & L2 caches, GP float & ve on Thor-5: L1 & L2 caches, GP float & ve	96-bit registers plans for more features, eventually 2M LUTs
xgate	https://opencor	alpha Ro	bert Hayes	RISC	16 16	6 kintex-7-	James Brake	f 2778		0		14.7 0.6			verilog 7	7 xgate_top	Y	N		4.	2 1	16	2009 2013		high pin count	Freescale XGATE co-processor compatible
minimips manik	https://opencor https://www.ds	stable Sa	muel Hangouet ndeeo Dytta	RISC	32 32	2 kintex-7-	James needs	s editing to	1886 6 suppo 6			14.7 0.3	3 1.0		vhdl 4	5 manik2to		N	N 4G 4G 4K 4K	Υ	1	16	2004 2018	www.niktech.cor	based on MIPS I m optional data & inst caches	supports Xilinx, Altera, Actel, Lattice; broken w
up1232 srm	http://www.dte	stable Sa	ntiago de Pablo	RISC risc	8 16	6 kintex-7-	James Brake	f 220	6		244 ##	14.7 0.3	3 3.0 12	2.0 X		up1232a		N	64K 64I	Y 3	3 2 3	32	2000 2000	https://www.	bare core, prog size 4K to 64K	description in source files
erp	https://opencor	stable Sh	ntiago Licudis ahzadjk	RISC	8 16		3 James Brake	f 366	4	1 1	70 ##					L ERPverilo	Υ	Ħ		1	5	6	2004 2014	nttps://www.you	two report PDFs & one Verilog file	distinct signed and unsigned instructions
dcpu16	https://github.co	beta Sh	awn Tan, Marcus Pe	RISC	16 16	6 kintex-7-	James Brake	f 662	6	1	318 ##	14.7 0.6	7 4.0 8	0.4 X	vhdl, v	dcpu16_c	Y asm	N	N 64K 64I	(N 3	7	8	2009 2012	https://en.wikipe	or the 0X10c game	4+ addressing modes, 4 & 5-bit reg /modefield

_uP_all_soft folder	opencores or prmary link	status	author	style /	sz nst sz				.UTs ALUT	Dff	mults	blk ram	F max	tool ver		lks/ KIPS	ven f dor	src file	top file	tool chai	fltg -> pt -P		max byt	e të adi	r # PII d reg .e	start I		secondary web link	note worthy	comments
wisc-sp13	https://github.e	stable	Shyamal H Anadkat	RISC	16 16	\vdash	-	\dashv		\dashv	$\overline{}$							verilog		/	N	64K	64K N		8	2007 2	017		CS 552 term project - functional design	n of a microprocessor called the WISC-SP13
aap	https://github.o	stable	Simon Cook	RISC		arria-2 J	James Br	rakef	7193		А		393	## q18.0	0.67	1.0 36.	6 A		de0_nano	yes /			16M Y		64	2015 2			includes Altera project	4 to 64 reg, 24-bit pc, no status reg
aap	https://github.o	stable	Simon Cook	RISC	16 16	cyclone-4 Ja	James Br	rakef 1	10630		4			## q18.0	0.67	1.0 19.		verilog 7	de0_nano	yes	Υ	64K	16M Y		64	2015 2			includes Altera project	4 to 64 reg, 24-bit pc, no status reg
a_tiny_up	https://www.q	uora.com/\	Simon Moore, Frankie	RISC	32 32	arria-5 Ja	James tir	ny Ll	35		Α			## q18.0	0.67	1.0		system 1	TinyComp	Y asm	N Y		1K N		128	2007 2			from Thacker's version, Un Cambridge	
x9	https://github.o	com/yehzh	Simon Zhang	RISC	8 9														top_level		N		256 Y		16	2016 2			9-bit processor: 4:1:4 op-code, R0, R1	fields
eco32f	https://github.o	stable	Stefan Kristiansson	RISC		kintex-7-3 Ja			3845					## 14.7		1.0 32.			eco32f				256M Y		32	6 2014 2				cache & mmu
atlas_2K	https://openco	r beta	Stephan Nolting			kintex-7-3 Ja			1595					## 14.7		1.0 75.			ATLAS_2K	Y asm			64K M		8	2013 2			ARM thumb like inst set	has MMU & full SOC features
atlas_2K	https://openco	r beta	Stephan Nolting				James 40	0 LU1	1222	1160	6 1	4.5	262	## v21.1	0.80	1.0 171.			ATLAS_2K	Y asm		64K		80	8	2013 2			ARM thumb like inst set	has MMU & full SOC features
atlas_core atlas core	https://openco	r beta	Stephan Nolting	RISC				Nolti	2406	1091	4 1	11	81	## 14.7	0.80	1.0 27.	0 ALX	vhdl 19			N Y		64K M		8	2013 2			ARM thumb like inst set	has MMU & full SOC features
	https://openco	beta	Stephan Nolting	RISC		cyclone4 S			2967	260	6 4	32		## q18.0				vhdl 19					64K M		8	2013 2			ARM thumb like inst set	has MMU & full SOC features
atlas_core atlas_core	https://openco	beta beta	Stephan Nolting Stephan Nolting	RISC		kintex-7-3 Ja zu-3e Ja	James Bri James Bri		611	269 285	6 1			## v14.1		1.0 286.		vhdl 8	ATLAS_CP	/ asm	N T	64K	64K Y	80	8	2013 2			ARM thumb like inst set ARM thumb like inst set	non-MMU version non-MMU version
fluid_core	https://openco	r alpha	Stephen Nolting		8 12	kintex-7-3 Ja	lames Br	rakef	956		4			## 14.7		1.0 131.		verilog 17	FluidCore	1 03111	N V	ONIK	U-4K I	80	8	2015 2			data width adi mem sizes adi.	2020 version requires registration
processor-core	https://github.e	com/Hanxii	Steven Hua	RISC		KIIICK / JJ	idilica bii	unci	330		_		301	111 24.7	0.55	1.0 151.	A	vhdl	ridideore	/	N N	4G	4G	24	32	2018 2			clean, simple, prob classwork	Quartus proj, basic RISC instructions
Ic-3	https://github.e	com/Sacus	Sudhanshu Gupta	RISC			-				\neg		\vdash				1	vhdl		r asm			64K Y		8	2			from book: 978-0072467505 by Patt	
artemis	https://github.e	com/solder	Sudharshan Sundaram			zu-3e J	James in	complet	te sour	ce code			\vdash	## v21.1	1.00	1.0			main test		N	-		18	8	2018 2			simple, educational uP with decent vi	
c-nit	http://www.c-r	stable	Sumit	RISC	16 16	spartan-3 Ja	James xi	ilinx L	752		4	3	100	## 14.7	0.67	2.0 44.	5 X	verilog 6	soc o	masm	N N	64K	64K Y	22	15	2003 2	004	-	RISC with several load/store modes	
jane_nn		stable	Suresh Devanathan	RISC	4 8	kintex-7-3 Ja	James Br	rakef	723		6		178	## 14.7	0.33	1.0 81.	4 X	vhdl 3	Processor	Y				27	16	2002			neural network microprocessor, spec	ialized registers
myrisc1	https://github.o	stable	Susam Pal	RISC	8 8										0.33	1.0	Α	vhdl 5	microproc	Y	N Y	256	256 Y	16	4	2005 2	016	ttps://en.wikiped	one of several implementations	AKA Mano Machine, LPM macros
eight_bit_uc		stable	Synplicity	RISC			James si	ignal/var	riable n		6				0.67	1.0			eight_bit_u	c			2K Y		32	2000 2			part of Amplify documentation	
mist1032	https://github.o	stable	Takahiro Ito	RISC	32 32	arria_2 Ja	James al	ltera 1	10801		A 4	125	98		1.00	1.0 9.	1		mist32e10	Y			4G Y		64		014		mist32 uP: embedded version	
mist1032	https://github.o	errors	Takahiro Ito			arria_2 J					Α		ш	## q18.0	1.00	1.0	Α		mist1032sa	\perp	_	4G	4G Y	+	64		014		mist32 uP: out of order version	missing cache_ram_16entry_512bit.v
mist1032	https://github.o	errors	Takahiro Ito	RISC	32 32	cyclone-1 J	James al	Itera 3	33251	_		138	32	## q18.0	1.00	1.0 1.	0		mist1032isa		_		4G Y	+	64		015		mist32 uP: inorder version	high pin count
xtensa	https://ip.cade	nbroprietar	tensilica/cadence	RISC	16 16,2	proprietary		-	-		_	-	\vdash	_	-	_	٠.	proprietan				4G		++	32 5,7		c			ASIC usage, TIE tool generates RTL & softwa
lion	nttps://github.o	com/Iliont/	Theodoulos Liontakis Theodoulos Liontakis	RISC		\longrightarrow	-+	+	\rightarrow	\rightarrow	+	\vdash	\vdash	-	+-+	-		Y vhdl 7 Y vhdl 7			N N	64K	64K Y		8	2015 2			custom gaming CPU, mem segments	
lion	https://github.o	com/iliont/	Theodoulos Liontakis Theodoulos Liontakis	RISC		+-+	+	+	-+	-+	+	\vdash	\vdash	-	+	-		Y vhdl 7 Y vhdl 7	lionsystem	yes	N N		64K Y		8	2015 2			custom gaming CPU, mem segments custom gaming CPU, Altera BDF files	
	https://github.o	stable		RISC		spartan7_J	lames Pr	rakof	1369	259	6	+	71	## v23.2	0.75	1.0 39.				yes	N Y	1M 1K		47	8	2015 2				compiled via Cadence to ASIC layout
basic-simd-up	http://www.	stable stable	Tingyuan Liang Toyoaki Sagawa	RISC		kintex-7-3 Ja	lames Pr	rakef			6	Н		## V23.2		1.0 39.		verilog 5 vhdl 1		+	IN Y	1K 4G		4/	32	2018 2			simple SIMD processor in Verilog dead weblink	high number of DFF
sayuri_cpu tiny64	https://openso	stable r stable	Ulrich Riedel	RISC	32 32		James Bri		874	\rightarrow	6			## 14.7		2.0 107.	9 A	vhdl 6		+	- 1	64K		1.0	92	2000 2	סטט		data size from 32 to 64 bits	micro-coded sub-ops
hpc-16	https://openco	beta	Umair Siddiqui	RISC	16 16	kintex-7-3 J			871	\rightarrow	6			## 14.7		1.0 116.	6 X			r asm	N	64K	64K	14	16	2004 2			0010 SEC 110111 32 10 04 DIG	micro coded sub-ops
fpag4 risc16 1	http://www.fo		Van Loi Le	RISC	16 16	kintex-7-3 Ja					6	\vdash		## 14.7		1.0 116.	~ ^	verilog 15		/ 03111	N V	64K		13 4	16	2003 2			similar to mips16 16 1cvcl	incomplete Risc 16 bit module
fpga4_risc16_1	http://www.fp		Van Loi Le Van Loi Le		16 16	kintex-7-3 Ja			369		6	Н				1.0 363.	1 X			+	N I	65K		13 4	16	2017 2				same prog & data mem and alu as mips16_:
pga4_mips16_	http://www.fp		Van Loi Le			kintex-7-3 Ja			352	_	6	_		## 14.7		1.0 405.	-		mips_16	+	N	65K		8	8	2017 2				actual prog sz=16, actual data mem sz=256
/8cpu	https://github.e	com/vserge	Vanya Sergeev		8 16	KIIICK / 23	Turney bri	unci	332		_		223	111 24.7	0.07	1.0 403.	X			r asm		64K		15	16	2				Neumann architecture 8-bit CPU written in ~4
cpu-16-bit	https://github.e	com/Vedar	Vedang Asgaonkar			spartan7 Ja	lames 8	latch	468	195	6		147	## v23.2	0.67	3.0 70.	2 X	vhdl 5		y	N		64K N		8	2				trimming of inst reg
qrisc32	https://openco	r alpha	Viacheslav			arria-2 J			3075		A 4			## q13.1		1.0 46.		system 8		y ves	N		4G Y		32	4 2010 2			grisc32 wishbone compatible risc cor	
r8-core	https://github.o	com/vctrop	Victor O. Costa	RISC									П					Y vhdl 14		r asm	N	64K	64K N	35	16	2			university project, doc in portuguese	
mark_ii	https://github.o	com/Vladis	Vladislav Mlejnecký		32 32		tr	i-sate ne	et								А		mark_ii	yes	Υ		16M N		16	2017 2			system on chip written in VHDL	custom PCB with MAX10
whitebeard	https://github.o	com/Megal	Vuk Đorđević	risc	8 16	cyclone-3											А	vhdl	cpu		N	64K	64K Y	20 2	8	2022 2	023		simple risc, shift ops, schematic captu	ISA doc only on github web page
ucode_cpu	http://minnie.t	u stable	Warren Toomey	RISC	16 16	atrix-7-3 Ja			6748		6 1	1		## 14.7	0.67	2.0	Α		cpu		N N	64K	64K N		16	2012 2	015			originally schematic based (Logisim)
opa	https://github.o	stable	Wesley W. Terpstra			cyclone-5 V	Wesler la				Α		125	q15.0	1.00	0.5 29.	3 A	vhdl							32	2013 2	016		An Out-of-Order Superscalar Soft CPL	tested, incomplete
marca	https://openco	stable	Wolfgang Puffitsch	RISC	16 16	arria-2 Ja	James Br	rakef	1763		Α	22	157	## q13.1	0.67	6.0 10.	0 A	vhdl 40	marca	Y	N	8K	16K	75	16	4 2007 2	009		serial multiply & divide	clks/inst is approx
aizup/aizup_mi	instruct1.cit.co	r stable	Yamin Li, Wanming Ch		8 16		James Bra		129	_	Α			## q13.1		2.0 192.			cpu		N N	64K		16	4	1996 1			used in Cornell EE475 course	MIPS/inst reduced due to few inst
aizup/aizup_ov		r stable	Yamin Li, Wanming Ch	RISC		kintex-7-3 Ja			138		6			## 14.7		3.0 128.			cpu	asm	N N		64K Y		4	1996 1			used in Cornell EE475 course	MIPS/inst reduced due to few inst
aizup/aizup_pi		r stable	Yamin Li, Wanming Ch			kintex-7-3 Ja			198	52				## 14.7		2.0 157.	9 AX	vhdl 1	cpu	asm			64K Y		4	1996 1				MIPS/inst reduced due to few inst
aizup/aizup_se	instruct1.cit.co	r stable	Yamin Li, Wanming Ch						136	90	6			## 14.7		8.0 48.		vhdl 1		asm	N N		64K Y	16	4	1996 1			used in Cornell EE475 course	MIPS/inst reduced due to few inst
aizup/simple_8	instruct1.cit.co	r stable	Yamin Li, Wanming Ch Yann Guidon		8 8		James Bri		136 632	55	6			## 14.7		8.0 48. 2.0 170.			cpu microYAES	asm		64K		16 51	16	1996 1			used in Cornell EE475 course	similar to mica
yasep	https://hackada	alpha		RISC	16 32	kintex-7-3 Ja	James re	educe	632	_	6	-	215	## 114./	1.00	2.0 1/0.	U AX	vhdl 3	microYAES	r asm	N N	2G			16	2005 2			JavaScript generated VHDL, revisions	
ygrec8	https://hackada	ay.io/proje	Yann Guidon Yasantha Niroshan		8 16 4 12		James no	- 1115	37	50	_	-	354	## v24.1	0.40	1.0 687.	2 X		nanoproce		N N		256 Y	4	- 8	2017 2			educational uP with front panel educational: 4 insts MOV, ADD, NEG	front panel: one button per op-code
nanoprocessor multicycle risc	https://github.	stable	Yash Sanjay Bhalgat			kintex-7-3 Ja			1470		6	-		## 14.7		1.0 97.			risc15		N	64K		15	0	2015 2			multi-cycle IIT-B-RISC15 ISA	developed on Altera, course project
bst-cpu	https://github.	stable	Yichun Ma	RISC					1439		A			## a18.0		1.0 40.			sc compute		N	4G		15	32	2015 2			learning, single cycle uP	developed on Altera, course project
bst-cpu	https://github.o		Yichun Ma			kintex-7-3 Ja					6	1		## 14.7		1.0	A	verilog	sc_compute		N	4G		++-	32	2016 2			learning, pipeline uP	
cpu-16	https://openco	res.org/pro	Yvo Zoer	RISC		KIIICK / JJ	idilics di	recru prii	I				H		0.67	3.0	A	verilog 5			N N		64K N	32	8	2019 2			no LUT RAM, uses block RAM	Altera register file
pomegranate	https://github.e	WIP	Zachary Pearce	risc	32 16+		vi	hdl style	verv m	nodern.	no ton	n onco	des via	enumera	tion			vhdl 20		r asm	N	4G	4G	24	32	2023 2			easy to configure uP core for embedd	senior thesis, see images subdirectory
a2z	https://hackada	a stable		RISC	16 24	cyclone-4 Ja	James Br	rakef	1524	,	4 1	12		## q17.0		1.0 27.	4 A	verilog	top_a2z						1 2	2016 2				, , , , , , , , , , , , , , , , , , , ,
a2z	https://hackada	errors		RISC	16 24	kintex-7-3 Ja				AM wi	6				0.67	1.0	A	verilog	I '- I							2016 2		-	runs on Cyclone IV	
mica	https://www.o	ocities.org/	leon heller/cpu.html	risc	8 16								П					vhdl 2			N	64K	64K Y	10			009		educational: ee475 Cornell	also 16-bit version
totalcpu	https://openco	r alpha			12+ 12	kintex-7-3 Ja	James Br	rakef	229		6 1		149	## 14.7	0.33	3.0 71.	7 X	verilog 10	cpu		N				16	2007 2			data width 12 bits and up, no data me	emory
thm-oberon	https://github.o	com/hgeiss	Hellwig Geisse	risc5	32 32												Α	Y verilog 18			Υ		4G Y		16	2	023 h			use v1 RTL, from Andreas Pirklbauer's
microblaze-v	https://www.a	diuvoengin	adiuvo	riscv		spartan7 a	adiuvd M	ICS v	1402	1046	6	4	\Box	## v24.1	1.00	1.0	Х						4G Y		32	2023 2			using their Embedded Sys Dev Board	
riscv_nox	https://github.o	com/aignac	Anderson Ignacio	riscv		$ldsymbol{\square}$	$-\mathbf{I}$					\Box	╚				Х	Y system 37	nox_soc	yes	N	4G	4G Y			4 2				xdc's, performance compares with sever
riscv_ucoded	https://github.o	com/andmi	andmiele	riscv		$\perp \perp \perp$						4	LТ		1.00	3.0	\perp		systemTop	Y yes	N		4G Y		32		022		micro-coded, 3-4 clocks/inst, base int	eger ISA
iscv_vexiiriscv	https://github.o	com/Spinal	Andreas Wallner	riscv							_	ш	ш				\perp	scala		Y yes	N		4G Y		32		024		improved VexiRiscv: single/dual issue	, in-order, spinalHDL
nios-v	https://www.ir	ntel.com/cc	Intel		32 32	Agilex 7			421		A			## q24.2		1.0 105	0 A	proprietan		yes /	opt	4G	4G Y		32	2021 2			requires Quartus Prime Pro? Ashling I	
mecrisp-quintu	nttps://sourcef	orge.net/p	Matthias Koch			spartan7 J	James ac	aded	572	89	6	1	100	## v23.2	1.00	1.0 174.	8 LX	verilog 24	FemtoRV32	\square	N	4G			32	2011 2			based on femtorv32, some comment	
artiq	nttps://m-labs.	nk/experin	Sébastien Bourdeaudu		32 32	\longrightarrow	-+	+	\rightarrow	\rightarrow	+	\vdash	\vdash		+	-	Х	Y rusthdl	1 1	yes /	N		4G Y		32	2016 2			ctrl sys 4 quantum info experiments	rust 2 verilog; vex-riscv, mor1kx & Im32 sup
iscv_tl-verilog	nttps://github.o	com/RISCV	Steve Hoover	riscv				16	4707	0.42	4 .	-			4.00	40	0 AV	system ver		. ,,			4G Y			2020 2				65 particpants (sub-directories), 5 day cour
riscv_rv32soc	nttps://github.o	com/tomve	tom verbeure	riscv							4 4 6 4			## 14.7		1.0 28.		verilog 18			N		4G Y		32		018			near infinite amount of configuration option
microblaze-v riscy ibex dem	https://www.ai	md.com/er	Xilinx	11304		Kintex Ult X artix7 Ja					6 4		426	## v24.1		1.0 193.	5 X	proprietar	ton coto	ryes	opt Y	46	4G Y	86	32	2023 2			in Vivado at no extra cost RISC-V SoC targeting the Arty-A7 FPG	535Mhz max, numbers for 11 diff devices
	https://github.e	com/lowrist	agra-uni-bremen	riscv risc-v		artix/ J	ames Br	aketield	u	\rightarrow	0	\vdash	\vdash	V24.1	1.00	1.0	X	system 16	top_artya	yes	IN N		4G Y		32	2021 2				xuc mes
riscv_microrv3	https://github.u		agra-uni-bremen Alex Bradbury	risc-v risc-v		+-+	-+	+	\rightarrow	\rightarrow	+	+	\vdash	-	++		+	Y verilog	MicroRV3	yes	NI NI		4G Y		32	2021 2			multi-cycle risc-v	and minion core
iscv_lowrisc	https://github.o	com/bsa.cs	Alex Bradbury Alexander Bahle	risc-v risc-v		\vdash	+	+	\rightarrow	\rightarrow	+	Н	\vdash	-	+	-	+	vhdl ~10	Oparanut	yes v ves	N	46	4G Y		32	2			version 0.4-lowRISC with tagged men	Effic embed Sys group Un of Applied Science
iscv_paranut iscv_rvbs	https://github.	com/CTSPF	Alexander Banie Alexandre Joannou	risc-v		+	-+	+	\rightarrow	+	+	\vdash	\vdash	_	+	_	+	bluesp 33		Y yes Y yes			4G Y		32	2				in Bluespec, requires bluespec, no verilog co
iscv_pulpino	https://github.	com/puln-r	Andreas Kurth			arria-2 Ja	James m	nissing fil	iles	\rightarrow	A	\vdash	\vdash	## q18.0	+		+	system 9	+ +	yes yes	N		4G Y		32	2015 2			pulpissimo is single core "pulp" with	
iscv_pulpillo iscv rocket	https://github.	chisel	Andrew Waterman	risc-v	32 32	J	3 111	Jarrig III		-+	-	Н	\vdash	410.0	+	_	+	Y chisel		yes yes	N		4G Y		32	2015 2	018	w.puig-	paramons single core purp With	A CAPACISION
iscv_rocket	https://github.	com/Anton	Anton Mause	risc-v		+	-	+	-	\rightarrow	-	\vdash	\vdash	-	1 +		А		rv16poc	,,,,,	N		4K Y		32	2010 2		+	small 16 bit CPU based on RISC-V RV3	reduced version of Actel RISC-V?
iscv_engine-v	https://github.	com/micro	Antti Lukats	risc-v		\vdash	-+	-	306	\rightarrow	4	Н	\vdash		1.00	6.7	AL	verilog 11		Y yes	N	4G		45	32	2019 2				no source for xilinx, no implementation doc
	https://github.	com/artecs	ArTeCS (Un Madrid)	risc-v		kintex7 A	ArTeC la	rgest 5	7129	_	6	Н	50	v20.2		2.0 0.		system ~6	, I	r yes r yes	N		16E Y		32	2018 2	022			Quire Capability, cav6(AKA Ariane) derivative
riscv_engine-v	https://github.	com/hen-m	Ben Marshall	risc-v			_ rcc. idi				1	Н	- 7	720.2	2.00	0.	11	Y system 3	core_top			16Q				3 2021 2				small, simple yet SOC, see also his tim & va
riscv_percival		verified	Ben Marshall	risc-v		artix-7 B	Ben Mars	shall	2422		6	П	150		1.00	2.0 31.	0		frv_cpu_a	yes Y yes	N		4G Y		32	5 2021 2			"toy" 5 stage RISC-V CPU, implement	ing the rv32imc
	https://github.e		Ben Marshall	risc-v	32 32	zu-5e	James IC		2422		6			## v21.1	1.00	2.0	T	verilog 26	frv cou a	y es	N		4G Y		32	5 2	019		"toy" 5 stage RISC-V CPU. implement	ing the rv32imc
riscv_percival riscv_croyde	https://github.o	o verified							A-	\rightarrow	_	-	-				T	bluespec v	erilog	yes Y yes	N		4G Y		32	3 2018 2	019		RISC-V CPU, simple 3-stage nineline.	or low-end applications (e.g., embedded, Iol
riscv_percival riscv_croyde riscv_vanilla riscv_vanilla	https://github.o https://github.o https://github.o	verified com/bluesr	BlueSpec																											
riscv_percival riscv_croyde	https://github.o https://github.o https://github.o https://github.o	verified com/bluest	BlueSpec Bruno Levy	risc-v risc-v		+-+	+	-+	\dashv	\rightarrow	+	H	\vdash	_				verilog 45	femtosoc	y ves	N		4G Y		32			ttps://memhers	eight riscy uP, teaches FPGAs to unive	100MB of images deleted
riscv_percival riscv_croyde riscv_vanilla riscv_vanilla riscv_piccolo	https://github.e https://github.e https://github.e https://github.e https://eithub.e	verified com/bluess stable beta	Bruno Levy	risc-v	32 32	artix-7	Charles P	Papor	481		6		346		0.52	1.0 374.	1 X	verilog 45	femtosoc	yes y yes	N	4G		45	32	2020 2	023	nttps://members.	eight riscv uP, teaches FPGAs to unive preformance #s for 8 configurations of	100MB of images deleted
riscv_percival riscv_croyde riscv_vanilla riscv_vanilla riscv_piccolo riscv_femtoRV riscv_vexriscv	https://github.e https://github.e https://github.e https://github.e https://github.e	beta	Bruno Levy Charles Papon	risc-v risc-v	32 32 32 32				481		6		346				_	verilog 45 scala	femtosoc smallest	Y yes	N	4G 4M	4G Y 4M Y	45	32	2020 2	023 023	nttps://members. https://riscv.org/2	eight riscv uP, teaches FPGAs to unive preformance #s for 8 configurations o	100MB of images deleted "Briey" is SOC variant
riscv_percival riscv_croyde riscv_vanilla riscv_vanilla riscv_piccolo riscv_femtoRV	https://github.o https://github.o https://github.o https://github.o https://github.o https://github.o https://github.o		Bruno Levy	risc-v	32 32 32 32 32 32	artix-7	Charles P	Papon?	481				346		0.52	1.0 374. 1.0 1.0 210.	Х	verilog 45	femtosoc smallest	yes yes	N N	4G 4M 4M	4G Y	45	32	2020 2	023	https://members.le https://riscv.org/2 https://nlnet.nl/ev	eight riscv uP, teaches FPGAs to unive	100MB of images deleted "Briey" is SOC variant scala not needed
iscv_percival iscv_croyde iscv_vanilla iscv_vanilla iscv_piccolo iscv_femtoRV iscv_vexriscv iscv_vexriscv	https://github.e https://github.e https://github.e	beta beta scala	Bruno Levy Charles Papon Charles Papon	risc-v risc-v risc-v risc-v	32 32 32 32 32 32 32 32 32 32	artix-7 C atrix-7-3 C artix7 C	Charles P Charles P Charle Al	Papon? Papor KA sp. 1	1399	******	6 6 6 4	12	295 155		0.52 1.00	1.0	X 9 X	verilog 45 scala verilog	femtosoc smallest full no cac	yes yes	N	4G 4M 4M 4G	4G Y 4M Y 4M Y	45	32	2020 2 2 2 2	023 023 018	https://members.com https://riscv.org/2 https://nlnet.nl/ev	eight riscv uP, teaches FPGAs to unive preformance #s for 8 configurations of verilog source: see riscv_rv32soc preformance #s for 8 configurations of	100MB of images deleted "Briey" is SOC variant scala not needed
riscv_percival riscv_croyde riscv_vanilla riscv_vanilla riscv_piccolo riscv_femtoRV riscv_vexriscv riscv_vexriscv riscv_vexriscv	https://github.o https://github.o https://github.o https://github.o	beta beta scala	Bruno Levy Charles Papon Charles Papon Charles Papon	risc-v risc-v risc-v risc-v	32 32 32 32 32 32 32 32 32 32	artix-7 C	Charles P Charles P Charle Al	Papon? Papor KA sp. 1	1399	******	6 6 6 4	12	295 155	##	0.52 1.00 1.00	1.0 1.0 210.	X 9 X 1	verilog 45 scala verilog Y scala scala	femtosoc smallest full no cac	yes yes yes yes	N N N	4G 4M 4M 4G 4G	4G Y 4M Y 4M Y 4G Y	45	32	2020 2 2 2 2	023 h 023 h 018 h 023 h	https://members.enttps://riscv.org/2 https://nlnet.nl/en https://spinalhdl.g	eight riscv uP, teaches FPGAs to unive preformance #s for 8 configurations of verilog source: see riscv_rv32soc preformance #s for 8 configurations of	100MB of images deleted "Briey" is SOC variant scala not needed "Briey" is SOC variant

uP_all_soft folder	opencores or prmary link	status	author	style / g	sz nst s;	FPGA	repor		LUTs ALUT	Dff	allts L	lk F ım max	s tool	MIPS c	lks/ KIPS	ven dor	src fil	e top file	g chai	fitg 5		max by		adr # mod re	e	start last year revis	secondary web link	note worthy	comments
scv picorv32		beta	Clifford Wolf	risc-v 32	2 32	kintex-U-	-3 Cliffo	rismall	761	442	6	454	## v16.	2 1.00	3.0 198.	9 X	verilog 1	picorv32	Y ves	N	4G	4G	- 10	3	lon	2016 2022		mimimal features, soc options	LUTs & Fmax for Kintex, Virtex & Ultraso
scv_picorv32	https://github.co	beta	Clifford Wolf	risc-v 32	2 32	xcku3p-3	3 Cliffor	r small	761	442	6	769	## v16.	2 1.00	3.0 336.	8 X	verilog 1	picorv32	Y yes	N	4G	4G	Υ	3	2	2016 2022	https://github.cor	mimimal features, soc options	designed for minimum LUTs
scv_picorv32	https://github.c			risc-v 32		xcku3p-3	3 Cliffo	rilarge		1085								picorv32			4G			3.		2016 2022	https://github.cor	mimimal features, soc options	designed for minimum LUTs
cv_rpu	https://github.co			risc-v 32		artix-7	Colin	Riley	3291	1156	6 12	1 200	## 14.	7 1.00	1.0 60.		Y vhdl 1		Y yes			4G		3.		2015 2020	http://labs.domip	Series of 16 tutorials on uP design, we	
cv_scarv-cpu	https://github.co			risc-v 32	2 32													1 frv_core			4G			3.		2019 2020	https://www.ukris		nch prediction or virtual memory, resear
cv_black-par	https://github.co	om/black-	Daniel Petrisko	risc-v 64	4 32												system ve		Y yes	Υ		16E		3.		2021		cache-coherent, RV64GC multicore	
cv_harris	http://pages.hm	c.edu/har	Dave Harris	risc-v 32	2 32												system 5		Y yes	N	4G			3.		2019 2021		courseware to go with book	no top?
cv_harris	http://pages.hm	c.edu/har	Dave Harris	risc-v 32	2 32						\bot	-			_	4	vhdl 4	5	Y yes	N	4G	4G	Y 45	3		2019 2021		courseware to go with book	no top?
cv_swerv	https://github.co		david harris & sarah ha	risc-v 32	2 32						\bot	_					verilog		Y yes		4G			3.		2024	https://github.cor	rvfpga, swervolf, also _books/Digital	
cv_taiga	https://gitlab.co		Eric Matthews	risc-v 32	2 32	zynq			1551			1 123	3		1.0 79.	3 AX	system 4		Y yes		4G			3.		2017 2022			33% smaller & 39% faster than LEON3
cv_glacial	https://github.co		Eric Smith	risc-v 32										1.00	6.0		schem: 4		Y yes		4G			3.		2018 2019		designed for 2018 RISC-V SoftCPU Co	ntest, for "smallest implementation" ca
cv_snitch	https://github.co		Florian Zaruba	risc-v 32	2 32												system 8	7 snitch	Y yes	N	4G			3.		2023	https://www.pulp	single-stage, single-issue, in-order RIS	C-V core (RV32I or RV32E), 32-bit integ
cv_jive	https://github.co	om/fredre	Frédéric REQUIN	risc-v 32	2 32									1.00	20.0		verilog 1	jive_cpu_t	Y yes	N	4G			3.		2018		Size-Optimized Microcoded RISC-V CI	16-bit ALU
cv_noel	https://www.ga	isler.com/	gaisler	risc-v 32	2 32											AX	vhdl 40		Y yes	N	4G	4G	Υ	3.	2	2022	https://www.gaisl	many config options	32 & 64-bit, software tools, bit files
cv_tinsel	https://github.co	om/POETS	Ghaith Tarawneh	risc-v 32	2 32												bluespec v	erilog									https://poets-proj	message-passing architecture designe	
cv_minimax	https://github.c	om/gsmec	Graeme Smecher	risc-v 32	2 16	KU060	Graen	ne Smed	423	61	6	200	## v22.	2 1.00	4.0 118.	2 X		minimax			4G		Υ	3.		2022 2023		LUT count comparisons with other ris	most 32-bit insts microcoded, limited
cv_pito	https://github.co	om/hossei	Hossein Askari	risc-v 32	2 32	ZCU102	Hosse	ei include	201079	_	6 ## #	### 250				Х	system 3:	1 rv32_core			4G			3.		2020 2022	https://barvinn.re	RISC-V Barrel Processor for Deep Neu	has NN accelerator
cv_shakti	https://github.c	om/anmo	IIT Madras	risc-v 32	2 32									1.00	1.0		bluesp 2	5	Y yes		4G	4G	Υ	3.	2 3	2014 2021	https://shakti.org	~8 different riscv cores, Madras India	several web sites & datings
cv_drim-s	https://github.c	alpha	Integrated Circuits Lab	risc-v 32	2 32											Α	system 10	7 module_to	Y yes	N	4G	4G	Υ	3.		2021 2024		6-stage core, 2-Wide Superscalar, imp	lementing the RiscV ISA (RV32IM)
cv_niosv	https://www.int	proprietar	Intel	risc-v 32	2 32	agilex	intel	fastest	1509		A	2 566	## q21.	3 1.00	1.0 375.	2 A	proprietar	У	Y yes	N	4G	4G	Υ	3.	2 5	2021		free license, small inst & data mer	RV32IA spec, M20K for reg file, int
cv_niosv	https://www.int	proprietar	Intel	risc-v 32	2 32	arria-10	intel	fastes	1375		A	2 306	## q21.	3 1.00	1.0 222.	3 A	proprietar	у	Y yes	N	4G	4G	Υ	3.	2 5	2021		free license, small inst & data mer	RV32IA spec, M20K for reg file, into
cv_niosv	https://www.int	proprietar	Intel	risc-v 32	2 32		0 intel		1580		A		## q21.		1.0 229.	1 A	proprietar	y	Y yes	N		4G		3.	2 5	2021			RV32IA spec, M20K for reg file, into
cv_rp32	https://github.co	alpha	Iztok Jeras	risc-v 32	2 32												system 2	8 r5p-mouse	Y yes	N	4G	4G	Υ	3.		2022		four variants including single cycle, m	
cv_GRVI-pha	http://fpga.org/	beta	Jan Gray	risc-v 32	2 32	virtex-u-	2 Jan G	ray	320	-		1 375	## v16.4		1.0 117		proprietar	y	Y yes	N	4G	4G	Y 45	3.		2015 2018	https://www.yout	hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9
on3	http://www.gais	stable	Jiri Gaisler, Jan Anders	risc-v 32	2 32							┸			1.0		Y vhdl 10	Os	Y yes	Υ	4G			6	4 7	2003 2021	https://en.wikiped	RTL for LEON3, LEON5 and NOEL-\	for microchip & xilinx RAD hard pa
cv_rudolv	https://github.co	om/bobbl,	Jörg Mische	risc-v 32	2 32	kintex-7-	-3 Jörg N	Mische	545			200		1.00	1.0 367.	D ALMX	verilog 4	pipeline		N		4G		3.	2 5	2021		RISC-V processor for real-time system	
cv_potato	https://github.co	beta	Kristian Skordal	risc-v 32	2 32	kintex-7-			2467		6	116	6 ## 14.	7 1.00	1.0 47.	1 X	B vhdl 2	4 pp_core	Y yes	N N	4G	4G	Y 30	3.	2	2014 2020		risc-V interger only, no mult	"rocket-core" version at risc.org
cv_myth	https://github.co	om/kuby1	Kubiran Karakaran	risc-v 32	2 32																						https://tl-x.org		
cv_minerva	https://github.co	om/lambd	lambdaconcept	risc-v 32	2 32												nmigen		Y yes	N	4G	4G	Υ	3.	2 6	2020		microarchitecture of Minerva is large	y inspired by the LatticeMico32 proces
cv_lattice	https://www.lat		Lattice Semi	risc-v 32	2 32	machXO:	3 Lattic	e Semic	1507		4	4 60	##	1.00	1.0 39.	8 L '	Y verilog		Y yes	N	4G	4G	Υ	3.	2 5	2021		RV32I ISA, 5 stage pipeline, configure	
v_rv3n	https://github.co	om/risclite	Li Xinbing	risc-v 32	2 32												verilog 1		Y yes		4G	4G	Υ	3.	2	2020		RV32IMC processor core, which has a	
perscaler-rise	https://github.co	om/risclite	Li Xinbing	risc-v 32	2 32			T								T^{T}	verilog 1	5 ssrv_top			4G	4G	Υ	3.	2	2019 2020		Super-scalar out-of-order RV32IMC	performance: 6.4 CoreMark/MHz
nv	https://github.co	difficult	Lucas Castro	risc-v 32	2 32	kintex-7-	-3 James	s many fi	iles	-			## 14.	7 1.00	1.0	T	vhdl		Y yes	N	4G	4G	Υ	3.	2	2017 2018	https://strijar.live	uses Leon infrastructure with risc-v IS	
v_reonv	https://github.co	om/lcbcFc	Lucas Castro	risc-v 32	2 32	spartan6	Wajih	Yousse	3370	-	6	133			1.0 39.	4				N	4G			3.		2018	https://www.hind	Lightweight Cryptographic Instruction	
v_harzad5	https://github.co	om/Wrent	Luke Wren	risc-v 32	2 32	Γ	T					T				L	verilog 1	8 hazard5_c	Y yes			4G		3.	2 5	2019 2023	https://github.cor	RISC-V processor designed for the RIS	CBoy games console
v harzad5	https://eithub.co	om/Wrent	Luke Wren	risc-v 32	2 32											L	verilog 2	hazard3_c	Y yes	N	4G	4G	Υ	3.	2 3	2019 2024	https://eithub.com	RISC-V processor designed for the RIS	supports ASIC sysnthesis
v riscboy	https://eithub.co	om/Wrent	Luke Wren	risc-v 32	2 32												verilog 5	4 riscboy_fp	Y ves	N	4G	4G	Y 45	3.		2018 2021		portable games console desgn, PCB d	
v dark	https://eithub.co	beta	Marcelo Samsoniuk	risc-v 32	2 32	kintex-7-	-3 Marce	elo Sam	1000		6	220	## v20.:	1 1.00	1.0 220.	D XL	verilog 4	darkriscv	Y ves	N	4G	4G	Y 45	3		2018 2024	https://opencores		ku040 overclock 400MHz, builds for 3
v dark	https://eithub.co		Marcelo Samsoniuk	risc-v 32	2 32	kintex-7-	-3 James	s Brakef	1422		6	1 167	## 14.	7 1.00	1.0 117.			darksocv					Y 45	3.		2018 2024	https://blog.hacks	written in one night, low line count	readme is descriptive, uses cache
!c	https://eithub.co	beta	marko zec. vordah. Da	risc-v 32	2 32	atrix-7-3	zec &	vordah	1048	-	6 4	33 185	## 14.	7 1.00	1.0 176.	5 X	vhdl 5)	Y ves	NY	4 G	4G	Y 30	3.		2014 2019	http://www.nxlab	MIPS or RISC-V ISA, Arduino support	https://www.voutube.com/watch?v=
v wildcat	https://github.co		Martin Schoeherl	risc-v 32	2 32	artix7	Marti		993	442		111						2 singlecycle			46			3			https://arxiv.org/	comparison of 3, 4 & 5 stage pipeline	hook: Digital Design with Chisel
cv wildcat	https://eithub.co	om/schoe	Martin Schoeberl	risc-v 32	2 32	cvclone4	Marti	in Schoe	1727	452	4	85	i		1.0 48.			2 singlecycle			4G	4G	Υ	3.	2 4	2025	https://arxiv.org/	comparison of 3, 4 & 5 stage pipeline	
cv fwrisc	https://eithub.co	om/mballa	Matthew Balance	risc-v 32	2 32	ice40	Matth	hew Bala	1653		4		##	1.00	6.7	AL	system 8	fwrisc_fpg	Y ves	N	4G	4G	Y 45	3.	2	2018 2018	https://opencores	featherweight entry 2018 RISC-V con-	0.15 DMIPS/MHz
cv_fwrisc	https://eithub.co	om/mballa	Matthew Balance	risc-v 32	2 32	igloo2	Matth	hew Bala	1060		4	20	##	1.00	6.7 2.	8 AL	system 8	fwrisc_fpg	Y ves				Y 45	3.	2	2018 2018	https://opencores	featherweight entry 2018 RISC-V con-	0.15 DMIPS/MHz
cv_fazyrv	https://github.co	om/meinil	Meinhard Kissich	risc-v 32	2 32													3 fazyrv_top			4G			3.		2024	https://dl.acm.org	minimal-area RISC-V core with a scala	
cv_spu32	https://eithub.c	om/maikn	Merten Maik	risc-v 32	2 32												Y verilog	top	Y yes	N		4G		3		2019 2021	https://eiters.com	actively being developed	7, 2, 3, 3, 3
cv microsen	https://eithub.c	stable	Microsemi	risc-v 32	2 32	polarfire	micro	semi	8614		4 2	10 122	L11.	3 1.00	1.0 14.	2	proprietar			N	4G			3.		2016 2018	https://www.micr	is encrypted IP	has caches
cv rtg4	https://eithub.co		microsemi	risc-v 32	2 32													1	Y yes		4G	4G	Υ	3.		2018 2020	https://eithub.com		based on rocket chip
cv cpu	https://eithub.co	om/nobot	misha kevlishvili	risc-v 32										1.00	1.0		verilog		Y ves					3.		2019 2019	https://www.vout	simple and easy to understand design	,
cv n chip8	https://eithub.co	om/nobot	misha kevlishvili	risc-v 32	2 32												verilog 2	riscv	Y yes	N	4G	4G	Υ	3.		2023	https://www.yout		video: Tang Nano & LCD doing Chip-8
cv_pequeno	https://github.co	om/iammi	Mitu Raj	risc-v 32	2 32	artix7	Mitu	F 16 cus	2084	1564	6	100) ##	1.00	1.0 48.	D X	system 3:	1 pqr5_core	Y yes	N	4G	4G	Y 53	3.	2 5	2022 2024	https://chipmunk	multi-page tutorial on uP design, peq	https://github.com/iammituraj/iamm
cv serv	https://github.co	om/olofk/	Olof Kindgren	risc-v 32	2 32	cyclone1	LC Olof K	Cindgren	239	164	4 (0.5 80) ##	1.00	32.0 10.			3 serv_top			4G	4G	Y 45	3.	2	2018 2023	https://riscv.org/2	smallest risc-v core, many boards	https://github.com/olofk/corescore
cv serv	https://github.co	om/olofk/	Olof Kindgren	risc-v 32	2 32	ice40	Olof k	Cindgren	198	164	4	32	2 ##	1.00	32.0 5.	1 L	verilog 6	3 serv_top	Y yes	N	4G	4G	Y 45	3.	2	2018 2023	https://riscv.org/2	RISC-V contest prize, 1-bit ALU	https://github.com/olofk/corescore
cv_serv	https://eithub.co	om/olofk/	Olof Kindgren	risc-v 32	2 32	vu37p	Olof k	Cindgren	125	164	6 ().5 125	##	1.00	32.0 31.			3 serv_top			4G	4G	Y 45	3.	2	2018 2023	https://riscv.org/2	6K cores in vu37p, reg-file in blk-RAM	https://github.com/olofk/corescore
cv_cva6	https://eithub.co	om/pulp-r	openhwgroup	risc-v 64	4 32			1							1.0				Y yes	Υ	4G	4G	Υ	3.		2018 2022	https://eithub.com	single issue, in-order CPU which imple	was riscy ariane
v cva6	https://eithub.co	om/openh	openhwgroup	risc-v 64	4 32									1.00					Y yes		4G			3.		2018 2022	https://eithub.com		ariane, PULP/rocket & Ibex, director
v hl5	https://eithub.co		Paolo Mantovani	risc-v 32													system 1		Y yes		4G	4G	Y 45	3.		2017 2020		32-bit RISC-V processor designed with	HLS. coded in SystemC
v vroom	https://eithub.co		Paul Campbell	risc-v 32		zu9p	Paul C	Campbell			6	25	v22.	2 4.00	1.0		system 5:		Y yes	N	4G	4G	Υ	3.		2019 2023	https://hackaday.		8 IPC (instructions per clock) peak, go
cv ibex low	https://github.co		Philipp Wagner	risc-v 32	2 32			T			-	+	1 1 1 1 1					7 ibex core			4G			3.		2020 2023	https://www.lowr	AKA zero-riscy, also see pulp	four performance levels, several tape
cv reindeer	https://github.co		pulserain.com	risc-v 32	2 32							_				AI	verilog		Y yes		4G			3.		2018 2018		RISC-V contest prize	,
v steel	https://opencor		Rafael Calcada	risc-v 32	2 32	atrix-7-3	lames	s Brakef	1784		6	116	## v19.	2 1.00	1.0 65.0	n		1 steel_top	Y yes	N	4G			3		2020 2024		github version has vivado proj	under grad thesis, several web location
v steel	https://github.c		Rafael Calcada	risc-v 32	2 32	zu-2e		s Brakef	1775		6		8 ## v19.			4	verilog 2	steel_top		N		4G		3		2020 2024	https://github.com	github version has vivado proj	under grad thesis
v_steer	https://github.c		Riya Jain etal	risc-v 32	2 32		James	DIGNET	2//3		+	200	V13	2.00	0 11/.	1	bluespec v		Y yes		4G			3			https://github.com	RISC-V with posit arithmetic, bluespe	
5	https://eithub.co		rj45	risc-v 32	2 37	t	1	1 1	- 1		+	1		+		+	schem: 6			N		4G		3.		2022		Digital schematic, 16-bit data paths,	
v_rv12	https://eithub.co	om/roalos	Roa Logic BV	risc-v 32	2 32	arria-2	James	s Brakefie	eld		A		## q18.0			1 1	system ve			N	4G			3.		T	https://roalogic.co	om	
v clarvi	https://eithub.co	stable	Robert Eady	risc-v 32	2 32	arria-2		s Altera			A I	178	3 ## q18.0		1.0 68.	2 A	B system 7	clarvi	Y yes			4G		3		2016 2017	https://www.cl.ca	educational simple RISC-V implement	doesn't make use of block RAM RTL
53000	https://eithub.co	om/sam-f	Samuel Falvo II	risc-v 64	4 32			s trimm		-			## 14.				B verilog 4	polaris	Y yes					3		2016 2017	https://eithub.com	kestrel #3, basic 64-bit RISC-V	uses state machine RTL generator
v vhdl	https://opencor	errors	Sergey Khabarov	risc-v 64	4 32	kintex-7-						1-/-			1.0		Y vhdl & ver		Y yes	N .	4G			3		2016 2018	https://github.com	System-On-Chip based on bare Rocke	
v kian	https://eithub.co	om/spline	splinedrive	risc-v 32		1	1	1	,	0-11	11		1 1 24.	1	-	1 1	verilog 1		Y yes	N	4G			3		2021		very simple riscy cpu/soc one single fi	
v rv01 core	https://opencor	stable	Stefano Tonello	risc-v 32	2 32	kintex-7-	-3 James	s Brakef	13997		6 4	62 130	## 14.	7 1.00	1.0 9.	3 X		rv01_selft			4G			3		2015 2017		all files in one directory	two self test tops
v neorv32	https://eithub.co	stable	Stephan Nolting	risc-v 32	2 32	cyclone-I				607			## q19.:				Y vhdl 2		Y yes		4G			3		2020 2024	https://onencores	very well documented, customiza	
v rsd	https://github.c	nm/rsd.de	Susumu Mashimo	risc-v 32	2 37	zynq		nu Mash		007		90			1.0 3.		system ve		Y yes	N		4G		3		2020		RISC-V out-of-order superscalar proce	
v_scr1	https://github.c	nm/suntar	Syntacore	risc-v 32	2 27	arria-2		s Brakefie				- 30	## q18.0		3.	+		7 scr1_top_		N		4G		3.		2017 2018	http://syntacore.c	om	and a symmetrical for small i PGAS
v scr1	https://github.c	om/syntal	Syntacore	risc-v 32	2 27	arrid*2	James	- praketile	u		-	+	nn 418.	++	_	+	system 4	7 scr1_top_ 7 scr1_core	1 1 1 1 2 2 3		4G			3.	2	2017 2018	http://syntacore.c	om.	
v_scr1 v_wolv-z7	https://github.c	om/taner	Taner Öksüz	risc-v 32	2 27	t	+-	+	-+	-	++	+	+	+		۵v	system 4	S con core	Y yes		4G			3.	2	2017 2021	https://github.com	SP & DP fite-nt in VADL & Sur Varilan	branch target address cache with bin
v_wolv-z/ nc	https://github.c	om/T ha-		risc-v 32		1	+	+		\vdash	++	+	+	+	-	AX	verilog	cpu	Y yes Y yes					3.		2023	https://gitnub.cor		of-anch target address cache with bin of-and-c910, docs in Chinese, many
nc / bonfire	https://github.c	vado prois	T-Head Semiconductor Thomas Hornschuh	risc-v 32	2 32	kinton 7	lame.	s Brakefie	Nd.		6	+	## 14.	7 1 00	1.0	+	verilog		Y yes Y ves	IN	4G 4G			3.		2021	http://beefires	vivado project, based on lxp32	comingled lxp32 & RISCv; poorly orga
v_bonfire v_urv-core	https://github.c		Thomas Hornschuh Tomasz Włostowski	risc-v 32	2 32			s Braketie s missine			<u> </u>	+		7 1.00		+	vndl	nontire_ct		N	4G 4G			3.		2018	псср.//воптігесри.	vivado project, pased on IXP32	commigred ixpoz & KISCV; poorly orga
	https://gitnub.co				2 32			missing	iiles		6	100) wand a	Y yes					3.				souritton for norfomoneo	
/i	https://github.c		Tommy Thorn Tommy Thorn	risc-v 32	2 32	cyclone-\		o Deal - d	2452		6	100		1.00	2.0 28	AL 3 X	verifog 1	yarvi_soc	r yes	IN N	46	40	+	3.		2016 2022		rewritten for perfomance	simple implementation of DICC :
/i	https://github.co				2 32	kintex-7-	- James	s Braket	2152		ь	17 122	## 14.	7 1.00	2.0 28.	5 X		yarvi_soc	r yes	NN						2016	han	no multiply or divide	simple implementation of RISC-V
v_boom	nttps://github.co	,	UC Berkeley	risc-v 32	4 32	1	+	+		_	+	_	+	+	_	\perp	scala		Y yes	Υ			Y 45	3.		\vdash	nttps://boom-con	Berkeley Out-of-Order RISC-V Process	or
v_sodor	https://github.c		UC Berkeley	risc-v 32	2 32	!	+	\vdash		\vdash	+		\vdash	+		+	scala		Y yes	N		4G		3.	2			1, 2, 3 and 5 stage pipe versions	
v_zscale	https://github.co		UC Berkeley	risc-v 32	2 32						$\perp \perp$		$\perp \perp$				scala		Y yes	N	4G	4G	Υ	3.	2	2015 2017		not maintained & not conformant	
ale	https://github.co	stable	UC Berkeley	risc-v 32	2 32	kintex-7-	-3 James	s Brakef	3072	-	6	127	## 14.	7 1.00	1.0 41.			3 vscale_cor	e	N		\Box		3.	2	2016 2017		risc-v RV32IM vscale processor, depre	
_biriscv	https://opencor	es.org/pro	Ultra Embedded	risc-v 32	2 32		$\perp =$	$\perp = \Gamma$			$\perp \perp \perp$		$\perp \perp \Box$			┰	verilog		Y yes	ш		4G	Υ	3.	2	2021	https://github.cor	dual issue	also single issue version
v_uriscv	https://github.c	om/ultrae	ultra_embedded	risc-v 32	2 32						\perp		ш	1.00	2.0		verilog 7	riscv_core		N		4G		3		2021	https://opencores	Simple, small, multi-cycle 32-bit RISC	V CPU implementation
v_briscv	https://ascslab.o	org/resear	various	risc-v 32	2 32														Y yes					3.	2	2018 2020	https://opencores	six implementiations of risc-v	Boston Un. Course work
v_orca	https://github.co		VectorBlox	risc-v 32		stratix-5	vecto	rblox	1082			? 244	## 14.	7 0.98	1.0 221.	0 A	vhdl 1		Y yes		4G			3.		2016		*, /, fltg-pt all optional	RV32IM
	https://hackada	alpha	Wenting Zhang	risc-v 8	8 8	zu-3e	James	s Brakef	872	608	6	313	## v21.:	1 1.00	3.0 119.	5 X	verilog 3		Y yes	N N	64K	64K	Υ		1	2019	https://github.cor	Game Boy in Verilog, both CPU (SM8:	uses riscv_picorv32 core
rilogboy			Western Digital	risc-v 32	2 32	ZCU102	West	e high LI	30128			62 100		1.00	0.5 6.	6	system 4	veer_wrap	Y yes	N	4G	4G	Υ	3.	2 9	2019 2022	https://blog.weste	9 stage pipe, dual issue	risc-v SoC for fpga, riscv_swerv_eh1_t
rilogboy cv_swerv	https://github.c												-			_													
	https://github.c			risc-v 32	2 32				- 1				1 1	1 1		AGLX	vhdl			N	4G	4G	Υ	3	2	2020 2023	https://github.cor	converts C++ into VHDL, risc-v CPU &	very large download

uP_all_soft folder	opencores or prmary link stat	ıs aı	uthor	style / clone	data sz inst sz	FPGA		om LUT	JT Df	=	F ram	F n max	oot ge	ol MIPS	ins			or src file top file	g cha	pt -	max dat	max byt	te ti a	dr # nod reg	e lon	ear rev	secondary web	note worthy	comments
_humming	https://github.c stat					2 kintex-7-	James Br	akef 141	19	6	33	2 62 1	## 14	1.7 1.0	1.0	0 4.	4 X	Y verilog 141 e203_soc					T	32		016 202	https://github.com	e200 has opensource	also have a chip
_hummin	https://github.c				32 3		—		_	\perp		+						Y verilog	Y yes	N	4G	4G Y	_	32	2	017 202	https://github.com	AKA e200, Chinese	software tools take 80MB
_sifive	https://www.sif asi https://www.sif asi				32 3 64 3		+-+	-		+	_	+ +		_	+		+	proprietary	Y yes	N	4G	4G Y		32	-		https://www.sifive	ASIC IP house, 32-bit "freedom" core ASIC IP house, 64-bit "freedom" core	
emz1001	https://www.sir asi	ekic Zoltan Pe	kic	52000			Zoltan Pe	kic 10	122 2/	14 4	+	-	HH 1/1	1.7 0.10	5		x	proprietary Y vhdl 26 EMZ1001	Y yes	N	4G Y 128		59	32	-	202	https://www.sinv	recreation of Iskra EMZ1001 4-bit mic	
e_aka_sh2	http://www.i-cc diffic		ne. Rob Landi		32 1			eed to run					111	*./ 0.1	-		- ^	vhdl 136	1 03111	- "	1 120	410	33		- 12	014 202	https://www.vout		Americans in Japan
ore pi	https://github.co stat		ic. Nob Lanui		32 1			issing file	make pe	ILLADI	IVIL IIIE	+	_	_	+		+	Y vhdl 45 cpu	Y yes	+	4G	AG V		16		014 202	https://www.yout	different from jcore_aka_sh2, schema	
u u		le Muhamm	od al Kadi			2 zynq7045			2K	6	## 16	7	## v17	7.2	+		Y	vhdl 34 fgpu		Υ			++	32		016 201	7 https://dl.acm.org	eigth cores reviews comparable proje	vivado fltg-pt IP, benchmarks, wikipedia: GF
rilogboy		a Wenting 2				zu-3e	James Bra	akef 24		01 6		4 238			2 2	0 10.		Y verilog 22 boy			N 64K		-	32	- 1	201	https://github.com		also https://github.com/neildryan/GBA
arc64soc	https://opencor_alpl		ozhdestvensk	SPARC			-3 James er		123 200	6	_			1.7 2.0				Y verilog 263 W1	N	Y	14 04K	04K 1	+	-	- 12	009 201	1	huge source file count	work in progress with no progress
core		le Fabrizio F				2 kintex-7-			45	6	8 59			1.1 2.0					Y yes		N 4G	AG V	++	32		007 201	https://en.wikiner	reduced version of OpenSPARC T1	Vivado run
nn2	https://eithub.co stat					2 cyclone-1				4	4				0 1.		6 A		Y yes					64		999 200	https://en.wikiped	LUT #s from Nios vs Leon2 compariso	https://www.gajeler.com/index.php/produc
on2		le Jiri Gaisle				2 kintex-7-												vhdl 82 leon	V yes	Y				64		999 200	https://en.wikiped	large config file, rad-hard asic version	https://www.gaisier.com/index.php/produc
on3	http://www.gai: stat		r, Jan Anders			2 kintex-7-				6	1 1.	103	## 14	1.0	0 1.	0 62.	7 AILX	Y vhdl 100s leon3x	Y yes	v	4G			64	7 7	003 202	https://en.wikiped	customized for ~50 FPGA boards,	ule with utilization for all targets
enpiton	https://eithub.c/ diffic			CDARC	32 3	2 kintex-7-	James to	23		6	_	100	44 14	1.7 1.0			/ AILA	verilog	Y yes	Y				64		015 201	https://en.wikipet	Princeton Un.	both FPGA & ASIC, very many source files
nlib	http://temlib.or stat		VII	CDARC	32 3	2 kintex-7-	James Dr	akef 25		6	32			1.7 1.0			1 X			Y				64		013 201	ittp://parallel.prii	copywrite: experimental use	has caches
nlib	http://temlib.or stat					2 kintex-7-				6		111	HH 14	1.7 1.0	1 1	0 30		vhdl 48 fpu simp	ne n		N 4G			64		013 201	:	copywrite: experimental use	options for fltg-pt, pipeline, mul & div config
ic-0		le Alberto N	foriconi			zu-3e				57 6	-			1.1 1.0						N			- -	04		010 202	1 https://op.wikipor		36-bit uCode, usually Java virtual machine
k-cpu	https://github.com/A	et / Arlet Otte			16 1		Jannes VIV	auu u	, ZZ J.	,, 0	_	230 1	W VZI	1.0	0.	0 07.		verilog 2 cpu	Н	1.4	64K		23	-	- 1	201	7	3 or 4 stacks, load/store with stack de	
rake	https://people.cl. stal	le Bruce Lan				kintex-7-	James h	mass 4	41	6	1 1	1 128	## 14	17 06	7 1	0 194			V vos	N			31	-	- 12	010 201	1 http://www.cs.hir	The Pancake Stack Machine dervied f	
p.	https://opencor_stat				32 1	6 arria-2	James Bra	akef 14		A		4 283				0 199.				N	410		40	10		013 201	5 nccp.// www.cs.nn	4 symetrical stacks, eight threads via	
ı-mark-ii	https://eithub.c/ WI				16 1		Junies Die	14		- ^	0 2	1 203	q25	7.1		0 155.	- ALX	vhdl 37 soc	v	N	64K		34	10		020 202	httns://ashot.com	micro-code ISA stack machine	ISA at doc/specs/spu-mark-ii.md
nicpu	http://www.cs.h stat				16 5		3 James lot	ts of 4	133	6	1	1 128	## 14	1.7 0.3	3 1.0	0 97.	7 X	verilog 7 minicpu	Y yes		4K		26	\pm		008 201	R asiec.com	same as tiny-cpu	uses Flex, Bison & Perl to create gcc compile
roz		le K. Lee				6 kintex-7-				6	1			1.7 1.0			^	schematic	Y asm	N	417	32K		+		999 200	/ https://groups.gov	little documentation. CPLD implemen	*.1 schematics. also mproz3
/ cpu		rs K. Nakano	1	stack			-3 James m		ignment		+			1.7 0.6			AX		V ver	N	4K	4K	+	\dashv		007 200	http://www.cc.hir	different from tinycpu	uses Flex, Bison & Perl to create gcc cor
nicpu-s		le Michael N				kintex-7-				6	+			1.7 0.6				verilog 11 DE2_IIIV	y yes	N	41/	411	33	\dashv		012 201	R	separate source for each CPLD chip, u	fits (2) XC9500 CPLD @ 71.4 MHz
7	http://users.ece asi			stack	1101 0	KIIICEA-7-	James Die	men 1	/	+++	+	/***	14	· 0.0	20.	U 120.		proprietary	Н	+"+	+		133	\dashv	- 1	JAC 201	https://users.eco.	chapter 4.3 in Koopman	6600 gate ASIC
lora-cpu	https://gitlah.com/els	ere Sebastian				6 artix-7	James inc	com 10	19 24	52	+	100	## 1/24	1.2 1.0	1 4	0 24	5 X		Y yes	N	46	46	+	\dashv	\dashv	202	https://hackaday	32-bit stack machine. Wirth pascal	3-bit to 16-bit instructions, some with enab
12X_12uP	nle	a James Bra				2 kintex-7-				6	1 .	1 123						vhdl 2 the12x_1	y yes		N 4K	40	54	64	1 2			combo stack/accumulater design	load/store arch, not optimized
uarius	https://opencor stat			SuperH-2			3 James Bra			6				1.7 1.0			7 ALX	verilog 21 top	Y yes		4G			0.4	1/2	003 201	http://0nf.org/i-cc	clone of Hitachi SH-2	project seems to have stalled
uarius		le Thorn Ait				6 zu-3e												verilog 21 top	Y yes	N				+		003 201	http://opf.org/j-cc	clone of Hitachi SH-2	project seems to have stalled
0800		le Zoltan Pe		TMS0800			James VIV	uuu 33	130	J-0	4 1	14/	VZI	1.0	1.1	41.	- ALA	whall 26 suspense	v	NI ·	4G Y 12		++	+		019 202	http://baskad	calculator chip, both TI Datamath and	
s1000	https://gitnub.cj star						++	+		+	+	+	+	_	+	+	+	vhdl 26 sys0800	ryes	N	Y 12		54	+			nttps://nackaday.		
	https://opencores.org	prc Nand Gat	Unger*	TMS1000	4 8		law:		41 .	30 6	+	122			+-		-	verilog 4 tms1000		N	64 64K		54	16	- 2	202	,	Four function BCD calculator chip MSP 9900	used in several TI products
e9900 s9900	https://gitnub.com/dr	otq Matthew	nagerty	TMS9900	8 8	spartan7	- James inc	,umi	41 3	οU 6	+	122	## V23	3.2 0.3	5.	U	Х	Y vhdl 7 top vhdl 14 f18a top	Y yes	N		64K Y	+	16	\dashv	201			LUT counts don't match those of a 8bit uP
	https://github.com/dr	otq Matthew							_				_		_							64K Y		16	_	201	https://github.con	F18A is a gaming box, conflicts with C	
TA	stat					6 kintex-7-				6	1			1.7 0.6				vhdl 23 utta_stru					+	-		_	http://www.ht-lab	time triggered arch	bad weblink
:pu		le Clifford W				kintex-7-			122	6				1.7 0.0				B vhdl 4 cw6671	Y yes	N I	N 64K		-			003 200	https://en.wikiped	no accum, data pointer and brackete	
:pu	http://www.cliff stab				8 3		James Bra		87	6				1.1 0.0			5 X	B vhdl 4 cw6671	Y yes	N I			0			003 200	https://en.wikiped	no accum, data pointer and brackete	internal 1-byte data cache doubles perform
:pu	http://www.cliff stat	le Clifford W	/olf			zu-3e	James Bra		103	6		500 i	## v21	1.1 0.0	1 4.	0 4.	1 X	B vhdl 4 cw6670				64K Y	8		2	003 200	https://en.wikiped	no accum, data pointer and brackete	first implementation, no data cache
enfire_core	https://opencor_alpl	a Alex Mars	schner, Steph	uBlaze	32 3	2 kintex-7-	3 James en	npty proje	ct file	6			14	1.7 0.3	3 1.	0		verilog 12 openfire	Y yes	N I	N 4G	4G Y		32	2	007 200	9	OpenFire Processor Core	"FPGA Proven"
-noc-mpsoc	https://opencor mate	ire Alireza M	onemi	uBlaze	32 3	2 kintex-7-	3 James Br	akef 11	.64	6		1 192						Y verilog 90 aeMB	Y yes	N	4G	4G Y			2	014 202	3	choice of Im32, aeMB, mor1kx or or1	full system has network of cores
-noc-mpsoc		ire Alireza M				2 zu-3e				6	3 :	1 333	## v21	1.1 1.0	1.0	0 308.	9 X	Y verilog 90 aeMB_to	Y yes	N	4G				2	014 202	3	choice of lm32, aeMB, mor1kx or or1	
enfire2	https://opencor bet			uBlaze	32 3	2 kintex-7-	3 James Br	akef 12		6	3 2			1.7 1.0				Y verilog 27 openfire	Y yes	N I	N 4G			32		007 201	2	"FPGA Proven"	derived from Stephen Craven's OpenFire
b-lite_plus	http://www.late stab	le Huib Arrie	ens	uBlaze	32 3	2 kintex-7-	3 James Br	akef 2	44	6		2 319 ;	## 14	1.7 1.0	1.0			B vhdl 34 tumbl						32	2	010 201	2	Delft Un. Of Tech. course work	use inferred RAM
enscale	http://www.lirm stat	le Lyonel Ba	rthe	uBlaze	32 3	2 spartan-3	3 Lyonel Ba	arthe 15	63	4		91	i12	2.1 1.0	1.0	0 58.	2 X	Y vhdl 26 sb_core	yes		4G		86	32	5 2	010 201	www.lirmm.fr/AD	NoC secretblaze	data is for single secretblaze
cretblaze	http://www.lirm bet	a Lyonel Ba	rthe	uBlaze	32 3	2 spartan-3	3 Lyonel Ba	irthe 15	63	4		91	i12	2.1 1.0	1.0	0 58.	2 X	vhdl 26 sb_core			4G	4G Y	86	32	5 2	010 201	www.lirmm.fr/AD	<u>AC</u>	
pdma	https://opencor be/	a quickway	ne	uBlaze	32 3	2 kintex-7-	3 James Br	akefield		6			## 14	1.7 1.0	1.0	0		Y perl	Y yes	N	4G	4G Y		32	2	006 200	9	Soft MultiProcessor on FPGA	Perl gens *.xmp, mhs, mss & ucf files
≥MB	https://opencor bet	a Shawn Ta	n	uBlaze	32 3	2 kintex-7-	3 James Br	akef 10		54 6		131	## 14	1.7 1.0	1.0	0 128.	5 ALX		Y yes	N	4G	4G Y			2	004 200	9	not 100% compatable	
≥MB	https://opencor_be/	a Shawn Ta	n	uBlaze	32 3	2 zu-3e	James Bra	akef 9	97 43	34 6	3	250	## v21	1.1 1.0	1.0	0 250.	8 ALX	verilog 7 aeMB_co	Y yes	N	4G	4G Y			2	004 200	9	not 100% compatable	
blite	https://opencor bet	a Tamar Kra	anenburg	uBlaze	32 3	2 kintex-7-	3 James Br	akef 9	141	6			## 14	1.7 1.0					Y yes	N	4G		86	32	2	009 201	7	not all instructions implemented	moved everything to work library
croblaze	https://www.xilpropri	tar Xilinx				2 kintex-7			46	6	:	1 320		1.0		0 603.		proprietary	Y yes	opt	Y 4G		86	32		002		MicroBlaze MCS, smallest configurati	70 configuration options, MMU optional
croblaze		tar Xilinx				2 virtex ult	r Xilinx	5	63	6	:	1 682	##	1.0	3 1.	0 124	8 X		Y yes	opt '	Y 4G	4G Y	86	32	3 2		https://en.wikiped	MicroBlaze MCS, smallest configurati	70 configuration options, MMU optional
mphony	http://www.ece alpha	Jason Yu		vect	32 3	2												verilog 47 vpu_top							2	007 200	3	vector addon to NIOS	
φ	http://vectorblo staf	le VectorBlo		vect	8	zynq45-7	7 vectorblo	x 398	156	6 6	64 8:	1 175	## v17	7.2 1.0	0.	1 35.	1	proprietary	Υ						2	012 201	http://www.ece.u	MXP Matrix Processor is a scalable so	LUT count for 8 lanes with custom inst
am-1	https://github.com/Jo	nnic John Lone			8 4													verilog cpu	Y yes	N	64K					019 202	https://hackaday.i	8 Bit CPU Hardware Implementation	
yvliw8	https://opencor alp	a Oliver Ste	cklina			2 kintex-7-				6				1.7 0.3				vhdl 19 sysarch			Y 256	1K Y				013 202	D	tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs
vex .	https://github.com/tv	na: Thijs van				## kintex-7-				6		1 233						vhdl 26 system	Y yes				73	32		005 201	http://www.vliw.c		probable degeneracy, LUT RAM for program
nberg	https://github.c				32 3	2 cyclone-4				4 2		4 43 :						vhdl 57 core	Y yes	Υ	4G			32	4 2		http://www2.imm	upto 4 inst/clock	LPM mem & floating point
486	https://opencor bet			x86	32 8	cyclone-/	4 James Bra	akef 360			4 4			3.1 1.0				Y system 85 ao486	Y yes	$\perp \perp$				$\perp \perp \perp 1$		014 201	https://www.stuff	complete 486, SoC configuration	Henry Wong thesis at U.Toronto, also youtu
186	https://opencor bet			x86	32 8	zu-2e	James Bri	akef alter	a avalon	IC 6				0.1 1.0			Α		Y yes	$\perp \perp$	4G			$\perp \perp \perp 1$	2	014 201	4 https://github.com	complete 486, SoC configuration	non-SoC, no MMU, not superscalar
86up	https://github.com/fa	lahi Ali Fallah		x86	8 8	spartan3	Ali Fallah	31	32 52	29 4	1 1	2 98 ;		1.7 0.6					Y yes	N	512			7		201	9	simple x86 with VGA, SD, uart	case stmt, one branch per inst, xilinx IP
oro6502	https://github.c stab			x86	16 8	kintex7-3	3 James ba	are core		6				1.7 0.6			Х	Y vhdl, Verilog x86.xise	Y yes		64K			\Box		014 201		80286	
186		a Hans Tigg		x86	8 8	kintex-7-	3 James Bra	akef 34		6			## 14	1.7 0.1			1 X	vhdl 23 cpu86_to	Y yes	N I	N 1M			$\perp \perp 1$		002 201		8088 clone	ht-labs offers several uP cores
186	https://github.c stab			x86	16 8	3 cyclone-\	/ Jamie Iles	s 17		Α		60			7 2.			Y system 50 core	Y	N	1M			$\perp \perp 1$		017 202	https://www.jami	80186 binary compatible core	implementing the full 80186 ISA
86		a Jose Risse		x86	16 8	kintex-7-	James Br	akef 19	16	6		172	## 14	1.7 0.6	7 3.			verilog 1 sub86	Y yes	N I	N 64K	64K Y		7		012 201	3	very small x86 subset core	no segment registers, limited op-codes
16	https://opencor bet					kintex-7-			182	6 1		6 102							Y yes	N	1M	1M Y		\perp		014 201	https://github.com	MMU & caches, branch cache	www.youtube.com/channel/UCNbm8Bah54
36		a Jose Risse				zu-3e				6 1		6 102					Х		Y yes	N	1M				2	014 201	https://github.com	MMU & caches, branch cache	www.youtube.com/channel/UCNbm8Bah54
586	https://github.c			x86	32 8	kintex-7-	James Br	akef 321	.44	6		8 73 :	## 14	1.7 1.0	2.0	0 1.	1 X		Y yes	Υ	4G			\bot	2	016 201	http://lmeshoo.ne	gate level dsgn, vivado project also	http://img.youtube.com/vi/2W1guyhCJuE/0
d186		le Nicolae D				3 arria-2				Α	_			3.1 0.6			1 AX	verilog 4 Next186	Y yes	N I	N 1M	1M Y		$\perp \perp 1$	2	012 201	3	boots DOS	
t186_soc_p		le Nicolae D				kintex-7-		ınslate er	rors	6				1.7 0.6				Y verilog 40 ddr_186	Y yes	N I	N 1M	1M Y		$\perp \perp \perp 1$		013 201	9	SoC version of next186	boots DOS, does video games & sound
t186mp3		le Nicolae D				kintex-7-	3			6	1		## 14	1.7 0.6	7 2.	0		Y verilog 16 ddr_186	Y yes	N I	N 1M	1M Y			2	013 201	4	SoC version of next186	boots DOS, has DSP core, no x86 source
	https://github.com	olet Robert Du	unne		32 8		+	\rightarrow	_	$\perp \! \! \perp$		$\perp \perp$			1	_	Α	verilog	Y yes	N	4G	4G Y		\perp		202	https://www.ama	from book: Intro to X86 Machine Cod	e Asm Lang: Using an FPGA with Verilog
a_x86		ing Robert Fir	nch			kintex-7-			14	6	7	174	## 14	1.7 0.6					Y yes	N I	N 1M			$\perp \!\!\!\perp \!\!\!\perp \!\!\!\perp \!\!\!\perp \!\!\!\perp \!\!\!\perp \!\!\!\perp \!$		012 201	https://github.com	8-bit memory data, e.g. 8088	
088		a Sorgelig				zu-3e				6		\perp			1.0		Α	Y system 85 ao486	Y yes		4G			\Box		020 202	1		mister version of ao486: reworked with ma
088 86_mister	https://github.c bet			x86	16 8	kintex-7-	3 Ted Fried	1 3		6		4 180			7 20.	0 19.			Y yes	N I	N 1M			\Box	2	016 202	http://www.embe	microcoded, meets original 8088 tim	
088 86_mister 86	https://github.c bet	le Ted Fried				3 cyclone-4		35		15 4			## q19				Α		Υ	N	64K		26	16		202	0	32-bit CPU with x86 inst. format	readme has screen shots, very readable R
088 86_mister 86 _basic	https://github.c bet https://github.c stat https://github.com/vh	dlf/ vhdlf				kintex-7-				6				1.7 0.6				verilog 32 fpga_zet	Y yes	N I	N 1M			$\perp \perp 1$		008 201	https://github.com		Zet The x86 (IA-32) open implementation
088 86_mister 86 _basic	https://github.c bet https://github.c stat https://github.com/vh https://opencor alpi	dlf/ vhdlf ia Zeus Mar			18 8	3 cyclone-4					1 10			1.7 0.3				vhdl 4 fpz8_cpu	Υ	N	Y 2K	16K Y	_	$\perp \perp 1$		016 201	5		Altera megafunctions (mem)
088 86_mister 86 _basic 36	https://github.c bet https://github.c stat https://github.com/vh https://opencor alph https://opencor stat	dlf/ vhdlf a Zeus Mar le Fabio Per					4l James Br	akoff 112			- 60	ot G	## 14	1.7 0.3				Y vhdl 29 zxpoly	Y yes	N I	N 64K	64K Y	_			015	1		retro Z80 based on T80 by Daniel Wallner
088 86_mister 86 _basic 36 3 erse-u16	https://github.c bet https://github.c stath https://github.com/vh https://opencor alph https://opencor stath https://github.c stath	dlf/ vhdlf a Zeus Mar le Fabio Per le A.T.		Z80	8 8						- 01							proprietary	Y yes	N I	N 64K	64K Y		1 7	2	004 201			
8088 186_mister 186 1_basic 186 186 188 188 188 188 188 188 188 188	https://github.c bet https://github.c stat https://github.com/wh https://opencor alph https://opencor stat https://github.c stat https://github.c stat	dif/ vhdlf na Zeus Mari le Fabio Peri le A.T. etar Altium	eira	Z80 Z80	8 8	spartan-3	3 Altium	25	58 30	00 4	- 01	50	I	0.3				proprietary		N	N 64K						7 CR0140.pdf, CR01		clock is 50MHz, #s for other fpgas
ga_x86 8088 486_mister 186 u_basic 86 8 erse-u16 ium/TSK80x _z80	https://github.c bet https://github.c stat https://github.com/wh https://opencor alph https://opencor stat https://github.c stat https://github.c stat	dif/ vhdlf na Zeus Mari le Fabio Peri le A.T. etar Altium	eira	Z80 Z80	8 8		3 Altium	25	58 30		01	50	## 14	0.3 1.7 0.3				proprietary	Y yes			64K Y			2	004 201	7 CR0140.pdf, CR01 2	frozen, asm, C, C++, schem, VHDL & \ derived from Guy Hutchison TV80	
088 86_mister 86 _basic 86 8 erse-u16 um/TSK80x	https://github.c bet https://github.c stat https://github.com/vh https://opencor alpl https://opencor stat https://github.c stat http://techdocs.propri- https://opencor stat	dlf/ vhdlf a Zeus Mar le Fabio Per le A.T.	eira Porcella	Z80 Z80	8 8	spartan-3	3 Altium 3 James Bra	25 akef 20	i58 30	00 4	01	144			3 3.	0 7.	8 X	proprietary	Y ves	N	N 64K	64K Y		\blacksquare			7 CR0140.pdf, CR01 2		Wishbone High Performance Z80
3088 186_mister 186 u_basic 86 8 erse-u16 um/TSK80x	https://github.cb stat https://github.com/vh https://opencor alpho- https://opencor stat https://opencor stat https://github.cb stat http://opencor stat https://opencor stat	dlf/ vhdlf la Zeus Man le Fabio Per le A.T. etar Altium le Brewster	eira Porcella	Z80 Z80 Z80 Z80	8 8	spartan-3 kintex-7- kintex-7-	3 Altium 3 James Bra	25 akef 20	i58 30	00 4	01	144		1.7 0.3	3 3.	0 7.	8 X	verilog 4 z80_core	Y ves	N	N 64K	64K Y				004 201	2	derived from Guy Hutchison TV80 Z80, 8080 & gameboy inst sets, sever	Wishbone High Performance Z80 al usages
8088 86_mister 86 basic 86 8 8 erse-u16 um/TSK80x _280	https://github.cb stat https://github.com/vh https://opencor alpho- https://opencor stat https://opencor stat https://github.cb stat http://opencor stat https://opencor stat	dlf/ vhdlf la Zeus Mari le Fabio Peri le A.T. etar Altium le Brewster le Daniel Wa	Porcella allner	Z80 Z80 Z80 Z80 Z80 z80	8 8 8 8 8 8	spartan-3 kintex-7- kintex-7-	3 Altium 3 James Bra 3 James Z8	25 akef 20 30 m 13	i58 30	00 4	00	144	## 14	1.7 0.3	3 3.	0 7.	8 X 9 X	verilog 4 z80_core vhdl 5 T80a Y vhdl, verilog	Y yes Y yes	N I	N 64K N 64K	64K Y			2	004 201	2	derived from Guy Hutchison TV80 Z80, 8080 & gameboy inst sets, sever games ported to MiSTer and DE10-lit	Wishbone High Performance Z80 al usages
088 86_mister 86 basic 66 erse-u16 em/TSK80x z80	https://github.c bet https://github.c stat/ https://github.c sm/uh/ https://opencor alplpincor/ https://opencor stat/ https://opencor stat/ https://opencor stat/ https://opencor stat/ https://opencor stat/ https://pihub.com/da/ https://github.c stat/ https://github.c stat/ https://github.c stat/	dlf/ vhdlf la Zeus Man le Fabio Pen le A.T. etar Altium le Brewster le Daniel Wa rfpg darfpga le David Bar	Porcella allner	Z80 Z80 Z80 Z80 Z80 z80 z80	8 8 8 8 8 8 8 8	spartan-3 kintex-7-3 kintex-7-3 kintex-7-3	3 Altium 3 James Bra 3 James Z8 3 James ba	25 akef 20 30 m 13 are core	i58 30 i25 i89	00 4 6 6		144	## 14	1.7 0.3 1.7 0.3 1.7 0.3	3 3.0	0 7. 0 12.	8 X 9 X A	verilog 4 z80_core vhdl 5 T80a Y vhdl, verilog Y vhdl, Verilog z80.xise	Y yes Y yes Y yes	N I	N 64K N 64K 64K	64K Y 64K Y 64K Y			2	004 201 002 201 202 014 201	2 https://github.com	derived from Guy Hutchison TV80 Z80, 8080 & gameboy inst sets, sever games ported to MiSTer and DE10-lit Z80	Wishbone High Performance Z80 al usages
088 86_mister 86 _basic 86 8 erse-u16 um/TSK80x z80	https://github.c bet https://github.c bet https://github.com/wh https://opencor alpha https://opencor stat https://opencor stat	diff/ vhdlf aa Zeus Man le Fabio Per le A.T. etar Altium le Brewster le Daniel Wa tripp darfpga le David Bar le Goran De	Porcella allner	Z80 Z80 Z80 Z80 Z80 Z80 Z80 Z80	8 8 8 8 8 8 8 8 8 8	spartan-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex7-3 cyclone-2	3 Altium 3 James Bra 3 James Z8 3 James ba 2 Goran De	25 akef 20 30 m 13 are core evic 20	158 30 125 189	6 6		144 i 163 i	## 14 ## 14 ## q11	1.7 0.3 1.7 0.3 1.7 0.3 1.7 0.3	3 3.0 3 3.0 3 3.0	0 7.3 0 12.3 0 0	8 X 9 X A X 0 AX	verilog 4 z80_core verilog 4 z80_core verilog 5 T80a verilog z80_xise verilog z4 z80_top_	Y yes Y yes Y yes Y yes	N I	N 64K N 64K 64K N 64K	64K Y 64K Y 64K Y			2 2	004 201 002 201 202 014 201 014 202	2 https://github.com	derived from Guy Hutchison TV80 Z80, 8080 & gameboy inst sets, sever games ported to MiSTer and DE10-lit Z80 gate level reverse eng'd Z80	Wishbone High Performance Z80 al usages c Complete implementation of a Sinclair ZX Sp
00502 00000 00000 00000 00000 00000 00000 0000	https://github.c. beta/ https://github.c. stath https://github.com/viv https://opencor alpha https://opencor stath https://opencor stath https://opencor stath https://opencor stath https://github.com/da https://github.com/da https://github.com/da https://github.com/da https://opencor stath https://opencor stath https://opencor stath	diff/ vhdlf la Zeus Mari le Fabio Peri le A.T. etar Altium le Brewster le Daniel Wid frog darfpga le David Bar le Goran De le Goran De	Porcella allner nks vic	280 280 280 280 280 280 280 280 280 280	8 8 8 8 8 8 8 8 8 8 8 8	spartan-3 kintex-7-3 kintex-7-3 kintex7-3 cyclone-2 kintex-7-	3 Altium 3 James Bra 3 James Z8 3 James ba 2 Goran De 3 James Bra	25 akef 20 30 m 13 are core evic 20 akef 11	158 30 125 189 184 186	00 4 6 6 6 4		144 i 163 i 9 19 i 24 i	## 14 ## 14 ## q11	1.7 0.3 1.7 0.3 1.7 0.3 1.7 0.3 1.1: 0.3	3 3.0 3 3.0 3 3.0 3 1.0 3 1.0	0 7.5 0 12.5 0 0 3.6 0 6.6	8 X 9 X A X 0 AX 8 AX	verilog 4 z80 core vhdl 5 T80a Y vhdl, verilog Y vhdl, Verilog z80.xise verilog 24 z80 top verilog 24 z80 top	Y yes Y yes Y yes Y yes Y yes	N I	N 64K N 64K 64K N 64K N 64K	64K Y 64K Y 64K Y 64K Y 64K Y			2 2 2	004 201 002 201 202 014 201 014 202 014 202	2 https://github.com	derived from Guy Hutchison TV80 Z80, 8080 & gameboy inst sets, sever games ported to MiSTer and DE10-lit Z80 gate level reverse eng'd Z80 gate level reverse eng'd Z80	Wishbone High Performance 280 al usages Complete implementation of a Sinclair ZX Sy Complete implementation of a Sinclair ZX Sy
888 16_mister 16 basic 5 rse-u16 m/TSK80x 180 0050 0050	https://pithub.c. bath. https://pithub.c. stath. https://pithub.c. stath. https://pithub.com/wh. https://popen.cor stath. https://popen.cor stath. https://popen.cor stath. https://pithub.c. stath. https://pithub.c.om/da https://pithub.c.om/da https://pithub.c.om/da https://pithub.c.om/da https://pithub.c.om/da https://pithub.c.om/da https://pithub.c.om/da https://popen.cor stath. https://popen	diff/ vhdlf la Zeus Mari le Fabio Peri le A.T. etar Altium le Brewster le Daniel Wa frog darfpga le David Bar le Goran De le Goran De	Porcella allner nks vic vic vic	280 280 280 280 280 280 280 280 280 280	8 8 8 8 8 8 8 8 8 8 8 8 8 8	3 spartan-3 8 kintex-7-3 8 kintex-7-3 9 kintex-7-3 9 cyclone-2 8 kintex-7-3 9 spartan-6	3 Altium 3 James Bra 3 James Z8 3 James ba 2 Goran De 3 James Bra 6 Goran De	25 akef 20 80 m 13 are core evic 20 akef 11 evic 18	358 30 325 389 384 386 319	00 4 6 6 6 4 6 6	29	144 : 163 : 169 19 : 19 : 24 : 8	## 14 ## 14 ## q11 ## 14	1.7 0.3 1.7 0.3 1.7 0.3 1.7 0.3 1.1 0.3 1.7 0.3	3 3.0 3 3.0 3 1.0 3 1.0 3 1.0	0 7.3 0 12.5 0 0 3.5 0 6.5	8 X 9 X A X 0 AX 8 AX AX	verilog 4 z80 core vhdl 5 T80a Y vhdl, verilog Y vhdl, verilog z80.xise verilog 24 z80 top verilog 24 z80 top verilog 24 z80 top	Y yes Y yes Y yes Y yes Y yes Y yes	N I	N 64K N 64K 64K N 64K N 64K N 64K	64K Y 64K Y 64K Y 64K Y 64K Y 64K Y			2 2 2 2	004 201 002 201 202 014 201 014 202 014 202	2 https://github.com	derived from Guy Hutchison TV80 Z80, 8080 & gameboy inst sets, sever games ported to MiSTer and DE10-lit Z80 gate level reverse eng'd Z80 gate level reverse eng'd Z80 gate level reverse eng'd Z80	Wishbone High Performance 280 al usages complete implementation of a Sinclair ZX Sp Complete implementation of a Sinclair ZX Sp Complete implementation of a Sinclair ZX Sp
5 mister 6 m	https://github.c. beta/ https://github.com/viv https://github.com/viv https://opencor alphitos://opencor stat https://opencor stat https://opencor stat https://opencor stat https://github.com/da/ https://github.com/da/ https://github.com/da/ https://opencor stat https://opencor stat https://opencor stat https://opencor stat https://opencor stat https://opencor stat https://opencor stat	dif/ vhdlf a Zeus Mari le Fabio Peri le A.T. star Altium le Brewster le Daniel Warfog darfoga le David Bar le Goran De le Goran De le Goran De	eira Porcella alliner nks vic vic vic vic	280 280 280 280 280 280 280 280 280 280	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	3 spartan-3 kintex-7-3 kintex-7-3 Signature Spartan-6 kintex-7-3 kintex-7-3 spartan-6	3 Altium 3 James Bra 3 James Z8 3 James ba 2 Goran De 3 James Bra 6 Goran De James tin	25 akef 20 30 m 13 are core evic 20 akef 11 evic 18 ming 17	358 30 325 389 384 386 319 361 36	00 4 6 6 6 4 6 6 6 6	29	144 : 163 :	## 14 ## q11 ## 14 ## 14 ## 14	1.7 0.3 1.7 0.3 1.7 0.3 1.7 0.3 1.1 0.3 1.7 0.3 1.7 0.3 1.7 0.3	3 3.0 3 3.0 3 3.0 3 1.0 3 1.0 3 1.0	0 7.3 0 12.5 0 0 3.1 0 6.3 0 7.	8 X 9 X A X 0 AX 8 AX AX 7 AX	verilog	Y yes	N I	N 64K N 64K 64K N 64K N 64K N 64K N 64K	64K Y 64K Y 64K Y 64K Y 64K Y 64K Y			2 2 2 2 2 2	004 201 002 201 202 014 201 014 202 014 202 014 202	2 https://github.com	derived from Guy Hutchison TV80 Z80, 8808 & gameboy inst sets, sever games ported to MiSTer and DE10-lit Z80 gate level reverse eng'd Z80	Wishbone High Performance Z80 all usages Complete implementation of a Sinclair ZX Sp.
088 36_mister 36 basic 6 rse-u16 m/TSK80x z80 pga 06502	https://github.c. beta/ https://github.com/viv https://github.com/viv https://opencor alphitos://opencor stat https://opencor stat https://opencor stat https://opencor stat https://github.com/da/ https://github.com/da/ https://github.com/da/ https://opencor stat https://opencor stat https://opencor stat https://opencor stat https://opencor stat https://opencor stat https://opencor stat	dif/ vhdlf az Zeus Mari le Fabio Per le A.T. etar Altium le Brewster le Daniel Wi proj darfpga le Goran De	eira Porcella alliner nks vic vic vic vic	Z80 Z80 Z80 Z80 Z80 Z80 Z80 Z80 Z80 Z80	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	3 spartan-3 kintex-7-3 kintex-7-3 kintex-7-3 cyclone-2 kintex-7-3 spartan-6 zu-3e kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-	3 Altium 3 James Bra 3 James Z8 3 James ba 2 Goran De 3 James Bra 6 Goran De James tin	25 akef 20 30 m 13 are core evic 20 akef 11 evic 18 ming 17	358 30 325 389 384 386 319 361 36	00 4 6 6 6 4 6 6	29	144 : 163 :	## 14 ## q11 ## 14 ## 14 ## 14	1.7 0.3 1.7 0.3 1.7 0.3 1.7 0.3 1.1 0.3 1.7 0.3	3 3.0 3 3.0 3 3.0 3 1.0 3 1.0 3 1.0	0 7.3 0 12.5 0 0 3.1 0 6.3 0 7.	8 X 9 X A X 0 AX 8 AX AX 7 AX 6 AX	verilog 4 z80 core vhdl 5 T80a Y vhdl, verilog Y vhdl, verilog z80.xise verilog 24 z80 top verilog 24 z80 top verilog 24 z80 top	Y yes	N I N I N I N I N I N I N I N I N I N I	N 64K N 64K 64K N 64K N 64K N 64K N 64K	64K Y 64K Y 64K Y 64K Y 64K Y 64K Y 64K Y 64K Y			2 2 2 2 2 2	004 201 002 201 202 014 201 014 202 014 202	2 B 2 https://github.com	derived from Guy Hutchison TV80 Z80, 8080 & gameboy inst sets, sever games ported to MiSTer and DE10-lit Z80 gate level reverse eng'd Z80 gate level reverse eng'd Z80 gate level reverse eng'd Z80	Wishbone High Performance Z80 al usages Complete implementation of a Sinclair ZX Spi Complete implementations

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data s2	S FPGA		oor con er ent			LUT?	blk ram	F max	date	tool N	IIPS cl inst i	lks/ nst	KIPS /LUT	ven dor	src code	#src file	top file	o cha		Hav'd		nax by		adr # mod re	pip e	start las	t secondary web	note worthy	comments
opengateware	https://eithub.co	m/opene	opengateware	z80	8	8													Α '	Y vhdl. v	veriloe		Y ves	N	6	4K (64K Y	Y			202	2 https://github.co	on compatible Congo Bongo/Tip Top arc	several others at opengateware
z80soc	https://opencor		Ronivon Costa	Z80	8		3e Jan	nes Brak	ef 247	4	4	2 19	78	##	14.7	0.33	3.0	3.4		Y vhdl		top s3e						γ		1	2008 201		based on Daniel Wallner's T80	directory disappeared
z80soc	https://opencor	stable	Ronivon Costa	Z80	8	8 zu-3e	Jan	nes Brak	efield		6			## \	21.2	0.33	3.0		AX '	Y vhdl	19	top s3e	Y ves	N	N 6	4K (64K 1	r		1	2008 201	.6	based on Daniel Wallner's T80	, , , , , , , , , , , , , , , , , , , ,
y80e	https://opencor	stable	Sergey Belyashov	Z80	8 :	8 cycone-	3 Ser	gey Bely	as 255	7	4			##	14.7	1.00	3.0			verilo		top level						r		1	2013 201	.9	Y80e - Z80/Z180 compatible process	based on Y80 from "Microprocessor Design Us
z80control	https://opencor	alpha		Z80	8			nes Brak		3	6		189	##	14.7	0.33	3.0	14.0	X '			top de1						γ		1	2010 201			i interfaces to DRAM, based on T80 core
socz80	http://sowerbut	stable	Will Sowerbutts	Z80	8 :	8 spartan	-6 Jan	nes cons	tr 256	8	6	15	93	##	14.7	0.33	3.0	4.0	Х	vhdl	25	top level	Y yes	N	N 6	4K (64K Y	Y			2013 201	4	based on Daniel Wallner's T80, for Pa	apillio Pro board
tiny_zuse	https://github.co	m/fstolz	Florian Stolz	zuse z3	22	8														verilo	g 4	project	Υ	Υ	Υ 6	64	1	N 9			202	4 https://tinytaper	partial implement of Zuse Z3 ALU	design from tinytapeout run tt06
gpu	https://opencor	stable	Diego A. Idarraga			kintex-	7-3 Jan	nes erro	rs in sour	ce	6			##	14.7	1.00	1.0			vhdl	21	gpu		Υ							2015 201	15	graphic processing unit	coding errors
hvhdl	https://github.c	WIP	johonkanen																AGLX	vhdl											2022 202	4 https://hardware	kit for putting together a uP using his	floating-point VHDL, ambitious project
reduceron	https://www.cs.	stable	Matthew Naylor/Tom	my Thorm	1									##					AX			Reducero	n								2008 201	8 https://github.co	n hardware for functional programmin	g red-lava generates the RTL
русри	https://pycpu.w	myhdl	Norbert Feurle	ľ		8														myhdl	1		П								2013	https://pycpu.wi	or python hardware processor	
complete 8bit	https://www.qu	stable	Van-Lei Le		8 :	8 kintex-	7-3 Jan	nes mod	ifi 20	8	6	1	260	##	14.7	0.33	3.0	137.5	Х	vhdl	6	computer	N	N	9	96	128	Y			2016			memory unit uses block RAM, IO ports pruned
																					1 1													
						266			678		#		645	#	63			478	verilos	454		non-blank	799	3 94			69	94 41	3			•	•	
	# usable(beta, st			116			bla	nk	0,0		#		043	*	05				-	-										-				
	"B" or "X" of lim		est	1104		844												824		422		asm											www.eembc.org/coremark/index.ph	<u>p</u>
.,	-rating for data s	ıze:				80	zu-	3e										sys ve		82		forth	14	DM	IPS pe	r cloc	k for ma	any mic	roprocess	ors:	htt	p://en.wikipedia.org	/wiki/Instructions per second	
1-bit	0.04		16-bit	0.67		64-bit			2.00									proprie		38					_	_					7			
4-bit	0.17		24-bit	0.80				equivale	nts 6LUT		~= 1.5	4LUT							scala	19		77	_paper			-	417 VH	IDL						
8-bit	0.33		32-bit	1.00		LUTS/D			16:1									schen		32		60	educat		_		450 Ve							
12-bit	0.40		48-bit	1.50		LUTS/B	lock RA	AM	32:1								V	hdl, ve	rilog	19		25	_weak				82 Sy							
Under the assu	mption that the o	ore is cap	pable of one instuction	per clock						719	Uniqu	ue fold	ers in	this s	heet							8 27	_up_co		-		17 Sp 19 VH				htt	ps://github.com/fay	ralalebrun/awesome-spinalhdl	(17) scala/spinal CPUs
Column Titles		Details																			1	10	plannir	_	-1			yHDL	iiog					
"A"		A: 1st ch	oice clone, B: 2nd choic	e clone, V	V: 1st ch	oice origina	al, X: 2	nd choic	e original	I											1	76	simulat	tion			36 pro	oprieta	ry					
"B"		used to i	ndicate best KIPS/LUT f	or a given	design,	usually usi	ng fast	t FPGA fa	mily												1	573	main+s	im	_		14 otl	her						
cat		main, ed	ucational, planning, sim	nulation, p	aper, in	limbo or w	eak														1	497	net ma	in			29 Scl	hemati	cs					
uP all soft fo	lder	if opence	ores design is their folde	er name. o	therwise	e mv folder	name	2													1	644	total			£	### to!	tal						
opencores or p	rimary link	about 20	0 designs in open cores	about 10	00 in eith	nub															1 '					_								
status	,		per (detailed in), planni				table.	mature.	proprieta	arv. unte	sted:	incomp	lete. e	lucati	onal tv	ically <	16 ins	structio	ons. sin	nulation	1					4	18 desi	ens wit	h FOM (KI	Ps/LUT) results (s	ome duplicates due	to multiple FPGA runs)	
author			ne. Last Name or unive					,		,,	,		,								1											sure of # of usable		
style / clone			ber or "forth", RISC, ac				tes: av	vail as as	ic & fnga	an asic	netlist :	Source	or a ha	rd cor	e withir	fnga ch	hin				1									(,		8/	
data size			ster size in bits		.,					,											1													
inst size			instruction size in bits																		1													
FPGA			nily for compile, place,	route & ti	ming. us	ually using	fastes	st nart gr	ade												1													
reporter			ne. Last Name	route a ti		duny dans	rustes	or bare 8	uuc												1													
comments			place, route & timing p	robloms																	1													
LUTS ALUT			nber of LUTs, ALUTs or		includin	g route-thr	115 & n	thorwis	unavaila	ahle											1													
Dff			nber of DFFs	thes asea	incraani	6 route till	u3 w 0	ALTICI WIS	. unavanc	JUIC											1													
LUT?			LUT. Altera ALUT. Acte	l Tile																	1													
mults			nber of multipliers/DSP		Ω multin	dier counts	divide	ad by tu	and rou	ndad un											1													
blk RAM			f block RAMs used, Xilin																		1													
Fmax			n primary clock speed f								ctact n	art has	t dia te	mn							1													
date			ompile, place & route;					Dest L	OCK COIIS	court, le	orear h	, Des	, are le	ip							1													
tool ver			ompile, place & route; : (uartus), Xilinx (ISE, V iv					and) as 8	diero Comi	:/I:boro\	tool	reion n	. makar								1													
MIPS /inst			DMIPS per instruction,												**						1													
clks/ inst			of clocks per instruction,										ue pro	ress0	13						-													
KIPS /LUT																					1													
KIPS/LUI		rigure of	merit, does not include	errects of	ıınemor	y capacity,	ııoatıı	ng point	ui instrui	Luon set	quanty										4													

Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado

number of unique instructions, conditionals count as one instruction, somewhat subjective abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir+, ,-indir; (indir), (indir+), (-indir), (indexed), abs-short/direct page, scaled

B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
VHDL or Verllog or System Verllog or schematic or gastes or Proprietary or Scala etc
umber of source files for compile, place, route & timing; includes test benches

top file for compile, place, route & timing run, multiple versions of same design distinguished here

does the compile, place, route & timing run include floating point?

H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)

is documentation provided? is there a compiler or assembler provided or available

maximum data address

maximum instruction address

number of registers in register file

umber of pipeline stages

year of first design activity last year for revisions or web page updates

econdary web address

anything special about the design

SOC src code

src files top file

tool chain fltg pt Hav'd max data

max inst

byte adrs

inst # adr modes # reg

pipe len

start year

secondary web link

note worthy