_uP_all_soft opencores or folder prmary link style / clone Dff 2 2 blk F 2 tool MIPS clks/ KIPS ven 0 src file top file by chai pt 2 dat inst ladrs start last secondary web FPGA status note worthy comments Small soft core uP Inventory ©2025 James Brakefield Opencore and other soft core proces or alpha Simon Teran, Jakas 8051 8 8 kintex-7- James tunred 1744 617 6 1 or alpha Simon Teran, Jakas 8051 8 8 **zu-3e** James area o 1424 645 6 111 ## 14.7 0.33 4.0 5.3 ALX verilog 32 oc8051_td Y yes N 64K 64K Y 242 ## v21.1 0.33 4.0 14.0 ALX verilog 32 oc8051_td Y yes N 64K 64K Y 8051 core includes several on-chip peripherals, like timers and counters course project, schematics only simple up with well done schematics schematic Md Badiuzzaman Pran MIPS 16 0.67 1.0 6bit proces WIP Peter Prikasky accum 16 ## v23.2 0.67 1.0 N 64K 64K N 16 2023 min Accum uP: PC, Accum, SR & IR res Excel macro simulator; imm, abs & indirect ad 6bit_relay_u schematic X Y vhdl 21 system Y asm N 8K 8K N 16 2021 2021 6bit up Aman Nijjar risc 16 artix7 35 James Unable to create vivad 6 "std 16-bit, 8 reg RISC, course project uses latches? Primitive RTL ## v23.2 1.00 2.0 educational, distinct from previous 16 combinatorial multiply and divide /inay Prabh James verilog error verilog 17 cpu N Y bit vhdl Vinay Prabhu accum 32 artix-7 James incomplete port map 6 ## v23.2 1.00 2.0 vhdl 16 processor N Y 64K 64K N 1 educational did both VHDL & verilog, different ISAs beta Steve Teal u-3e James area o 247 136 6 LX vhdl 6 pico_basiq Y yes N 64K 64K Y ! VHDL 1802 Core with TinyBASIC tiny Basic in ROM, Interrupts & DMA not imp 02-pico-bas 137 ## 21.1 0.80 1.0 42.2 X verilog 17 processor N 1.5M 15M 15M N 1
100 ## v21.1 1.00 1.0 vhdi 18 mips_mod Y yes N 4G 4G Y V Vhdl 6 top_level Y N 256 256 V 1 asic 24-bit RISC, course work 4bit up alpha Harshal Mitta RISC 2 zu-3e James area o 3535 2166 6 1 N 16M 16M N 17 big Dff count, multiple writes to register file beta Cairo University MIPS 32 32 zu-3e James very slow synthesis 6 1 airo University EE dept stopped run in synthesis N 256 256 Y 14 _cpu Brian Cheng accum 8 very basic simple & complete doc 145 ## g18.0 0.33 3.0 9.5 ALX B verilog 5 MC6809 Y yes N N 64K 64K Y 44 13 8 09 6309 beta Aleiandro Paz Schmidt 6809 8 8 arria-2 James Brakef 1680 2012 2015 6309 op-codes not implemented 309 6309 beta Alejandro Paz Schmidt 6809 8 8 kintex-7-3 James Brakef 1996 370 6 175 ## 14.7 0.33 3.0 9.7 ALX B verilog 5 MC6809 Y yes N N 64K 64K Y 44 13 8 2012 2015 6309 op-codes not implemented 09 6309 beta Aleiandro Paz Schmidt 6809 8 8 stratix-5 James Brakef 1711 A 133 ## q14.0 0.33 3.0 8.6 ALX B verilog 5 MC6809 Y yes N N 64K 64K Y 44 13 8 6309 op-codes not implemented 09_6309 beta Alejandro Paz Schmidt 6809 8 8 spartan7- James vivado 1592 366 6 100 ## v23.2 0.33 3.0 6.9 ALX B verilog 5 MC6809 Y yes N N 64K 64K Y 6309 op-codes not implemented does not match timing results of zynq+ does not match timing results of zynq+ 09 6309 beta Alejandro Paz Schmidt 6809 8 8 kintex-u3 James vivadd 1656 367 6 185 ## v23.2 0.33 3.0 12.3 ALX B verilog 5 MC6809 Y yes N N 64K 64K Y 6309 op-codes not implemented 6809 8 8 zu-3e James vivado 1716 367 6 370 ## v21.1 0.33 3.0 23.7 ALX B verilog 5 MC6809 Y yes N N 64K 64K Y 09_6309 beta Alejandro Paz Schmidt 2012 2015 6309 op-codes not implemented does not match timing results of zynq+ beta Aleiandro Paz Schmidt 6809 8 8 kintex-u3 James vivado 1595 367 6 200 ## v23.2 0.33 3.0 13.8 ALX B verilog 5 MC6809_ Y yes N N 64K 64K Y 09 6309 6309 op-codes not implemented does not match timing results of zynqstable Ulrich Riedel 300 ## 14.7 0.33 4.0 22.2 X vhdl 1 6805 ves N N 64K 64K Y 8hc05 6805 8 8 kintex-7-3 James Brakef 1112 6 2007 2009 68c05 & 68c08 very different Fmax stable Ulrich Riede 6805 8 8 zu-3e James vivado 1106 117 6 485 ## v21.1 0.33 4.0 36.2 X vhdl 1 6805 yes N N 64K 64K Y 101 ## 14.7 0.33 4.0 3.6 X vhdl 1 x68ur08 yes N N 64K 64K Y 164 ## v21.1 0.33 4.0 7.2 X vhdl 1 x68ur08 yes N N 64K 64K Y 8hc08 stable Ulrich Riedel 6808 8 8 kintex-7-3 James Brakef 2290 6 2007 2009 stable Ulrich Riedel 6808 8 8 **zu-3e** James vivado 1875 128 6 68c05 & 68c08 very different Fmax hc08 bit chapmar beta Rob Chapman, Steve forth 8 8 kintex-7-3 James Brakef 176 64 6 131 ## 14.7 0.33 1.0 245.5 ALX vhdl 10 stack_pro Y ourse work
 beta
 Rob Chapman, Steven
 forth
 8
 8
 zu-3e
 James vivadc
 132
 63
 6

 stable
 Mahesh Sukhdeo Palvi
 RISC
 8
 16
 kintex-7-3 James
 swapp
 1049
 6
 305 ## v21.1 0.33 1.0 762.2 ALX vhdl 10 stack_pro Y 1 370 ## 14.7 0.33 1.0 116.4 X verilog 28 top Y N 256 256 Y 24 oit_chapmar 1998 1998 course work it_piped_p 2013 2017 use Perl to generate ROM file ses Perl as assemble stable Mahesh Sukhdeo Palve RISC 8 16 zu-3e James vivado 1500 1822 6 1 500 ## v21.1 0.33 1.0 110.0 X verilog 28 top 2013 2017 bit_piped_pr es Perl as assemble use Perl to generate ROM file 6 A 1 500 ## v20.1 0.33 2.0 210.5 X verilog 11 cpu stable zu-2e 392 RISC 32 32 ## q18.0 0.67 1.0 system 1 TinyComp Y asm N Y 1K 1K N 13 tiny_up rria-5 James tiny LU 2007 2011 from Thacker's version. Un Cami a stable RISC 16 24 cyclone-4 James Brakef 1524 4 1 12 62 ## q17.0 0.67 1.0 27.4 A verilog top a2z 2016 2018 RISC 16 24 kintex-7- James replace Altera RAM wi 6 14.7 0.67 1.0 A verilog errors runs on Cyclone IV 393 ## q18.0 0.67 1.0 36.6 A verilog 7 de0_nano Y yes Y 64K 16M Y 306 ## q18.0 0.67 1.0 19.3 A verilog 7 de0_nano Y yes Y 64K 16M Y includes Altera project stable Simon Cool rria-2 James Brakef 7193 A 64 4 to 64 reg, 24-bit pc, no status reg RISC 16 16 stable Simon Cook yclone-4 James Brakef 10630 includes Altera project 4 to 64 reg, 24-bit pc, no status reg 4K intex-7-- James rom & 89 96 6 1 227 ## 14.7 0.67 2.0 855.5 AX verilog 1 acc2 Y yes N stable Juan Gonzalez accum 15 ar ??why LUT count different from agcnorn A 1 207 ## g13.1 0.33 1.0 63.1 ALX verilog 1 ae18 core ves N Y 4K 1M ae18 beta Shawn Tan PIC18 8 16 arria-2 James Brakef 1084 2003 2009 not 100% compatable negative edge reset "clock" zu-3e James vivado 954 501 6 208 ## v21.1 0.33 1.0 72.1 ALX verilog 1 ae18_core yes N Y 4K 1M PIC18 8 1 not 100% compatable aeMB beta Shawn Tan uBlaze 32 32 kintex-7-3 James Brakef 1018 354 6 3 131 ## 14.7 1.00 1.0 128.5 ALX verilog 7 aeMB_cor Y yes N 4G 4G Y 2004 2009 not 100% compatable beta Shawn Tan uBlaze 32 32 zu-3e James Brakef 997 434 6 3 250 ## v21.1 1.00 1.0 250.8 ALX verilog 7 aeMB_cor Y yes N 4G 4G Y not 100% compatable 69 ## 14.7 1.00 4.0 3.9 X vhdl 13 gecko65k Y N N N 1 176 ## 14.7 0.33 4.0 17.7 ALX verilog 2 ag.6502 yes N N 64K 64K Y f65k alpha Andre Fachat 6502 32 kintex-7-3 James Brakef 4424 873 6 extended 6502 AKA 65K with 16, 32 or 64 bit data ag_6502 beta Oleg Odintsov 6502 8 8 kintex-7-3 James Brakef 824 105 6 2012 2012 verilog code generation, "phase level accurate" 3732 1115 4 2 20 ## 14.7 0.66 1.0 3.5 X vhdl 5 AGC Y beta Dave Roberts Apollo Guidance Computer via 3-input NOR gate emulation accum spartan-3 James Brakef 2 32 ## 14.7 0.66 1.0 9.3 X vhdl 5 AGC Y 476 ## 14.7 0.33 3.0 281.6 X B vhdl 3 ahmes N Y 4K 72K N 11 org/h Apollo Guidance Computer via 3-input NOR gate emulation ecnorm beta Dave Roberts accum 15 15 kintex7-3 James Brakef 2252 1110 6 1962 2012 accum 8 8 kintex-7-3 James Brakef 186 100 6 N N 256 256 Y 15 1 2016 2017 bare CPU with no RAM stable Fabio Pereira 129 A 138 51 6 N N 64K 64K 16 298 ## q13.1 0.17 2.0 192.6 AX vhdl 1 cpu used in Cornell EE475 course zup/aizup stable Yamin Li, Wanming Cl RISC 8 1 rria-2 James Brakef MIPS/inst reduced due to few inst 318 ## 14.7 0.17 3.0 128.3 AX vhdl 1 cpu izup/aizup o stable Yamin Li, Wanming Ch RISC 8 16 kintex-7-3 James Brakef 1996 1998 used in Cornell EE475 course MIPS/inst reduced due to few inst stable Yamin Li, Wanming Ch RISC 8 intex-7-3 James Brakef 198 52 6 375 ## 14.7 0.17 2.0 157.9 AX vhdl 1 cpu asm N N 64K 64K Y 1 zup/aizup_pi kintex-7-3 James Brakef 136 90 6 kintex-7-3 James Brakef 136 55 6 zup/aizup si stable Yamin Li, Wanming Ch RISC 8 16 313 ## 14.7 0.17 8.0 48.1 AX vhdl 1 cpu asm N N 64K 64K Y 16 used in Cornell EE475 course MIPS/inst reduced due to few inst RISC 8 8 313 ## 14.7 0.17 8.0 48.1 AX vhdl 1 cpu asm N N 64K 64K Y 16 stable Yamin Li, Wanming Ch 1996 1998 used in Cornell EE475 course zup/simple_8 similar to mica roprietar Altium partan-3 Altium 416 211 4 3326 1776 4 0.33 2.0 19.8 ALX proprietary 1.00 1.0 15.0 ALX proprietary Y yes N Y 256 4K Y Y yes N N 4G 4G Y 2004 2017 CR0140.pdf, CR01 frozen, asm, C, C++, schem, VHDL & V clock is 50MHz, #s for other fpgas
2004 2017 CR0140.pdf, http://frozen, asm, C, C++, schem, VHDL & V clock: 50MHz, opt mult/div, #s for other fpga ium/TSK169 PIC16 8 ium/TSK30 proprietar Altium partan-3 Altium 1 50 ium/TSK51/ roprietar Altium 8051 8 1890 482 4 0.33 6.0 1.5 ALX proprietary Y yes N N 64K 64K Y 2004 2017 CR0140.pdf, CR01 frozen, asm, C, C++, schem, VHDL & V clock is 50MHz, #s for other fpgas partan-3 Altium tium/TSK80x proprietar Altium Z80 8 8 2004 2017 CR0140.pdf, CR01 frozen, asm. C. C++, schem, VHDL & Viclock is 50MHz, #s for other fpgas simplified OpenRISC 1000 stable Ultra Embedded OpenRISC 32 2012 2015 tor32 xilinx S3 primitives tor32 lite intex-7-3 James Brakef 1928 1250 6 236 ## 14.7 1.00 2.0 61.3 ALX verilog 7 altor32 Y yes N Y 4G 4G Y stable Ultra Embedded 2012 2014 ic simplified OpenRISC 1000, no pipel ne xilinx S3 primitives 194 ## 14.7 0.67 1.0 437.1 ALX vhdl 7 top some N N 64K 64K Y alpha Andreas Hilvarsson RISC intex-7-3 James Brakef 298 78 6 lightweight CPU minimal features, uses generics for configur wcpu 377 77 6 194 ## 14.7 0.67 1.0 345.5 ALX vhdl 7 top some N N 64K 64K Y RISC 1 maximal features (additional inst) alpha Andreas Hilvarsson intex-7-3 James Brakef lightweight CPU lwcpu 2009 201 stable Conor Santifort ARM7 intex-7-3 James Brakef 6409 2351 6 2 82 ## 14.7 0.75 1.0 9.6 ALX verilog 25 a23_core Y yes N 4G 4G Y 80 10 168 ## v21.1 0.75 1.0 40.7 ALX verilog 25 a23_core Y yes N 4G 4G Y 80 no MMU, shared cache 2048 LUTs used as single port RAM James area o 3105 1857 6 no MMU, shared cache stable Conor Santifor u-3e nber stable Conor Santifort ARM7 12450 3502 6 2 98 ## 14.7 1.05 1.0 8.2 ALX verilog 25 a25_core Y yes N 4G 4G Y 8C no MMU 4330 LUTs used as RAM stable Conor Santifort ARM7 intex-7-3 James Brakef 6103 6 18 127 ## v18.2 1.05 1.0 21.8 ALX verilog 25 a25 core Y yes N 4G 4G Y 80 no MMU nher u-3e James area o 5066 2382 6 20 175 ## v21.1 1.05 1.0 36.4 ALX verilog 25 a25_core Y yes N 4G 4G Y 80 stable Conor Santifort ARM7 no MMU stable Alberto Moriconi stack 32 8 ased on mic-1 by Andrew Tanenbaur 36-bit uCode, usually Java virtual machine intex-7-3 James Brakef 1164 choice of Im32, aeMB, mor1kx or or11 full system has network of cores noc-mpsoo mature Alireza Monemi uBlaze 32 3 -noc-mpso u-3e 6 3 1 333 ## v21.1 1.00 1.0 308.9 X Y verilog 90 aeMB_top Y yes N 4G 4G Y choice of Im32, aeMB, mor1kx or or11 full system has network of cores 4 4 47 46 ## Q13.1 1.00 1.0 1.3 A Y System 83 amyLosse v 4 4 47 46 ## Q13.1 1.00 1.0 1.3 A Y System 85 a0486 Y Ves 4G 4G Y Ves 4G 4G Y Ves 4G 4G Y Ves 4G 4G Y Ves 4G 4G Y Ves 4G 4G Y Ves 4G 4G AG Y Ves 4G AG Y Ves 4G AG AG Y Ves 4G beta Aleksander Osma x86 32 8 cyclone-4 James Brakef 36094 2014 2014 0486 complete 486, SoC configuration Henry Wong thesis at U.Toronto, also youtub 0486 beta Aleksander Osman x86 32 8 zu-2e James Brakef altera avalon IC 6 ## v20.1 1.00 1.0 2014 2014 complete 486, SoC configuration non-SoC, no MMU, not superscalar beta Sorgelig x86 32 8 zu-3e James Brakefield 1.00 1.0 A Y system 85 ao486 Y yes 4G 4G Y complete 486, SoC configuration mister version of ao486: reworked with many 068000 beta Aleksander Osman 68000 16 16 arria-2 James Brakef 3479 A 6 169 ## q13.1 0.67 4.0 8.1 A Y verilog 1 ao68000 or yes N 4G 4G Y uses microcode, instruction prefetch buffer A 2 43 57 ## q18.0 0.67 4.0 0.5 A Y verilog 22 aoOCS pm yes N 4G 4G Y beta Aleksander Osman 68000 16 1 arria-2 James Brakef 17852 uses ao68000 core, Amiga chip set en Wishbone Amiga OCS SoC 4 2 67 45 ## q18.0 0.67 4.0 0.3 A Y verilog 22 aoOCS pm yes N 4G 4G Y oocs beta Aleksander Osman cyclone-1 James Brakef 26009 uses ao68000 core, Amiga chip set en Wishbone Amiga OCS SoC 68000 16 16 4 2 65 ## q10.1 0.67 4.0 6 ## 14.7 1.00 1.0 A Y verilog 22 aoOCS om yes N 4G 4G Y
A Y verilog 22 aoOCS om yes N 4G 4G Y beta Aleksander Osman cyclone-2 Aleksander O 26227 uses ao68000 core, Amiga chip set en Wishbone Amiga OCS SoC beta Aleksander Osman 68000 16 16 intex-7-3 James altera pimitives uses ao68000 core, Amiga chip set en Wishbone Amiga OCS SoC beta Aleksander Osman MIPS 32 kintex-7-3 James Brakef 5307 6 4 9 129 ## 14.7 1.00 1.0 24.2 AX verilog 19 aoR3000 Y yes N 4G 4G Y MIPS R3000A compatible, has MMU moved declarations forward or3000 beta Aleksander Osman MIPS 32 32
 zu-3e
 James high F
 4199
 2520
 6
 4
 8
 175
 ##
 v21.1
 1.00
 1.0
 41.8
 AX
 verlog
 19
 aconsisted
 N
 4G
 4G
 4G
 Y

 cyclone-V
 Gunnar von Boehn
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V
 V 5 2014 2015 MIPS R3000A compatible, has MMU moved declarations forward pollo 68080 proprieta Gunnar von Boehn 68000 8 16 cyclone-V Gunnar von Boehn 2012 2022 sells Amiga card, "68080" with 64-bit claims very fast FPGA versions 6502 8 8 kintex7-3 James Brakef 1416 654 6 8.5 159 ## 14.7 0.33 4.0 9.2 AX Y vhdl 19 de2_top Y yes N Y 64K 64K Y pple2fpga stable Stephen A Edwards emulation of Apple II computer replaced Altera PLL with stub pple2fpga stable Stephen A Edwards 6502 8 8 8 zu-3e James vivado 1238 706 6 7 195 ## v21.1 0.33 4.0 13.0 AX Y vhdl 19 de2_top Y yes N Y 64K 64K Y 2007 2022 emulation of Apple II computer replaced Altera PLL with stub stable Thorn Aitch kintex-7-3 James Brakef 4071 6 2 10 97 ## 14.7 1.00 1.0 23.7 ALX verilog 21 top Y yes N 4G 4G Y clone of Hitachi SH-2 quarius SuperH-2 32 16 project seems to have stalled stable Thorn Aitch SuperH-2 32 16 **zu-3e** Ja ARC 32 16 proprietary zu-3e James vivado 3563 1384 6 2 16 147 ## v21.1 1.00 1.0 41.2 ALX verilog 21 top Y yes N 4G 4G Y clone of Hitachi SH-2 uarius project seems to have stalled Y yes 4G 4G for ASIC use, FPGA versions avail proprietar Synopsys 1.0 proprietary several families each with options M_Cortex_ #### Y yes Y ASIC ARM ARM A53 64 3 6000 asic ises pro-rated LC area dual issue, includes fltg-pt & MMU & caches Y yes Y 4G 4G Y 80 RM Cortex A ASIC ARM ARM A9 32 16 arria V altera 4500 #### 2.50 1.0 583.3 asic 2012 uses pro-rated LC area dual issue, includes fltg-pt & MMU & caches roprietar ARM 1.00 1.0 105.3 AX proprietary Y yes N 4G 4G Y ARM M1 32 16 virtex-5 ARM 65nm 1900 200 16 3 2007 RM Cortex M0, M1 & M3 avail for FI see xilinx Xcell64 RM Cortex rproprietar ARM ARM M1 32 16 1.00 1.0 X encrypted Y yes N 4G 4G Y free use on Xilinx Vivado, encrypted RTL, uses Digilent A7 or S7 board, AIX bus interfa 2019 RM_Cortex_F 600 asic system 23 Y yes Y 4G 4G Y 80 ASIC ARM ARM R5 32 16 asic Xilinx 1.0 uses pro-rated LC area real-time interrupt handling rm harris te. simulation David Harris ARM 32 32 courseware to go with book both VHDL & System Verilog ARM 32 32 ar-3e James LUT R4 2360 4815 6 200 ## \v21.1 1.00 1.0 84.7 | system 6 ARM_Mul Y | yes Y | 46 46 Y | 16 arm_harris e. simulation David Harris only a few op-codes also has book figures & course slides from "Digital design and computer are single cycle,

uP_all_soft	opencores or	author.	style /	ra z ; sz	rnc.	repor com	LUTs	D# 2	활 blk F	g tool	MIPS clk	s/ KIP:	S ven	Src #sr	to to	fltg 3	max max b	yte 5	adr #	pip	start last	secondary web	makaadb	
older	prmary link status	author	clone	dat si	FPGA	ter ents		Dff 5			MIPS clk /inst in			ode file		pt 🖺		4	mod re	- lon	year revis	link	note worthy	comments
rusian 2a vlsi	https://github.com/0xD5	ruslan Samy Attal	arm	32 32		James LUT R. James multic					1 1.00 1				il ARM_Sing Y yes arm_core Y yes				1 2		2019		from "Digital design and computer and ASIC project, has yet & yes connection	multi-cycle original ARM/Acorn, external caches
lu .	https://opencores.org/pr	Jonathan Masur	arm	32 32	zu-3e	James altera	primitive	s 6		## v21.1	1.00 1	.0	A	vhdl 12	cpu Y yes	Y	4G 4G	Y 8			2014 2014		ARMv3 ISA, clones early ARM process	ors in functionality
9-soft-cpu	https://github.com/risclit	Li Xinbing		32 32		James Braket					1.00 1			verilog 4	risclite_m: Y yes	Y	4G 4G	Υ			2020		ARMv4-compatible CPU core	no mult, interrupts or reg banks
9-soft-cpu 9-soft-cpu	https://github.com/risclit	Li Xinbing Li Xinbing	ARM9	32 32		James Brakef James Brakef					1 1.00 1 1 1.00 1			verilog 4	risclite_m: Y yes arm9_con Y yes	Y	4G 4G	Y	-	+	2020 2020		ARMv4-compatible CPU core ARMv4-compatible CPU core	no interrupts or reg banks Dhrystone value: 1.2 DMIPS/MHz
-cpu	https://github.com/navid	Navid Adelpour	ARM	64 32	2	Junies Braker	3314	1137 0	1 10	## VL1.1	1.00	42		verilog 14	cpu Y yes	N	4G 4G	Υ	3	32	2018 2018		both single cycle & pipelined versions	64-bit registers & memory interface
v4_uarch	https://github.com/grant	Grant Wilk	ARM9	32 32	max10	Grant Wilk	2860	4	5	## q18.0	1.00 1	.0 17	.5 A		Y yes	N	4G 4G	Υ	1	16	2020	https://grantwilk.c	custom uarch for the ARMv4 ISA on Ir	course work, top level is schematic
4_uarch 5-cpu	https://github.com/grant	Grant Wilk	ARM9 arm	32 32	zu-3e	James Braket	field	6		## v21.1	1 1.00 1 1 1.00 1	.0	A	vhdl 18	Y yes	N N		Y	1 1	16	2020	https://grantwilk.c	custom uarch for the ARMv4 ISA on Ir	course work, Quartus project reg file: 2 we's, 4 read ports, refs Harris & Har
mis	https://github.com/takar	hooray Sudharshan Sundaram	RISC	16 16	zu-3e	James does r			ved sync reset	## V24.1	1 1.00 1		- ^	system 48	top Y yes main_test Y asr	n N		N 1			2018 2020	https://www.vout	Armv5 single-cycle processor simple, educational uP with decent vi	vivado project
	https://m-labs.hk/experin	Sébastien Bourdeaudu	riscv	32 32	2								Х	Y rusthdl	Y yes		4G 4G	Υ			2016 2025		ctrl sys 4 quantum info experiments	rust 2 verilog; vex-riscv, mor1kx & lm32 suppo
18		Lauri Isola	accum			James xilinx			4 35 10	## v22.2	2 1.00 1	.0 33		Y vhdl 14	top Y asr	n N Y	16K 16K				2018 2021		Application-Specific Instruction set Pr	missing prog & data mem, missing mult
8		Lauri Isola Sotiriou		32 38		James xilinx			4 35 10		2 1.00 1 7 1.00 1				asip38 Y asr			N 3	1 4		2018 2021 2002 2009		Application-Specific Instruction set Pr DLX	
a a		Sotiriou		32 32		James dated					1.00 1		/ ^	verilog 10	DLX_top Y yes		4G 4G	_			2002 2009		DLX	compiled sync version compiled sync version
2K		Stephan Nolting	RISC			James 48 LU			1 4.5 15	## 14.7	7 0.80 1	.0 75	.9 ALX	vhdl 19	ATLAS_2K Y asr	n N Y	64K 64K			8	2013 2015		ARM thumb like inst set	has MMU & full SOC features
2K		Stephan Nolting	RISC	16 16		James 40 LU									ATLAS_2K Y asr						2013 2015		ARM thumb like inst set	has MMU & full SOC features
ore		Stephan Nolting	RISC	16 16		Stephan Nolt			1 11 8	1 ## 14.7	7 0.80 1	.0 27	.0 ALX	vhdl 19	ATLAS_2K Y asr	n N Y	64K 64K	M 8	0		2013 2015		ARM thumb like inst set	has MMU & full SOC features has MMU & full SOC features
core		Stephan Nolting Stephan Nolting	RISC			Stephan Nolt James Braket		1364 4 269 6	1 20	## v14.1	0.80 1	.0 286	.2 AX	vhdl 8	ATLAS_2K Y asr ATLAS_CP Y asr	n N Y	64K 64K	Y 8	0	8	2013 2015 2013 2015		ARM thumb like inst set ARM thumb like inst set	non-MMU & full SOC features non-MMU version
ore	https://opencor beta	Stephan Nolting	RISC		zu-3e	James Braket		285 6	1 33	8 ## v21.1	0.80 1	.0 436	.4 AX	vhdl 8	ATLAS_CP Y asr	n N Y	64K 64K	Y 8	0		2013 2015		ARM thumb like inst set	non-MMU version
	https://fr.wikive stable	Juergen Sauermann		8 16		3 James clock			1 10 5	## 14.7	7 0.33 1	.0 6	i.3 X	Y vhdl 37	avr_fpga_Y yes	N	64K 64K	Y 1	.7		2017 2017		several projects using avr core	uses Sauermann core
a8_pon		Juergen Sauermann	AVR	8 16		James Clock			1 11 5	8 ## 14.7	7 0.33 1	.0 6	i.0 X	Y vhdl 37	pacman_N Y yes	N	64K 64K	Y 1	.7		2017 2017		several projects using avr core	uses Sauermann atmega16 core
_atmega ire	https://opencor beta https://opencor stable	Gheorghiu Iulian Rusian Lepetenok	AVR AVR	8 16		James Braket James Braket	1366	116 6		9 ## v21.1 7 ## 14.7	0.33 1	.0 43		verilog 9 verilog 15	mega_cor Y yes	N	64K 128K	Y 7			2018 2019 2002 2017	nttps://git.morgot	configurable AVR processor w/8 confi VHDL core also	gurations
re	https://opencor stable		AVR	8 16	zu-3e	James Braket	1624		25	## v21.1	0.33 1	.0 50).8 X		avr_core Y yes	N	64K 128K	Y 7	2 3		2002 2017		VHDL core also	
ou	https://github.com/nanar	nanamake Nanamaru	avr	8 16		nanamake Na	1845		1 6	## q14.0	0.33 1	.0 11	.4 A	verilog	Y yes	N	64K 128K	Y 7	2 3	32	2018		quartus project & report files	2nd version with data & prog mems
oga		Juergen Sauermann	AVR			James Braket		6			7 0.33 1				cpu_core Y yes						2009 2010		extended lecture on FPGA uP design	anticotar and data to the
ga	https://opencor stable	Juergen Sauermann	AVR AVR	8 16	kintex-7-	James Braket James Braket	1877	6			7 0.33 1 1 0.33 1			Y vhdl 20 vhdl 20	avr_fpga Y yes	N N	64K 128K	Ý 7	2 3		2009 2010	nttps://fr.wikivers	extended lecture on FPGA uP design extended lecture on FPGA uP design	missing module in atmega8_pong_vga
iga iga	https://opencor stable	Juergen Sauermann Juergen Sauermann	AVR	8 16	zu-se zu-se	James Braket	1877	6	1 6	## V21.1		.0	X	Y vhdl 20		N N		y 7	2 3	32	2009 2010	https://fr.wikivers	extended lecture on FPGA uP design	missing module in atmega8_pong_vga
)		Strauch Tobias	AVR		kintex-7-	James 2 slot	1554	6			7 0.33 1			vhdl 10	avr_core_om yes	N	64K 128K	Y 7	2 3		2010 2012		hyper pipelined (eg barrel) AVR	
		Nick Kovach	AVR	8 16	kintex-7-	3 James Braket	174	6	41	8 ## 14.7	7 0.33 1	.0 792	.2 X	verilog 1	rAVR Y yes	N	64K 64K	Y 1	7	4	2010 2010		Reduced AVR Core for CPLD	not a full clone, doc is opencores page
u yx61core	https://github.c/ stable	Sung Hoon Choi Andreas Hilvarsson	AVR	8 16	zu-3e	James Braket James Braket	neld 1242	6	10	## v21.1	0.33 1 0.33 1	.0 51	5 Y	vhdl 15	mcu_core yes	N N		Y 7	2 3	32	2019			
~01COL	https://opencor stable		AVR	8 16		6 James missir		6		8 ## 14.7		.0 45	i.3 X	vhdl 14	A90S1200 ve	N	64K 128K	1 / Y 7			2008 2009		both A90S1200 & A90S2313	inserted fake inst ROM
	https://opencor stable	Goran Devic	Z80	8 8	cyclone-2	Goran Devic	2084	4	29 1	## q11.1	1: 0.33 1	.0 3	.0 AX	verilog 24	z80_top_c Y yes	N N	64K 64K	Υ			2014 2020	https://github.con	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spe
	https://opencor stable	Goran Devic	Z80	8 8			1186	6	2-	## 14.7	0.33 1	.0 6	.8 AX	verilog 24	z80_top_d Y yes	N N	64K 64K		+		2014 2020	https://github.con	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Sp
	https://opencor stable https://opencor stable	Goran Devic Goran Devic	Z80 Z80	8 8	spartan-6 zu-3e	Goran Devic	1819 1761	365 6			0.33 1 0.33 1		7.7 AX	verilog 24	z80_top_c Y yes z80_top_c Y yes	N N	64K 64K	Y	++		2014 2020 2014 2020	nttps://github.com	gate level reverse eng'd Z80 gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Sp Complete implementation of a Sinclair ZX Sp
		Bernd Paysan	forth	16 5		6 James Braket		6			7 0.67 1		.7 AX	verilog 15	b16 Y yes	N	64K 64K				2002 2017	https://github.con	two versions: one/15 source files, der	
		Bernd Paysan	forth	16 5		James Braket	field	6			0.67 1	.0	AX	verilog 1	b16-small Y yes	N	64K 64K	N			2002 2019		two versions: one/15 source files, der	
	https://github.com/jecelj	Jecel de Assumpcao Jr	risc	8 8	cyclone5	Jecel de Assu	29	A		3 ##	0.17 4		.5 AGLX	schem: 17	baby8cpu Y asr	n N	64K 64K	Y	1		2024	https://mdpi-res.c	minimal 8-bit uP with 16-bit adrs	schematic, verilog & system verilog
	https://github.com/jecelj	Jecel de Assumpcao Jr Jecel de Assumpcao Jr				Jecel de Assu		4	4 5	8 ##	0.17 4	.0 51	1 AGLX	schem 17	baby8cpu Y asr baby8cpu Y asr	n N	64K 64K	Y	1 1		2024	https://mdpi-res.c	minimal 8-bit uP with 16-bit adrs minimal 8-bit uP with 16-bit adrs	relatively low uniform Fmax micro-coded: mcpu has best figure of merit
	https://github.com/jeceli	r Jecel de Assumpcao Jr						4		3 ##					baby8cpu Y asr				1		2024	https://mdpi-res.c	minimal 8-bit uP with 16-bit adrs	ASIC & FPGA stats for risc-v, baby8 & soft up
	https://github.com/jecelj	Jecel de Assumpcao Jr				Jecel de Assu	31	6							baby8cpu Y asr				1		2024	https://mdpi-res.c	minimal 8-bit uP with 16-bit adrs	stats for several soft uP 4 FPGA/ASIC version
sc		John Rible	RISC			3 James Braket	468	6			7 0.33 2				qs5_mix Y		64K 64K				1997 1999	http://www.sandg	part of a three class course	memory rd/wt & ALU per clock
C	http://www.san stable	John Rible Justin Rajewski	RISC	8 16	zu-3e zu-3e	James Braket	249	6	28	## V21.3	1 0.33 2	.0 189	1.3 X	verilog 1	qs5_mix Y	N	64K 64K	Y 1	5	8	2018 2018	http://www.sandg	part of a three class course 16 inst, scrapped web page, 98 lines of	memory rd/wt & ALU per clock of verilog, no call/rtn, bare core, excellent exar
imd-up	https://github.c stable	Tingyuan Liang	RISC	16 18		James Braket	1369	259 6	7	## v23.2		.0 39	0.1	verilog 5	cputop Y	N Y	1K 1K	4	7	8	2018 2022		simple SIMD processor in Verilog	compiled via Cadence to ASIC layout
2	http://finitron.c beta	Robert Finch		8 8	kintex-7-	3 James Braket	619	6	19	## 14.7	7 0.33 4	.0 26	i.2 X		bc6502 yes		64K 64K				2012 2012			bare source
ter un	http://finitron.c beta	Robert Finch		8 8		James vivado		6	28	## v21.1	1 0.33 4	.0 40).4 X	vernog 10			64K 64K	Υ		-	2012 2012			bare source
ter_up	https://github.com/hnee	Paul Kappmeyer Humberto Silva Naves	accum	8 8		7 James more	than one	clock		++-	+	-	Δ.	schem: 5	computer asr	n N		v	+	+	2021 2015 2019		Digital schematic, Ben Eater uP Ben Eater's 8-bit breadboard compute	TTL components
ter_up	https://github.com/aiitho	Ajith Thomas	accum	8 8	1						1 1	+	1	vhdl 27	test_cpu Y asr				0	+	2020		based on Ben Eater's tutorial on build	
ater_up	https://github.com/XarkL	Ken Jordan	accum	8 8		- James Braket	164	137 6	10	## v23.2	2 0.33 2	.0 100		vhdl 6	system Y asr	n N	256 16	Υ			2015 2019	https://eater.net/	Ben Eater's 8-bit breadboard compute	er
ter_up	https://github.com/JetSta	XarkLabs		8 8	1				\Box	$+$ \square	$\perp \top$	#	\Box		computer Y asr	n N	256 16	Υ	$+$ \top		2015 2019	https://eater.net/	Ben Eater's 8-bit breadboard compute	
	https://www.cl. mature http://www.clifl stable		MIPS	8 3	kintov.7	3 James Braket	422	-	34	## 147	7 0.01 4	.0 3	10 v		mipstop Y yes cw6671 Y yes			Y	8 3	32	2012 2017	https://github.com	Bluespec Extensible RISC Implementa no accum, data pointer and bracketed	CHERI (Capability Hardware Enhanced RISC I
	http://www.clifl stable			8 3		James Braket		6			1 0.02 4		A	B vhdl 4	cw6671 Y yes	N N	64K 64K		8		2003 2003			internal 1-byte data cache doubles performa
	http://www.clifl stable					James Braket					1 0.01 4		.1 X	B vhdl 4	cw6670 Y yes	N N	64K 64K	Y	8		2003 2003		no accum, data pointer and bracketed	
	https://github.com/howe	Richard Howe	accum	16 16	spartan6	James Braket					0.67 51		1.1 X	vhdl 6	top Y	N	2K 2K	N 1	5		2020 2024		bit serial, 16-bit uP, very simple	supports Forth
al al	https://github.com/howe	Richard Howe	accum			James area o					0.67 51			vhdl 6			2K 2K				2020 2024	https://hackaday.	bit serial, 16-bit uP, very simple	supports Forth
	https://github.com/howe	Richard Howe	accum			James speed					0.67 51			vhdl 6 vhdl 6			2K 2K 2K 2K				2020 2024		bit serial, 16-bit uP, very simple bit serial, 16-bit uP, very simple	supports Forth
al al	https://github.com/howe	Richard Howe	accum			James area of James errors					0.67 51		7 o.d	vhdl 6	top Y		2K 2K				2020 2024		bit serial, 16-bit uP, very simple bit serial, 16-bit uP, very simple	supports Forth supports Forth
ial	https://github.com/howe	Richard Howe	accum		zu-3e	James errors	init bkRA	M 6			1 0.67 51			vhdl 6			2K 2K				2020 2024	https://hackaday.i	bit serial, 16-bit uP, very simple	supports Forth
		Brendan Bohannon	RISC		kintex-7-	3 James syntax	x errors	6			7 1.00 2			verilog 34	exunit Y		4G 4G		9 1		2017 2018		128-bit memory path	based on SH-4, work suspended
	https://opencor stable	Al Williams		16 16		3 James remov					7 0.67 1			Y verilog 16			4K 4K				2009 2010		derived from Caxton Foster's Blue	http://www.youtube.com/watch?v=dt4zezZ
ga	https://github.com/Gecki	Jaime Centeno Stan Drey	accum DSP	16 16		James need to James Braket					0.67 1		X LO X		system Y bobcat_cc Y	N	4K 4K 64K 64K	N 1	8		2020 2023 1998 2000		gate level png's, simulator exe	dead web links
kcpu	https://opencor beta		mem	8 3		3 James Braket	1622	6	43.	## 14.7	7 0.08 2	.0 157	.2 X	verilog 1	brainfuck_cpu	N Y		+	8		2014 2015	http://www.cliffor	Touring machine like, 2ndary link is an	adj prog & data mem size, terrible name
-,		Yichun Ma		32 32		James Braket		A	2 5	8 ## q18.0	1.00 1	.0 40).2 A		sc_computer	N			3	32	2016 2016		learning, single cycle uP	
	https://github.c stable	Yichun Ma	RISC		kintex-7-	3 James altera	primitive			## 14.7	7 1.00 1	.0	A	verilog	sc_computer	N	4G 4G		3	32	2016 2016		learning, pipeline uP	
h		Brendan Bohannon	CISC			James Braket					2 1.00 2				9 topunit Y yes		2301 2301	Y 6	,		2018 2024	https://www.yout	64-bit regs, 16x inst, 48-bit VM	BJX2 is superset of BtSR1, 4 data sizes
ch		Brendan Bohannon Brendan Bohannon	CISC	64 16		James Braket James Braket		##### 6		## v24.2 ## 14.7	1.00 2	.0 1		verilog 14	9 topunit Y yes		256T 256T 64K 64K				2018 2024 2018 2024	https://www.yout	64-bit regs, 16x inst, 48-bit VM is BtSR1, msp430 like, fltg-pt defined	BJX2 is superset of BtSR1, 4 data sizes 3 data sizes, no (R++) or (R) modes
rch 3	https://gitnub.cj beta	Myron Plichota	forth	16 18		James Braket Myron Plicho		6	10 16		1.00 1	.ə 23	1.5 A		bsrexunit Y yes Bugs18_St Y asr	n N	64K 64K	r 6	9 3	2	2018 2024		is BtSR1, msp430 like, fltg-pt defined Four bit op-codes, Python assembler	3 data sizes, no (R++) or (R) modes full set of RTL SOC devices
achine	https://github.o mature	cOpperdragon	forth	8 8		James Braket		6			7 0.33 2	.0 129	0.3 AX	vhdl 7	bytemachome	N N	4K	N 1	0	+	2016 2017		top is Altera schematic	results are for 2016 bare core
	https://opencor stable	Jsauermann	accum		spartan-3	3 James Braket		4	16 5	## 14.7	7 0.33 1	.0 10).7 X	vhdl 22	Board_cpmiryes	N	64K 64K	Υ		5	2003 2012		8080 derivative, optional UART, 8-bit	xilinx 4K RAM primitives
0	https://www.sci stable			16 16		3 James Braket	510	6	27	## 14.7	7 0.67 4	.0 88	3.9 X	vhdl 1	core Y asr	n N	64K 64K	N 2	0	8	2003		graphics capability	clock/2 and six phases
_mister	https://github.com/Grabi	Grabulosaure	c2650	8 8		lanc :	H.J	266	$HH\bar{-}$	H			A	Y vhdl, V 39	sys_top Y	N	32K 32K				2018 2020	https://en.wikipec	clone of Signetics 2650 uP	based on the IBM 1130, Altera project & PLL
	https://github.com/isovic	Ivan Sovic	accum	16 16		Ivan Sovic James no los	580 303		35		0.67 3		X I.3 X	vhdl 17	mc3pu Y asr Cpu_black Y asr	n N	64K 64K	2			2013 2015 2013 2015		Spartan3: 268FF, 580 4LUT; 22 inst, 8	reg, 3clks/inst, 65K wds, asm uses internal tri-states
	https://github.com/isovic		accum	8 8		James Braket		234 6						vhdl 25	C88 Y acr		8 256				2013 2015		large state enumeration only 8 memory locations	used 3658 Dff. doesn't infer block or LUT RAN
	https://github.co alpha	Daniiel Bailey		8 8	spartan-3	James Dff ge	2664	4	2 5	## 14.7	7 0.33 1	.0 6	i.7 X	vhdl 25	C88 Y asr	n N	8 256	Y 1	.0	8	2015 2015	https://www.yout	only 8 memory locations	used 3785 Dff, doesn't infer block of LOT RAN
c	https://energes.	Al Williams	accum	13 12		3 James Braket	557	4	7	## 14.7	7 0.30 1	.0 38	3.5 X	verilog 16	vtach Y asr		100 100				2013 2019	https://www.cs.di	CARDboard Illustrative Aid to Comput	3 digit BCD arithmetic
51		r CAST Inc		8 8		CAST I 820 sl				## 12.1				proprietan			64K 64K						Cast has uP related IP	several versions, FPGA kits

folder	opencores or prmary link status	author	style / sp 2	S FPG	GA repor ter		LUTs ALUT Dff	mults PIII	r F	tool ver	MIPS c	inst /LU	S ven JT dor	o src code	file top file		htg P m pt P d		te iii	adr # mod reg		tart last revis	secondary web link	note worthy	comments
1 6	https://github.com/Engin	engineersbox	arm 16 1	16 sparta	tan-7 James	Brakefiel	d	6	#	# v22.1					10 manual_c		N 6		I	8	3	2022		very little	Digital schematic, VHDL & verilog
		Brad Eckert	forth 16 1	16 sparta	tan-3 James	Brakef	681	4	83 #	# 14.7	0.67	2.0 4:	L.O AX	B vhdl	16 cd16			8K 8M				003 2003	http://web.archi	Spartan-3 block RAM	bare core
5	http://anycpu.o stable	Brad Eckert	forth 16 1	16 sparta	tan-3 James	Brakef	618	4	7 31 #	# 14.7	0.67	2.0 16	5.9 AX		16 demosoce			8K 8M	1	\perp	20	003 2003	http://web.archiv	Spartan-3 block RAM	includes stack RAMs & some inst RAM
160	https://github.com/jadels	Jan Adelsbach	cdc160 12 1	12		\vdash	_	+++	+	-			_		2 cdc160			K 4K	64	-	\perp	2015		Footh to colored and	
	https://github.com/cbiffle	Cliff L. Biffle Brad Eckert	forth 16 1 forth 18 1	I Serie	-7-1 James	DEE au	1982	6	5 127 "	# 1/21 1	0.00	10 5	4 6 7 8 41	haskell	23 men art	-		4K 64K 1	N 23	 . .	20	018 2018	nttps://clash-lan		e alu inst is ucoded, some missing ops
4	https://github.com/bradle	Brad Eckert Brad Eckert	forth 18 1 forth 18 1				1982		2 106 #	# V21.1	0.80	1.0 5	L4 PAIVIL	verilog	33 mcu_arty 33 mcu	r yes	N 6	4K 64K 1		16	1	2021		verilog, .f &.c code; fpga project files	
1	https://github.com/bradle		forth 18 1	16 atriv	-7-3 James -7-3 James	DEE ON	1995	6	5 175 #	## V21.1	0.80	1.0 7	A AYMI	verilog	33 mcu_arty	V voc	N 6	4K 64K 1				2021		verilog, .f &.c code; fpga project files verilog, .f &.c code; fpga project files	may SOC -2 speed grade
1		Brad Eckert			e James		2196 221	1 6	5 250 #	# v21.1	0.80	1.0 91	.1 AXMI	verilog	33 mcu_arty	Y ves	N 6	4K 64K I			5	2021		verilog, if &.c code; fpga project files	max 30c, -3 speed grade
6502	http://www.aholme.co.ul		6502 8 8		tan7- James		514 76	7 6	200 #	# v23.7	0.33	4.0 3	2.1 X	Y verilog	5 chip_6502	Y yes	N 6	4K 64K		"	+	2016	http://www.ahol		s also author of two Forth TTL machines
302		Carsten Elton Sørenser	RISC 8		x-7-3 James		modules		#	# 14.7	-		-1-"	verilog	28 chip8	γ ,	N O		\top		20	013 2018	https://en.wikipe	Verilog implementation of the Super	https://www.zophar.net/pdroms/chip8/chi
c_HP_ca		Brian Nemetz	accum 56 1		x-7-3 James		1750	6	3 233 #	# 14.7	0.17	10.0	2.2 X	vhdl	15 classichp	Υ	N 3	0 4K I	v 40) 7		012			includes LED display driver & UART, for Papi
mips	https://github.com/Kazav	Xavier Yuhan Liu	mips 32 3	32 artix-			2463 128	9 6	#	# v2017	1.00	1.0	Х	verilog	30 top	Y yes	N 4	G 4G '		32		017 2024		Minisys-1 ISA, pipelined and non-pipe	English RTL, comments in Chinese
core:	https://github.com/classy	Andreas Schweizer	AVR 8 1	L6 sparta	tan-3 Andrea	as Schw	358	4	164 #	# 14.7	0.33	1.0 151	1.2	vhdl	8 top	Y yes	N 6	4K 128K	Y 72	32	2	2019	https://blog.class	adjuct to some custom logic	Implementing a CPU in VHDL parts 13
		Roberto Hexsel	MIPS 32 3		ne4 Robert			5 4 2	2 50 #	##	1.00	1.0	7.9 A	Y vhdl	22 core	Y yes or asm	N N 4	G 4G '	Y	32	5 20	017 2019	http://www.inf.u	5-stage pipeline, MIPS32r2 core	
	http://www.c-ni stable	Sumit	RISC 16 1		tan-3 James		752	4	3 100 #	# 14.7	0.67	2.0 44	1.5 X	verilog	6 soc	om asm	N N 6		Y 22		5 20	003 2004		RISC with several load/store modes	
3fpga		Gary Becker	6809 8 8	8 sparta	tan7 James	Kent's	1536 19	5 6	78 #	## v23.2	0.33	3.0	5.6 X	verilog	39 cpu09l_12	Y yes	N 6	4K 64K		13 8		007 2015	http://www.dave		altera project with 6809 & 6502 uPs
fpga	https://github.c	Gary Becker	6809 8 8	8					 .		0.33	3.0	A	Y verilog	39 coco3fpga	Y yes	N 6	4K 64K	44	13 8	3 20	007 2015	http://www.dave		altera project with 6809 & 6502 uPs
316_cp	https://github.c	G.K Yvann Monny			x-7-3 James tan-6 James		897 554	6	200 #	# 14./	1.00	3.0 4	7.0 X	vhdl	8 cpu_dp 1 core	Vacm	N 3	2 32 r 4K 64K r	V 20			018 2018 002 2012	https://blog.elecc		very small caches do not infer any RAM
16 ete_8b	https://www.sci Deta	Cole Design & Develop Van-Lei Le	RISC 16 1		x-7-3 James		208		1 260 #	H 14./	0.67	7.0 5.	1.4 X	vnai	6 computer	N asm	N 6	6 128		1 8		016	nttps://biog.ciass	(7) clks per inst, complete SOC	memory_unit uses block RAM, IO ports pru
ete_ou ete-arn		r Vedant Raval	arm 32 3		tan7 James			6			1.00		7.5 A	whdl	33 main	V voc				16		2021		Single-cycle & multi-cycle ARM uP	wants distributed ROM & RAM?
ete-arn ete-arn		Vedant Raval	arm 32 3		tan7 James tan7 James			6			1.00		Y Y	vhdl	33 main 33 multi_cyc	Y yes	N 4	G 4G			(2021		Single-cycle & multi-cycle ARM uP	missing memory IP
te-arn		r Vedant Raval	arm 32 3		tan7 James			6			1.00		X	vhdl	33 multi cyc	Y VPS	N A	G 4G			 	2021		Single-cycle & multi-cycle ARM uP	missing memory IP
	https://github.com/pento		risc 16 1	16				+	1 1"	*2.3.2	2.00				46 top_cooki				. 30	1 1	20	020 2022	https://eithub.co	OoO and parallel processing	also C compiler
02		David Banks	CISC 8 8	8 spata	an6-9	ISE proie	cts for each	ct 6	1 #	# 14.7	+ +		X	Y vhdl, Ve	ilog	Y	\pm	+	+			014 2019	https://stardot.o		F 19 ISE projects on 8 uP, various clock speed
502		David Banks	pdp11 16 1		an6-9 James							3.0	2.0 X	Y vhdl. Ve	ilog PDP11.xis		6	4K 64K	y 70	13 s		014 2019	https://stardot.o	PDP11	max'd out block RAM
502		David Banks	pdp11 16 1		x7-3 James	bare o	4978 158	7 6 1	204 #	# 14.7	0.67	3.0 9	9.1 X	Y vhdl, Ve	ilog pdp2011	Y yes		4K 64K				014 2019	https://stardot.o	PDP11	
502		David Banks	6502 8 8		x7-3 James	bare o	636 14	4 6	258 #	# 14.7	0.33	3.0 44	1.7 X	Y vhdl, Ve	ilog T65	Y yes	6	4K 64K	7			014 2019	https://stardot.o	65C102	
502	https://github.c stable	David Banks	6809 8 8	8 kinte	x7-3 James	bare o	1958 20	5 6	107 #	# 14.7	0.33	3.0	5.0 X	Y vhdl, Ve	rilog cpu09	Y yes	6	4K 64K '	Y	L i	20	014 2019	https://stardot.o	6809	
5502	https://github.c stable	David Banks	32032 32 1		x7-3 James			6	#	# 14.7	1.00	3.0	X	Y vhdl, Ve	ilog 32016.xis	Y yes		4K 64K			20	014 2019	https://stardot.o	32016	floating-point is separate co-processor
5502		David Banks	68000 32 1	L6 kinte	x7-3 James	bare core	e	6			1.00		X	Y vhdl, Ve	ilog 68000.xis	Y yes	6	4K 64K '	Υ			014 2019	https://stardot.o	68000	
502		David Banks	arm 32 3	32 kinte	x7-3 James	bare core	e	6			1.00		Х	Y vhdl, Ve	ilog ARM2.xis	Y yes	6	4K 64K '	Υ			014 2019	https://stardot.o	ARM2	
502		David Banks	x86 16 8		x7-3 James			6			0.67		Х	Y vhdl, Ve	ilog x86.xise	Y yes			Y	$\perp \perp$		014 2019	https://stardot.o	80286	
502		David Banks			x7-3 James	bare core	e	6	#		0.33	3.0	X	Y vhdl, Ve	ilog z80.xise	Y yes			Y			014 2019	https://stardot.o	Z80	
502		David Banks	CISC	spata		H. H		6	\perp	14.7			X	Y vhdl, Ve	ilog	Y yes		410 0410	4	\vdash		014 2019	https://stardot.o	65C102, Z80, 80286, 6809, PDP11, A	various uP RTL authors
aze					x-7-3 James		622	6			0.33		.5 AX	vhdl	16 cp_copyb	Y asm	N 2	56 2K '	Y	\vdash		011 2016		wishbone extras	
rm	https://opencor beta	Konrad Eisele	ARM 32 1		x-7-3 James		1239	6	3 250 #	# 14.7	1.00	1.0 201	L.8 X	Y vhdl	151 arm_proc	Y yes	N 25	6M 256M	_	16	5 20	004 2009	http://cfw.source	very large project with many unused	missing files found in sourceforge dir, very
900	nttps://github.com/dnoto		TMS9900 8 8	8 spart	tan7- James	incom	41 3	0 6	122 #	## v23.2	0.33	5.0	Х	Y vhdl	/ top	Y yes	N 6	4K 64K	+	16		2017		MSP 9900	LUT counts don't match those of a 8bit uP
_m3 c		Tobias Strauch	ARM 32 1 1802 8 8	D Line	w 7 7 Is	Drok-f	244	6	1270		0.33	1.0 30	5.5 X	propriet	1 eec ·····	V ac ···	N N -	IV CAN		16		013	cortex M3 data s	claims to be mature AKA COSMAC ELF of 1976	various academic papers, several projects
	https://github.c/ beta	Eric Smith			x-7-3 James									X vhdl	1 cosmac	r asm	N N 6	4K 64K '	r 100	1 16	20	009 2020			Fmax is for bare core, runs CamelForth
C CELE		Eric Smith Winston Lowe	1802 8 8	o Kinte	x-7-3 James	miterre	598	6 1	/ 8/ #	14./	0.33				8 toplevel						20	009 2020 2020	https://backada	uses PIXIE graphics core AKA COSMAC ELF of 1976	modified to use block RAM
cELF 2		Lawrence Manning	risc 16 1	16	+	\vdash		+++	++	+	0.33	1.0		vhdl				4K 64K			(2020	https://nackaday		instructions on using Scala
2	https://github.com/asiak				tan7 James	Brakef	2281 78	5 6 2	104 #	# 1/23 2	1.00	1.0 49						4K 64K				2020	https://www.you		VGA pattern generator youtube video
sic		/ vhdlf			ne-4 vhdlf		3558 71		104 H	# n19 1	1.00	1.0 43	Δ	vhdl	16 cpu32 7 top	γ αδΙΙΙ	N 6	4K 64K			(2022	yo.//www.yOL	32-bit CPU with x86 inst. format	readme has screen shots, very readable f
agi	https://github.com/vndir/				tan7 James		643 101							verilog		Y		4K 64K			5 20	016 2016		no use of LUT RAM or block ROM	not much documentation
P.	https://jonathar errors				tan7 James		343 101	6	1111 #	# v23.2	1.00	1.0	X	verilog		Y yes		G 4G '				010 2010	https://eithub.co	700 page tutorial on LLVM	LLVM Backend for the Cpu0 Architectu
	https://github.com/1801	E 1801BM1	PDP11 16 1				ectory tree		1 1"		0.67		A	verilog		Y yes	N 6	4K 64K				014 2024			USSR uP, no DEC prototype, proprietary die
	http://www.ultr stable		forth 16		x-7-3 James		347	6	364 #		0.67		2.1 X	vhdl	1 cpu16	11	N N 6	4K 64K I				000 2000		P16 in VHDL	CPU24.vhd with width=16
	https://github.com/cas-m			32 artix7	7								Х	vhdl	1 cpu16 12 cpu	Y asm	N 4	K 4K			1 1	2024			example of SLL & SRL, very slow
		Yvo Zoer	RISC 16 1	16							0.67	3.0	Α	verilog	5 cpu16		N N 6	4K 64K I	N 32	. 8	3 20	019 2021		no LUT RAM, uses block RAM	Altera register file
-bit		Vedang Asgaonkar		L6 spart:	tan7 James	8 latch	468 19	5 6	147 #	# v23.7	0.67	3.0 70).2 X	vhdl	5 cpu16 5 cpu	γ	N 6	4K 64K I	N 17	, 8	3 1	2022		ld/st multiple & predication insts	trimming of inst reg
2_true		Jens Gutschmidt			x-7-3 James		1678	6	159 #	# 14.7	0.33	4.0	7.8 X	vhdl	7 r6502 tc	ves	N N 6	4K 64K '	γ	ΙΤ	20	008 2024		cycle accurate	web page update only
02 tru		Jens Gutschmidt			an-6 James		4794	6	47 #	# 14.7	0.33	4.0).8 X	vhdl	8 core	ves	N N 6	4K 64K	Y		20	008 2018		cycle accurate	
0	https://opencor stable	Scott Moore		8 kinter	x-7-3 James	Brakef	1179	6	299 #	# 14.7	0.33	9.0	9.3 X	verilog	8 core 1 m8080	Y yes	N N 6	4K 64K	Y			006 2016		includes VGA display generator, three	e variants
		Hans Tiggeler			x-7-3 James		3421	6 1	127 #	# 14.7	0.17	2.0	3.1 X	vhdl	23 cpu86 to	Yyes	N N 1	M I 1M I '	Y			002 2018	http://www.ht-la	8088 clone	ht-labs offers several uP cores
		Giovanni Ferrante			x-7-3 James		474	6	192 #	# 14.7	0.67	1.0 271	L.8 AX	vhdl	14 cpu	Y asm	N N	 " 				003 2009		x86 .exe generates VHDL RISC uP	using 16 bit example
		Giovanni Ferrante			x-7-3 James		1597	6 8	154 #	# 14.7	1.00	1.0 96	5.3 AX	vhdl	14 cpuc	Y asm	N N					003 2009		x86 .exe generates VHDL RISC uP	using 32 bit example
ddr		Brad Parker			tan6 Brad P		4223 279		2 50 #						70 top	Y lisp	Y 16	M 16K	1			011 2016	https://dspace.m	Verilog FPGA re-implementation of N	uses 48-bit u-code, multiple clocks
p11		Brad Parker	PDP11 16 1					4		#			х	Y verilog	35 top2	Y yes	N 6		Y	9		006 2016			disk emulator which uses a IDE disk as a back
ip8		Brad Parker	PDP8 12 1				1605 48				0.40	2.0		Y verilog		Y yes			1			004 2016			disk emulator which uses a IDE disk as a back
		Sumio Morioka	PIC16 8 1	L4 arria-	-2 James	ROM par	rameter erro	rs A	1 #	# q13.1	0.67	1.0	А	vhdl, v	5 CQPIC	Y yes	N Y 2	56 4K	Y			999 2022		LPM macros	
		Christopher Fenton	CRAY1 64 1	L6 kinte	x-7-3 James	Brakef :	13463 735	8 6 19 1	0 127 #	# 14.7	6.00	1.0 56	5.6 X	verilog	46 cray_sys_	Y yes	Y N 4	M 4M I	N 128	536		010 2015	https://www.chr	homebrew Cray1	24-bit address registers
		Christopher Fenton	CRAY1 64 1	16 zu-3e	e James	undefi :	11510	6 15	1 #	# v21.1	6.00	1.0	Х	verilog	46 cray_sys_	Y yes	Y N 4	M 4M I	N 128	536	5 20	010 2015	CRAY data sheets	homebrew Cray1	24-bit address registers
	www.chrisfento alpha	Christopher Fenton	CRAY1 64 1	L6 sparta	tan7- James	undefi :	11554 830	5 6 15	1 #	# v24.1	6.00	1.0	X	verilog	46 cray sys	Yyes	Y N 4	M 4M I	N 128	536	5 20	010 2015	CRAY data sheets	homebrew Cray1	24-bit address registers
_		Christopher Fenton	CRAY1 64 1	L6 artix-	-35t Christo	opher Fen	iton	6	105	v24.1	3.00	1.0	X	system v	eril cray_sys_	Y yes	Y N 4	G 4G I	N 128	536		010 2015	https://hackaday	homebrew Cray-YMP-c90-j90	32-bit adr regs, wrist watch, no RTL
eboot	https://opencor beta	John Kula	CRAY2 64 1	16										non-EDI	gate & modu	Y yes	Y N 25	6M 256M 1	N 128	528	3 20	016 2017	Cray 1, 2 & 3 doc	gate level code	32-bit address registers
axis		Axis Communications	RISC 32 1	16										Y propriet	ary	Y yes	4	G 4G '	Y	16	5	2007	http://developer	embedded comm	very dated product
8051		Tony Givargis	8051 8 8	8 kinte	x-7-3 James			0 6 1 0						vhdl	7 i8051_all	Y yes	N N 6	4K 64K '	Y		19	999 2003	https://ics.uci.ed	ASIC	
8	https://github.com/ehsar		picoBlaze 8 1	18 zu-5e	e Ehsan								2.4 X	vhdl	20 top	Y asm	N 2	56 2K '	Υ			2022		Deterministic Branch Prediction for R	also zipi8 starting point, PhD thessis
1	https://github.com/darfp	darfpga	z80 8 8	8									Α	Y vhdl, ver	ilog	Y yes	N N 6	4K 64K '	Y			2022	https://github.co	games ported to MiSTer and DE10-lit	e
w_cha	https://opencor alpha	Rob Chapman, Steven		L6 kinte	x-7-3 James	file Web	Case report	6	\top	14.7	0.33	1.0		vhdl	27 DataFlow	Y	N 2	56 256			20	003		course work	
		Shawn Tan, Marcus Pe			x-7-3 James		662	6 1	318 #	# 14.7	0.67	4.0 80).4 X	vhdl, v	5 dcpu16_c	Y asm	N N 6	4K 64K I		8		009 2012	https://en.wikipe	for the 0X10c game	4+ addressing modes, 4 & 5-bit reg /mode
		r Hitech Global	6805 8 8				1690	4	83		0.33	4.0	1.1 A	propriet	ary	Y yes		4K 64K					6805 data sheets		
		Ron Chapman	forth 8 8		x-7-3 James		297	6	192 #	# 14.7	0.33	1.0 213	3.2 X	vhdl	25 DataFlow	Y					20	003 2009		8-bitter, generates a custom VHDL st	ack machine, compiler is in Forth
_	see FISA64 stable	Robert Finch	RISC 16 1	L6 kinte	x-7-3 James	Brakef	780	6	313 #	# 14.7	0.67	1.0 269	9.0 X	verilog	1 dbg16	Υ	N Y			8	3		https://github.co	inside FISA64 project	debug uP for fisa64
ıp	https://github.com/hneer	Helmut Neemann	mips 16 1		tan-7 James			9 6 1	182 #	## v22.1	0.67	1.0 170).1 X	schem:	46 processor	HD asm	N Y 6	4K 64K	60	16		016 2022	https://github.co	uP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?
ıp		Helmut Neemann		16 zu-5e				0 6 1	250 #	# v22.1	0.67	1.0 236	5.2 X	schem	46 processor	HD asm	N Y 6	4K 64K	60	16		016 2022	https://github.co	uP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?
es	https://opencor beta	Fekknhifer	RISC 16 1	L6 kinte	x-7-3 James		807	6	1 297 #	# 14.7	0.67	1.0 246	5.3 X	vhdl	11 cpu	Y asm	N	1K			20	008 2009		"student RISC system"	
alvino	https://github.com/aleter	Alessandro Calvino	DLX 32 3	32										vhdl	66 a-dlx	Y yes	N 4	G 4G		32	2	2019		masters thesis, gate level design	also supports Synopsys Design Compiler
iara		Alessandro Di Chiara	DLX 32 3	32 kinte	x-7-3 James	Brakef	2915	6	90 #	# 14.7	1.00	1.0 30		vhdl	32 a-dlx	Y yes	N 4	G 4G		32	5 20	017 2017		Course project, no RTL comments, VI	HDL via instructor?
cola	https://github.c stable	Nicola Vianello	DLX 32 3	32				ш						vhdl	37 a-dlx	Y asm	N 4	G 4G	1	32	2	2019		masters thesis	five stage pipeline, forwarding, automatic
Imiero	https://github.c ASIC	Christian Palmiero	DLX 32 3	32 kinte	x-7-3 James	design he	eiarchy prob	e 6	#	# 14.7	1.00	1.0		vhdl	41 a-dlx	Y yes	N 4	G 4G		32	5 20	015 2017		Course project, VHDL to netlist (STM	ASIC design
erscal		Joachim Horch	DLX 32 3	32 kinte	x-7-3 James	degnerat	te	6	#	# 14.7	1.00	1.0		vhdl	4 dlx	Y yes	N 4	G 4G		32	2 19	997 1998		Course project, Two inst/clock, doc in	
_		ErwinM			x-7-3 James			6	53 #	# 14.7	0.67	1.0 20).4 X	verilog	49 cpu	Y yes	N 6	4K 64K	Y 40) 8		016 2017		based on magic-16	computer & computer2 null dsgns: no outp
_	errors	Peter Ashenden	RISC 32 3	32 kinte	x-7-3 James	errors		6			1.00			vhdl						32			book, CDROM	from The Designers Guide to VHDL	timing delays in source code
1	https://www.dc	r Digital Core Design	8051 8 8	8 virtex	x-5 Digital	Core D	1699	6	200 #	# 14.7	0.30	1.0 35	5.3 ALX	propriet	ary	Y yes	N 6	4K 64K			19	999 1999		also PIC, HC11, 68000, 680x, d32pro	full system with RAM
		LEOX team	MISC 8 1	L6 kinte	x-7-3 James	Brakef	788	6	164 #	# 14.7	0.33	1.0 68	3.6 X	vhdl	6 dgf_core	Y asm	N Y 2	56 2K	Y 42		7 20	001 2003		unusual, uses FIFOs	
ly							282 3	3 4	95 #	#	0.67	2.0 112	.9 AGLX	schem	8 drv16.v	Y	N 6	4K 64K	T	16	5	2024	https://www.md	educational, LUT count comparisons	t Digital schematic, RISC-V 16-bit ISA
	https://github.com/jecelji	Jecel de Assumpção	risc 16 1	gowii	ii Jecei u	rc 7030																			
/ cpu1	https://github.com/jecelji	r Jecel de Assumpção r Jecel de Assumpção	risc 8 8	8 gowin	n Jecel d	le Assur	69 4 264 18	3 4	313 #	##	0.17	2.0 378	3.8 AGLX	schemat schemat	ic	Υ	N 2:	56 256		16	5	2024	https://www.md	very simple accumulator based 8 bit	

P_all_soft folder	opencores or prmary link	status	author	style / g	sz inst sz	FPGA repor com L ter ents A	.UTs ALUT Dff	mults	blk F ram ma	date	tool M	AIPS clks/		ven dor	src code	file top file	tool flt	Hav'd	max max b	yte to	adr mod	# PIP	start last year revis	secondary web link	note worthy	comments
16	https://github	.com/joteg	Jose Tejada	dsp 16	5 16	cyclone5 Jose Tejada	2471 612	Α	12					Α	verilog	12 jtdsp16	Y asm N	Υ	64K 64K	N 2	9	16	2020 2021		compatible with ATT WE DSP16	
ıva16	http://www.D	TE stable	Santiago de Pablo	DSP 16	5 16	kintex-7-3 James Brakef	332	6		7 ##	14.7 (0.67 1.0	0 640.7	Х	verilog	1 dspuva16	asm N	Υ	256 4K	4		16	2001 2004	www.1-core.com	16 bit data memory, 24 bit regs	broken web link
200	https://github	.com/agg2	Adam Gastineau	accum 4	12					ш						54 cpu	Y N		4K		┵		2023 2023			MiSTer, based on Epson E0C6200 uP
on_ICE	https://github	.com/Edgai	Edgar Conzen	accum 16 RISC 32		ice40 Edgar Conzen kintex-7-3 James Brakef	940 257	4			123.1	0.67 2.0		L Y		54 ec16_top			64K 64K	5		22	2023 2024	Lanco // - 10 - 10 - 10 - 10 - 10 - 10 - 10 -	designed FPGA board, Lattice Radian	t
	https://openco	or stable	Hellwing Geisse Hellwing Geisse	RISC 32	2 32		3367	6		7 ##		1.00 1.5					Y yes N Y yes N		512M 256M 512M 256M			32	2003 2022	https://github.co	MIPS like, slow mul & div MIPS like, slow mul & div	
	https://eithub		Stefan Kristiansson	RISC 32	2 32	kintex-7-3 James Brakef		6 3					0 32.1	X	verilog	12 eco32f			512M 256M			32 6	2003 2022	nomepages.tim.	pipelined version of the eco32 CPU	cache & mmu
2f	https://opence	or alpha	Hesham ALMatary	MIPS 32	2 32		5345	6 7	1	8 ##		1.00 1.0	0 1.5			30 edge core			4G 4G				2014 2014		Edge Processor (MIPS)	MIPS1 clone
	https://arxiv.o		Martin Langhammer	risc 32	2 40	agilex Langhano RTL 1		A 32			q22.4 8		0 576.6		vernog	50 cage_con	Y		4G 4G	. 6	3	32	2024	https://ar5iv.labs	800MHz in Agilex FPGA, word size ar	
bit uc			Synplicity	RISC 8	12	kintex-7-3 James signal/va	riable mixup	6			14.7 (0		vhdl	10 eight_bit_	uc	П	2K	Υ		32	2000 2000		part of Amplify documentation	
32	https://github	.com/robin	Alastair M. Robinson	accum 32	2 8	cyclone-4 Alasta approx	1300	4	13	13		1.00 1.0	0 102.3			17 eightthirt			500M 500M	Y 2	8	8	2019 2023	https://retroram	5-bit op-code & 3-bit reg #	full tool set, see github page for ISA descri
pu	https://github	c stable	Edmund Horner			kintex-7-3 James Brakef	928	6 1	2 19	6 ##	14.7 (0.67 1.0	0 141.6			17 machine	Υ					16	2015 2015	•	see web archive for doc	
onfpga	https://github		David Banks	6502 8										AX Y					64K 64K				2014 2020	https://en.wikipe	Acorn Electron ULA in various FPGAs	
а	http://www.ei		ensilica.com				2200	Α		10		2.00 1.0	0 181.8	AX	verilog				4G 4G				2001 2016		verilog source included with license	
a a	http://www.ei	nsproprieta	ensilica.com					A	20			1.50 1.0	0 166.7	AX	verilog	eSi-3200	Y yes	+	4G 4G	Y 10	4 10	16 5	2001 2016		verilog source included with license	room for 90 user inst, also as ASIC
3	http://www.ei		ensilica.com ensilica.com	eSi-1600 16			1100	6		0		1.00 1.0 1.00 1.0	0 145.5	AX	verileg	eSi-1600	Y yes	Н	64K 64K	Y 0	2 10	16 5	2001 2016		verilog source included with license verilog source included with license	room for 90 user inst, also as ASIC
d	http://www.ei		C.H. Ting	forth 16			837	6								5 ep16	V voc N	N	22V 22V	N 2	2 10		2001 2016	PDF files	initialized Lattice memory blocks	5-hit instructions
	netps.//github		C.H. Ting	forth 24				6	3 16	7 ##	14.7	0.83 1.0	0 135.6	X	vhdl	1 ep24	Y asm N	N	32K 32K	2	7		2003 2012	r Di illes	room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz
	https://www.a	proprieta		forth 32	2 6		3368	4				1.00 1.0		L				1		2	9		2007 2018	https://wiki.forth	kindle book & RTL available: EP32 RI	
	http://forth.or	g mature	C.H. Ting	forth 32				6	10			1.00 1.0					Y forth N	Ħ	4G 4G	2	9		2012		has eForth binary & source	now free
	http://forth.or	g mature	C.H. Ting	forth 32	2 5	spartan7 James XP2 block	k RAM primiti	6				1.00 1.0				7 ep32_chip			4G 4G	2	9		2012		has eForth binary & source	now free
0	https://github		C.H. Ting	8080 8	8	kintex-7-3 James Brakef	1276	6			14.7 (0 5.3	Х	vhdl	4 ep80	Y yes N	N	64K 64K				2002 2016	8080 data sheets	initialized Lattice memory blocks	work related to eP16
a	https://github		Erik Piehl			kintex-7-3 James Brakef	1340	6	5 28	6 ##	14.7	0.83 3.0	0 59.0	Х	vhdl	10 ep994a	Y yes N	Ν	64K 64K	Υ		16	2016 2019	https://hackaday	TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
a/icy99	https://github		Erik Piehl	9900 16				$oldsymbol{\square}$		П		0.83 3.0	0	L	verilog	29 tms9900	Y yes N	N	64K 64K	Υ		16	2016 2023	https://hackaday	TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
	http://www.er		Thomas Entner			cyclone-4 entner-electr	110	4 opt	6	0		0.42 1.0						\Box	512 1K	$\perp \Gamma$	\perp	3-4	2005 2011		25 MIPS: ERIC5xs, ERIC5Q	
	https://openco		Shahzadjk	RISC 8	16	spartan-3 James Brakef	366	4 1	1 7	0 ##	14.7	0.33 1.0	0 63.5	Х	verilog	1 ERPverilo	Υ	\sqcup	\perp	1	5	6	2004 2014		two report PDFs & one Verilog file	
	https://github		Howard Mao		16	kintex-7-3 James replac	644	6	2 23	3 ##	14.7	0.33 2.0	0 59.6			13 ez8_cpu		\sqcup	256 4K		\perp		2014 2014	http://zhehaoma	o.com/	not sure inferred RAM correct?
	http://www.gi		Chuck Moore	forth	. -	+		+		ш			+		proprie		Y yes	\sqcup	-	_	+		4007	hanne Herri	AKA G144A12: 12x12 array	family of parallel processors
	http://www.ul		Jeff Fox	forth 21		atriu 7 3 no - 0 d-1	1049	6 .	22 6	E	14.7	1.00	0 170 -		proprie		V.ue.	1	40 40		1		1997 2011	nttp://www.ultra		chip & simulator, AKA MuP21 or F21
	https://github	org/2025	marko zec, vordah, Da	risc-v 32	2 32	atrix-7-3 zec & vordah	1048	0 4	33 18) ##	14./	1.00 1.0	U 1/6.5		vhdl				4G 4G 64K 64K				2014 2019	http://www.nxla	MIPS or RISC-V ISA, Arduino support	
	nctps.//tosden	n.org/2025	Phillip Krause Richard Haskell	cisc 8	8 8	+		+	-+	+	-		-		propriet		r yes N	+	U4K 04K	1 20	~ S	-1-	2023 2025	псръ.//паскадаў	 8 bit arch designed for C and memor PDF papers 	chpt 11: VHDL By Example: Fundamentals
	https://aithh		Muhammed al Kadi	forth 16 SIMT 32		zyng7045 Muhammed a	128K	6 ##	167		v17.2		+	x	htobile:		Y yes Y	H	4G 4G	Y	+	32	2016 2017	https://dl.acm.or		
	https://github		Robert Finch		2 32	kintex-7-3 James Brakef		6 3	107		14.7	1.00 1.0	0 437	X	verilog	1 FISA32			40 40	+	+		2016 2017	https://github.co	eigth cores, reviews comparable pro m/robfinch/Cores	g vivado ing-pt ir, benciinarks, wikipedia: G
	https://github		Robert Finch	RISC 64				6 12				1.50 1.0				1 FISA64							2015 2015	https://github.co	m/robfinch/Cores	need to use multi-cycle on mult
	https://github		Miguel Santos			arria-2 James errors	10404	Α	-1-	##	n18.0	2.00 1.0	0 5.4		vhdl		Y yes Y			Y 8	5 6		2018 2018	http://www.arch	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, a
			Miguel Santos	RISC 64			5036	4				2.00 1.0				13 fisc core							2018 2018	http://www.arch	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, a
сри	https://github	.com/fl4shl	Andrew Clark	risc 32	2 32										scala		Y N	П	4G 4G			16	2024		RISC in spinalHDL	
)	http://www.ei	s paper	Kevin Andryc	GPGPU 32	2 32	atrix-7 James Brakef 7	72649	6 ##	119 10	00 ##	14.7	1.00 0.1	1 11.0	Х	vhdl	46 gpgpu_ml	505_top_levi	1					2013 2016	http://www.ecs.i	eight GPU processors	requested & received source files
pplus	https://github	<u>c</u> mature	Josie Condia	GPGPU 32											vhdl								2020	https://opencore	GPGPU based on G80 architecture of	NVIDIA, heavly based on flexgrip
core	https://openco	or alpha	Stephen Nolting			kintex-7-3 James Brakef	956	4			14.7 (17 FluidCore						8	2015 2020	https://www.alla	data width adj., mem sizes adj.	2020 version requires registration
kf532	https://github	<u>c</u> stable	Tarasov Ilia			kintex-7-3 James no *.ci		6 4				1.00 1.0	0 100.3	Х		1 kf532			1K 16K				2013 2013		no trace of source code on web	
pu	https://anycpu	J.org/forum	Richard Howe	forth 16		spartan3 James Brakef	782 91	4 1				0.67 1.0		Х		10 cpu	N						2013 2024	http://www.ahol	forth uP for GPS reciever, 32-bit stac	
cpu/h2	https://openco		Richard Howe	forth 16	5 16		1858	6	9 14	9 ##	14.7	0.67 1.0	0 53.8	ΧY	vhdl	11 top	Y N		64K 64K	2	5		2017 2020	https://github.co		b derived from J1, hex & bin files in 2/16/20
rdcom	https://github	<u>c</u> stable	Agner Fog	cisc 32	2 32	atrix-7 Agner Fog 1	13248 4990	6				1.00 1.0		X	system	18 top	Y asm Y		64K 32K	Υ	+	64	2016 2023	https://www.for	x86 like, complete ISA, MMX & vector	x86 adr modes, vector inst use width of ve
rdcom	nttps://github		Agner Fog	cisc 64 RISC 16		atrix-7 Agner Fog 2	21121 7392	ь	- 5	6 ##	v20.1	2.00 1.0 0.66 1.0	U 5.3	Х	system	18 top 15 Risc 16 b			64K 32K	Y	+++	64	2016 2023	nttps://www.for		x86 adr modes, vector inst use width of ve incomplete Risc 16 bit module
risc16_	http://www.fp	errors	Van Loi Le Hrvoje Čavrak	RISC 16		kintex-7-3 James degenera altera pri		0	-+	##	14./	U.00 1.0							64K 64K 4K 4K	1	ə 4	10	2017 2017 2019		similar to mips16_16_1cycl video display of PDP-1 console, a mis	
_8bit_up	http://www.fr	g stable	Van Loi Le	accum 8			258	6	1 20	0 ##	14.7	0.33 3.0	0 85 2	X	vhdl	9 computer	ome N			Y 1		2	2016 2016	book: LaMeres In	t educational	16 input & 16 output ports fill out 256 byte
mips 5	http://www.fr		Van Loi Le			kintex-7-3 James degenera		6				1.00 1.0	0 00.3	^	verilog	Jeomputer	Y yes N		4G 4G			32 5	2016 2016	on. colvicies III	educational, full pipelined MIPS	incomplete
mips16	http://www.fr		Van Loi Le	RISC 16	5 16	kintex-7-3 James Brakef	369	6			14.7 (Х	verilog	8 mips_16	N N		65K 65K	1	3	8	2017 2017		educational, no block RAM inferred	same prog & data mem and alu as mips16
mips16	http://www.fp		Van Loi Le	RISC 16	5 16	kintex-7-3 James Brakef	352	6	21	3 ##	14.7	0.67 1.0	0 405.0	х	vhdl	8 mips_vhd	l N	П	65K 65K		8	8	2017 2017		educational, no block RAM inferred	actual prog sz=16, actual data mem sz=256
up8_12	http://www.fp	errors	Van Loi Le			kintex-7-3 James degenera		6				0.33 1.0			verilog	7 microcont	troller N						2016 2016		educational, simplified PIC12	incomplete
arm	https://github	cncomple	Robert Dunne	arm 32	2 32									Α	verilog		Y yes N		4G 4G				2021	https://www.am	from book:Computer Arch Tut Using	an FPGA: ARM & Verilog Intros
86	https://github	cncomple	Robert Dunne	x86 32										Α			Y yes N		4G 4G				2023	https://www.am	from book: Intro to X86 Machine Co	de Asm Lang: Using an FPGA with Verilog
54	http://www.sy	n stable	Peter Wendrich	6502 8	8	kintex-7-3 James Brakef	2210	6	2 15	6 ##	14.7 (0.33 4.0	0 5.8	X Y	vhdl	26 fpga64_co	Y yes N	N	64K 64K	Υ		26	2005 2008		Rendition of Commodore 64	altera top level schematic
bc .	https://github		Mike Stirling	6502 8		+				\perp				A	vhdl		l N	1 1	65K 65K		\perp		2011 2016	https://www.mik	BBC micro, uses t65 uP	also ZX-spectrum retro project
mputer	https://github		Milan Vidakovic	RISC 16		arria-2 James errors	-	A			q18.0 (Y	verilog	10 computer	Y asm N	N	64K 64K	Y 2	5		2018 2018	https://mvidakov	i 16-bit CPU, 64KB, UART (115200 bps	
mputer			Milan Vidakovic	RISC 16			14.005	b	40			0.67 4.0		Y	verilog	10 computer	Y asm N	N	64K 64K	Y 2	5		2018 2018	nttps://mvidakov	i 16-bit CPU, 64KB, UART (115200 bps	
nmix	nttps://github		Tommy Thorn			arria-2 James Brakef 1		A 8				1.50 4.0		A	system	3 core	Y yes Y	Y	16Q 16Q 2K 16K	Y 25	6 2	288	2006 2014	nttps://en.wikipe	clone of Knuth's MMIX	micro-coded
sc8	https://openco		Fabio Pereira Thomas Coonan			cyclone-4 James Braket kintex-7-3 James Braket	355 118	4 1	16			0.33 4.0				4 fpz8_cpu_ 8 cpu			2K 16K		+		2016 2016	https://www.ac-b	Zilog Z8 encore (eZ8) 8-bit core	Altera megafunctions (mem)
isc8 i02			David Kessner			kintex-7-3 James Brakef kintex-7-3 James Brakef	646 144				14.7 (+		1999 2000	https://web.arch	we.org/web/20120309123835/http:// microcoded	www.mmuspring.com/~tcoonan/index.html
**			Robert Finch	BISC 64			J40 144	-	19	.J ##	14./	4.0	24.0		vnai verilog	5 free6502 FT64v3h	Y yes N	1/4	16E 16E	Ý	+	-	2017 2018	https://www.spro		amazon kindle book, L1 & L2 icaches & L1
	http://fx68k.fx		Jorge Cwik			spartan7 James Brakef	3162 1504	6	1 10	0 ##	v23.2	1.00 3.0	0 10.5			3 fx68k	Y ves N	H	4G 4G	Y	+ +		2017 2018	https://github.co		m.com/viewtopic.php?f=28&t=34730#p3581
ру	https://github		Raphael Stäbler	accum 8				\dashv	- 1	1		3.0	12.3			45 top	Y N	Ħ	64K 64K	Υ			2021 2021	https://gekkio.fi/	independent of Mister	z80-8080 hybrid, see pdf file
ooy	https://github		Wenting Zhang	accum 8				\dashv		П						23 boy	Y N	П	64K 64K				2021 2022	https://gekkio.fi/	directory structure diagram	lists sources, https://github.com/nightslide
on	https://github	.com/michi	michalin	accum 8		spartan7 James deleted G	Gowin RTL, en	6		##	v23.2 (0.33 3.0	0	G Y	verilog	19 gigatron	Y yes N		32K 64K		7		2024	https://hackaday		uses sweet16 style interpreter for aps
	http://simlab.	stable	Alex Miczo	8085 8		kintex-7-3 James gate leve		6				0.33 4.0	0	X	vhdl	1 i8085			64K 64K				1993	http://www.fpga	also a TTL implementation in VHDL	complete 8-bit uP software & games
	https://opence	or stable	Diego A. Idarraga			kintex-7-3 James errors in	source	6			14.7				vhdl	21 gpu	Y						2015 2015		graphic processing unit	coding errors
rt	http://digitald		Peter Ashenden	RISC 8	18	kintex-7-3 James Brakef	388	6	25	9 ##	14.7	0.33 1.0	0 220.7	AX	verilog	6 gumnut-ri	Y asm N	Υ	256 4K	Υ		8	2007		see Digital Design: An Embedded Sys	tems Approach Using VHDL
rt	https://github	c stable	Oswaldo Hernandez	RISC 8	18					1 1				AX	system	16 gumnut-c	Y asm N	Υ	256 4K	Y 2	2	8	2021		coursework using Ashenden's design	-
	https://openco	or stable	Kevin Phillipson	68HC11 8	8	arria-2 James Brakef	925	A 1	1 12	7 ##	q13.1 (0.33 4.0	0 11.3	Α	vhdl	25 gator_upr	Y ves N	N	64K 64K	Υ			2008 2011	https://www.mil	top level is schematic	
	https://github		Jegor van Opdorp	accum 16	5 16										system	verilog	Y asm N	Υ	32K 32K	N 1	8	2	2021	https://www.nar	SystemVerilog version of the course	
	https://github		Peter Clarke	accum 16	5 16		4803 287	6		3 ##		0.67 2.0		Х	verilog	22 cpu	Y asm N	Υ	32K 32K	N 1	8	2	2016	https://www.nar	CPU used to run Tetris	book: Elements of Computing Systems
	https://github		Philip Zucker			spartan7 James block I		6			v23.2 (Х	verilog	22 computer	Y asm N	Υ				2	2021	https://www.nar		of the Nand 2 Tetris course using Coq
	https://github		Wu Han	accum 16			267 152	4	4	##	- (0.67 2.0				22 hack	Y asm N	Υ	32K 32K	N 1	8	2	2020	https://www.nar	CPU used to run Tetris	book: Elements of Computing Systems
	https://gitlab.		Michael Schroder	accum 16		+		\dashv		\perp			4	Α	verilog	24 cpu	Y asm N	Υ	32K 32K	N 1	8	2	2023	https://www.nar	CPU used to run Tetris	book: Elements of Computing Systems
en_scon	http://hamble		James O. Hamblen	accum 16			80	4	1 20	14 ##	q18.0 (0.67 2.0	0 852.7	A	verilog	1 scomp			256 256				2008	http://hamblen.e	from Hamblen 2008 "Rapid prototyp	
len_scon	nttp://hamble	n. stable	James O. Hamblen	accum 16		cyclone-1 James altera	196	4	1 16	ъ ##	q18.0 (U.67 2.0	U 283.5	Α	verilog	2 DE2_TOP	I N	N	256 256	N	4		2008	http://hamblen.e	from Hamblen 2008 "Rapid prototyp	
rd_arch_ core	nttps://github	.com/omar	omarelhedaby	RISC 32		Linton 7 7 Innova Paris	2400			- 100	447	0.33 4.0			vhdl	135 harvard_p	orodasm N	Y	CAN CAN		1		2021	com detects	ASIC design	many source files
ore	nttp://www.gi	n stable	Green Mountain Comp Ibrahim Hazmi	68HC11 8 hc12 8	8	kintex-7-3 James Brakef	2190	р	12	7 ##	14./ (U.33 4.0	U 4.8	X	vhdl vhdl	1 hc11rtl			64K 64K		3	8 2	2000	6811 data sheets	restricted use license, with correction	CD attached to head has full DT
701	https://www.a		Tsuyoshi Hasegawa	6801 8	8	spartan-6 James Brakef	1412	6 1	2 3	1 ##	14.7 (0.33 4.0	0 10			6 HD63701			64K 64K		+		2009		book/masters-thesis on his impleme	
01	https://openco	or stable	Sergio Johann Filho	MIPS 32	2 22	kintex-7-3 James Brakef		6		5 ##		1.00 1.0				9 spartan3e			4G 4G		1	32	2014	https://github.co	Used in Atari game console, 6801 clo MIPS I subset, no multiplier	me:
	https://openco		Harald Manske, Gundo		2 22	kintex-7-3 James Braker kintex-7-3 James compiler		6			14.7					28 cpu	Y asm N			Y 4	1	32	2016	nceps.//gitilub.CO		+
ec	https://openco		Eric Wallin			arria-2 James Compiler		A o		3 ##		1.00 1.0			vndl verilog	28 cpu hive core		H		N 4			2008 2010		hybrid scalar & vector processor 4 symetrical stacks, eight threads via	nineline harrel
b	https://citar.a		Olivier De Smet			spartan-3 James unresolve		4			14.7		0 199.4			85 cpu	 	\forall	\rightarrow	·* 4			2013 2015	https://en.wikine	uses PicoBlaze, emualtes HP86B	picoblaze uart uses LUT4s
5	https://opence		Umair Siddiqui				871	6			14.7 (x	vhdl	20 cpu	Y asm N	\forall	64K 64K	_			2005 2015		The state of the s	
	https://eithub		johonkanen		10			1	- 1-7	1"				AGLX	vhdl		1	H		-	1 1		2022 2024	https://hardware	kit for putting together a uP using his	floating-point VHDL, ambitious project
			Tony Givargis			kintex-7-3 James see da	-	\rightarrow	-	-	-	-									\rightarrow		1999 2016	https://eithub.co		Embedded System Design: A Unified Hard

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	S blk	F s	tool MIPS	clks/ KIF	S ven	osrc file	top file	tool G chai	fitg 5	max max dat inst	byte tsu	adr # mod reg	pip e lon	start last year revis	secondary web link	note worthy	comments
i8051	https://github.o	stable	Tony Givargis				James see da	1960	1339 6			v24.1 0.3			vhdl 9								1999 2016	https://ics.uci.edu	author has book & course	Embedded System Design: A Unified Hardwa
i8080-vhdl i8086up	https://github.o	om/bfenn	Brendan Fennell Ali Fallah	8080 x86			James Braket Ali Fallah					14.7 0.3		3.4	vhdl 14 Y vhdl 8				64K 64K		7		2018		implemented invaders game simple x86 with VGA, SD, uart	case stmt. one branch per inst. xilinx IP
ice mk2	https://gitlab.co		Mario Hoffmann	RISC	16 16		James ECP5			1 12	90 #	14.7 0.6	7 4.0	1.2 A	verilog 8	top	Y yes	N	4K 4K	N 16		_	2020 2020	https://hackaday.		variant of fpga4student
iDEA	https://github.o	alpha	Hui Yan Cheah etal	RISC	16 32	2 virtex-6	Liu Che unable		6	1 2	405	13.2 0.6		5.3 X	verilog 22		Y yes	N Y	64K 64K				2011 2016	The iDEA DSP Bloc	uses DSP slice in barrel mode for Al	U from GitHub, rq'd NOPs lower actual results
ignite_ptsc		asic	George Shaw	forth	32 8	3							1.0		proprietary			N	4G 4G				1995 2002			od PTSC web site had full documentation
igor	https://github.c	errors	Lykkebø	lisp	45 4		3 James missir	g files	6		#	14.7 0.3	3 1.0	_	vhdl 25			N					2010 2010		IGOR - A microprogrammed LISP m	
iitb-proc inst list proce:	https://github.c	om/preet	Preetam Pinnada Mahesh Palve	RISC	16 16 8 15		3 James using	786	6	Η,	340 #	14.7 0.3	3 1.0 14	2.6 X	vhdl 17 verilog 34		v	N	128 1K	22		H	2020		ninelined, state machine	for very little doc, sizeable state machine
instant-soc	https://www.fp	stable	ivialiesii raive	risc-v	32 32		a James Jusing	700	-		340 #	14.7 0.3.	1.0 14.	AGLX		тор			4G 4G	Y	32		2020 2023	https://eithub.com	converts C++ into VHDL. risc-v CPU	
ion	https://openco		Jose Ruiz	MIPS	32 37	2 kintex-7-	3 James Braket	1533	6		163 #	# 14.7 1.0	1.0 10	5.0 AX	vhdl 12	mips_soc	Y yes	N	4G 4G	Y	32			https://github.com	new version: moving to MIPS32r1	new version not ready, keeping old number
iop16b	https://github.o	alpha	Doug Gilliland	RISC			Doug Gillilan	271		2	50 #	0.3			Y vhdl 51	cpu_top	Y asm	N			8		2021 2022	https://hackaday.	I/O Processor with minimal instruct	io full set of perpherals, 2022 version is huge
ippro	https://github.o	om/fsiddi	Fahad Siddiqui	risc			Fahad Siddig	484	447 6	1 1	372 #	0.8	1.0 61	1.9 X	verilog 31				64K 64K				2013 2023		16-bit RISC using DSP48	image processing, several publications
isetta	https://hackada	y.io/proje . stable	Roelh	accum	8 8		The same Product	335		Н.	180 #	14.7 0.8	0 1.0 43	10 X	Y schematic	-	Y yes		64K 64K	Y 20	10		2023 2024		In TTL with 6502 & Z80 ISA via ucoo	
J1 I1	www.excamera	stable	James Bowman James Bowman	forth forth	16 16	6 zu-2e	James Braket	253	6	1		v20.1 0.8				J1 i1	Y forth	N	64K 64K	20		2	2006 2023	https://github.com	uCode inst, dual port block RAM uCode inst, dual port block RAM	16 deep data & return stacks 16 deep data & return stacks
J1a	www.excamera	stable	James Bowman	forth			3 James DFF e		6	H-1		14.7 0.8				,			64K 64K	20			2006 2023	https://github.com	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
J1a32	www.excamera	stable	James Bowman	forth			3 James DFF e		6			14.7 1.0					Y forth	N	64K 64K	20			2006 2023	https://pythonli	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
J1b	www.excamera	stable	James Bowman	forth			3 James DFF e		6			# 14.7 1.0			000		Y forth	N	64K 64K	20			2006 2023		uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks
J1b_16	www.excamera	stable	James Bowman	forth	32 16	6 kintex-7-	James DFF e	1588	6		355 #	14.7 1.0	1.0 22	3.4 X	verilog 3	j1	Y forth	N	64K 64K	20			2006 2023		uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks
j1sc	https://github.o	scala	Steffen Reith	forth	32 16	_				Н-	++		+		scala 11		Y forth	N	64K 64K	20		_	2017 2020	https://steffenrei	J1 reimplemented using Scala/Spin	
j1vh i68	https://github.o	om/flamii	Theo Hussey Frédéric Requin	forth 68000	32 16		Frédéric Regi	1900	4		90	1.0	0 6.0	7.9	vhdl 5 verilog 38				64K 64K	V 20	16		2019		VHDL clone of J1 forth CPU A Size Optimized Microcoded 6900	altera block RAM O Stack based CPU with Forth-like microcode
i68	https://code.go	stable	Frederic Requin	68000			Freder speed		4		180	1.0			verilog 36	i68	Y ves	N	4G 4G	Y	16		2009 2014		for use with Minimig	micro-coded on stack machine
iam	https://github.o	stable	Johan Thelin etal	RISC	32 32	2 kintex-7-	3 James Braket	1396	6		159 #	14.7 1.0	0 1.0 11	3.7 X	vhdl 17	cpu_sys	Υ	N Y	128K 128K		32	5	2002 2014		serial multiply & divide	took out clock divider
jam	https://github.o		Johan Thelin etal	RISC			3 James Braket		-			14.7 1.0	1.0 104	1.2 X	vhdl 17	cpu	Υ	N Y	128K 128K		32		2002 2014	,	serial multiply & divide	
jane_nn		stable	Suresh Devanathan	RISC			James Braket	723				14.7 0.3				Processor	Y	\vdash	+	27	16		2002		neural network microprocessor, sp	
jca jcore_aka_sh2	http://www.	stable difficult	John Cronin Jeff Dionne. Rob Landl	RISC SH2	8 32	2 kintex-7-	James replac	3287	ke per REAI		157 #	14.7 0.3	3 1.0 1	AX 8.c	Y verilog 17 vhdl 136	SOC	+	\vdash	+++	-	16	\vdash	2014 2020	https://www.	has VGA controller, plays Pong	altera memories v= Americans in Japan
j-core_pi	https://pithuh.	stable	Jen Dioline, Noo Landi	SH2	32 16	6	missir		ike per KEAL	DIVIE IIIE	+	1 1	+	+		cou	Y yes	+	4G 4G	Y	16	\vdash	2014 2020	https://www.you	different from icore aka sh2. sche	
jimmy	https://github.o	om/kuash	Eduardo Corpeño	RISC	8 8		James Braket				125 #	v23.2 0.3			verilog 2	iimmv	Υ	N Y	256 256	Y 16	4		2020 2022		educational, 4 regs, 8-bit adr space	
ор	https://opencor	stable	Martin Schoeberl etal	forth	16 1f	6 cyclone-:	1 Martin Schoe	2000	4		100	q10.0 0.6	7 1.0 3	3.5 A	vhdl 11	core	Y yes	N	256K 256K				2004 2014		https://github.com/jop-devel/jop	java app builds some source code files
ipu16	https://github.o	stable	Joksan Alvarado	RISC			3 James missir					14.7 0.6							64K 64K		16		2012		32 deep call stack, 8 addressing mo	
itkcpu	https://github.o	om/JTFPG	Jose Tejada Gomez Klaus Kohl-Schoepe	6809 forth	8 8 16 16		Jose Tejada G	2290	4	3		q18.0 0.3		3.4 A	verilog 12		Y yes	N N	64K 64K	Y 44	13 8		2023 2024	https://forums.ar		i's docs have ISA comparison 6809/6309/this
k68	http://mcrortn.	alpha	Shawn Tan	68000		-	3 James Braket	2392	6	\vdash	-	14.7 0.6		1.7 X					4K 4G	V 24	16		2020		based on J1, Quartus project file 68K binary compatible	
kcp53000	https://eithub.o	om/sam-f	Samuel Falvo II	risc-v			James trimm		6			14.7 2.0			B verilog 4	polaris	Y ves	N Y	16E 16E	Y	32		2016 2017	https://eithub.com	kestrel #3, basic 64-bit RISC-V	uses state machine RTL generator
kestrel-2	kestrelcompute	stable	Samuel Falvo II	forth			3 James Braket	735		8	3 172 #	14.7 0.6		7.2 X	Y verilog 27	M_kestrel	Y yes	N	64K 64K	20			2012 2015	https://hackaday.	J1 with wishbone bus	M_j1a runs at 244MHz & 368 LUTs
kgp-risc	https://github.o	om/kranti	Kiran & Aluru	MIPS	32 37	2 spartan7	James sparta	1428	1572 6		#	v23.2 0.3	3 1.0	Х	verilog 25	topmodule	Υ	N	4G 4G				2018 2020		only two register fields + shift amor	uni need to use inferred block RAM
kiwih	https://github.o	om/kiwih	Hammond Pearce	accum	8 8		James has As		173 6			# v23.2 0.20		5.5 X					32 256	Y 20			2023	https://github.com		ist study using chatGPT4 for hdware synthesis
kiwih	https://github.o	om/kiwih	Hammond Pearce	accum	8 8		James no LU		2167 6	Ш.		v23.2 0.20		3.9 X	verilog 14	accumulat	Y asm	N	256 256	Y 24		_	2023	https://efabless.c		ist Scan (JTAG) chain of all memory & FF
klc32 kpu	https://opencor	planning alpha	Robert Finch Andrea Corallo	RISC	32 32		3 James Braket 3 James missir	3790 6178	6	4 1		# 14.7 1.00 # 14.7 1.00		3.2 X 3.0 X	verilog 25 Y verilog 19	KLC32	Y asm Y yes	N N	4G 4G	Y	32 32		2011 2012 2016 2018	https://github.com	single ported block RAM register fil	e :(heavy use of includes itten used as testbench for the KPU core
kraken16	https://people.	stable	Bruce R. Land	RISC	18 15		3 James Braket	281	6	3 1		14.7 0.6			verilog 19	DE2 TOP	Y asm	NN	256 256	N 22	16		2016 2018	https://people.eo	Cornell course material	ittell used as testbelich for the KPO core
ks10	http://www.ted		Rob Doyle	PDP10	36 36		6 Rob Doyle	4427		15		14.7 1.0		5.6 X		esm ks10	Y yes	YN	4	N			2011 2014	,,,,	36-bit accum & 18-bit adrs	ucf file, most tests pass
ktc32	https://github.o	stable	kinpoko	risc	32 16	6 spartan7	James sparta	27408				v23.2 1.0		1.6 X	· System 13	top	Y yes	N	4G 4G		32		2022 2023		full basic ISA, hobby 32-bit CPU	see also zktc, xdc file, 16 & 32-bit insts
ladybug	https://github.o		Arlet Ottens	6502	8 8		James sparta		111 6			v23.2 0.3			verilog 2	cpu	yes	NN	64K 64K	Υ		_	2016	http://ladybug.xse	lall.nl/arlet/fpga/6502/	
lattice6502 latticemico32	https://opencor	beta stable	Ian Chapman Yann Siommeau, Mich	6502 LM32	32 32	KILICEX-1-	James Braket James Braket				F 7-4 11	# 14.7 0.3 # q13.1 0.8	7.0	3.6 X	vndl 3	gndl_proc	Y yes	N N	4 64K 64K 4 4G 4G	Y	32		2010 2010 2006 2017	https://op.wiking	targeted to LCMXO2280 optional data & inst caches	Diamond3.10; see Im32 & misoc folders
latticemico32	http://www.lat	stable	Yann Siommeau, Mich	LM32		2 ECP3	Lattice Semio	2370	4	7 50	115	0.8	0 1.0 3		verilog 24	lm32_cpu	Y yes	N Y	4G 4G	Y	32		2006 2017	https://en.wikipe	optional data & inst caches	Diamond3.10; see Im32 & misoc folders
latticemico8	http://www.lat		Lattice Semiconductor	RISC		8 LFE2	Lattice Semic		4		104	0.3	3 2.0 6		vhdl 10	isp8_core	Y yes	N	256 4K	Y	32		2005 2010	https://en.wikipe	16 deep call stack, four configuration	
lc-2	http://www.cs.	mature	Eric Frohnhoefer	CISC	16 16		3 James gate le	evel primi	itives 6		#	14.7 0.6	7 2.0		vhdl 13	lc2_all	Y yes	N	64K 64K	N 16	8		2002 2002	https://en.wikipe		tt educational, compiled via Synopsys
lc-3	https://github.o	om/Sacus	Sudhanshu Gupta	RISC AA64	16 16 64 32	_				\vdash				_	vhdl		Y asm	N	64K 64K 4G 4G	Y 16		_	2017	https://en.wikipe		tt apndx has schematic, uses latches
legv8 legv8	https://github.o	om/Guilli	Guilherme Dias Warren Seto	AA64 AA64	64 32		3 James Braket	ield	6			14.7 1.0	1.0	_		polileg arm cnu	Y yes	N	4G 4G	Y 9	32		2021		Monocycle uP in VHDL, subset of th coursework, limited ISA, 3 versions	
legv8	https://github.o		Warren Seto	AA64			3 James Braket		280 6	2		14.7 1.0		5.1 X	B verilog 2	arm_cpu	Y yes	N	4G 4G	Y 9	32		2018 2019		coursework, limited ISA, 3 versions	
legv8	https://github.o	stable	Warren Seto	AA64	64 32	2 kintex-7-	3 James Braket	884	6	2	137 #	# 14.7 1.0	1.0 15	5.0 X	B verilog 2	arm_cpu	Y yes	N	4G 4G	Υ 9	32		2018 2019		coursework, limited ISA, 3 versions	inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ
legv8	https://github.o	om/nxbyt	nxbyte	AA64	64 32										verilog 6	arm_cpu	Y ves	N		Υ 9	32		2018			single-cycle, pipelined & with hazard detection
legv8 legv8	https://github.o	om/matto stable	Matthew Olsson Seninha phillbush	AA64 AA64	64 32	2 kintex-7-	3 James Braket	884	6	2	137 #	14.7 1.0	1.0 15	5.0	verilog		Y yes	N	4G 4G 4G 4G	Y 9	32		2018 2019		another implementation	legv8 from Patterson & Hennessy 2017
lem1_9	https://github.c	alpha	James Brakefield	accum	1 0	Lintov.7	3 James 1 stag	75	- 6	1	171 #	14.5 0.04	4 1.0 9:	2 AV	verilog 28 vhdl 2	lem1_9	r asm	N V	4G 4G	N 24	32	1	2018 2019		single cycle & pipeline versions single bit at a time, absolute adrs	course project
lem1 9min	https://openco	stable	James Brakefield	accum	1 9	kintex-7	James 1 stag	63	6	1 1	358 #	14.5 0.0				lem1 9mi			64 2K		64		2003 2009		logic emulation machine	
lem1_9ptr	https://openco		James Brakefield	accum	1 9	kintex-7-	3 James 1 stag	147	6	1	176 #	14.5 0.0	5 1.0 7	2.0 AX	vhdl 2	lem1_9ptr	Υ	N Y	512 2K	N 24		1	2016			hir 4 index registers: (ix),(ix),(ix++),(ix+off)
lem16_18			James Brakefield	accum			James Braket	483	-			14.5 0.10			vhdl 2				256 1K		\Box		2010 2018		variable bit-length memory read/w	
em4_9 em4_9ptr	https://openco		James Brakefield	accum			James 1 stag					# 14.5 0.10 # 14.5 0.20			vhdl 2 vhdl 2				7 32 2K				2016		binary & BCD digit addition, speed	
lem4_9ptr lem4_9ptr	https://openco		James Brakefield James Brakefield	accum			James 1 stag James 1 stag					t 14.5 0.24 t v20.1 0.24			vhdl 2				512 2K		\vdash		2016		binary & BCD digit addition, speed	mc 4 index registers: (ix),(ix),(ix++),(ix+off) mc 4 index registers: (ix),(ix),(ix++),(ix+off)
lemberg	https://github.c	stable	Wolfgang Puffitsch	VLIW	32 32		4 James Braket	37459	-			q13.1 1.0	0 1.0 43.	L.1 A		core	Y yes	Υ	4G 2M	Υ	32		2011	http://www2.imn	upto 4 inst/clock	LPM mem & floating point
eon2	https://github.c		Jiri Gaisler	SPARC	32 37		1 Klas Westerli	7554	4	42	50 #	1.0	1.0		vhdl 90	leon	Y yes	Υ	4G 4G	Υ	64		1999 2003	https://en.wikipe	LUT #s from Nios vs Leon2 compari	
eon2	https://github.o	stable	Jiri Gaisler	SPARC	32 32	2 kintex-7-	3 James Braket		6			14.7 1.0				leon	Y ves	Υ	4G 4G	Υ	64		1999 2003	https://en.wikiped	large config file, rad-hard asic versi	
eon3	http://www.gai	stable	Jiri Gaisler, Jan Anders	SPARC			3 Jiri Gaisler	2920	6	\vdash	183	1.0		2.7 AILX	Y vhdl 100	leon3x	Y yes	Υ	4G 4G	Υ	64		2003 2021	https://en.wikiper		s, exis with utilization for all targets
eon3	http://www.gai	stable	Jiri Gaisler, Jan Anders	risc-v	32 32				6	\vdash	1	1.0			Y vhdl 100		Y yes	Y	4G 4G	Y	64		2003 2021	https://en.wikipe		-V for microchip & xilinx RAD hard parts
eros gp30	https://openco	stable	Martin Schoeberl	accum	16 16 32 32		6 Martin Schoe	112	1411 6	1 1	182	14.7 1.0			vhdl 5 Y vhdl 42	leros	Y yes	N Y	256 64K 4K 4K	NI NI	2		2008 2020	https://github.com	256 word data RAM, PIC like	short LUT inst ROM
gp30 ieht52	http://www.e-b		Stanley Frankel Jose Ruiz	accum 8051			Stanle severa					14.7 1.0			Y vhdl 42 Y vhdl 8	light52 m	r yes Y ves	N v	4K 4K	Y	3		2017		FPGA version of LGP30 drum comp targeted to balanced	~ 6 clocks/inst
ght8080	https://openco		Jose Ruiz, Moti Litoche	8080			3 James Braket	154				14.7 0.3		3.9 AX	verilog 5	i80soc	Y yes	N N	64K 64K	Y			2007 2019	https://github.com		ter older versions have both VHDL & Verilog
men	https://github.c	om/domi	Dominik Salvet	RISC	16 1f	6 spartan7	James Braket	333	63 6	1	250 #	v23.2 0.6	7 1.0 50			limen_sys	Υ	N Y	256 256	N 24	8		2018 2023	https://github.com	highschool thesis in Czech	limen_alpha is dual core version
on	https://github.c	om/Iliont/	Theodoulos Liontakis	RISC	16									А	Y vhdl 7	lionsysten	Y yes	N	64K 64K	Υ	8		2015 2023	https://hackaday.	custom gaming CPU, mem segmen	s software in C#, has BASIC
on	https://github.o	om/lliont/	Theodoulos Liontakis	RISC	16	1	\vdash		\vdash	\vdash	++		+	A	Y vhdl 7	lionsysten	Y yes	N	64K 64K	Y	8		2015 2023	http://users.sch.g		new directory, same RTL, Mister project
ion	https://github.o	om/Iliont/	Theodoulos Liontakis Martin Schoeberl	RISC	32 g c	cvclone4	Martin Schoe	167	—	Η,	162	0.1	7 1.0 16	7.0 A	Y vhdl 7 scala 2	lionsysten	Y yes	N .	1M 1M 64K 64K		8 3 16		2015 2023 2017 2024	http://users.sch.g	custom gaming CPU, Altera BDF file goal is 100 LUTs, program mapped	
ipsi ispmicrocontro	http://pyuzi.org	errors	Jeff Bush	lisp	32 3		James missir		4	 '	102	14.7 1.0		.U A	verilog 10	ulisn		N	04N 04K	1 9	2 16	\vdash	2017 2024	incus.//gitnub.com	Boarrs 100 Lors, program mapped	program.hex missing
m32	https://pithuh.c		Sebastien Bourdeaudu	LM32	32 32		James includ			\vdash	#	v23.2 1.0		-	verilog 24	lm32-ton			4G 4G	Y	32	6	2014		cleaned up lattice micro32, see mil	
utiac			David Galloway, David	reg			David Gallow			4	198	0.6		7.6 A	vhdl, verilo	3	1,23	Ħ.	64	N 64	32		2010	Talks at Un. Toror	synthesis maps PC into ucode	no inst mem: small state machine, ~200 in
wrisc	https://openco	stable	Li Wu	accum	8 12		James Braket	88				q13.1 0.1	7 1.0 44	3.6 A	verilog 9	risc_core			256 2K				2008 2009		ClaiRISC simplified PIC, 4 reg rtn sta	ck absolute addressing only, lowered MIPS/cll
	https://openco		Alex Kuznetsov	RISC	32 32		3 James Braket					‡ 14.7 1.0I							4G 4G		256		2016 2022	https://lxp32.gith	register file in block RAM	vendor neutral source code
		beta	Alex Kuznetsov	RISC	32 37		James Braket		844 6		250 #	v21.1 1.0	2.0 13	L.9 AIX	vhdl 20	lxp32u_to	Y asm	N N	4G 4G	Y 30	256		2016 2022	https://lxp32.gith	register file in block RAM	vendor neutral source code
xp32 xp32	https://openco									1 31 1.9	1 2 / 8 1 #	# v24.1 1.0	JI 2.01 18	XIA I P.	vhdl 20	HXD32u to	rlasm	NIN	41 4G 4G	Y I 30	256	ı 3	2016 2022	inttps://ixp32.gith	register file in block RAM	vendor neutral source code
xp32 xp32	https://openco	beta	Alex Kuznetsov	RISC	32 32		James Braket			1 -																Vendor neutral source code
ф32	https://opencor https://opencor https://opencor https://eithub.com		Alex Kuznetsov Fabrizo Fazzino, Albert Michael Morris	MIPS?	32 32	2 arria-2	James Braket James Braket James std lib	2101	A		190 #	q13.1 1.0	1.0 9	0.6 AX		m1_core	yes	N	4G 4G	Υ	32		2007 2012 1998 2018		GCC target? pipelined and non-pipelined version	

_uP_all_soft folder	opencore		status	author		style /	data	instsz	FPGA	rep	por com er ents	LUTs ALUT	Dff	mults	blk ram	F s	tool	MIPS /inst	clks/ Ki		n oo :	src file	top file	tool g chai	fltg pt	p max	max	byte ti adrs #	adr # mod re	pip e	start la		secondary web	note worthy	comments
m17	http://use	ers.ece	asic	Philip Koopman		stack		Ī													pr	roprietary										ht	ttps://users.ece.c	chapter 4.3 in Koopman	6600 gate ASIC
m2cpu	https://git	thub.co		Zakary Nafziger		cisc	8				kary Nafzi		1058		56		# q22.1						m2cpu_to				64K		4	7	2016 20			micro-coded 8-bitter with 75 instruc	
m32632 m65	https://or www.ip-a	oencor		Udo Moeller Naohiko Shimizu		32032 6502					nes Brake nes Brake			6 19		83 # 110 #							example						2	4 3	2009 20	19 ht	ttp://cpu-ns32k.r	<u>iet/</u>	21.97 VAX Mips at 50MHz (Cyclone IV)
m65c02	https://or			Michael Morris		6502					nes Brake			6		118 #					X Y VE	erilog 13	m65cpu M65C02	Y ves	N	N 64F	64K	Y		+	2013 20	20 ht	ttps://eithub.con	also a m65c02a version	micro-coded via F9408 soft sequencer
m65c02a	https://git	thub.co	m/Morri:	Michael Morris		6502	8	8 z			mes portn	nap mism	atch	6		#	# v21.1	1 0.33	4.0			erilog 61		Y yes	N	N 64H	64K	Υ			20	21		enhanced 8/16-bit version of 65c02	PDFs on his figForth for M65C02A
magic-1	http://ww	vw.hom	ebrewcp	Bill Buzbee		accum		8						6 4								chematic		Y yes		2N		Y 256		7	2004 20		ttps://hackaday.	TTL computer, 6809ish, schematics	magic-16 planning, 200 TTL chips
mais mangomips32	https://ail	thub c	stable stable	Rene Doss Ricky Tino	-	MIPS	32				nes Brake nes Brake		4802		5		# 14.7 # v23.2		1.0 8	2.6	X VI	hdl 22	MAIS_soc mangomi	Y yes Y yes	N	N 4G	4G 4G	V 100	3		5 2013 5 2019 20		se MIPS tools	register forwarding around ALU cache support, runs linux	license req'd for commercial use very percise specs, 100MHz on Artix7-2
manik	https://w	ww.ds	stable	Sandeeo Dytta		RISC	32				nes need:					100 #		7 0.33	1.0	2.0			manik2to	Y yes	N	4K		Υ 100	1		2002 20		ww.niktech.com	optional data & inst caches	supports Xilinx, Altera, Actel, Lattice; broken
mano_machine	https://git	thub.c		Susam Pal		accum		16 k	kintex-7	7-3 Jan	nes need:	364		6				7 0.67	2.0			hdl 5	micropro	Υ	N	4K	4K	N 25			2005 20		ttps://en.wikiped	course project, bidir mem data	for XC9572 CPLD, large # of latches
mano-compute marca	e https://git	thub.co		Amin Aliari		accum RISC					nes multi			6	- 22			0.67	1.0 1				sayeh marca	Υ			4K 16K	N 25	1	-	4 2007 20		ttps://en.wikipec	Mano uP implementation, course pr serial multiply & divide	different use of sayeh: simple & yet enough
marca mark ii	https://ei	thub.co	stable m/Vladis	Wolfgang Puffits Vladislay Mleine		RISC	32		arria-2	Jan	nes Brake tri-sa	te net		A	22	15/ #	# q13	0.67	6.0	0.0	A V vi	hdl 24	marca mark_ii	Y VPS	Y	161	16M	N /5	1		2017 20			system on chin written in VHDI	clks/inst is approx
mark-1	http://ww	vw.ahol	lme.co.uk	Andrew Holme	,	forth	8	8													sc	chematic		Y yes	N N	64	(64K	Y 22			20			TTL forth uP	cloned by Vladislav Mlejnecký see mark_ii
mark-2	http://ww	vw.ahol		Andrew Holme		forth		16														chematic		Y yes	N	641	64K	Y 31			20			TTL forth uP, PLD files	
maxicore32 mblite	https://git	thub.c	WIP	Lawrence Manni Tamar Kranenbu		risc uBlaze	32	32 9			nes Brake nes Brake	f 1165 f 941	209	6 2	- 1	83 # 227 #		2 0.50	1.0 2		X VE	erilog 42 hdl 18	maxicore: core_wb	2 asm	N	4G	4G	12	3	6 2	2009 20	24		standard risc not all instructions implemented	minimal ISA moved everything to work library
mb-lite_plus	http://ww	vw.late	stable	Huib Arriens		uBlaze	32	32 1			nes Brake			6				7 1.00	1.0 2		K B vi	hdl 34	tumbl	Y ves	N	4G	4G	Y 00	3.		2010 20	12		Delft Un. Of Tech. course work	use inferred RAM
mc1	https://git	thub.co		Marcus Geelnard		risc	32													,	A Y vt	hdl 33	ton level	Υ	Υ	46	46	Υ			2020 20		ttps://github.con	uP intended for FPGAs, based on MI	
mc6803	https://or	pencor		Dukov		6803	8				nes Brake		1223	6				0.33			X sy	ystem 2	mc6803	Y yes	N	N 641	64K	Υ			1999				John E. Kent, translated CPU core from VHDL t
mc6809 mc6809e	https://git	thub.c		Greg Miller Flint Weller		6809	8	8 9	spartani	6 Jam	nes error	4510	454	6	\vdash	#		0.33	3.0	- 12	X VE	erilog 6	demo_roc core_680	Y yes	N	N 64	(64K	Y 44	13	8	2016 20 1999	20 ht	ttps://shop.trenz	Cycle Accurate MC6809 Core course work. ASIC orientation	emphasis on cycle accuracy, DIP replacement
mc68kods	https://sit	tes eor		Olivier De Smet		68000	32	16	kintex-7	7-3 Jan 7-3 Jan	nes error	4617		6		#		7 1.00	8.0	_		hdl 10	mc68kods	ryes	+ 1	14 047	041	1 44	13	-	2011	_	ttps://www.iirike	SOC for HP9816 computer emulation	
mc8051	http://ww	vw.ore		Helmut Mayrhof	fer	8051	8	8	kintex-7	7-3 Jan	nes Brake	f 3022		6 1				7 0.33	4.0	2.3			mc8051cc		N	N 256	64K	Y		1	1999 20	13 w	ww.oreganosyst	fast 8051, version available with float	
mcip_open	https://or	pencor		Mezzah Jbrahim		PIC18					nes Brake			6 1	П	200 #	# 14.7		1.0 1	2.1	X vi	hdl 23	MCIOope	_n yes	N	Y 4K	1M	Υ		Τ	2014 20	15		light version of PIC18	
mcl51 mcl65	http://ww	vw.mic	stable stable	Ted Fried Ted Fried	-	8051 6502	8		artix-7-3 atrix-7-3			312 252		6	2	180	# 14.7	0.33 7 0.33	8.0 2 4.0 6		X VE	erilog 3 erilog 1	mcl51_TC mcl65	Y yes Y yes	N	N 64H	64K	Y	++	+	2016 20	21 ht	ttps://github.con	micro-coded microcoded, cycle exact	excellent micro-coding LUT counts
mcl65	http://ww	vw.mic	stable	Ted Fried		6502	8				nes insert	326		6				7 0.33	4.0			erilog 1		Y yes	N	N 64	64K	Y	++	+	2017 20		ttp://www.micro	microcoded, cycle exact	excellent micro-coding LUT counts
mcl86	https://git	thub.c	stable	Ted Fried		x86			kintex-7			308		6	4	180		0.67	20.0	9.6		erilog 3	EU	Y yes	N	N 1M	1M	Υ		1	2016 20		ttp://www.embe	microcoded, meets original 8088 ti	ming@100MHz
mcpu	https://or	pencor	stable	Tim Boscke		accum	8				nes Brake	f 41		6				7 0.08	1.0 7				tb02cpu2	Y asm	N	64	64	Y 4		I	2007 20	18 ht	ttps://github.con	MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst
mcs-4	https://or	pencor	alpha	Reece Pollack		4004					nes Brake			6		376 #			4.0 6			erilog 7					4K		\vdash	+	2012 20			4004 was multi-chip	4004 CPU & MCS-4
mcu8 mecrisp-ice	https://or	ourcefor	alpha	Dimo Pepelyash Matthias Koch		forth					nes Brake nes Brake		1180	6 1		299 # 100 #			2.0				processor j1a	E asm Y forth) N		256 64K	Y 17	++	+	2008 20 2011 20			asm, simulated, builds? 16-bit data size, some comments in	G distinct j1a.v for each data size
mecrisp-ice	https://so	ourcefor	rge.net/p	Matthias Koch		forth	32				nes Brake		2384			83 #			2.0		X Y VE		j1a	Y forth	n N	4G				+	2011 20	23		32-bit data size, some comments in	
mecrisp-ice	https://so	ourcefor	rge.net/p	Matthias Koch		forth					nes Brake	f 6372	8860	6 16	16	63 #	# v23.2	2 2.00	2.0	9.8 L		erilog 48	j1a	Y forth	n N	168	16E	Υ			2011 20			64-bit data size, some comments in	G distinct j1a.v for each data size
mecrisp-quintu	https://so	ourcefor	rge.net/p	Matthias Koch	_	riscv					nes adde			_	1	100 #			1.0 1				FemtoRV:				4G		3	2	2011 20				ts uls3s.v adds memory to femtorv32
mega65 mega65	https://git	thub.co	m/megal	Paul Gardner-Ste Paul Gardner-Ste		6502 6502					nes bash nes too n			6				7 0.33 2 0.67	2.0		X Y vi		machine	Y yes Y yes	N	N 64	64K	Y		+-	2017 20 2017 20			Enhanced c65 running in FPGA Enhanced c65 running in FPGA	seeks high performance very large SOC with many builds & tests
mera400f	https://git	thub.co	m/iakubi		ерпеп	RISC					nes synta		230	6				2 0.67		T	Ve	erilog 77	mera400f	Y ves	N	64	64K	Y		+	2017 20			reimplementation of MERA-400 CPU	
mica	https://w	ww.000	ities.org/	leon heller/cpu.l	html	risc	8	16													vt	hdl 2			N	641	64K	Y 10			20			educational: ee475 Cornell	also 16-bit version
micro_nating	https://git	thub.c		Geoff Natin		RISC		16 9	spartan	7 Jan	nes patch	ed FS,SA	SB signa	6				2 0.67	1.0				processor					N 10		9	2016 20	16		microcoded instruction set processo	
micro16b micro8a	http://me	mbers		John Kent John Kent		accum					nes Brake nes Brake			6		434 # 204 #			3.0			hdl 1 hdl 11	u16bcpu	Y asm			2K			+	2002 20	08 ht	ttp://members.o	very limited inst set derived from Tim Boscke's mcpu	MIPS/clk adj'd, 2 clks/inst also micro8 and micro8b variants
microblaze	https://w	ww.xil	roprietar			uBlaze	32	32	kintex-7			546		6		320	# 14.	1.03	1.0 60			roprietary	IVIICIOO	Y ves		Y 4G		Y 86	3	2 :	3 2002	02	ttp://members.o		ii 70 configuration options, MMU optional
microblaze	https://w	ww.xil	roprietar			uBlaze	32	32 v	virtex ul			563		6	1	682 #	#	1.03	1.0 1			roprietary		Y yes	opt	Y 4G	4G	Y 86	3.		3 2002	ht	ttps://en.wikiped		io 70 configuration options, MMU optional
microblaze-v	https://w	ww.am	d.com/er	Xilinx		riscv					inx ucont		1136			426 #			1.0 19			roprietary		Y yes	opt	Y 4G	4G	Y 86	3.		2023 20		ttps://docs.amd.	in Vivado at no extra cost	535Mhz max, numbers for 11 diff devices
microblaze-v microcore	https://w	ww.adi	uvoengin	adiuvo Klaus Schleisiek		riscv					nes Brake		1046 75		4			1 1.00	1.0 26		K vi	hdi 20	ucore110	Y yes	opt	Y 4G	4G	Y 86	3.	2	2023 20 1999 20		ttps://docs.amd.	using their Embedded Sys Dev Board	tightly configured, fixed peripherals de only one block RAM? simplest core
microcore	http://ww	vw.pld		Klaus Schleisiek		forth					nes Brake		138			171 #			1.0 10		X vi	hdl 17	ucore120	Y asm	N	Y 4K	4K			+	1999 20		/ww.microcore.o		no block RAM?, uses tri-state signals
microcore	https://git	thub.c		Klaus Schleisiek		forth		8)			us Schleis			4		33 #	# 3.12	2 1.00	1.0		LX vi	hdl 38	ucore	Y asm	N	Y 3K	8K	Y 84			1999 20			easy to add op-codes, fltg-pt opt.,	
microcore	https://git	thub.c		Klaus Schleisiek		forth		8)			us Schleis			4		33 #			1.0			hdl 38		Y asm	N	Y 4K	8K	Y 84		_	1999 20	23		easy to add op-codes, fltg-pt opt.,	ir 12, 16, 27 & 32 bit data sizes
microcore microforth	http://ww	thub co	beta /Forth	Klaus Schleisiek Jess Totorica	-	forth forth		8 z	zu5e	Jan	nes find t	he correct primitiv		6				1 1.00	1.0			hdl 38 erilog 34	ucore	Y asm	N	Y 4K	4K	N 25		+	1999 20 2019 20	23 20 bi	ttn://mindworks	Arduino-like board/platform based u	ar AKA E19 adjustional Joan stack
microwatt	https://git	thub.co	beta	anton blanchard	i	PPC		32 8	artix7	Jan	nes speci			s	\vdash	#	# v23.2	2 0.67	1.0		LX V	hdl 37	toplevel	Y ves			4G			+	2019 20		ttps://openpowe	open source PPC from IBM	has vivado instructions, supports microPythor
milkymist	https://git	thub.c		Sebastien Bourd		LM32	32	32 9	spartan-	-6 Jan	nes failed	13531		6 31	78	50 #	# 14.7	7 0.80		3.0	X Y ve	erilog 169	system	Y yes	N	Y 4G	4G	Υ	3.	2 6	6 2007 20			uses LM32, uses Spartan-6 IO	failed in mapper
mimafpga	https://git	thub.c		Manuel Killinger		accum	24				nes Brake		288	6		125 #							mimapro			1M		19			2019 20	21		Minimal Machine processor taught	
mimafpga minicpu	https://git			Manuel Killinger Hirotsugu Nakan		accum	16		artix7		nes IP pro			6 1	1			7 0.80	1.0		X Y vi	hdl 32 erilog 7	mimaenvi		N		1M	N 26		+	2019 20	10		Minimal Machine processor taught a same as tiny-cpu	uses Flex, Bison & Perl to create gcc compiler
minicpu morri	necp.47 ww	thub.co		Michael Morris		6502					chael Moi			6	- 1	104	# 14.	0.33	2.0				minicpu o	Y				Y 31		+	2000 20			simplified 6502, see m65c02a	RE: 8-bit CPU challenge of Arlet Ottens
minicpu-s	https://git	thub.c		Michael Morris		stack	16	8 1	kintex-7	7-3 Jam	nes Brake	f 147		6				7 0.67	28.0 12	0.6	X ve	erilog 2	both	Υ	N			33			2012 20	13		separate source for each CPLD chip,	u fits (2) XC9500 CPLD @ 71.4 MHz
minimips	https://or	pencor	stable	Samuel Hangoue	et	RISC	32				nes Brake		1886	6 8		118 #			1.0				minimips		N	N 4G	4G		3		5 2004 20	18		based on MIPS I	
minimips_supe mini16_cpu	https://or	pencor thub co	alpha	Miguel Cafruni miya	-+	RISC risc	32		spartan kintexus		nes Brake	field 186	+	b 8	$\vdash\vdash$	710	# v23.2	2 1.00 0.67	0.5 1.0 2		X vi	hdl 18 erilog 13	minimips	Y asm	N	N 4G	4G	-	3.	2 5	5 2017 20 7 20	18		based on MIPS I Very small and high performance CF	dual issue to two pipes, 16-bit mulitplier
mini16_cpu mini16sc_cpu	https://git	thub.co	m/miya4	miya		risc	_		kria260			100	_	6	\vdash	400 #	# v24.1	1 0.67	1.0 2	- 1	X ve	erilog 13	top	Н	\Box	H	\top		\vdash	Т,	20			Very small and high performance CF	
minirisc	https://or	pencor		Rudolf Usselman		PIC16	8	14 9	spartan-	-3 Ruc	dolf Ussel			4		80		0.33	1.0	7.4	X ve	erilog 7	risc_core_	Y yes	N	Y 256	4K	Υ			2001 20	12			
minsoc	https://or	pencor		Raul Fajardo eta		penRISO					nes Brake			6 4	8	107 #		7 1.00	1.0	1.7 A	LX Y VE	erilog 88	or1200_to	Y yes	Υ	M 4G	4G	Υ	3.		2009 20		ttps://github.con	minimal OR1200, vendor neutral, ha	s caches
mips_16 mips_fault_tol	https://or	pencor	stable	Doyya Doyya Lazaridis Dimitri:		RISC					nes collar nes Brake			6 /	-			7 1.00	1.0	2.5			mips_16_ main	Y yes					3		5 2012 20 5 2013 20			Educational 16-bit MIPS Processor arithmetic includes fault detection	no external memory port?
mips_rauit_toi mips_harris	http://box	oksite.		David Harris		MIPS		32	ex-/	Jan	cs bi dKe	201/	\vdash	J 4	٥	43 #	14.	1.00	1.0				main mips_sing						1 3	+	2014 20		ttps://booksite.e	courseware to go with book	goes with text book exercises
mips_harris	http://boo	oksite.	imulation	David Harris		MIPS	32			┸				ш			L			ᅼ	sy	ystem 49	mips_mul	Y yes	N	Y 4G	4G	Υ		T	2014 20		ttps://www.yout	courseware to go with book	video on Digilent Blog
mips_harris	http://boo	oksite.	imulation			MIPS		32						\blacksquare						T	vh	hdl 49	mips sing	Y ves	N	Y 4G	4G	Y			2014 20		ttps://digilent.co	courseware to go with book	complete set of book figures by chapter
mips_harris mips_linder	http://boo	oksite.		David Harris Michael Linder	-+	MIPS		32 k	ldate	7 7	nes Brake	f 1100	\vdash	6	\vdash	220		7 1.00	1.0 2:	6.5		hdl 49 hdl 39	mips_mul	Y yes	N	Y 4G	4G	Υ	3	_	2014 20			courseware to go with book	no LUT RAM. source code in PDF
mips_linder mips_pipelined	https://wi	thub.c		Michael Linder Mohammad Hos	ssein Y	MIPS					nes Brake nes macr			6	\vdash			2 1.00	1.0 2	0.5	D VI	erilog 23	a_mips toplevelci	y yes	N	46	4G	\vdash	3.		5 2017 20			masters thesis course project, hazard detection as	
mips_sc_rubio	http://ww	vw.ece.		Victor P. Rubio		MIPS	32	32												止	vř	hdl	mips_sc	Y yes		4G	4G				2004 20	04		MIPS RISC Processor for Comp Arch	Ed, 2004, single cycle, RTL in PDF
mips_up_vhdl	https://git	thub.co	m/cm42	Chandra Mettu		mips					nes no LL		2311	6			# v23.2		1.0 1			hdl 10	NYU6463	Y yes	N	4G	4G	Υ	3		20				considerable mapping of memory to logic?
mips32	https://or	pencor		Jin Jifang		MIPS					nes Brake		_	6 A 8	8	192 #			1.0		X VE	erilog 17	pipelinem	Y yes	N	4G	4G	y 57	3		5 2017 20		ttor. Halthrib	vivado project, ISA at github page	"classic MIPS"
mips32r1 mips789	https://or	pencor		Grant Ayers Li Wei		MIPS	32				nes Brake nes Brake			A 8	1	79 #	# q13.1		1.0 1		X VE	erilog 20 erilog 10	processor mips_core	r yes	N	Y 4G	4G	Y	3.	2 5	5 2012 20 5 2007 20	15 <u>h</u>	ttps://github.con	Harvard arch supports most MIPSI instructions	complete software tool chain
mipscpu	https://git	thub.co	m/mfbsc	Matheus Souza		MIPS	32	32 9	spartan	7 Jan	nes LPM	compone	nts								A sy	ystem 24	cpu	N	N	4G	4G				2017 20	19		MIPS like cpu, course project, VHDL	
mips-cpu	https://git	thub.c	alpha	Jeremiah Mahlei		MIPS	32				nes adde			6				7 1.00	1.0 40		X ve	erilog 15	cpu	Y yes	N	4G	4G	Υ	3.		5 2017 20	17		Very early stage project, only impler	no outputs, missing im_data.txt
mipsfpga	https://w	ww.mi		MIPS Technologi		MIPS	32		atrix-7-3	3 Jam	nes Brake	f 10692	\vdash	6	47	118 #	# 14.7	7 1.00	1.0	1.0			mfp_syste	Y yes	N	4G	4G	Y	3.		2014 20		ttps://www.yout	M14K core & mipsfpga-plus	DRAM interface, I&D caches. 8789 FF
mips-hls-vivad mips-lite	https://git	thub.co	stable m/incrat	Grammatopoulo Jon Craton		MIPS		32 k	kintev.7	7-7 lar	nes insuf	ficient m	mory	6	\vdash		# 14	7 1.00	1.0	+	cr vi		cpu cpu	Y yes asm	N	4G	4G	Y	3		2009 20			written in cpp, no inst decode, limite	q xiiinx HLS project
mips-nce mips-processo	https://git	thub.co	m/hcshir	Henry Shires		mips	32		CA-/	73011			101 9	11			14.1	2.00	2.0	-	A vi	hdl 52	mins pro	V voc	N	46	4G	Υ	3.		5 20			course project: single cycle, pipeline	d extensive simulation tests
mipsr2000	https://or	pencor	stable	Lazaridis Dimitri:	is	MIPS	32	32 k			nes Brake	f 1971		6 4	6	71 #	# 14.7	7 1.00	1.0	6.2	X vi	hdl 35	Dm	Y yes	N	4G	4G	Υ	3	2 5	5 2012 20			supports almost all instructions of n	i course project
misc16 misc16	https://git	thub.co	m/Steve-	Steve Teal Steve Teal	-	accum	16	16 2			nes Altera	mem f 197	78	6	Щ	500 #	# v21.2	0.22 0.22	1.0 55	0 1	A Y VI	hdl 9	misc_fort	Y yes	N	641	64K	N 10	H	+	20	21	ttne://aithub.e	16-bit minimal CPU which only has a 16-bit minimal CPU, has a single inst	single instruction 'mov'
misc16 misoc	https://gi	thub c	stahle	M-Labs		RISC			zu-3e arria 2				code run		igen			1 0.80				ndi 1	IIIISC	Y yes Y yes					3.	2	2007 20	19 b	ttps://gitnub.con	Video IP for Mist & others	choice of latticemicro32 or mor1kx uP
	https://git	thub.c		Takahiro Ito		RISC					nes altera					98 #	# q18.0	1.00	1.0	9.1			mist32e1	Υ 763	T	4G	4G	Y	6		2007 20			mist32 uP: embedded version	The state of the s
mist1032 mist1032				Takahiro Ito		RISC			arria 2									1.00	1.0			erilog 87						Υ	6					mist32 uP: out of order version	missing cache_ram_16entry_512bit.v

_uP_all_soft folder	opencores or prmary link	statu	s author		tyle /	data	inst sz	PGA	repor ter	com ents	LUTs ALUT	Dff	101	blk ram	F max	date	tool N	/IIPS /inst	clks/ KIF	ys ver	n oo s	file	top file	ğ ch	nai p	tg P,	max r	max b	oyte to	adr i	# e	start year		secondary web link	note worthy	comments
mist1032	https://github.	c error	s Takahiro Ito	_	RISC			lone-1	James	altera	33251		4	4 138	32	## 0	18.0	1.00	1.0	1.0			mist103					4G	γ		64		2015		mist32 uP: inorder version	high pin count
mitecpu mix-fpga	https://github.	com/jbu	sh(Jeff Bush a Michael Schroeder		accum	8		artan7	James	cunta	v orrorr		6	+-	-	## \	23.2	1.00	1.0	A		rilog 2 rilog 29	tinyproc	Y		N Y		4V	Y 7	1 4		2017		https://op.wiking		ChiselGPU, LispMicrocontroller, PASC & NyuziPro er as described in "The Art of Computer Programm
mocha	https://github.	c stabl	e Sanjay Gupta		accum	8			James			_	-	+			23.2		3.0	+			processo	r Y asr	m N	N	64K	64K	Y 31		•		2018	псрз.//еп. мікіре		NIIT University, course materials include full RTL
moncky	https://gitlab.o	om/big-	bat Kris Demuynck		RISC				Kris De				6	33			v21		1.0			hem: 36		Y yes	s N	N	64K	64K	N 32	!	16	2020		https://hackaday	intended as educational, all origina	
moncky moncky	https://gitlab.o	om/big-	bat Kris Demuynck bat Kris Demuynck		RISC		16 zu-		James James			280 5 523		33			21.1		1.0 21	3.1 X	X SC		Moncky	Y yes	s n	N N	64K	64K	N 32	-	16 16	2020		https://hackaday https://hackaday	from 16x65K to 64KB RAM	also has verilog two phase clock, ALU & mem have own phase
mor1kx	https://github.	c stabl	e Julius Baxter	Ор	enRISC		32 kin	tex-7-3	3 James	Braket	2718		6			##	14.7	1.00	1.0 8		(ve	rilog 48	mor1kx	Y yes	s N	N	4G	4G	Υ		32	2012	2024	https://www.you	lots of configuration parameters	considered best openrisc design
moxie	https://github.	c stabl			RISC	32		ia-2	James				Α	_	L.		18.0		1.0	4.6 X		rilog 16		+	_	\perp	4G 4G		Υ		16	2009		https://github.com	n/atgreen/moxie-cores	four read, two write register file missing
moxielite moxielite	https://github.	c stabl			RISC	32	_		James James			_	6 6	3	152		18.0		1.0 4	_			moxielit		+		4G 4G				16 16	2009		https://github.com	n/atgreen/moxie-cores	
mpdma	https://openco	r beta	quickwayne	u	ıBlaze	32	32 kin	tex-7-3	James	Braket	field		6			##	14.7	1.00	1.0		Y pe	erl		Y yes	s N	N	4G	4G	Y		32	2006			Soft MultiProcessor on FPGA	Perl gens *.xmp, mhs, mss & ucf files
mproz	http://www.bi		e K. Lee		stack	16			James				6	4			14.7		1.0	-		hematic		Y asr	m N	N		32K				1999		https://groups.go	little documentation, CPLD implem	
mrisc32 mrisc32	https://github.		Marcus Geelnard Marcus Geelnard		RISC RISC	32		loneV	Marcu	is Geel	nard		A	+	100	## 0	13.1	1.00	1.0	A		idl 36		Y asr			4G 4G		Y 68		32 32	9 2018 2018		https://www.bits	Mostly harmless Reduced Instructi MC1 variant web page	on Cray-1 vector inst, also a1 variant, LLVM supp logic that can output a 1920×1080@60 video
mroell_cpu	https://bitbucl		e Matthias Roell		accum	8	8 kin		James				6		357		14.7		1.0 63	7.1 X	(vh	ıdl 8	cpu	Υ				40	10		-	2014		itteps.// www.oies	university course project	logic that can output a 1520-1000@00 viaco
msl16	haar		Philip Leong, Tsan		forth ISP430				James				6	+-					1.0 56					Y asr				CAV	16		16	2001			CPLD prototype	A Company of the Comp
msp430_vhdl multicomp	http://searle.h	ostei.com	Peter Szabo n/s Grant Searle		accum	16		tex-/-:	3 James	вгаке	1735	,	ь	+	12/	##	14./	0.67	2.0 2	4.5 A		iai 9	cpu	Y yes	S P	IN .	64K	64K	1		16	2014	2017	https://blog.gadg	Comprehensive verification was no 6502, 6800, 6809 & Z80 on Cyclon	e II: Basic. CamelForth and CPM: also SD card. UA
multicomp	https://github.	comy do	Bb Doug Gilliana	_	accum	8	-													Α	,												2021	https://hackaday	6502, 6800, 6809 & Z80 on Cyclon	
multicycle_risc multi-cycle-cpu	https://github.	c stabl	e Yash Sanjay Bhalga rik Amrik Sadhra		RISC	16			James		1470	655	6		213		14.7		1.0 9			rilog 62		Y	- 1		64K		Y 21	i	8 32	2015			multi-cycle IIT-B-RISC15 ISA	developed on Altera, course project
mx65	https://github.	.com/Ste	ve- Steve Teal		6502	8	8 k7	-3	James James		1071			0.5	207		14.7		1.0 7 4.0 1	5.9 X	(vh	idi 48	top_leve apple1	Y ves	s N	N	64K				32	2016		nttps://www.you	cycle accurate, passes Klaus Dorma	ran spreadsheet for test programs, ISE project
mx65	https://github.	com/Ste	ve- Steve Teal		6502	8	8 zu-	-3e	James			148			370		21.2		4.0 6		(vh	ıdl 5	apple1	Y yes	s N	N	64K	64K	Υ			2022			cycle accurate, passes Klaus Dorma	
mxp	http://vectorb	stabl	e VectorBlox Compu re Dennis Kuschel		vect	8			vector James		39856 3428		6 6		175		17.2		3.0			oprietary	cpu top	Y	٠,	NI I	64M 6	CANA	v	+	+	2012		http://www.ece.u	MXP Matrix Processor is a scalable originally in TTL, avail, as a kit	so LUT count for 8 lanes with custom inst my4th: micro-coded, bit serial, runs Forth
mycpu myforthprocess	https://openco		e Gerhard Hohner		forth				James			_	6				14.7		1.0 7				mycpu mycpu						96	+	+	2010		neep.//mynor.org	DPANS'94 32-bit Forth, masters th	
myfpga_forth	https://github.	c WIF	jemo07		forth	32	8			no to	yet		口								ve	rilog 7		Υ	r	n	4G	4G	16		工	2023	2023		beginner Forth machine	
myrisc1 myrisc1	https://gith.sh		e Muza Byte e Susam Pal		RISC	8		ia-2	James	Braket	121	-	Α	2	231	## 0	13.1	0.33	1.0 62	8.7 A			myRISC: micropro				256		Y 16		4	2011		https://en.wikipe	Verilog source included in PDF file one of several implementations	AKA Mano Machine, LPM macros AKA Mano Machine, LPM macros
nanoblaze	https://openco	or beta			coBlaze	-	-	tex-7-3	3 James	punct	uation		6	+		##	14.7		2.0				nanobla	e asr			256				4	2005		ittps://en.wikipe	nanoBlaze compatable, adjustable	
nanoblaze	https://openco	or beta		pic	coBlaze	8	18 kin	tex-7-3	James		£ 247		6	1	169	##	14.7	0.33	2.0 11	3.2 X	(vh	dl 12	nanobla	e asr	m		256		Υ			2015	2015		nanoBlaze compatable, adjustable	
nanoprocessor	https://github.	com/yas	an Yasantha Niroshar		risc		12 art		James		37	_	_	+-	_		24.1						nanopro		_	N		8	4		_				educational: 4 insts MOV, ADD, NE	
natalius_8bit_r navre	https://openco	or beta or stabl			RISC AVR				James James		232 990		6	+-1	207		14.7 14.7		3.0 2 1.0 6			rilog 12	natalius softusb_	p Y asr n Y yes		N Y N			Y 29		32	2012 2 2010	2012	https://www.mill	return stack & register file AVR clone, part of www.milkymist.	3 clocks/inst
nc4016	https://en.wik	ic asic			forth	16	10 KIII	itex-7-	Janies	Diake	330	1	,	+	207	""	14.7	0.33	1.0 0.	7.0 AL		oprietary	3011430_	iii i ye.	3 1		UNIK	U-4IX	1 /2		32	2 2010	2013	ntcps.//www.miir	chapter in Koopman	.org
ncore	https://openco		a Stefan Istvan		accum	16			James				6		105		14.7		1.0 31			rilog 3		Υ			128K		16		16	2006			This is a little-little processor core	
neo430	https://openco		a Stephan Nolting		1SP430				James								14.7		4.0 3	8.0 AL	X Y vh	idl 19	neo430_	te Y yes	s N	N	28K	32K	Y		16	2015		https://github.com	edit neo430_sysconfig.vhd to set o	
neo430 neo430	https://openco	alph	Stephan Nolting Stephan Nolting		1SP430 1SP430	16			Stepha Stepha		1036	1144			100	## \	/19.2 /19.2		4.0 2	9.1 AL	X Y vh	dl 19	neo430_ neo430_	te Y yes	s P		28K		Y		16 16	2015		https://github.com	edit neo430_sysconfig.vhd to set o edit neo430_sysconfig.vhd to set o	pti default config, includes true RNG
neo430	https://openco		a Stephan Nolting		1SP430	16			Stepha			1137			121		17.1						neo430	to Y yes	s N	N			Y		16	2015		https://github.co		nti default config, includes true RNG
neo430	https://openco		a Stephan Nolting		1SP430				Stepha		590	230	4				17.1		4.0 3	4.6 AL	X Y vh	idl 19	neo430	to Y yes	s N	N	28K	32K	Υ		16	2015		https://github.com	website has detailed resource ι	
neo430 neo430	https://openco	or alph			1SP430 1SP430	16	16 ice 16 ice		Stepha		3928	1923		6	20	##	LR LR		4.0	0.9 AL	X Y vh	dl 19	neo430 neo430	to Y yes	s N	N	28K	32K	Υ		16 16	2015		https://github.com	website has detailed resource u website has detailed resource u	
neo430	https://openco		a Stephan Nolting		1SP430	16			Stepha		402		6	2	204	##	14.7		4.0 8	5.0 AL	X Y vh	idi 19	neo430 neo430	to Y ve	s i	N	28K			_	16	2015		https://github.coi	website has detailed resource until	
neogeo	https://github.	com/Ma	zai Murray Aickin	680	000, z80	16	16													А	Y ve	rilog											2023	https://en.wikipe	port of Neogeo Core (video arca	ade CycloneV, open hardware, retro gaming
next186	https://openco	stabl			x86				James				A	2	77		13.1		2.0 1	3.1 A			Next186									2012			boots DOS	
next186_soc_p next186mp3	https://openco	r stabl			x86 x86	16		tex-7-3		transi	ate error	rs	6	1			14.7		2.0	-			ddr_186	Y yes	s P	N N	1M 1M	1M	Y	1 +	+	2013			SoC version of next186 SoC version of next186	boots DOS, does video games & sound boots DOS, has DSP core, no x86 source
nextz80	https://openco	r stabl			Z80	8	8 kin		James	Braket	854		6	1	119	##	14.7	0.33	1.0 4	5.0 X				CI Y yes	s N	N N	64K	64K	Y			2011			SOC VEISION OF HEXELOO	claim of 700 LUTs in Spartan-3 probably wron
nibblercpu	https://github.	com/bcl	an Bryan Chan		accum	4			James		9066			1			23.2		1.0				nibbler	Υ			4K						2017	http://www.raysl	originally a TTL project	https://www.bigmessowires.com/nibbler/
nibblercpu nige machine	https://gist.git	c stabl	e Andrew Read		forth	32			James James				6	8 33	200		23.2 14.7		1.0 24				nibblerc Board		e 1	N Y	4K 16M	4K	517	5	12		2014	https://www.bigr	4-bit CPU in VHDL standalone Forth system	seondary web link has documentation https://www.youtube.com/watch?v=PRItE80
niloofar1	http://ce.shari	f. error	s Mahdi Amiri		RISC						it of mer		6	0 55	123		14.7		1.0	1.5		rilog 3		Y	1		20111	20.00	711				2001		derived from risc-16	ASIC, uses Leonardo for synthesis
nios2		proprie	tar Altera		Nios II				Altera				Α	4			13.1		1.0 25		v pr	oprietary					4G		Υ		32	2004			fltg-pt, caches & MMU options	Nios II/f: fastest version, DMIPS adj, 2.15 Core
nios2 nios-v	https://www.i	proprie ntel.com	tar Altera /cr Intel		Nios II riscv				Altera Altera		584	_	A	+	442		16.0 24.2		1.0 719			oprietary oprietary		Y yes	s or	pt nt	4G 4G	4G 4G	Y		32 32	2004		https://www.inte	fltg-pt, caches & MMU options requires Quartus Prime Pro? Ashlir	Nios II/e: min LUTs version, DMIPS adj, 1.68 C ag F ALM mystery: off by 2X? No FF counts
niosprocessor	https://github.	com/Juli	en Julien Malka	1	Nios II	32	32	iicx /	ruccio	comp	72.2		^				2.4.2	1.00	1.0 10			dl 25		Y yes	s n	N	4G	4G	Y		32	2019		itteps.// www.inte	Project for Computer Architecture	col uses much Altera source code
nnarm	ftp://ftp.gwdg	<u>d</u> untest			ARM	32	16		J	L.					L					A		rilog 40	syn	Y yes	s n	N	4G	4G	Υ		16		2001			.org/wiki/Amber_(processor_core), ran afoul of A
nocpu non-von-1	https://github.	beta beta			RISC	8			James James		175		6	+	556		14.7 14.7		1.5 30			rilog 5	cpu	N no	, ,	N N	256	256	V 30		4		2017 2018		minimal & complete SIMID in tree structure	8 ALU inst, 3 port reg file A & B regs, instructions broadcast
nop	https://github.	com/NO	P-I Mingdao Liu		risc	32															Y sc	ala 83	main	Y yes	s 1	Υ	4G	4G	Υ		32		2023	https://en.wikipe	full size uP, doc in Chinese	see wikipedia link
nova1bach	https://github.	com/jad	Jan Adelsbach		nova	16					oly driver		6	\perp			23.2		1.0	1	Y ve	rilog 10	nova_cp	u Y yes	s N	N	64K	64K		\Box	7		2016		implementation of a DataGeneral	
nova-soc nybbleForth	https://github.	com/sco	ttll Scott Baker s Lars Brinkhoff		nova forth	16					em init fil		6	+	\vdash		21.2		1.0	+		rilog 1	300	Y yes	s N		64K		Y 11	+	4	2016	LVLV		Nova CPU + RAM + UART + Timer + empty design, no init file	I/O Ports, Sierra Circuit Dsgn, missing hex file tiny
nyuzi_gpu	https://github.	c stabl	e Jeff Bush	G	PGPU	32	32 arr	ia-2	James	synta	x errors		Α			## 0	18.0	1.00	1.0	_ ^	X Y sy	stem 70	nyuzi	Y yes	s 1	Y	4G	4G	Y 80		64	2015	2024	https://github.com	32 scalar & 32 vector reg	should run on either altera or xilinx
nyuzi_gpu	https://github.	c stabl	e Jeff Bush		PGPU	32			Jeff Bu		74000		4	\perp	54		18.0 1	6.00	1.0 1		X Y sy	stem 70	nyuzi	Y yes	s 1	Υ	4G	4G	Y 80)	64	2015	2024	https://github.com	32 scalar & 32 vector reg	
nyuzi_gpu oberon sdram	https://github.	c stabl			RISC	32			James James		82767		6 6	4 17	104		14.7	1.00	1.0 4		X Y sy	sterr 70 rilog 16	nyuzi risc5	Y yes	s 1	Y V	4G 4G	4G	Y 80		64 16	2015		https://github.com	32 scalar & 32 vector reg	should run on either altera or xilinx ber modified to use DRAM, serial mult
oc54x	https://openco	r beta			DSP	16			3 James				6	1	180		14.7		1.0 5			rilog 10	oc54_cp	u Y yes	s N	N Y	64K	64K			10	2002			40-bit accumulator, barrel shifter	C54x clone
octagon	https://openco	<u>beta</u>			MIPS				James				6	4 9	333	##	14.7		1.0 110			idl 46	octagon	asr			4G	4G	Υ		32	2015		https://github.com	8 thread barrel processor, largely N	
octavo	http://fpgacpu	or stabl			reg	16			Charle				Α 4	1 463	550	## -	18.0	4.00	0.3	7.0 A			Octavo CoreQua			N v	4G	46	14		16 1 16	2012		https://github.com	, ,	h ~= performance across word sizes, no call/rtn at 37-bit adr, quad issue, caches, 32-64-128 fltg-
odess	https://openco	r stabl			RISC	##	16 cyc	:lone-5	James	reduc	130160 35984	L	A 7	2 112	103		18.0			1.4 A	A sy	stem 27	CoreOne	V Y asr	m ۱	Υ	4G	4G			16	2017		https://opencore		at 37-bit adr, quad issue, caches, 32-64-128 fitg- at 37-bit adr, quad issue, caches, 32-64-128 fitg-
odess	https://openco	or stabl	e Dmytro Senyakin		RISC	##	16 cyc	:lone-5	James	slow t	50135		A 7	2 112	90	## 0	18.0	4.00	1.0	7.2 A	A sy	stem 27	CoreOne	V Y asr	m ۱	Υ	4G	4G			16	2017	2017	https://opencore	Altera proj, Multicore, P&R results	at 37-bit adr, quad issue, caches, 32-64-128 fltg-
odess odess	https://openco	or stabl			RISC RISC				Dmytr				A 7	2 112	192	## 0	17.1 17.1	4.00	1.0 2: 0.3 1	3.3 A	A sy	stem 27	CoreQua	V Y asr	m \		4G 4G		+		16 16	2017		https://opencore	Altera proj, Multicore, P&R results	at 37-bit adr, quad issue, caches, 32-64-128 fltg- at 37-bit adr, quad issue, caches, 32-64-128 fltg-
odess	https://openco	r stabl			RISC	##	16 str	atix-5	Dmytr	ro Senv	50814		A 7	2 112	184	## 0	17.1	4.00	1.0 1			stem 27	CoreOne	V Y asr	m \	Y	4G	4G	\dashv		16	2017		https://opencore	Altera proj, Multicore, P&R results	at 37-bit adr, quad issue, caches, 32-64-128 fitg- at 37-bit adr, quad issue, caches, 32-64-128 fitg-
oldland-cpu	http://jamieile	s. error	s Jamie Iles		RISC	32	32 arr	ia-2	James	synta	x errors		Α			## 0	18.0	1.00	1.0	Α	A ve	rilog 22	oldland	cı Y	1	N N	4G	4G	Υ		16	5 2015	2017	https://github.co	has caches & MMU	runs on Cyclone V
oldland-cpu oms8051mini	http://jamieile	s. error	s Jamie Iles a Simon Teran, Dine		RISC 8051						x errors	\vdash	A 6	1 32	122		18.0		5.0				keynsha				4G			++	16	5 2015 2000		https://github.co	has caches & MMU	runs on Cyclone V
oms8051mini one-der	http://www.dr	dobbs.co	Al Williams		CISC	32			James James				4	1 32	133		14.7		1.0	+.44 X			digital_c	or r yes	3 P	IN .	04K	J4K	-	++	+	2000			The One Instruction Wonder	TTA
ора	https://github.		e Wesley W. Terpstr	ra	RISC	32	32 cyc	lone-5	Wesle	larges	8540		Α		125	c	15.0	1.00	0.5 2		\ vh	ıdl		ш		П					32	2013	2016		An Out-of-Order Superscalar Soft C	
opc.opc2cpu	https://github.	c stabl			accum	8			James				6	+	556 526		14.7		4.0 17				opc2cpu			N N		1K	Y 12	3	+	2017		https://revaldinh		LD see hackaday One Page Computing Challenge
opc.opc3cpu opc.opc5cpu	https://github.	c stabl			RISC	16			James James		e 1/4 e 273		6	+	294		14.7		3.0 14				орс3сри орс5сри			N N		64K	N 15	4	16	2017		https://revaldinhi	OPC3 16-bit OPC1, for XC95144 CF OPC5 RR inst. ISA similar to OPC1	LD see hackaday One Page Computing Challenge see hackaday One Page Computing Challenge
	https://github.	c stabl	e revaldinho		RISC		16 kin	tex-7-3	James	Braket	383	3	6		247	##	14.7	0.67	3.0 14	4.0 X	(ve	rilog 2	opc5lscp	u Y asr	m N	N N	64K		N 18			2017	2021	https://revaldinh	OPC5LS OPC5 with predicate inst	see hackaday One Page Computing Challenge
opc.opc5lscpu			e revaldinho		RISC	1 40		tou 7 5	James	Braket	450	1	6		222		14.7		2.0 16		(ve	rilog 2	орс6сри	Y asr	m N	NIN	64K	64K	N 27	4	16	2017		https://revaldinh	OPC6 based on OPC5LS, more inst	see hackaday One Page Computing Challenge
орс.орс6сри	https://github.	c stabl		-	RISC	16	16 kin	tex-7-2	Jannes	Decl			6		200							rilaa -	0007-	V		NI A	15.	180	NI CO	-	16	204-	2024	https://www.lin.au.	ODCZ 22bit bass 1 ODCC1-	
	https://github. https://github. https://github	c stabl	e revaldinho revaldinho		RISC	32	16 kin	tex-7-3	James James	Braket	624 516	_	6	+	303 323		14.7		2.0 24	2.8 X	(ve	rilog 2	орс7сри орс8сри	Y asr	m N	N N	1M	1M	N 32	5	16	2017		https://revaldinho		re i see hackaday One Page Computing Challenge re i see hackaday One Page Computing Challenge

P_all_soft folder	opencores or prmary link	status	author	style / clone	data sz nst sz	FPGA	repor ter	com L ents A	UTs LLUT	# 5	blk ram	F max			clks/ K inst /			rc fi	ile top file	g chai	fltg P	max max dat inst	byte #	adr mod i	reg e	start I year r		secondary web link	note worthy	comments
spinal	https://justanot	herelectronic	blog.com/?p=543	accum	8 16	 				+++			Ť	 			sc	ala	1 opc	<u> </u>	N	1K 8K	Y 16	5	lon	2019 2	2019		ust the single web page	
8_urisc	https://opencor	stable Kir	k Hays, Jshamlet	RISC	8 8	kintex-7	-3 James E	Brakef	691	6	1	263 #	## 14.	.7 0.33	1.0 1	.25.6 X	vh	ıdl	9 Open8			64K 64H				2006 2	2023		accum & 8 regs, clone of Vautomatio	
C fire core	https://github.c		lead Semiconducto	risc-v uBlaze		l liter	7 Jacob		ninet fil.	6	\perp	$\vdash \vdash$	-	.7 0.33	1.0			rilog	12 000-0-	Y yes	N	4G 4G	Y		32	2007 2				06-and-c910, docs in Chinese, many many la "FPGA Proven"
fire_core fire2	https://opencor		x Marschner, Steph tonio Anton	uBlaze		kintex-7		empty pro Brakef		6	2 2	105 +			1.0	97 A V		rilog 1	12 openfire_ 27 openfire_	Y yes	N N	4G 4G	Y			2007 2			PPGA Proven"	derived from Stephen Craven's OpenFire
gateware	https://github.c		engateware	z80	8 8	Killex-7	-3 Jailles E	DIAKEII	1201	- 0	3 2	105 #	## 14.	./ 1.00	1.0		Yvh	dl, veri	loa	Y yes	N N	64K 64H	(v	1	32	2007 2	2012	https://github.com	compatible Congo Bongo/Tip Top arc	
msp430	https://opencor		ver Girard	MSP430	16 16	stratix-3	- Oliver C	Girard	1147	А	1	98		0.67	2.0	28.5 A)			30 openMSP	4 Y ves	N N	64K 64H			16	2009 2	2018	nttp3.j/gitildb.com	near cycle accurate	performance spreadsheet
piton	https://github.c		nckeown	SPARC			-3 James 1			6			## 14.	.7 1.00				rilog		Y yes	Y N	4G 4G	Υ			2015 2			Princeton Un.	both FPGA & ASIC, very many source files
cale	http://www.lirn	stable Ly		uBlaze	32 32		3 Lyonel I			4		91		.1 1.00		58.2 X			26 sb_core	yes		4G 4G	Y 86	5		2010 2			NoC secretblaze	data is for single secretblaze
dr8	https://github.c		rium technology	AVR	8 16	5										A	Yve	rilog 2	24 xlr8_alori	Y yes	N	64K 64F	Y		32	2	2019		AVR clone, Sno and Hinj Arduino com	https://www.youtube.com/watch?v=Drr1N
00	https://github.c		mjan Lampret	OpenRIS			-3 James E			6					1.0	22.5 X	ve	rilog 7	78 or1200_t	Y yes	Y M	4G 4G	Y		32	2010 2			pest older openrisc implementation	
0_hp	https://opencor	stable St		OpenRIS			Strauc			6		185 #			1.0	33.1 X	ve	rilog 3	39 or1200_id	Y yes	Y M	4G 4G	Y		32	2010 2			3 slot barrel version of OR1200	numbers from published paper
IO_soc	https://opencor	beta ga		OpenRIS			2 James			4				.1: 0.67					39 top	Y yes	Y M	4G 4G	Y		32		2011	https://openrisc.ic	OpenRISC on Terasic DE1 board	
0mp	https://github.c		fan Wallentowitz ius Baxter, Stefan K				-3 James E -3 James E			6				.7 1.00		22.4 X 57.3 A	ve	rilog 1	04 or1200_t	Y yes	YM	46 46	Y			2012 2			multiprocessor variant, single core	
marocchi	https://opencor		drey Bacherov	RISC			James E			6				.2 0.67		57.3 A			39 mor1kx 39 or1k_mar							2001 2			no longer supported, see mor1kx continous regression tests	cappuccino ALU Implements a variant of Tomasulo algorithm
SOC	https://opencor	mature Xi		OpenRIS		arria-2		syntax eri		6				.0 1.00		Δ	V ve	rilog 1	94 or1k_soc	V vos	H	4G 4G	v			2009 2			SoC using OpenRISC 1200	huge tar file
f	https://opencor	alpha Ke	nr	OpenRIS	C 32 32	!		.,		- 1							co	nfluenc	e	1,00						2004 2				
	https://www.pji		ul Stoffregen	accum														hemati		Y asm	N N	64K 64H	Y 24	1		1994 2		https://github.con	OSU8 Microprocessor Project "instruc	*.1 schematics, doc at web page, currently a
	http://www.ultr		n Golding	forth	16 5	kintex-7	-3 James I	bad synta	ЭX	6			14.	.7 0.67	1.0		vh	ıdl	1 p16		N	64K 64H				2000		http://ftp.forth.org	/svfig/kk/11-2021-Golding.pdf	
		beta C.	I. Ting	forth	16 5	kintex-7	-3 James		367	6		355 #			1.0 6		vh	ıdl	1 cpu16	Y asm	N	64K 64H		3		2000			part of eForth?	data width can be expanded
î	https://opencor	mature M			8 14		-3 James E		378	6					1.0 2				3 P16C5x	Y yes	N Y	256 4K	Υ	\Box		2013 2	2014		·	
		beta C.				spartan			1175	4				.7 0.83		36.0 X	vh	ıdl				2K 2K		4	\perp	2000			part of eForth?	data width can be expanded
laze	www.bleyer.org	mature Pa				spartan-			177	4		117							18 pacoblaze					1	2	2000 2			3 versions, behavioral coding	Compall SCSS CO
re .	nttps://people.e	stable Br				kintex-7			441	6	1 1	128 #	## 14.	./ 0.67	1.0 1	.94.8 X	ve	rilog	7 de2_mini	Y yes	N	4K 4K	31	4	_	2010 2			The Pancake Stack Machine dervied f	
an an			nalabedin Navabi nalabedin Navabi			kintex-7			157 161	6	+								16 par_beh					+	-	1995 1 1995 1				AKA cpu8, both vhdl & verilog versions AKA cpu8, both vhdl & verilog versions
DI I	https://github.c		nalabedin Navabi f Bush		16 16	kintex-/	- James E	DI dKETI	101	ь	+	/b #	114.	./ 0.33	4.0	30.0 X		rilog	2 parwan	ı yes	N N	64K 64K	Y 20) 2	8	2017 2			rom VHDL: Analysis and Modeling of 16 RISC cores	nna chao, notti stini & settiog setziouz
os	https://github.c		r Busn irtin Schoeherl		32 32	1	+			++	+	+	+	_	+			ala	+	Н	18	J4K 041	1 1 20	1 4		2017 2			university project, ASIC tapeout	http://www.t-crest.org/
blaze	https://eithub.c	mature Pa			e 8 18		+			\rightarrow	+		1						7 pauloBlaz	Y asm	N	256 2K	Y	+		2015 2				ore LUTs than original claims easier to modify
	https://opencor	alpha Do				kintex-7	-3 James E	Brakef	2630	6	1	132 #	## 14.	.7 0.33	1.0	16.5 X			18 pavr_con					1	_	2003 2			superset of AVR	
	https://github.c	om/domir Do	minik Salvet	accum	4 8					工力							vh	ıdl	5 pcycle	Υ	N Y	16 128	3 12	2		2015 2	2021		nspired by redstone processor in Mir	ecraft, 1st custom VHDL design by author
	https://opencor	alpha Ya	nn Vernier	PDP1	18 18	spartan-	3 James E	Brakef	1390	4	6	138 #	## 14.	.7 0.50	10.0	5.0 X	vh	ıdl 1	L5 top	Y ves	N N	4K 4K	Y 28			2011 2		http://pdp-1.comp	PDP-1 descended from MIT TX-0	uses Minimal UART from opencores
_reduced	https://github.c	om/mhorr M	hamed Omran	PDP11		i				\Box							vh	ıdl	9 system	Y yes	N N	64K 64H	(24	10			2021		simplified pdp11, 24 inst	no byte data size, ucode, 2-12 clocks/inst
-34verila	www.heeltoe.co	stable Br			16 16	arria-2	James E	Brakef	2532	А	\perp	126 #	## q13	.1 0.67	2.0	16.7 A)	X Y ve	rilog 2	24 pdp11	Y yes	N N	64K 64H	70	13	8	2009			poots & runs RT-11, EIS inst & MMU	
-soc	https://github.c	om/scottll Sc	ott Baker	pdp11	16 16	zu-3e	James	no mem i	nit file	6	+	#	## v21.	.2 0.67	3.0	_	Y vh	ıdl 1	L5 soc	Y yes	N N	64K 64F	70	13	8	2016 2	2020		PDP-11/20 CPU + RAM + UART + Time	er + I/O Ports, Sierra Circuit Design now open s
oach	https://github.c		Adelsbach	PDP1 PDP11	18 18	lidae	der	Drake f	FOSC	6	1	205		.7 0.67	3.0	13.6 A)			16 pdp1_cpu								2015	http://pd-2011	SoC, build files for A&X boards	complete implications = ==================================
011	http://pdp2011	0100.0 07	se van Slooten chael Morris		36 36	kintex-7	-3 James E	Braket	5060	6	1	205 #	## 14.	./ 0.6/	2.0				3 cpu 16 pdp6	Y yes	YN	64K 64F 256K 256	/(13	8	2008 2	2019	http://pdp2011.sy		complete impl including orig IO devices PDP-10 was much more successful
	https://enencor		Manoilovick, Rob	PDP8		kintex-7	- I lamor F	Brakef	1210	6	1	102 +	+# 14	.7 0.50	2.0				55 cpu			32K 32F		+ +		2012 2		nttps://en.wikipet		Boots OS/8, runs apps, several variants
	https://opencor		Schofield	PDP8			3 James E			4	48			.1 0.50			vh					4K 4K		+	•	2012 2			Minimal PDP8/L implementation with	
-soc	https://eithub.c		ott Baker	PDP8		zu-3e	James		nit file	6	10	#		.2 0.40		24.4		idl 1	L5 soc		N N	4K 4K			_	2016 2	2020		mplemented for the Lattice iCE40-hx	
verilog	www.heeltoe.co	stable Br	d Parker	PDP8	12 12	kintex-7	-3 James E	Brakef	505	6		366 #	## 14.	.7 0.50	2.0 1	81.3 X	ve	rilog 1	L8 pdp8	Y yes	N N	32K 32F			8	2005 2	2010		ooots & runs TSS/8 & Basic	
3x	https://github.c	om/meng: M	its Engstrom	PDP8	12 12	!												hemati		Y yes	N N	4K 4K				2	2019		Digital schematic, TTL	
fpga	https://github.c	stable Th	omas Skibo		8 8	kintex-7	-3 James E	Brakef	1052	6		242 #	## 14.	.7 0.33		19.0 X	ve	rilog	1 cpu6502	Y yes	N N	64K 64H	Y			2007 2			or Commodore PET	
n-a-chip	https://github.c		a Thomas		8 16	i							I	0.67	2.0		Y ve	rilog 1	19 top	Ylasm	NY	64K 64H	(Y 40	5	8 2	2021 2	2024	https://ezrasrobot	obot controller, senior design projec	cust pcb & uP, derivative of tiny_soc
x_cpu_des	https://github.c		rtin Andronikos	risc	16 16	i .	\perp			$\perp \downarrow \downarrow$					\vdash	A	sc	hem 1	12 processor	Y yes	N	64K 64H	40	4	16	2	2023	https://github.con	several cores? culminating in phinix+	docs separate folder, smolproc has system v
oonan		alpha To			8 14		-3 James E		328	6	1			.7 0.33		66.1 X	ve	rilog	7 piccpu	Y yes	N Y	256 4K	Y	+	\perp	1999				risc8 by Tom Coonan also a PIC uP
6c5x	nttps://tams-w		esto Romani		8 12		-3 James	std librar	y problem	is 6	+ .			.7 0.33		25.5	vh	idl 1	16 pic_core	Y yes	N Y	256 4K	Y	+		1998 2	2002	h	adada franta a a a a a port	as part of thesis?
laze	https://www.xil	stable Ke				kintex-7			110 317	6					2.0 3 2.0 1				1 kcspm6 19 kc705 kc					+		2003				this is the original picoBlaze author
mips	https://www.xil		ryam Hilmy Awad							6	1 2			.1 0.80					19 kc/05_kc 19 maincode					+	32 5		2022		2 clocks/inst on has component declarations & m.	this is the original picoBlaze author LUT ram & blkRAM on both clock edges; MIP:
_mips laze	https://www.vil	stable Ke				spartan.			178	4	1				2.0 1				1 kcspm3					+	32 5	2003		https://en.wikiner	cop nas component declarations & m. 2 clocks/inst. no prog ROM	this is the original picoBlaze author
0		stable pa		RISC		kintex-7				6 1					1.0				12 top			64K 64H		+	32	2010 2	2011	parj cir. windpec		no doc, xilinx constraint file
a		stable St		MIPS			-3 James E			6	3			.7 1.00					22 plasma	Y yes	N	4G 4G	Υ		32	2001 2			wide outside use, opencores page has	
_cortex	https://github.c		lan Brophy		32 16		1			6	T			1.00		X			4 cpu	Y yes	N	4G 4G	Υ		8		2018	https://hackadav.id	/project/160180-plasma-cortex-ope	n-source-cpu-in-vhdl
a_fpu	https://opencor	stable M	ximilian Reuter	MIPS		kintex-7	-3 James	errors		6		#		.7 1.00			vh	ıdl 2	20 plasma	Y yes	Υ	4G 4G	Υ			2015 2	2019			based on Plasma by Steve Rhoads
5	https://github.c	om/PetrM Pe			8 8						$\perp \Box$					A	Ysy	ster 2	28 sys_top	Y yes	N	64K 64H	Y			2			Czechoslovakian PC using Intel 8080 o	
granate	https://github.c	WIP Za	chary Pearce		32 16	+		vhdl style			ор, орсо						vh	ıdl 2	20	Y asm	N	4G 4G	24		32	2023 2			easy to configure uP core for embedd	senior thesis, see images subdirectory
rn	http://www.fpg	stable Je			8 8x	kintex-7		Brakef	267	6	+	347 #	## 14.	.7 0.33	1.0 4	28.4 X		rilog					Y 43			1998 2			small 8 bit uP	
_a2	https://github.c		// (open PPC)		64 32	vu3p-2	+	TCL files	$-\!\!\!+\!\!\!\!-$	\rightarrow	+	\vdash	+	-	\vdash			dl 2				16E 16E		+	32	2019 2			PPC RTL, asic gate RTL	Virtex VU3P-2 FPGA implementation (380K lu
	nttps://github.c	WIP Pic	tr Węgrzyn		16 32 8 14	lidae	diarres	male e'	400	6	+	220		7 0 2-	1.0 1	03.1	ve vh	rilog 3	top	Y yes	N S	64K 64H	Y 43	1	8	2019 2				LLVM & OS, all inst have 16-bit imm/adr with fake instruction ROM
	incups://opencor	errors Ta			8 14		-3 James I			6	+	238 #	## 14.	.7 0.33	3.0	.92.1 X	. vh	idl 1	10 P16C55 2 prawn	r yes	N Y	4K 4K	T V	+		2002 2 1992	2009			L: Analysis and Modeling of Digital Systems, 19
sor-core	https://aithub.c		ven Hua		32 32	shairqu"	_d sames	II gilleeiiii		10	+	+ +*	14.	., 0.33	5.0		vh	ıdl	- pidWii	y yes	N N	4K 4K 4G 4G	T 24	. +	32	2018 2	2018	-	clean, simple, prob classwork	Quartus proj, basic RISC instructions
ler	https://propelle	proprietar Ch			32 32	1	+ +			\rightarrow	+		_			^^		rilog		Ш		4G 4G				2014 2			original propeller has verilog (FPGA) s	ISA: op/ddd/sss format with predication
ler p8x3	https://www.pa	stable Ch			32 32	kintex-7	-3 James E	Brakef	9498	6	20	160 #	## 14.	.7 1.00	0.1 1	.34.8 X			9 top	Y yes	H	70		H		2014			eight propellers, clocking from ucf file	
liSTer	https://github.c		STer-devel		32 32		T									A			20 sys_top		ĦĦ	4G 4G	Y	\Box	32	2021 2	2022	https://en.wikiped	MiSTer version of original Playstation	
	http://www.sin	stable Da	niel Ogilvie		8 8	kintex-7	-3 James E	Brakef	301	6		357 #	## 14.	.7 0.33	3.0 1	.30.5	ve	rilog	1 pt13	Y asm	N Y	64K 8K	Y 40	3		2011 2		https://www.edn.		micro-code & register updates, minimal ISA
ain	https://github.c	errors Pu	seRain Tech LLC	8051		arria-2	James	missing fi		А	1			.0 0.33		А	sy:	stem ve	eril PulseRain	Y yes	N Y	64K 64H	Y			2017 2		https://www.pulsi	ntended for Max10	
ain	https://github.c		seRain Tech LLC	8051					2376	Α				.0 0.33		6.0 A	sy	sterr 2	25 FP51_fast	Y yes	N Y	64K 64F	Y			2017 2		https://www.pulsi	clk/inst, intended for Max10	
cin	https://github.c		ve Teal		16 16		James E			67 6					2.0		vh	ıdl	6 hello_wo	Y asm	N	4K 4K	14	ι Ι		2	2020		scalable, 16-bit, 16 instruction soft Cl	
in	https://github.c		ve Teal	accum		zu-3e	James E	Brakef		131 6					2.0 6		vh	ıdl	6 myco	Y asm	N	4K 4K	14	4			2020		calable, 16-bit, 16 instruction soft CI	
	https://github.c		js van As	VLIW	32 ##	# kintex-7	-3 James I	bypass	1660	6	1	233 #	## 14.	.7 1.00	1.0 1	40.1	vh	ıdl 2	26 system	Y yes	N		73	4		2005 2	2015	http://www.vliw.c	L, 2 or 4 issue VLIW, uses HP VEX too	probable degeneracy, LUT RAM for program
	nttps://pycpu.w		rbert Feurle	D:	8		+	-+	$-\!\!\!+\!\!\!\!-$	+	+	\vdash	+	+	\vdash		m	yhdl		<u> </u>	H	64K 64F		++		2013	202:	nttps://pycpu.wor	bython hardware processor	popula liber and hoter and the
fpga 2	nttps://qnice-fp	stable Be			16 16 32 32	l arria ?	lama: 1	Drakef	3075	A	4	144	# 017	.1 1.00	1.0	46.9 A	Yvh	ot 4	10 quince_cp	Yyes	N N	64K 64F	N 18	3 4		2020 2		nttps://github.con	derived from NICE: http://www.vaxm	
	http://u	alpha Vi				arria-2 kintex-7	James E			A 6					1.0			riloc	8 qrisc32 1 qs5_mix	r yes	N N	4G 4G		+		1998 1			grisc32 wishbone compatible risc con used in his class, also uses eP32	IUI FIID TRESIS
ile	https://www.san		in Rible bert Finch		64 40	kintex-/		Finch 16		ь	+	135 #	111 14.	./ 0.33	1.0				1 qs5_mix 98 qupls	Y asm		230 321	+++	+	64	2023 2				variety of three operand & u-coded instruction
020	https://github.c		ug Gilliland	RISC		1	пореп	rinch 16	lok	+	+	+	-	1	+	- 1 ^	sy	stell 5	o (qupis	1 dSill	H	-	++	+		2023 2		ncp.//www.iifitro	gupia (Q+). 2024 Version or the Thor	huge download, canceled
020	news.//gitiidu.t		chael Povlin		32 32	kintey-7	-3 James I	lots of pre	nhlems	6	+	1	## 14	.7 1.00	1.0		vo	rilog	_	H	\vdash			+	-1-	1994 1			does not implement 64-bit data	only a few insts implemented, test vehicle
	https://eithub.c	stable Li			8 8		-3 James E			6	1			.7 0.33		11.1 X			2 r8051	Y yes	NN	64K 64H	(Y	+	_	2015 2			unprement ov-bit data	, . rew most implemented, test vehicle
re	https://github.c		tor O. Costa		16 16	,tex-/	- Juilles E	uncl	-004		1	100 8	14.	0.33	7.0	^			2 18051 14 r8 uc				N 35	;	16		2019		university project, doc in portuguese	expanded R8 ISA
16	www.spacewire	,	ve Haywood		16 16	kintex-7	-3 James E	Brakef	590	6	\top	319 #	## 14	.7 1.40	2.7 2	80.2 X			1 raptor16	Y yes	N N	64K 64F	(N	T^{\dagger}		2004			3 data & 8 adr regs	no multiply, 8 adr modes
r64	https://opencor		bert Finch	RISC	64 32	!						ĦŤ.	1-7	2.40					3 raptor64	Y	YY	4G 4G	Y 105	2	96 9	2005 2	2013		16 register sets, inst & data cache, m	
.0	https://github.c		Adelsbach	rca110		ı				$\neg \vdash $			T						2 rca110_c	Y				\Box			2015	http://www.bitsav	ers.org/pdf/rca/110/TP1134 RCA110	PgmrRef Aug62.pdf
	https://github.c	om/redfas re	lfast00	RISC	8 16	<u> </u>		l		ユナ	\mathbf{I}^{-1}					L			5 rcpu	Y yes	N	4K 4K	Y	L	6		2019	https://github.con	verilog implementation of Python em	ulator, six 16-bit registers
	https://github.c	om/jefflier jef	lieu	Nios II	32 32	:[\mathbf{I}		\perp				ve	rilog		Y yes	opt	4G 4G	Y		32	2	2019	https://hackaday.i	NIOS helper files	software helper files also
		beta Ha		PIC16		kintex-7	-3 James	Cannot fi	nd <rcore< td=""><td>pk 6</td><td>\perp</td><td></td><td></td><td>.7 0.33</td><td>1.0</td><td></td><td>vh</td><td>ıdl 2</td><td>20 rcore54_s</td><td>Y yes</td><td>NY</td><td>256 4K</td><td>Y</td><td></td><td></td><td>1999</td><td></td><td></td><td>not available at ht-lab website</td><td>www.ht-lab.com</td></rcore<>	pk 6	\perp			.7 0.33	1.0		vh	ıdl 2	20 rcore54_s	Y yes	NY	256 4K	Y			1999			not available at ht-lab website	www.ht-lab.com
			tthow Navlor/Tom	m. Thorn		1	1 T			1 T		#	*#	1 -	1 [A)	κ I Ι	- 1	Reducero	n I	1 1	-	1 1	1 T	1	2008 2	2018	https://github.com	nardware for functional programming	rad lava generator the PTI
54 ron		stable M	xime Bouillot	ny mom		spartan	_							_				_	9 reflet_cpi		-			_		2020 2		ittps://gitilub.com		most ops between accumulator & register, ris

_uP_all_soft folder	openco		status		auth	or	sty		gata	inst sz	FPGA	repo	or com r ents	LUTs ALUT	Dff	LOT?	blk Fram	F max	date	ool MIF ver /in		ks/ KIPS nst /LUT	ven dor	src fil	top file	g ci	hai f	tg P,	max ma dat in	ax by	rte të	adr # mod re	g pip	start I		secondary web link	note worthy	comments
reonv	https://g	ithub.c	difficul		s Castro						ntex-7-3	3 Jame	es many	files		6	\blacksquare		##	14.7 1.0	00	1.0		vhdl		Y ye	es I	N	4G 4	G Y	Y	3	2	2017 2		nttps://strijar.live	uses Leon infrastructure with risc-v	
retro-compute reverse-u16	https://g	ithub.c	m/dou stable		g Gillilan	nd		isc 80	8 1		lcone.4	1 lam	es Braket	11224	_	4	60	\vdash	***	14.7 0.	22	4.0	v	Y vhdl 2	zvnolv	V vo	ac	N N	64K 64	11/ \			+	2019 2	024	nttps://github.cor	Gilliland's builds of various 8 & 16-	bit uPs, huge, several builds each rate retro Z80 based on T80 by Daniel Wallner
rf68000	https://c	pencor			ert Finch	1		000		16 zu!			es missir			-	- "		***	14.7 0	,,	4.0	Ŷ	system 7								1	6	2008 2	024		mc68000 similar core, BCD instruc	
rf6809	https://c		es.org/p		ert Finch	1	00	809	12 1	25 010	tix-7	Jame	es Braket	ield		6			## V	21.2 0.	50	4.0	Х	Y system 2:	rf6809	Y as	sm I	N	64G 64	IG Y	Y 44	13	8	2022 2	022	nttp://www.finitr	Different from rtf6809: 36-bit adrs	, or 12-bit version, has inst. Cache
rf6809 rf6809	https://c	pencor	es.org/p		ert Finch ert Finch				12 1				ert Finch ert Finch	4200 6500		6		120		21.2 O.: 21.2 O.:		4.0 2.4 4.0 2.3		Y system 2: Y system 2:		Y ye	es I	N	16M 16				8	2022 2		nttp://www.finitr	Different from rtf6809: 24-bit adrs Different from rtf6809: 36-bit adrs	
rfPhoenix	https://e	ithub.c	alpha		ert Finch			GPU	32 4		LIX-7	KUDI	ert Filleli	6300	+	0	+	120	## V	21.2 0.:	50	4.0 2.3	^	system 8		1 45	5111	IN	4G 4			15	<u> </u>	2022 2		ittp://www.iiiiti	gpgpu Under Construction, derived	from Nyuzi core by Jeff Bush
risc_core_i	https://c	pencor			uel Imho		RI		16 1	16 kin	ntex-7-3	3 Jame	es Braket	349		6	1	526	##	14.7 0.	67	3.0 336.8	Х	B vhdl 1	CPU	Y as	sm I	N	1K 1	K			8 .	4 2001 2			Havard arch, thesis project	derived clocks: estimated derating
risc_cpu	https://e	lectron	unteste					um	8			1				Н	+	\vdash	_		_			vhdl		1			32 3		Y 8	<u> </u>	_	-	017			
risc_uw_dnn risc0	https://g	ourcefo	beta		n Qiao aus Wirt	h	RI		32 3		ntev-7-3	3 Jame	es Braket	1186		6	4 1	110	##	14.7 0.0	67	1.0 61.9	A X	yerilog 8		Y as	sm ec l	Y N	4G 4	6 1	Y 28	3	2	2022 2		https://github.com	real-time device 4 recognizing hand minimalist Wirth, education tool	dwi senior project at UW, MIPS derivative (WISC Lola: https://people.inf.ethz.ch/wirth/Lola/i
risc-16	https://u	iser.eng			e Jacob				16 1		nea / c	1,01111	Di dice	1100		Ť	1	110		0.0		1.0 01.5	Ĥ	vhdl 1		Y ye	es I	N	64K 64	ak n	N 9		8	2000 2		nttps://user.eng.u		Little Computer (LC-896) derivative
risc16_verilog	https://g	ithub.c	m/mus		tafa Cat		ri		16 1				es empty						##		_		Х	verilog 1		rd Y		N	256 12	28 N	N 17		8	2		nttps://github.cor	educational, 16-bit MIPS	MuSe & DoMe archs, Python simulation
risc16f84 risc5	https://c	pencor			Clayton aus Wirt		PI						es Braket es Braket	375 2913	_	6	41			14.7 O.: 20.1 1.0		2.0 172.5 1.0 17.2	AX	verilog 1 Y verilog 8							Y	1	6	2002 2		attne://people.inf	derived from CQPIC by Sumio Mor	ioki other variants with RTL ber 32x32 multiplier, wikipedia entry
risc5	http://w	ww.pro	beta	Nikla	aus Wirt	h	RI						es Braket			6				14.7 1.0				Y verilog 8	RISC5	Yye	es .	Y	4G 4	G		1		2013 2		nttp://www.astro		ber 32x32 multiplier, wikipedia entry
risc5	http://w	ww.pro	beta	Nikla	aus Wirt		RI	SC	32 3		-2e		es Braket	2001	392	6	4	177		20.1 1.0		1.0 88.3	ALX	Y verilog 8	RISC5	Y ye	es ·	Υ	4G 4	G		1	6	2013 2	017	nttp://www.astro	minimalist Wirth, part of Project O	ber 32x32 multiplier, wikipedia entry
risc5 risc5	http://w	ww.pro	beta beta		aus Wirtl	h	RI	SC SC	32 3		-3e - 3e		es IBUF o	locking 1936	392	6	4	213	## V	21.1 1.0 21.1 1.0	00	1.0 1.0 109.9	ALX	Y verilog 8 Y verilog 8	RISCSTO	Y ye	es .	Υ	4G 4	G	_	1	6	2013 2	017	nttp://www.astro	minimalist Wirth, part of Project O	ber 32x32 multiplier, wikipedia entry ber 32x32 multiplier, wikipedia entry
risc5a	http://w	ww.pro			aus Wirt		RI		32 3		-36	Jame	es Braket	1936	392	0	4	213		21.1 1.0		1.0 109.9		Y verilog 8		VVe	20	N	4G 4	G	+	1		2013 2		nttp://www.astro	minimalist Wirth, part of Project O	
risc5x	https://c	pencor	stable	Mike	eJ		PI	216	8 1	14 kin			es RLOC	constrair	nt errors	6				14.7 0.	33	1.0		vhdl 1	cpu	Y ye	es	NY	256 4	K Y	Y			2002 2	011		makes extensive use of xilinx primi	tives
risc63	https://g	ithub.c	m/dom		inik Salv		RI						es Braket		1080	6	_	240		14.7 2.0		1.0 227.8	Х	vhdl 1		Y		N	256K 25	6K Y		1	6	2020 2			tightly packed 16-bit ISA, no mult,	no BS thesis in Chech
risc8 risc8softcore	https://v	veb.arc	stable		Coonan				8 1		ntex-7-3	3 Jame	es Braket	355	+	6	+-	154	##	14.7 0.:	33	2.0 71.5	X	verilog 8	risc8-soc	Y ye	es l	N Y	256 2 64K 64	K Y	Y v		+	1999 1 2020 2		https://github.cor	excellent HTML doc mostly compatible with the AVR in	directory contains derivative design by anoth
riscff			propriet		essIf	- 33011	RI	* 11	16 1	10		İ	1			Ħ	_		T)		ᆂ			proprietar	/	1.14			J-11 O1				T	2004			now produce ESP8266 & ESP32	
risc-fuggit	https://g	ithub.c	m/itsSh	n Nikh	il Shah		RI	SC	32 3	32						П			I		I			verilog 3	riscmain	У			4G 4			3	2	2	019		non-standard set of conditional bra	anches, schematic conflicts with documentation
riscmcu riscompatible	https://c	pencor	stable		Zi He re Soares		A'	VR ISC	8 1				es LPM p	aramete 2167		4	+	145	## q	18.0 O.:		1.0 3.0 22.3	A X		v_riscmo				128 51		Y 92	1		2002 2	009		thesis based on RISCO processor by Junqu	added 5 inst to AVR
risc-processor	https://s	ithub.o	stable			3	RI						es Braket	1445		6				14.7 1.0		3.0 22.3 1.0 111.6		vndl 1. verilog 2.	fpga tor	Yve	25	N Y	4G 4	G N	Y 21	3		2014	019	nttps://github.com	two designs with same name	MIT course work
riscuva1	https://v	vww.sc	stable	S. de	Pablo		pico	Blaze	8 1	14 kin			es Braket	109		6				14.7 0.		2.0 560.7	Х	verilog 1	riscuva1	ome	- 10	N Y	256 1	K Y	Y 35			2006 2	006	nttps://github.cor	Verilog source included in PDF file	also VHDL version by Bikash Gogoi with iden
riscv_biriscv	https://c	pencor	es.org/p		Embed		ris		32 3			E	1			H	1	ш			_		ы	verilog		Y ye	es	, [4G 4	G Y	Y	3		2		nttps://github.cor	dual issue	also single issue version
riscv_black-par	https://g	ithub.c	om/blac vado pro		iel Petris nas Hori			C-V	64 3 32 3		ntev-7	lam:	es Braket	ield	-	6	+	\vdash	##	14.7 1.0	20	1.0	\vdash	system ve vhdl	honfire	Y ye	es ·	Y	16E 16			3		2	021	attn://honfireco	cache-coherent, RV64GC multicore vivado project, based on lxp32	comingled lxp32 & RISCv; poorly organized g
riscv_boom	https://g	ithub.c	m/riscv		Berkeley	iisciiuii		C-V	32 3	32 KIII	itex-7	Janin	es braker	leiu		Ĭ	+	H	***	14.7 1.0	-	1.0		scala	DOITHIE_	Y ye	es .	Υ	4G 4	G Y	Y 45	3	2		010	nttps://boom-com	Berkeley Out-of-Order RISC-V Proc	
riscv_briscv	https://a	scslab.	rg/rese	r vario	ous			C-V	32 3	32											1					Y ve	es .	Υ	4G 4	GΙY	Y 45	3	2	2018 2		nttps://opencores	six implementiations of risc-v	Boston Un. Course work
riscv_clarinet riscv_clarvi	https://g	ithub.c	om/HPC stable		Jain eta ert Eady			c-v	32 3		2		es Altera	2616			_	470		18.0 1.0	20	1.0 68.2		bluespec v		Y ye	es :	Y	4G 4	G Y	Y 45	3		5 2046 2		nttps://github.cor		per verilog for riscv flute & (3) posit sizes ent doesn't make use of block RAM RTL
riscv_ciarvi	https://g	ithub.c	stable om/nob		art Eady na kevlish				32 3		ria-2	Jame	es Artera	2616	+	A	+	178	## q	18.0 1.0		1.0 68.2		B system 7 verilog	ciarvi	Y ye	25	N N	4G 4	G Y	Y 45	3		2016 2		nttps://www.ci.ca	simple and easy to understand des	
riscv_croyde	https://g	ithub.c	m/ben-		Marshal				64 3															Y system 3	core_top	Y ye	es l	N	16Q 16	iQ Y	Y	3	2	3 2021 2		,	64-bit rv64imck ISA	small, simple yet SOC, see also his tim & van
riscv_cva6	https://g	ithub.c	m/pulp	oper	hwgrou	ip		C-V	64	32										1.0		1.0				Y ye	es .	Υ	4G 4	G Y	Υ	3		5 2018 2		nttps://github.cor	single issue, in-order CPU which im	
riscv_cva6 riscv_dark	https://g		m/oper beta	Mar	nhwgrou celo Sam	ip nsoniuk		c-v	32 3	32 kin	ntev-7-3	3 Man	rcelo Sam	1000		6		220	## ٧	20.1 1.0		1.0 1.0 220.0	ΧI	verilog 4	darkriscv	Yye	es l	Y N	4G 4	G N	Y 45	3		5 2018 2 2 2018 2		https://github.com		AKA ariane, PULP/rocket & Ibex, directory name ku040 overclock 400MHz, builds for 18 fpga
riscv_dark	https://g	ithub.c			celo San			C-V	32 3				es Braket	1422		6				14.7 1.0		1.0 220.0		verilog 2		Y ye	es l	N	4G 4	G Y	Y 45	3		2 2018 2		nttps://blog.hacks		readme is descriptive, uses cache
riscv_drim-s	https://g	ithub.c	alpha	Integ	grated Ci			c-v	32 3	32													Α	system 10	7 module	td V vo	oc I	N	4G 4	G I V	v I	3	2	5 2021 2	024			mplementing the RiscV ISA (RV32IM)
riscv_engine-v	https://g	ithub.c	m/micr		i Lukats			C-V	32 3	_				306	i .	4	+		-	1.0	00	6.7	AL	verilog 1		Y ye	es I	N	4G 4	G Y	Y 45	3		2018 2		https://riscv.org/2		J no source for xilinx, no implementation docs
riscv_fazyrv riscv_femtoRV	https://g	ithub.c	stable		nhard Kis no Levv	SSICH		C-V	32 3			+				\vdash	+	H			+		^	verilog 4	fazyrv_to	Y Ve	2S	N	4G 4	G N	Y 45	3		2020 2	024 023	nttps://di.acm.org	eight riscy uP. teaches FPGAs to ur	alable data path to 1, 2, 4, or 8 bits
riscv_fwrisc	https://g	ithub.c	m/mba		thew Bal	lance			32 3		e40	Mat	thew Bal	1653		4			##	1.0	00	6.7	AL	system 8	fwrisc fr	g Y ye	es I	N	4G 4	G Y	Y 45	3	2	2018 2		nttps://opencores	featherweight entry 2018 RISC-V c	
riscv_fwrisc	https://g	ithub.c	m/mba		thew Bal	lance			32 3	32 iglo	002	Mat	thew Bal	1060		4		20	##	1.0		6.7 2.8	AL	system 8	fwrisc_fr	g Y ye	es I	Ν	4G 4	G Y	Y 45	3		2018 2		nttps://opencores	featherweight entry 2018 RISC-V c	
riscv_glacial riscv GRVI-pha		ithub.c	m/brou	Jan (c-v	32 3	32 22 vir	rtex-u-2	2 land	Grav	320		6	٠	375	## \/	1.0		6.0 1.0 1172	¥	schem: 4 proprietar		Y ye	es l	N N	4G 4	G \	Y 45	3		2018 2		attor://www.vout	designed for 2018 RISC-V SoftCPU hand fitted & placed	Contest, for "smallest implementation" category "Hoplite" router, 1680 cores in XCVU9P
riscv_harris	http://pa	ges.hm	c.edu/h		e Harris				32 3		tex u z	Z Juli v	U.U.y	320	1	Ĭ	+	3,3		10.4		1.0 11/1	^	system 5		Y ye	es l	N	4G 4	G Y	Y 45	3		2019 2		11175.77	courseware to go with book	no top?
riscv_harris	http://pa	ges.hm	c.edu/h		e Harris		ris	C-V	32 3	32														vhdl 4		Y ye	es I	N	4G 4	G Y	Y 45	3	2	2019 2	021		courseware to go with book	no top?
riscv_harzad5 riscv_harzad5	https://g	ithub.c	m/Wre		Wren			c-v	32 3	32						\vdash	-		-		+		L	verilog 1	hazard5 hazard3	d Y ye	es l	N N	4G 4	G Y	Y	3		5 2019 2 3 2019 2		nttps://github.cor	RISC-V processor designed for the RISC-V processor designed for the	
riscv_hl5	https://e	ithub.c	stable		o Manto	ovani		C-V	32 3								+		-		+		-	system 1	hls	V vo	20	Z	46 4	G V	V 45	3		2019 2		ittps://gitilub.com	32-bit RISC-V processor designed v	
riscv_humming	g https://g	ithub.c	stable				ris	c-v					es too m			6			##	14.7 1.0	00	1.0		Y verilog 14	1 e203_cp	u Y ve	25	N	46 4	G Y	Y	3		2016 2	022	nttps://github.cor	e200 has opensource	also have a chip
riscv_humming	e https://g	ithub.c	stable					c-v c-v	32 3		ntex-7-3	3 Jame	es Braket	14119	-	6	32	62	##	14.7 1.0	00	1.0 4.4	Х	verilog 14	1 e203_so	ciyive	2S	IN	4G 4	GIY	YI	3		2016 2		nttps://github.cor	e200 has opensource AKA e200. Chinese	also have a chip
riscv_numming	https://e	ithub.c	unteste	aj isc/ihe	x-demo-	system			32 3		tix7	lame	es Braket	ield		6	+	\vdash	v	24.1 1.0	00	1.0	х	Y verilog Y system 1	ton arty	a Y ve	25	N N	4G 4	G N	Y	3		2017 2		tttps://gitnub.cor	RISC-V SoC targeting the Arty-A7 F	software tools take 80MB
riscv_ibex_low	vi https://g	ithub.c	stable		pp Wagr		ris	C-V	32 3	32														system 2	ibex_cor	e Y ye	es I	N	4G 4	G Y	Y	3	2	2020 2		nttps://www.lowr	AKA zero-riscy, also see pulp	four performance levels, several tapeouts
riscv_jive	https://g	ithub.c	m/fred		éric REQ	QUIN		C-V	32 3	32						ш				1.0	00 2	0.0	ш	verilog 1	jive_cpu	t Y ve	es I	N	4G 4	GΙY	Y	3	2	2	018		Size-Optimized Microcoded RISC-V	
riscv_kian riscv_lattice	https://s	o.dunas tel www	m/splir stable		edrive ice Semi			c-v	32 3	32 m:	achXO3	3 Latti	ice Semio	1507	+	4	+	60	##	1.0	00	1.0 39.8		verilog 1 Y verilog	Kianv	Y ve	25	N N	4G 4	G \	Y	3	2	5 2	021		very simple riscv cpu/soc one singl RV32I ISA. 5 stage pipeline, configu	e file implementation ared & generated using Lattice Propel
riscv_lowrisc	https://g	ithub.c	m/lowi	II Alex	Bradbur				32 3							ธ			⇉		İ			Y verilog		Y ye	es l	N	4G 4	G Y	Υ	3	2	2	017	nttp://www.lowri	version 0.4-lowRISC with tagged m	emory and minion core
riscv_microrv3	https://g	ithub.c	m/agra		-uni-bre	men			32 3			1	تبل			IJ	1						\sqcup		MicroRV	3 Y ye	es I	N	4G 4	G Y	Y	3		2021 2		nttps://agra.infor	multi-cycle risc-v	
riscv_microser	https://g	ithub.c	stable		osemi odaconce	ent		c-v	32 3	32 po	larfire	micr	rosemi	8614	1	4	2 10	122	_ L	11.8 1.0	UU	1.0 14.2	\vdash	proprietar nmigen	4	Y ye	25	N N	4G 4	G \	T Y	3		2016 2		nttps://www.micr	is encrypted IP microarchitecture of Minerya is lar	has caches gely inspired by the LatticeMico32 processor
riscv_minimax		ithub.c	m/gsm		me Sme				32 1	16 KU	J060	Grae	eme Sme	423	61	6	╧	200	## v	22.2 1.0	00	4.0 118.2	х	verilog 2	minimax	Y ye	es	N	4G 4	G Y	Y	3		2022 2				ris most 32-bit insts microcoded, limited 16-bit
riscv_myth	https://g	ithub.c	m/kuby	1 Kubi	ran Kara	karan	ris	C-V	32 3	32						П			7		Ţ		П													nttps://tl-x.org	·	
riscv_n_chip8	https://g	ithub.c	m/nob		a kevlish			c-v	32 3	32	tix7	Chr	rle AKA s	12200	#####	6	4 .	155	+	-	20	0.4 29.1	\vdash	verilog 2 scala	riscv	Y ye	es I	N N	4G 4	G N	Y	3		2	023 024	nttps://www.yout	simple RV32I on Tang Nano 9K	video: Tang Nano & LCD doing Chip-8 games perscalar(2 decode, 3 execution units, 2 retire),
riscv_naxriscv riscv_neorv32	https://g	ithub.c	stable	Sten	les Papo han Nolt	ting		C-V	32 3				rie AKA s oha rti fpg	13300			4 1.	130	## 0	19.1 1.0		0.4 29.1 2.0 53.1	ALX		neory32	t Y ve	25	N	4G 4	G	Y	3		2 2020 2		nttps://spinaihdl.g		perscalar(2 decode, 3 execution units, 2 retire), izal minimal configuration, minimal riscv
riscv_niosv	https://v	vww.int	ropriet					c-v	32 3	32 agi	ilex	intel	l fastes	1509		A		566	## q	21.3 1.0	00	1.0 375.2	Α	proprietar		Y ye	es l	N	4G 4	G Y	Y	3	2	5 2	021		free license, small inst & data m	en RV32IA spec, M20K for reg file, interrupt
riscv_niosv	https://v	vww.int	propriet										l fastes			Α				21.3 1.0		1.0 222.3		proprietar		Y ye	es I	N	4G 4	G N	Y	3			021			en RV32IA spec, M20K for reg file, interrupt
riscv_niosv riscv_noel	https://u	vww.int vww.ga	oropriet	r Intel				c-v	32 3	32 str 32	ratıx-10	untel	l fastes	1580	-	А	+	362	## q	21.3 1.0	טט	1.0 229.1	AX	proprietar vhdl 4		Yye	25	N N	4G 4	G \	Y Y	3		2 2	021	nttps://www.gaid	free license, small inst & data m many config options	nen RV32IA spec, M20K for reg file, interrupt 32 & 64-bit. software tools, bit files
riscv_nox					erson Igr	nacio	ris		32 3	32		L	土一		L	Ħ	╧	L	_†		ᆂ		Х	Y system 3		Y ye	es I	N	4G 4	G Y	Y	3	2 .	4 2	024	nttps://arxiv.org/l		, 4 xdc's, performance compares with sever
riscv_orca	https://g	ithub.c	beta	Vect					32 3	32 str	ratix-5	vect	torblox	1082		Α		244	##	14.7 0.5	98	1.0 221.0	Α	vhdl 1		Y ye	es l	N	4G 4	G Y	Y	3		2016			*, /, fltg-pt all optional	RV32IM
riscv_paranut riscv_pequeno	https://g	ithub.c	m/hsa-		ander Ba ı Rai	ahle		c-v c-v	32 3	32 32 art	Alu-7	B 450	u F 16 cus	200*	1564	6	+	100		1.0	20	1.0 48.0	Х	vhdl ~10	0 paranut	Y ye	es I	N	4G 4	G Y	Y ===	3	2	5 2022 2	021	nttps://ees.hs-aug	SIMD vect & simul multi-threading multi-page tutorial on uP design, p	in Effic embed Sys group Un of Applied Science
riscv_pequeno riscv percival	https://g	ithub.c	m/arte		ı Kaj :CS (Un N	Madrid)		C-V	64 3				u H 16 cus eC: larges		#####		+	50	## v	20.2 1.0		2.0 0.4	X	system 3:	D pdr5_co	Y ve	es I	N	16E 16	SE Y	Y	3		2017 2		nttps://cnipmunk https://eithub.com		equattps://github.com/iammituraj/iammituraj h Quire Capability, cav6(AKA Ariane) derivative
riscv_piccolo	https://g	ithub.c	m/blue	Blue					32 3			776		3,123		Ď	ᆂ	Ľ		1.0	1	3.4		bluespec v	erilog	Y ve	es I	N	4G 4	G Y	Y	3		3 2018 2	018	,5.,7 (0.000.001		e, for low-end applications (e.g., embedded, IoT
riscv_picorv32		ithub.c	beta		ord Wolf				32 3				n-L small		1833			27	##	1.0		3.0 3.3		verilog 1	picorv32	Y ye	es I	N	4G 4	G Y	Y	3	2	2016 2	022	nttps://www.cnx-	mimimal features, soc options	https://github.com/sipeed/TangNano-9K-ex
riscv_picorv32 riscv_picorv32		ithub.c	beta beta		ord Wolf ord Wolf			c-v	32 3				n-L large or small		5278		2 3	27		1.0		3.0 1.0 3.0 198.9	X	Y verilog 1 verilog 1	picorv32	Y ye	es I	N N	4G 4	6 1	Y	3		2016 2		nttps://www.cnx-	mimimal features, soc options mimimal features, soc options	inclueds all peripherals LUTs & Fmax for Kintex, Virtex & Ultrascale+
riscv_picorv32		ithub.c	beta		ord Wolf				32 3				or small		442		+			16.2 1.0		3.0 198.9	X	verilog 1	picorv32	Y ye	25 1	N	4G 4	G N	Y	3		2016 2		https://github.com	mimimal features, soc options mimimal features, soc options	designed for minimum LUTs
		ithub.c	beta		ord Wolf			c-v	32 3	32 xcl	ku3p-3	Cliffe	or large	2019	1085			769		16.2 1.0		3.0 127.0		Y verilog 1	picorv32	Y ye	es I	N	4G 4	G Y	Y	3		2016 2	022	nttps://github.com	mimimal features, soc options	designed for minimum LUTs
riscv_picorv32	HLLD3.//E			ol Hoss	sein Aska	ari	ris	c-v	37 3	32 ZC	11100	IHore	sei includ		i I	6 4	## ###	250	- 1		- 1	- 1	X	Leveland 3	10/22 000	of Vivo	ac II	NI I	1G 1	c I v	v I	3	2 I	3 2020 2	022	attne-//harvinn ro	RISC-V Barrel Processor for Deep N	
riscv_picorv32 riscv_pito riscv_potato	https://g	ithub.c	beta		ian Skor								es Braket			6			##	14.7 1.0	nn	10 47 4		system 3: B vhdl 2	nn cor	v	20	N N	4G 4	6 .	y 20	3		2014 2		rttps.// bar virin.re	risc-V interger only, no mult	"rocket-core" version at risc.org

uP_all_soft folder	opencores prmary lin		tatus	author	style / clone	gata S2 Inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	blk F ram ma	date t		PS clks, nst inst	KIPS LUT	ven dor	src f	file file	top file	chai	fltg -> pt P	max max dat inst	byte adrs	# mod	# ·	e year revis	secondary web link	note worthy	comments
cv_reindeer	https://githu	ib.com/		pulserain.com		32 32										AL	verilog					4G 4G			32	4 2018 2018	https://riscv.org/	RISC-V contest prize	
cv_reonv	https://githu	ıb.com/		Lucas Castro	risc-v	32 32		Wajih Yousse	3370	6	13	33	1.	00 1.0	39.4			_				4G 4G			32	2018	https://www.hino	Lightweight Cryptographic Instructio	
scv_riscboy	https://githu	ib.com/		Luke Wren	risc-v		ļ				\vdash	+	_	_				54 ri	iscboy_fp	Y yes	N	4G 4G	Y	45	32	2018 2021		portable games console desgn, PCB of	sgn, see riscv_hazard3&5
cv_rocket	https://githu			Andrew Waterman	risc-v	32 32	-					+					chisel	20 -	Fo. mo	yes	N	4G 4G	Y	-	32	2016 2018		forestante including single and a	sumbhasis callansa
cv_rp32 cv_rpu	https://githu			Iztok Jeras Colin Riley	risc-v risc-v		artix-7	Colin Rilev	3701	1156 6 12	1 20	00 ##	147 1	00 14	60.8	y v	system vhdl	28 IT	5p-mouse	yes yes	N N	4G 4G	T V		32	2015 2020	http://lahe.domin	four variants including single cycle, n Series of 16 tutorials on uP design, w	
scv_rpu	https://githu			Susumu Mashimo	risc-v		zynq	Susumu Masi				90		00 1.0		A 1	system v	vorilos	ore	v yes	N	4G 4G	v	-	32	2013 2020	IILLD.//Iabs.doiliip	RISC-V out-of-order superscalar proc	
scv_rtg4	inceps.//Biene			microsemi	risc-v		Zymy	Jusuinu iviasi	20100	- "		,0	- 1.	00 1.0	3.2		3y3tem v	verilog	5	V voc	N	4G 4G	v	_	32	2018 2020	https://github.com	risc-v for actel FPGAs, tcl files only	
cv_rudolv	https://githu	ib.com/		lörg Mische		32 32	kintex-7-	Jörg Mische	545	6	20	00 ##	- 1	00 1.0	267.0	AI MX	verilog	4 0	inalina	V voc	N	4G 4G	Ϋ́	_	32	5 2021	ittps://gitilub.com	RISC-V processor for real-time syster	24 clock mult & divide
scv_rv01_core	https://oner	cor st		Stefano Tonello	risc-v	32 32		James Brakef				30 ##				X	vhdl	65 n		Y yes	N	4G 4G	v	_	32	2015 2017		all files in one directory	two self test tops
scv_rv12	https://githu	ib com/	/roalog	Roa Logic BV	risc-v	32 32	arria-2	James Brakef		A	02 1.	## a		00 1.0	3.3		system v			Y yes	N	4G 4G	Y	\dashv	32	2013 2017	https://roalogic.c	om	two sen test tops
cv rv16poc	https://githu	ib.com/	/Anton	Anton Mause	risc-v	16 32	unio 2	Junies Braker	l	1 1		111114	20.0				vhdl					64K 4K		33	32	2019 2023	inteps.//rodiogic.c	small 16 bit CPU based on RISC-V RV	reduced version of Actel RISC-V?
scv rv32soc	https://githu	ib.com/		tom verbeure	riscv		spartan3	James Brakef	1787	843 4 4	6 5	0 ##	14.7 1.	00 1.0	28.0	AX	verilog	18 t	op	Y ves	N	4G 4G	Υ	-	32	2018	https://tomverbe		near infinite amount of configuration opt
scv rv3n	https://githu	ib.com/		Li Xinbing	risc-v							-					verilog			Y ves	N	4G 4G	Y	\neg	32	2020		RV32IMC processor core, which has	
scv rvbs	https://githu	ıb.com/	/CTSRE	Alexandre Joannou	risc-v	32 32											bluesp	33		Y ves	N	4G 4G	Υ		32	2020		descript of the RISC-V instruction set	in Bluespec, requires bluespec, no verilog
cv scarv-cpu	https://githu	ıb.com/	/scarv/	Daniel Page	risc-v	32 32						1 1							rv_core	Y yes	N	4G 4G	Υ		32	2019 2020	https://www.ukri	side channel hardened, no cache, bra	nch prediction or virtual memory, researc
cv scr1	https://githu	ıb.com/		Syntacore	risc-v	32 32	arria-2	James Brakef	ield	A		## a	18.0				system	47 s	cr1_top_	Y ves	N	4G 4G	Y		32	2017 2018	http://syntacore.	com	
cv_scr1	https://githu	ıb.com/		Syntacore	risc-v							T					system	47 s	cr1_core	Y yes	N	4G 4G	Y		32	2017 2021	http://syntacore.	com	
cv_serv	https://githu	ıb.com/	/olofk/	Olof Kindgren	risc-v	32 32	cyclone10	Olof Kindgrer	239	164 4	0.5	30 ##	1.	00 32.0	10.5				erv_top	Y yes	N	4G 4G	Υ	45	32	2018 2023	https://riscv.org/	smallest risc-v core, many boards	https://github.com/olofk/corescore
cv_serv	https://githu	ıb.com/	/olofk/	Olof Kindgren	risc-v	32 32	ice40	Olof Kindgrer	198	164 4		32 ##	1.	00 32.0	5.1	L	verilog	63 s	erv top	Y yes	N	4G 4G	Y	45	32	2018 2023	https://riscv.org/	RISC-V contest prize, 1-bit ALU	https://github.com/olofk/corescore
cv_serv	https://githu	ib.com/	/olofk/	Olof Kindgren	risc-v	32 32	vu37p	Olof Kindgrer	125	164 6	0.5 12	25 ##	1.	00 32.0	31.3	Х	verilog	63 s	erv_top	Y yes	N	4G 4G	Y	45	32	2018 2023	https://riscv.org/	6K cores in vu37p, reg-file in blk-RAN	https://github.com/olofk/corescore
cv_shakti	https://githu	ıb.com/	/anmol	IIT Madras	risc-v	32 32							1.	00 1.0)		bluesp	25		Y ves	N	4G 4G	Y		32	3 2014 2021	https://shakti.org	~8 different riscy cores, Madras India	several web sites & datings
cv_sifive	https://www	v.sif	asic		risc-v	32 32											propriet	tary		Y yes	N	4G 4G	Υ		32		https://www.sifiv	ASIC IP house, 32-bit "freedom" core	free Artix-7 bitstream
cv_sifive	https://www	v.sif	asic		risc-v	64 32						$\perp \Box$		ፗ			propriet			Y yes	N	4G 4G	Y		32		https://www.sifiv	ASIC IP house, 64-bit "freedom" core	free Artix-7 bitstream
cv_snitch	https://githu	ıb.c	WIP	Florian Zaruba	risc-v	32 32						\Box					system		nitch	Y yes	N	4G 4G	Υ		32	2023	https://www.pulp	single-stage, single-issue, in-order RI	C-V core (RV32I or RV32E), 32-bit integer
cv_sodor	https://githu	ıb.c s		UC Berkeley	risc-v									\perp			scala	\Box		Yves	N	4G 4G	Y		32			1, 2, 3 and 5 stage pipe versions	
cv_spu32	https://githu	ib.com/		Merten Maik	risc-v												verilog		ор	Y yes	N	4G 4G	Υ		32	2019 2021	https://giters.com	actively being developed	
cv_steel	https://oper	cores.c		Rafael Calcada	risc-v		atrix-7-3	James Brakef	1784	6		L6 ## v			65.0		verilog	21 s	teel_top	Y yes	N	4G 4G	Υ		32	3 2020 2024	https://github.com	github version has vivado proj	under grad thesis, several web locations
cv_steel	https://githu	ib.com/		Rafael Calcada			zu-2e	James Brakef	1775	6		08 ## v		00 1.0			verilog	21 s	teel_top	Y yes	N	4G 4G	Y		32	3 2020 2024	https://github.com	github version has vivado proj	under grad thesis
cv_swerv	https://githu	ıb.com/	/chipsa	Western Digital	risc-v	32 32	ZCU102	Weste high L	30128	6 4	62 10	00	1.	00 0.5	6.6		system	45 v	eer_wrap	Y yes	N	4G 4G	Υ			9 2019 2022	https://blog.west	9 stage pipe, dual issue	risc-v SoC for fpga, riscv_swerv_eh1_fpg
cv_swerv	https://githu	ıb.com/	/chipsa	david harris & sarah ha	risc-v	32 32					oxdot	$\perp \! \! \perp \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$					verilog			Y yes	N	4G 4G	Y		32	2024	https://github.com	rvfpga, swervolf, also _books/Digita	digikey courseware, three variants
cv_taiga	https://gitla	b.cc st		Eric Matthews			zynq		1551		1 12	23	1.	00 1.0	79.3	AX	system	46		Y yes	N	4G 4G	Υ		32	2017 2022			33% smaller & 39% faster than LEON3
cv_tinsel	https://githu	ıb.com/		Ghaith Tarawneh	risc-v	32 32											bluespe	c veril	og								https://poets-pro	message-passing architecture design	
cv_tl-verilog	https://githu	ıb.com/		Steve Hoover	riscv							\bot					system v	verilog	3	Y yes	N	4G 4G	Υ		32	2020 2023	https://github.com		65 particpants (sub-directories), 5 day co
cv_ucoded	https://githu	ib.com/	/andmi	andmiele	riscv	32 32					4		1.	00 3.0)		system	14 s	ystemTop	Y yes	N	4G 4G	Υ		32	2022		micro-coded, 3-4 clocks/inst, base in	eger ISA
cv_uriscv	https://githu	ib.com/		ultra_embedded		32 32								00 2.0			verilog	7 r	ISCV_COFE	r yes	IN	46 46	Y		32	2021	https://opencores	Simple, small, multi-cycle 32-bit RISC	-V CPU implementation
cv_urv-core	https://githu			Tomasz Włostowski	risc-v			James missin					14.7 1.				verilog			Y yes	N	46 46	Y		32	2015 2015			
cv_vanilla	https://githu	ıb.c ve	erified	Ben Marshall	risc-v	32 32	artix-7	Ben Marshall	2422	6	15	50	1.	00 2.0	31.0		verilog		rv_cpu_a	Y yes	N	4G 4G	Υ		32	5 2019		"toy" 5 stage RISC-V CPU, implement	ing the rv32imc
cv_vanilla	https://githu	ıb.c ve	erified	Ben Marshall	risc-v	32 32	zu-5e	James IO limi	2422	6		## v	21.1 1.	00 2.0)		verilog	26 f	rv_cpu_a	Y yes	N	4G 4G	Y		32	5 2019		"toy" 5 stage RISC-V CPU, implement	ing the rv32imc
cv_vexiiriscv	https://githu	ib.com/		Andreas Wallner	riscv												scala			Y yes	N	4G 4G	Υ		32	2024		improved VexiRiscv: single/dual issue	
cv_vexriscv	https://githu		beta	Charles Papon	1130 4	32 32	artix-7	Charles Papo	481	6	34	16	0.	52 1.0			scala	s	mallest	Y yes		4M 4M	Y			2023	https://riscv.org/	preformance #s for 8 configurations	
cv_vexriscv	https://githu			Charles Papon	risc-v	32 32	artix-7	Charles Papo	n?	6				52 1.0		X				Y yes		4M 4M				2018	https://nlnet.nl/e	verilog source: see riscv_rv32soc	scala not needed
scv_vexriscv	https://githu	ıb.c s	scala	Charles Papon	risc-v	32 32	atrix-7-3	Charles Papo	1399		29	95		00 1.0			scala		ull no cac	Y yes	N	4G 4G	Υ		32	2023		preformance #s for 8 configurations	
scv_vhdl	https://oper	cor e		Sergey Khabarov		64 32	kintex-7-	James many	files, mis	sing typ 6				00 1.0			vhdl & v			Y yes	N	4G 4G	Υ		32	2016 2018	https://github.com	System-On-Chip based on bare Rock	
scv_wildcat	https://githu	ıb.com/		Martin Schoeberl	risc-v		artix7	Martin Schoe		442 6	11				112.0	Х	scala	32 s	inglecycle	Y yes	N	4G 4G	Υ	_	32	4 2025	https://arxiv.org/	comparison of 3, 4 & 5 stage pipeline	
cv_wildcat	https://githu	ıb.com/		Martin Schoeberl	risc-v			Martin Schoe				35		00 1.0		Α	scala	32 s	inglecycle	Y yes	N	4G 4G	Υ	_	32	4 2025	https://arxiv.org/	comparison of 3, 4 & 5 stage pipeline	papers show 3 & 5 stage pipelines
cv_vroom	https://githu	ıb.com/		Paul Campbell	1130 4	32 32	zu9p	Paul Campbe	II .	6	1	25 v	22.2 4.	00 1.0)		system	51 c	pu	Y yes	N	4G 4G	Y	_	32	2019 2023	https://hackaday	high-end RISC-V implementation	8 IPC (instructions per clock) peak, goal ~
cv_wolv-z7	https://githu			Taner Öksüz	risc-v						\vdash	+	_	_		AX	system	46 c	pu	Y yes	Y	4G 4G	Y	_	32	2023	https://github.com		branch target address cache with bimoda
scv_zscale	https://githu			UC Berkeley	risc-v							+					scala			Y yes	N	4G 4G	Y	_	32	2015 2017		not maintained & not conformant	
se	https://oper			llechner etal		16 16	kintex-/-:	James missin	g black b	oxes 6 1			14.7 0.	6/ 1.0	J		vhdl		ise	Y asm	N	64K 64K			16	5 2006 2010	en.wikiversity.org	ARM style register usage	
32 sc5	https://githu	ib.c a		rj45	RISC	16 16	1					+	_	_			verilog				N	64K 64K	Y	32	16 32	2013 2022	https://github.com	Digital schematic editer	nanogo compiler, youtube videos
	https://githu	ib.com/		rj45	risc-v RISC	24 24	kintex-7-	James Brakef	384	6		70 ##	447 0	03 44	368.8		schem:	3 -	ois24_24n	Y yes		4G 4G 16M 16N		20	64	1 2016 2017		Digital schematic, 16-bit data paths, single pipe stage, passes simulation	
is	nttps://oper			lames Brakefield		24 24									261.7							16M 16M			64	1 2016 2017		single pipe stage, passes simulation	24-bit word operations only
	nttps://oper			lames Brakefield lames Brakefield		24 24	zu-2e	James Brakef James no blk							507.1		vnai	2 n	ois24_24u ois24_24n	PI		16M 16M			64	1 2016 2017		single pipe stage, pre simulation stag	24-bit word operations only
is is	https://oper									6									ois24_2411 ois24_24u			16M 16M				1 2016 2017		single pipe stage, passes simulation	
isc	https://oper	th com		lames Brakefield Rene Schallner		24 24	zu-ze	James huge I Rene Schallne		- 0	10	0 ## v		33 8.0			vhdl			Y asm	N	64K 64K	, I	22	04	2020 2022	https://ait.or.ht/s	single pipe stage, pre simulation stage originally TTL/schematic, beginner's	
f64	https://githu	ib.com/		Robert Finch		64 8		Kerie Scrialine	-		10		0.	33 0.0	,		system				Y	041 041	v	_	32	2020 2022	https://git.sr.iit/	variable length instructions	Posit support, glossary & references
f65002	https://githu			Robert Finch	accum		kintex-7-	James Brakef	11716	6 4	6 1	23 ## v	141 0	67 2.0	3.7	¥	vorilog	10 6	tf65002d		N	4G 4G		_	16	2013 2013	https://github.com	32-bit 6502 + 6502 emulation	"proven"
6809	https://githu	the a	lpha l	Robert Finch	6809			James many				06 ##				v	verilog	4 6	tf6809	V voc				44 12	8	2012 2015	http://www.finitr	6809 with 32-bit "FAR" addressing	see also rf6809 variant
68ksys	https://gitil	cor a	loha	Robert Finch	68000		cnartan 2	James need t	12620		17		14.7 0.			v v	verilog	40 6	tf68kSys	V voc	N N	4G 4G	v	44 13	16	2011 2011	http://www.hinci	based on Tobias Gubener's TG68	see also 110009 variant
8088	https://oper			Robert Finch	x86	16 8	kintex-7-	James Brakef	4514	6 4		74 ##				Y	verilog	57 r		Y yes	N N	1M 1M	Y	\neg	10	2012 2013	https://github.com	8-bit memory data, e.g. 8088	
2000	http://www			Tom Hand	forth	16 16		Janes Braker	7514	"	 '		- /	J. J.	0.0		propriet			,,,,,,	.4	2.00	+	_	+	1011 1013		Harris Corp., FPGA version at MPEfor	descendent of the Novix NC4016
_core	https://oner			Fabrizio Fazzino etal	SPARC	64 37	kintex-7-	James Brakef	52845	6 8	59	6 ## v	14.1 2	00 1.0	2.1		verilog		1 top	Y ves	Y N	4G 4G	Y	-	32	2007 2012	https://en.wikine	reduced version of OpenSPARC T1	Vivado run
_corc 5x4a	https://githu			Samuel Falvo II		16 4		James Brakef			4				620.7	ΧВ	verilog	1 5	16x4a			64K 64K	Υ	12	17	2012 2017		kestrel #2, byte & word data	derived from Myron Plichota's design (st
30	https://www			Paul Taylor	MSP430			Paul Taylor	449	6	10				16.6		vhdl					64K 64K			+	2019 2019		msp430 subset with 8-bit alu	coded for size & not for speed
pu	https://baio	c.github		Gabriel de Sant'Anna			cyclone2	Gabriel de Sa				0 ## q					vhdl			Y asm	N	64K 64K	\Box	32	\vdash	2017 2020	https://gitlab.com	n/baioc/s4pu	in Portuguese
4x7	https://githu	ıb.o st		Samuel Falvo II	forth	64 8						11		1			verilog					16E 16E	Υ	56	\vdash	2017		64-bit simple Forth engine	very little doc
soc	https://oper			Dan Gisselquist		32 32	spartan-6	James sparta	2820	6 1	10 13	33 ##	14.7 1.	00 1.0	47.3		verilog					4G 4G			16	5 2015			uses ZIP CPU
0186	https://githu			lamie Iles	x86	16 8		Jamie Iles	1750	A	1 6	50			11.5		system					1M 1M			\Box	2017 2021	https://www.jam	80186 binary compatible core	implementing the full 80186 ISA
р	https://oper			Ahmed Shahein		8 8		James no LU			20	00 ##			104.2	Х	vhdl	15 n	np_struct		N	16 16	Υ	5	\Box	2012 2022	https://shirishkoi	Simple as Possible Computer from M	https://www.youtube.com/watch?v=pro
p	https://githu			Federico Zotti	accum	8 8		James no LU		6	20	00 ##	14.7 0.	10 4.0	104.2	G	vhdl	9 s	ap-1-TOP		N	16 16	Υ	5	\Box	2024		Simple as Possible Computer	Gowin 9K project
rdmips	https://oper			lgor Loi	MIPS	32 32											systemC			Y yes	N	4G 4G	Υ		32	2006 2009		synthesizable parametric IP core sup	porting full MIPS R2000 ISA
yeh_cpu	https://githu	ıb.com/	/armin	Armin Kazemi	RISC	16 16								67 1.0			vhdl	S	iayeh	Y asm	N	64K 64k			64	2017		16-bit MIPS, data flow schematic	64 word reg file?
eh_process	https://oper	cor s		Alireza Haghdoost, Arr		16 8	kintex-7-	James Brakef	479				14.7 0.	67 1.0	229.7	Х	verilog	13 S	iayeh	Y	N	64K 64K			32	2008 2009	haghdoost.persia		simple RISC
/uri_cpu	http://www	.mo st	table	Toyoaki Sagawa	RISC	32 32		James Brakef	1604	6	20	08 ##			129.9	Х	vhdl	13 c	pu01			4G 4G			32	2000 2000		dead weblink	high number of DFF
:6502	https://githu	ib.com/	/daven	Dave Nardella		8 8								I			verilog					64K 64K				2024	https://www.link	projects for cmod-a7, de10, tang9K,	written from scratch, uses 8-digit displa
:6502	https://githu	ib.com/	/daven	Dave Nardella	6502	8 8	artix7	James was m	1074	382 6	12 4	12 ## v	23.2 0.	80 1.0	31.3		verilog				N	256 256	Υ		LT	2024	https://www.link	linked in page has full description	web page also has soft 6502 for Gowin,
6502	https://githu	ıb.c sim	ulation	Dave Nardella	accum	8 8		no out	puts								verilog				N	256 256	Υ	9	ഥ巾	2024	https://www.link	was his initial project, now included i	linkedin doc for both minicpu & 6502
!0	http://www	fortprop	prietar	Brad Eckert	forth	32 8	virtex-6	Brad Eckert	1977	6	15	50	1.	00 1.0	75.9		propriet	tary					口		ഥ巾	2010		PDF file, Forth Inc.	
ітр-сри	https://githu			lames Stanley	accum	16 16						1		1		ШT	verilog	76 f	pga-cpuir	Y asm	N	64K 64K	LT		LT	2022	https://hackaday	TTL & Verilog home built, has OS	pictures of TTL version
arts	https://oper			llechner, Martin Walte	RISC	16 16	kintex-7-	James missin	g signal o	declarat 6			14.7 0.	67 1.0)	ШT		18 s	carts	yes	N	64K 64K		122	16	4 2011 2012		Scarts Processor	GCC compiler
noolmips	https://githu	ib.com/		Andrea Guerrieri	RISC	32 32												T		yes	\Box	4G 4G	ΠÍ		\Box		https://github.com		schoolMIPS has several versions
retblaze	http://www	lirm t		Lyonel Barthe	uBlaze	32 32	spartan-3	Lyonel Barthe	1563	4	9	91 i	12.1 1.	00 1.0	58.2	Х			b_core	yes		4G 4G		86	32	5 2010 2012	www.lirmm.fr/AE	DAC	
)	https://githu			Zoltan Pekic	misc	16 16	spartan3-	James Brakef		563 4	3 12	23 ##					vhdl					64K 64K	\Box	30	4	2023 2024	https://hackadav	"Single Instruction Format Processor	five micro-operations per inst
ple_ttl_cpu	https://githu	ib.com/		Ken Boak	accum		1												lybble						\Box	2021		Digital schematic, very minimal	designed for manual operation
plecpu12	https://githu	ib.com/		lan Sommer			spartan6	Jan Sommer		212 6	6 18	30 ##	14.7 0.	50 2.0	90.4	Х	vhdl	9 t	op level	Y I	N Y	4K 4K	N	32 3	\vdash	2020		educational, has stack pointer	looks like an accumulator dsgn
plecpucore	https://githu	ıb.com/		Karang	arm			James bare c				00 ## v				AX	vhdl	11 a	rm_core	Y yes	N	4G 4G	Υ	T	16	5 2017		CPU core for ARMv3, educational	no RTL comments, shows ASIC layout
ple-v	https://libre	-soc.ore		Luke Leighton	PPC		1			T. T. T.	T	T "	- 1		1	m	python	-	-/	Y	Y	- 1.0	Y		32	2018 2022	https://libre-soc.o	Scalable Vectors for Power ISA	has the respect of Mitch Alsup
				Victor A Pajaro		32 32						11		\top					llvarezPaja						32	2019		nice schematic and clear description,	
	https://githu								_		-				+	-		- 6		_ 0									
gle-cyc-cpu m	https://githu https://githu	ib.com/		James Sharp	RISC	161 16				1 1						LY	verilog	54 lc	lurm16 d	Y asm	N	64K 64K	γ	201	16	2022		SLURM16 SoC - SLightly Useful RISC I	Video console system-on-chin made to

uP_all_soft folder	opencores or prmary link status	author	style / g	sz inst sz	FPGA		com LU ents AL		F I I I I	F g	tool Mil		KIPS ve	or or src	file top	ile g cha	fltg pt	max max dat inst	byte #	adr # mod reg	e year revis	secondary web	note worthy	comments
ocdp8		olke Will	PDP8 12		spartan7			583 268	6		# v24.1 0.				34 pdp8	Y yes		N 32K 32K		8	2019 2019		SoC implementation of a PDP-8/I for	
cz80		Vill Sowerbutts	Z80 8						6 1	5 93 #	# 14.7 0.	33 3.0				vel Y yes	N	N 64K 64K	Υ		2013 2014		based on Daniel Wallner's T80, for P	
ftavrcore		indras Pal	AVR 8		artix7-3	James	empty desi	ign							og 14 top	Y yes	N	64K 64K	Υ		2019 2023	https://szofi.net/p		pi variants: VR2, AVR2.5, AVR3, AVR4 & AV
core-cpu		ymen Sekhri	RISC 32	2 16					+	1	1			A vhdl	15 contr	l_ur Y asm	n N		Y 32	7	2019 2021	1		s, 32-bit immediates, multi-cycle design
tpc		Aichael S	Nios II 32	2 32	cyclone-	-1 Micha	block i	613	4	1 180	q17.1 1.	00 5.0	58.9		13 nios2				Y	32	2019		nine variations in attempt to improv	
im-1	https://github.com/Johnic Ji	ohn Lonergan	vliw 8 SPARC 64		kintex-7-			_		-	# 14.7 2.	00 1.0		verile		Y yes	N	64K 64K	Y		2019 2023 2009 2010	https://hackaday.	8 Bit CPU Hardware Implementation	
arc64soc artanmo		mitry Rozhdestvensk alk Hassler	RISC 18				errors	853	6 1	2 120 #	# 14.7 2. # 14.7 0.		04.6	Y Verili	og 263 W1 og 38 spart:	IN	Y				2012 2014		huge source file count	work in progress with no progress
i586		ini Mestar					Brakef 32		6 4 2		# 14.7 0.		1.1	V verile	og 37 top_s	r V voc	v	4G 4G	v		2012 2014	http://lmachao.pe	SPARC like register windows gate level dsgn, vivado project also	http://img.voutube.com/vi/2W1guvhCJ
u-mark-ii		elix Queißner	stack 16		KIIILEX-7-	-3 Jannes	DI BREIL 32	. 144	0 4 2	73 #	17 14.7 1.	2.0	1.1	vhdl	37 soc	v v	N	64K 64K	Y 34		2020 2023	http://achet.com	micro-code ISA stack machine	ISA at doc/specs/spu-mark-ii.md
		leuring & Jordan	RISC 32			+	-	_	-	+ +	+		_	verile			- "	O4K O4K	1 34		2018	http://www.zeene	book by Heuring & Jordan	also Kilts cpt17 Adv FPGA dsgn
m		antiago Licudis	risc 32	2 32					$\neg \vdash$					1.0	î l	\neg	+				2024	https://www.vout	RISC-V like ISA specification, no RTL	
bcc		todney Sinclair	forth 8		kintex-7	Rodne	y Sincla	196	6	474	14.7 0.	33 1.0	797.9 A	LX verile	og 3 core	Y asm	n N	Y 1K 8K	Y 41	3	2012 2020	https://github.com		inst after branch/call/rtn always execs
ppu	https://github.com/redost	edoste	8085 8	16										X Y vhdl	20 board	asm	n N	64K 64K	Y 5		2022	https://archive.or	SAP-1 (Simple-As-Possible) architect	u small subset of 8085
ack_machine	http://people.ec stable B	ruce R. Land	forth 16	5 5	cyclone1	10 James	Brakef 5	101	4 6 2	9 66 #	# q18.0 0.	67 0.3	25.9	X verile	og 9 VGA_	ram Y asm	ı N	N 64K 4K	N		2009 2011	https://people.eco	(3) uP cores, Cornell course material	VGA output, uses Nakano's tiny_cpu
ack-cpu	https://github.com/Arlet/ A	rlet Ottens	stack 16												og 2 cpu			64K 64K	N 23		2017	1	3 or 4 stacks, load/store with stack	de xilinx block RAM
acks-16-bit		crist	RISC 16											sche							2022	https://www.instr	Digital schematic, TTL & 3 layer brea	
rm_core		tephan Nolting	ARM7 32					1312	6 3						16 core	Y yes		4G 4G	Υ	32	8 2011 2014	4	Storm Core (ARM7 compatible)	I & D caches not compiled
orm_soc		tephan Nolting	ARM7 32						6 3	4 159 #	# 14.7 1.	00 1.0	45.2	X Y vhdl	40 storm	tor Y yes	N	4G 4G	Y	32	0 2022 2020		STORM SoC	cache & no peripherals
eamer16 086		Myron Plichota			kintex-7-			143	6		# 14.7 0.				8 stream	ner Y yes	N	N 64K 64K	N 8	2	2001 2001	http://www3.sym	MIPS/inst reduced	2nd web adr non-functional
te-16	https://opencor alpha Ji	ose Rissetto en Boak	x86 16 accum 16		kintex-7-	-3 James	Braket 1	916	ь	1/2 #	# 14.7 0.	5/ 3.0	20.1	X verili	n 7	Y yes	IN	N 64K 64K	Y	- /	2012 2013		very small x86 subset core	no segment registers, limited op-codes
perscaler-rise		i Xinbing	risc-v 32			+		_		+	+					. V	N	46 46	v	22	2019 2020		Digital schematic, version of sweet- Super-scalar out-of-order RV32IMC	norformance: 6 4 Coroblests /h411s
perscalar_sri		ditya Sriram	risc 16	5 16		+		-		+ +		+ +	— t	verili	77 datan	th V ser	N	4G 4G 64K 64K	N	92	2019 2020	https://apubbaub	Superscalar RISC, CS 683, derived fro	
perseall		Michael Ritchie		2 32	stratix 3	3 Micha	el Ritch	207	A 2+8	126 #	# q9.0 1.	00 16.0	38.1	A verile			+ + +	O-4K		H°	2005 2009)	2-bit serial, Mostly MIPS-I compliant	Copyright 2005,2006,2009 Jonathan Ro
ska-III			68000 16				Brakef 7	388	A L		# q13.1 0.				11 wf68	00ir Y yes	N	N 4G 4G	Υ	16	2003 2013	ıl .	for use as an Atari ST	
lik	https://opencor alpha G	ioran Dakov	RISC 32	2 32	kintex-7-			e(s)	6		# 14.7 1.			verile	og 4 cpu	om asm	1				2015 2016	i	"arithmetic core"	has testbench & caches
16		an Neuendorf	mem 16	5 16					$\perp \perp$					rust	5 main	Y	N	64K 64K	N		2024 2025	https://github.com	Three address memory to memory 0	P Rust source files, see rust-hdl, gens ver
eet32		alentin Angelovski	MIPS 32	2 16	kintex-7-	-3 James	Brakef 1	.050	6 1		# 14.7 1.							N 4G 4G	Y 26	16	2014 2015		targets MACHXO2, no RAM	
eet32		alentin Angelovski	MIPS 32	2 16	kintex-7-	-3 James	Brakef 1	797										N 4G 4G	Y 26		2014 2015	1	targets MACHXO2, DDR RAM	clock divider to Sweet32_v1_core
et32		alentin Angelovski	MIPS 32	2 16	kintex-7-	-3 James	Brakef 1	177	6 1	116 #	# 14.7 1.	00 1.0	98.8			32_ Y yes	N	N 4G 4G	Y 26			1	targets MACHXO2, no RAM	
sp		Othman Ahmad		+ 8+		4	-		\perp	+					matic	Y	1	Υ		8+	2014 2021	https://groups.go		a template for dsgn configuration of u
16		aptaindane 		5 16		+		\rightarrow	+	++	+	\perp		verile	og 10 swt16	top Y asm	n N	Y 64K 64K	Y 31	16	5 2020	1		ion in Verilog. Includes assembler, simula
nphony		ason Yu		2 32	Loren .		Darder C	474	-	1 45-	# 14.7 0.	22	436.5	verile XX vhdl	og 47 vpu_t	p p	+	N acc a	-	\vdash	2007 2008	barrette e e	vector addon to NIOS	ha decablete
pic12 180x	stable N	Aiguel Angel Ajo Pelay oltan Pekic	PIC12 8 1802 8	12	kintex-7-	-3 James	Braket	474	ь	1 197 #	# 14.7 0.	33 1.0	136.8 A		7 synpi	12 Y yes	N	N 256 2K	Υ 400	4.5	2011 2011	http://projects.nb	CHDL to verilog	bad weblink
						2 7-14	Delite de	.022 344		+ +.	# 14.7 0.			Y vhdl	65 CDP1	UX Y yes	IN .	64K 64K	Y 100	16		https://hackaday.	ucoded 1802 using mcc ucode comp	https://github.com/zpekic/MicroCode
emz1001 0800			S2000 4 TMS0800 4		spartana	3 Zoitan	Pekic 1	.022 344	4	- #	# 14.7 0.	16			26 EWIZ1			Y 128 4K	59		2019 2020	https://hackaday.	calculator chip, both TI Datamath ar	ic no block ram? Picture of original chip
9080			8080 8			+	-	_	+	+		+					IN N	Y 12 512 N 64K 64K	v		2019 2020	https://nackaday.		ice series of devices AMD 1978 51 pge ap
em01		ohn Kent, David Burne		8	kintex-7-	-2 lames	Brakefield	\rightarrow	6	+ +	14.7 0.	22 40		vhdl	15 Sys90	V yes	IN N	N 64K 64K	v		2003 2009	ittps://opencores	8-bit 8080 CPO based on 29AA bit-si	ice series of devices AMD 1978 31 pge ap
em05		ohn Kent, David Burni				-3 James		834	6	204 #	# 14.7 0.		20.2		10 Syste	nOS V ves	N	N 64K 64K	v		2003 2009	http://members.c	intushome com au/iekent/	
em09		ohn Kent, David Burne			kintex-7-			.631	6 4	1 88 #	# 14.7 0.		6.0 A	X Y vhdl	40 cnu09	Y ves	N	N 64K 64K	Y 44	13 8	2003 2021	http://members.c	from John Kent web page	opencores download URL incorrect, us
tem11		ohn Kent, David Burne							6		# 14.7 0.			X Y vhdl	17 cpu11	Y ves	N	N 64K 64K	Y		2003 2009	http://members.c	known bugs & untested instructions	
tem68		ohn Kent, David Burne			spartan-			235	4	4 46 #	# 14.7 0.	33 4.0			21 cpu68	Y yes	N	N 64K 64K	Υ		2003 2009	http://members.co	ptushome.com.au/jekent/	
tem6801	https://opencor stable N	Aichael L. Hasenfratz	6801 8	8	cyclone-	-3 James	Brakef 1	507	4	3 73 #	# 14.7 0.	33 4.0	4.0	A vhdl	15 wb c	clor Y yes	N	N 64K 64K	Υ		2003 2009	http://members.co	based on John Kent's 6801	tested on Apex20K, Cyclone & Straix bo
80-cpu	stable L	eonard Brandwein	accum 16	6 8	kintex-7-	-3 James	bypass	709	6	83 #	# 14.7 0.	57 3.0	26.2	X vhdl	23 cpu	Y	N	N 64K 64K	Y 182		2016 2016	https://www.vtto	8-bitter with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontro
00	https://opencor stable A		COP400 4	8	spartan-	-2 Arnim	Laeuge	643	3	2 60	0.		3.7 A	XX vhdl	36 t400_	ore Y yes	N	Y 64 1K	Υ		2006 2009)	implementation of National's 4-bit C	
8	https://opencor stable A	rnim Laeuger	MCS-48 8		cyclone-				4	1 59		33 4.0	6.6 A	XX vhdl	70 t48_c	re Y asm	n N	256 1K			2004 2022		T48 uController	used in several projects
1	https://opencor stable A	ndreas Voggeneder	8051 8		kintex-7-				6 1		# 14.7 0.			XX vhdl	17 T803	Y yes	N	N 64K 64K	Y		2002 2010)	8052 & 8032	8032 SoC
5		aniel Wallner	6502 8		kintex-7-			575	6	291 #					7 T65	Y yes	N	N 64K 64K	Υ		2002 2010)	6502, 65C02 & 65C816; wide use	
507lp		abriel Oshiro, Samue		8		-6 James			+		14.7	4.0		verile	og 22 t6507	p Y yes		N 64K 64K	Υ		2009 2010)	for use in ATARI 2600	1
0		Daniel Wallner		8		-3 James		.389	6						5 T80a	Y yes	N	N 64K 64K	Υ		2002 2018		Z80, 8080 & gameboy inst sets, seve	
ble887 ble888		tobert Finch		5 16 2 16	kintex-7-			643 756	6		# 14.7 0. # 14.7 2.		217.1 47.6	X verile	og 2 table	8/_ Y	N	N 64K 64K 4G 4G	Y 130	8	2014 2016			included with Table888 source code
		tobert Finch		_	kintex-7-				6 9				47.6	X verile	og 3 table	88 pme				8	2014 2016			11 code for cache & mmu incomplete
hi	https://github.c alpha D https://github.c stable c	agvadorj Galbadrakh	RISC 32 accum 8		kintex-7- spartan-			396 102	ь		# 14.7 1.	00 4.0	77.9	X verili	og 4 tarhi_ og 5 td4_t	ontroller	N	16M 16M	N 11	4	2013 2013	1	no doc, extremely small RISC	difficulty with timing, try 7.0ns very small uP
nlib	http://github.c/ stable c	leio_ee	SPARC 32					102	6 3						48 mcu		-	N 4G 4G	Y	64	2012 2015		copywrite: experimental use	has caches
nlib	http://temlib.or_stable		SPARC 32			-3 James		730	6 5						48 fpu_s			N 4G 4G	v	64	2013 2013		copywrite: experimental use	options for fltg-pt, pipeline, mul & div o
racresta		arren Olafson	68000 16		KIIILEX-7-	-3 Jannes	DIAKEI 3	1730	9	111 #	W 14.7 1.	1.0			ng 50			4G 4G	v	16		1	FPGA compatible core of Nichibutsu	
i8		obias Gubener	68000 16		kintey-7-	-3 James	Brakef 2	331	6	44 #	# 14.7 0.	57 4.0						N 4G 4G	Y	16			TG68 - execute 68000 Code	for use with Minimig
8kc		obias Gubener	68000 16				Brakefield		-	"		67 4.0	3.2	X vhdl	3 TG68	ncC Y yes	N	N 4G 4G	Y	16		1	68020 ISA (68000, 68010 & 68020 c	
12X_12uP	inteps.//opencor		stack/acc 12	2 12	kintex-7-	-3 James	Brakef	972	6 1	1 123 #	# 14.7 0.			·· viidi	2 the12	(12 y	Y	N 4K 4K	N 54			1	combo stack/accumulater design	load/store arch, not optimized
eia_gpu	https://opencor beta D	Diego Valverde	RISC 96				huge a 934		6		# 14.7 0.				og 32 theia	71	+	10	54	"	2009 2012	ı	Ray Cast Programable graphic Proce	ss four cores, huge LUT count, 2/3rds LUT
n-oberon		Hellwig Geisse		2 32		1	J							A Y verile	og 18 risc5	Y yes	Y	4G 4G	Y	16	2023	https://github.com	port of Niklaus Wirth's Oberon syste	n use v1 RTL, from Andreas Pirklbauer's
r	https://opencor_mature_R	tobert Finch	RISC 64	4 16	zu-5e	James	WIP		ш	#	# v21.1 2.	00 1.0		syste	rr 27 thor2	121 Y asm		16E 16E	γ	64	2015 2021	https://github.cor	Thor-5: L1 & L2 caches, GP float & v	et plans for more features, eventually 2N
r		tobert Finch	RISC 32				Finch 90		30	6				verile		Y asm		4G 4G	Υ	64	2015 2023	https://github.com	Thor 2015, 2021-3 docs	variable length instructions
r		tobert Finch	RISC 64				Finch 210		30	_				verile		Y asm		4G 4G	γ	64		https://github.com	Thor-2: L1 & L2 caches, GP float & v	
r		obert Finch	RISC 64				Finch 210		30		\bot			verile		Y asm		4G 4G	Υ	64		https://github.com		ed plans for more features, eventually 2N
_cpu		leiton Juffo	RISC 16						6		# 14.7 0.		119.7		og 24 cpu	Y		Y 64K 64K	16			1	course project, not pipelined	no LUT RAM for reg file
		len Marshall			zu-3e		degenerate		ь		# v21.1 0.				15 top	Y	Y		Y 50	$\vdash \vdash$	2014 2015	1	TIM: Tiny Instruction Machine, varia	
cpu		. Nakano	stack 16		kintex-7-	- James	multiple as	ssignments (ь	#	# 14.7 0.	56 3.0		x verile	og 11 DE2	INY Y yes	N	4K 4K		H.,	2007 2009	nttp://www.cs.hir	different from tinycpu	uses Flex, Bison & Perl to create go
_soc 64		zra Thomas	RISC 8		Lone .		Darder C	074	6	455		20 - 1	407.5		og 16 top	Y asm		Y 64K 64K	Y 44			https://ezrasrobo	small cpu with VGA	includes GPU (char gen)
8		Jirich Riedel Jirich Riedel	RISC 32	8	kintex-7- arria-2		needs asyn	874	А .		# 14.7 1. # q18.0 0.			X vhdl A ahdl	6 tinyx	+		64K 64K 256 64K	14 v	355	2004 2007		data size from 32 to 64 bits	micro-coded sub-ops
computer		oltan Pekic	accum 8		arria-2 spartan3			643 286			# q18.0 0. # 14.7 0.				29 tinyco	mnı V	N	256 64K	Y 20	256 16	2002 2009	1	Altera megafunctions 4-bit Up via 2901 slice & micro code	no data RAM memony
computer		ordan Pekic ordan Earls	RISC 8		arria-7	James	Brakef	136	Δ		# 14.7 0. # a13.1 0.				29 tinyco		IN N		12		2012 2012	directory contains	subset of 6502	MIPS/inst reduced due to few inst
pga	https://opencor aipna Ji https://github.c stable K		accum 8					185	6		# q13.1 U. # 14.7 O.				12 system		NI NI	N 16 16	Y 10		2012 2012	on ector y contains	educational 8-bitter with 4-bit addre	
gpu -		dam Majmudar	risc 8		EA-/-	- Julies	_/uncl			#	27.7 0.	3.0	55.5		m 12 gpu	· V	N	256 256	Y 11			https://news.vcor	multiple compute cores	no overall controller at this time
-gpu isa		Dillon Huff		2 32		+		_	+	++	+ +				og 49 cpu	ý		4G 4G	N 13	_	2019	y, riews.ycul		lined & with forwarding implementations
-riscv		lyounguk Shon		2 32		+				+				verile	og 35 riscv_	op Y		4G 4G	Y 24		2019	1		four variations: cache, multi-cycle, pipel
/liw8		Oliver Stecklina	VLIW 8		kintex-7-	-3 James	hacked	895	6	149 #	# 14.7 0.	33 1.0	55.0	X vhdl	19 sysan	h		Y 256 1K	γ 2-4	52	2013 2020	ol .	tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs
zuse		lorian Stolz	zuse z3 22		/	1			+	1 "	1	1			og 4 proje			Y 64	N 9		2024	https://tinvtapeoi	partial implement of Zuse Z3 ALU	design from tinytapeout run tt06
100		elix Queißner	accum 8			1			+	+		\vdash		vhdl	2 tis100	Yasm		256 256	Y 13		2015 2016	https://en.wikiped	programming/puzzle video game by	
100		rincent Crabtree	accum 8	8	kintex-7-	'-3 James	Brakef	195	6	87 #	# 14.7 0.	33 1.0	147.1		1 TISC	1 0311		256 1K	γ 13)	2009 2009)	Tiny Instruction Set Computer	minimal accumulator machine
		land Gates	TMS1000 4	8		1				1 "1"	T				og 4 tms1	00 Y		64 1K	54		2021 2021	.1	Four function BCD calculator chip	used in several TI products
1000		Matthew Hagerty	TMS9900 8	8									1	vhdl	14 f18a_		N	64K 64K	Υ	16	2019	https://github.com	F18A is a gaming box, conflicts with	
1000 9900	https://github.com/Zhefei Z	hefeiGong	mips 32	2 32									i	vhdl	58 cpu	Y yes	N	4G 4G	54	32	2024		single cycle and multi-cycle MIPS	31 & 54 inst.
9900		-	RISC 12-	12	bintou 7	James	Brakef	229	6 1	149 #	# 14.7 0.	33 3.0	71.7	X verile	og 10 cpu		N			16	2007 2009	ol .	data width 12 bits and up, no data n	
9900 gjiWork_C	https://opencor alpha				KIIILEX-1-																			
	https://github.c untested C	Colin Riley	RISC 16	5 16	KIIILEX-7-	- James						\perp		vhdl	20 tpu_t	р		64K 64K	Υ	8	2016 2016	https://domipheu	Test Processing Unit. Or Terrible Pro	
9900 gjiWork_C	https://github.c untested C	olin Riley ebastian Lederer		5 16 2 16	artix-7	James		.019 362		100 #	# v24.2 1.	00 4.0	24.5	vhdl X Y verile	20 tpu_t og 20 top m 53 trivial	Y yes	N	64K 64K 4G 4G 4G 4G	Υ	8	2016 2016 2024	https://domipheu https://hackaday.	Test Processing Unit. Or Terrible Pro	cessing Unit. A simple 16-bit CPU in VHD 3-bit to 16-bit instructions, some with

_uP_all_soft folder	opencores or	status	author	style /		FPGA			LUTs ALUT	Dff E		olk F am ma:			AIPS clk	s/ KIPS		src code	#src file top file	tool 중 chai	fltg , ma	x max		adr #		art las		note worthy	comments
oc16 16	https://github.c	o W/IP	ames Brakefield	rice	16 16	5 spartan	n7 James	s area o	285	sn e	6 1	1 7	1 ## \	24.2	0.67 1	1.0 167.9	9 X	vhdl	5 troc16_16	v	N 64	V GAV	N 25	2 :	22	203	5 https://events	adequate 16-hit uR with on code on	d half word aligned, 4 tag bits, signed mult
cpu	https://github.c		Paul Campbell		1 4 4		" James	- C C C C	203	20 6	* * 	+ '	777 V	-1.2	5.07	10/.3		viidi	3 cpu		N 12			1-1-	3	202	2 https://timutes		egs and a carry bit, 8 & 12-bit instructions
6-MiniCPU	https://github.c	com/iacar	acqueline Gislai		1 4 4	1	+	+	-+	-+	++	_	+	-+	-+	+		verilog				0 120 5 NA		+	4	202	4 https://app.tim	A-hit up 16 memory locations form	registers, 11 instructions; tiny tapeout project
bo8051	https://enen	r beta	Dinesh Annayya		8 8	kintor	7-3 James	e Drahas	1005	- + -	6 1	12	7 444	147 1	0.33 4	1.0 5.3			74 oc8051_to					+	4 1	202	6	includes perpherials	choices, 11 monuctions, thry tapeout project
008051	https://aith.it	o WIP	Kevin Phillipson	6809		artix-7			1428	530 6				23.2				verile	06 500 500	Y yes	N N C	K 64K	Y 44	13		202			Emactors thasis full tasthaneh wanded
009	https://gitnub.c				8 8					530 E								verling	96 soc_top_g	r yes	IN 64					202			F masters thesis, full testbench, ucoded
	incps://github.c	_	Kevin Phillipson							5U5 E	9				0.33				96 soc_top_g	r yes	IN 64	N 64K	r 44	13		_		ut competes well against other 8-bitter	
)	https://opencor		Guy Hutchison, Howar				7-3 James		1207	1 6	ь				0.33				6 tv80n	Y yes	N N 64	K 64K	Y	$\perp \perp$		004 202		derived from Daniel Wallner's T80, A	
de_cpu	http://minnie.tu		Warren Toomey				-3 James				6 1				0.67 2				16 cpu		N N 64	K 64K	N	1	10	012 201			originally schematic based (Logisim)
re	https://opencor	stable '	Whitewill				7-3 James		2469	6	6	1 23	1 ##	14.7	1.00 1	1.0 93.5	5 X	verilog	25 ucore	Y yes	N 40	4G	Υ		32 6 20	005 201	0	MMU & caches	
uvhdl	https://github.c	c stable	Reed Foster	RISC	8 1f	6 kintex-7	7-3 James	s 512 LU	933		6	11	3 ##	14.7	0.33 2	2.0 20.8	3 X	vhdl	29 core	Y asm	N 25	6 64K	Y 12	2	7 20	16 201	7 https://github.o	on six tutorials on uCPUvhdl	using muCPUv2_1 of 3 upwards compatible de:
	https://opencor	mature	Daniel Roggen	accum	8 16	6 kintex-	7-3 James	s Brakef	441		6	27	##	14.7	0.33	3.0 67.4	1 X	vhdl	14 cpu	Υ				3		014 201	7	UoS Educational Processor	inspired by x86 ISA
.232	http://www.dte		Santiago de Pablo	RISC	9 16	6 kintex-7	7.7 James	s Brakef	220		6	24	1 ##	147 (0.22 2	3.0 122.0) X	whdl	3 up1232a		N 64	K 64K	Y 33	2 :		000 200		bare core, prog size 4K to 64K	description in source files
3	http://www.ute		Bruce Land	accum		cyclone			186		4		##		0.33	3.0 122.0		viidi	1 de2_top		04	K U4K	1 33	+-+	32 20	200	-	Cornell ECE576	basic core is scomp, used by up3 & de2 top'
c	ittps://people.i				16 16						6	-1			0.67 4							K 64K	N 1	+	-	987 201	2 1-11-11		
			arhad Mavaddat	RISC	16 16	s kintex-	7-3 James				4								31 urisc	Y	54	K 64K	N I	-			2 https://cs.uwat	Ultimate Reduced Inst Set Computer	
nplez	https://opencor		Pablo Salvadeo etal				-2 Pablo S		48	_						2.0 237.9	9 A	vhdl	3 usimplez	cpu	N 51	2 512	8		20)11	http://www-gti	part of university course, simplez+i4	
A			Hans Tiggeler				-7-3 James		810		6 1					1.0 47.4			23 utta_struc								http://www.ht-	at time triggered arch	bad weblink
coldfire	https://www.sil	proprietar	Pextreme	68000	16 16	5 cyclone	e-3 freesca	:ale	5000	- 4	4	8	ו	(0.89 1	1.0 14.2	2 A	verilog		Y yes	N N 40	4G	Y		16 20	800	https://www.si	ra free for Altera	3500 LUTs on Stratix-III
ou	https://github.c	com/vserge	/anya Sergeev	risc	8 16	5											Х	verilog	3 v8cpu	Y asm	N Y 64	K 64K	Y 15	1	16	201	8	simple(educational) multi-cycle von	Neumann architecture 8-bit CPU written in ~440
5	https://opencor	beta .	ose Rissetto	x86	32 8	kintex-7	7-3 James	s Brakefi '	22282	6	6 12	16 10	2 ##	14.7	1.00 2	2.0 2.3	3 X	verilog	22 v586	Y yes	N 1	/ 1M	Υ		20	014 201	6 https://github.o	MMU & caches, branch cache	www.youtube.com/channel/UCNbm8Bah54cw
5	https://opencor	beta .	ose Rissetto	x86	32 8	zu-3e	James	s Brakefiel	d	6	6 12	16 10	2 ## v	21.1 1	1.00 2	2.0	Х	verilog	22 core	Y yes	N 10	/ 1M	Y		20	14 201	6 https://github.o	on MMU & caches, branch cache	www.youtube.com/channel/UCNbm8Bah54cw
02	https://github.c		Ryu Kojiro		8 8			s bare o	868	131 6					0.33		7 X	vhdl	23 v6502	Y ves	N N 64	K 64K	Υ		20	019 202	0 https://openco	6502 with extras: 16-bit stack pointer	r www.youtube.com/watch?v=K3jH-f_r80E
:816	https://github.c	com/RyuKe	/alerio Venturi	6502	8 8	cyclone	e-IV Valerio				4	2			0.33 3				26 v6502	Y ves	N N 64	K 64K	Y	-		011 202	3 https://openco		https://www.youtube.com/watch?v=K3jH-
816	https://github.c	com/Punice	/alerio Venturi	6502				Ventu	1093		4	2			0.33 3				29 v65c816	V yes	N N C4	K 64K	Y	++		011 202	2 https://openco		https://www.youtube.com/watch?v=K3jH-
	https://gitnub.c	COMPRYUKE						1000	-+	14	-				0.33 3						N N 64	K 04K	Y	+			o incups.//openco		
log1802	incups://gitnub.c		ames Bowman		8 8		7-3 James			- 1	0								3 cdp1802	ı yes	N N 64			\vdash		15 202		runs CamelForth	all except RAM in one source file
log-6502	https://github.c		Arlet Ottens		8 8		7-3 James		407		6				0.33 4				2 cpu	yes	N N 64	K 64K	Y	\vdash		007 201	8 http://ladybug.	s4aii.ni/arlet/fpga/6502/	ļ
log-6502	https://github.c		Arlet Ottens				James			112 6					0.33				2 cpu	yes	N N 64	K 64K	Υ	\vdash		007 201		s4all.nl/arlet/fpga/6502/	sync memory, e.g. use block RAM
og-65C02	https://github.c	o alpha	Arlet Ottens	6502	16 8	kintex-7	7-3 James		599		6	2 20	1 ##	14.7	0.67 4	1.0 57.1		verilog	5 gop16	yes	N N 40	4G		\perp	20	11 201	8 http://forum.6	02 16-bit data RAM "bytes"	boot ROM mapped to LUTs?
log-65C02	https://github.c	o alpha	Arlet Ottens	6502	16 8	zu-3e	James	s Brakef	327	98 6	6	37) ## v	21.1	0.33	3.0 124.6	5 X	verilog	26 cpu	yes	N N 64	K 64K	Y		20	011 202	1 https://github.o	used in 100MHZ 6502 DIP module	rewritten for 6LUTs, spartan6 version has black
logboy	https://hackada		Wenting Zhang		8 8					608 6	6								36 vbh	Y yes	N N 64	K 64K	Y			201		on Game Boy in Verilog, both CPU (SM8	
ilogboy	https://hackada		Wenting Zhang		8 8				2415										22 boy	Y yes	N N 64	K 64K	Υ		+	201			also https://github.com/neildryan/GBA
logooy log-harvard	https://github.c	com/iavaua	ae-Won Chung		16 16			s multi-		96 6						1.0 1015			7 cpu02	v yes	N N 64	K EAR	N 22	_	4 20	19 201		multi-driven nets	multi cycle CPU that has an IPC of 1
iog-lidi vdf0	incups.//gitiiUD.C	configuration .	ac-vv0ii Ciluiig		10 16		James	mulu-	100	90 6	-	25	## V	21.1	0.07	1013		vernog		1	N N 64	K 04K	N 23	+	4 20	113 501	0	maid-diversites	
og-harvard	nttps://github.c	com/jaywo	ae-Won Chung	RISC	16 16	5 zu-3e	James	multi-dri	iven net	6	b		## V	21.1	U.6/ 1	L.U	Х	verilog	7 cpu03	Y	N Y 64	к 64K	N 23	\vdash	4 5 20	19 201	Э	muiti-ariven nets	5-stage pipelined CPU, same for cpu4 thru cpu1
log-harvard	https://github.c	com/jaywo	ae-Won Chung	RISC		5 zu-3e	James	multi-dri	iven net	€	6		## v	21.1	0.67 1	L.0	X	verilog	7 cpu04	Υ	N Y 64	K 64K	N 23	$\perp \perp$	4 5 20	19 201	9	multi-driven nets	Data forwarding from the ALU
log-harvard	https://github.c	com/jaywo	ae-Won Chung	RISC	16 1f	5 zu-3e	James	s multi-dr	iven net	6	6		## v	21.1	0.67 1	L.0	Х	verilog	7 cpu05	Υ	N Y 64	K 64K	N 23		4 5 20	019 201	9	multi-driven nets	Branch prediction with a BTB with 2-bit saturat
log-harvard	https://github.c	com/javwo	ae-Won Chung	RISC	16 10	5 zu-3e	James		iven net	6	6		##		0.67 1	1.0	Х	verilon	7 cnu06	Υ	N Y EA	K 64V	N 22		4 5 20	119 201	9	multi-driven nets	tournament branch predictor
og-harvard	https://aith.i-	com/io	ae-Won Chung	RISC	10 40	5 zu-3e	lows -		iven net		6	-	нπ V		0.67 1		X	verile	7 cpu08	v	N Y 64	K 64K	N 23	+	A = 3	110 20	0	multi-driven nets	Momony latency parameter
-0a.	intubs://gitnub.c	LUIT/JAYWO					James			- 1	0	-	## V				^	verilog		1	0-	N 64K	N 23	+	4 5 20	119 [20]	3		ivieniory latency parameter
log-harvard	nttps://github.c	com/jaywo	ae-Won Chung	RISC	16 16	5 zu-3e	James	_	iven net	6	b		## V	21.1	0.67	1.0	Х	verilog	8 cpu08	Y	N Y 64	K 64K	N 23	\vdash	4 5 20	19 201	9	multi-driven nets	instruction cache and data cache
log-harvard	https://github.c	com/jaywo	ae-Won Chung	RISC	16 16	5 zu-3e	James	multi-dri	iven net	€	6		## v	21.1	0.67 1	L.0	X	verilog	9 cpu09	Υ	N Y 64	K 64K	N 23	ш	4 5 20	19 201	9	multi-driven nets	DMA module and its interrupt mechanism
log-harvard	https://github.c	com/jaywo	ae-Won Chung	RISC	16 16	5 zu-3e	James	s multi-dri	iven net	6	6		## v	21.1	0.67 1	L.0	Х	verilog	10 cpu10	Υ	N Y 64	K 64K	N 23		4 5 20	019 201	9	multi-driven nets	DMA interleaved with instructions that access
log-harvard	https://eithub.c	com/iavwo	ae-Won Chung	RISC	16 16		James	s multi-	171	-	6	35	7 ##	21.1	0.67	1.0 1399	9 X	verilos	5 cpu01	v	N N 64	K 64V	N 22		4 20	019 201	9	multi-driven nets	single cycle CPU that has an IPC of 1
ilog-harvard	https://aith.it		ae-Won Chung		16 16	:	2011IE2			-+	+	133	V		07	1393	+-+		74 cpu	l i	N 64			+		019 201	0		single cycle CPO that has an IPC of 1
-	incups://gitnub.c					-	+	++	\rightarrow	-+	+	_	+	-+	-+	+	++			1				H . H			9		
ysimplecpu			Abdullah Yıldız		32 32	4	+	+	-+		+		++			_	+	verilog	_		N N 16			2		014 201		on educational, 2 address, public version	
ра	http://www.arc			KIDO	32 32	2	\perp	للل			$\bot \bot$		\bot				\bot	verilog			N 40					005 200	5	from book: Designing Digital Comput	er Systems with Verilog 0-521-82866-X, Un. Mini
dl_cpu	https://github.c	com/CGras	Charles Grassin	accum	1 8 16	5 spartan	n3 Charles	es Grass	203	116 4	4		\perp	14.7	0.20 2	2.0		vhdl	6 computer		N N 25				20	17 202	0 http://charlesla	educational, very simple	case statement program
I-cpu2	https://eithub.c		abrice Normandin		32 32	2	1				+		τ				-				N 40				32 5	201	8	McGill Un. Course, MIPS CPU/VHDL	
il-msp430	https://eithub.c		Rafael Hideo Toyomot	MSP43		5	+	+	-+	-+	+	\neg	+	-+		+	+	vhdl	15 processad	Y yes		K 64K				018 201	8	course project, inspired by msp430,	
	https://github.c				8 16	-	+	incomple	ata cour-	o codo	+	-	+	-+	-+	+	+				N 64					201	0	"generic 8-bit processor"	
II-processor	incups.//gitnub.c		Anurag Saha Roy		8 16 16 16						. + +	-	1	40.0	0.67		+	viidi	8 processor	1	N N 64						<i>3</i>		no memory, just IO locations
ll-simple-up			Pietro Lorefice			5 arria-2		s ran out o							0.67 1				10 processor							014 201		simple processor using VHDL for logi	
I-simple-up			Pietro Lorefice				7-3 James	ran out o			6			14.7 (0.67 1	1.0			10 processor	Y	N N 64	K 64K	N	1		014 201		simple processor using VHDL for logi	
30a	https://github.c	untested			8 8	cyclone	<i>2</i> −3	$\perp \perp$	607	4	4	10	1					verilog		$\sqcup \bot$					20	14 201	8		se engineered from silicon die, 607 4LUTs, 104MI
c	https://github.c	com/jayval	ay Valentine	RISC	32 32	2	┸		「		ΤГ		ΤГ				ш	vhdl	21 processor	Υ	N Y 40	4G	Y 37	6 3	32	201	7	little-endian Harvard architecture RI	simple caches
ale	https://github.c			risc-v	32 32	2 kintex-7	7-3 James	s Brakef	3072	6	6	12	7 ##	14.7 1	1.00 1	1.0 41.2			23 vscale_co	re	N					016 201	7		e depreciated: not up to date (risc-v)
	https://onencor		Walter Mueller		1 16 16		7-3 James			1 6	6 1				0.67 2				118 pdp11_co		N N 41	1 4M	γ 70			010 202		n Boots UNIX, has MMU & cache, retri	
0	, opened	errors	Te I ong		8 8		7-3 James								0.33 3				3 w450	1,1,55	25				4 3 20		- The state of the	appears to be class project	3 versions of w450, used latest, patches caused
z80	https://onen		Brewster Porcella	Z80			7-3 James				6				0.33 3				4 z80 core	V voc	N N 64			+	7 3 20	004 201	2	derived from Guy Hutchison TV80	Wishbone High Performance Z80
	nttps://opencor																					N 64K	T	++			2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
1pb	https://opencor		tefan Fischer		ze 13 13		7-3 James								0.33				14 picoblaze		Υ	\perp	\vdash	\vdash		010 201	3 <u>nttps://en.wiki</u>	ec software addon for picoBlazeSoftwa	
lpb	https://opencor		Stefan Fischer	picoBlaz			n-3 Stefan	1 Fische	309	4	4	1 10	2 ##	14.7	0.33	36.2		vhdl, v	14 picoblaze	_wb_uart	Y	\perp	oxdot	$\perp \perp$		010 201	3 https://en.wiki	ec software addon for picoBlazeSoftwa	
itebeard	https://github.c	com/Megat	/uk Đorđević		8 16													vhdl	cpu		N 64			2	8 20	202	3	simple risc, shift ops, schematic capt	u ISA doc only on github web page
itham_68k	https://www.jw	errors .	ack Whitham	68000	32 16	6 kintex-7	7-3 James	no top m	nodule				##	14.7	0.67 4	1.0		vhdl		Y asm		4G	Υ			002 200		university project, 68020 subset	read thesis, code generator for top modules
c-sp13	https://github.c		Shyamal H Anadkat		16 16	5	\neg	T			\top		o					verilog		Y	N 64	K 64K	N		8 20	007 201	7		gn of a microprocessor called the WISC-SP13
-sp13	https://eithub.c		Pravag Bhakar		16 16	5	+	+		-t	+		+	-t		+		verilog			N 64			\vdash		007 202	1		gn of a microprocessor called the WISC-SP13
.,	http://citeseerx		Sijmen Woutersen		32 8	kinte	7-3 James	missing	defines	-	6	-		147 1	1.00 1	10			32 core		N 40			+		006 200	7 https://pdfc.co	MS thesis, byte code, needs caches	
	https://github.c				8 9	KIIICEX-	· James	missing C	acilies	-+	- 	_		24./	2.00									 		016 201	,ps.//puis.se		
	https://gitnub.c						7.71	L Durling	2770	- 1-	6		++		0.67				24 top_level		N 25	U 250						9-bit processor: 4:1:4 op-code, RO, R	
e	nttps://opencor		Robert Hayes		16 16		7-3 James								0.67 1			verilog	7 xgate_top				42	1	10 20	009 201	3	high pin count	Freescale XGATE co-processor compatible
ga_core	nttps://opencor	r beta	Sheorghiu Iulian		8 16	kintex-	7-3 James	Brakef	1116	- 6	6	12) ##	14.7		1.0 35.6	5 X	verilog	34 mega_cor	Y yes	N 64	K 128K	Y 72	1 1		17 201	8 nttps://git.mor	ot 8 AVR cores, 4 sets LUT counts poste	nttps://git.morgothdisk.com/VERILOG/VERILOI
)Z	http://www.bit		Herbert Kleebauer	CISC		5		$\perp \perp$			\bot		$\perp \perp$		1			schema	rtic	Y asm	N 64	K 64K	$oldsymbol{oldsymbol{\sqcup}}$	$\perp \perp$		993 199	5	documentation in German	*.1 schematic design
	http://excamer		ames Bowman		16 8	kintex-	7-3 James	requres	preproce		6				0.67 1				1 c2a	ш_	шш			\perp		003 200	3	predates J1	uses preprocessor on VHDL
5	https://github.c	c stable .		RISC	16 16	6 kintex-7	7-3 James	s Brakef	273	- 6	6	26	3 ##	14.7	0.67 1	1.0 644.8	3 X	verilog	4 xr16	Υ	N 64	K 64K			16 19	999 200	1 https://github.o	n handcrafted instruction set	tool FPGA P&R, speed mode better
	https://eithuh.c	c stable		RISC	16 1f	5 zu-2e	James	needs	346	6	6	28	2 ## v	20.1	0.67 1	1.0 547.0				Υ	N 64	K 64K			16 19	999 200	1	handcrafted instruction set	tool FPGA P&R, speed mode better
	http://www.fno	g stable					7-3 James		371		6	1.0			0.67 1						N N 64					000 200		on very compact, bare core	similar to xr16
sa	https://in.cader		ensilica/cadence		16 16.2			+		-+	+	-	+=++			-		proprie		11,55	40				32 5.7		ch 8. Processor		g ASIC usage, TIE tool generates RTL & software
ndercore	http://forum		naiordomo				7-3 James	e Drahad	793	- + -	6	2 10		147	1.00	1.0 243.7				omuss	N Y 40		\vdash		16 5 20	114	http://www.xth	ur Gadget Factory Forum thread	in debug, no comments, mostly in simulation
	nccp.//iorum.ga	_	-,							- 16	-									om yes			\vdash	+			nttp.//www.xtf		in depug, no comments, mostly in simulation
u	nttps://opencor		urgen Defurne				n6- James		356		6	4 18	/ ##	14./ 1	1.00 1	L.U 524.8	s X Y	vhdi	25 system_4		41		\vdash	\vdash		015 201	/	Experimental Unstable CPU	
	https://opencor		Dan Gisselquist		32 32		n6- James		7936		6 4	25 8				1.0 11.0		verilog	toplevel	\sqcup	N N 40	4G	N 20	1 1	16 5 20			1	uses ZIP CPU
x25soc	https://opencor	stable	Sergey Belyashov	Z80	8 8	cycone-	e-3 Sergey	y Belyas	2557	4	4				1.00			verilog	15 top level	Y yes	N N 64	K 64K	Υ		20	13 201	9	Y80e - Z80/Z180 compatible process	o based on Y80 from "Microprocessor Design Usi
	https://opencor	stable	Tak Sugawara	MIPS	32 32	kintex-7	7-3 James	map e	2220	6	6 6		##	14.7 1	1.00 1	L.0	AX	verilog	10 yacc2	Y yes	N 40	4G	Υ	T:	32 5 20	005 200	9	derived from, but independent of pla	YACC Yet Another CPU CPU
x25soc		o alpha	Tim Wawrzynczak	forth		kintex-7	7-3 James	s Brakef	617	6	6	4 24			0.67 1			vhdl	20 cpu	asm	N Y 8	(8K	26			201	4		influenced by J1, F16 & C18
e	https://github.c	o alpha	Brian Davis		32 16	5					+	1 -7	177					vhdl	38 y1a_core	Y	N 40		Y 60		16 20	014 202	0	32 bit uP core, intended for embedd	three data sizes, well documented
2	https://github.c		Tommy Thorn		32 32	kinto:	7-3 James	c Brakef	3610	-	6	15 18	1 ##	147 1	1.00 1	1.0 52.3	2 V V	veriles	9 ton	H		40 AM				004 200	0	subset of MIPS R3000	Julia Jizea, wen adeamented
	https://github.c							пакет	2010	1 5							, ^ Y	verilog	8 top				\vdash						+
e : :-	https://github.c https://github.c https://github.c		Tommy Thorn		32 32			\bot			6	10			1.00 1		AL	verilog	10 yarvi_soc	Y yes	N N 40	4G	\vdash			16 202		rewritten for perfomance	
e : : :- :-	https://github.c https://github.c https://github.c https://github.c	o beta	Tommy Thorn		32 32		7-3 James		2152						1.00 2		3 X	verilog	3 yarvi_soc	Y yes	N N 40	4G			32 3	201		no multiply or divide	simple implementation of RISC-V
alx25soc e c c d-1	https://github.c https://github.c https://github.c https://github.c https://github.c	o beta		RISC	16 32	2 kintex-7	7-3 James	reduce	632	6	6	21	5 ## 1	14.7 1	1.00 2	2.0 170.0) AX	vhdl	3 microYAE	Y asm	N N 20	3 2G	51	1	16 20	005 201	8 www.youtube.o	JavaScript generated VHDL, revisions	ongoing
e c d-1	https://github.c https://github.c https://github.c https://github.c https://github.c https://hackada	o beta	ann Guidon								6				0.67 1				2 yfcpu		N N 25			1 1	16	- 1-	-		very simple
e ::::::::::::::::::::::::::::::::::::	https://github.c https://github.c https://github.c https://github.c https://github.c https://hackada https://github.c	o beta o beta a alpha	ann Guidon	RISC	16 16	5 kintev-													- yrcpu							1			
e :: :: :: :: :: :: :: :: :: :: :: :: ::	https://github.c https://github.c https://github.c https://github.c https://github.c https://hackada https://github.c	c beta c beta a alpha c errors	Yann Guidon Cory Walker		16 16	6 kintex-7	7-3 James	s degen	18		ь	_	##	14.7											0	247 255	Colin Mackenzi		
e c : : : : : : : :	https://github.c https://github.c https://github.c https://github.c https://github.c https://hackada https://github.c https://hackada	o beta o beta a alpha o errors ay.io/proje	Yann Guidon Cory Walker Yann Guidon	RISC	8 16	5											1	vhdl		-		6 256		-		17 202	3 https://hackada	y. educational uP with front panel	front panel: one button per op-code
e :: :: :: :: :: :: :: :: :: :: :: :: ::	https://github.c https://github.c https://github.c https://github.c https://github.c https://hackada https://github.c https://hackada https://opencoi	c beta c beta a alpha c errors av.io/proje c stable	Yann Guidon Cory Walker Yann Guidon Charles Cole	RISC	8 16 8 8	arria-2	James	s Brakef	3495		A 2		1 ## q	18.0 (0.33 3			verilog		Υ	128	3K 128K			20	014 201	3 https://hackada	y. educational uP with front panel ec Infocom Z-Machine V3, youtube vide	front panel: one button per op-code http://inform-fiction.org/zmachine/standards/
e ::::::::::::::::::::::::::::::::::::	https://github.c https://github.c https://github.c https://github.c https://github.c https://github.c https://github.c https://github.c https://open.coi	c beta c beta a alpha c errors av.io/proje c stable	Yann Guidon Cory Walker Yann Guidon	RISC	8 16 8 8	arria-2		s Brakef	3495				1 ## q	18.0 (verilog	55 top de1	Y ves	N N 64	K 128K	Υ	Ħ	20	_	3 https://hackada	v. educational uP with front panel ed Infocom Z-Machine V3, youtube vide Microprocessor targeting embedded	front panel: one button per op-code c http://inform-fiction.org/zmachine/standards/ i interfaces to DRAM, based on T80 core
i i i i i i i i i i i i i i i i i i i	https://github.c https://github.c https://github.c https://github.c https://github.c https://hackada https://hackada https://opencoi https://opencoi	beta beta beta a alpha c errors ay.io/proje or stable or alpha	Yann Guidon Cory Walker Yann Guidon Charles Cole	RISC CISC Z80	8 16 8 8	arria-2	James	s Brakef	3495				1 ## q	18.0 (0.33 3		XY	verilog	55 top de1	Y ves	N N 64	K 128K	Υ	Ħ	20	014 201	3 https://hackada 4 https://en.wikip 2	v. educational uP with front panel ed Infocom Z-Machine V3, youtube vide Microprocessor targeting embedded	front panel: one button per op-code http://inform-fiction.org/zmachine/standards/ i interfaces to DRAM, based on T80 core
e :: :: :: :: :: :: :: :: :: :: :: :: ::	https://github.co. https://github.chttps://github.chttps://github.chttps://github.chttps://github.chttps://github.chttps://github.chttps://github.chttps://github.chttps://github.chttps://opencor.https://ope	c beta c beta a alpha c errors av.io/proje or stable or alpha com/Obijua	Yann Guidon Cory Walker Yann Guidon Charles Cole Tyler Pohl	RISC CISC Z80 Z80	8 16 8 8 8 8	arria-2 kintex-7	James	s Brakef s Brakef	3495 1483	<i>A</i>	A 2	18	1 ## q	18.0 (14.7 (0.33 3	3.0 14.0	X Y	verilog verilog verilog	55 top_de1 5	Y Y yes Y yes	N N 64	3K 128K K 64K K 64K	Y Y		20	014 201 010 201	3 https://hackada 4 https://en.wiki 2 0	v. educational uP with front panel ed Infocom Z-Machine V3, youtube vide Microprocessor targeting embedded Based on iceZ0mb1e by abnoname a	front panel: one button per op-code c http://inform-fiction.org/zmachine/standards/ i interfaces to DRAM, based on T80 core nd TV80, with tinyBasic
p p c c c c c c c c c c c c c c c c c c	https://github.c. https://github.c. https://github.c. https://github.c. https://github.c. https://github.c. https://github.c. https://pithub.c. https://opencos https://opencos https://opencos https://opencos	c beta c beta a alpha c errors av.io/proje r stable r alpha com/Obijus r stable	Yann Guidon Cory Walker Yann Guidon Charles Cole Tyler Pohl uan Gonzalez-Gomez Ronivon Costa	RISC CISC Z80 Z80 Z80	8 16 8 8 8 8 8 8 8 8	arria-2 kintex-7	James 7-3 James n3e James	s Brakef s Brakef s Brakef	3495 1483 2474	# 6	A 2 6 4 2	19 7	1 ## q 9 ##	18.0 (14.7 (0.33 3 0.33 3	3.0 14.0 3.0 3.4	L AX Y	verilog verilog verilog vhdl	55 top_de1 5 top_s3e	Y yes Y yes Y yes	N N 64 N N 64 N N 64	3K 128K K 64K K 64K K 64K	Y Y Y		20	014 201 010 201 202 008 201	3 https://hackada 4 https://en.wiki 2 0 6	v. educational uP with front panel ed Infocom Z-Machine V3, youtube vide Microprocessor targeting embedded Based on iceZ0mb1e by abnoname a based on Daniel Wallner's T80	front panel: one button per op-code http://inform-fiction.org/zmachine/standards/ interfaces to DRAM, based on T80 core
i i i i i i i i i i i i i i i i i i i	https://github.c. https://github.c. https://github.c. https://github.c. https://github.c. https://jackada https://hackada https://hackada https://opencor https://opencor https://opencor https://opencor https://opencor	c beta c beta a alpha c errors av.io/proje or stable or alpha com/Obijus or stable or stable or stable or stable	Yann Guidon Cory Walker Yann Guidon Charles Cole Tyler Pohl Juan Gonzalez-Gomez	RISC CISC Z80 Z80 Z80 Z80	8 16 8 8 8 8 8 8 8 8 8 8	arria-2 kintex-7 spartan	James 7-3 James n3e James	s Brakef s Brakef s Brakef s Brakef	3495 1483 2474 d	4	A 2 6 4 2 6	19 7	1 ## q 9 ## 8 ## v	18.0 (14.7 (14.7 (21.2 (0.33 3 0.33 3 0.33 3	3.0 14.0 3.0 3.4 3.0	L AX Y	verilog verilog verilog vhdl vhdl	55 top_de1 5	Y yes Y yes Y yes Y yes Y yes	N N 64 N N 64 N N 64 N N 64	8K 128K K 64K K 64K K 64K K 64K	Y Y Y Y		20	014 201 010 201 202 008 201	3 https://hackada 4 https://en.wiki 2 0 6 6	v. educational uP with front panel ed Infocom Z-Machine V3, youtube vide Microprocessor targeting embedded Based on iceZ0mb1e by abnoname a	front panel: one button per op-code c http://inform-fiction.org/zmachine/standards/ i interfaces to DRAM, based on T80 core nd TV80, with tinyBasic

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor cor ter en		Dff I	aults ra		date			ks/ KIPS nst /LUT		01	file	e top file	chai				te tsu a		pı e e	start last year revis	secondary web	note worthy	comments
zbasic	https://github.co	mature	Dan Gisselquist	RISC	32 32												verile	og 70) main	yes	N I	4G	4G \	Y 35	1	16	5 2018 2020	https://github.com	bare bones variant of zipcpu	autofpga builds complete system
zet86	https://opencor	alpha	Zeus Marmolejo	x86	16 8	kintex-7-3	James Brak	ef 3642		5 1	68	##	14.7 (0.67	2.0 6.	2 X	verile	og 32	2 fpga_zet_f Y	yes	1 N	1 1M	1M Y	Y			2008 2018	https://github.com	equivalent to 80186, boots MS-DOS	Zet The x86 (IA-32) open implementation
zipcpu	https://github.co	stable	Dan Gisselquist	RISC	32 32	kintex-7-3	James Brak	ef 1687		5	2 218	##	14.7	1.00	1.0 128.	9 AX	verile	og 7	zipcpu Y		1 N	4G	4G \	Y 35	1	16	5 2015 2024	http://zipcpu.com	ISA has chnaged, multiple instruction	support for several FPGA boards
z-machine	https://github.co	stem veri	Robert Baruch	CISC	8 8	arria-2	James Brak	efield		A		## q	18.0	0.33	3.0	Α	syste	m 15	5 plugh Y		N						2016	http://inform-fict	Z-machine (Zork)	https://www.youtube.com/watch?v=2fNBkUC
zktc	https://github.co	WIP	kkinos	risc	16 16												syste	err 6	zktc Y	yes	N						2024		hobby project to design CPU, create	
zoom	https://github.co	om/zenco	Cui Yikai	mips	32 32												scala	147	7 cputop Y	yes	N	4G	4G \	Y 90	3	32	2023		configurable out-of-order MIPS32 uP	thesis, MMU, caches, branch table, AXI
zpu	https://github.co	stable	Oyvind Harboe	forth	32 8	kintex-7-3	James Brak	ef 1073		5 3	283	##	14.7	1.00	4.0 65.	9 X	vhdl	23	3 zpu_core Y	yes	N	4G	4G \	Y 37			2008 2009		zpu4: 16 & 32 bit versions, code size	8 ZPU the worlds smallest 32 bit CPU with GCC to
zpuflex	https://github.co	mature	Alastair M. Robinson	forth	32 8	cyclone-3	Alasta app	rox 1000		4							vhdl	4	zpu_core Y	yes	N	4G	4G \	Y 37			2014 2015	https://github.com	addditional instrucitons	
zpuino	http://alvie.com	alpha	Alvaro Lopes	forth	32 8	spartan6-	James Brak	ef 2547	2200	5 4 1:	.5 126	##	14.7	1.00	4.0 12.	3 X	Y vhdl		papilio_pr Y	yes	N	4G	4G \	Y 37			2008 2018	https://github.com	SoC version of modified ZPU	pipelined, removed ucf file
zpuino	http://alvie.com	alpha	Alvaro Lopes	forth	32 8	kintex7-3	James faile	d in transl	ate	5		##	14.7	1.00	4.0	Х	Y vhdl		papilio_pr Y	yes	N	4G	4G 1	Y 37			2008 2018	https://github.cor	SoC version of modified ZPU	pipelined, removed ucf file
ztapchip	https://github.co	stable	Vuony Nguyen	MIPS	32 32	cyclone5	James Brak	ef 31331		A 43 5	78 100	## q	18.0	1.00	1.0 3.	2 AX	Y vhdl	53	3 ztachip		П						2015 2015		multi-core with MIPS master	files no longer available, was under developme
ztapchip	https://github.co	stable	Vuony Nguyen	MIPS	32 32							q	18.0	1.00	1.0	AX	Y vhdl	53	3 ztachip		П						2015 2022		vexriscv uP, AXI crossbar	Intel & Xilinx support, runs tensor flow
127	# usable(beta, st	table or m	26	116		266	blank	678		ŧ	646	#	63		47	7 verilo	g 454	1	non-blank	798	94		69	94 41	3:	1		•		-

127 #u	sable(beta, stable	or m	26	116	266	blank	678	#	646	#	63	477 verilog	454
52 "B	or "X" of limited in	nterest		1104	844							824 vhdl	422
MIPS/MHz Pro-ra	ting for data size:				80	zu-3e						sys verilog	82
1-bit	0.04	16-bit		0.67	64-bit		2.00					proprietary	38
4-bit	0.17	24-bit		0.80	Silicon A	rea equi	valents 6LUT or A	LUT ~= 1.5 4	LUT			scala	19
8-bit	0.33	32-bit		1.00	LUTS/DS	P48	16:1					schematic	32
12-bit	0.40	48-bit		1.50	LUTS/Blo	ck RAM	32:1					vhdl, verilog	19
Under the assump	tion that the core i	is capable of c	ne instuct	ion per clock			7	'19 Unique	folders in	this	sheet		

Column Titles	Details
"A"	Decums A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
uP all soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	part runner of note, russ, accumulator, etc. asic mulcates, avail as asic at pga, an asic necess source of a nord core within pga corp data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	Compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT. 6-LUT. Altera ALUT. Actel Tile
mults	total number of multipliers/DSPs used: 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route: serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
fltg pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++,indir; (indir), (indir++), (indir), (indexed), abs-short/direct page, scaled
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions or web page updates
secondary web link	secondary web address
note worthy	anything special about the design

IOI1-DIAITK	/30	94	094	41	31					
ism	171	Web page DMIPS pr	en.wi	kipedia.org	/wiki/Instruction	s per	community.freesc	www.eembc.c	rg/coremark	/index.ph
orth	14	DMIPS per clock for	many	microproc	essors:	http:/	/en wikinedia.org/	wiki/Instruction	s per secon	nd

77	_paper_only
60	educational
25	_weak_start
8	_up_cores
27	in limbo
10	planning
76	simulation
573	main+sim
497	net main
644	total

417	VHDL		
450	Verilog		
82	System Verilog		
17	Spinal/Scala	https://github.com/fayalalebrun/awesome-spinalhdl	(17) scala/spinal CPUs
19	VHDL, Verilog		
3	MyHDL		
36	proprietary		
14	other		
29	Schematics		
####	total		

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)