

url	all soft folder	opencores or primary link	status	author	style / clone	date first	inst	FPGA	repor ter	com ents	LUTs ALUT	Dff	LUT?	muls	bik ram	F max	date	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	Soc	src code	#src files	top file	doc	tool chai	flg pt	HwV	max dat	max inst	byte adrs	# inst	adr mod	# reg	pip e len	start year	last revis	secondary web link	note worthy	comments
Small soft core op Inventory																																									
©2023 James Brakefield																																									
Opencore and other soft core processors																																									
swssp	https://www.ip	alpha	Othman Ahmad	RISC	8+	8+		kintex-7-3	James Brakef	229		6	1			149	##	14.7	0.33	3.0	71.7	X	schematic verilog	10	cpu	Y										8+	2014	2021	https://groups.g	patent, "simply scalable" data/instr template for dsgn configuration of uP	
totalcpu	https://openo	stable	Dmytro Senyakin	RISC	12+	12		stratix-5	Dmytro Seny	32978	A	72	112	192	###	q17.1	4.00	1.0	23.3	I	system v	27	CoreOneV	Y	asm	Y	asm	Y	4G	4G						16	2007	2009		data width 12 bits and up, no data memory	
odess	https://openo	stable	Dmytro Senyakin	RISC	128	16		cyclone-5	James Braker	35984	A	72	112	192	###	q18.0	4.00	1.0	11.4	I	system v	27	CoreOneV	Y	asm	Y	4G	4G								16	2017	2017	https://opencor	Altera proj, Multicore, P&R results at	37-bit addr, quad issue, caches, 32-64-128 fltg-p
odess	https://openo	stable	Dmytro Senyakin	RISC	128	16		cyclone-5	James slow t	50135	A	72	112	90	###	q18.0	4.00	1.0	7.2	I	system v	27	CoreOneV	Y	asm	Y	4G	4G								16	2017	2017	https://opencor	Altera proj, Multicore, P&R results at	37-bit addr, quad issue, caches, 32-64-128 fltg-p
odess	https://openo	stable	Dmytro Senyakin	RISC	128	16		stratix-5	Dmytro Seny	50814	A	72	112	180	###	q17.1	4.00	1.0	14.1	I	system v	27	CoreOneV	Y	asm	Y	4G	4G								16	2017	2017	https://opencor	Altera proj, Multicore, P&R results at	37-bit addr, quad issue, caches, 32-64-128 fltg-p
odess	https://openo	stable	Dmytro Senyakin	RISC	128	16		cyclone-5	James too bi	130160	A	##	462	###	q18.0	4.00	0.3			I	system v	27	CoreQuad	Y	asm	Y	4G	4G								16	2017	2017	https://opencor	Altera proj, Multicore, P&R results at	37-bit addr, quad issue, caches, 32-64-128 fltg-p
odess	https://openo	stable	Dmytro Senyakin	RISC	128	16		stratix-5	Dmytro Seny	148078	A	72	122	184	###	q17.1	4.00	0.3	19.9	I	system v	27	CoreQuad	Y	asm	Y	4G	4G								16	2017	2017	https://opencor	Altera proj, Multicore, P&R results at	37-bit addr, quad issue, caches, 32-64-128 fltg-p
theia gpu	https://openo	beta	Diego Valverde	RISC	96	64		kintex-7-3	James huge a	934049	A	##		###	q17.7	0.40	1.0			I	GPUL verilog	32	theia	Y													2009	2012		Ray Cast Programmable graphic Proces	four cores, huge LUT count, 2/3rds LUT RAM
legv8	https://github.c	stable	Warren Seto	AA64	64	32		kintex-7-3	James Brakef	731	6	2	154	###	q17.1	1.00	1.0	210.5	X	B verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10		32				32	2018	2019		coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A	
legv8	https://github.c	stable	Warren Seto	AA64	64	32		kintex-7-3	James Brakef	884	6	2	137	###	q17.1	1.00	1.0	155.0	X	B verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10		32				32	2018	2019		coursework, limited ISA, 3 versions	inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, B	
legv8	https://github.c	stable	Matthew Olsson	AA64	64	32		kintex-7-3	James Brakef	884	6	2	137	###	q17.1	1.00	1.0	155.0	X	B verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10		32				32	2018	2019		another implementation	legv8 from Patterson & Hennessy 2017	
kcp53000	https://github.c	simulation	Samuel Falvo II	risc-v	64	32		kintex-7-3	James trimm	2455	6		175	###	q14.7	2.00	1.0	142.9	X	B verilog	4	polaris	Y	yes	N	16E	16E	Y		32						32	2016	2017	https://github.co	kestrel #3, basic 64-bit RISC-V	uses state machine RTL generator
fisc	https://github.c	stable	Michael Santos	RISC	64	32		cyclone-4	James Braker	5036	4	21	66	###	q18.0	2.00	1.0	26.1	I	system v	13	fisc_core	Y	yes	Y	N		Y	85	6	32	5	2018	2018	http://www.archi	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, altera				
ARM_Cortex	https://developi	ASIC	ARM	ARMv53	64	32		asic	Xilinx	6000	A		1500		2.00	0.5	1000			asic		Y	yes	Y		Y													data issue, includes fltg-pt & MMU & caches		
fisa64	https://github.c	beta	Robert Finch	RISC	64	32		kintex-7-3	James Brakef	10404	6	12	7	65	###	q14.7	1.50	1.0	9.4	X	verilog	1	FISA64	Y	N	Y											2015	2015	https://github.co	need to use multi-cycle on mult	
cray1	www.christofe	alpha	Christopher Fenton	CRAY1	64	16		z-3e	James unde	11510	6	15	1		##	v21.1	6.00	1.0		X	verilog	46	cray_sys	Y	yes	Y	4M	4M	N	128		536				2010	2015	CRAY data sheets	homebrew Cray1	24-bit address registers	
fgpammix	https://github.c	stable	Tommy Thorn	MMIX	64	32		arria-2	James Brakef	11605	A	8	10	94	###	q13.1	1.50	4.0	3.0	I	system v	3	core	Y	yes	Y	16G	16G	Y	256		288				2006	2014	https://en.wikip	clone of Knuth's MMIX	micro-coded	
cray1	www.christofe	alpha	Christopher Fenton	CRAY1	64	16		kintex-7-3	James Brakef	13463	6	19	10	127	###	q14.7	6.00	1.0	56.6	X	verilog	46	cray_sys	Y	yes	Y	4M	4M	N	128		536				2010	2015	https://www.chri	homebrew Cray1	24-bit address registers	
forwardcom	https://github.c	stable	Agner Fog	cisc	64	32		atrix-7	Agner Fog	21121	7392	6		56	##	v20.1	2.00	1.0	5.3	X	system v	18	top	Y	asm	Y	64K	32K	Y			64			2016	2023	https://www.fow	x86 like, complete ISA, MMX & vector	x86 ad modes, vector inst use width of vect re		
s1_core	https://opencor	stable	Fabrizio Fazzino ete	SPARC	64	32		kintex-7-3	James Brakef	52845	6	8	59	56	##	v14.1	2.00	1.0	2.1	IX	verilog	136	s1_top	Y	yes	Y	N	4G	4G	Y			32			2007	2012	https://en.wikip	reduced version of OpenSPARC T1	Vivado run	
riscv_pervical	https://github.c	stable	ArTeCS (Un MPAD)	risc-v	64	32		kintex-7	ArTeCS larges	57129	27996	6		50	##	v20.2	1.00	2.0	0.4	X	system v	60		Y	yes	N	16E	16E	Y			32			2017	2022	https://github.co	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative	64-bit data paths, superscalar, branch analysis		
senior-sagn-2	https://github.c	simulation	Niranjan Ramadas	RISC	64	32		kintex-7-3	James way to	135009	6	32	75	##	q14.7	1.00	1.0	0.6	X	verilog	28	pipeline		N	Y		Y	137		32	4-8	2012	2012	nvramadas.appr	University ASIC project, read PDF	64-bit data paths, superscalar, branch analysis					
thor	https://opencor	mature	Robert Finch	RISC	64	32			Robert Finch	210000											verilog	thor2	Y	asm	Y	4G	4G	Y		64					2015	2023	https://github.co	Thor-2: L1 & L2 caches, GP float & vec	96-bit registers		
thor	https://opencor	mature	Robert Finch	RISC	64	32			Robert Finch	210000											verilog	thor5	Y	asm	Y	4G	4G	Y		64					2015	2023	https://github.co	Thor-5: L1 & L2 caches, GP float & vec	plans for more features, eventually 2M LUTs		
any-1	https://github.c	defined	Robert Finch	RISC	64	36		z-3e	James errors						##	v21.1	2.00	1.0		X	system v	83	anybase_Y	Y		Y		128		64				2021	2021	https://anycpu.c	Cray-1 like with full set of vector inst	three versions with different ISAs, inst sz, reg s			
arm_cpu	https://github.c	Navid Adelpor	ARM	64	32				Navid Adelpor												verilog	14	cpu	Y	yes	N	4G	4G	Y		32				2018	2018		both single cycle & pipelined versions	64-bit registers & memory interface		
beri	https://www.d.i	mature	Gregory Chadwick	MIPS	64	32			Gregory Chadwick												bluespec	34	mipstopt	Y	yes	Y				32			2012	2017	https://github.co	Bluespec Extensible RISC-V Implementa	CHERI (Capability Hardware Enhanced RISC Ins				
btsr1arch	https://github.c	alpha	Brendan Bohannon	CISC	64	16				14.7											X	verilog	149	bjx2	Y	yes	Y	N	256M	256M	Y	64	32		2018	2023	https://www.you	64-bit regis, 16x inst, 48-bit VM	8BX2 is superset of BSR1, 4 data sizes		
cray2_reboot	https://github.c	beta	John Kula	CRAY2	64	16															non-EDIF	gate & module	Y	yes	Y	N	256M	256M	N	128		528			2016	2017	https://www.you	Cray 1, 2 & 3 docs	32-bit address registers		
fisc	https://github.c	stable	Miguel Santos	RISC	64	32		arria-2	James errors		A				##	q18.0	2.00	1.0			vhdl	21		Y	yes	Y	N			85	6	32	5	2018	2018	http://www.archi	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, altera			
ft64	https://github.c	alpha	Robert Finch	RISC	64	32															verilog	FT64v3b	Y	yes	Y	16E	16E	Y						2017	2018	https://www.ama	4th attempt at 64-bit core (raptor64,	amazon kindle book, L1 & L2 icaches & L1 dca			
legv8	https://github.c	simulation	Warren Seto	AA64	64	32		kintex-7-3	James Brakefield		6				##	q14.7	1.00	1.0		B	verilog	2	arm_cpu	Y	asm	N	4G	4G	Y	10		32			2018	2019		coursework, limited ISA, 3 versions	single cycle, inst: LDUR, STUR, ADD, SUB, ORR,		
legv8	https://github.c	stable	Seninha philhush	AA64	64	32															verilog	28		Y	asm	N	4G	4G	Y	10		32			2018	2019		coursework, limited ISA, 3 versions	single cycle, pipelined versions		
meccrisp-ice	https://sourceforge.net/p	forth	Matthias Koch		64	16															verilog	48	j1a	Y	forth	N	16E	16E	Y						2011	2023		64-bit data size, some comments in G	64-bit data size, some comments in G		
power_a2	https://github.com/open	IBM (open PPC)	PPC	64	32			vu3p-2	TCL files												vhdl	285		Y	yes	N	16E	16E	Y			32			2019	2020		PPC RTL, asic gate RTL	virtex VU3P-2 FPGA implementation (380K lut)		
raptor64	https://opencor	alpha	Robert Finch	RISC	64	32															verilog	63	raptor64	Y	yes	Y	4G	4G	Y	105	2	96	9	2005	2013		16 register sets, inst & data cache, m	ISA not finished, core runs			
risc63	https://github.c	alpha	Dominik Salvet	RISC	64	16															vhdl	16	risc63	Y											2021			tightly packed 16-bit ISA	thesis in Czech		
riscv_black-par	https://github.com/black		Daniel Petrisko	risc-v	64	32															system verilog		Y	yes	Y	16E	16E	Y		32				2021			cache-coherent, RV64GC multicore				
riscv_croyde	https://github.com/ben-n		Ben Marshall	risc-v	64	32															Y	system v	35	core_top	Y	yes	N	16G	16G	Y		32	3	2021	2021		64-bit rv64imc ISA	small, simple yet SOC, see also his tim & vanilla			
riscv_cva6	https://github.c	untested	openhwgroup	risc-v	64	32																	Y	yes	Y	4G	4G	Y		32	6	2018	2022	https://github.co	single issue, in-order CPU which impl	was riscv_ariane					
riscv_cva6	https://github.c	untested	openhwgroup	risc-v	64	32																	Y	yes	Y	4G	4G	Y		32	6	2018	2022	https://github.co	32 and 64-bit RISC-V cores CVxxx: AKA	ariane, riscv_rocket & Ibox, directory name w					
riscv_sifive	https://www.sif	asic		risc-v	64	32																proprietary		Y	yes	N	4G	4G	Y		32				2016	2018	https://www.sifiv	ASIC IP house, 64-bit "freedom" cor	Free Artix-7 bitstream		
riscv_vhdl	https://opencor	errors	Sergey Khabarov	risc-v	64	32		kintex-7-3	James many files, missing typ	6				##	q14.7	1.00	1.0			Y	vhdl & verilog		Y	yes	N	4G	4G	Y		32				2016	2018	https://github.co	System-on-Chip based on bare Rocke	both rockit & rock cores			

_up_all_soft folder	opencores or primary link	status	author	style / clone	data s date	inst size	FPGA	report ter	com ents	LUTs ALUT	Dff	LUT? LUT?	mults	blk ram	F max	date	tool ver	MIPS /inst	clks /inst	KIPS /LUT	ven dor	SOC	src code	#src files	top file	doc	tool chai	fltg pt	max dat	max inst	byte adrs	inst end	adr ms	# reg	pip e	start year	last revis	secondary web link	note worthy	comments
mbite	https://opencore	beta	Tamar Kraneburg	uBlaze	32	32	kintex-7-3	James Brakef	941		6	4	2	227	##	14.7	1.00	1.00	240.9	IX	vhdl	18	core_wb	Y	yes	N	N	4G	4G	Y	86	32	3	2009	2017		not all instructions implemented	moved everything to work library		
lxp32	https://opencore	beta	Alex Kuznetsov	RISC	32	32	zu-3e	James Brakef	948		6	4	2	250	##	v21.1	1.00	2.0	131.9	AX	vhdl	20	lxp32u2	Y	asm	N	N	4G	4G	Y	30	256	3	2016	2022	https://lxp32.github	register file in block RAM	vendor neutral source code, no div inst		
aeMB	https://opencore	beta	Shawn Tan	uBlaze	32	32	zu-3e	James vivado	997	434	6	3	2	250	##	v21.1	1.00	1.0	250.0	ILX	verilog	7	aeMB cor	Y	yes	N	N	4G	4G	Y	45	32	2004	2009		not 100% compatible				
riscv_dark	https://github.c	beta	Marcelo Samsoniuk	risc-v	32	32	kintex-7-3	Marcelo Sam	1000		6			220	##	v20.1	1.00	1.0	220.8		verilog	4	darkriscv	Y	yes	N	N	4G	4G	Y	37	32	2018	2021	https://opencore	written in one night, low line count	builds for five fpga boards			
zpuifex	https://github.c	mature	Alastair M. Robinson	forth	32	8	cyclone-3	Alastair approx	1000		4									vhdl	4	zpu core	Y	yes	N	N	4G	4G	Y	37	32	2014	2015	https://github.c	additional instructions					
aeMB	https://github.c	beta	Shawn Tan	uBlaze	32	32	kintex-7-3	James Brakef	1018		6	3		131	##	14.7	1.00	1.0	128.5	ILX	verilog	7	aeMB cor	Y	yes	N	N	4G	4G	Y		32	2004	2009		not 100% compatible				
nios2	https://github.c	proprietary	Altera	Nios II	32	32	stratix-3	Altera consis	1020		A			290	##	613.1	0.90	1.0	255.9	I	proprietary				Y	yes	opt	4G	4G	Y		32	2004	2009		Nios II/f: fastest version, DMIPS adj, 2.15 Core!				
f32c	https://github.c	beta	marko zec, vordah, Dars	risc-v/MIPS	32	32	atrx-7-3	zec & vordah	1048		6	4	33	185	##	14.7	1.00	1.0	176.5	X	vhdl	50		Y	yes	N	Y	4G	4G	Y	30	32	5	2014	2019	http://www.nxlab	MIPS or RISC-V/ISA, Arduino support	https://www.youtube.com/watch?v=55MzMH		
sweet32	https://github.c	alpha	Valentin Angelovski	MIPS	32	16	kintex-7-3	James Brakef	1050		6	1		242	##	14.7	1.00	1.0	135.1	X	B vhd	2	Sweet32	Y	yes	N	N	4G	4G	Y	26	16	2014	2015		targets MACHXO2, no RAM				
riscv_fwisc	https://github.c	untested	Matthew Balance	risc-v	32	32	glcoe-2	Matthew Bal	1060		4			10	##		1.00	6.7	2.8	AL	system v	8	fwisc fpg	Y	yes	N	N	4G	4G	Y	45	32	2018	2018	https://opencore	featherweight entry 2018 RISC-V com	0.15 DMIPS/MHz			
zpu	https://github.c	stable	Dywind Harboe	forth	32	8	kintex-7-3	James Brakef	1073		6	3	283	##	14.7	1.00	4.0	65.9	X	vhdl	23	zpu core	Y	yes	N	N	4G	4G	Y	37	32	2008	2009		zpu4: 16 & 32 bit versions, code size	ZPU the worlds smallest 32 bit CPU with GCC t				
an-noc-mpsoc	https://opencore	mature	Alireza Monemi	uBlaze	32	32	zu-3e	James vivado	1079		6	3	1	333	##	v21.1	1.00	1.0	308.9	X	Y	verilog	90	aeMB_top	Y	yes	N	N	4G	4G	Y		32	2014	2019		choice of lm32, aeMB, mor1kx or or1	full system has network of cores		
nios2	https://github.c	beta	VectorBlox	risc-v	32	32	stratix-5	vectorblox	1082		A		7	244	##	14.7	0.98	1.0	221.0	I	vhdl	13	orca	Y	yes	N	N	4G	4G	Y		32	2016			* , fltg-pt all optional	RV32Im			
mips_linder	https://www.sc	paper	Michael Linder	MIPS	32	32	kintex-7-3	James Brakef	1100		6			238	##	14.7	1.00	1.0	216.5	X	B vhd	39	a mips	Y	yes	N	N	4G	4G	Y		32	2007	2007		masters thesis	no LUT RAM, source code in PDF			
an-noc-mpsoc	https://opencore	mature	Alireza Monemi	uBlaze	32	32	kintex-7-3	James Brakef	1164		6	3	1	192	##	14.7	1.00	1.0	165.2	X	Y	verilog	90	aeMB	Y	yes	N	N	4G	4G	Y		32	2014	2017		choice of lm32, aeMB, mor1kx or or1	full system has network of cores		
sweet32	https://github.c	alpha	Valentin Angelovski	MIPS	32	16	kintex-7-3	James Brakef	1177		6	1		116	##	14.7	1.00	1.0	98.8	X	B vhd	2	Sweet32	Y	yes	N	N	4G	4G	Y	26	16	2014	2015		targets MACHXO2, no RAM				
risc0	https://sourcef	beta	Niklaus Wirth	RISC	32	32	kintex-7-3	James Brakef	1186		6	4	10	110	##	14.7	0.67	1.0	61.9	X	vhdl	8	RISC0	Y	yes	N	N	4G	4G	Y		32	2011	2018	https://people.inf	minimalist Wirth, education tool	Lola: https://people.inf.ethz.ch/wirth/Lola/ind			
openfire2	https://opencore	beta	Antonio Anton	uBlaze	32	32	kintex-7-3	James Brakef	1201		6	3	2	105	##	14.7	1.00	1.0	87.4	X	Y	verilog	27	openfire	Y	yes	N	N	4G	4G	Y		32	2007	2012		"FPGA Proven"	derived from Stephen Craven's OpenFire		
core_arm	https://opencore	beta	Konrad Eisele	ARM	32	16	kintex-7-3	James Brakef	1239		6	3	250	##	14.7	1.00	1.0	201.8	X	Y	vhdl	151	arm_proc	Y	yes	N	256M	256M	Y		16	2004	2009	http://cfw.source	very large project with many unused	missing files from sourceforge dir, very little				
eight32	https://github.com/robin	stable	Alastair M. Robinson	accum	32	8	cyclone-4	Alastair approx	1300		4			133	##	1.00	1.0	102.3		vhdl	17	eightythr	Y	yes	N	500M	500M	Y	28	8	2019	2023	https://retoramb	5-bit op-code & 3-bit reg #	full tool set, see github page for ISA description					
jam	https://github.c	stable	Johan Thelin etal	RISC	32	32	kintex-7-3	James Brakef	1369		6			143	##	14.7	1.00	1.0	104.2	X	vhdl	17	cpu	Y	yes	N	Y	128K	128K	Y		32	5	2002	2014		serial multiply & divide			
riscv_niosv	https://www.in	proprietary	Intel	risc-v	32	32	aria-10	Intel fastest	1375		A			306	##	q21.3	1.00	1.0	222.3	I	proprietary			Y	yes	N	N	4G	4G	Y		32	5	2021			free license, small inst & data mem	RV32IA spec, M20K for reg file, interrupts		
jam	https://github.c	stable	Johan Thelin etal	RISC	32	32	kintex-7-3	James Brakef	1396		6			159	##	14.7	1.00	1.0	113.7	X	vhdl	17	cpu_sys	Y	yes	N	Y	128K	128K	Y		32	5	2002	2014		serial multiply & divide	took out clock divider		
riscv_vexriscv	https://github.c	stable	Charles Papon	risc-v	32	32	atrx-7-3	Charles Papo	1399		6			295	##	1.00	1.0	210.9	X	Y	scala		full no cac	Y	yes	N	N	4G	4G	Y		32	2023		https://riscv.org/	performance #s for 8 configurations	"Briey" is SOC variant			
hive	https://opencore	beta	Eric Wallin	stack	32	16	aria-2	James Brakef	1420		A	8	24	283	##	q13.1	1.00	1.0	119.4	ILX	verilog		hive_core	Y	yes	N	N	4G	4G	Y		10	8	2013	2015		4 symmetrical stacks, eight threads via	RV32Im		
darkriscv	https://github.c	alpha	Marcelo Samsoniuk	risc-v	32	32	kintex-7-3	James Brakef	1422		6	1		167	##	14.7	1.00	1.0	117.2	X	verilog	2	darksovc	Y	yes	N	N	4G	4G	Y		32	2	2018	2018	https://blog.hacke	written in one night, low line count	readme is descriptive, uses cache		
mips789	https://opencore	stable	Li Wei	MIPS	32	32	kintex-7-3	James Brakef	1432		6	1		171	##	14.7	1.00	1.0	119.1	IX	verilog	10	mips_core	Y	yes	N	N	4G	4G	Y		32	5	2007	2014		supports most MIPS instructions			
bst-cpu	https://github.c	stable	Yichun Ma	RISC	32	32	aria-2	James Brakef	1439		A	2		58	##	q18.0	1.00	1.0	40.2	I	verilog	26	sc_computer	Y	yes	N	N	4G	4G	Y		32	2016	2016		learning, single cycle uP				
riscv-processor	https://github.c	stable	Jeff Bush	RISC	32	32	kintex-7-3	James Brakef	1445		6			161	##	14.7	1.00	1.0	111.6	X	verilog	22	fpga_top	Y	yes	N	N	4G	4G	Y	21	32	2008	2019	https://github.c	two designs with same name	MIT course work			
hf-risc	https://opencore	stable	Sergio Johann Filho	MIPS	32	32	kintex-7-3	James Brakef	1446		6	4		115	##	14.7	1.00	1.0	79.2	X	vhdl	9	spartan3e	Y	yes	N	N	4G	4G	Y	41	32	2016		https://github.c	MIPS i subset, no multiplier				
riscv_lattice	https://www.latt	stable	Lattice Semi	risc-v	32	32	machXO3	Lattice Semic	1507		4			60	##	1.00	1.0	39.8	L	Y			Y	yes	N	N	4G	4G	Y		32	5	2021			RV32I ISA, 5 stage pipeline, configured & generated using Lattice Propel				
riscv_niosv	https://www.in	proprietary	Intel	risc-v	32	32	agilex	Intel fastest	1509		A			566	##	q21.3	1.00	1.0	375.2	I	proprietary			Y	yes	N	N	4G	4G	Y		32	5	2021			free license, small inst & data mem	RV32IA spec, M20K for reg file, interrupts		
ion	https://github.c	mature	Jose Ruiz	MIPS	32	32	kintex-7-3	James Brakef	1533		6			163	##	14.7	1.00	1.0	106.0	IX	vhdl	12	mips_soc	Y	yes	N	N	4G	4G	Y		32	2011	2018	https://github.c	new version: moving to MIPS32r1	new version not ready, keeping old numbers			
riscv_taiga	https://github.c	stable	Eric Matthews	risc-v	32	32	zynq		1551		1			123	##	1.00	1.0	79.3	IX	system v	46		Y	yes	N	N	4G	4G	Y		32	2017	2022		TAIGA: A new RISC-V soft-processor f	33% smaller & 39% faster than LEON3				
openscale	http://www.lirm	stable	Lyonel Barthe	uBlaze	32	32	spartan-3	Lyonel Barthe	1563		4			91	##	112.1	1.00	1.0	58.2	X	Y	vhdl	26	sb_core	Y	yes	N	N	4G	4G	Y	86	32	5	2010	2012	www.lirmm.fr/AD	NO secretblaze	data is for single secretblaze	
secretblaze	http://www.lirm	stable	Lyonel Barthe	uBlaze	32	32	spartan-3	Lyonel Barthe	1563		4			91	##	112.1	1.00	1.0	58.2	X	vhdl	26	sb_core	Y	yes	N	N	4G	4G	Y	86	32	5	2010	2012	www.lirmm.fr/AD	NO secretblaze	data is for single secretblaze		
riscv_niosv	https://github.c	proprietary	Intel	risc-v	32	32	stratix-10	Intel fastest	1580		A	2		362	##	q21.3	1.00	1.0	229.1	I	proprietary			Y	yes	N	N	4G	4G	Y		32	5	2021			free license, small inst & data mem	RV32IA spec, M20K for reg file, interrupts		
j1b_16	http://www.excamer	stable	James Bowman	forth	32	16	kintex-7-3	James DFF	1588		6			355	##	14.7	1.00	1.0	223.4	X	vhdl	3	j1	Y	yes	forth	N	64K	64K	Y	20	2	2006	2017		uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks			
cpugen	https://github.c	stable	Giovanni Ferrante	RISC	32	16	kintex-7-3	James Brakef	1597		6	8		154	##	14.7	1.00	1.0	96.3	IX	vhdl	14	cpuc	Y	asm	N	N	4G	4G	Y		32	2003	2009		x86_ee generates VHDL RISC uP	using 32 bit example			
savuit_cpu	http://www.mo	stable	Toyooki Sagawa	RISC	32	32	kintex-7-3	James Brakef	1604		6			208	##	14.7	1.00	1.0	129.9	X	vhdl	13	cpu01	Y	yes	N	Y	4G	4G	Y		32	2000	2000						

_up_all_soft folder	opencores or primary link	status	author	style / clone	data s date	data r date	FPGA	report ter	com ents	LUTs allut	Dff	LUTs mults	blk ram	F max	data rate	tool ver	MIPS /inst	clks /inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chai	fltg pt	max dat	max ins	byte adrs	adr inst	# reg	pip e	start year	last revis	secondary web link	note worthy	comments		
j1b	www.excamera.com	stable	James Bowman	forth	32	16	kintex-7-3	James	DFF ec	2612	6			302	##	14.7	1.00	1.0	115.5	X	verilog	3	j1	Y	forth	N	64K	64K		20		2	2006	2017		uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks		
riscv_clarivi	https://github.com	stable	Robert Eady	risc-v	32	32	aria-2	James	Alterra	2616		A	4	178	##	q18.0	1.00	1.0	68.2	X	system v	7	clarivi	Y	yes	N	4G	4G	Y		32	6	2016	2017	https://www.cl.cam.ac.uk/teaching/2016/riscv/	educational, simple RISC-V implement	doesn't make use of block RAM RTL		
movielite	https://github.com	stable	Anthony Green	OpenRISC	32	32	aria-2	James	Brakef	2696		A	4	93	##	q18.0	1.00	1.0	34.6	X	vhdl	11	movielite	Y	yes	N	4G	4G	Y		16	2009	2017	https://github.com/atgreen/movie-cores	lots of configuration parameters	considered best openrisc design			
mor1lx	https://github.com	stable	Julian Baxter	OpenRISC	32	32	kintex-7-3	James	Brakef	2718		6	3	217	##	q14.7	1.00	1.0	80.0	X	verilog	48	mor1lx	Y	yes	N	4G	4G	Y		32	2012	2021	https://www.yourkit.com	register forwarding around ALU	license req'd for commercial use			
mais	https://github.com	stable	Rene Doss	MIPS	32	32	kintex-7-3	James	Brakef	2760	1833	6	4	5	245	##	q14.7	1.00	1.0	88.7	X	vhdl	22	MAIS_soc	Y	yes	N	4G	4G	Y		32	5	2013	2017	https://github.com/sipeed/TangNano-9K-exam	minimal features, soc options	uses ZIP CPU	
riscv_picov32	https://github.com	stable	Clifford Wolf	risc-v	32	32	GW1NR-9	Jean-L	small	2764		4	8	27	##	q14.7	1.00	1.0	3.3	X	verilog	1	picov32	Y	yes	N	4G	4G	Y		32	2016	2022	https://www.cnx.org/content/col12167/1.1	course work, top level is schematic				
680c	https://github.com	stable	Dan Gisseilquist	RISC	32	32	spartan-6	James	Sparta	2820		6	1	103	133	##	q14.7	1.00	1.0	47.3	X	Y	verilog	31	toplevel	Y	yes	N	4G	4G	N	20	16	5	2015	2020			
armv4_uarch	https://github.com	stable	Grant Wilk	ARMv4	32	32	max10	Grant	Wilko	2860		4		30	##	q18.0	1.00	1.0	17.5	A	vhdl	38		Y	yes	N	4G	4G	Y		16		2020		https://grantwilk.com	course work, top level is schematic			
microcore	https://github.com	beta	Klaus Schleisiek	forth	32	8	XP2	Klaus	Schleisiek	2864		4		33	##	q13.2	1.00	1.0	11.5	AIIX	vhdl	18	ucore	Y	asm	N	3K	8K	Y	84	16	1999	2023	https://people.inf.ethz.ch/wirth/	easy to add op-codes, fltg-pt opt., 32, 12, 16, 27 & 32 bit data sizes				
risc5	http://www.prg.ch	stable	Niklaus Wirth	RISC	32	32	atrx7-35	James	Brakef	2913		6	48	50	##	q20.1	1.00	1.0	17.2	ILX	verilog	8	RISC5Top	Y	yes	Y	4G	4G	Y		16	2013	2018		32x32 multiplier, wikipedia entry				
dlx_chiara	https://github.com	stable	Alessandro Di Chiara	DLX	32	32	kintex-7-3	James	Brakef	2915		6		90	##	q14.7	1.00	1.0	30.9	X	vhdl	32	a-dlx	Y	yes	N	4G	4G	Y		32	5	2017	2017	https://people.inf.ethz.ch/wirth/	Project course, not RTL comments, VHDL via instructor?			
leon3	http://www.gaisler.com	stable	Jiri Gaisler, Jan Anders	SPARC	32	32	kintex-7-3	Jiri	Gaisler	2920		6		183	##	q14.7	1.00	1.0	62.7	AIIX	Y	vhdl	100	leon3	Y	yes	Y	4G	4G	Y		64	7	2003	2021	https://en.wikipedia.org/wiki/Leon3	customized for ~50 FPGA boards, xls with utilization for all targets		
minimips	https://opencore.org	stable	Samuel Hangouet	RISC	32	32	kintex-7-3	James	Brakef	2939		6	8	118	##	q14.7	1.00	1.0	40.1	AI	X	vhdl	12	minimips	Y	yes	N	4G	4G	Y		32	5	2004	2018		based on MIPS 1		
myforthproce	https://opencore.org	stable	Gerhard Hohner	forth	32	8	SP-kintex	James	Brakef	2959		6	6	223	##	q14.7	1.00	1.0	75.3	X	Y	vhdl	58	mycpu	Y	yes	N	64M	64M		96	4	2004	2012		DPANs'94 32-bit Forth, masters thesis	25.15 Whetstones		
asip38	https://aaltodoc.aalto.fi/	stable	Lauri Isola	accum	32	38	zu-3e	James	xilinx	2962	1056	6	4	35	100	##	q22.2	1.00	1.0	33.8	X	Y	vhdl	14	asip38	Y	asm	N	16K	16K	N	31	4	4	2018	2021	http://www.kolun.org	Application-Specific Instruction Set Pr	missing prog & data mem, missing mult
octagon	https://github.com	beta	Jon Pry	MIPS	32	32	kintex-7-3	James	Brakef	3021		6	4	9	333	##	q14.7	1.00	1.0	110.2	X	Y	vhdl	46	octagon	asm	asm	asm	4G	4G	Y		32	2015	2015	https://github.com	8 thread barrel processor, largely MIPS compatible		
vscale	https://github.com	stable	UD Berkeley	risc-v	32	32	kintex-7-3	James	Brakef	3072		6		127	##	q14.7	1.00	1.0	41.2	X	verilog	23	vscale_core	Y	yes	N	4G	4G	Y		32	2016	2017		risc-v RV32IM vscale processor, depre	deprecated: not up to date (risc-v)			
qrisc32	https://github.com	stable	Viacheslav	RISC	32	32	aria-2	James	Brakef	3075		A	4	144	##	q13.1	1.00	1.0	46.9	I	system v	8	qrisc32	Y	yes	N	4G	4G	Y		32	4	2010	2011		qrisc32 wishbone compatible risc co	for PhD thesis		
amber	https://opencore.org	stable	Conor Santifort	ARM7	32	32	zu-3e	James	area o	3105	1857	6	10	168	##	q21.1	0.75	1.0	40.7	ILX	verilog	25	a23_core	Y	yes	N	4G	4G	Y	80	16	3	2010	2017	https://en.wikipedia.org/wiki/Amber	no MMU, shared cache			
movielite	https://github.com	stable	Anthony Green	RISC	32	32	kintex-7-3	James	Brakef	3159		6	3	152	##	q14.7	1.00	1.0	48.0	X	vhdl	11	movielite_wb	Y	yes	N	4G	4G	Y		16	2009	2017	https://github.com/atgreen/movie-cores	RPUP, TPU now discarded				
riscv_rpu	https://github.com	untested	Colin Riley	risc-v	32	32	artix-7	Colin	Riley	3291		6	12	1	100	##	q14.7	1.00	1.0	30.4	X	vhdl	14	top	Y	yes	N	4G	4G	Y		32	2015	2020	http://labs.domip.com	Series of 16 tutorials on uP design, w			
or1k	https://opencore.org	stable	Julius Baxter, Stefan K	OpenRISC	32	32	kintex-7-3	James	Brakef	3299		6	3	189	##	q14.7	1.00	1.0	57.3	IX	verilog	39	mor1lx	Y	yes	N	4G	4G	Y		32	2001	2018	https://opencore.org	no longer supported, see mor1lx	cappuccino ALU			
eco32	https://www.atgineer.com	stable	Hellwing Geisse	RISC	32	32	kintex-7-3	James	Brakef	3367		6	5	147	##	q14.7	1.00	1.5	29.1	ILX	Y	verilog	24	eco32	Y	yes	N	512M	256M	Y	61	32	2003	2014	homepages.thm.de/~hgeisse/	MIPS like, slow mul & div			
ep32	https://www.androprietar.com	stable	C.H. Ting	forth	32	6	XP2	C.H.	Ting	3368		4			##	q14.7	1.00	1.0			proprietary	1		Y	yes	N	4G	4G	Y	45	32	2007	2018	https://wiki.forth.ch	kindle book & RTL available: EP32 RIS	RTL: \$25 from C.H. Ting			
riscv_reonv	https://github.com/kbcbf	stable	Lucas Castro	risc-v	32	32	spartan-6	Wajih	Youssef	3370		6		133	##	q14.7	1.00	1.0	39.4	X	Y	vhdl	1	FISA32	Y	yes	N	4G	4G	Y		32	2014	2014	https://github.com/robfnicht/Cryptoc	Lightweight Cryptographic Instruction	risc-v version on Leon3's		
fisa32	https://github.com	beta	Robert Finch	RISC	32	32	kintex-7-3	James	Brakef	3479		6	3	2	152	##	q14.7	1.00	1.0	43.7	X	verilog	1	FISA32	Y	yes	N	4G	4G	Y		32	2014	2014	https://github.com/robfnicht/Cryptoc	Application-Specific Instruction Set Pr	missing prog & data mem, missing mult		
storm_soc	https://github.com	beta	Stephan Nolting	ARM7	32	32	kintex-7-3	James	Brakef	3514		6	3	4	159	##	q14.7	1.00	1.0	45.2	X	Y	vhdl	40	storm_top	Y	yes	N	4G	4G	Y		32	8	2012	2015	http://Opf.org/c-g	STORM SoC	cache & no peripherals
aquarius	https://opencore.org	stable	Thorn Aitch	SuperH-2	32	16	zu-3e	James	viavado	3563	1384	6	2	16	147	##	q21.1	1.00	1.0	41.2	ILX	verilog	21	top	Y	yes	N	4G	4G	Y		2003	2015	http://Opf.org/c-g	core of Hitachi SH-2	project seems to have stalled			
arm_russian	https://github.com/0x05ruslan	stable	Sotiriu	DLX	32	32	kintex-7-3	James	dated	3586		6		257	##	q14.7	1.00	1.0	71.7	X	system verilog	10	DLX_top	Y	yes	Y	4G	4G	Y		16	2002	2009		from "Digital design and computer ar	multi-cycle			
aspidia	https://opencore.org	stable	Tommy Thörn	MIPS	32	32	kintex-7-3	James	Brakef	3610		6	15	189	##	q14.7	1.00	1.0	52.3	X	Y	verilog	8	top	Y	yes	N	2M	2M		32	2004	2008		DLX	compiled sync version			
yari	https://github.com	stable	Jin Jifang	MIPS	32	32	kintex-7-3	James	Brakef	3696		6	8	192	##	q17.4	1.00	1.0	52.0	X	verilog	17	pipelinem	Y	yes	N	4G	4G	Y		32	5	2017	2017		subset of MIPS R3000	"classic MIPS"		
mips32r1	https://opencore.org	stable	Grant Ayers	MIPS	32	32	aria-2	James	Brakef	3716		A	8	79	##	q13.1	1.00	1.0	21.3	IX	verilog	20	processor	Y	yes	N	Y	4G	4G	Y		32	5	2012	2015	https://github.com	Harvard arch	complete software tool chain	
temlib	http://temlib.org	stable	Robert Finch	SPARC	32	32	kintex-7-3	James	Brakef	3730		6	5	111	##	q14.7	1.00	1.0	29.8	X	vhdl	48	cpu_simple	Y	yes	N	4G	4G	Y		64	2013	2015	https://github.com	copwrite: experimental use	options for fltg-pt, pipeline, mul & div configur			
klc32	https://github.com	planning	Robert Finch	RISC	32	32	kintex-7-3	James	Brakef	3790		6	4	1	200	##	q14.7	1.00	4.0	13.2	X	verilog	25	KLC32	Y	yes	N	4G	4G	Y		32	2011	2012	https://github.com	single ported block RAM register file	heavy use of includes		
eco32f	https://github.com	stable	Stefan Kristiansson	RISC	32	32	kintex-7-3	James	Brakef	3845		6	3	4	123	##	q14.7	1.00	1.0	32.1	X	verilog	12	eco32f	Y	yes	N	512M	256M	Y	61	32	6	2014	2014		pipelined version of the eco32 CPU	cache & mmu	
arm9-soft-cpu	https://github.com/riscbit	stable	Xi Xinbing	ARM9	32	32	zu-3e	James	viavado	3914	1257	6	4	167	##	q21.1	1.00	1.0	42.6	ILX	verilog	4	arm9_core	Y	yes	Y	4G	4G	Y		2003	2015	http://Opf.org/c-g	ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz				
aquarius	https://opencore.org	stable	Thorn Aitch	SuperH-2	32	16	kintex-7-3	James	Brakef	4071		6	2	10	97	##	q14.7	1.00	1.0	23.7	ILX	verilog	21	top	Y	yes	N	4G	4G	Y		2003	2015	http://Opf.org/c-g	core of Hitachi SH-2	project seems to have stalled			
aor3000	https://opencore.org	beta	Aleksander Osman	MIPS	32	32	zu-3e	James	high F	4199	2520	6	4	8	175	##	q21.1	1.00	1.0	41.8	IX	verilog	19	aor3000	Y	yes	N	4G	4G	Y		32	5	2014	2015	http://www.6502.org	MIPS R3000A compatible, has MMU	moved declarations forward	
af65k	https://github.com	alpha	Andre Fachat	6502	32	8	kintex-7-3	James	Brakef	4424		6		69	##	q14.7	1.00																						

_up_all_soft folder	opencores or primary link	status	author	style / clone	data s date	inst date	FPGA	repor ter	com ents	LUTs ALLUT	Dff	LUT? LUTs	blk ram	F max	data rate	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file doc	tool chai	fltg pt	max dat	max ins	byte adrs	# inst	adr reg	# reg	pip e	start year	last revis	secondary web link	note worthy	comments		
ao486	https://opencores.org/viewsvn/ao486	stable	Aleksander Osman	x86	32	8	cyclone-4	James Brakef	36094		4	4	47	46	##	q13.1	1.00	1.0	1.3	1	Y	system	85	ao486	Y	yes	4G	4G	Y				32	4	2014	2014	https://www.stufile.com/ao486	complete 486, SoC configuration	Henry Wong thesis at U.Toronto, also youtube
lemberg	https://github.com/lemberg/lemberg	beta	Wolfgang Puffitsch	VLIW	32	32	cyclone-4	James Brakef	37459		4	25	54	43	##	q13.1	1.00	1.0	1.1	1	I	vhdl	57	core	Y	yes	4G	4G	2M	Y			32	4	2011		http://www.2imn.com/lemberg	upto 4 inst/clock	LPM mem & floating point
flexrip	http://www.ecs.yuzyi_gpu	papier	Kevin Andryc	GGPU	32	32	atrx-7	James Brakef	72649		6	##	119	100	##	q13.1	1.00	1.0	0.1	11.0	X	vhdl	46	ggpu	Y	yes	top level							32	2013	2016	http://www.ecs.yuzyi_gpu	eight GPU processors	requested & received source files
nyuzi	https://github.com/nyuzi	stable	Jeff Bush	GGPU	32	32	cyclone-4	Jeff Bush	74000		6	##	119	100	##	q18.0	16.00	1.0	11.7			system	70	nyuzi	Y	yes	4G	4G	Y	80	64			2015	2022	https://github.com/nyuzi	32 scalar & 32 vector reg		
thor	https://opencores.org/viewsvn/thor	mature	Robert Finch	RISC	32	32		Robert Finch	90000													system	31	thor	Y	asm	Y	4G	4G	Y		64			2015	2023	https://github.com/thor	Thor 2015, 2021-3 docs	variable length instructions
riscv_pito	https://github.com/riscv_pito		Hossein Askari	risc-v	32	32	2CU102	Hossein Askari	201079		6	##	##	250	##						X	system	31	riscv_core	Y	yes	N	4G	4G	Y	32	8	2020	2022	https://barvin.ru/riscv_pito	RISC-V Barrel Processor for Deep Neu	has NN accelerator		
lfgpu	https://github.com/lfgpu		Muhammed al Kadi	SIMT	32	32	zynq7045	Muhammed al Kadi	128K		6	##	167	##	##	v17.2					X	vhdl	34	lfgpu	Y	yes	4G	4G	Y		32			2016	2017	https://dl.acm.org/lfgpu	eight cores, reviews comparable pro	vivado fltg-pt IP, benchmarks, wikipedia: GPGP	
rois	https://opencores.org/viewsvn/rois	stable	alpha James Brakefield	RISC	24	24	kintex-7-3	James Brakef	382		6	1	120	##	14.7	0.83	1.0	261.7	X		vhdl	2	rois24_24up	Y	asm	N	16M	16M	Y	55	64	1	2016	2017		single pipe stage, pre simulation stag	8, 16 & 24-bit load/store		
rois	https://opencores.org/viewsvn/rois	stable	alpha James Brakefield	RISC	24	24	kintex-7-3	James Brakef	384		6	1	170	##	14.7	0.83	1.0	368.8	X		vhdl	2	rois24_24min	Y	asm	N	16M	16M	N	30	64	1	2016	2017		single pipe stage, passes simulation	24-bit word operations only		
opc.opc8cpu	https://github.com/opc.opc8cpu	beta	revaldinho	RISC	24	24	kintex-7-3	James no tes	516		6		323	##	14.7	0.80	2.0	250.1	X		verilog	1	opc8cpu	Y	asm	N	16M	16M	N	32	4	16	2017	2021	https://revaldinho.github.io/opc.opc8cpu	OPC8 24bit, based on OPCSL5, more	see hackaday One Page Computing Challenge		
rois	https://opencores.org/viewsvn/rois	stable	alpha James Brakefield	RISC	24	24	zu-2e	James no blk	627		6		382	##	v19.2	0.83	1.0	507.1	X		vhdl	2	rois24_24min	Y	asm	N	16M	16M	N	30	64	1	2016	2017		single pipe stage, passes simulation	24-bit word operations only		
ep24	https://opencores.org/viewsvn/ep24	stable	C.H. Ting	forth	24	24	kintex-7-3	James substi	1020		6	3	167	##	14.7	0.83	1.0	135.6	X		vhdl	1	ep24	Y	asm	N	4K	4K	Y	27				2002	2002		room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz	
24e	https://opencores.org/viewsvn/24e	beta	C.H. Ting	forth	24	24	spartan-3	James Brakef	1175		4	16	51	##	14.7	0.83	1.0	36.0	X		vhdl	1	p24c	Y	asm	N	2K	2K	Y	28				2000			part of eforth?	data width can be expanded	
24bit_up	https://github.com/24bit_up	alpha	Harshal Mittal	RISC	24	24	zu-3e	James area o	3535	2166	6	1	187	##	v21.1	0.80	1.0	42.2	X		verilog	17	processor	Y	asm	N	16M	16M	N	17	32			2019	2019		basic 24-bit RISC, course work	big Diff count, multiple writes to register file	
rois	https://opencores.org/viewsvn/rois	stable	alpha James Brakefield	RISC	24	24	zu-2e	James huge l	9000		6		150	##	v19.2	0.83	1.0	13.9	X		vhdl	2	rois24_24up	Y	asm	N	16M	16M	Y	55	64	1	2016	2017		single pipe stage, pre simulation stag	8, 16 & 24-bit load/store		
kraken16	https://people.ece.cmu.edu/kraken16	stable	Bruce R. Land	RISC	18	18	kintex-7-3	James Brakef	281		6	1	278	##	14.7	0.67	1.0	662.3	X		verilog	1	DE2_TOP1	Y	asm	N	256	256	N	22	16			2008		https://people.ece.cmu.edu/kraken16	Cornell course material		
spartanMC	http://www.spartanmc.com	stable	Falk Hassler	RISC	18	18	kintex-7-3	James Brakef	853		6	1	2	120	##	14.7	0.67	1.0	94.6	X	Y	verilog	38	spartanmc	Y	asm	N	4K	4K	Y	28				2012	2014		SPARC like register windows	
pdp1	https://opencores.org/viewsvn/pdp1	stable	Yann Vernier	PDP1	18	18	spartan-3	James Brakef	1390		4	6	138	##	14.7	0.50	10.0	5.0	X		vhdl	15	top	Y	yes	N	4K	4K	Y	28				2011	2017	http://pdp-1.com	PDP-1 descended from MIT TX-0	uses Minimal UART from opencores	
chad	https://github.com/bradl/chad		Brad Eckert	forth	18	18	atrx-7-3	James opent	1972		6	3	196	##	v21.1	0.80	1.0	79.5	XIML		verilog	33	mcu	Y	yes	N	64K	64K	N	23	16			2021			verilog, f & c code; fpga project files	min SOC, ~3 speed grade	
chad	https://github.com/bradl/chad		Brad Eckert	forth	18	18	atrx-7-1	James DFF ex	1982		6	5	127	##	v21.1	0.80	1.0	51.4	XIML		verilog	33	mcu_arly	Y	yes	N	64K	64K	N	23	16			2021			verilog, f & c code; fpga project files	max SOC, ~1 speed grade	
chad	https://github.com/bradl/chad		Brad Eckert	forth	18	18	atrx-7-3	James DFF ex	1995		6	5	175	##	v21.1	0.80	1.0	70.4	XIML		verilog	33	mcu_arly	Y	yes	N	64K	64K	N	23	16			2021			verilog, f & c code; fpga project files	max SOC, ~3 speed grade	
chad	https://github.com/bradl/chad		Brad Eckert	forth	18	18	zu-3e	James vivado	2196	2211	6	5	250	##	v21.1	0.80	1.0	91.1	XIML		verilog	33	mcu_arly	Y	yes	N	64K	64K	N	23	16			2021			verilog, f & c code; fpga project files		
yfcpu	https://github.com/yfcpu	errors	Cory Walker	RISC	16	16	kintex-7-3	James degen	18		6		##	##	14.7	0.67	1.0				verilog	2	yfcpu	Y	asm	N	256	256	Y	5	1	16				Colin Mackenzie?	Educational	very simple	
hamblen_scom	http://hamblen.com	stable	James O. Hamblen	accum	16	16	cyclone-1	James altera	80		4	1	204	##	q18.0	0.67	2.0	852.7	I		verilog	1	scom	Y	asm	N	256	256	N	4				2008		http://hamblen.com	from Hamblen 2008 "Rapid prototyp	tiny edu, high IO count	
leros	https://opencores.org/viewsvn/leros	stable	Martin Schoeberl	accum	16	16	spartan-6	Martin Schoeberl	112		6	1	182	##	q18.0	0.67	1.0	1089	IX		vhdl	5	leros	Y	yes	N	Y	256	64K			2	2	2008	2020	https://github.com/leros	256 word data RAM, PIC like	short LUT inst ROM	
lutiac	https://opencores.org/viewsvn/lutiac	custom	David Galloway, David	reg	16	16	stratix-4	David Galloway	140		4	4	198	##	q18.0	0.67	1.0	947.6	I		vhdl & verilog			Y	yes	N	64	N	64		32	3	2010	2010		Talks at Un. Toront	synthesis maps PC into ucode		
streamer16	http://www.ultramicpu.com	stable	Myron Plichota	forth	16	16	kintex-7-3	James Brakef	143		6		417	##	14.7	0.20	1.2	485.6	X		vhdl	8	streamer	Y	yes	N	64K	64K	N	8	2			2001	2001	http://www.3sym.com/streamer16	MIPS/inst reduced	2nd web adr non-functional	
minicpu-3	https://github.com/minicpu-3	stable	Michael Morris	stack	16	16	kintex-7-3	James Brakef	147		6		741	##	14.7	0.67	28.0	120.6	X		verilog	2	both	Y	asm	N	4K	4K	Y	33				2012	2013		separate source for each CPLD chip,	hts (2) XC9500 CPLD @ 71.4 MHz	
verilog-harvard	https://github.com/verilog-harvard		Joe-Won Chung	RISC	16	16	zu-3e	James multi-	165	96	6		250	##	v21.1	0.67	1.0	1015	X		verilog	7	cpu02	Y	asm	N	0	0	N	23	4			2019	2019		multi-driven nets	multi cycle CPU that has an IPC of 1	
pumpkin	https://github.com/SteveT/pumpkin	stable	Steve T	accum	16	16	zu-3e	James Brakef	166	67	6		657	##	v21.2	0.67	2.0	1261	I		vhdl	6	hello_wor	Y	asm	N	4K	4K	Y	14				2020			scalable, 16-bit, 16 instruction soft CF	single cycle CPU (small size)	
verilog-harvard	https://github.com/verilog-harvard		Joe-Won Chung	RISC	16	16	zu-3e	James multi-	171		6		325	##	v21.1	0.67	1.0	1399	X		verilog	5	cpu02	Y	asm	N	4K	4K	N	23	4			2019	2019		multi-driven nets	single cycle CPU that has an IPC of 1	
opc.opc3cpu	https://github.com/opc.opc3cpu	stable	revaldinho	accum	16	16	kintex-7-3	James reduce	174		6		526	##	14.7	0.30	4.0	226.9	X		verilog	2	opc3cpu	Y	asm	N	64K	64K	N	13	3			2017	2021	https://revaldinho.github.io/opc.opc3cpu	OPC3 16-bit OPC1, for XC95144 CPLD	see hackaday One Page Computing Challenge	
hamblen_scom	http://hamblen.com	stable	James O. Hamblen	accum	16	16	cyclone-1	James altera	196		4	1	266	##	q18.0	0.67	2.0	283.5	I		verilog	2	DE2_TOP1	Y	asm	N	256	256	N	4				2008		http://hamblen.com	from Hamblen 2008 "Rapid prototyp	tiny edu, high IO count	
msc16	https://github.com/SteveT/msc16	stable	Steve T	accum	16	16	zu-3e	James Brakef	197	78	6		500	##	v21.2	0.22	1.0	558.4	X	B	vhdl	1	misc	Y	yes	N	64K	64K	N	10				2021			16-bit minimal CPU, has a single instruction "mov" & eforth		
micro16b	https://github.com/micro16b	beta	John Kent	accum	16	16	kintex-7-3	James Brakef	205		6		434	##	14.7	0.33	2.0	349.0	X		vhdl	1	u16bcpu	Y	asm	N	64K	4K	Y	8				2002	2008	https://github.com/micro16b	very limited inst set	MIPS/clk adj'd, 2 clks/inst	
ncore	https://opencores.org/viewsvn/ncore	alpha	Stefan Istvan	accum	16	16	kintex-7-3	James Brakef	223		6		105	##	14.7	0.67	1.0	316.3	X		verilog	3	ncore	Y	asm	N	128K	64K			16	16			2006	2018		This is a little-tittle processor core	
pumpkin	https://github.com/SteveT/pumpkin	stable	Steve T	accum	16	16	zu-3e	James Brakef	230	131	6		1	450	##	v21.2	0.67	2.0	656.1	I		vhdl	6	myco	Y	asm	N	4K	4K	Y	14				2020			scalable, 16-bit, 16 instruction soft CF	emulates Myco, forced block RAM
j1	http://www.excamera.com/j1	stable	James Bowman	forth	16	16	zu-2e	James area o	253		6	1	336	##	v20.1	0.80	1.0	1061	X		vhdl	1	j1	Y	forth	N	64K	64K		20		2	2006	2015	https://github.com/j1	uCode inst, dual port block RAM			

_up_all_soft folder	opencores or primary link	status	author	style / clone	data s inst	data i inst	FPGA	report ter	com ents	LUTs ALUT	Dff	LUT? multis	blk ram	F max	data rate	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chain	flg pt	max dat	max ins	byte adrs	adr inst	# reg	pip e	start year	last revis	secondary web link	note worthy	comments	
table887	https://github.com/RobertFinch/table887	alpha	Robert Finch	RISC	16	16	kintex-7	James Brakel	643	6	6	2	208	##	14.7	0.67	1.0	217.1	X	verilog	2	table887.c	asm	N	N	64K	64K	N	28	8	8	2014	2016		included with Table888 source code			
dcpu16	https://github.com/BradEckert/dcpu16	beta	Shawn Tan, Marcus Pe	RISC	16	16	kintex-7	James Brakel	662	6	1	1	318	##	14.7	0.67	4.0	80.4	X	vhdl & v	5	dcpu16.c	asm	N	N	64K	64K	N	37	8	8	2009	2012	https://en.wikipedia.org/wiki/Dcpu16	for the 0X10c game	4+ addressing modes, 4 & 5-bit reg /modefield		
cd16	http://anycpu.com/brad_eckert/cd16	forth	Brad Eckert				spartan-3	James Brakel	681				83	##	14.7	0.67	2.0	41.0	IX	8	vhdl	16	cd16	asm	N	N	128K	8M	N				2003	2003	http://web.archive.org/web/20030303080000/http://www.vttto.org/verilog/verilog/cd16/	Spartan-3 block RAM	bare core	
digital_up	https://github.com/HelmutNeemann/digital_up	stable	Helmut Neemann	mips	16	16	zu-5e	James clockin	709	310	6	1	250	##	14.7	0.67	1.0	236.2	X	schematic	46	processor80	asm	N	Y	64K	64K	N	60	16	16	2016	2022	https://github.com/HelmutNeemann/digital_up	uP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?		
t180-cpu	https://github.com/HelmutNeemann/t180-cpu	stable	Leonard Brandwein	accum	16	16	kintex-7	James clockin	709				83	##	14.7	0.67	3.0	26.2	X	vhdl	23	cpu	asm	N	Y	64K	64K	Y	182	16	16	2016	2016	https://www.vttto.org/verilog/verilog/t180-cpu/	8-bitter with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller		
digital_up	https://github.com/HelmutNeemann/digital_up	stable	Helmut Neemann	mips	16	16	spartan-7	James clockin	716	309	6	1	182	##	14.7	0.67	1.0	170.1	X	schematic	46	processor80	asm	N	Y	64K	64K	N	60	16	16	2016	2022	https://github.com/HelmutNeemann/digital_up	uP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?		
kestrel-2	https://github.com/SamuelFalvoII/kestrel-2	stable	Samuel Falvo II	forth	16	16	kintex-7	James Brakel	735				173	##	14.7	0.67	1.0	157.2	X	Y	verilog	27	M_kestrel	asm	N	Y	64K	64K	N	20	2	2	2012	2015	https://hackaday.io/project/11-with-wishbone-bus	J1 with wishbone bus		
c-mit	https://github.com/Sumit/c-mit	stable	Sumit	RISC	16	16	spartan-3	James killinx	752				100	##	14.7	0.67	2.0	44.5	X	Y	verilog	6	soc	asm	N	N	64K	64K	Y	22	15	15	2003	2004		RISC with several load/store modes		
moncky	https://github.com/Big-ba/moncky	beta	Kris Demuynck	RISC	16	16	zu-3e	James no me	768	280	6		250	##	14.7	0.67	1.0	218.1	X	X	schematic	36	Moncky3	asm	N	Y	64K	64K	N	32	16	16	2020	2021	https://hackaday.io/project/11-with-wishbone-bus	bare CPU	also has verilog	
dgb16	https://github.com/seeFISA64/dgb16	stable	Robert Finch	RISC	16	16	kintex-7	James Brakel	780				313	##	14.7	0.67	1.0	269.0	X	Y	verilog	1	dbg16	asm	N	Y	64K	64K	N	1	8	8	2001	2001	https://github.com/seeFISA64/dgb16	inside FISA64 project	debug uP for fisa64	
dragonfly	http://www.leo-dragonfly.com/	beta	LEOX team	MISC	16	16	kintex-7	James Brakel	788				164	##	14.7	0.67	1.0	139.3	X	Y	vhdl	6	dgt_core	asm	N	Y	256	2K	N				2001	2001		unusual, uses FIFOs		
diogenes	https://github.com/RobertFinch/diogenes	beta	Fekknhifer	RISC	16	16	kintex-7	James Brakel	807			1	297	##	14.7	0.67	1.0	246.3	X	Y	vhdl	11	cpu	asm	N	Y	64K	64K	N	1K			2008	2009		"student RISC system"		
uTTA	https://github.com/HansTiggeler/uTTA	stable	Hans Tiggeler	TTA	16	16	kintex-7	James Brakel	810		1	1	57	##	14.7	0.67	1.0	47.4	X	Y	vhdl	23	utta_struct	asm	N	Y	64K	64K	N				2005	2012	http://www.hi-lat.com/	time triggered arch	bad weblink	
epc16	https://github.com/C.H.Ting/epc16	beta	Umar Siddiqui	RISC	16	16	kintex-7	James Brakel	837				254	##	14.7	0.67	1.0	203.6	X	Y	vhdl	5	epc16	asm	N	Y	32K	32K	N	32			2005	2012	PDF files	initialized Lattice memory blocks	5-bit instructions	
hpc-16	https://opencores.org/view/hpc-16	beta	Amir Siddiqui	RISC	16	16	kintex-7	James Brakel	871				152	##	14.7	0.67	1.0	116.6	X	Y	vhdl	20	cpu	asm	N	Y	64K	64K	N				2005	2015				
mcip_open	https://opencores.org/view/mcip_open	beta	Mezzah Ibrahim	PIC18	16	24	kintex-7	James Brakel	881		1	200	##	14.7	0.67	1.0	152.1	X	Y	vhdl	23	MCIOpen	asm	N	Y	4K	1M	Y				2014	2015		light version of PIC18			
ejrh_cpu	https://github.com/EdmundHorner/ejrh_cpu	stable	Edmund Horner	RISC	16	16	kintex-7	James Brakel	928		1	2	196	##	14.7	0.67	1.0	141.6	X	Y	verilog	17	machine_Y	asm	N	Y	64K	64K	N				2015	2015		see web archive for doc		
neo430	https://github.com/StephanNolting/neo430	alpha	Stephan Nolting	MSP430	16	16	artix-7	James chang	947			2	203	##	14.7	0.67	8.0	17.9	IX	Y	vhdl	19	neo430_t	asm	N	Y	28K	32K	Y				2015	2021	https://github.com/StephanNolting/neo430	derived from Caxton Foster's Blue	~8+ clocks for R-R inst	
blue	https://opencores.org/view/blue	stable	Al Williams	accum	16	16	spartan-3	James remov	1025				63	##	14.7	0.67	1.0	41.1	X	Y	verilog	16	topbox	asm	N	Y	4K	4K	N	16	2	2	2009	2010	http://www.youtube.com/watch?v=d4tze2P9	room for 90 user inst, also as ASIC		
ensilica	http://www.ensilica.com/	proprietary	ensilica	eSi-1600	16	16	virtex-5	ensilica	1100				160	##	14.7	0.67	1.0	145.5	IX	Y	verilog	5	esi-1600	asm	N	Y	64K	64K	Y	92	10	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC	
ensilica	http://www.ensilica.com/	proprietary	ensilica	eSi-1600	16	16	virtex-5	ensilica	1100				160	##	14.7	0.67	1.0	145.5	IX	Y	verilog	5	esi-1650	asm	N	Y	64K	64K	Y	92	10	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC	
microcore	http://www.pld-microcore.com/	beta	Klaus Schiesleik	RISC	16	8	kintex-7	James Brakel	1101				168	##	14.7	0.67	2.0	51.1	X	Y	vhdl	17	ucore120	asm	N	Y	4K	4K	N				1999	2023		indexing into return stack, auto inc/d	no block RAM?, uses tri-state signals	
openmsp430	https://opencores.org/view/openmsp430	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147		1		98	##	14.7	0.67	2.0	28.5	IX	X	verilog	30	openMSP4	asm	N	Y	64K	64K	Y				2009	2018		near cycle accurate	performance spreadsheet	
moncky	https://github.com/KrisDemuynck/moncky	RISC	Kris Demuynck	RISC	16	16	zu-3e	James clock	1196	523	6	33	78	##	14.7	0.67	1.0	43.8	X	Y	schematic	36	top	asm	N	Y	64K	64K	N	32			2020	2021	https://hackaday.io/project/11-with-wishbone-bus	from 16x5K to 64K RAM	two phase clock, ALU & mem have own phase	
atlas_2K	https://github.com/StephanNolting/atlas_2K	beta	Stephan Nolting	RISC	16	16	zu-3e	James vivadd	1222	1160	6	1	5	262	##	14.7	0.67	1.0	171.4	IX	Y	vhdl	19	ATLAS_2K	asm	N	Y	64K	64K	M	80	8	8	2013	2015		ARM thumb like inst set	has MMU & full SOC features
ep994a	https://github.com/EpiPehl/ep994a	stable	Epi Pehl	9900	16	16	kintex-7	James Brakel	1340				286	##	14.7	0.83	3.0	59.0	X	Y	vhdl	10	ep994a	asm	N	Y	64K	64K	Y				2016	2019	https://hackaday.io/project/11-with-wishbone-bus	T1 990 emulation	also tms9902 (uart) core by Paul Urbanus?	
moncky	https://github.com/KrisDemuynck/moncky	RISC	Kris Demuynck	RISC	16	16	artix-7	Kris Demuynck	1376		6	33	10	##	14.7	0.67	1.0	4.9	X	Y	schematic	36	top	asm	N	Y	64K	64K	N	32	16	20	2020	2021	https://hackaday.io/project/11-with-wishbone-bus	intended as educational, all original	IO: VGA, PS/2, SPI, SD	
multicycle_risc	https://github.com/YashSanjayBhalgat/multicycle_risc	stable	Yash Sanjay Bhalgat	RISC	16	16	kintex-7	James Brakel	1470				213	##	14.7	0.67	1.0	97.0	X	Y	verilog	62	risc15	asm	N	Y	64K	64K	N	15	8	8	2015	2015		multi-cycle IIT-8-RISC15 ISA	developed on Altera, course project	
az2	https://hackaday.io/project/11-with-wishbone-bus	stable		RISC	16	24	cyclone-4	James Brakel	1524		4	12	62	##	14.7	0.67	1.0	27.4	X	Y	verilog	10	az2	asm	N	Y	64K	64K	N				2016	2018				
atlas_2K	https://opencores.org/view/atlas_2K	beta	Stephan Nolting	RISC	16	16	kintex-7	James Brakel	1595		1	5	151	##	14.7	0.80	1.0	75.9	IX	Y	vhdl	19	ATLAS_2K	asm	N	Y	64K	64K	M	80	8	8	2013	2015		ARM thumb like inst set	has MMU & full SOC features	
bobcat	https://github.com/StanDrey/bobcat	beta	Stan Drey	DSP	16	24	kintex-7	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	44.0	X	Y	vhdl	30	bobcat_cc	asm	N	Y	64K	64K	N				1998	2000		dead web links		
msp430_vhdl	https://opencores.org/view/msp430_vhdl	stable	Peter Szabo	MSP430	16	16	kintex-7	James Brakel	1735				127	##	14.7	0.67	2.0	24.5	IX	Y	vhdl	9	cpu	asm	N	Y	64K	64K	Y				2014	2017				
s80186	https://github.com/JamieIles/s80186	stable	Jamie Iles	x86	16	8	cyclone-4	Jamie Iles	1751				60	##	14.7	0.67	2.0	11.5	Y	Y	system	50	cpu	asm	N	Y	1M	1M	Y				2017	2021	https://www.jamieiles.com/	Comprehensive verification was not	completes on cyclone II	
e16	https://opencores.org/view/e16	stable	Jasurmann	accum	16	8	spartan-3	James Brakel	1751		4	16	57	##	14.7	0.33	1.0	10.7	X	Y	vhdl	23	Board_cp	asm	N	Y	64K	64K	Y				2003	2012		80186 binary compilation was not	implementing the full 80186 ISA	
dme	https://github.com/Erwint/dme	stable	ErwinM	RISC	16	16	kintex-7	James Brakel	1755				53	##	14.7	0.67	1.0	20.4	X	Y	verilog	49	cpu	asm	N	Y	64K	64K	Y	40	8	8	2016	2017		8080 derivative, optional UART, 8-bit	completes on cyclone II	
w11	https://opencores.org/view/w11	alpha	Walter Mueller	PDP11	16	16	kintex-7	James Brakel	1760		1	1	147	##	14.7	0.67	2.0	28.0	X	Y	vhdl	118	pdp11_co	asm	N	Y	64K	64K	Y	70	13	8	2010	2022	https://github.com/WalterMueller/w11	Boots UNIX, has MMU & cache, retro	completes on cyclone II	
marca	https://opencores.org/view/marca	stable	Wolfgang Puffitsch	RISC	16	16	arria-2	James Brakel	1763				22	##	14.7	0.67	6.0	10.0	Y	Y	vhdl	40	marca	asm	N	Y	64K	64K	Y	75	16	4	2007	2009		serial multiply & divide	clks/inst is approx	
forth-cpu/h2	https://opencores.org/view/forth-cpu/h2	stable	Richard Howe	forth	16	16	kintex-7	James Brakel	1858				9	149	##	14.7																						

_up_all_soft folder	opencores or primary link	status	author	style / clone	data s inst 2	FPGA	repor ter	com ents	LUTs ALUT	Diff	LUTs mults	blk ram	F max	data rate	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	SOC	src code	#src files	top file	doc	tool chai	fltg pt	max dat	max inst	byte adrs	e inst	adr m	# reg	pip e	start year	last revis	secondary web link	note worthy	comments			
mcpu	https://opencor	stable	Tim Boscke	accum	8	8	spartan-6	James Brake	41	6			384	###	14.7	0.08	1.0	749.0	X		vhdl	1	tb02cpu2	Y	asm	N	64	64	Y	4				2007	2012	https://github.com	MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst			
sap	https://opencor	stable	Ahmed Shahein	accum	8	8	kintex-7-3	James No LUT	48	6			200	###	14.7	0.10	4.0	104.0	X		vhdl	15	mp_struct	Y	asm	N	16	16	Y	5				2002	2022	https://shirishkoi	Simple as Possible Computer from M	https://www.youtube.com/watch?v=prpyEFKz			
lwirisc	https://opencor	stable	Li Wu	accum	8	12	arria-2	James Brake	88	A	1		230	###	q13.1	0.17	1.0	144.6	I		verilog	9	risc_core	asm	N	Y	256	2K	Y	16				2008	2009		ClairISC simplified PIC, 4 reg rtn stack	absolute addressing only, lowered MIPS/clk			
opc.opccpu	https://github.c	stable	revaldinho	accum	8	16	kintex-7-3	James+reduc	101	A			526	###	14.7	0.15	4.0	195.4	X		verilog	2	opccpu	Y	asm	N	Y	256	2K	Y	13	3			2017	2021	https://revaldinh	OPCI one page computer for CPLD	see hackaday One Page Computing Challenge		
td4	https://github.c	stable	cielo_ee	accum	8	8	spartan-3	James Brake	102				200	###	14.7	0.20	1.0	392.2	X		verilog	5	td4_top	asm	N			16	Y					2012	2015		used in Cornell EE475 course	very small up			
risucva1	https://www.sc	stable	S. de Pablo	picoBlaze	8	14	kintex-7-3	James Brake	109	6			370	###	14.7	0.33	2.0	560.7	X		verilog	1	risucva1	pme	N	Y	256	1K	Y	35				2006	2006	https://github.com	Verilog source included in PDF file	also VHDL version by Bikash Gogoi with identic			
brainfuckcpu	https://opencor	beta	Aleksander Kaminski	mem	8	3	kintex-7-3	James Brake	110	6			432	###	14.7	0.08	2.0	157.2	X		verilog	1	brainfuck	cpu	N	Y				8	0			2014	2015	http://www.cliff	Touring machine like, 2ndary link is a	adj prog & data mem size, terrible name			
picoBlaze	https://www.xil	stable	Ken Chapman	picoBlaze	8	18	kintex-7-3	James Brake	110	6	2	17	217	###	14.7	0.33	2.0	325.5	X		vhdl	1	kcsmpm3	Y	asm	N	256	2K	Y					2003		https://en.wikiped	2 clocks/inst, no prog ROM	this is the original picoBlaze author			
opc.opc2cpu	https://github.c	stable	revaldinho	accum	8	16	kintex-7-3	James+reduc	117	6			556	###	14.7	0.15	4.0	178.1	X		verilog	2	opc2cpu	Y	asm	N	256	1K	Y	12	3			2017	2021	https://revaldinh	OPC2 revised OPC1, for XC9572 CPLD	see hackaday One Page Computing Challenge			
aizipup/aizip_m	https://github.c	stable	Yamin Li, Wanming Ch	RISC	8	16	arria-2	James Brake	121	A			298	###	q13.1	0.17	2.0	205.4	IX		vhdl	1	cpu	asm	N	N	64K	64K	16	4				1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst			
myrisc1		stable	Muza Byte	RISC	8	8	arria-2	James Brake	121	A	2		231	###	q13.1	0.33	1.0	628.7	I		verilog	1	myRISC1	Y	asm	N	Y	256	256	Y	16	4			2011	2011	https://en.wikiped	Verilog source included in PDF file	AKA Mano Machine, LPM macros		
8bit_chapman	http://www.ece	stable	Rob Chapman, Steven	forth	8	8	zu-3e	James Vivado	132	63	A		305	###	v21.1	0.33	1.0	762.2	ILX		vhdl	10	stack_pro	Y	N	256	256	Y	24				1998	1998		course work					
aizipup/aizip_se	https://github.c	stable	Yamin Li, Wanming Ch	RISC	8	16	kintex-7-3	James Brake	136	6			313	###	14.7	0.17	8.0	48.1	IX		vhdl	1	cpu	asm	N	N	64K	64K	Y	16	4			1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst			
tinycpu	https://opencor	stable	Jordan Earls	RISC	8	8	arria-2	James Brake	136	A			384	###	q13.1	0.17	2.0	235.5	IX		vhdl	2	tinycpu	asm	N	N	1K	1K	12	4				2012	2012	directory contains	subset of 6502	MIPS/inst reduced due to few inst			
aizipup/aizip_ov	https://github.c	stable	Yamin Li, Wanming Ch	RISC	8	16	kintex-7-3	James Brake	138	6			318	###	14.7	0.17	3.0	128.3	IX		vhdl	1	cpu	asm	N	N	64K	64K	Y	16	4			1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst			
light8080	https://opencor	stable	Jose Ruiz, Moti Litoche	8080	8	8	arria-2	James Brake	154	6	1	247	147	###	14.7	0.33	9.0	58.9	IX		verilog	5	i80soc	Y	yes	N	N	64K	64K	Y					2007	2019	https://github.com	targeted to area, includes UART, inte	older versions have both VHDL & Verilog		
parwan		stable	Zainalabedin Navabi	accum	8	8	kintex-7-3	James Brake	157	6			435	###	14.7	0.33	4.0	228.5	X		verilog	16	par_beh	Y	yes	N	N	4K	4K	Y					1995	1997		2nd up in director	from VHDL: Analysis and Modeling of		
parwan		stable	Zainalabedin Navabi	accum	8	8	kintex-7-3	James Brake	161	6			76	###	14.7	0.33	4.0	38.8	X		vhdl	2	parwan	Y	yes	N	N	4K	4K	Y					1995	1997		2nd up in director	from VHDL: Analysis and Modeling of		
lipisi	https://github.c	stable	Martin Schoeberl	accum	8	8	cyclone4	Martin Schoe	162	4			162			0.17	1.0	167.0			scala	2	Y	yes	N	N	64K	64K	Y	9	3	16				2017	2019	https://github.com	goal is 100 LUTs, program mapped to	"Lipsi, a very tiny processor"	
avr8	https://opencor	stable	Mik Kovach	AVR	8	16	kintex-7-3	James Brake	174	6			418	###	14.7	0.33	1.0	792.2	X		verilog	1	rAVR	Y	yes	N	N	64K	64K	Y	17	4			2010	2010		Reduced AVR Core for CPLD	not a full clone, does c opencores page		
nocpu	https://github.c	beta	John Tzonevras	RISC	8	8	kintex-7-3	James Brake	175	6			243	###	14.7	0.33	1.5	306.1	X		verilog	5	stack	N	no	N	256	256	Y					4					minimal & complete		
8bit_chapman	http://www.ece	stable	Rob Chapman, Steven	forth	8	8	kintex-7-3	James Brake	176	6			313	###	14.7	0.33	1.0	245.5	ILX		vhdl	10	stack_pro	Y	N	256	256	Y	24				1998	1998		course work					
pacoBlaze	www.bleyer.org	mature	Pablo Kocik	picoBlaze	8	18	spartan-3	Pablo Kocik	177	4	1	117	117	###	14.7	0.33	2.0	109.1	X		verilog	18	pacoBlaze	Y	asm	N	256	2K	Y	57				2			2006			3 versions, behavioral coding	
picoBlaze	https://www.xil	stable	Ken Chapman	picoBlaze	8	18	spartan-3	James Brake	178	A			182	###	14.7	0.33	2.0	168.9	X		vhdl	1	cpu	asm	N	N	256	2K	Y					2003		https://en.wikiped	2 clocks/inst, no prog ROM	this is the original picoBlaze author			
mroell_cpu	https://bitbucke	stable	Matthias Roell	accum	8	8	kintex-7-3	James+added	185	6			357	###	14.7	0.33	1.0	637.1	X		vhdl	8	cpu	Y	asm	N				10				2014	2016		university course project				
tinyfpga	https://github.c	stable	Ken Jordan	accum	8	8	kintex-7-3	James Brake	185	6	1	175	175	###	14.7	0.33	3.6	86.9	X		vhdl	12	system		N	N	16	16	Y	10				2017	2017		educational 8-bit with 4-bit address	why use block RAM?			
ahmes	https://github.c	stable	Fabio Pereira	accum	8	8	kintex-7-3	James Brake	186	6			476	###	14.7	0.33	3.0	281.6	X	B	vhdl	3	ahmes		N	N	256	256	Y	15	1			2016	2017	http://embeddedsys	io/ahmes-a-simple-8-bit-cpu-	bare CPU with no RAM			
tisc	https://opencor	beta	Vincent Crabtree	accum	8	8	kintex-7-3	James Brake	195	6			87	###	14.7	0.33	1.0	147.1	X		vhdl	1	TISC		N	N	256	1K	Y					2			2009	2009		Tiny Instruction Set Computer	minimal accumulator machine
ssbcc		stable	Rodney Sinclair	forth	8	9	kintex-7	Rodney Sincl	196	6			474	###	14.7	0.33	2.0	797.9	ILX		verilog	3	core	Y	asm	N	Y	1K	8K	Y	41	3			2012	2020	https://github.com	Python program generates the Verilo	inst after branch/call/rtn always execs		
aizipup/aizip_pi	https://github.c	stable	Yamin Li, Wanming Ch	RISC	8	16	kintex-7-3	James Brake	198	6			375	###	14.7	0.17	2.0	157.9	IX		vhdl	1	cpu	asm	N	N	64K	64K	Y	16	4			1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst			
vhdl1	https://github.com/CGras	stable	Charles Grassin	accum	8	16	spartan3	Charles Grass	203	116	4		147	###	14.7	0.20	2.0				vhdl	6	computer	Y	asm	N	N	256	256	N	14				2017	2020	http://charleslaba	educational, very simple	case statement program		
complete 8bit	https://www.au	stable	Van-Lei Le	8	8	kintex-7-3	James+modif		208	6			1	260	###	14.7	0.33	3.0	137.5	X		vhdl	6	computer	N	N	96	128	Y					2016			bare core, prog size 4K to 64K	memory unit uses block RAM, IO ports pruned			
up1232	http://www.dte	stable	Santiago de Pablo	RISC	8	16	kintex-7-3	James Brake	220	6			244	###	14.7	0.33	3.0	122.0	X		vhdl	3	up1232a	N	N	64K	64K	Y	33	2	32				2000	2000		SMID in tree structure	description in source files		
non-von-1	https://www.ch	stable	Christopher Fenton	accum	8	8	kintex-7-3	James Brake	230	6			556	###	14.7	0.33	1.0	797.1			verilog	1	nonvontop		N	N	64		Y	30							A & B regs, instructions broadcast				
natalius 8bit	https://www.ch	beta	Fabio Guzman	RISC	8	16	kintex-7-3	James Brake	232	6	1	175	175	###	14.7	0.11	3.0	27.7	X		verilog	12	natalius_p	Y	asm	N	Y	256	2K	Y	29	8			2012	2012		return stack & register file	3 clocks/inst		
cosmac	https://github.c	beta	Eric Smith	1802	8	8	kintex-7-3	James Brake	244	6			270	###	14.7	0.33	1.0	365.5	X		vhdl	1	cosmac	Y	asm	N	N	64K	64K	Y	100	16			2009	2020		AKA COSMAC ELF of 1976	Fmax is for bare core, runs Camelforth		
1802-pico-basi	https://github.c	beta	Steve Teal	1802	8	8	zu-3e	James+area c	247	136	6	2	427	###	v21.1	0.33	12.0	47.6	LX		vhdl	6	pico_basi	Y	yes	N	N	64K	64K	Y	52	16			2016	2016	https://wiki.forth	VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, interrupts & DMA not imple		
nanoblaze	https://opencor	beta	Francois Corthay	picoBlaze	8	18	kintex-7-3	James Brake	247	6			169	###	14.7	0.33	2.0	113.2	X		vhdl	12	nanoblaze	asm		N	256	2K	Y					2015	2015		nanoblaze compatible, adjustable data width				
babyrisc	http://www.san	stable	John Ribble	RISC	8	16	zu-3e	James Vivado	249	6			286	###	v21.1	0.33	2.0	189.3	X		verilog	1	q55 mix	Y	yes	N	N	64K	64K	Y	15	8			1997	1999	http://www.sand	part of a three class course	memory rd/wt & ALU per clock		
mc165	http://www.mic	stable	Ted Fried	6502	8	8	arrix-7-3	Ted Fried	252	6	2	196	###	14.7	0.33	4.0	64.2	X		verilog	1	mc165	Y	yes	N	N	64K	64K	Y					2017	2021		microcoded, cycle exact	excellent micro-coding LUT counts			
fpga8 8bit up	http://www.fpg	stable	Van Loi Le	accum	8	8	kintex-7-3																																		

uP_all	opencores	status	author	style / clone	date	year	FPGA	report	com	LUTs	Diff	LUT	mem	blk	F	date	tool	MIPS	clk	KIPS	ver	src	#src	top	file	doc	tool	flg	pt	max	max	byte	#	adr	#	pip	start	last	secondary	note	comments		
folder	primary link									ALUT			mb	ram			ver	/inst	/s		code	files	file	doc	flg	pt	dat	inst	inst	addr	mod	reg	len	year	year	web link	worthy						
copyblaze	https://opencores.org/view/1000000000/1000000000	stable	Abdallah Ellbrahimi	picoblaze	8	18	kintex-7	James	missin	622		6		217	###	14.7	0.33	2.0	57.5	IX	vhdl	16	cp_cpybl	Y	asm	N	256	2K	Y							2011	2016		wishbone extras				
ez8	https://github.com/ez8	stable	Howard Mao	accum	8	16	kintex-7	James	replac	644		6		233	###	14.7	0.33	2.0	59.6	X	verilog	13	ez8_cpu	Y	yes	N	256	4K								2014	2014	http://zhehaomao.com/		not sure inferred RAM correct?			
free6502	http://web.archive.org/web/20190901000000/http://www.sparco.org/microcoded	stable	David Kessner	6502	8	8	kintex-7	James	Brakef	646		6		193	###	14.7	0.33	4.0	24.6	X	vhdl	5	free6502	Y	yes	N	64K	64K	Y								1999	2000					
open8_urisc	https://opencores.org/view/1000000000/1000000000	stable	Kirk Hays, Ishamlet	RISC	8	8	kintex-7	James	Brakef	691		6	1	263	###	14.7	0.33	1.0	125.6	X	vhdl	9	Open8	Y	yes	N	64K	64K	Y								2006	2023		accum & 8 regs, clone of Automation uRISC processor, in use			
t48	https://opencores.org/view/1000000000/1000000000	stable	Armin Laeuer	MCS-48	8	8	kintex-7	James	Brakef	738		4	1	59	###	14.7	0.33	4.0	6.6	IX	vhdl	70	t48_core	Y	asm	N	256	1K									2004	2022		T48 uController	used in several projects		
inst_list_proce	https://opencores.org/view/1000000000/1000000000	planning	Mahees Palve	accum	8	15	kintex-7	James	using	786		6	1	340	###	14.7	0.33	1.0	142.6	X	verilog	34	top	Y	yes	N	128	1K								2014			pipelined, state machine	UART, SPI & timer included			
ag_6502	https://opencores.org/view/1000000000/1000000000	beta	Oleg Odintsov	6502	8	8	kintex-7	James	Brakef	824		6		176	###	14.7	0.33	4.0	17.7	ILX	verilog	2	ag_6502	Y	yes	N	64K	64K	Y								2012	2012		verilog code generation, "phase level accurate"			
ag_6502	https://opencores.org/view/1000000000/1000000000	beta	Oleg Odintsov	6502	8	8	kintex-7	James	Brakef	824		6		176	###	14.7	0.33	4.0	17.7	ILX	verilog	2	ag_6502	Y	yes	N	64K	64K	Y								2012	2012		verilog code generation, "phase level accurate"			
system05	https://opencores.org/view/1000000000/1000000000	beta	John Kent, David Burn	6805	8	8	kintex-7	James	Brakef	834		6		204	###	14.7	0.33	4.0	20.2	X	Y	vhdl	10	System05	Y	yes	N	64K	64K	Y								2003	2009	http://members.optushome.com.au/ikekent/			
next80	https://opencores.org/view/1000000000/1000000000	stable	Nicola Dumitracu	280	8	8	kintex-7	James	Brakef	854		6		119	###	14.7	0.33	1.0	46.0	X	B	verilog	3	NextZ80C1	Y	yes	N	64K	64K	Y								2011	2019			claim of 700 LUTs in Spartan-3 probably wrong	
v6502	https://github.com/v6502	stable	Ryu Kojiro	6502	8	8	kintex-7	James	Brakef	868	131	6		250	###	14.7	0.33	3.0	31.7	X	vhdl	23	v6502	Y	yes	N	64K	64K	Y								2019	2020	https://opencores.org/view/1000000000/1000000000	6502 with extras: 16-bit stack pointer	www.youtube.com/watch?v=K3JH-f80E		
verilogbo8	https://hackada.com/projects/verilogbo8	alpha	Wenting Zhang	risc-v	8	8	kintex-7	James	Brakef	872	608	6		313	###	14.7	0.33	1.0	119.5	X	verilog	36	vvh	Y	yes	N	64K	64K	Y								2019	2019	https://github.com/verilogbo8	Game Boy in Verilog, both CPU (SM83) and	uses riscv_picrov32 core		
tinyvliw8	https://github.com/tinyvliw8	alpha	Oliver Stecklina	VLIW	8	32	kintex-7	James	Brakef	895		6		149	###	14.7	0.33	1.0	55.0	X	vhdl	19	syzsarch	Y	yes	N	Y	256	1	Y							2013	2020	https://github.com/tinyvliw8	tinyVLIW8 soft-core processor	uses riscv_picrov32 core		
gcp	https://opencores.org/view/1000000000/1000000000	stable	Kevin Pfister	68HC11	8	8	kintex-7	James	Brakef	925		A	1	127	###	14.7	0.33	4.0	11.3	I	vhdl	25	gator_upr	Y	yes	N	64K	64K	Y								2008	2011	https://www.mikmik.org/	top level is schematic			
ucupvhd1	https://github.com/ucupvhd1	stable	Reed Postfist	RISC	8	16	kintex-7	James	Brakef	933		6		118	###	14.7	0.33	2.0	20.8	X	vhdl	29	core	Y	asm	N	256	64K	Y	12	2	7					2016	2017	https://github.com/ucupvhd1	six tutorials on UCupVhd1	using muCpuV2_1 of 3 upwards compatible de		
ae18	https://opencores.org/view/1000000000/1000000000	beta	Shawn Tan	PiC18	8	16	kintex-7	James	Brakef	954	501	6		208	###	14.7	0.33	1.0	121.7	ILX	verilog	1	ae18_core	Y	yes	N	Y	4K	1M								2003	2009	https://hackada.com/projects/ae18	not 100% compatible	negative edge reset "clock"		
fluid_core	https://opencores.org/view/1000000000/1000000000	alpha	Azhnammoosa	RISC	8	12	kintex-7	James	Brakef	956		6		381	###	14.7	0.33	1.0	73.1	X	verilog	17	FluidCore	N	Y												2015	2015		data width adj., mem sizes adj.			
navre	https://opencores.org/view/1000000000/1000000000	stable	Sebastien Bourdeaudou	AVR	8	16	kintex-7	James	Brakef	990		6		207	###	14.7	0.33	1.0	69.0	ILX	verilog	1	softbus_n	Y	yes	N	64K	64K	Y	72							2	2010	2013	https://www.mikmik.org/	AVR clone, part of www.mikmik.org		
light52	https://opencores.org/view/1000000000/1000000000	beta	Jose Ruiz	8051	8	8	kintex-7	James	Brakef	1022		6	1	154	###	14.7	0.33	6.0	8.3	IX	Y	vhdl	8	light52_m	Y	yes	N	64K	64K	Y								2012	2018		targeted to balanced	~ 6 clocks/inst	
r8051	https://github.com/r8051	stable	Li Xingbin	8051	8	8	kintex-7	James	Brakef	1031		6	1	139	###	14.7	0.33	4.0	11.1	X	verilog	2	r8051	Y	yes	N	64K	64K	Y								2015	2019					
8Bit_piped_pr	https://opencores.org/view/1000000000/1000000000	stable	Mahees Sukhdeo Palve	RISC	8	16	kintex-7	James	Brakef	1049		6	1	370	###	14.7	0.33	1.0	116.4	X	verilog	28	top	Y													20	16	2013	2017	https://github.com/8Bit_piped_pr	uses Perl as assembler	use Perl to generate ROM file
pet_fpga	https://github.com/pet_fpga	stable	Thomas Skibo	6502	8	8	kintex-7	James	Brakef	1052		6		242	###	14.7	0.33	4.0	19.0	X	verilog	1	cpu6502	Y	yes	N	64K	64K	Y								2007	2011	https://github.com/pet_fpga	for Commodore PET			
ae18	https://opencores.org/view/1000000000/1000000000	beta	Shawn Tan	PiC18	8	16	kintex-7	James	Brakef	1084		A	1	207	###	14.7	0.33	1.0	63.1	ILX	verilog	1	ae18_core	Y	yes	N	Y	4K	1M								2003	2009	https://hackada.com/projects/ae18	not 100% compatible	negative edge reset "clock"		
68hc05	https://opencores.org/view/1000000000/1000000000	stable	Ulrich Riedel	6805	8	8	kintex-7	James	Brakef	1106	117	6		485	###	14.7	0.33	4.0	36.2	X	vhdl	1	6805	Y	yes	N	64K	64K	Y									2007	2009		68C05 & 68C08 very different Fmax		
68hc05	https://opencores.org/view/1000000000/1000000000	stable	Ulrich Riedel	6805	8	8	kintex-7	James	Brakef	1112		6		300	###	14.7	0.33	4.0	22.2	X	vhdl	1	6805	Y	yes	N	64K	64K	Y									2007	2009				
xmega_core	https://opencores.org/view/1000000000/1000000000	beta	Georgiuh Iulian	AVR	8	16	kintex-7	James	Brakef	1116		6		120	###	14.7	0.33	1.0	35.6	X	verilog	34	mega_cor	Y	yes	N	64K	128K	Y	72								2017	2018	https://git.morgothdsk.com/VERILO/VERILO	8 AVR cores, 4 sets LUT counts posted	https://git.morgothdsk.com/VERILO/VERILO	
cpu8080	https://opencores.org/view/1000000000/1000000000	stable	Scott Moore	8080	8	8	kintex-7	James	Brakef	1179		6		299	###	14.7	0.33	9.0	9.3	X	verilog	1	m8080	Y	yes	N	64K	64K	Y									2006	2016		includes VGA display controller, three variants		
a-z80	https://opencores.org/view/1000000000/1000000000	stable	Goran Devic	280	8	8	kintex-7	James	Brakef	1186		6		24	###	14.7	0.33	1.0	6.8	IX	verilog	24	z80_top	Y	yes	N	64K	64K	Y									2014	2020	https://github.com/a-z80	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spec	
tv80	https://opencores.org/view/1000000000/1000000000	mature	Guy Hutchison, Howar	280	8	8	kintex-7	James	Brakef	1207		6		182	###	14.7	0.33	3.0	16.6	IX	verilog	6	tv80n	Y	yes	N	64K	64K	Y									2004	2018	https://github.com/tv80	derived from Daniel Wallner's T80, ASIC implementations		
m16c5x	https://opencores.org/view/1000000000/1000000000	mature	Michael Morris	PiC16	8	14	kintex-7	James	Brakef	1217		4	3	60	###	14.7	0.33	1.0	16.3	X	Y	verilog	3	m16C5x	Y	yes	N	Y	256	4K	Y								2013	2014		SOC LUT count	
system11	https://opencores.org/view/1000000000/1000000000	alpha	John Kent, David Burn	68HC11	8	8	kintex-7	James	Brakef	1218		6		153	###	14.7	0.33	4.0	10.3	X	Y	vhdl	17	cpu11	Y	yes	N	64K	64K	Y								2003	2009	http://members.optushome.com.au/ikekent/	known bugs & untested instructions		
apple2fpga	http://www.cs.cmu.edu/~apple2fpga/	stable	Stephen A Edwards	6502	8	8	kintex-7	James	Brakef	1238	706	6		195	###	14.7	0.33	4.0	13.0	IX	Y	vhdl	19	de2_top	Y	yes	N	Y	64K	64K								2007	2022		emulation of Apple II computer	replaced Altera PLL with stub	
avrtinyv61core	https://opencores.org/view/1000000000/1000000000	beta	Andrews Hilvarsson	AVR	8	16	kintex-7	James	Brakef	1243		6		194	###	14.7	0.33	1.0	51.5	X	vhdl	1	mcu_core	Y	yes	N	64K	128K	Y	72							2008	2009					
ep8080	https://github.com/ep8080	beta	C.H. Ting	8080	8	8	kintex-7	James	Brakef	1276		6		184	###	14.7	0.33	9.0	5.3</																								

_up_all_soft folder	opencores or primary link	status	author	style / clone	data s inst	FPGA	repor ter	com ents	LUTs ALUT	Dff	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	SOC	src code	#src files	top file	doc	tool chai	fltg pt	Hav'd	max dat	max inst	byte adrs	# inst	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments									
18051		stable	Tony Givargis	8051	8	8	kintex-7-3	James Brakefi	2690		6	1	1	105	##	14.7	0.33	4.0	3.2	X	vhdl	9	18051_all	Y	yes	N	64K	64K	Y						1999	1999		author has book & course	Embedded System Design: A Unified Hardware									
dalton_8051	www.cs.ucr.edu	stable	Tony Givargis	8051	8	8	kintex-7-3	James Brakefi	2725		6	1	1	105	##	14.7	0.33	1.0	12.7	X	vhdl	7	18051_all	Y	yes	N	64K	64K	Y						1999	2003		ASIC										
atmega8_pong	https://fr.wikiv	stable	Juergen Sauermann	AVR	8	16	spartan-3	James	2767		4	1	10	53	##	14.7	0.33	1.0	6.3	X	Y	vhdl	37	avr_fpga	Y	yes	N	64K	64K	Y	17	4			2017	2017		several projects using avr core	uses Sauermann core									
atmega8_pong	https://fr.wikiv	stable	Juergen Sauermann	AVR	8	16	spartan-3	James	2898		4	1	11	53	##	14.7	0.33	1.0	6.0	X	Y	vhdl	37	pacman	Y	yes	N	64K	64K	Y	17	4			2017	2017		several projects using avr core	uses Sauermann atmega16 core									
mc8051	http://www.ore	stable	Helmut Mayrhofer	8051	8	8	kintex-7-3	James Brakefi	3022		6	1		83	##	14.7	0.33	4.0	2.3	X	vhdl	49	mc8051cd	Y	yes	N	256	64K	Y						1999	2013	www.oreganosys	fast 8051, version available with floating-point by David Lundgren										
c88	https://github.c	alpha	Daniell Bailey	accum	8	8	kintex-7-3	James Brakefi	3088		6	2		167	##	14.7	0.33	2.0	8.9	X	vhdl	25	C88	Y	asm	N	8	256	Y	10					2015	2015	https://www.you	only 8 memory locations	used 3658 Dff, doesn't infer block or LUT RAM									
ica	https://github.c	stable	John Cronin	RISC	8	32	kintex-7-3	James Brakefi	3287		6	3	3	157	##	14.7	0.33	1.0	15.8	IX	Y	verilog	17	soc	Y	asm	N											has VGA controller, plays Pong	altera memories									
cpu86	http://www.ht-lal	beta	Hans Tiggele	x86	8	8	kintex-7-3	James Brakefi	3421		6	1		127	##	14.7	0.17	2.0	3.1	X	Y	vhdl	23	cpu86_top	Y	yes	N	1M	1M	Y						2002	2018	http://www.ht-lal	8088 clone	ht-labs offers several uP cores								
mycpu	http://www.my	mature	Dennis Kuschel	accum	8	8	kintex-7-3	James Brakefi	3428		6	1		155	##	14.7	0.33	3.0	5.0	X	Y	vhdl	28	cpu_top	Y	Y	N	64M	64M	Y						2010	2023	http://myvnr.org	originally in TTL, avail. as a kit	my4th: micro-coded, bit serial, runs Forth								
z3	https://opencor	stable	Charles Cole	CISC	8	8	arria-2	James Brakefi	3495		A	2		141	##	q18.0	0.33	3.0	4.4	I	Y	verilog	3	boss	Y	Y	N	128K	128K	Y						2014	2014	http://len.wikiped	Infocom Z-Machine V3, youtube video	http://inform-fiction.org/zmachine/standards								
m2cpu	https://github.c	stable	Zakary Nafziger	cisc	8	8	max10	Zakary Nafzig	3504	1058		4		56	106	##	q22.1	0.33	6.0	1.7	I	Y	vhdl	27	m2cpu_top	Y	asm	N	64K	64K	Y	75	4	7			2016	2018		micro-coded 8-bitter with 75 instruct	Quartus project files, vga output							
cpu_basic	https://github.c	vhdlif	x86	8	8	cyclone-4	vhdlif		3558			4															N	64K	64K	Y	26		16			2020			32-bit CPU with x86 inst. format	readme has screen shots, very readable RTL								
rf6809	https://opencores.org	beta	Robert Finch	6809	8	8	artix-7	Robert Finch	4200		6		4	120	##	v21.2	0.33	4.0	2.4	X	Y	system v	21	rf6809	Y	yes	N	16M	16M	Y	44	13	8			2022	2022	http://www.finitu	Different from rtf6809: 24-bit adrs, or	targeted to LCMXO2280								
cpu65C02_true	https://opencor	stable	Jens Gutschmidt	6502	8	8	spartan-6	James	4794		6			47	##	14.7	0.33	4.0	0.8	X	Y	vhdl	8	core	Y	yes	N	64K	64K	Y						2008	2021		cycle accurate									
lattice6502	https://opencor	beta	Ian Chapman	6502	8	8	kintex-7-3	James Brakefi	4942		6			214	##	14.7	0.33	4.0	3.6	X	Y	vhdl	3	ghdl_proc	Y	yes	N	64K	64K	Y						2010	2010		targeted to LCMXO2280									
fpz8	https://opencor	stable	Fabio Pereira	Z8	8	8	cyclone-4	James Brakefi	5184		4	1	16		##	14.7	0.33	4.0		I	Y	vhdl	4	fpz8_cpu	Y	yes	N	Y	2K	16K	Y						2016	2016		Zilog Z8 encore (ez8) 8-bit core	Altera megafuncions (mem)							
rtf6809	https://github.c	alpha	Robert Finch	6809	8	8	kintex-7-3	James	7506		6	1	2	106	##	14.7	0.33	4.0	1.2	X	Y	verilog	4	rtf6809	Y	yes	N	4G	4G	Y	44	13	8			2012	2015	http://www.finitu	6809 with 32-bit "FAR" addressing	see also rtf6809 variant								
reverse-u16	https://github.c	stable	A.T.	Z80	8	8	cyclone-4	James Brakefi	11224		4		60		##	14.7	0.33	4.0		X	Y	vhdl	29	zxpoly	Y	yes	N	64K	64K	Y						2015			SOC project using T80, HDMI generat	retro Z80 based on T80 by Daniel Wallner								
mcp	http://vectorblo	stable	VectorBlox Computing	vect	8	8	zynq45-7	vectorblo	39856		6	64	81	175	##	v17.2	1.00	0.1	35.1						Y														2012	2017	http://www.ece.u	MCP Matrix Processor is a scalable sc	LUT count for 8 lanes with custom inst					
lem4_9	https://opencor	beta	James Brakefield	accum	4	9	kintex-7-3	James	1	stage	144		6	1	195	##	14.5	0.16	1.0	216.7	IX	Y	vhdl	2	lem1_9	Y	N	Y	32	2K	N	24						1	2016			binary & BCD digit addition, speed mode						
lem4_9ptr	https://opencor	beta	James Brakefield	accum	4	9	kintex-7-3	James	1	stage	151		6	1	151	##	14.5	0.24	1.0	240.0	IX	Y	vhdl	2	lem1_9ptr	Y	N	Y	512	2K	N	24						1	2016			binary & BCD digit addition, speed m4	4 index registers: (ix),(~ix),(ix++),(ix+off)					
lem4_9ptr	https://opencor	beta	James Brakefield	accum	4	9	zu-2e	James	1	stage	210		6	0	397	##	v20.1	0.24	1.0	453.5	IX	Y	vhdl	2	lem1_9ptr	Y	N	Y	512	2K	N	24						1	2016			binary & BCD digit addition, speed m4	4 index registers: (ix),(~ix),(ix++),(ix+off)					
mcs-4	https://opencor	alpha	Reece Pollack	4004	4	4	kintex-7-3	James Brakefi	228		6			376	##	14.7	0.16	4.0	66.0	X	Y	verilog	7	i4004		N	4K	4K	N								2012	2012		4004 was multi-chip	4004 CPU & MCS-4							
t400	https://github.c	stable	Arnim Laeuger	COP400	4	4	spartan-2	Arnim Laeueg	643		3	2	60				0.16	4.0	3.7	IX	Y	vhdl	36	t400_core	Y	yes	N	Y	64	1K	Y						2006	2009		implementation of National's 4-bit COP400 microcontroller								
tinycomputer	https://github.c	stable	Zoltan Pekic	accum	4	8	spartan3	James Brakefi	643	286	4			100	##	14.7	0.17	1.0	26.0	X	Y	vhdl	29	tinycompu	Y	N		256		20		16				2017			4-bit Up via 2901 slice & micro code	no data RAM memory								
jane_nn	https://github.c	stable	Suresh Devanathan	RISC	4	8	spartan3	James Brakefi	723		6			178	##	14.7	0.33	1.0	81.4	X	Y	vhdl	3	Processor Y				27		16						2002			neural network microprocessor, specialized registers									
sys_emz1001	https://github.c	stable	Zoltan Pekic	S2000	4	8	spartan3	Zoltan Pekic	1022	344	4				##	14.7	0.16			X	Y	vhdl	26	EMZ1001	Y	asm	N	Y	128	4K	59						2022	https://hackaday	recreation of Iskra EMZ1001 4-bit mid	no block ram? Picture of original chip								
lem1_9min	https://opencor	stable	James Brakefield	accum	1	9	kintex-7	James	1	stage	63		6	1	358	##	14.5	0.04	1.0	227.2	ILX	Y	vhdl	3	lem1_9mi	Y	asm	N	Y	64	2K	N	8	64		1	2003	2009		logic emulation machine								
lem1_9	https://opencor	alpha	James Brakefield	accum	1	9	kintex-7-3	James	1	stage	75		6	1	171	##	14.5	0.04	1.0	91.2	IX	Y	vhdl	2	lem1_9	Y	N	Y	32	2K	N	24					1	2016	2017		single bit at a time, absolute adrs							
lem1_9ptr	https://opencor	beta	James Brakefield	accum	1	9	kintex-7-3	James	1	stage	147		6	1	176	##	14.5	0.06	1.0	72.0	IX	Y	vhdl	2	lem1_9ptr	Y	N	Y	512	2K	N	24												2016			use speed opt, logic emulation machi	4 index registers: (ix),(~ix),(ix++),(ix+off)

113 # usable(beta, si	0	21	49	38	blank	570	##	533	##	9	78	verilog	272	non-blank	61
41 "B" or "X" of lim	0	594	572	a							561	vhdl	240	asm	93
MIPS/MHz Pro-rating for data size:				57	zu-3e						sys verilog	34	forth	7	DMIPS per clock for many microprocessors:
1-bit	0.04	16-bit	0.67	64-bit	2.00						proprietary	23			
4-bit	0.17	32-bit	0.80	Silicon Area equivalents							scala	4			
8-bit	0.33	24-bit	1.00	LUTs/DSP48	16:1						schematic	6			
12-bit	0.40	48-bit	1.50	LUTs/Block RAM	32:1										

Under the assumption that the core is capable of one instruction per clock

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_up_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "Torth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSem(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks / inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus, Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
fltg pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided

75	_paper_only	353	VHDL
60	educational	399	Verilog
25	_weak_start	51	System Verilog
8	up_cores	11	Spinal/Scala
5	in limbo	7	VHDL & Verilog
10	planning	3	MyHDL
52	simulation	36	proprietary
573	main+sim	13	other
521	net main	4	Schematics
644	total	877	total

418 designs with FOM (KIPS/LUT) results (some duplicates due to multiple FPGA runs)

385 designs with best FOM (likely true measure of # of usable designs)

[illegible]