

up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst type	FPGA	report ter	com ents	LUTs ALUT	Diff	LUT? mults	blk ram	F max	data ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc type	tool chain	fltg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pp e tes	start year	last revis	secondary web link	note worthy	comments		
Small soft core uP Inventory																																							
©2021 James Brakefield																																							
Opencore and other soft core processors																																							
totalcpu odess	https://opencor	alpha	Dmytro Senyakin	RISC	12n	12	kinext-7-3	James Brakef	229		6	1	1	149	##	14.7	0.33	3.0	71.7	X	verilog	10	cpu	CoreOneV	Y	asm	N	Y	4G	4G		16	2007	2009		data width 12 bits and up, no data memory			
ARM_Cortex_A	https://develop	ASIC	ARM	ARM A53	64	32	asic	Xilinx	6000		A			1500	##	14.7	1.00	0.5	1000		asic	2	arm_cpu	Y	yes	Y	4G	4G	Y	10	32	2018	2019	https://en.wikiped	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches			
legv8	https://github.c	stable	Warren Seto	A64	64	32	kinext-7-3	James Brakef	731		6	2	154	##	14.7	1.00	1.0	210.5	X	B	verilog	2	arm_cpu	Y	yes	N	Y	16E	16E	Y	32	2018	2019	https://github.co	coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A			
kcp33000	https://github.c	simulation	Samuel Falvo II	risc-v	64	32	kinext-7-3	James trimm	14563		6		175	##	14.7	2.00	1.0	142.9	X	B	verilog	4	polaris	Y	yes	N	Y	16E	16E	Y	32	2016	2017	https://github.co	kestrrel #3, basic 64-bit RISC-V	uses state machine RTL generator			
cray1	www.chrisfento	alpha	Christopher Fenton	CRAY1	64	16	kinext-7-3	James Brakef	13463		6	19	10	127	##	14.7	6.00	1.0	56.6	X	B	verilog	46	cray_sys	Y	yes	N	4M	4M	N	128	536	2010	2015	https://www.chri	homebrew Cray1	24-bit address registers		
fisc	https://github.c	stable	Miguel Santos	RISC	64	32	cyclone-4	James Brakef	5036		4	21	66	##	q18.0	2.00	1.0	26.1	I	system	13	fisc_core	Y	yes	Y	N	Y	85	6	32	5	2018	2018	http://www.archf	Flexible Instruction Set Computer	caches, VHDL & System-Verilog versions, altera			
fisa64	https://github.c	beta	Robert Finch	RISC	64	32	kinext-7-3	James Brakef	10404		6	12	7	65	##	14.7	1.50	1.0	9.4	X	verilog	1	FISA64	Y	N	Y	N	Y	85	6	32	5	2015	2015	http://www.archf	clone of Knuth's MMIX	need to use multi-cycle on mult		
forwardcom	https://github.com/Forwa	beta	Agner Fog	cisc	64	32	atrix-7	Agner Fog	12026		6		70	##	v20.1	1.00	1.0	5.8	X	system	18	top	Y	asm	Y	asm	Y	16Q	32K	Y	64	2016	2021	https://github.c	x86 like, complete ISA, MMX & vector	16-bit compressed inst, x86 adr modes			
fpammix	https://github.c	stable	Tommy Thorn	MMIX	64	32	aria-2	James Brakef	11605		A	8	10	94	##	q13.1	1.50	4.0	3.0	I	system	3	core	Y	yes	Y	Y	64Q	16Q	Y	256	288	2006	2014	https://en.wikiped	clone of Knuth's MMIX	micro-coded		
s1_core	https://opencor	stable	Fabrizio Fazzino etal	SPARC	64	32	kinext-7-3	James Brakef	52845		6	8	59	56	##	v14.1	2.00	1.0	2.1	IX	verilog	136	s1_top	Y	yes	N	4G	4G	Y	32	32	2007	2012	https://en.wikiped	reduced version of OpenSPARC T1	Vivado run			
senior-sagn-1	https://github.c	simulation	Niranjan Ramadas	RISC	64	32	kinext-7-3	James way t	135009		6	32	75	##	14.7	1.00	1.0	0.6	X	verilog	28	pipeline		N	Y	N	Y	Y	137	32	4-8	2012	2012	nrbamadas.appr	university ASIC project, read PDF	64-bit data paths, superscalar, branch analysis			
classic_HP_cal	https://github.c	stable	Brian Nemetz	accum	56	10	kinext-7-3	James Brakef	1750		6	3	233	##	14.7	0.17	10.0	2.2	X	vhdl	15	classichp	Y	asm	N	30	4K	N	40	7	2012	2012		processor & ROMs for HP-P55, 45 & 35	includes LED display driver & UART, for Papilio				
ks10	http://www.tec	alpha	Rob Doyle	PDP10	36	36	spartan-6	Rob Doyle	4427		6	15	50	##	14.7	1.00	2.0	5.6	X	verilog	39	esm_ks10	Y	yes	Y	N	N	N	N	40	7	2011	2014		36-bit accum & 18-bit adrs	ucf file, most tests pass			
mb-lite_plus	http://www.late	stable	Huib Arriens	uBlaze	32	32	kinext-7-3	James Brakef	244		6	2	319	##	14.7	1.00	1.0	1308	X	B	vhdl	34	tumbi	Y	yes	N	4G	4G	Y	32	2010	2012		Delft Un. Of Tech. course work	use inferred RAM				
microblaze	http://www.xil	stable	Xilinx	32	32	virtex ultr	Xilinx	563		6	1	682	##	14.7	1.00	1.0	1248	X	proprietary	4	proprietary		Y	yes	opt	Y	4G	4G	Y	86	32	3	2002	2013	https://en.wikiped	MicroBlaze MCS, smallest configurati	70 configuration options, MMU optional		
riscv_GRV1-phd	http://fpga.org	beta	Jan Gray	risc-v	32	32	virtex-u-2	Jan Gray	320		6		375	##	v16.4	1.00	1.0	1172	X	proprietary		Y	yes	N	4G	4G	Y	45	32	3	2015	2018	https://www.you	hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P				
ARM_Cortex_A	https://develop	ASIC	ARM	ARM A9	32	16	aria-2	altera	4500		A			1050	##	14.7	1.00	0.5	1000		asic	2	arm_cpu	Y	yes	Y	4G	4G	Y	80	16	10	2012	2012	https://en.wikiped	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches		
mips-cpu	https://github.c	alpha	Jeremiah Mahler	MIPS	32	32	kinext-7-3	James addvd	596		6	1	244	##	14.7	1.00	1.0	409.2	X	verilog	15	cpu	Y	yes	N	4G	4G	Y	32	5	2017	2017		Very early stage project, only implem	no outputs, missing im_ data.txt				
amic-0	https://github.c	stable	Alberto Moriconi	stack	32	8	zu-3e	James vivado	622	357		6		250	##	v21.1	1.00	1.0	401.9	X	vhdl	8	processor		Y	yes	N	4G	4G	Y	32	5	2017	2017	https://en.wikiped	based on mic-1 by Andrew Tanenbau	uCode, usually Java virtual machine		
11a32	www.excamera	stable	James Bowman	forth	32	32	kinext-7-3	James DFF ex	930		6			358	##	14.7	1.00	1.0	384.4	X	verilog	3	j1	Y	forth	N	64K	64K	Y	20	2	2006	2017	https://en.wikiped	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks			
riscv_niosv	https://github.c	stable	Intel	risc-v	32	32	aglex	Intel fastestes	1509	A	2	566	##	q213.1	1.00	1.0	375.2	I	proprietary		Y	yes	N	4G	4G	Y	32	5	2021	2021		Free license, smallest inst & data men	RV32IA spec, M20K for reg file, interrupts						
riscv_vexriscv	https://github.c	beta	Charles Papon	risc-v	32	32	artix-7	Charles Papon	481		6		346	##	0.52	1.00	374.1	X	scala	4	smallest	Y	yes	N	4G	4G	Y	32	5	2018	2018	https://riscv.org/2	performance #s for 8 configurations	"Briec" is SOC variant					
riscv_rudolf	https://github.c	beta	Jörg Mische	risc-v	32	32	kinext-7-3	Jörg Mische	545		6	200	##	1.00	1.00	367.0	ALMX	X	vhdl	4	pipeline	Y	yes	N	4G	4G	Y	32	5	2021	2021		RISC-V processor for real-time system	34-bit mult & divide					
riscv_picov32	https://github.c	beta	Clifford Wolf	risc-v	32	32	xcu3p3	Clifford Wolf	761		6		769	##	v16.2	1.00	3.0	336.8	X	Y	verilog	1	picov32	Y	yes	N	4G	4G	Y	32	2016	2020		minimal features, soc options	designed for minimum LUTs				
an-noc-mpsoc	https://opencor	mature	Aliреза Monemi	uBlaze	32	32	zu-3e	James vivado	1079		6	3	1	333	##	v21.1	1.00	1.0	308.9	X	Y	verilog	90	aEaMB_top	Y	yes	N	4G	4G	Y	32	2014	2019		choice of Im32, aeMB, mor1xx or or1	full system has network of cores			
cpugen	https://opencor	stable	Giovanni Ferrante	RISC	32	16	kinext-7-3	James Brakef	474		6		192	##	14.7	0.67	1.0	271.8	IX	vhdl	14	cpu	Y	asm	N	N	N	N	32	2003	2009		x86.exe generates VHDL RISC uP	using 16 bit example					
nios2	https://opencor	proprietary	Altera	Nios II	32	32	stratix-3	Altera consis	1020	A			290	##	q13.1	0.90	1.0	255.9	I	proprietary		Y	yes	opt	Y	4G	4G	Y	32	2004	2004		fltg-pt, caches & MMU options	Nios II/F: fastest version, DMIPS adj, 2.15 Core!					
aeMB	https://opencor	beta	Shawn Tan	uBlaze	32	32	zu-3e	James vivado	997	434		6	3	250	##	v21.1	1.00	1.0	250.8	ILX	verilog	7	aeMB_con	Y	yes	N	4G	4G	Y	32	2004	2009		not 100% compatible	in debug, no comments, mostly in simulation				
xthundercore	http://forum.ga	alpha	majordomo	RISC	32	32	kinext-7-3	James Brakef	793		6	2	193	##	14.7	1.00	1.0	243.7	X	vhdl	49	xtc	Y	yes	N	Y	4G	4G	Y	16	5	2014	2014	http://www.xthun	Gadget Factory Forum thread	in debug, no comments, mostly in simulation			
opc-opc7cpu	https://github.c	stable	revaldinh	RISC	32	16	kinext-7-3	James Brakef	624		6		303	##	14.7	1.00	2.0	242.8	X	verilog	2	opc7cpu	Y	asm	N	1M	1M	N	32	5	16	2017	2019	https://revaldinh	OPC7 32bit, based on OPC5LS, more	see hackaday One Page Computing Challenge			
mbilite	https://github.c	stable	Tamar Kranenburg	uBlaze	32	32	kinext-7-3	James Brakef	941		6	2	227	##	14.7	1.00	1.0	240.9	IX	vhdl	18	core_wb	Y	yes	N	4G	4G	Y	86	32	2009	2017		not all instructions implemented	moved everything to work library				
11b_16	www.excamera	stable	James Bowman	forth	32	32	kinext-7-3	James DFF ex	1588		6		355	##	14.7	1.00	1.0	223.4	X	verilog	3	j1	Y	forth	N	64K	64K	Y	20	2	2006	2017		uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks				
riscv_orca	https://github.c	beta	VectorBlox	risc-v	32	32	stratix-5	vectorblox	1082	A	?	244	##	14.7	0.98	1.0	221.0	I	vhdl	13	orca	Y	yes	N	4G	4G	Y	32	2016	2017		*, /, fltg-pt all optional	RV32IM						
riscv_dark	https://github.c	beta	Marcelo Samsoniuk	risc-v	32	32	kinext-7-3	Marcelo Sam	1000		6		220	##	v20.1	1																							

uP_all	opencores	status	author	style	data	bits	FPGA	report	com	LUTs	Dff	LUT?	mults	blk ram	F	max	tool	MIPS	clk	KIPS	ven	SOC	src	#src	top file	doc	tool	flg	pt	max dat	max inst	byte	#inst	adr	#	reg	pip	start	last	secondary web	note worthy	comments	
folder	or primary link			/ clone	data	bits		report	com	LUTs	Dff	LUT?	mults	blk ram	F	max	tool	MIPS	clk	KIPS	ven	SOC	src	#src	top file	doc	tool	flg	pt	max dat	max inst	byte	#inst	adr	#	reg	pip	start	last	secondary web	note worthy	comments	
risc0	https://sourceforge.net/projects/risc0/	beta	Niklaus Wirth	RISC	32	32	kintex-7	James Brakel		1186			6	4	6	110	##	14.7	0.67	1.0	61.9	X	verilog	8	RISC0	Y	yes	N	4G	4G	Y							2011				minimalist Wirth, education tool	
altor32_lite	https://opencores.org/view/altor32_lite	stable	Ultra Embedded	OpenRISC	32	32	kintex-7	James Brakel		1928			6		236	##	14.7	1.00	2.0	61.3	ILX	verilog	7	altor32	Y	yes	N	Y	4G	4G	Y							2012	2014	https://opencores.org/view/altor32_lite	simplified OpenRISC 1000, no pipeline	xilinx S3 primitives	
softpc	https://opencores.org/view/softpc	stable	Michael S	Nios II	32	32	cyclone-1	Michael block		613			4	1	180	##	q17.1	1.00	5.0	58.9	X	vhdl	13	nios2ee	Y	yes	opt	Y	4G	4G	Y				32			2019				nines variations in attempt to improve	16-bit ALU
opencsacle	http://www.lirmm.fr/ADAC	stable	Lyonel Barthe	uBlaze	32	32	spartan-3	Lyonel Barthe		1563			4		91	##	112.1	1.00	1.0	58.2	X	Y	vhdl	26	sb_core	yes	yes	N	4G	4G	Y	86			32	5	2010	2012	www.lirmm.fr/ADAC	No secretblaze	data is for single secretblaze		
secretblaze	http://www.lirmm.fr/ADAC	beta	Lyonel Barthe	uBlaze	32	32	spartan-3	Lyonel Barthe		1563			4		91	##	112.1	1.00	1.0	58.2	X	Y	vhdl	26	sb_core	yes	yes	N	4G	4G	Y	86			32	5	2010	2012	www.lirmm.fr/ADAC				
or1k	https://opencores.org/view/or1k	stable	Julian Barthe, Stefan K	OpenRISC	32	32	kintex-7	James Brakel		3299			6	3	3	189	##	14.7	1.00	1.0	57.3	ILX	verilog	39	mor1kx	Y	yes	N	M	4G	4G	Y				32	2001	2018	https://opencores.org/view/or1k	no longer supported, see mor1kx	cappuccino		
laticemico32	http://www.latt.com	stable	Yann Sionmeun, Mich	LM32	32	32	arria-2	James Brakel		2166			A	4	30	149	##	q13.1	0.80	1.50	55.0	ILX	verilog	24	lm32_cpu	Y	yes	N	Y	4G	4G	Y				32	6	2006	2017	https://opencores.org/view/laticemico32	optional data & inst caches	Diamond3.10; see lm32 & misc folders	
yari	https://github.com/yari	stable	Tommy Thorn	MIPS	32	32	kintex-7	James Brakel		3610			6	15	189	##	14.7	1.00	1.0	52.3	X	Y	verilog	8	top	Y	yes	N	2M	2M	Y				32	2004	2008	https://github.com/yari	subset of MIPS R3000				
mips32	https://opencores.org/view/mips32	stable	Jim Jifang	MIPS	32	32	kintex-7	James Brakel		3696			6	8	192	##	v17.4	1.00	1.0	52.0	X	verilog	7	pipelined	Y	yes	Y	yes	Y	4G	4G	Y				32	5	2017				vivado project	"classic MIPS"
oberon_sdram	https://projectoberon.org	beta	Nicolas Dumitrache	RISC	32	32	kintex-7	James Brakel		2103			6	1	104	##	14.7	1.00	1.0	49.5	X	verilog	16	risc5	Y	yes	Y	yes	Y	4G	4G	Y				16	2013	2017	https://github.com/oberon-sdram	minimalist Wirth, part of Project Oberon	modified to use DRAM, serial mult		
moxielite	https://github.com/moxielite	stable	Antony Green	RISC	32	32	kintex-7	James Brakel		3159			6	3	152	##	14.7	1.00	1.0	48.0	X	vhdl	11	moxielite_wb	Y											16	2009	2017	https://github.com/atgreen/moxie-cores	2016 version gives same results as 2006 version	code for cache & mmu incomplete		
table888	https://github.com/table888	alpha	Robert Finch	RISC	32	16	kintex-7	James Brakel		5756			6	9	6	137	##	14.7	2.00	1.0	47.6	X	verilog	3	table888	Y	yes	N	4G	4G	Y	130			8	5	2015	2020	https://github.com/table888	2016 version gives same results as 2006 version	uses ZIP CPU		
s60sc	https://opencores.org/view/s60sc	stable	Dan Gisselquist	RISC	32	32	spartan-6	James Brakel		2820			6	1	103	##	14.7	1.00	1.0	47.3	X	Y	verilog	31	toplevel	Y	yes	N	N	4G	4G	Y	20			32	2014	2020	https://github.com/s60sc	subset of MIPS R3000			
risc_potato	https://github.com/risc_potato	beta	Kristian Skovdal	risc-v	32	32	kintex-7	James Brakel		2467			6	1	116	##	14.7	1.00	1.0	47.1	X	B	vhdl	24	pp_core	Y	yes	N	N	4G	4G	Y	30			32	2014	2020	https://github.com/risc_potato	risc-v interger only, no mult	"rocket-core" version at risc.org		
coen_316_cpu	https://github.com/coen_316_cpu	alpha	G.K Vvann Monroy	RISC	32	32	kintex-7	James Brakel		897			A	4	127	##	14.7	1.00	3.0	47.0	X	vhdl	8	cpu_dp	Y	yes	N	32	32	N	20			32	2018	2018	https://github.com/coen_316_cpu	MIPS based, simulation DO files, I&D	very small caches do not infer any RAM				
qrics32	https://opencores.org/view/qrics32	alpha	Viacheslav	RISC	32	32	arria-2	James Brakel		3075			A	4	144	##	q13.1	1.00	1.0	46.9	I	system v	8	qrics32	Y	yes	N	4G	4G	Y				32	4	2010	2011	https://github.com/qrics32	qrics32 wishbone compatible risc core	for PhD thesis			
ecoc32	https://opencores.org/view/ecoc32	stable	Hellwing Geisse	RISC	32	32	kintex-7	James Brakel		2339			6	1	160	##	14.7	1.00	1.5	45.5	ILX	Y	verilog	14	cpu	Y	yes	N	512M	256M	Y	61			32	2003	2014	homepages.thm.de	MIPS like, slow mul & div				
storm_soc	https://opencores.org/view/storm_soc	beta	Stephan Nolting	ARM7	32	32	kintex-7	James Brakel		3514			6	3	4	159	##	14.7	1.00	1.0	45.2	X	Y	vhdl	40	storm_top	Y	yes	N	4G	4G	Y				32	8	2012	2015	https://github.com/storm_soc	STORM SOC	cache & no peripherals	
fisa32	https://github.com/fisa32	beta	Robert Finch	RISC	32	32	kintex-7	James Brakel		3479			6	3	2	152	##	14.7	1.00	1.0	43.7	X	verilog	1	FISA32	Y	yes	N	Y							32	2014	2015	https://github.com/fisa32	2016 version gives same results as 2006 version	code for cache & mmu incomplete		
temlib	http://temlib.org	stable	SPARC	RISC	32	32	kintex-7	James Brakel		2579			6	32	111	##	14.7	1.00	1.0	43.1	X	Y	vhdl	48	mmu_simple	Y	yes	N	4G	4G	Y				64	2013	2015	https://github.com/temlib	2016 version gives same results as 2006 version	uses ZIP CPU			
aor3000	https://opencores.org/view/aor3000	beta	Aleksander Osman	MIPS	32	32	zu-3e	James Brakel		2520			6	4	8	175	##	v21.1	1.00	1.0	41.8	ILX	verilog	19	aor3000	Y	yes	N	4G	4G	Y				32	5	2014	2015	https://opencores.org/view/aor3000	copywrite: experimental use	has caches		
vscale	https://github.com/vscale	stable	UC Berkeley	risc-v	32	32	kintex-7	James Brakel		3072			6		127	##	14.7	1.00	1.0	41.2	X	verilog	23	vscale_core	Y	yes	N	4G	4G	Y				32	2016	2017	https://github.com/vscale	MIPS R3000A compatible, has MMU	moved declarations forward				
aquarius	https://opencores.org/view/aquarius	stable	Thorn Alftch	SuperH-2	32	16	zu-3e	James Brakel		3563	1384		6	2	16	147	##	v21.1	1.00	1.0	41.2	ILX	verilog	21	top	Y	yes	N	4G	4G	Y				32	2015	2015	http://Opf.org/cd	risc-v RV32IM vscale processor, depr	deprecated: not up to date (risc-v)			
ambster	https://opencores.org/view/ambster	stable	Conor Santfort	ARM7	32	32	zu-3e	James Brakel		3105	1857		6	10	168	##	v21.1	0.75	1.0	40.7	ILX	verilog	25	a23_core	Y	yes	N	4G	4G	Y	80			16	3	2010	2017	https://en.wikipedia.org/wiki/ambster	no MMU, shared cache	Project seems to have stalled			
bst-cpu	https://opencores.org/view/bst-cpu	stable	Yichun Ma	RISC	32	32	arria-2	James Brakel		1439			A	2	58	##	q18.0	1.00	1.0	40.2	I	verilog	26	sc_computer	Y	yes	N	4G	4G	Y				32	2016	2016	https://opencores.org/view/bst-cpu	learning, single cycle up					
minimips	https://opencores.org/view/minimips	stable	Samuel Hangout	RISC	32	32	kintex-7	James Brakel		2939			6	8	118	##	14.7	1.00	1.0	40.1	X	vhdl	12	minimips	Y	yes	N	N	4G	4G	Y				32	5	2004	2018	https://opencores.org/view/minimips	based on MIPS I			
cast_ba22	http://www.cast-project.org	proprietary	CAST Inc	RISC	32	16	spartan-6	CAST Inc		1800			6	32	72	##	14.7	1.00	1.0	40.0	X	proprietary			Y	yes	Y	yes	N	4G	4G	Y				32				Cast has up lated IP	several versions, FPGA kits		
riscv_lattice	https://www.lattice.com	stable	Lattice Semi	risc-v	32	32	machXO3	Lattice Semi		1507			4	4	60	##	14.7	1.00	1.0	39.8	L	Y			Y	yes	N	4G	4G	Y				32	5	2021	2021	https://www.lattice.com	RV32I ISA, 5 stage pipeline, configured & generated using Lattice Propel				
plasma	https://opencores.org/view/plasma	stable	Steve Rhoads	MIPS	32	32	kintex-7	James Brakel		2462			6	3	97	##	14.7	1.00	1.0	39.5	X	vhdl	22	plasma	Y	yes	N	4G	4G	Y				32			2001	2021	https://opencores.org/view/plasma	wide outside use, opencores page has listed related publications			
supersmall	http://www.eec.upr.edu	stable	Michael Ritchie	RISC	32	32	stratix-3	Michael Ritchie		207			A	2+8	126	##	q9.0	1.00	16.0	38.1	I	verilog			Y	yes	N	4G	4G	Y				2005	2009	https://opencores.org/view/supersmall	2-bit serial, Mostly MIPS-I compliant	Copyright 2005,2006,2009 Jonathan Rose, and core project					
mipsr2000	https://opencores.org/view/mipsr2000	stable	Lazaridis Dimitris	MIPS	32	32	kintex-7	James Brakel		1971			6	4	6	71	##	14.7	1.00	1.0	36.2	X	vhdl	35	Dm	Y	yes	N	4G	4G	Y				32	5	2012	2016	https://opencores.org/view/mipsr2000	supports almost all instructions of mips			
or1200_hb	https://opencores.org/view/or1200_hb	stable	Stefan Tobias	OpenRISC	32	32	cyclone-5	Strauf J		5602			6		185	##	14.7	1.00	1.0	33.1	X	Y	verilog	39	or1200_ic	Y	yes	Y	M	4G	4G	Y				32	2010	2013	https://opencores.org/view/or1200_hb	3 slot barrel version of OR1200	numbers from peripheral paper		
riscv_neorv32	https://github.com/riscv_neorv32	stable	Stephan Nolting	risc-v	32	32	victor-e	Stephan Nolting		948			4		111	##	q19.1	1.00	4.0	32.7	AL	Y	vhdl	25	neorv32	Y	yes	N	4G	4G	Y				32	2020	2021	https://opencores.org/view/riscv_neorv32	very well documented, customizable	many peripherals, LUT counts for all variants			
ecoc32f	https://github.com/ecoc32f	stable	Stefan Kristiansson	RISC	32	32	kintex-7	James Brakel		3845			6	3	4	123	##	14.7	1.00	1.0	32.1	X	verilog	12	ecoc32f	Y	yes	N	512M	256M	Y	61			32	6	2014	2014	https://github.com/ecoc32f	pipelined version of the ecoc32 CPU	cache & mmu		
riscv_vanilla	https://github.com/riscv_vanilla	verified	Ben Marshall	risc-v	32	32	arrix-7	Ben Marshall		2422			6		150	##	14.7	1.00	2.0	31.0	X	verilog	26	rv_cpu_a	Y	yes	N	4G	4G	Y				32	5	2019				"toy" 5 stage RISC-V CPU, implementing the rv32imc			
dlx_chiara	https://github.com/dlx_chiara	stable	Alessandro Di Chiara	DL																																							

_up_all_soft folder	opencores or primary link	status	author	style / clone	data date	inst date	FGPA	repor ter	com ents	LUTs ALUT	DFF Diff	mults	bik ram	F max	tag size	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	u code	tool chai	flg pt	max dat	max inst	max adrs	# inst	adr mod	# reg	pp e	start year	last rev	secondary web link	note worthy	comments				
spartanMC	http://www.spa	stable	Falk Hassler	RISC	18	18	kintex-7-3	James Brakef	853			6	1	2	120	##	14.7	0.87	1.0	94.6	X	Y	verilog	38	spartanm	Y	asm	N	64K	64K	N	23		16		2012	2014		SPARC like register windows			
chad	https://github.com/brad	stable	Brad Eckert	RISC	18	18	zu-3e	James vivado	2196	2211	6		5	2	250	##	v21.1	0.60	1.0	91.1	X	MILM	verilog	33	mcu_arby	Y	yes	N	64K	64K	N	23		16		2021	2021		verilog, f & c code; fpga project files			
pdp1	https://opencor	alpha	Yann Vernier	PDP11	18	18	spartan-3	James Brakef	1390		4		6	138	##	14.7	0.50	10.0	5.0	X		vhdl	15		Y	yes	N	4K	4K	Y	28				2011	2017	http://pdp-1.com	PDP-1 driven from MIT TX-0	uses Minimal UART from opencores			
verilog-harvard pumpkin	https://github.com/Steve	accum	Jae-Won Chung	RISC	16	16	zu-3e	James multi-	171		6		357	##	v21.1	0.67	1.0	1399	X		vhdl	5	cpu01	Y	N	N	####	####	N	23	4			2019	2019		single cycle CPU that has an IPC of 1					
lieros	https://opencor	stable	Martin Schoeberl	accum	16	16	spartan-6	Martin Schoe	112		6		182	##	v21.2	0.67	2.0	1261			vhdl	5	hella_wor	Y	asm	N	4K	4K	Y	14				2020	2020		scalable, 16-bit, 16 instruction soft CF	short LUT RAM inferred (small size)				
J1	www.excamera	stable	James Bowman	forth	16	16	zu-2e	James area o	253		6		1	336	##	v20.1	0.80	1.0	1061	X		vhdl	1	j1	Y	forth	N	64K	64K		20			2	2	2008	2020	https://github.com	256 word data RAM, PIC like	short LUT inst ROM		
Lutiac		custom	David Galloway, David	reg	16	NA	stratix-4	David Gallow	140		4	4	198				0.67	1.0	947.6			vhdl & verilog					64	64	N	64	32	3		2010	2010	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks				
hamblen_scom	http://hamblen	stable	James O. Hamblen	accum	16	16	cyclone-1	James altera	80		4		1	204	##	q18.0	0.67	2.0	852.7			verilog	1	scomp		N	256	256	N	4				2008	2008	http://hamblen.e	no inst mem: small state machine, ~200 inst op	tiny ed, high IO count				
IDEA	https://github.com/brad	alpha	Hui Yan Cheah et al	RISC	16	32	virtex-6	Liu Chi unabl	321		6	1	2	405	##	13.2	0.67	1.0	845.3	X		verilog	22	cpu_top	Y	yes	N	64K	64K	N	24	32	9	2011	2016	https://github.com	uses DSP slice in barrel mode for ALU	from GitHub, rq'd NOPs lower actual results				
octavo	http://fpgacpu.c	beta	Charles LaForest	reg	16	16	stratix-4	Charles LaFor	500		4	1		550			0.67	1.0	737.0			verilog	18	Octavo	Y	asm	N	64K	64K	N	14	16	10	2012	2019	https://github.com	8 core barrel, adjustable data width	~= performance across word sizes, no call/rtn i				
cpu16	http://www.ultr	stable	C.H. Ting	forth	16	5	kintex-7-3	James Brakef	347		6			364	##	14.7	0.67	1.0	702.1	X		vhdl	1	cpu16	Y	N	64K	64K	N	28				2000	2000		P16 in VHDL	CPU24.vhd with width=16				
p16b		beta	C.H. Ting	forth	16	5	kintex-7-3	James case c	367		6			355	##	14.7	0.67	1.0	648.1	X		vhdl	1	cpu16	Y	asm	N	64K	64K	N	28				2000	2000		part of eForth?	data width can be expanded			
xr16	https://github.c	stable	Jan Gray	RISC	16	16	kintex-7-3	James Brakef	273		6			263	##	14.7	0.67	1.0	644.8	X		verilog	4	xr16	Y	N	64K	64K	N		16			1999	2001		handcrafted instruction set	tool FPGA P&R, speed mode better				
dsputa16	http://www.DT	stable	Santiago de Pablo	DSP	16	16	kintex-7-3	James Brakef	332		6			317	##	14.7	0.67	1.0	640.7	X		verilog	1	dsputa16	asm	N	Y	256	4K	Y	40	16			2001	2004	www.1-core.com	16 bit data memory, 24 bit reg	broken web link			
J1a	http://www.excamera	stable	James Bowman	forth	16	16	kintex-7-3	James DFF ex	518		6			412	##	14.7	0.80	1.0	636.1	X		verilog	3	j1	Y	forth	N	64K	64K	N	20	2	2006	2017	https://github.com	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks					
s16x4a	https://github.c	stable	Samuel Falvo II	forth	16	4	kintex-7-3	James Brakef	514		6			476	##	14.7	0.67	1.0	620.7	X		verilog	1	s16x4a	Y	N	64K	64K	Y	12				2012	2017		kestrel #2, byte & word data	derived from Myron Plichota's design (stream				
msl16		beta	Philip Leong, Tsang, Le	forth	16	4	kintex-7-3	James Brakef	303		6			256	##	14.7	0.67	1.0	566.4	X		vhdl	13	cpu	Y	asm	N	256			16				2001	2001		CPLD prototype				
msic16	https://github.com/Steve	accum	Steve Tale	accum	16	16	zu-3e	James Brakef	197	78	6			500	##	v21.2	0.22	1.0	558.4	X		vhdl	1	misc	Y	yes	N	64K	64K	N	10				2021	2021		16-bit minimal CPU which only has a single instruction 'mov'				
xucpu	https://opencor	stable	Jurgen Defurne	RISC	16	16	spartan-6	James Brakef	356		6		1	187	##	14.7	1.00	1.0	524.8	X		vhdl	25	system_4k			4K	4K						2015	2017		Experimental Unstable CPU					
streamer16	http://www.ultr	stable	Myron Plichota	forth	16	3	kintex-7-3	James Brakef	143		6			417	##	14.7	0.20	1.2	485.6	X		vhdl	8	streamer	Y	yes	N	64K	64K	N	8	2			2001	2001	http://www.3.sym	MIPS/inst reduced	2nd web adn non-functional			
atlas_core		beta	Stephan Nolting	RISC	16	16	zu-3e	James vivado	611	285	6	1		333	##	v21.1	0.80	1.0	434.6	IX		vhdl	8	ATLAS_CP	Y	asm	N	Y	64K	64K	Y	80	8			2013	2015		ARM thumb like inst set	ARM thumb like inst set		
fpga4_mips16	http://www.fpg	beta	John Lei Le	RISC	16	16	kintex-7-3	James Brakef	369		6			200	##	14.7	0.67	1.0	363.1	X		verilog	8	mips_16	Y	N	65K	65K		13	8			2017	2017		educational, no block RAM inferred	same prog & data mem and alu as mips16_16				
micro16b	http://members	beta	Van Kent	accum	16	16	zu-3e	James Brakef	205		6			434	##	14.7	0.33	2.0	349.0	X		vhdl	1	u16bcpu	Y	asm	N	64K	64K	Y	8				2002	2008	http://members.c	very limited inst set	MIPS/cik adj'd, 2 ciks/inst			
alwcpu	https://opencor	alpha	Andreas Hilvarsson	RISC	16	16	kintex-7-3	James Brakef	377		6			194	##	14.7	0.67	1.0	345.5	ILX		vhdl	7	top_pme	Y	asm	N	64K	64K	Y	8	16			2009	2010		lightweight CPU	maximal features			
ris_core_i	https://opencor	planning	Manuel Imhof	RISC	16	16	kintex-7-3	James Brakef	349		6	1		256	##	14.7	0.67	3.0	336.8	X		vhdl	13	CPU	Y	asm	N	1K	1K			8	4	2001	2009		Havard arch, thesis project	derived clocks: estimated derating				
ncore	https://opencor	alpha	Stefan Istvan	accum	16	8	kintex-7-3	James Brakef	223		6			105	##	14.7	0.67	1.0	316.3	X		verilog	3	nCore	Y	N	128K	64K		16	16			2006	2018		This is a little-less processor core					
raptor16	www.spacewire	stable	Steve Hayward	CISC	16	16	kintex-7-3	James Brakef	590		6			319	##	14.7	1.40	2.7	280.2	X		vhdl	1	raptor16	Y	yes	N	64K	64K	N					2004	2004		8 data & 8 adr regs	no multiply, 8 adr modes			
dgb16	see FISA64	stable	Robert Finch	RISC	16	16	kintex-7-3	James Brakef	780		6			313	##	14.7	0.67	1.0	269.0	X		verilog	1	dbg16	Y	N	Y								8			2014	2014	https://github.com	inside FISA64 project	debug up for fisa64
yafc	https://github.c	beta	Tim Wawrzynczak	forth	16	16	kintex-7-3	James Brakef	617		6	4	24	247	##	14.7	0.67	1.0	268.5	X		vhdl	20	cpu	asm	N	Y	8K	8K		26				2014	2014		influenced by J1, F16 & C18				
diogenes	https://opencor	beta	Fekknhiher	RISC	16	16	kintex-7-3	James Brakef	807		6	1		297	##	14.7	0.67	1.0	246.3	X		vhdl	11	cpu	Y	asm	N	1K								2008	2009		"student RISC system"			
sayeh_process	https://opencor	stable	Alireza Haghdoust, Arr	RISC	16	8	kintex-7-3	James Brakef	479		6	1	164	##	14.7	0.67	1.0	229.7	X		verilog	13	Sayeh	Y	N	64K	64K						32			2008	2009	https://github.com	haghdoust.persiangig.com	simple RISC		
opc3pcpu	https://opencor	stable	revaldinho	accum	16	16	zu-3e	James reduc	174		6			526	##	14.7	0.30	4.0	226.9	X		verilog	2	opc3cpu	Y	asm	N	64K	64K	N	13	3			2017	2019	https://revadinh	OPC3 16-bit OPC1, for XC95144 CPLD	see hackaday One Page Computing Challenge			
moncky	https://github.com/big-ba	stable	Kris Demuneyk	RISC	16	16	zu-3e	James no me	768	280	6			250	##	v21.1	0.67	1.0	218.1	X		X	verilog	36	Moncky3	Y	yes	N	64K	64K	N	32	16			2020	2021	https://hackaday	bare CPU			
table887	https://github.c	alpha	Robert Finch	RISC	16	16	kintex-7-3	James Brakef	643		6	2		208	##	14.7	0.67	1.0	217.1	X		verilog	2	table887	Y	N	64K	64K	N	28	8			2014	2016		Included with Table888 source code					
ep16	https://github.c	beta	C.H. Ting	forth	16	5	kintex-7-3	James Brakef	837		6			254	##	14.7	0.67	1.0	203.6	X		vhdl	5	ep16.vhd	Y	yes	N	32K	32K	N	32				2005	2012		PDF files	initialized Lattice memory blocks			
pancake	https://people.e	stable	Bruce Land	stack	16	5	kintex-7-3	James bypass	422		6	1	1	128	##	14.7	0.67	1.0	194.8	X		verilog	7	del2_minik	Y	yes	N	4K	4K	Y	8				2013	2015	http://www.cs.hi	The Pancake Stack Machine derived f	5-bit instructions			
atlas_2K	https://opencor	beta	Stephan Nolting	RISC	16	16	zu-3e	James vivado	1221	1160	6	1	5	262	##	v21.1	0.80	1.0	171.4	ILX		vhdl	19	ATLAS_2K	Y	asm	N	Y	64K	64K	M	80	8			2010	2014		ARM thumb like inst set	ARM thumb like inst set		
yasep	https://hackada	alpha	Yann Guidon	RISC	16	32	kintex-7-3	James reduc	632		6			215	##	114.7	1.00	2.0	170.0	AX		vhdl	3	microYACE	Y	asm	N	2G	2G		51	16			2005	2018	www.youtube.com	JavaScript generated VHDL, revisions ongoing	see hackaday One Page Computing Challenge			
opc3pcpu	https://opencor	stable	revaldinho	RISC	16	16	kintex-7-3	James Brakef	450		6			222	##	14.7	0.67	2.0	165.4	X		verilog	2	opc6cpu	Y	asm	N	64K	64K	N	27	4	16		2017	2019	https://github.com	OPC6 based on OPC5LS, more inst	see hackaday One Page Computing Challenge			
b16	http://www.bernd-pa	stable	Bernd Paysan	forth	16	5	spartan-6	James Brakef	554		6			134	##	14.7	0.67	1.0	161.7	IX		verilog	15	b16	Y	yes	N	64K	64K	N												

_up_all_soft folder	opencores or primary link	status	author	style / clone	data date	inst date	PGA	repor ter	com ents	LUTs ALUT	DIFF	LUT?	mults	bik ram	F max	tool date	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chai	flgt pt	max dat	max ins	# byte adrs	adr mod	# reg	pp e	start year	last revis	secondary web link	note worthy	comments				
v430	https://www.silabs.com/development/boards/430	stable	Paul Taylor	MSP430	16	16	artix-7	Paul Taylor	449	449	6				100		0.67	9.0	16.6		vhdl	1	s430	Y	yes	N	N	4G	4G	Y			16	2019	2019		misp430 subset with 8-bit alu	coded for size & not for speed			
v1_coldfire	https://www.silabs.com/development/boards/430	proprietary	IPextreme	68000	16	16	cyclone3	freescall	5000	449	6				100		0.89	1.0	14.2		verilog	1		Y	yes	N	N	4G	4G	Y			16	2008	2008	https://www.silabs.com/development/boards/430	free for Altera	3500 LUTs on Stratix-III			
pdp2011	http://pdp2011.com	stable	Sytsen van Slooten	PDP11	16	16	kintex-7	James Braker	5060	5060	6	1			205	##	14.7	0.67	2.0	13.6	IX	Y	vhdl	3	cpu	Y	yes	N	64K	64K	Y	70	13	8	2008	2019	http://pdp2011.com	SoC, build files for A&X boards	complete Impl including orig IO devices		
next186	https://opencores.org/view/next186	stable	Nicolas Dumitracu	x86	16	16	aria-2	James Braker	1966	1966	A	2			77	##	q13.1	0.67	2.0	13.1	IX	Y	verilog	4	Next186_v1	Y	yes	N	1M	1M	Y				2012	2013		boots DOS	implementing the full 80186 ISA		
80186	https://github.com/jamieles/80186	stable	Jamie Iles	x86	16	16	cyclone-4	Jamie Iles	1750	1750	A				60		0.67	2.0	11.5		Y	system	50	core	Y	N	N	1M	1M	Y				2017	2021	https://www.jamieles.com	80186 binary compatible core	80186 binary compatible core			
c16	https://opencores.org/view/c16	stable	Jasuermann	C	16	8	spartan-3	James Braker	1751	1751	4		16	57	##	14.7	0.33	1.0	10.7	X	vhdl	22	Board_cpm16	Y	yes	N	64K	64K	Y			5	2003	2012		8080 derivative, optional UART, 8-bit serial multiply & divide	xilinx 4K RAM primitives				
s4pu	https://balic.github.io/balic-s4pu/	stable	Gabriel de Sant'Anna	RISC	16	16	cyclone2	Gabriel de Sant'Anna	3306	1622	A	2	86	50	##	q13.1	0.67	1.0	10.1	I	vhdl	17	s4pu	Y	asm	N	64K	64K	Y	32		16	4	2007	2020	https://github.com/balic-s4pu	8-bit memory data, e.g. 8088	in Portuguese			
marca	https://opencores.org/view/marca	stable	Wolfgang Puffitsch	RISC	16	16	aria-2	James Braker	1763	1763	A	2			127	##	q13.1	0.67	6.0	10.0	I	vhdl	40	marca	Y	N	N	8K	16K	Y				2007	2009		serial multiply & divide	clocks/inst is approx			
rtf8088	https://opencores.org/view/rtf8088	planning	Robert Finch	x86	16	8	kintex-7	James Braker	4514	4514	6	4			174	##	14.7	0.67	3.0	8.6	X	verilog	57	rtf8088	Y	yes	N	N	1M	1M	Y				2012	2013		8-bit memory data, e.g. 8088	buffer		
ao68000	https://opencores.org/view/ao68000	beta	Aleksander Osman	68000	16	16	aria-2	James Braker	3479	3479	A		6	169	##	q13.1	0.67	4.0	8.1	I	Y	verilog	1	ao68000	Y	yes	N	4G	4G	Y				2010	2012		uses microcode, instruction prefetch	equivalent to 80186, boots MS-DOS			
zet86	https://opencores.org/view/zet86	stable	Zeus Marmolejo	x86	16	8	kintex-7	James Braker	3642	3642	6	1			68	##	14.7	0.67	2.0	6.2	X	verilog	32	fpga_zet_v	Y	yes	N	N	1M	1M	Y				2008	2018	https://github.com/zet86	equivalent to 80186, boots MS-DOS	Zet The x86 (IA-32) open implementation		
tg68	https://opencores.org/view/tg68	stable	Tobias Gubener	68000	16	16	kintex-7	James Braker	2331	2331	6				44	##	14.7	0.67	4.0	3.2	X	vhdl	2	TG68_fast	Y	yes	N	4G	4G	Y			16	2007	2012		TG68 - executive 68000 Code	for use with Minimig			
pop11-40	http://www.ip-arch.org/pop11-40/	simulation	Naohiko Shimizu	PDP11	16	16	ep1K	Naohiko Shimizu	2687	2687	4				20	##	14.7	0.67	2.0	2.5	I	NSL	17	pop	Y	yes	N	64K	64K	Y	70	13	8	2009	2009	http://www.ip-arch.org/pop11-40/	Boots UNIX	various papers, no verilog or vhdl			
k68	https://opencores.org/view/k68	alpha	Shawn Tan	68000	16	16	kintex-7	James Braker	2392	2392	6				24	##	14.7	0.67	4.0	1.7	X	verilog	15	k68_cpu	Y	yes	N	4K	4K	Y			16	2003	2009		68K binary compatible	for use as an Atari ST			
suska-III	http://www.exp-soc.org/suska-III/	beta	Wolfgang Forster	68000	16	16	aria-2	James Braker	7388	7388	A				55	##	q13.1	0.67	4.0	1.3	I	vhdl	11	wf68k000	Y	yes	N	4G	4G	Y			16	2003	2013		for use as an Atari ST	Wishbone Amiga OCS SoC			
aoocs	https://github.com/aoocs	beta	Aleksander Osman	68000	16	16	aria-2	James Braker	17852	17852	A	2	43	57	##	q18.0	0.67	4.0	0.5	I	Y	verilog	22	aoOCS	Y	yes	N	4G	4G	Y				2010	2011		uses ao68000 core, Amiga chip set				
acc	https://github.com/acc	stable	Juan Gonzalez-Gomez	accum	15	15	kintex-7	James Braker	88	88	6				1	227	##	14.7	0.67	2.0	865.2	IX	verilog	1	acc2	Y	yes	N	4K	4K	Y				2016	2016		26 chptr course using Apollo Commal	??why LUT count different from agnornm		
agnornm	https://opencores.org/view/agnornm	stable	Dave Roberts	accum	15	15	spartan-3	James Braker	3732	3732	4				2	20	##	14.7	0.66	1.0	3.5	X	vhdl	5	AGC	Y	N	Y	4K	72K	N	11		1	1962	2012	http://klaus.org/h	Apollo Guidance Computer via 3-input NOR gate emulation			
cardiac	https://opencores.org/view/cardiac	mature	Al Williams	accum	13	13	spartan-3	James Braker	557	557	4				71	##	14.7	0.30	1.0	38.5	X	verilog	16	vtach	Y	asm	N	100	100	N	10				2013	2019	https://www.cs.du.edu/~cardiac/	CARDBoard illustrative AD to Comput	3 digit BCD arithmetic		
wb4pb	https://opencores.org/view/wb4pb	stable	Stefan Fischer	picoBlaze	13	13	spartan-3	Stefan Fischer	309	309	4				1	102	##	14.7	0.33	3.0	36.2	X	Y	vhdl or v	14	picoBlaze_wb_uart	Y	yes	N	100	100	N	10				2010	2013	https://en.wikipedia.org/wiki/PicoBlaze	software add-on for picoBlazeSoftware	kcpms3 all works for Spartan 3
usimplez	https://opencores.org/view/usimplez	stable	Pablo Salvaedo et al	accum	12	12	stratix-2	Pablo Salvaedo	48	48	4				134	q9.1	0.17	2.0	237.9	I	vhdl	3	usimplez_cpu	N	N	512	512	Y			8				2011		http://www.gti.de	part of university course, simplez-v4 has an index register			
pdp8verilog	www.heeltoe.com/pdp8verilog	stable	Brad Parker	PDP8	12	12	kintex-7	James Braker	505	505	6				366	##	14.7	0.50	2.0	181.3	X	verilog	18	pdp8	Y	yes	N	32K	32K	Y			8	2005	2010		boots & runs TSS/8 & Basic				
the12X_12uP	https://opencores.org/view/the12X_12uP	alpha	James Brakerfeld	stack/acc	12	12	kintex-7	James Braker	972	972	6	1	1	123	##	14.7	0.50	1.0	63.3	X	vhdl	2	the12x_12uP	Y	yes	N	4K	4K	Y	54		64	1	2015			comb stack/accumulator design	load/store arch, not optimized			
pdp8b	https://opencores.org/view/pdp8b	beta	Joe Manojlovic, Rob	PDP8	12	12	kintex-7	James Braker	1219	1219	6	1			183	##	14.7	0.50	2.0	37.5	X	Y	vhdl	55	cpu	Y	yes	N	32K	32K	Y			8	2012	2016		PDP-8 Processor Core and System	Boots OS/8, runs apps, several variants		
pdp8l	https://opencores.org/view/pdp8l	alpha	Ian Schifano	PDP8	12	12	cyclone-3	James Braker	1088	1088	4		48	63	##	q13.1	0.50	2.0	14.4	I	vhdl	11	top	Y	yes	N	4K	4K	Y							2013	2013		Minimal PDP8/L implementation with	4K disk monitor system	
eric5	http://www.ent-elec.org/eric5	proprietary	Thomas Entner	forth	9	8	cyclone-4	entner-electr	110	110	4	opt			674		0.42	1.0	229.1	I	proprietary	3											3-4	2005	2011		25 MIPS: ERIC5CS, ERIC5CQ				
ssbcc	https://opencores.org/view/ssbcc	stable	Rodney Sinclair	forth	8	9	kintex-7	Rodney Sinclair	196	196	6				470		14.7	0.33	1.0	797.9	ILX	verilog	3	core	Y	asm	N	Y	1K	8K	Y	41		3	2012	2014	https://github.com/ssbcc	Python program generates the Verilog	inst after branch/call/rtn always execs		
non-von-1	https://www.chip-elec.org/non-von-1	stable	Christopher Fenton	accum	8	8	kintex-7	James Braker	230	230	6				556	##	14.7	0.33	1.0	797.1	X	verilog	1	nonvontop	N	N	64		Y	30							2012	2014	https://github.com/non-von-1	SimD in test structure	inst after branch/call/rtn always execs
avr8	https://opencores.org/view/avr8	beta	Rick Kovach	AVR	8	16	kintex-7	James Braker	174	174	6				418	##	14.7	0.33	1.0	792.2	X	verilog	1	RAVR	Y	yes	N	64K	64K	Y	17		4	2010	2016		Reduced AVR Core for CPLD	not a full clone, doc is opencores page			
8bit_chapman	http://www.ece-ucsb.edu/8bit_chapman/	stable	Rob Chapman, Steven	forth	8	8	zu-3e	James vivado	132	63	6				305	##	v21.1	0.33	1.0	762.2	ILX	vhdl	10	stack_pro	Y	yes	N	256	256	Y	24				1998	1998		core work			
mcup	https://opencores.org/view/mcup	stable	Tim Boscke	accum	8	8	spartan-6	James Braker	41	41	6				384	##	14.7	0.08	1.0	749.0	X	vhdl	1	tb02cpu2	Y	asm	N	64	64	Y	4				2017	2018	https://github.com/mcup	MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst		
mroell_cpu	https://bitbucket.org/mroell_cpu	stable	Matthias Roell	accum	8	8	kintex-7	James Braker	185	185	6				357	##	14.7	0.33	1.0	637.1	X	vhdl	8	cpu	Y	yes	N			Y	10				2014	2016		university course project			
myrisc1	https://opencores.org/view/myrisc1	stable	Muza Byte	RISC	8	8	aria-2	James Braker	121	121	A				2	331	##	q13.1	0.33	1.0	628.7	I	verilog	1	myRISC1_Y	N	N	Y	256	256	Y	16				2011	2016	https://en.wikipedia.org/wiki/MyRISC1	Verilog source included in PDF file	AKA Mano Machine, LPM macros	
riscuav1	https://www.scs.stg.edu/riscuav1	stable	S. de Pablo	picoBlaze	8	14	kintex-7	James Braker	109	109	6				1	230	##	14.7	0.33	2.0	560.7	X	verilog	1	riscuav1_pme	N	Y	256	1K	Y	35				2006	2006	https://github.com/riscuav1	Verilog source included in PDF file	also VHDL version by Bikash Gogoi with identical		
lwric	https://opencores.org/view/lwric	stable	Li Wu	accum	8	12	aria-2	James Braker	88	88	A				1	230	##	q13.1	0.17	1.0	443.6	X	verilog	9	risc_core	Y	asm	N	Y	256	2K	Y	16				2008	2009	https://github.com/lwric	Clarified simplified PIC, 4 reg rtn stack	absolute addressing only, lowered MIPS/clk
popcorn	http://www.fpga-arch.org/popcorn/	stable	Jeung Joon Lee	accum	8	8	kintex-7	James Braker	267	267	6				347	##	14.7	0.33	1.0	438.4	X	verilog	4	psc	Y	N	64K	64K	Y	43				1998	2009		asm, simulated, builds?	very small up			
td4	https://github.com/td4	stable	David Smith	accum	8	8	spartan-3	James Braker	102	102	6				200	##	14.7	0.30	1.0	392.2	X	verilog	5	td4_top	Y	asm	N	64K	64K	Y	16				2012	2015		AKA COSMAK ELF of 1976	firmware for bare core, runs Camelforth		
cosmac	https://opencores.org/view/cosmac																																								

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst type	FPGA	report ter	com ents	LUTs ALUT	LUT?	Diff?	mults	bik ram	F max	data type	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc type	tool chai	flg pt	max dat	max inst	# bnt adrs	adr mod	# reg	pp e	start year	last revis	secondary web link	note worthy	comments
risc8	https://web.archive.org/web/20130320091959/http://www.milkymist.org/AVR_alone,_part_of_a_milkymist.org	stable	Tom Coonan	PIC16	8	12	kintex-7-3	James Brakef	355	6	1	154	##	14.7	0.33	2.0	71.5	X	verilog	8	cpu	Y	yes	N	Y	256	2K	Y	72	32	2	1999	1999	https://github.com	excellent HTML doc	directory contains derivative design by another		
navre	https://www.milkymist.org/AVR_alone,_part_of_a_milkymist.org	stable	Sebastien Bourdeaudou	AVR	8	16	kintex-7-3	James Brakef	990	6	2	207	##	14.7	0.33	1.0	69.0	AlIX	verilog	1	softusb_n	Y	yes	N	N	64K	64K	Y	72	32	2	2010	2013	https://www.milkymist.org	AVR alone, part of a milkymist.org	inspired by x86 ISA		
uos	https://www.milkymist.org/AVR_alone,_part_of_a_milkymist.org	mature	Daniel Roggen	accum	8	16	kintex-7-3	James Brakef	441	6	2	270	##	14.7	0.33	3.0	67.4	X	vhdl	14	cpu	Y	yes	N	Y	256	4K	Y	72	32	2	2014	2017	https://en.wikipedia.org/wiki/microcoded_cycle_exact	UoS Educational Processor	tool kit: LMS for Diamond3.10		
latticecico8	http://www.lattice.com	stable	Lattice Semiconductor	RISC	8	18	LFE2	Lattice Brakef	265	4	1	104	##	14.7	0.33	2.0	64.2	ILX	vhdl	10	isp8_core	Y	yes	N	N	64K	64K	Y	72	32	2005	2010	https://en.wikipedia.org/wiki/microcoded_cycle_exact	16 deep call stack, four configuration	excellent micro-coding LUT counts			
mc65	http://www.mcs.com	stable	Ted Fried	6502	8	8	artix-7-3	Ted Fried	252	6	2	196	##	14.7	0.33	4.0	64.2	X	verilog	1	mc65	Y	yes	N	N	64K	64K	Y	72	32	2017	2017	https://en.wikipedia.org/wiki/microcoded_cycle_exact	microcoded, cycle exact	excellent micro-coding LUT counts			
erp	https://github.com/SteveTeevee/SteveTeevee	stable	Shahzadi	RISC	8	16	spartan-3	James Brakef	366	4	1	70	##	14.7	0.33	1.0	63.5	X	verilog	1	ERPverilog	Y	yes	N	N	64K	64K	Y	15	6	2004	2014	https://en.wikipedia.org/wiki/microcoded_cycle_exact	two report PDFs & one Verilog file	correctly accurate and passes the Klaus Dornmann 6502 functional tests			
mxm65	https://github.com/SteveTeevee/SteveTeevee	stable	Steve Teevee	6502	8	8	zu-3e	James Brakef	485	148	6	370	##	v21.2	0.33	4.0	63.0	X	vhdl	5	apple1	Y	yes	N	N	64K	64K	Y	31	2022	2022	https://en.wikipedia.org/wiki/microcoded_cycle_exact	cycle accurate and passes the Klaus Dornmann 6502 functional tests	correctly accurate and passes the Klaus Dornmann 6502 functional tests				
minicpu_morri	https://github.com/MorriMichael/MorriMichael	stable	Michael Morris	6502	8	8	spartan-6	Michael Morr	276	6	1	104	##	v21.2	0.33	2.0	62.2	X	verilog	15	minicpu_c	Y	yes	N	N	64K	64K	Y	31	2017	2017	https://en.wikipedia.org/wiki/microcoded_cycle_exact	cycle accurate and passes the Klaus Dornmann 6502 functional tests	correctly accurate and passes the Klaus Dornmann 6502 functional tests				
ez8	https://github.com/HowardMac/HowardMac	stable	Howard Mac	accum	8	16	kintex-7-3	James Brakef	644	6	2	233	##	14.7	0.33	2.0	59.6	X	verilog	13	ez8_cpu	Y	yes	N	N	256	4K	Y	72	32	2014	2014	https://en.wikipedia.org/wiki/microcoded_cycle_exact	cycle accurate and passes the Klaus Dornmann 6502 functional tests	correctly accurate and passes the Klaus Dornmann 6502 functional tests			
light8080	https://github.com/HowardMac/HowardMac	stable	Jose Ruiz, Moti Litoche	8080	8	18	kintex-7-3	James Brakef	154	6	1	247	##	14.7	0.33	2.0	58.9	IX	verilog	5	i8080c	Y	yes	N	N	64K	64K	Y	72	32	2007	2019	https://en.wikipedia.org/wiki/microcoded_cycle_exact	cycle accurate and passes the Klaus Dornmann 6502 functional tests	correctly accurate and passes the Klaus Dornmann 6502 functional tests			
copyblaze	https://github.com/HowardMac/HowardMac	stable	Abdallah Elbrahimi	picoblaze	8	12	kintex-7-3	James Brakef	622	6	2	211	##	14.7	0.33	2.0	57.5	IX	vhdl	16	cp_copyblaze	Y	yes	N	N	256	2K	Y	72	32	2011	2016	https://en.wikipedia.org/wiki/microcoded_cycle_exact	targeted to area, includes UART, inter	older versions have both VHDL & Verilog			
timyflw8	https://github.com/HowardMac/HowardMac	stable	Rudolf Usselman	PIC16	8	14	spartan-3	Rudolf Usselman	460	4	1	80	##	14.7	0.33	1.0	57.4	X	verilog	7	risc_core	Y	yes	N	N	256	4K	Y	72	32	2001	2012	https://en.wikipedia.org/wiki/microcoded_cycle_exact	targeted to area, includes UART, inter	older versions have both VHDL & Verilog			
avrtiny61core	https://github.com/HowardMac/HowardMac	beta	Andreas Hilvarsson	AVR	8	16	kintex-7-3	James Brakef	1243	6	1	194	##	14.7	0.33	1.0	51.5	X	vhdl	1	mcu_core	Y	yes	N	N	64K	128K	Y	72	32	2008	2009	https://en.wikipedia.org/wiki/microcoded_cycle_exact	tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs			
avr_core	https://github.com/HowardMac/HowardMac	stable	Ruslan Lepetok	AVR	8	16	zu-3e	James Brakef	1624	519	6	250	##	v21.1	0.33	1.0	50.8	X	verilog	70	avr_core	Y	yes	N	N	64K	128K	Y	72	32	2002	2017	https://en.wikipedia.org/wiki/microcoded_cycle_exact	VHDL core also	correctly accurate and passes the Klaus Dornmann 6502 functional tests			
aiup/aiup_se	https://github.com/HowardMac/HowardMac	stable	Yamin Li, Wanning Ch	RISC	8	16	kintex-7-3	James Brakef	136	6	5	313	##	14.7	0.17	8.0	48.1	IX	vhdl	1	cpu_asm	Y	yes	N	N	64K	64K	Y	16	4	1996	1998	https://en.wikipedia.org/wiki/microcoded_cycle_exact	used in Cornell EE475 course	MIPS/inst reduced due to few inst			
1802-pico-basi	https://github.com/HowardMac/HowardMac	stable	Steve Teale	1802	8	8	zu-3e	James Brakef	247	136	6	2	427	##	v21.1	0.33	12.0	47.6	IX	vhdl	6	pico_basi	Y	yes	N	N	64K	64K	Y	52	16	2016	2016	https://en.wikipedia.org/wiki/microcoded_cycle_exact	VHDL 1802 Core with TinyBASIC	LUT count for 8 lanes with custom inst		
avr_hp	https://github.com/HowardMac/HowardMac	stable	Strauch Tobias	AVR	8	16	kintex-7-3	James Brakef	1554	6	2	223	##	14.7	0.33	1.0	47.4	X	vhdl	10	avr_core	Y	yes	N	N	64K	128K	Y	72	32	2010	2012	https://en.wikipedia.org/wiki/microcoded_cycle_exact	hyper pipelined (eg barrel) AVR	claim of 700 LUTs in Spartan-3 probably wrong			
nextx80	https://github.com/HowardMac/HowardMac	stable	Nicolas Dumitracu	280	8	8	kintex-7-3	James Brakef	854	6	1	119	##	14.7	0.33	1.0	46.0	X	B	verilog	3	Next280C1	Y	yes	N	N	64K	64K	Y	72	32	2011	2019	https://en.wikipedia.org/wiki/microcoded_cycle_exact	hyper pipelined (eg barrel) AVR	claim of 700 LUTs in Spartan-3 probably wrong		
ax8	https://github.com/HowardMac/HowardMac	stable	Daniel Wallner	AVR	8	16	spartan-6	James Brakef	1549	6	1	213	##	14.7	0.33	1.0	45.3	X	vhdl	14	A9051200	Y	yes	N	N	64K	128K	Y	72	32	2002	2010	https://en.wikipedia.org/wiki/microcoded_cycle_exact	both A9051200 & A9052313	inserted fake inst ROM			
attiny_atmega	https://github.com/HowardMac/HowardMac	stable	Georgiuliu Iulian	AVR	8	16	zu-3e	James Brakef	1366	116	6	179	##	v21.1	0.33	1.0	43.1	X	Y	verilog	9	mega_cor	Y	yes	N	N	64K	128K	Y	72	32	2018	2019	https://en.wikipedia.org/wiki/microcoded_cycle_exact	configurable AVR processor w/8 configurations	claim of 700 LUTs in Spartan-3 probably wrong		
micro8a	http://members.mcs.com	beta	John Kent	accum	8	16	kintex-7-3	James Brakef	531	6	204	##	14.7	0.33	3.0	42.3	X	vhdl	11	Micro8	Y	yes	N	N	2K	2K	Y	72	32	2002	2002	http://members.mcs.com	derived from Tim Boscke's mcpu	also micro8 and micro8b variants				
t65	https://github.com/HowardMac/HowardMac	stable	Daniel Wallner	6502	8	8	kintex-7-3	James Brakef	575	6	291	##	14.7	0.33	4.0	41.7	IX	vhdl	7	T65	Y	yes	N	N	64K	64K	Y	72	32	2002	2010	http://members.mcs.com	6502, 65C02 & 65C816; wide use	also micro8 and micro8b variants				
bc6502	http://hnttron.com	beta	Robert Finch	6502	8	8	zu-3e	James Brakef	583	6	286	##	v21.1	0.33	4.0	40.4	X	verilog	18	bc6502	Y	yes	N	N	64K	64K	Y	72	32	2012	2012	http://hnttron.com	6502, 65C02 & 65C816; wide use	also micro8 and micro8b variants				
68hc05	https://github.com/HowardMac/HowardMac	stable	Robert Riedel	6805	8	8	zu-3e	James Brakef	1106	117	6	485	##	v21.1	0.33	4.0	36.2	X	vhdl	1	6805	Y	yes	N	N	64K	64K	Y	72	32	2007	2009	https://github.com/HowardMac/HowardMac	6805, 65C02 & 65C816; wide use	also micro8 and micro8b variants			
omega_core	https://github.com/HowardMac/HowardMac	stable	Georgiuliu Iulian	AVR	8	16	kintex-7-3	James Brakef	1116	6	120	##	14.7	0.33	1.0	35.6	X	verilog	34	mega_cor	Y	yes	N	N	64K	128K	Y	72	32	2017	2018	https://github.com/HowardMac/HowardMac	8 AVR cores, 4 sets LUT counts posted	https://github.com/HowardMac/HowardMac				
dp8051	https://www.digchip.com	proprietary	Digital Core Design	8051	8	8	virtex-5	Digital Core	1699	6	200	##	14.7	0.30	1.0	35.3	ILX	proprietary	Y	yes	N	N	64K	64K	Y	72	32	1999	1999	https://github.com/HowardMac/HowardMac	also PIC, HC11, 68000, 680x, d32pro	full system with RAM						
mcp	https://vectorblaze.com	stable	VectorBlaze Computing	vect	8	8	zynq45-7	vectorblaze	39856	6	64	81	175	##	v17.2	1.00	0.1	35.1	X	proprietary	Y	yes	N	N	64K	64K	Y	72	32	2012	2017	http://www.ece.uconn.edu	MXP Matrix Processor is a scalable SoC	LUT count for 8 lanes with custom inst				
v6502	https://github.com/HowardMac/HowardMac	untested	Daniel Loffgren	6502	8	8	zu-3e	James Brakef	868	131	6	250	##	v21.1	0.33	3.0	31.7	X	vhdl	23	v6502	Y	yes	N	N	64K	64K	Y	72	32	2019	2020	https://github.com/HowardMac/HowardMac	6502 with extras: 16-bit stack pointer	full system with RAM			
natalius_8bit	https://github.com/HowardMac/HowardMac	beta	Fabio Guzman	RISC	8	16	kintex-7-3	James Brakef	232	6	1	175	##	14.7	0.11	3.0	27.7	X	verilog	12	natalius_c	Y	yes	N	N	256	2K	Y	29	8	2012	2012	https://opencores.org	return stack & register file	3 clocks/inst			
avr_fpga	https://github.com/HowardMac/HowardMac	stable	Juergen Sauermann	AVR	8	16	kintex-7-3	James Brakef	1606	6	1	6	120	##	14.7	0.33	1.0	24.7	X	vhdl	20	cpu_core	Y	yes	N	N	64K	128K	Y	72	32	2009	2010	https://opencores.org	extended lecture on FPGA uP design	3 clocks/inst		
free6502	http://web.archive.org/web/20190920091959/http://www.sproy.com	stable	David Kessner	6502	8	8	kintex-7-3	James Brakef	646	6	193	##	14.7	0.33	4.0	24.6	X	vhdl	5	free6502	Y	yes	N	N	64K	64K	Y	72	32	1999	2000	http://www.sproy.com	microcoded	3 clocks/inst				
mc151	http://www.mcs.com	stable	Ted Fried	8051	8	8	artix-7-3	Ted Fried	612	6	2	180	##	14.7	0.33	8.0	23.8	X	proprietary	Y	yes	N	N	64K	64K	Y	72	32	2016	2016	http://www.sproy.com	micro-coded	3 clocks/inst					
6809_6309	https://github.com/HowardMac/HowardMac	beta	Alejandro Paz Schmidt	6809	8	8	zu-3e	James Brakef	1690	367	6	3	113	##	v21.1	0.33	3.0	21.7	ALIX	B	verilog	5	MC6809_c	Y	yes	N	N	64K	64K	Y	72	32	2012	2015	https://github.com/HowardMac/HowardMac	6309 op-codes not implemented	does not match timing results of zynq+	
mc65C02	https://github.com/HowardMac/HowardMac	mature	Michael Morris	6502	8	8	spartan-6	James Brakef	466	6	3	388	##	14.7	0.33	4.0	20.8	X	Y	verilog	13	M65C02	Y	yes	N	N	64K	64K	Y	72	32	2013	2020	https://github.com/HowardMac/HowardMac	also a m65C02a version	micro-coded via F9408 soft sequencer		
ucpuvhd1	https://github.com/HowardMac/HowardMac	stable	Reed Foster	RISC	8	16	kintex-7-3	James Brakef	933	6	118	##	14.7	0.33	2.0	20.8	X	vhdl	29	core	Y	yes	N	N	256	64K	Y	12	2	7	2016	2017	https://github.com/HowardMac/HowardMac	six tutorials on uCPUVhdl	using mCUPuV2_1 of 3 upwards compatible de			
system05	https://github.com/HowardMac/HowardMac	stable	John Kent, David Burn	6805	8	8	kintex-7-3	James Brakef	834	6	204	##	14.7	0.33	4.0	20.2	X	Y	vhdl	10	System05	Y	yes	N	N	64K	64K	Y	72	32	2003	20						

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	reporter	com ments	LUTs ALUTs	Dff	LUT?	mults	blk ram	F max	data size	tool ver	MIPS /inst	clks/ inst	KIPS /LUTs	ven dor	SOC	src code	#src files	top file	doc	tool chain	fltg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments	
altium/TSK80x	http://techdocs.opencores.org/altium/TSK80x/	proprietary	Altium	280	8	8	spartan-3	Altium	2558			4			50				0.33	3.0	2.2	AiLX		proprietary			Y	yes	N	N	64K	64K	Y				2004	2017	CR0140.pdf, CR01	frozen, asm, C, C++, schem, VHDL & Verilog	default clock speed is 50MHz
h063701	https://opencores.org/view/h063701/	planning	Tsuyoshi Hasegawa	6801	8	8	spartan-6	James Brakefield	1412			6	1	3	31	##	14.7	0.33	4.0	1.8	X		verilog	6	HD63701	CORE	N	N	64K	64K	Y						2014			Used in Atari game console, 6801 clone?	
system68	https://opencores.org/view/system68/	stable	John Kent, David Burn	6801	8	8	spartan-3	James Brakefield	2235			4		4	46	##	14.7	0.33	4.0	1.7	X	Y	vhdl	21	cpu68	Y	yes	N	N	64K	64K	Y					2003	2009	http://members.optushome.com.au/iekent/		
altium/TSK51A	http://techdocs.opencores.org/altium/TSK51A/	proprietary	Altium	8051	8	8	spartan-3	Altium	1890			4		1	50			0.33	6.0	1.5	AiLX		proprietary			Y	yes	N	N	64K	64K	Y					2004	2017	CR0140.pdf, CR01	frozen, asm, C, C++, schem, VHDL & Verilog	default clock speed is 50MHz
rft6809	https://github.com/rft6809	alpha	Robert Finch	6809	8	8	kintex-7-3	James many	7506			6	1	2	106	##	14.7	0.33	4.0	1.2	X		verilog	4	rft6809	Y	yes	N	N	4G	4G	Y			8		2012	2015	http://www.fintrix.com	6809 with 32-bit "FAR" addressing	probably for simulation?
cpu65c02_true	https://opencores.org/view/cpu65c02_true/	stable	Jens Gutschmidt	6502	8	8	spartan-6	James latch v	4794			6			47	##	14.7	0.33	4.0	0.8	X		vhdl	8	core	Y	yes	N	N	64K	64K	Y					2008	2021		cycle accurate	
lem4_9ptr	https://opencores.org/view/lem4_9ptr/	beta	James Brakefield	accum	4	9	zu-2e	James 1 stage	210			6		0	397	##	v20.1	0.24	1.0	453.5	IX		vhdl	2	lem1_9ptr	Y	asm	N	Y	512	2K	N	24			1	2016			binary & BCD digit addition, speed mode	4 index registers: (ix), (ix+), (ix+), (ix+off)
lem4_9	https://opencores.org/view/lem4_9/	beta	James Brakefield	accum	4	9	kintex-7-3	James 1 stage	144			6	1	1	195	##	14.5	0.16	1.0	216.7	IX		vhdl	2	lem1_9	Y	asm	N	Y	32	2K	N	24			1	2016			binary & BCD digit addition, speed mode	
jmc_nn		stable	Suresh Devanathan	RISC	4	8	kintex-7-3	James Brakefield	723			6			178	##	14.7	0.33	1.0	81.4	X		vhdl	3	Processor	Y							27		16		2002			neural network microprocessor, specialized registers	
mcs-4	https://opencores.org/view/mcs-4/	alpha	Reece Pollack	4004	4	4	kintex-7-3	James Brakefield	228			6			376	##	14.7	0.16	4.0	66.0	X		verilog	7	i4004	Y	asm	N	Y	4K	4K	N					2012	2012		4004 was multi-chip	4004 CPU & MCS-4
t400	https://opencores.org/view/t400/	stable	Arnim Laeuger	COP400	4	8	spartan-2	Arnim Laeuger	643			3		2	60			0.16	4.0	3.7	IX		vhdl	36	t400_core	Y	yes	N	Y	64	1K	Y					2006	2009		implementation of National's 4-bit COP400 microcontroller	
lem1_9min	https://opencores.org/view/lem1_9min/	stable	James Brakefield	accum	1	9	kintex-7	James 1 stage	63			6		1	358	##	14.5	0.04	1.0	227.2	ILX		vhdl	3	lem1_9min	Y	asm	N	Y	64	2K	N	8		64	1	2003	2009		logic emulation machine	
lem1_9	https://opencores.org/view/lem1_9/	alpha	James Brakefield	accum	1	9	kintex-7-3	James 1 stage	75			6	1	1	171	##	14.5	0.04	1.0	91.2	IX		vhdl	2	lem1_9	Y	asm	N	Y	32	2K	N	24			1	2016	2017		single bit at a time, absolute adrs	
lem1_9ptr	https://opencores.org/view/lem1_9ptr/	beta	James Brakefield	accum	1	9	kintex-7-3	James 1 stage	147			6		1	176	##	14.5	0.06	1.0	72.0	IX		vhdl	2	lem1_9ptr	Y	asm	N	Y	512	2K	N	24			1	2016			use speed opt, logic emulation machine	4 index registers: (ix), (ix+), (ix+), (ix+off)

85 # usable(beta, stable) 10 25 14 blank 415 37 415 5 13 verilog 190 non-blank 306 27
38 "B" or "X" of lim 0 414 415 182 asm 59 Web page DMIPS per en.wikipedia.org/wiki/Instructions_per_community_freecore [www.eembc.org/coremark/index.php](http://en.wikipedia.org/wiki/Instructions_per_community_freecore)
MIPS/MHz Pro-rating for data size: 37 zu-3e sys verilog 14 forth 5 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/Instructions_per_community_freecore

1-bit	0.04	16-bit	0.67	64-bit	2.00
4-bit	0.17	24-bit	0.80	Silicon Area equivalents	
8-bit	0.33	32-bit	1.00	LUTs/DSP48	16:1
12-bit	0.40	48-bit	1.50	LUTs/Block RAM	32:1

Under the assumption that the core is capable of one instruction per clock

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_up_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Diff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used: 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks / inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
fltg pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++, --indir; (indir), (indir++), (--indir), (indexed), abs-short/direct page, scaled
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions or web page updates
secondary web link	secondary web address
note worthy	anything special about the design

75	_paper_only
60	educational
25	_weak_start
8	_up_cores
5	in limbo
10	planning
52	simulation
573	main+sim
521	net main
644	total

259	VHDL
277	Verilog
26	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
35	proprietary
13	other
4	Schematics
635	total

418 designs with FOM (KIPS/LUT) results (some duplicates due to multiple FPGA runs)
385 designs with best FOM (likely true measure of # of usable designs)