

| up_all_top                              | opencores   | status   | author                 | style     | data | inst | FGPA | repor | com  | LUTs | Dff | LUT? | mults | blk | F   | date | tool | MIPS  | clks  | KIPS | ven | src  | #src        | top   | file                    | doc  | tool    | fltg | max     | max  | byte | #inst | adr | #   | pip  | start | last  | secondary   | web  | note   | worthy  | comments                                      |
|---|---|----------|------------------------|-----------|------|------|------|-------|------|------|-----|------|-------|-----|-----|------|------|-------|-------|------|-----|------|-------------|-------|-------------------------|------|---------|------|---------|------|------|-------|-----|-----|------|-------|---|---|--|--|---|---|
| folder                                  | or primary link   |          | or clone               | or        | or   | or   |      | ter   | ents | ALUT |     |      |       | ram | max |      |      | /inst | /inst | /LUT | dor | code | files       | file  |                         | chai | pt      | inst | inst    | adrs | inst | mod   | reg | er  | year | revis | link  |   |  |  |   |   |
| Small soft core uP Inventory            |   |          |                        |           |      |      |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      |             |       |                         |      |         |      |         |      |      |       |     |     |      |       |   |   |  |  |   |   |
| Opencore and other soft core processors |   |          |                        |           |      |      |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      |             |       |                         |      |         |      |         |      |      |       |     |     |      |       |   |   |  |  |   |   |
| kpg-risc                                | <a href="https://github.com/kranit">https://github.com/kranit</a>         | untested | Kiran & Aluru          | RISC      | 32   | 32   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | verilog     |       | Y                       |      | N       | 4G   | 4G      | Y    | 70   | 13    | 8   |     | 2018 | 2020  |   |   | only two register fields + shift amount  |  |   |   |
| cpu11                                   | <a href="https://github.com">https://github.com</a>                       | untested | 1801BM1                | PDP11     | 16   | 16   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | verilog     |       | Y                       | yes  | N       | 64K  | 64K     | Y    |      |       |     |     | 2014 | 2020  |   |   | 2 versions, PDP-11 uP reverse engine   | USSR uP, no DEC prototype, proprietary die de                          |   |   |
| vm80a                                   | <a href="https://github.com">https://github.com</a>                       | untested | 1801BM1                | RISC      | 8    | 8    |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | verilog     |       | Y                       |      | N       | 4G   | 4G      | Y    |      |       |     |     | 2014 | 2018  |   |   | Two versions of Soviet i8080a reverse engineered from silicon die, 607 4LUTs, 104M |  |   |   |
| myproc                                  | <a href="https://github.com">https://github.com</a>                       | stable   | A. Raamakrishnan       | RISC      | 32   | 32   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | verilog     |       | Y                       |      | N       | 64K  | 64K     | Y    |      |       |     |     | 2017 |       |   |   | uP for educational purposes: myproc1(single cycle), myproc2 (pipelined)            |  |   |   |
| reverse-u16                             | <a href="https://github.com">https://github.com</a>                       | stable   | A.T.                   | Z80       | 8    | 8    |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | vhdl        | 29    | zpxoly                  | Y    | yes     | N    | 64K     | 64K  | Y    |       |     |     |      | 2015  |   |   |  | SOC project using T80, HDMI generat                                    | retro Z80 based on T80 by Daniel Wallner  |   |
| copyblaze                               | <a href="https://opencore">https://opencore</a>                           | stable   | Abdallah Elbrahim      | picoblaze | 18   | 18   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | vhdl        | 16    | cp_copybl               | Y    | asm     | N    | 256     | 2K   | Y    |       |     |     |      | 2011  | 2016  |   |  | wishbone extras  |   |   |
| verysimplecpu                           | <a href="https://github.com/MC29">https://github.com/MC29</a>             | early    | Abdullah Yildiz        | x86       | 32   | 32   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | verilog     |       | Y                       | yes  | N       | 16K  | 16K     | N    | 8    | 2     |     |     | 2014 | 2019  | <a href="https://github.com">https://github.com</a> |   | educational, 2 address, public version is missing processor RTL                    |  |   |   |
| y86-64                                  | <a href="https://github.com">https://github.com</a>                       | stable   | Aditya Sunil           | x86       | 64   | 8    |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | verilog     |       | Y                       |      | N       | 16K  | 16K     | N    |      |       |     |     | 2019 | 2021  |   |   | limited set of x86-64 operations   | educational  |   |   |
| forwardcom                              | <a href="https://github.com/ForwardCom">https://github.com/ForwardCom</a> | stable   | Agner Fog              | cisc      | 64   | 32   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | system      | 18    | top                     | Y    | asm     | Y    | 64K     | 32K  | Y    |       |     | 64  |      | 2016  | 2021  | <a href="https://github.com">https://github.com</a>   |  | x86 like, complete ISA, MMX & vector                                   | 16-bit compressed inst, x86 adr modes   |   |
| sap                                     | <a href="https://opencore">https://opencore</a>                           | stable   | Ahmed Shahein          | accum     | 8    | 8    |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | vhdl        | 15    | tmp_struct              | Y    |         | N    | 16K     | 16K  | Y    | 5     |     |     |      | 2012  | 2022  | <a href="https://shirishko">https://shirishko</a>     |  | Simple as Possible Computer from M                                     | <a href="https://www.youtube.com/watch?v=prpzyEFvEYc">https://www.youtube.com/watch?v=prpzyEFvEYc</a> |   |
| ben_eater_up                            | <a href="https://github.com">https://github.com</a>                       | untested | Ajith Thomas           | accum     | 8    | 8    |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | vhdl        | 27    | test_cpu                | Y    | asm     | N    | 256     | 16K  | Y    | 10    |     |     |      | 2020  |   | <a href="https://eater.net">https://eater.net</a>     |  | Based on Ben Eater's tutorial on building an 8-bit breadboard computer |   |   |
| one-der                                 | <a href="http://www.drd">http://www.drd</a>                               | untested | Al Williams            | CISC      | 32   | 32   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | verilog     | 18    | topbox                  | Y    |         | N    | 4K      | 4K   | N    | 16    |     |     | 2    | 2009  | 2009  |   |  | The One Instruction Wonder   | TTA   |   |
| blue                                    | <a href="https://opencore">https://opencore</a>                           | stable   | Al Williams            | accum     | 16   | 16   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | verilog     | 16    | topbox                  | Y    |         | N    | 4K      | 4K   | N    | 16    |     |     | 2    | 2009  | 2010  |   |  | derived from Caxton Foster's Blue                                      | <a href="https://www.youtube.com/watch?v=dt4ez2Pp">https://www.youtube.com/watch?v=dt4ez2Pp</a>       |   |
| cardiac                                 | <a href="https://opencore">https://opencore</a>                           | stable   | Al Williams            | accum     | 13   | 12   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | verilog     | 16    | vach                    | Y    | asm     | N    | 100     | 100  | N    | 10    |     |     |      | 2013  | 2019  |   |  | CSd CARBoard illustrative Aid to Comput                                | 5-digit BCD arithmetic  |   |
| chip32                                  | <a href="https://github.com/robin">https://github.com/robin</a>           | untested | Alastair M. Robinson   | accum     | 32   | 8    |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | vhdl        | 17    | eightthirty             | Y    | yes     | N    | 500M    | 500M | Y    | 28    | 8   |     |      | 2019  | 2021  | <a href="https://retromani">https://retromani</a>     |  | 5-bit op-code & 3-bit reg #  | full code, see github page for ISA description  |   |
| spullex                                 | <a href="https://github.com">https://github.com</a>                       | mature   | Alastair M. Robinson   | forth     | 32   | 8    |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | vhdl        | 4     | cpu_core                | Y    | yes     | N    | 4G      | 4G   | Y    | 37    |     |     |      | 2014  | 2015  | <a href="https://github.com">https://github.com</a>   |  | additional instructions  | uCode, see github page for ISA description  |   |
| amico-c                                 | <a href="https://github.com">https://github.com</a>                       | stable   | Alaberto Moriconi      | stack     | 32   | 8    |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | vhdl        | 8     | processor               | Y    |         | N    | 4G      | 4G   | Y    |       |     |     |      | 2019  | 2020  | <a href="https://en.wikipe">https://en.wikipe</a>     |  | based on mic-1 by Andrew Tanenbau                                      | full code, usually Java virtual machine   |   |
| 6809_6309                               | <a href="https://opencore">https://opencore</a>                           | beta     | Alejandro Paz Schmidt  | 6809      | 8    | 8    |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | z-u3e       | 3     | James vivado            | Y    | yes     | N    | 64K     | 64K  | Y    |       |     |     |      | 2013  | 2019  |   |  | 6309 op-codes not implemented  | does not match timing results of zynq+  |   |
| 6809_6309                               | <a href="https://opencore">https://opencore</a>                           | beta     | Alejandro Paz Schmidt  | 6809      | 8    | 8    |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | stratix-5   | 5     | James Braker            | Y    | yes     | N    | 64K     | 64K  | Y    | 44    | 13  | 8   |      | 2012  | 2015  |   |  | 6309 op-codes not implemented  |   |   |
| 6809_6309                               | <a href="https://opencore">https://opencore</a>                           | beta     | Alejandro Paz Schmidt  | 6809      | 8    | 8    |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | kintex-7    | 7     | James Braker            | Y    | yes     | N    | 64K     | 64K  | Y    | 44    | 13  | 8   |      | 2012  | 2015  |   |  | 6309 op-codes not implemented  |   |   |
| 6809_6309                               | <a href="https://opencore">https://opencore</a>                           | beta     | Alejandro Paz Schmidt  | 6809      | 8    | 8    |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | aria-2      | 2     | James Braker            | Y    | yes     | N    | 64K     | 64K  | Y    | 44    | 13  | 8   |      | 2012  | 2015  |   |  | 6309 op-codes not implemented  |   |   |
| brainfuckcpu                            | <a href="https://opencore">https://opencore</a>                           | beta     | Aleksander Kaminski    | mem       | 8    | 3    |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | kintex-7    | 7     | James Braker            | Y    | yes     | N    | 64K     | 64K  | Y    |       |     | 0   |      | 2014  | 2015  | <a href="http://www.cliffe">http://www.cliffe</a>     |  | Touring machine like, 2ndary link is a                                 | adj prog & data mem size, terrible name   |   |
| aoc6800                                 | <a href="https://github.com">https://github.com</a>                       | beta     | Aleksander Osman       | 68000     | 16   | 16   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | Alexander C | 26227 |                         | Y    | verilog | 22   | aoc6800 | Y    | yes  | N     | 4G  | 4G  | Y    |       | 2010  | 2011  |  |  | uses ao68000 core, Amiga chip set   | Wishbone Amiga OCS SoC                        |
| aoc6800                                 | <a href="https://github.com">https://github.com</a>                       | beta     | Aleksander Osman       | 68000     | 16   | 16   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | kintex-7    | 7     | James altera            | Y    | yes     | N    | 4G      | 4G   | Y    |       |     |     |      | 2010  | 2011  |   |  | uses ao68000 core, Amiga chip set                                      | Wishbone Amiga OCS SoC  |   |
| aoc6800                                 | <a href="https://github.com">https://github.com</a>                       | beta     | Aleksander Osman       | 68000     | 16   | 16   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | aria-2      | 2     | James Braker            | Y    | yes     | N    | 4G      | 4G   | Y    |       |     |     |      | 2010  | 2011  |   |  | uses ao68000 core, Amiga chip set                                      | Wishbone Amiga OCS SoC  |   |
| aoc6800                                 | <a href="https://github.com">https://github.com</a>                       | beta     | Aleksander Osman       | 68000     | 16   | 16   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | kintex-7    | 7     | James Braker            | Y    | yes     | N    | 4G      | 4G   | Y    |       |     |     |      | 2010  | 2011  |   |  | uses ao68000 core, Amiga chip set                                      | Wishbone Amiga OCS SoC  |   |
| ao486                                   | <a href="https://opencore">https://opencore</a>                           | beta     | Aleksander Osman       | x86       | 32   | 8    |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | z-u2e       | 2     | James Braker            | Y    | yes     | N    | 4G      | 4G   | Y    |       |     |     |      | 2014  | 2014  | <a href="https://github.com">https://github.com</a>   |  | complete 486, SoC configuration  | non-SoC, no MMU, not superscalar  |   |
| ao486                                   | <a href="https://opencore">https://opencore</a>                           | beta     | Aleksander Osman       | x86       | 32   | 8    |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | kintex-7    | 7     | James Braker            | Y    | yes     | N    | 4G      | 4G   | Y    |       |     |     |      | 2014  | 2014  | <a href="https://www.stuf">https://www.stuf</a>       |  | complete 486, SoC configuration  | Henry Wong thesis at U.Toronto, also youtube  |   |
| ao68000                                 | <a href="https://github.com">https://github.com</a>                       | beta     | Aleksander Osman       | 68000     | 16   | 16   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | aria-2      | 2     | James Braker            | Y    | yes     | N    | 4G      | 4G   | Y    |       |     |     |      | 2010  | 2012  |   |  | uses microcode, instruction prefetch                                   | buffer  |   |
| ao3000                                  | <a href="https://opencore">https://opencore</a>                           | beta     | Aleksander Osman       | MIPS      | 32   | 32   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | z-u3e       | 3     | James high F            | Y    | yes     | N    | 4G      | 4G   | Y    |       |     |     | 32   | 5     | 2014  | 2015  |  |  | MIPS R3000A compatible, has MMU   | moved declarations forward                    |
| ao3000                                  | <a href="https://opencore">https://opencore</a>                           | beta     | Aleksander Osman       | MIPS      | 32   | 32   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | kintex-7    | 7     | James Braker            | Y    | yes     | N    | 4G      | 4G   | Y    |       |     |     | 32   | 5     | 2014  | 2015  |  |  | MIPS R3000A compatible, has MMU   | moved declarations forward                    |
| dlx_calvino                             | <a href="https://github.com/Aletere">https://github.com/Aletere</a>       | stable   | Alessandro Calvino     | DLX       | 32   | 32   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | kintex-7    | 7     | James Braker            | Y    | yes     | N    | 4G      | 4G   | Y    |       |     |     | 32   | 5     | 2014  | 2015  |  |  | masters thesis  | also supports Synopsys Design Compiler        |
| dlx_chiara                              | <a href="https://github.com">https://github.com</a>                       | stable   | Alessandro Di Chiara   | DLX       | 32   | 32   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | kintex-7    | 7     | James Braker            | Y    | yes     | N    | 4G      | 4G   | Y    |       |     |     | 32   | 5     | 2017  | 2017  |  |  | Course project, no RTL comments, VHDL via instructor?   |   |
| risc_lowrisc                            | <a href="https://github.com">https://github.com</a>                       | scala    | Alex Bradbury          | risc-v    | 32   | 32   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | Y           | scala |                         | Y    | yes     | N    | 4G      | 4G   | Y    |       |     |     |      | 2017  |   | <a href="http://www.lowrisc">http://www.lowrisc</a>   |  | 4-bit 4-lowRISC with tagged memory and minior core                     |   |   |
| lvp32                                   | <a href="https://opencore">https://opencore</a>                           | beta     | Alex Kuznetsov         | RISC      | 32   | 32   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | kintex-7    | 7     | James Braker            | Y    | yes     | N    | 4G      | 4G   | Y    | 30    |     | 256 | 3    | 2016  | 2022  | <a href="https://lvp32.githi">https://lvp32.githi</a> |  | register file in block RAM   | vendor neutral source code, no div inst   |   |
| lvp32                                   | <a href="https://opencore">https://opencore</a>                           | beta     | Alex Kuznetsov         | RISC      | 32   | 32   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | z-u3e       | 3     | James Braker            | Y    | yes     | N    | 4G      | 4G   | Y    | 30    |     | 256 | 3    | 2016  | 2022  | <a href="https://lvp32.githi">https://lvp32.githi</a> |  | register file in block RAM   | vendor neutral source code, no div inst   |   |
| openfire_core                           | <a href="https://github.com">https://github.com</a>                       | alpha    | Alex Marchsner, Steph  | uBlaze    | 32   | 32   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | verilog     | 12    | openfire                | Y    | yes     | N    | 4G      | 4G   | Y    |       |     |     | 32   |       | 2007  | 2009  |  |  | OpenFire Processor Core   | "FPGA Proven"                                 |
| g185                                    | <a href="https://simlab.ed">https://simlab.ed</a>                         | stable   | Alex Miczo             | 8085      | 8    | 8    |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | kintex-7    | 7     | James gate level design | Y    | yes     | N    | 64K     | 64K  | Y    |       |     |     |      | 1993  |   | <a href="http://www.foga">http://www.foga</a>         |  | also a TTL implementation in VHDL                                      |   |   |
| risc16_archer                           | <a href="https://github.com">https://github.com</a>                       | alpha    | Alexander Archer       | risc      | 16   | 16   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | vhdl        | 7     | cpu                     | Y    | yes     | N    | 64K     | 64K  | N    | 14    | 8   |     |      | 2019  |   |   |  | educational  |   |   |
| riscv_paranut                           | <a href="https://github.com/hsa-ei">https://github.com/hsa-ei</a>         | untested | Alexander Bahle        | risc-v    | 32   | 32   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | vhdl        | 100   | paranut                 | Y    | yes     | N    | 4G      | 4G   | Y    |       |     |     | 32   |       | 2021  |   | <a href="https://ees.hs-aug">https://ees.hs-aug</a>                                |  | SIMD vect & human multi-threading   | Effic embded Sys group Un of Applied Sciences |
| hrm-cpu                                 | <a href="https://github.com">https://github.com</a>                       | untested | Alexandre Dumont       | accum     | 8    | 16   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | verilog     |       | Y                       | yes  | N       | 4G   | 4G      | Y    | 16   | 2     |     |     | 2018 | 2019  |   |   | modelled on "Human Resource Machine"   |  |   |   |
| riscv_rvbs                              | <a href="https://github.com/CTSR1">https://github.com/CTSR1</a>           | stable   | Alexandra Ioannou      | risc-v    | 32   | 32   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | bluespec    | 33    |                         | Y    | yes     | N    | 4G      | 4G   | Y    |       |     |     | 32   |       | 2020  |   |  |  | descript of the RISC-V instruction set in Bluespec, requires bluespec, no verilog code                |   |
| sayeh_process                           | <a href="https://opencore">https://opencore</a>                           | stable   | Alireza Haghdoust, Arr | RISC      | 16   | 8    |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | kintex-7    | 7     | James Braker            | Y    | yes     | N    | 64K     | 64K  | Y    |       |     |     | 32   |       | 2008  | 2009  |  |  | haghdoust.persiangi   | simple RISC                                   |
| an-noc-mpsoc                            | <a href="https://opencore">https://opencore</a>                           | mature   | Alireza Monemi         | uBlaze    | 32   | 32   |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      | z-u3e       | 3     | James vivado            | Y    | yes     | N    | 4G      | 4G   | Y    |       |     |     |      | 2014  | 2019  |   |  | choice of lm32, aeMB, mor1kx or or1                                    | full system has network of cores  |   |
| an-noc                                  |   |          |                        |           |      |      |      |       |      |      |     |      |       |     |     |      |      |       |       |      |     |      |             |       |                         |      |         |      |         |      |      |       |     |     |      |       |   |   |  |  |   |   |

| _up_all_soft<br>folder | opencores or<br>primary link  | status      | author              | style /<br>clone   | data<br>date | inst<br>size | PGA        | repor<br>ter        | com<br>ent           | LUTs<br>ALUT | Off   | LUT?<br>mult | blk<br>ram | F<br>max | date | tool<br>ver | MIPS<br>/inst | clks/<br>inst | KIPS<br>/LUT | ven<br>dor  | src<br>code      | #src<br>files | top<br>file | tool<br>ver | flg<br>pt | ftg<br>pt | max<br>dat | max<br>inst | byte<br>adrs | adr<br>inst | #<br>reg | pip<br>e | start<br>year | last<br>revis | secondary web<br>link   | note worthy   | comments  |  |   |  |
|------------------------|---|-------------|---------------------|--------------------|--------------|--------------|------------|---------------------|----------------------|--------------|-------|--------------|------------|----------|------|-------------|---------------|---------------|--------------|-------------|------------------|---------------|-------------|-------------|-----------|-----------|------------|-------------|--------------|-------------|----------|----------|---------------|---------------|---|---|---|--|---|--|
| verilog-6502           | <a href="https://github.com/ArietOtters/verilog-6502">https://github.com/ArietOtters/verilog-6502</a>           | stable      | Ariet Otters        | 6502               | 8            | 8            | kintex-7-3 | James Brakef        | 407                  | 475          | 112   | 6            |            | 200      | ##   | 14.7        | 0.33          | 4.0           | 40.6         | X           | verilog          | 2             | cpu         | yes         | N         | N         | 64K        | 64K         | Y            |             |          |          | 2007          | 2018          | <a href="http://ladybug.x54all.nl/ariet/fpga/6502/">http://ladybug.x54all.nl/ariet/fpga/6502/</a>       |   |   |  |   |  |
| verilog-6502           | <a href="https://github.com/ArietOtters/verilog-6502">https://github.com/ArietOtters/verilog-6502</a>           | stable      | Ariet Otters        | 6502               | 8            | 8            | zu-3e      | James Vivado        | 475                  | 327          | 98    | 6            |            | 333      | ##   | v21.1       | 0.33          | 3.0           | 77.2         | X           | verilog          | 2             | cpu         | yes         | N         | N         | 64K        | 64K         | Y            |             |          |          | 2007          | 2018          | <a href="http://ladybug.x54all.nl/ariet/fpga/6502/">http://ladybug.x54all.nl/ariet/fpga/6502/</a>       |   |   |  |   |  |
| verilog-65C02          | <a href="https://github.com/ArietOtters/verilog-65C02">https://github.com/ArietOtters/verilog-65C02</a>         | alpha       | Ariet Otters        | 6502               | 16           | 8            | zu-3e      | James Vivado        | 327                  | 370          |       | 6            | 2          | 370      | ##   | v21.1       | 0.33          | 3.0           | 124.6        | X           | verilog          | 26            | cpu         | yes         | N         | N         | 64K        | 64K         | Y            |             |          |          | 2011          | 2021          | <a href="https://github.com/ArietOtters/verilog-65C02">https://github.com/ArietOtters/verilog-65C02</a> | used in 100MHz 5502 DIP module  | rewritten for 6LUTs, spartan6 version has black boot ROM mapped to LUTs?  |  |   |  |
| verilog-65C02          | <a href="https://github.com/ArietOtters/verilog-65C02">https://github.com/ArietOtters/verilog-65C02</a>         | alpha       | Ariet Otters        | 6502               | 16           | 8            | kintex-7-3 | James Vivado        | 599                  | 204          |       | 6            | 2          | 204      | ##   | 14.7        | 0.67          | 4.0           | 57.1         | X           | verilog          | 5             | gop16       | yes         | N         | N         | 4G         | 4G          | Y            |             |          |          | 2011          | 2018          | <a href="https://forum.6502.org/viewtopic.php?p=100">https://forum.6502.org/viewtopic.php?p=100</a>     | 16-bit data RAM "bytes"   |   |  |   |  |
| ARM Cortex A           | <a href="http://www.arm.com/proprietary">http://www.arm.com/proprietary</a>                                     | proprietary | ARM                 | ARM M1             | 32           | 16           | virtex-5   | ARM                 | 65nm                 | 1900         |       | 6            |            | 200      |      | 1.00        | 1.0           | 105.3         | AIX          | proprietary |                  |               | Y           | yes         | N         | 4G        | 4G         | Y           |              |             | 16       | 3        | 2007          |               |   |   | ARM Cortex M0, M1 & M3 avail for free see xilinx Xceli64  |  |   |  |
| ARM Cortex A           | <a href="https://developer.arm.com/proprietary">https://developer.arm.com/proprietary</a>                       | ASIC        | ARM                 | ARM A53            | 64           | 32           | asic       | Xilinx              | 6000                 |              |       | 6            |            | 1500     |      | 2.00        | 0.5           | #####         |              | asic        |                  |               | Y           | yes         | Y         | 4G        | 4G         | Y           | 80           | 16          | 10       |          |               |               |   |   | ARM Cortex M0, M1 & M3 avail for free see xilinx Xceli64  |  |   |  |
| ARM Cortex A           | <a href="https://developer.arm.com/proprietary">https://developer.arm.com/proprietary</a>                       | ASIC        | ARM                 | ARM A9             | 32           | 16           | arriva V   | Altera              | 4500                 |              |       | 6            |            | 1050     |      | 2.50        | 1.0           | 583.3         |              | asic        |                  |               | Y           | yes         | Y         | 4G        | 4G         | Y           | 80           | 16          | 10       |          |               |               |   |   | ARM Cortex M0, M1 & M3 avail for free see xilinx Xceli64  |  |   |  |
| ARM Cortex A           | <a href="https://developer.arm.com/proprietary">https://developer.arm.com/proprietary</a>                       | ASIC        | ARM                 | ARM R5             | 32           | 16           | asic       | Xilinx              |                      |              |       | 6            |            | 600      |      | 1.0         | 1.0           |               |              | asic        |                  |               | Y           | yes         | Y         | 4G        | 4G         | Y           | 80           | 16          | 10       |          |               |               |   |   | ARM Cortex M0, M1 & M3 avail for free see xilinx Xceli64  |  |   |  |
| ARM Cortex A           | <a href="https://www.arm.com/proprietary">https://www.arm.com/proprietary</a>                                   | proprietary | ARM                 | ARM M1             | 32           | 16           |            |                     |                      |              |       | 6            |            |          |      | 1.00        | 1.0           |               | X            | encrypted   |                  |               | Y           | yes         | N         | 4G        | 4G         | Y           |              |             | 16       | 3        | 2019          |               |   |   | free use on Xilinx Vivado, encrypted RTL, uses Diligent A7 or S7 board, AIX bus interf.   |  |   |  |
| sayeh_cpu              | <a href="https://github.com/sayeh/sayeh_cpu">https://github.com/sayeh/sayeh_cpu</a>                             | untested    | Armin Kazemi        | RISC               | 16           | 16           |            |                     |                      |              |       |              |            |          |      | 0.67        | 1.0           |               |              | vhdl        |                  |               | Y           | asm         | N         | 64K       | 64K        | Y           |              |             | 64       |          |               | 2017          |   |   |   | 16-bit MIPS, data flow schematic   |   |  |
| t400                   | <a href="https://github.com/sayeh/t400">https://github.com/sayeh/t400</a>                                       | untested    | Armin Kazemi        | RISC               | 16           | 16           |            |                     |                      |              |       |              |            |          |      | 0.67        | 1.0           |               |              | vhdl        |                  |               | Y           | asm         | N         | 64K       | 64K        | Y           |              |             | 64       |          |               | 2017          |   |   |   | 64 word reg file?  |   |  |
| T48                    | <a href="https://github.com/sayeh/T48">https://github.com/sayeh/T48</a>   | stable      | Armin Laeuger       | MCS-48             | 4            | 8            | spartan-2  | Armin Laeuger       | 643                  |              |       | 3            | 2          | 60       |      | 0.16        | 4.0           | 3.7           | IX           | vhdl        | 36               | t400 core     | Y           | yes         | N         | Y         | 64         | 1K          | Y            |             |          |          |               | 2006          | 2009  |   |   | implementation of National's 4-bit COP400 microcontroller                        |   |  |
| riscv_pervical         | <a href="https://github.com/riscv_pervical/riscv_pervical">https://github.com/riscv_pervical/riscv_pervical</a> | stable      | Armin Laeuger       | MCS-48             | 4            | 8            | cyclone-1  | Armin Laeuger       | 738                  |              |       | 4            | 1          | 59       |      | 0.33        | 4.0           | 6.6           | IX           | vhdl        | 70               | t48 core      | Y           | asm         | N         | 256       | 1K         | Y           |              |             |          |          |               | 2004          | 2022  |   |   | T48 uController  |   |  |
| crisv32_axis           | <a href="https://github.com/crisv32_axis/crisv32_axis">https://github.com/crisv32_axis/crisv32_axis</a>         | asic        | Axis Communications | ArTeCS (Un Madrid) | riscv        | 64           | 32         | kintex7             | ArTeC                | largest      | 57129 | 27996        | 6          | 50       |      | v20.2       | 1.00          | 2.0           | 0.4          | X           | system           | 60            | Y           | yes         | N         | 16E       | 16E        | Y           |              |             | 32       |          |               | 2017          | 2022  | <a href="https://github.com/crisv32_axis/crisv32_axis">https://github.com/crisv32_axis/crisv32_axis</a> | Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative  |  |   |  |
| softcore-cpu           | <a href="http://developer.arm.com/proprietary">http://developer.arm.com/proprietary</a>                         | asic        | Ayemen Sekhri       | RISC               | 32           | 16           |            |                     |                      |              |       |              |            |          |      |             |               |               |              | Y           | proprietary      |               |             | Y           | yes       | N         | 4G         | 4G          | Y            |             |          | 16       |               |               | 2007  |   |   |  | embedded com  |  |
| fluid_core             | <a href="https://github.com/fluid_core/fluid_core">https://github.com/fluid_core/fluid_core</a>                 | alpha       | Azmatmoosa          | RISC               | 8            | 12           | kintex-7-3 | James Brakef        | 956                  |              |       | 4            |            | 381      | ##   | 14.7        | 0.33          | 1.0           | 131.7        | X           | verilog          | 17            | FluidCore   | N           | Y         | Y         | 4G         | 4G          | Y            | 32          | 7        |          |               | 2019          | 2020  |   |   | course project, seven "x86" registers, 32-bit immediates, multi-cycle design     |   |  |
| riscv_croyde           | <a href="https://github.com/riscv_croyde/riscv_croyde">https://github.com/riscv_croyde/riscv_croyde</a>         | stable      | Ben Marshall        | riscv              | 64           | 32           |            |                     |                      |              |       |              |            |          |      |             |               |               |              | Y           | system           | 35            | core_top    | Y           | yes       | N         | 16Q        | 16Q         | Y            |             |          | 32       | 3             | 2021          | 2021  |   |   | data width adj., mem sizes adj.  |   |  |
| tim                    | <a href="https://github.com/tim/tim">https://github.com/tim/tim</a>   | stable      | Ben Marshall        | RISC               | 32           | 8            | zu-3e      | James Brakef        | degenerate synthesis |              |       | 6            |            |          | ##   | v21.1       | 0.33          | 3.0           |              |             | vhdl             | 15            | top         | Y           | yes       | Y         | 4G         | 4G          | Y            | 50          |          |          |               |               | 2014  | 2015  |   |  | TIM: Tiny Instruction Machine, variable length inst   |  |
| riscv_vanilla          | <a href="https://github.com/riscv_vanilla/riscv_vanilla">https://github.com/riscv_vanilla/riscv_vanilla</a>     | verified    | Ben Marshall        | riscv              | 32           | 32           | artix-7    | Ben Marshall        | 2422                 |              |       | 6            |            | 150      |      | 1.00        | 2.0           | 31.0          |              | verilog     | 26               | frv_cpu       | Y           | yes         | N         | 4G        | 4G         | Y           |              |             | 32       | 5        |               |               | 2019  |   |   |  | "toy" 5 stage RISC-V CPU, implementing the rv32imc  |  |
| riscv_vanilla          | <a href="https://github.com/riscv_vanilla/riscv_vanilla">https://github.com/riscv_vanilla/riscv_vanilla</a>     | verified    | Ben Marshall        | riscv              | 32           | 32           | zu-5e      | James Brakef        | 2422                 |              |       | 6            |            |          | ##   | v21.1       | 1.00          | 2.0           |              |             | verilog          | 26            | frv_cpu     | Y           | yes       | N         | 4G         | 4G          | Y            |             |          | 32       | 5             |               |   | 2019  |   |  |   | "toy" 5 stage RISC-V CPU, implementing the rv32imc                                   |
| b16                    | <a href="http://www.bernd-pay.com/b16">http://www.bernd-pay.com/b16</a>   | stable      | Bernd Paysan        | forth              | 16           | 5            | spartan-6  | James Brakef        | 554                  |              |       | 6            |            | 134      | ##   | 14.7        | 0.67          | 1.0           | 161.7        | IX          | verilog          | 15            | b16         | Y           | yes       | N         | 64K        | 64K         | N            |             |          |          |               | 2002          | 2017  | <a href="https://github.com/bernd-pay/b16">https://github.com/bernd-pay/b16</a>                         | two versions: one/15 source files, derived from c18   |  |   |  |
| b16                    | <a href="http://www.bernd-pay.com/b16">http://www.bernd-pay.com/b16</a>   | stable      | Bernd Paysan        | forth              | 16           | 5            |            |                     |                      |              |       | 6            |            |          |      |             | 0.67          | 1.0           |              | IX          | vhdl             | 1             | b16-sm      | Y           | yes       | N         | 64K        | 64K         | N            |             |          |          |               | 2002          | 2019  | <a href="https://github.com/bernd-pay/b16">https://github.com/bernd-pay/b16</a>                         | two versions: one/15 source files, derived from c18   |  |   |  |
| gnice-fpga             | <a href="https://github.com/gnice-fpga/gnice-fpga">https://github.com/gnice-fpga/gnice-fpga</a>                 | stable      | Bernd Ulmann        | RISC               | 16           | 16           |            |                     |                      |              |       |              |            |          |      |             |               |               |              | Y           | vhdl             | 40            | quince_cp   | Y           | yes       | N         | 64K        | 64K         | N            | 18          | 4        | 16       |               |               | 2020  |   |   |  | derived from NICE: <a href="http://www.vaxm.com/pdp11-like">http://www.vaxm.com/pdp11-like</a> , no byte operations |  |
| magic-1                | <a href="http://www.homebrewcpu.com/magic-1">http://www.homebrewcpu.com/magic-1</a>                             | untested    | Bill Buzbee         | accum              | 8            |              |            |                     |                      |              |       |              |            |          |      |             |               |               |              |             | schematic        |               |             | Y           | yes       | N         | 2M         | 2M          | Y            | 256         | 5        | 7        |               |               | 2004  | 2014  | <a href="https://hackaday.com/2014/04/27/homebrewcpu-magic-1/">https://hackaday.com/2014/04/27/homebrewcpu-magic-1/</a>                                   | TTL computer, 6809ish, schematics o  | magic-16 planning, 200 TTL chips  |  |
| riscv_piccolo          | <a href="https://github.com/riscv_piccolo/riscv_piccolo">https://github.com/riscv_piccolo/riscv_piccolo</a>     | untested    | BlueSpec            | riscv              | 32           | 32           |            |                     |                      |              |       |              |            |          |      |             |               |               |              |             | bluespec verilog |               |             | Y           | yes       | N         | 4G         | 4G          | Y            |             |          | 32       | 3             |               |   | 2018  | 2018  |  |   | RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT), |
| cd16                   | <a href="http://anycpu.org/cd16">http://anycpu.org/cd16</a>   | stable      | Brad Eckert         | forth              | 16           | 16           | spartan-3  | James Brakef        | 681                  |              |       | 4            |            | 83       | ##   | 14.7        | 0.67          | 2.0           | 41.0         | IX          | B                | vhdl          | 16          | cd16        | N         | N         | 128K       | 8M          |              |             |          |          |               |               | 2003  | 2003  | <a href="http://web.archive.org/web/20030303080000/http://www.anycpu.org/cd16/">http://web.archive.org/web/20030303080000/http://www.anycpu.org/cd16/</a> | Spartan-3 block RAM  | bare core   |  |
| cd16                   | <a href="http://anycpu.org/cd16">http://anycpu.org/cd16</a>   | stable      | Brad Eckert         | forth              | 16           | 16           | spartan-3  | James Brakef        | 618                  |              |       | 4            | 7          | 31       | ##   | 14.7        | 0.67          | 2.0           | 16.9         | IX          | Y                | vhdl          | 16          | demosexect  | N         | N         | 128K       | 8M          |              |             |          |          |               |               | 2003  | 2003  | <a href="http://web.archive.org/web/20030303080000/http://www.anycpu.org/cd16/">http://web.archive.org/web/20030303080000/http://www.anycpu.org/cd16/</a> | Spartan-3 block RAM  | includes stack RAMs & some inst RAM   |  |
| sc20                   | <a href="http://www.forth.com/sc20">http://www.forth.com/sc20</a>   | proprietary | Brad Eckert         | forth              | 32           | 8            | virtex-6   | Brad Eckert         | 1977                 |              |       | 6            |            | 150      |      | 1.00        | 1.0           | 75.9          | X            | proprietary |                  |               | Y           | yes         | N         | 64K       | 64K        | N           | 23           |             | 16       |          |               | 2021          |   |   |   | PDF file, Forth Inc.   |   |  |
| chad                   | <a href="https://github.com/bradl/chad">https://github.com/bradl/chad</a>                                       | stable      | Brad Eckert         | forth              | 18           | 16           | artix-7-1  | James DFF           | ex                   | 1982         |       | 6            | 5          | 127      | ##   | v21.1       | 0.80          | 1.0           | 51.4         | X           | verilog          | 33            | mcu_arty    | Y           | yes       | N         | 64K        | 64K         | N            | 23          |          | 16       |               |               | 2021  |   |   |  | verilog, f & c code; fpga project files   |  |
| chad                   | <a href="https://github.com/bradl/chad">https://github.com/bradl/chad</a>                                       | stable      | Brad Eckert         | forth              | 18           | 16           | artix-7-3  | James DFF           | ex                   | 1995         |       | 6            | 5          | 175      | ##   | v21.1       | 0.80          | 1.0           | 70.4         | X           | verilog          | 33            | mcu_arty    | Y           | yes       | N         | 64K        | 64K         | N            | 23          |          | 16       |               |               | 2021  |   |   |  | verilog, f & c code; fpga project files   |  |
| chad                   | <a href="https://github.com/bradl/chad">https://github.com/bradl/chad</a>                                       | stable      | Brad Eckert         | forth              | 18           | 16           | zu-3e      | James Vivado        | 2196                 | 2211         |       | 6            | 5          | 250      | ##   | v21.1       | 0.80          | 1.0           | 91.1         | X           | verilog          | 33            | mcu_arty    | Y           | yes       | N         | 64K        | 64K         | N            | 23          |          | 16       |               |               | 2021  |   |   |  | verilog, f & c code; fpga project files   |  |
| chad                   | <a href="https://github.com/bradl/chad">https://github.com/bradl/chad</a>                                       | stable      | Brad Eckert         | forth              | 18           | 16           | artix-7-3  | James option        | 1972                 |              |       | 6            | 3          | 196      | ##   | v21.1       | 0.80          | 1.0           | 79.5         | X           | verilog          | 33            | mcu_arty    | Y           | yes       | N         | 64K        | 64K         | N            | 23          |          | 16       |               |               | 2021  |   |   |  | verilog, f & c code; fpga project files   |  |
| cpu-caddr              | <a href="https://github.com/cpu-caddr/cpu-caddr">https://github.com/cpu-caddr/cpu-caddr</a>                     | untested    | Brad Parker         | lisp               | 32           | 48           |            |                     |                      |              |       |              |            |          |      |             |               |               |              |             | verilog          |               |             | Y           | lisp      | Y         | 16M        | 16K         |              |             |          |          |               |               | 2011  | 2016  | <a href="https://dspace.mcgill.ca/~brad/caddr/">https://dspace.mcgill.ca/~brad/caddr/</a>   | Verilog FPGA re-implementation of M  | uses 48-bit u-code  |  |
| cpu-pdp11              | <a href="https://github.com/cpu-pdp11/cpu-pdp11">https://github.com/cpu-pdp11/cpu-pdp11</a>                     | untested    | Brad Parker         | PDP11              | 16           | 16           |            |                     |                      |              |       |              |            |          |      |             |               |               |              |             | verilog          |               |             | Y           | yes       | N         | 64K        | 64K         | Y            |             |          | 8        |               |               | 2006  | 2016  |   |  | A working PDP-11 cpu with an RK11 disk emulator which uses a IDE disk as a backing                                  |  |
| cpu-pdp8               | <a href="https://github.com/cpu-pdp8/cpu-pdp8">https://github.com/cpu-pdp8/cpu-pdp8</a>                         | untested    | Brad Parker         | PDP8               | 12           | 12           | spartan-3  | James Brakef        | 1557                 |              |       | 4            | 1          |          | ##   | 14.7        | 0.40          | 2.0           |              | X           | Y                | verilog       | 15          | top         | Y         | yes       | N          | 4K          | 4K           |             |          |          |               | 2004          | 2016  |   |   | A working PDP-8/cu with an RF08 disk emulator which uses a IDE disk as a backing |   |  |
| pdp11-34verilog        | <a href="http://www.heeltoe.com/pdp11-34verilog">http://www.heeltoe.com/pdp11-34verilog</a>                     | stable      | Brad Parker         | PDP11              | 16           | 16           | aria-2     | James Brakef        | 2532                 |              |       | A            |            | 126      | ##   | q13.1       | 0.67          | 2.0           | 16.7         | IX          | Y                | verilog       | 24          | pdp11       | Y         | yes       | N          | 64K         | 64K          |             | 70       | 13       | 8             |               |   | 2009  |   |  |   | boots & runs RT-11, EIS inst & MMU   |
| pdp8verilog            | <a href="http://www.heeltoe.com/pdp8verilog">http://www.heeltoe.com/pdp8verilog</a>                             | stable      | Brad Parker         | PDP8               | 12           | 12           | kintex-7-3 | James Brakef        | 505                  |              |       | A            |            | 366      | ##   | q13.1       | 0.67          | 2.0           | 181.3        | X           | Y                | verilog       | 18          | pdp8        | Y         | yes       | N          | 32K         | 32K          |             |          |          | 8             |               |   | 2005  | 2010  |  |   | 128-bit memory path  |
| bjx1                   | <a href="https://github.com/bjx1/bjx1">https://github.com/bjx1/bjx1</a>   | alpha       | Brendan Bohannon    | RISC               | 32           | 16           | kintex-7-3 | James syntax errors |                      |              |       | 6            |            |          | ##   | 14.7        | 1.00          | 2.0           |              | X           | verilog          | 34            | exunit      | Y           | yes       | Y         | 4G         | 4G          | Y            |             |          | 9        | 16            |               |   | 2017  | 2018  |  |   | 64-bit regis, 16x inst, 48-bit VM  |
| btlarch                | <a href="https://github.com/btlarch/btlarch">https://github.com/btlarch/btlarch</a>                             | alpha       | Brendan Bohannon    | CISC               | 64           | 16           |            |                     |                      |              |       |              |            |          |      | 14.7        |               |               |              | X           | verilog          | 149           | bp2         | Y           | yes       | Y         | 256T       | 256T        | Y            | 64          |          | 32       |               |               | 2018  | 2022  | <a href="https://www.youarehere.com/btlarch/">https://www.youarehere.com/btlarch/</a>   | based on SH-4, work suspended  |   |  |
| btlarch                | <a href="https://github.com/btlarch/btlarch">https://github.com/btlarch/btlarch</a>                             | beta        | Brendan Bohannon    | CISC               | 32           | 16           | kintex-7-3 | James Brakef        | 4762                 |              | </    |              |            |          |      |             |               |               |              |             |                  |               |             |             |           |           |            |             |              |             |          |          |               |               |   |   |   |  |   |  |





| _up_all_soft<br>folder | opencores or<br>primary link  | status | author                   | style /<br>clone | data<br>date | inst<br>size | FGPA       | repor<br>ter         | com<br>ents | LUTs<br>ALUT | Off | LUT?<br>mult | blk<br>ram | F<br>max | date | tool<br>ver | MIPS<br>/inst | clks/<br>inst | KIPS<br>/LUT | ven<br>dor | src<br>code | #src<br>files | top<br>file   | tool<br>chain | fltg<br>pt | max<br>dat | max<br>inst | byte<br>adrs | adr<br>inst | #<br>reg | pip<br>e | start<br>year | last<br>revis | secondary web<br>link | note worthy   | comments  |   |  |                         |
|------------------------|---|--------|--------------------------|------------------|--------------|--------------|------------|----------------------|-------------|--------------|-----|--------------|------------|----------|------|-------------|---------------|---------------|--------------|------------|-------------|---------------|---------------|---------------|------------|------------|-------------|--------------|-------------|----------|----------|---------------|---------------|-----------------------|---|---|---|--|-------------------------|
| cosmac                 | <a href="https://github.com/eric-smith/cosmac">https://github.com/eric-smith/cosmac</a>     | beta   | Eric Smith               | 1802             | 8            | 8            | kintex-7-3 | James Brakef         | 244         | 244          | 6   |              |            |          | 270  | ##          | 14.7          | 0.33          | 1.0          | 365.5      | X           | vhdl          | 1             | cosmac        | Y          | asm        | N           | N            | 64K         | 64K      | Y        | 100           | 16            | 2009                  | 2020  |   | AKA COSMAC ELF of 1976  | Fmax is for bare core, runs Camelforth       |                         |
| cosmac                 | <a href="https://github.com/eric-smith/cosmac">https://github.com/eric-smith/cosmac</a>     | beta   | Eric Smith               | 1802             | 8            | 8            | kintex-7-3 | James Brakef         | 598         | 598          | 6   |              | 17         | 87       | ##   | 14.7        | 0.33          | 1.0           | 48.0         | X          | vhdl        | 14            | elf           | Y             | asm        | N          | N           | 64K          | 64K         | Y        | 100      | 16            | 2009          | 2020                  |   | uses PIXIE graphics core  | modified to use block RAM   |  |                         |
| hive                   | <a href="https://opencor.hive">https://opencor.hive</a>                                     | stable | Eric Wallin              | stack            | 32           | 16           | arria-2    | James Brakef         | 1420        | 1420         | A   | 8            | 24         | 283      | ##   | q13.1       | 1.00          | 1.0           | 199.4        | ILX        | verilog     | 10            | hive_core     | Y             | asm        | N          | N           | 64K          | 64K         | Y        | 40       | 10            | 8             | 2013                  | 2015  |   | 4 symmetrical stacks, eight threads via pipeline barrel   |  |                         |
| ep994a                 | <a href="https://github.com/ep994a">https://github.com/ep994a</a>                           | stable | Erik Piehl               | 9900             | 16           | 16           | kintex-7-3 | James Brakef         | 1340        | 1340         | 6   |              | 5          | 286      | ##   | 14.7        | 0.83          | 3.0           | 59.0         | X          | vhdl        | 10            | ep994a        | Y             | asm        | N          | N           | 64K          | 64K         | Y        | 100      | 16            | 2016          | 2015                  | <a href="https://hackaday.com/2016/01/09/ep994a-4-bit-CPU-in-VHDL/">https://hackaday.com/2016/01/09/ep994a-4-bit-CPU-in-VHDL/</a>                   | T1 990 emulation  | also tms9902 (uart) core by Paul Urbanus?   |  |                         |
| ep994a/icy99           | <a href="https://github.com/ep994a/icy99">https://github.com/ep994a/icy99</a>               | stable | Erik Piehl               | 9900             | 16           | 16           | kintex-7-3 | James Brakef         | 1340        | 1340         | 6   |              | 5          | 286      | ##   | 14.7        | 0.83          | 3.0           | 59.0         | X          | vhdl        | 29            | tms9900       | Y             | asm        | N          | N           | 64K          | 64K         | Y        | 100      | 16            | 2016          | 2020                  | <a href="https://hackaday.com/2016/01/09/ep994a-4-bit-CPU-in-VHDL/">https://hackaday.com/2016/01/09/ep994a-4-bit-CPU-in-VHDL/</a>                   | T1 990 emulation  | also tms9902 (uart) core by Paul Urbanus?   |  |                         |
| nibblercpu             | <a href="https://gist.github.com/erincandescent">https://gist.github.com/erincandescent</a> | stable | Erin Candescant          | accum            | 4            | 8            |            |                      |             |              |     |              |            |          |      |             |               |               |              |            | verilog     | 1             | nibblercpu    | Y             | asm        | N          | Y           | 4K           | 4K          | Y        | 40       | 8             | 2014          |                       | <a href="https://www.bigner.com/2014/01/09/ep994a-4-bit-CPU-in-VHDL/">https://www.bigner.com/2014/01/09/ep994a-4-bit-CPU-in-VHDL/</a>               | 4-bit CPU in VHDL   | secondary web link has documentation as part of thesis?   |  |                         |
| pic-16C5x              | <a href="https://tams-wv">https://tams-wv</a>   | errors | Ernesto Romani           | PIC16            | 8            | 12           | kintex-7-3 | James Brakef         | 1755        | 1755         | 6   |              |            |          | 53   | ##          | 14.7          | 0.33          | 2.0          | 20.4       | X           | verilog       | 49            | pic_core      | Y          | asm        | N           | Y            | 256         | 4K       | Y        | 40            | 8             | 1998                  | 2002  |   | based on magic-16   | computer & computer2 null dsgrns: no outputs |                         |
| dme                    | <a href="https://github.com/nguyen-expressif">https://github.com/nguyen-expressif</a>       | stable | ErwinM                   | RISC             | 16           | 16           | zu-3e      | James Brakef         | 1755        | 1755         | 6   |              |            |          | 53   | ##          | 14.7          | 0.33          | 2.0          | 20.4       | X           | verilog       | 49            | pic_core      | Y          | asm        | N           | Y            | 256         | 4K       | Y        | 40            | 8             | 1998                  | 2002  |   | based on magic-16   | computer & computer2 null dsgrns: no outputs |                         |
| arm_cpu_dcdc           | <a href="https://github.com/nguyen-expressif">https://github.com/nguyen-expressif</a>       | stable | Evan Nguyen              | arm              | 32           | 32           | zu-3e      | James Brakef         | 1755        | 1755         | 6   |              |            |          | 53   | ##          | 14.7          | 0.33          | 2.0          | 20.4       | X           | verilog       | 49            | pic_core      | Y          | asm        | N           | Y            | 256         | 4K       | Y        | 40            | 8             | 1998                  | 2002  |   | based on magic-16   | computer & computer2 null dsgrns: no outputs |                         |
| rescif                 | <a href="https://github.com/nguyen-expressif">https://github.com/nguyen-expressif</a>       | stable | Evan Nguyen              | arm              | 32           | 32           | zu-3e      | James Brakef         | 1755        | 1755         | 6   |              |            |          | 53   | ##          | 14.7          | 0.33          | 2.0          | 20.4       | X           | verilog       | 49            | pic_core      | Y          | asm        | N           | Y            | 256         | 4K       | Y        | 40            | 8             | 1998                  | 2002  |   | based on magic-16   | computer & computer2 null dsgrns: no outputs |                         |
| pet-on-a-chip          | <a href="https://github.com/epi22">https://github.com/epi22</a>                             | stable | Erza Thomas              | RISC             | 16           | 16           |            |                      |             |              |     |              |            |          |      |             |               |               |              |            | system      | 23            | top           | Y             | asm        | N          | Y           | 4G           | 4G          | Y        | 40       | 8             | 2004          |                       |   | from "Digital design and computer architecture" by David Patterson  | single cycle, empty synthesis   |  |                         |
| tiny_soc               | <a href="https://github.com/epi22">https://github.com/epi22</a>                             | stable | Erza Thomas              | RISC             | 16           | 16           |            |                      |             |              |     |              |            |          |      |             |               |               |              |            | proprietary | 19            | top           | Y             | asm        | N          | Y           | 4G           | 4G          | Y        | 40       | 8             | 2004          |                       |   | from "Digital design and computer architecture" by David Patterson  | single cycle, empty synthesis   |  |                         |
| natalius_8bit          | <a href="https://opencor.hive">https://opencor.hive</a>                                     | stable | Fabio Guzman             | RISC             | 8            | 16           | kintex-7-3 | James Brakef         | 232         | 232          | 6   |              | 1          | 175      | ##   | 14.7        | 0.11          | 3.0           | 27.7         | X          | verilog     | 12            | natalius_core | Y             | asm        | N          | Y           | 64K          | 64K         | Y        | 44       | 16            | 2012          | 2020                  | <a href="https://ezrasrobo.com/2012/02/08/natalius-core/">https://ezrasrobo.com/2012/02/08/natalius-core/</a>                                       | robot controller, senior design project   | cust pcb & up, derivative of tiny_soc   |  |                         |
| ahmes                  | <a href="https://github.com/fp88">https://github.com/fp88</a>                               | stable | Fabio Pereira            | accum            | 8            | 8            | kintex-7-3 | James Brakef         | 186         | 186          | 6   |              |            |          | 476  | ##          | 14.7          | 0.33          | 3.0          | 281.6      | X           | B             | verilog       | 12            | ahmes      | Y          | asm         | N            | Y           | 256      | 2K       | Y             | 29            | 8                     | 2016  | 2017  | <a href="http://embeddedartistry.com/2016/07/08/ahmes-a-simple-8-bit-cpu/">http://embeddedartistry.com/2016/07/08/ahmes-a-simple-8-bit-cpu/</a> | return stack & register file                 | includes GPU (char gen) |
| fp88                   | <a href="https://github.com/fp88">https://github.com/fp88</a>                               | stable | Fabio Pereira            | Z8               | 8            | 8            | cyclone-4  | James Brakef         | 5184        | 5184         | 4   | 1            | 16         |          |      |             |               |               |              |            | I           | vhdl          | 4             | fp88_cpu      | Y          | asm        | N           | Y            | 2K          | 16K      | Y        | 29            | 32            | 2016                  | 2017  | <a href="http://embeddedartistry.com/2016/07/08/ahmes-a-simple-8-bit-cpu/">http://embeddedartistry.com/2016/07/08/ahmes-a-simple-8-bit-cpu/</a> | bare CPU with no RAM  | 3 clocks/inst                                |                         |
| vhdl-cpu2              | <a href="https://github.com/lebric">https://github.com/lebric</a>                           | stable | Fabrice Normandin        | mips             | 32           | 32           |            |                      |             |              |     |              |            |          |      |             |               |               |              |            |             |               |               | asm           | N          | Y          | 4G          | 4G           | Y           | 29       | 32       | 5             | 2016          | 2018                  |   | Zilog Z8 encore (e28) 8-bit core  | Altera megafuncions (mem)   |  |                         |
| s1_core                | <a href="https://opencor.hive">https://opencor.hive</a>                                     | stable | Fabrizio Fazzino et al   | SPARC            | 64           | 32           | kintex-7-3 | James Brakef         | 52845       | 52845        | 6   | 8            | 59         | 56       | ##   | v14.1       | 2.00          | 1.0           | 2.1          | IX         | verilog     | 136           | s1_top        | Y             | asm        | N          | Y           | 4G           | 4G          | Y        | 29       | 32            | 2007          | 2012                  | <a href="https://en.wikipedia.org/wiki/McGill_Universit%C3%9C_MIPS_CPU/VHDL">https://en.wikipedia.org/wiki/McGill_Universit%C3%9C_MIPS_CPU/VHDL</a> | McGill Un. Course, MIPS CPU/VHDL  | MIPS inst card, pipe hazard notes   |  |                         |
| m1_core                | <a href="https://opencor.hive">https://opencor.hive</a>                                     | stable | Fabrizio Fazzino, Albert | MIPS7            | 32           | 32           | arria-2    | James Brakef         | 2101        | 2101         | A   |              |            |          | 190  | ##          | q13.1         | 1.00          | 1.0          | 90.6       | IX          | verilog       | 9             | m1_core       | Y          | asm        | N           | Y            | 4G          | 4G       | Y        | 32            | 2007          | 2012                  |   | reduced version of OpenSPARC T1   | Vivado run  |  |                         |
| spartanMC              | <a href="http://www.spartanmc.com">http://www.spartanmc.com</a>                             | stable | Fabrizio Fazzino, Albert | MIPS7            | 32           | 32           | arria-2    | James Brakef         | 2101        | 2101         | A   |              |            |          | 190  | ##          | q13.1         | 1.00          | 1.0          | 90.6       | IX          | verilog       | 9             | m1_core       | Y          | asm        | N           | Y            | 4G          | 4G       | Y        | 32            | 2007          | 2012                  |   | reduced version of OpenSPARC T1   | Vivado run  |  |                         |
| urisc                  | <a href="http://www.urisc.com">http://www.urisc.com</a>                                     | stable | Fabrizio Fazzino, Albert | MIPS7            | 32           | 32           | arria-2    | James Brakef         | 2101        | 2101         | A   |              |            |          | 190  | ##          | q13.1         | 1.00          | 1.0          | 90.6       | IX          | verilog       | 9             | m1_core       | Y          | asm        | N           | Y            | 4G          | 4G       | Y        | 32            | 2007          | 2012                  |   | reduced version of OpenSPARC T1   | Vivado run  |  |                         |
| diogenes               | <a href="https://opencor.hive">https://opencor.hive</a>                                     | stable | Fabrizio Fazzino, Albert | MIPS7            | 32           | 32           | arria-2    | James Brakef         | 2101        | 2101         | A   |              |            |          | 190  | ##          | q13.1         | 1.00          | 1.0          | 90.6       | IX          | verilog       | 9             | m1_core       | Y          | asm        | N           | Y            | 4G          | 4G       | Y        | 32            | 2007          | 2012                  |   | reduced version of OpenSPARC T1   | Vivado run  |  |                         |
| spu-mark-ii            | <a href="https://github.com/mastu">https://github.com/mastu</a>                             | stable | Fabrizio Fazzino, Albert | MIPS7            | 32           | 32           | arria-2    | James Brakef         | 2101        | 2101         | A   |              |            |          | 190  | ##          | q13.1         | 1.00          | 1.0          | 90.6       | IX          | verilog       | 9             | m1_core       | Y          | asm        | N           | Y            | 4G          | 4G       | Y        | 32            | 2007          | 2012                  |   | reduced version of OpenSPARC T1   | Vivado run  |  |                         |
| ti-100                 | <a href="https://github.com/mastu">https://github.com/mastu</a>                             | stable | Fabrizio Fazzino, Albert | MIPS7            | 32           | 32           | arria-2    | James Brakef         | 2101        | 2101         | A   |              |            |          | 190  | ##          | q13.1         | 1.00          | 1.0          | 90.6       | IX          | verilog       | 9             | m1_core       | Y          | asm        | N           | Y            | 4G          | 4G       | Y        | 32            | 2007          | 2012                  |   | reduced version of OpenSPARC T1   | Vivado run  |  |                         |
| mc6809e                | <a href="https://github.com/mastu">https://github.com/mastu</a>                             | stable | Fabrizio Fazzino, Albert | MIPS7            | 32           | 32           | arria-2    | James Brakef         | 2101        | 2101         | A   |              |            |          | 190  | ##          | q13.1         | 1.00          | 1.0          | 90.6       | IX          | verilog       | 9             | m1_core       | Y          | asm        | N           | Y            | 4G          | 4G       | Y        | 32            | 2007          | 2012                  |   | reduced version of OpenSPARC T1   | Vivado run  |  |                         |
| scdp8                  | <a href="https://github.com/mastu">https://github.com/mastu</a>                             | stable | Fabrizio Fazzino, Albert | MIPS7            | 32           | 32           | arria-2    | James Brakef         | 2101        | 2101         | A   |              |            |          | 190  | ##          | q13.1         | 1.00          | 1.0          | 90.6       | IX          | verilog       | 9             | m1_core       | Y          | asm        | N           | Y            | 4G          | 4G       | Y        | 32            | 2007          | 2012                  |   | reduced version of OpenSPARC T1   | Vivado run  |  |                         |
| nanoblaze              | <a href="https://opencor.hive">https://opencor.hive</a>                                     | stable | Fabrizio Fazzino, Albert | MIPS7            | 32           | 32           | arria-2    | James Brakef         | 2101        | 2101         | A   |              |            |          | 190  | ##          | q13.1         | 1.00          | 1.0          | 90.6       | IX          | verilog       | 9             | m1_core       | Y          | asm        | N           | Y            | 4G          | 4G       | Y        | 32            | 2007          | 2012                  |   | reduced version of OpenSPARC T1   | Vivado run  |  |                         |
| nanoblaze              | <a href="https://opencor.hive">https://opencor.hive</a>                                     | stable | Fabrizio Fazzino, Albert | MIPS7            | 32           | 32           | arria-2    | James Brakef         | 2101        | 2101         | A   |              |            |          | 190  | ##          | q13.1         | 1.00          | 1.0          | 90.6       | IX          | verilog       | 9             | m1_core       | Y          | asm        | N           | Y            | 4G          | 4G       | Y        | 32            | 2007          | 2012                  |   | reduced version of OpenSPARC T1   | Vivado run  |  |                         |
| j68                    | <a href="https://code.gov">https://code.gov</a>   | stable | Frederic Requin          | 68000            | 32           | 16           | stratix-2  | Frederic Requin      | 1900        | 1900         | 4   | 4            | 180        |          |      |             |               |               |              |            | I           | verilog       | 1             | j68           | Y          | asm        | N           | Y            | 4G          | 4G       | Y        | 16            | 2009          | 2014                  |   | for use with Minimig  | micro-coded on stack machine  |  |                         |
| risv_jive              | <a href="https://github.com/fredre">https://github.com/fredre</a>                           | stable | Frederic Requin          | 68000            | 32           | 16           | stratix-2  | Frederic Requin      | 1900        | 1900         | 4   | 4            | 180        |          |      |             |               |               |              |            | I           | verilog       | 1             | j68           | Y          | asm        | N           | Y            | 4G          | 4G       | Y        | 16            | 2009          | 2014                  |   | for use with Minimig  | micro-coded on stack machine  |  |                         |
| coen_316_cpu           | <a href="https://baio.github.io/coen_316_cpu">https://baio.github.io/coen_316_cpu</a>       | stable | G.K Yvann Monny          | RISC             | 32           | 32           | kintex-7-3 | James Brakef         | 897         | 897          | 6   |              | 127        | ##       | 14.7 | 1.00        | 3.0           | 47.0          | X            | vhdl       | 8           | cpu_dp        | Y             | asm           | N          | Y          | 32          | 32           | Y           | 20       | 32       | 2018          | 2018          |                       | Size-Optimized Microcoded RISC-V  | Stack based CPU with Forth-like microcode   |   |  |                         |
| s4pu                   | <a href="https://baio.github.io/s4pu">https://baio.github.io/s4pu</a>                       | stable | Gabriel de Sant'Anna     | forth            | 16           | 16           | cyclone2   | Gabriel de Sant'Anna | 3306        | 1622         | 4   | 86           | 50         |          |      |             |               |               |              | 10.1       | I           | vhdl          | 17            | s4pu          | Y          | asm        | N           | Y            | 64K         | 64K      | Y        | 32            | 2017          | 2020                  | <a href="https://gitlab.com/baio/s4pu">https://gitlab.com/baio/s4pu</a>   | MIPS based, simulation DO files, I&D  | very small caches do not infer any RAM in Portuguese  |  |                         |
| t6507ip                | <a href="https://github.com/gaisler">https://github.com/gaisler</a>                         | stable | Gabriel de Sant'Anna     | 6502             | 8            | 8            | spartan-6  | James Brakef         | 1819        | 1819         | 6   | 8            |            |          |      |             |               |               |              |            | I           | vhdl          | 40            | t6507ip       | Y          | asm        | N           | Y            | 64K         | 64K      | Y        | 32            | 2009          | 2010                  |   | for use in ATARI 2600   | 32 & 64-bit, software tools, bit files  |  |                         |
| risv_noel              | <a href="https://www.gaisler.com">https://www.gaisler.com</a>                               | stable | Gabriel de Sant'Anna     | 6502             | 8            | 8            | spartan-6  | James Brakef         | 1819        | 1819         | 6   | 8            |            |          |      |             |               |               |              |            | I           | vhdl          | 40            | t6507ip       | Y          | asm        | N           | Y            | 64K         | 64K      | Y        | 32            | 2009          | 2010                  |   | for use in ATARI 2600   | 32 & 64-bit, software tools, bit files  |  |                         |
| coco3fpga              | <a href="https://github.com/gaisler">https://github.com/gaisler</a>                         | stable | Gabriel de Sant'Anna     | 6502             | 8            | 8            | spartan-6  | James Brakef         | 1819        | 1819         | 6   | 8            |            |          |      |             |               |               |              |            | I           | vhdl          | 40            | t6507ip       | Y          | asm        | N           | Y            | 64K         | 64K      | Y        | 32            | 2009          | 2010                  |   | for use in ATARI 2600   | 32 & 64-bit, software tools, bit files  |  |                         |
| or1200_soc             | <a href="https://github.com/gaisler">https://github.com/gaisler</a>                         | stable | Gabriel de Sant'Anna     | 6502             | 8            | 8            | spartan-6  | James Brakef         | 1819        | 1819         | 6   | 8            |            |          |      |             |               |               |              |            | I           | vhdl          | 40            | t6507ip       | Y          | asm        | N           | Y            | 64K         | 64K      | Y        | 32            | 2009          | 2010                  |   | for use in ATARI 2600   | 32 & 64-bit, software tools, bit files  |  |                         |
| micro_nating           | <a href="https://github.com/gaisler">https://github.com/gaisler</a>                         | stable | Gabriel de Sant'Anna     | 6502             | 8            | 8            | spartan-6  | James Brakef         | 1819        | 1819         | 6   | 8            |            |          |      |             |               |               |              |            | I           | vhdl          | 40            | t6507ip       | Y          | asm        | N           | Y            | 64K         | 64K      | Y        | 32            | 2009          | 2010                  |   | for use in ATARI 2600   | 32 & 64-bit, software tools, bit files  |  |                         |
| ignite_ptsc            | <a href="https://github.com/gaisler">https://github.com/gaisler</a>                         | stable | Gabriel de Sant'Anna     | 6502             | 8            | 8            | spartan-6  | James Brakef         | 1819        | 1819         | 6   | 8            |            |          |      |             |               |               |              |            | I           | vhdl          | 40            | t6507ip       | Y          | asm        | N           | Y            | 64K         | 64K      | Y        | 32            | 2009          | 2010                  |   | for use in ATARI 2600   | 32 & 64-bit, software tools, bit files  |  |                         |
| myforthproce           | <a href="https://github.com/gaisler">https://github.com/gaisler</a>                         | stable | Gabriel de Sant'Anna     | 6502             | 8            | 8            | spartan-6  | James Brakef         | 1819        | 1819         | 6   | 8            |            |          |      |             |               |               |              |            | I           | vhdl          | 40            | t6507ip       | Y          | asm        | N           | Y            | 64K         | 64K      | Y        | 32            | 2009          | 2010                  |   | for use in ATARI 2600   | 32 & 64-bit, software tools, bit files  |  |                         |
| risv_tinsel            | <a href="https://github.com/POETS">https://github.com/POETS</a>                             | stable | Geoff Natin              | OpenRISC         | 32           | 32           | cyclone-2  | James Brakef         | 1819        | 1819         | 6   | 8            |            |          |      |             |               |               |              |            | I           | vhdl          | 40            | t6507ip       | Y          | asm        | N           | Y            | 64K         | 64K      | Y        |               |               |                       |   |   |   |  |                         |

| _up_all_soft<br>folder | opencores or<br>primary link  | status   | author           | style /<br>clone | data<br>size | inst<br>size | FPGA       | report<br>ter          | com<br>ents   | LUTs<br>ALUT | Off | LUT?<br>mults | blk<br>ram | F<br>max | date  | tool<br>ver | MIPS<br>/inst | clks/<br>inst | KIPS<br>/LUT | ven<br>dor  | src<br>code      | #src<br>files | top file  | tool<br>cpu | ftg<br>pt | max<br>dat | max<br>inst | byte<br>adrs | adr<br>mod | #<br>reg | pip<br>e | start<br>year | last<br>revis | secondary web<br>link | note worthy   | comments   |   |   |
|------------------------|---|----------|------------------|------------------|--------------|--------------|------------|------------------------|---------------|--------------|-----|---------------|------------|----------|-------|-------------|---------------|---------------|--------------|-------------|------------------|---------------|-----------|-------------|-----------|------------|-------------|--------------|------------|----------|----------|---------------|---------------|-----------------------|---|--|---|---|
| tiny-riscv             | <a href="https://github.com/hushch">https://github.com/hushch</a>     |          | Hyounguk Shon    | RISC             | 32           | 32           |            |                        |               |              |     |               |            |          |       |             |               |               |              |             | verilog          | 35            | riscv_top | Y           | N         | N          | 4G          | 4G           | Y          | 24       | 32       |               | 2019          |                       |   | course work, reduced risc-v, 24 inst, four variations: cache, multi-cycle, pipeline & si |   |   |
| cpu_mcnally            | <a href="https://www.zu">https://www.zu</a>                           | untested | Iain McNally     | accum            | 16           | 16           |            |                        |               |              |     |               |            |          |       |             |               |               |              |             | B system verilog |               |           | Y           | N         | N          | 4K          | 4K           |            |          |          |               | 2011          |                       |   | for course, SystemVerilog HDL - Exam possibly same as simplecpu                          |   |   |
| lattice6502            | <a href="https://opencor">https://opencor</a>                         | beta     | Ian Schafman     | 6502             | 8            | 8            | kintex-7-3 | James Brakef           | 4942          |              |     |               |            |          | 214   | ##          | 14.7          | 0.33          | 4.0          | 3.6         | X                | vhdl          | 3         | ghdl_proc   | Y         | yes        | N           | N            | 64K        | 64K      | Y        |               |               | 2010                  | 2010  |  | targeted to LCMXO2280                                     |   |
| pd81                   | <a href="https://opencor">https://opencor</a>                         | beta     | Ian Schofield    | PDP8             | 12           | 12           | cyclone-3  | James Brakef           | 1088          |              |     |               |            | 48       | 63    | ##          | q13.1         | 0.50          | 2.0          | 14.4        | I                | vhdl          | 11        | top         | Y         | yes        | N           | N            | 4K         | 4K       |          |               |               | 2013                  | 2013  |  | Minimal PDP8/L implementation with 4K disk monitor system |   |
| power_a2               | <a href="https://github.com/opene">https://github.com/opene</a>       |          | IBM (open PPC)   | PPC              | 64           | 32           | vu3p-2     | TCL files              |               |              |     |               |            |          |       |             |               |               |              |             |                  | 285           |           | Y           | yes       | Y          | 16E         | 16E          | Y          |          |          | 2019          | 2020          |                       | PPC RTL, asic gate RTL                              | Virtex VU3P-2 FPGA Implementation (380K lut)   |   |   |
| sardmips               | <a href="https://opencor">https://opencor</a>                         | untested | Igor Loi         | MIPS             | 32           | 32           |            | systemC                |               |              |     |               |            |          |       |             |               |               |              |             | bluespec         | 25            |           | Y           | yes       | N          | N           | 4G           | 4G         | Y        | 32       | 32            | 2006          | 2009                  |   | synthesizable parameteric IP core supporting full MIPS R2000 ISA                         |   |   |
| riscv_shakti           | <a href="https://github.com/untested">https://github.com/untested</a> |          | IT Madras        | risc-v           | 32           | 32           |            |                        |               |              |     |               |            |          |       |             |               |               |              |             |                  |               |           | Y           | yes       | N          | N           | 4G           | 4G         | Y        | 32       | 32            | 2014          | 2021                  | <a href="https://shakti.org">https://shakti.org</a> |  | several web sites & datings                               |   |
| riscv_niosw            | <a href="https://www.improprietar">https://www.improprietar</a>       |          | Intel            | risc-v           | 32           | 32           | agilex     | intel                  | fastest       | 1509         | A   | 2             | 566        | ##       | q21.3 | 1.00        | 1.0           | 375.2         | I            | proprietary |                  |               |           | Y           | yes       | N          | N           | 4G           | 4G         | Y        | 32       | 32            | 5             | 2021                  |   |  | free license, small inst & data mem                       |   |
| riscv_niosw            | <a href="https://www.improprietar">https://www.improprietar</a>       |          | Intel            | risc-v           | 32           | 32           | stratix-10 | intel                  | fastest       | 1580         | A   | 2             | 362        | ##       | q21.3 | 1.00        | 1.0           | 229.1         | I            | proprietary |                  |               |           | Y           | yes       | N          | N           | 4G           | 4G         | Y        | 32       | 32            | 5             | 2021                  |   |  | free license, small inst & data mem                       |   |
| v1_coldfire            | <a href="https://www.silvoproprietar">https://www.silvoproprietar</a> |          | Intel            | 68000            | 16           | 16           | cyclone-3  | freescale              | 1375          |              |     |               |            | 2        | 306   | ##          | q21.3         | 1.00          | 1.0          | 222.3       | I                | proprietary   |           | Y           | yes       | N          | N           | 4G           | 4G         | Y        | 32       | 32            | 5             | 2021                  |   |  | free for Altera   |   |
| whitham_68k            | <a href="https://www.im">https://www.im</a>                           | errors   | Jack Whitham     | 68000            | 32           | 16           | kintex-7-3 | James                  | no top module |              |     |               |            |          |       | ##          | 14.7          | 0.67          | 4.0          |             |                  |               |           | Y           | asm       | N          | N           | 4G           | 4G         | Y        | 16       | 16            | 2008          |                       |   | 3500 LUTs on Stratix-III   |   |   |
| verilog_harvard        | <a href="https://github.com/jaywc">https://github.com/jaywc</a>       |          | Iae-Won Chung    | RISC             | 16           | 16           |            |                        |               |              |     |               |            |          |       |             |               |               |              |             | verilog          | 74            | cpu       | Y           | N         | N          | 4G          | 4G           | N          |          |          | 4             | 2019          | 2019                  |   | university project, 68020 subset   | read thesis, code generator for top modules               |   |
| verilog_harvard        | <a href="https://github.com/jaywc">https://github.com/jaywc</a>       |          | Iae-Won Chung    | RISC             | 16           | 16           | zu-3e      | James multi-           | 171           |              | 6   |               |            | 357      | ##    | v21.1       | 0.67          | 1.0           | 1399         | X           | verilog          | 5             | cpu01     | Y           | N         | N          | 4G          | 4G           | N          | 23       | 4        | 4             | 2019          | 2019                  |   | missing memory & test bench RTL  | single cycle CPU that has an IPC of 1                     |   |
| verilog_harvard        | <a href="https://github.com/jaywc">https://github.com/jaywc</a>       |          | Iae-Won Chung    | RISC             | 16           | 16           | zu-3e      | James multi-           | 288           |              |     |               |            |          |       | ##          | v21.1         | 0.67          | 1.0          |             | X                | verilog       | 7         | cpu02       | Y         | N          | N           | 4G           | 4G         | N        | 23       | 4             | 4             | 2019                  | 2019  |  | multi-cycle CPU that has an IPC of 1                      |   |
| verilog_harvard        | <a href="https://github.com/jaywc">https://github.com/jaywc</a>       |          | Iae-Won Chung    | RISC             | 16           | 16           | zu-3e      | James multi-driven net |               |              |     |               |            |          |       | ##          | v21.1         | 0.67          | 1.0          |             | X                | verilog       | 7         | cpu03       | Y         | N          | Y           | 4G           | 4G         | N        | 23       | 4             | 5             | 2019                  | 2019  |  | multi-driven nets   | 5-stage pipelined CPU, same for cpu4 thru cpu   |
| verilog_harvard        | <a href="https://github.com/jaywc">https://github.com/jaywc</a>       |          | Iae-Won Chung    | RISC             | 16           | 16           | zu-3e      | James multi-driven net |               |              |     |               |            |          |       | ##          | v21.1         | 0.67          | 1.0          |             | X                | verilog       | 7         | cpu04       | Y         | N          | Y           | 4G           | 4G         | N        | 23       | 4             | 5             | 2019                  | 2019  |  | multi-driven nets   | Data forwarding from the ALU                    |
| verilog_harvard        | <a href="https://github.com/jaywc">https://github.com/jaywc</a>       |          | Iae-Won Chung    | RISC             | 16           | 16           | zu-3e      | James multi-driven net |               |              |     |               |            |          |       | ##          | v21.1         | 0.67          | 1.0          |             | X                | verilog       | 7         | cpu05       | Y         | N          | Y           | 4G           | 4G         | N        | 23       | 4             | 5             | 2019                  | 2019  |  | multi-driven nets   | Branch prediction with a BTB with 2-bit saturat |
| verilog_harvard        | <a href="https://github.com/jaywc">https://github.com/jaywc</a>       |          | Iae-Won Chung    | RISC             | 16           | 16           | zu-3e      | James multi-driven net |               |              |     |               |            |          |       | ##          | v21.1         | 0.67          | 1.0          |             | X                | verilog       | 7         | cpu06       | Y         | N          | Y           | 4G           | 4G         | N        | 23       | 4             | 5             | 2019                  | 2019  |  | multi-driven nets   | tournament branch predictor                     |
| verilog_harvard        | <a href="https://github.com/jaywc">https://github.com/jaywc</a>       |          | Iae-Won Chung    | RISC             | 16           | 16           | zu-3e      | James multi-driven net |               |              |     |               |            |          |       | ##          | v21.1         | 0.67          | 1.0          |             | X                | verilog       | 7         | cpu07       | Y         | N          | Y           | 4G           | 4G         | N        | 23       | 4             | 5             | 2019                  | 2019  |  | multi-driven nets   | Memory latency parameter                        |
| verilog_harvard        | <a href="https://github.com/jaywc">https://github.com/jaywc</a>       |          | Iae-Won Chung    | RISC             | 16           | 16           | zu-3e      | James multi-driven net |               |              |     |               |            |          |       | ##          | v21.1         | 0.67          | 1.0          |             | X                | verilog       | 8         | cpu08       | Y         | N          | Y           | 4G           | 4G         | N        | 23       | 4             | 5             | 2019                  | 2019  |  | multi-driven nets   | instruction cache and data cache                |
| verilog_harvard        | <a href="https://github.com/jaywc">https://github.com/jaywc</a>       |          | Iae-Won Chung    | RISC             | 16           | 16           | zu-3e      | James multi-driven net |               |              |     |               |            |          |       | ##          | v21.1         | 0.67          | 1.0          |             | X                | verilog       | 9         | cpu09       | Y         | N          | Y           | 4G           | 4G         | N        | 23       | 4             | 5             | 2019                  | 2019  |  | multi-driven nets   | DMA module and its interrupt mechanism          |
| verilog_harvard        | <a href="https://github.com/jaywc">https://github.com/jaywc</a>       |          | Iae-Won Chung    | RISC             | 16           | 16           | zu-3e      | James multi-driven net |               |              |     |               |            |          |       | ##          | v21.1         | 0.67          | 1.0          |             | X                | verilog       | 10        | cpu10       | Y         | N          | Y           | 4G           | 4G         | N        | 23       | 4             | 5             | 2019                  | 2019  |  | multi-driven nets   | DMA interleaved with instructions that access   |
| blue_fpga              | <a href="https://github.com/Geckc">https://github.com/Geckc</a>       |          | Jaime Centeno    | accum            | 16           | 16           |            |                        |               |              |     |               |            |          |       |             |               |               |              |             | X                | vhdl          | 47        | system      | Y         | N          | N           | 4K           | 4K         | N        | 16       | 2             | 2021          | 2022                  |   | gate level png's, simulator exe  |   |   |
| mera400f               | <a href="https://github.com/jakubi">https://github.com/jakubi</a>     |          | James Bowman     | risc             | 16           | 16           |            |                        |               |              |     |               |            |          |       |             |               |               |              |             |                  |               |           | Y           | yes       | N          | 64K         | 64K          | Y          |          |          |               | 2020          |                       |   | reimplementation of MERA-400 CPU   | Polish, Mera400 was TTL up                                |   |
| xpu                    | <a href="http://excamera">http://excamera</a>                         | errors   | James Bowman     | forth            | 16           | 8            | kintex-7-3 | James requires         | preprocessor  |              |     |               |            |          |       | ##          | 14.7          | 0.67          | 1.0          |             |                  |               |           | Y           | yes       | N          | 64K         | 64K          | Y          |          |          |               | 2003          | 2003                  |   | uses preprocessor on VHDL  |   |   |
| verilog_1802           | <a href="https://github.com/jaywc">https://github.com/jaywc</a>       |          | James Bowman     | RISC             | 16           | 16           | zu-3e      | James multi-           | 288           |              |     |               |            |          |       | ##          | v21.1         | 0.67          | 1.0          |             | X                | verilog       | 3         | cdp1802     | Y         | yes        | N           | N            | 64K        | 64K      | Y        |               |               | 2015                  | 2017  |  | runs CamelForth   | all except RAM in one source file               |
| i1                     | <a href="http://www.excamera">http://www.excamera</a>                 | stable   | James Bowman     | forth            | 16           | 16           | zu-2e      | James area c           | 253           |              | 6   | 1             | 336        | ##       | v20.1 | 0.80        | 1.0           | #####         | X            | vhdl        | 1                | j1            | Y         | forth       | N         | 64K        | 64K         |              | 20         |          |          | 2             | 2006          | 2015                  | <a href="https://github.com">https://github.com</a> | uCode inst, dual port block RAM  | 16 deep data & return stacks                              |   |
| i1                     | <a href="http://www.excamera">http://www.excamera</a>                 | stable   | James Bowman     | forth            | 16           | 16           | kintex-7-3 | James Brakef           | 335           |              | 6   | 1             | 180        | ##       | v14.7 | 0.80        | 1.0           | 431.0         | X            | vhdl        | 1                | j1            | Y         | forth       | N         | 64K        | 64K         |              | 20         |          |          | 2             | 2006          | 2015                  | <a href="https://github.com">https://github.com</a> | uCode inst, dual port block RAM  | 16 deep data & return stacks                              |   |
| i1a                    | <a href="http://www.excamera">http://www.excamera</a>                 | stable   | James Bowman     | forth            | 16           | 16           | kintex-7-3 | James DFF ex           | 518           |              | 6   |               | 412        | ##       | v14.7 | 0.80        | 1.0           | 636.1         | X            | verilog     | 3                | j1            | Y         | forth       | N         | 64K        | 64K         |              | 20         |          |          | 2             | 2006          | 2017                  | <a href="https://github.com">https://github.com</a> | uCode inst, dual port block RAM  | OFF used for 18 deep data & return stacks                 |   |
| i1a32                  | <a href="http://www.excamera">http://www.excamera</a>                 | stable   | James Bowman     | forth            | 32           | 16           | kintex-7-3 | James DFF ex           | 930           |              | 6   |               | 358        | ##       | v14.7 | 1.00        | 1.0           | 384.4         | X            | verilog     | 3                | j1            | Y         | forth       | N         | 64K        | 64K         |              | 20         |          |          | 2             | 2006          | 2017                  |   | uCode inst, dual port block RAM  | DIFF used for 18 deep data & return stacks                |   |
| i1b                    | <a href="http://www.excamera">http://www.excamera</a>                 | stable   | James Bowman     | forth            | 32           | 16           | kintex-7-3 | James DFF ex           | 2612          |              | 6   |               | 302        | ##       | v14.7 | 1.00        | 1.0           | 115.5         | X            | verilog     | 3                | j1            | Y         | forth       | N         | 64K        | 64K         |              | 20         |          |          | 2             | 2006          | 2017                  |   | uCode inst, dual port block RAM  | DIFF used for 32 deep data & return stacks                |   |
| i1b_16                 | <a href="http://www.excamera">http://www.excamera</a>                 | stable   | James Bowman     | forth            | 32           | 16           | kintex-7-3 | James DFF ex           | 1588          |              | 6   |               | 355        | ##       | v14.7 | 1.00        | 1.0           | 223.4         | X            | verilog     | 3                | j1            | Y         | forth       | N         | 64K        | 64K         |              | 20         |          |          | 2             | 2006          | 2017                  |   | uCode inst, dual port block RAM  | DIFF used for 16 deep data & return stacks                |   |
| lem1_9                 | <a href="https://opencor">https://opencor</a>                         | alpha    | James Brakefield | accum            | 1            | 9            | kintex-7-3 | James 1 stag           | 75            |              | 6   | 1             | 171        | ##       | v14.5 | 0.04        | 1.0           | 91.2          | IX           | vhdl        | 2                | lem1_9        | Y         | N           | Y         | 32         | 2K          | N            | 24         |          |          | 1             | 2016          | 2017                  |   | single bit at a time, absolute adrs  |   |   |
| lem1_9min              | <a href="https://opencor">https://opencor</a>                         | beta     | James Brakefield | accum            | 1            | 9            | kintex-7-3 | James 1 stag           | 63            |              | 6   | 1             | 358        | ##       | v14.5 | 0.04        | 1.0           | 227.2         | ILX          | vhdl        | 3                | lem1_9mi      | Y         | asm         | N         | Y          | 64          | 2K           | N          | 8        | 64       | 1             | 2003          | 2009                  |   | logic emulation machine  | 4 index registers: (ix),(-ix),(ix++),(ix+off)             |   |
| lem1_9ptr              | <a href="https://opencor">https://opencor</a>                         | beta     | James Brakefield | accum            | 1            | 9            | kintex-7-3 | James 1 stag           | 147           |              | 6   | 1             | 176        | ##       | v14.5 | 0.06        | 1.0           | 72.0          | IX           | vhdl        | 2                | lem1_9pt      | Y         | N           | Y         | 512        | 2K          | N            | 24         |          |          | 1             | 2016          |                       |   | used speed opt, logic emulation mach   | 4 index registers: (ix),(-ix),(ix++),(ix+off)             |   |
| lem4_9                 | <a href="https://opencor">https://opencor</a>                         | beta     | James Brakefield | accum            | 4            | 9            | kintex-7-3 | James 1 stag           | 144           |              | 6   | 1             | 195        | ##       | v14.5 | 0.16        | 1.0           | 216.7         | IX           | vhdl        | 2                | lem1_9        | Y         | N           | Y         | 32         | 2K          | N            | 24         |          |          | 1             | 2016          |                       |   | binary & BCD digit addition, speed m   | 4 index registers: (ix),(-ix),(ix++),(ix+off)             |   |
| lem4_9ptr              | <a href="https://opencor">https://opencor</a>                         | beta     | James Brakefield | accum            | 4            | 9            | zu-2e      | James 1 stag           | 210           |              | 6   | 0             | 397        | ##       | v20.1 | 0.24        | 1.0           | 453.5         | IX           | vhdl        | 2                | lem1_9pt      | Y         | N           | Y         | 512        | 2K          | N            | 24         |          |          | 1             | 2016          |                       |   | binary & BCD digit addition, speed m   | 4 index registers: (ix),(-ix),(ix++),(ix+off)             |   |
| lem4_9ptr              | <a href="https://opencor">https://opencor</a>                         | beta     | James Brakefield | accum            | 4            | 9            | kintex-7-3 | James 1 stag           | 151           |              | 6   | 1             | 151        | ##       | v14.5 | 0.24        | 1.0           | 240.0         | IX           | vhdl        | 2                | lem1_9pt      | Y         | N           | Y         | 512        | 2K          | N            | 24         |          |          | 1             | 2016          |                       |   | binary & BCD digit addition, speed m   | 4 index registers: (ix),(-ix),(ix++),(ix+off)             |   |
| rois                   | <a href="https://opencor">https://opencor</a>                         | alpha    | James Brakefield | RISC             | 24           | 24           | zu-2e      | James no blk           | 627           |              | 6   |               | 382        | ##       | v19.2 | 0.83        | 1.0           | 507.1         | X            | vhdl        | 2                | rois24_24min  | N         | 16M         | 16M       | N          | 30          | 64           | 1          | 2016     | 2017     |               |               |                       | single pipe stage, passes simulation                | 24-bit word operations only  |   |   |
| rois                   | <a href="https://opencor">https://opencor</a>                         | alpha    | James Brakefield | RISC             | 24           | 24           | kintex-7-3 | James Brakef           | 384           |              | 6   | 1             | 170        | ##       | v14.7 | 0.83        | 1.0           | 368.8         | X            | vhdl        | 2                | rois24_24min  | N         | 16M         | 16M       | N          | 30          | 64           | 1          | 2016     | 2017     |               |               |                       | single pipe stage, pre simulation stag              | 8, 16 & 24-bit load/store  |   |   |
| rois                   | <a href="https://opencor">https://opencor</a>                         | alpha    | James Brakefield | RISC             | 24           | 24           | kintex-7-3 | James Brakef           | 382           |              | 6   | 1             | 120        | ##       | v14.7 | 0.83        | 1.0           | 261.7         | X            | vhdl        | 2                | rois24_24up   | N         | 16M         | 16M       | Y          | 55          | 64           | 1          | 2016     | 2017     |               |               |                       | single pipe stage, pre simulation stag              | 8, 16 & 24-bit load/store  |   |   |
| rois                   | <a href="https://opencor">https://opencor</a>                         | alpha    | James Brakefield | RISC             | 24           | 24           | zu-2e      | James huge l           | 9000          |              | 6   |               | 150        | ##       | v19.2 | 0.83        | 1.0           | 13.9          | X            | vhdl        | 2                | rois24_24up   | N         | 16M         | 16M       | Y          | 55          | 64           | 1          | 2016     | 2017     |               |               |                       | single pipe stage, pre simulation stag              | 8, 16 & 24-bit load/store  |   |   |
| lem16_18               |   | alpha    | James Brakefield | accum            | 16           | 18           | kintex-7-3 | James Brakef           | 483           |              | 6   | 1             | 294        | ##       | v14.5 | 0.16        | 1.0           | 97.4          | X            | vhdl        | 2                | lem16_18m     | N         | 256         | 1K        |            | 77          |              |            | 1        | 2010     | 2018          | </            |                       |   |  |   |   |

| _up_all_soft<br>folder | opencores or<br>primary link                    | status     | author                  | style /<br>clone | data<br>size | inst<br>size | FGPA      | report<br>ter | com<br>ents | LUTs<br>ALUT | Off | LUT?<br>mults | blk<br>ram | F<br>max | date | tool<br>ver | MIPS<br>/inst | clks/<br>inst | KIPS<br>/LUT | ven<br>dor | src<br>code | #src<br>files | top<br>file | tool<br>chain | ftg<br>pt | max<br>dat | max<br>inst | byte<br>adrs | adr<br>inst | #<br>reg | pip<br>e | start<br>year | last<br>revis | secondary web<br>link                           | note worthy   | comments  |   |   |                                   |
|------------------------|---|------------|-------------------------|------------------|--------------|--------------|-----------|---------------|-------------|--------------|-----|---------------|------------|----------|------|-------------|---------------|---------------|--------------|------------|-------------|---------------|-------------|---------------|-----------|------------|-------------|--------------|-------------|----------|----------|---------------|---------------|---|---|---|---|---|-----------------------------------|
| dlx_superscala         | <a href="https://www.rs">https://www.rs</a>     | errors     | Joachim Horch           | DLX              | 32           | 32           | kintex-7  | James Braker  | degenerate  | 1219         | 6   |               |            |          |      | ##          | 14.7          | 1.00          | 1.0          |            | vhdl        | 4             | dlx         | Y             | yes       | N          | 4K          | 4K           |             |          | 32       |               | 1997          | 1998  |   | Course project, Two inst/clock, doc in                  | collapses for no apparent reason  |   |                                   |
| pd08                   | <a href="https://opencor">https://opencor</a>   | alpha      | Joe Manojlovick, Rob    | PDP8             | 12           | 12           | kintex-7  | James Braker  |             | 1396         | 6   | 1             |            | 183      | ##   | 14.7        | 0.50          | 2.0           | 37.5         | X          | Y           | vhdl          | 55          | cpu           | Y         | yes        | N           | 4K           | 4K          |          |          | 8             |               | 2002  | 2016  |   | POP-8 Processor Core and System   | Boots OS/8, runs apps, several variants   |                                   |
| jam                    | <a href="https://github.c">https://github.c</a> | stable     | Johan Thein et al       | RISC             | 32           | 32           | kintex-7  | James Braker  |             | 1369         | 6   |               |            | 159      | ##   | 14.7        | 1.00          | 1.0           | 113.7        | X          | Y           | vhdl          | 17          | cpu           | Y         | yes        | N           | Y            | 128K        | 128K     |          | 32            | 5             | 2002  | 2014  |   | serial multiply & divide  | took out clock divider                    |                                   |
| rscl6f84               | <a href="https://opencor">https://opencor</a>   | stable     | John Clayton            | PIC16            | 8            | 14           | kintex-7  | James Braker  |             | 1375         | 6   |               |            | 143      | ##   | 14.7        | 1.00          | 1.0           | 104.2        | X          | Y           | vhdl          | 17          | cpu           | Y         | yes        | N           | Y            | 128K        | 128K     |          | 32            | 5             | 2002  | 2014  |   | serial multiply & divide  |   |                                   |
| ica                    | <a href="https://opencor">https://opencor</a>   | stable     | John Cronin             | RISC             | 8            | 14           | kintex-7  | James Braker  |             | 327          | 6   |               |            | 392      | ##   | 14.7        | 0.33          | 2.0           | 172.5        | IX         | Y           | verilog       | 1           | risc16f84     | Y         | yes        | N           | Y            | 256         | 4K       | Y        |               |               | 2002  | 2018  |   | derived from CQPIC by Sumio Morio   | other variants with RTL                   |                                   |
| micro16b               | <a href="http://members">http://members</a>     | beta       | John Kent               | accum            | 16           | 16           | kintex-7  | James Braker  |             | 385          | 6   | 3             | 3          | 157      | ##   | 14.7        | 0.33          | 1.0           | 15.8         | IX         | Y           | verilog       | 17          | sc            | Y         | yes        | N           | N            | 64K         | 4K       | Y        | 8             | 16            | 2002  | 2008  | <a href="http://members">http://members</a>             | has VGA controller, plays Pong  | altera memories                           |                                   |
| micro8a                | <a href="http://members">http://members</a>     | beta       | John Kent               | accum            | 8            | 16           | kintex-7  | James Braker  |             | 531          | 6   |               |            | 434      | ##   | 14.7        | 0.33          | 2.0           | 349.0        | X          | Y           | vhdl          | 11          | u16bcpu       | Y         | asm        | N           | N            | 2K          | 2K       | Y        |               |               | 2002  | 2002  | <a href="http://members">http://members</a>             | very limited inst set   | MIPS/clk adj, 2 clks/inst                 |                                   |
| system01               | <a href="http://members">http://members</a>     | beta       | John Kent, David Burn   | 6801             | 8            | 8            | kintex-7  | James Braker  |             | 1631         | 6   |               |            | 204      | ##   | 14.7        | 0.33          | 4.0           |              | X          | Y           | vhdl          | 21          | cpu68         | Y         | yes        | N           | N            | 64K         | 64K      | Y        |               |               | 2003  | 2009  |   | derived from Tim Boscke's mcpu  | also micro8 and micro8b variants          |                                   |
| system09               | <a href="https://opencor">https://opencor</a>   | stable     | John Kent, David Burn   | 6809             | 8            | 8            | kintex-7  | James Braker  |             | 1631         | 6   | 41            | 88         | ##       | 14.7 | 0.33        | 3.0           | 6.0           | IX           | Y          | vhdl        | 40            | cpu09       | Y             | yes       | N          | N           | 64K          | 64K         | Y        | 44       | 13            | 8             | 2003  | 2021  | <a href="http://members">http://members</a>             | from John Kent web page   | opencores download URL incorrect, use col |                                   |
| system05               | <a href="https://opencor">https://opencor</a>   | stable     | John Kent, David Burn   | 6805             | 8            | 8            | kintex-7  | James Braker  |             | 834          | 6   |               |            | 204      | ##   | 14.7        | 0.33          | 4.0           | 20.2         | X          | Y           | vhdl          | 10          | System05      | Y         | yes        | N           | N            | 64K         | 64K      | Y        |               |               | 2003  | 2009  |   |   |   |                                   |
| system11               | <a href="https://opencor">https://opencor</a>   | alpha      | John Kent, David Burn   | 68HC11           | 8            | 8            | kintex-7  | James Braker  |             | 1218         | 6   |               |            | 153      | ##   | 14.7        | 0.33          | 4.0           | 10.3         | X          | Y           | vhdl          | 17          | cpu11         | Y         | yes        | N           | N            | 64K         | 64K      | Y        |               |               | 2003  | 2009  |   |   |   |                                   |
| system68               | <a href="https://opencor">https://opencor</a>   | stable     | John Kent, David Burn   | 6801             | 8            | 8            | kintex-7  | James Braker  |             | 2235         | 4   | 4             | 46         | ##       | 14.7 | 0.33        | 4.0           | 1.7           | X            | Y          | vhdl        | 21            | cpu68       | Y             | yes       | N          | N           | 64K          | 64K         | Y        |          |               | 2003          | 2009  |   |   |   |   |                                   |
| crazy2_reboot          | <a href="https://opencor">https://opencor</a>   | beta       | John Kula               | CRAZY2           | 64           | 16           |           |               |             |              |     |               |            |          |      | ##          | 14.7          | 0.33          | 4.0          | 1.7        | X           | Y             | non-EDIF    | gate & module | Y         | yes        | N           | 256M         | 256M        | N        | 128      | 528           | 2016          | 2017  |   | Cray 1, 2 & 3 docs                                      | gate level code   |   |                                   |
| spam-1                 | <a href="https://github.c">https://github.c</a> | simulation | John Loneragan          | vliw             | 4            | 48           |           |               |             |              |     |               |            |          |      | ##          | 14.7          | 1.00          | 1.0          |            |             | verilog       | cpu         | Y             | yes       | N          | N           | 64K          | 64K         | Y        |          |               | 2019          | 2022  | <a href="https://hackaday">https://hackaday</a>                     | 8 Bit CPU Hardware Implementation                       | 32-bit address registers  |   |                                   |
| q5-ribble              | <a href="http://www.san">http://www.san</a>     | stable     | John Ribble             | RISC             | 8            | 16           | kintex-7  | James Braker  |             | 468          | 6   |               |            | 135      | ##   | 14.7        | 0.33          | 1.0           | 95.3         | X          | Y           | verilog       | 1           | q5s_mlx       | Y         | yes        | N           | 256          | 32K         | Y        |          |               | 1998          | 1999  |   |   |   |   |                                   |
| babyrisc               | <a href="http://www.san">http://www.san</a>     | stable     | John Ribble             | RISC             | 8            | 16           | kintex-7  | James Braker  |             | 468          | 6   |               |            | 141      | ##   | 14.7        | 0.33          | 2.0           | 49.7         | X          | Y           | verilog       | 1           | q5s_mlx       | Y         | yes        | N           | 64K          | 64K         | Y        | 15       | 8             | 1997          | 1999  |   |   |   |   |                                   |
| babyrisc               | <a href="http://www.san">http://www.san</a>     | stable     | John Ribble             | RISC             | 8            | 16           | zu-3e     | James Braker  |             | 249          | 6   |               |            | 286      | ##   | v21.1       | 0.33          | 2.0           | 189.3        | X          | Y           | verilog       | 1           | q5s_mlx       | Y         | yes        | N           | 64K          | 64K         | Y        | 15       | 8             | 1997          | 1999  | <a href="http://www.sand">http://www.sand</a>                       |   | memory rd/wrt & ALU per clock   |   |                                   |
| nocpu                  | <a href="https://github.c">https://github.c</a> | beta       | John Tzonevkrakis       | RISC             | 8            | 8            | kintex-7  | James Braker  |             | 175          | 6   |               |            | 243      | ##   | 14.7        | 0.33          | 1.5           | 306.1        | X          | Y           | verilog       | 5           | cpu           | N         | no         | N           | 256          | 256         | Y        |          |               | 4             |   |   |   | memory rd/wrt & ALU per clock   |   |                                   |
| jpui16                 | <a href="https://github.c">https://github.c</a> | stable     | Joksan Alvarado         | RISC             | 16           | 26           | kintex-7  | James Braker  |             |              | 6   |               |            |          |      | 14.7        | 0.67          | 1.0           |              |            | vhdl        | 9             | JPUI16      | Y             | asm       | N          | 64K         | 64K          |             |          |          | 16            | 2012          |   |   |   | 8 ALU inst, 3 port reg file   |   |                                   |
| mips-lite              | <a href="https://github.c">https://github.c</a> | untested   | Jon Craton              | MIPS             | 32           | 32           | kintex-7  | James Braker  |             |              | 6   |               |            |          |      | ##          | 14.7          | 1.00          | 1.0          |            |             | vhdl          | 65          | cpu           | Y         | asm        | N           |              |             |          |          | 32            | 2009          | 2009  |   |   |   |   |                                   |
| octagon                | <a href="https://opencor">https://opencor</a>   | beta       | Jon Pry                 | MIPS             | 32           | 32           | kintex-7  | James Braker  |             | 3021         | 6   | 4             | 9          | 333      | ##   | 14.7        | 1.00          | 1.0           | 110.2        | X          | Y           | vhdl          | 46          | octagon       | Y         | asm        | N           | 4G           | 4G          | Y        |          |               | 32            | 2015  | 2015  | <a href="https://github.c">https://github.c</a>         | 8 thread barrel processor, largely MIPS compatible  |   |                                   |
| arm4u                  | <a href="https://opencor">https://opencor</a>   | beta       | Jonathan Masur          | arm              | 32           | 32           | zu-3e     | James Braker  |             |              | 6   |               |            |          |      | ##          | v21.1         | 1.00          | 1.0          |            | A           | vhdl          | 12          | cpu           | Y         | yes        | Y           | 4G           | 4G          | Y        | 80       | 16            | 2014          | 2014  |   | ARMv3 ISA, clones early ARM processors in functionality |   |   |                                   |
| tinycpu                | <a href="https://opencor">https://opencor</a>   | alpha      | Jordan Earls            | RISC             | 8            | 8            | aria-2    | James Braker  |             | 136          | A   |               |            | 384      | ##   | q13.1       | 0.17          | 2.0           | 235.5        | IX         | Y           | vhdl          | 2           | tinycpu       | Y         | asm        | N           | N            | 1K          | 1K       |          | 12            | 4             | 2012  | 2012  |   | directory contains  | subset of 6502                            |                                   |
| riscv_rudolv           | <a href="https://github.c">https://github.c</a> | stable     | Jörg Mische             | risc-v           | 32           | 32           | kintex-7  | James Braker  |             | 545          | 6   |               |            | 200      | ##   | 1.00        | 1.00          | 1.0           | 367.0        | ALMX       | Y           | verilog       | 4           | pipeline      | Y         | yes        | N           | N            | 4K          | 4K       | Y        |               | 32            | 5   | 2021  |   |   | RISC-V processor for real-time system     | MIPS/inst reduced due to few inst |
| fx68k                  | <a href="http://fx68k.fxa">http://fx68k.fxa</a> | untested   | Jorge Cwik              | 68000            | 16           | 16           |           |               |             |              |     |               |            |          |      | ##          | 14.7          | 0.33          | 1.0          | 20.1       | X           | system        | 3           | fx68k         | Y         | yes        | N           | 4G           | 4G          | Y        |          |               | 16            | 2018  | 2021  | <a href="https://github.c">https://github.c</a>         | Cycle accurate, see <a href="http://atari-forum.com/viewtopic.php?f=28&amp;t=34730#p358139">http://atari-forum.com/viewtopic.php?f=28&amp;t=34730#p358139</a> |   |                                   |
| sub86                  | <a href="https://opencor">https://opencor</a>   | alpha      | Jose Risetto            | x86              | 16           | 8            | kintex-7  | James Braker  |             | 1916         | 6   |               |            | 172      | ##   | 14.7        | 0.67          | 3.0           | 20.1         | X          | Y           | verilog       | 1           | sub86         | Y         | yes        | N           | 64K          | 64K         | Y        |          | 7             | 2012          | 2013  |   |   |   |   |                                   |
| v586                   | <a href="https://opencor">https://opencor</a>   | beta       | Jose Risetto            | x86              | 32           | 8            | kintex-7  | James Braker  |             | 22282        | 6   | 12            | 16         | 102      | ##   | 14.7        | 1.00          | 2.0           | 2.3          | X          | Y           | verilog       | 22          | v586          | Y         | yes        | N           | 1M           | 1M          | Y        |          |               | 2014          | 2016  | <a href="https://github.c">https://github.c</a>                     | very small x86 subset core                              | no segment registers, limited op-codes  |   |                                   |
| v586                   | <a href="https://opencor">https://opencor</a>   | beta       | Jose Risetto            | x86              | 32           | 8            | zu-3e     | James Braker  |             |              | 6   | 12            | 16         | 102      | ##   | v21.1       | 1.00          | 2.0           |              | X          | Y           | verilog       | 22          | core          | Y         | yes        | N           | 1M           | 1M          | Y        |          |               | 2014          | 2016  | <a href="https://github.c">https://github.c</a>                     | MMU & caches, branch cache                              | <a href="http://www.youtube.com/channel/UCNbm8Bh54cv">www.youtube.com/channel/UCNbm8Bh54cv</a>  |   |                                   |
| ion                    | <a href="https://opencor">https://opencor</a>   | mature     | Jose Ruiz               | MIPS             | 32           | 32           | kintex-7  | James Braker  |             | 1533         | 6   |               |            | 163      | ##   | 14.7        | 1.00          | 1.0           | 106.0        | IX         | Y           | vhdl          | 12          | mips_soc      | Y         | yes        | N           | 4G           | 4G          | Y        |          | 32            | 2011          | 2018  | <a href="https://github.c">https://github.c</a>                     | MMU & caches, branch cache                              | <a href="http://www.youtube.com/channel/UCNbm8Bh54cv">www.youtube.com/channel/UCNbm8Bh54cv</a>  |   |                                   |
| light52                | <a href="https://opencor">https://opencor</a>   | beta       | Jose Ruiz               | 8051             | 8            | 8            | kintex-7  | James Braker  |             | 1022         | 6   | 1             | 1          | 154      | ##   | 14.7        | 0.33          | 6.0           | 8.3          | IX         | Y           | vhdl          | 8           | light52       | Y         | yes        | N           | 64K          | 64K         | Y        |          |               | 2011          | 2018  |   |   |   |   |                                   |
| light8080              | <a href="https://opencor">https://opencor</a>   | stable     | Jose Ruiz, Moti Litoche | 8080             | 8            | 8            | kintex-7  | James Braker  |             | 154          | 6   | 1             | 1          | 247      | ##   | 14.7        | 0.33          | 9.0           | 58.9         | IX         | Y           | verilog       | 5           | i80soc        | Y         | yes        | N           | 64K          | 64K         | Y        |          |               | 2007          | 2019  | <a href="https://github.c">https://github.c</a>                     | new version: moving to MIPS32r1                         | new version not ready, keeping old numbers  |   |                                   |
| dsp16                  | <a href="https://github.c">https://github.c</a> | beta       | Jose Tejada             | dsp              | 16           | 16           | yclone5   | Jose Tejada   |             | 2471         | 612 | A             | 12         |          |      | ##          | 14.7          | 0.33          | 1.0          |            | I           | verilog       | 12          | jt dsp16      | Y         | asm        | N           | Y            | 64K         | 64K      | N        | 29            | 16            | 2020  | 2021  |   | targeted to area, includes UART, inter  | older versions have both VHDL & Verilog   |                                   |
| 8bit-verilog_mcu       | <a href="https://github.c">https://github.c</a> | stable     | Josh Friend             | accum            | 8            | 8            | zu-2e     | James Braker  |             | 392          | 6   |               |            | 1        | 500  | ##          | v20.1         | 0.33          | 2.0          | 210.5      | X           | Y             | verilog     | 11            | cpu       |            |             | 512          | 512         | Y        | 16       |               | 2012          | 2012  |   | compatible with ATT V8 DSP16                            |   |   |                                   |
| flexgripplus           | <a href="https://github.c">https://github.c</a> | mature     | Jose Condia             | GGPU             | 32           | 32           |           |               |             |              |     |               |            |          |      | ##          | 14.7          | 0.33          | 1.0          | 10.7       | X           | vhdl          | 22          | Board_cp      | Y         | yes        | N           | 64K          | 64K         | Y        |          | 5             | 2003          | 2012  | <a href="https://opencor">https://opencor</a>                       | for class project, small data stack                     | PB clock, students to add features  |   |                                   |
| c16                    | <a href="https://opencor">https://opencor</a>   | stable     | Jsauremann              | accum            | 16           | 8            | spartan-3 | James Braker  |             | 1751         | 4   | 16            | 57         | ##       | 14.7 | 0.33        | 1.0           | 10.7          | X            | Y          | vhdl        | 1             | acc2        | Y             | yes       | N          | 4K          | 4K           | Y           |          |          | 2003          | 2012          |   |   |   |   |   |                                   |
| acc                    | <a href="https://github.c">https://github.c</a> | stable     | Juan Gonzalez-Gomez     | accum            | 15           | 15           | kintex-7  | James Braker  |             | 88           | 6   | 1             | 227        | ##       | 14.7 | 0.67        | 2.0           | 865.2         | IX           | Y          | verilog     | 1             | acc2        | Y             | yes       | N          | 4K          | 4K           | Y           |          |          | 2016          | 2016          | <a href="https://github.c">https://github.c</a> | GGPU based on G80 architecture of NVIDIA, heavily based on flexgrip | 8080 derivative, optional UART, 8-bit                   |   |   |                                   |
| acc                    | <a href="https://github.c">https://github.c</a> | stable     | Juan Gonzalez-Gomez     | accum            | 15           | 15           | zu-3e     | James Braker  |             | 88           | 6   | 1             |            |          |      | ##          | v21.1         | 0.67          | 2.0          |            | IX          | Y             | verilog     | 1             | acc2      | Y          | yes         | N            | 4K          | 4K       | Y        |               |               | 2016  | 2016  | <a href="https://github.c">https://github.c</a>         | 26 chptr course using Apollo Commat   | 7?why LUT count different from agcnorm    |                                   |
| z80-fpga               | <a href="https://github.c">https://github.c</a> | beta       | Juan Gonzalez-Gomez     | Z80              | 8            | 8            |           |               |             |              |     |               |            |          |      | ##          | 14.7          | 0.33          | 1.0          | 6.3        | X           | L             | verilog     | 5             |           | Y          | yes         | N            | 64K         | 64K      | Y        |               |               | 2020  |   |   | Based on ice20m1e by abnoname and TV80, with tinyBasic  |   |                                   |
| atmega8_pong           | <a href="https://fr.wikiv">https://fr.wikiv</a> | stable     | Juergen Sauermann       | AVR              | 8            | 16           | spartan-3 | James Braker  |             | 2767         | 4   | 1             | 10         | 53       | ##   | 14.7        | 0.33          | 1.0           | 6.3          | X          | Y           | vhdl          | 37          | avr_fpga      | Y         | yes        | N           | 64K          | 64K         | Y        | 17       | 4             | 2017          | 2017  |   |   |   |   |                                   |
| atmega8_pong           | <a href="https://fr.wikiv">https://fr.wikiv</a> | stable     | Juergen Sauermann       | AVR              | 8            | 16           | spartan-3 | James Braker  |             | 2898         | 4   | 1             | 11         | 53       | ##   | 14.7        | 0.33          | 1.0           | 6.0          | X          | Y           | vhdl          | 37          | pacman        | Y         | yes        | N           | 64K          | 64K         | Y        | 17       | 4             | 2017          | 2017  |   |   |   |   |                                   |
| avr_fpga               | <a href="https://opencor">https://opencor</a>   | stable     | Juergen Sauermann       | AVR              | 8            | 16           | kintex-7  | James Braker  |             | 1606         | 6   | 1             | 6          | 120      | ##   | 14.7        | 0.33          | 1.0           | 24.7         | X          | Y           | vhdl          | 20          | cpu_core      | Y         | yes        | N           | 64K          | 128K        | Y        | 72       | 32            | 2009          | 2010  |   |   |   |   |                                   |
| avr_fpga               | <a href="https://opencor">https://opencor</a>   | stable     | Juergen Sauermann       | AVR              | 8            | 16           | kintex-7  | James Braker  |             | 1877         | 6   | 1             | 6          | 115      | ##   | 14.7        | 0.33          |               |              |            |             |               |             |               |           |            |             |              |             |          |          |               |               |   |   |   |   |   |                                   |



| _up_all_soft<br>folder | opencores or<br>primary link  | status    | author                     | style /<br>clone | data<br>date | inst<br>size | FPGA       | report<br>ter           | com<br>ents | LUTs<br>ALUT | Off | LUT?<br>mult | blk<br>ram | F<br>max | date  | tool<br>ver | MIPS<br>/inst | clks/<br>inst | KIPS<br>/LUT | ven<br>dort | src<br>code | #src<br>files | top<br>file | tool<br>cpu | ftg<br>pt | max<br>dat | max<br>inst | byte<br>adrs | adr<br>inst | #<br>reg | pip<br>e | start<br>year | last<br>revis | secondary web<br>link   | note worthy   | comments   |   |   |   |   |  |                        |  |
|------------------------|---|-----------|----------------------------|------------------|--------------|--------------|------------|-------------------------|-------------|--------------|-----|--------------|------------|----------|-------|-------------|---------------|---------------|--------------|-------------|-------------|---------------|-------------|-------------|-----------|------------|-------------|--------------|-------------|----------|----------|---------------|---------------|---|---|--|---|---|---|---|--|------------------------|--|
| t180-cpu               | <a href="http://www.leo">http://www.leo</a>                         | stable    | Leonard Brandwein          | accum            | 16           | 8            | kintex-7-3 | James Brakel            | 709         | 788          | 6   | 6            |            | 163      | ##    | 14.7        | 0.67          | 3.0           | 26.2         | X           | vhdl        | 23            | cpu         | Y           | N         | N          | 64K         | 64K          | Y           | 182      |          |               | 2016          | 2016  | <a href="https://www.vtto">https://www.vtto</a>   | 8-bitter with pc, sp, a, b, c & d regs                             | based on Viktor Toth's 4 bit microcontroller  |   |   |   |  |                        |  |
| dragonfly              | <a href="http://www.leo">http://www.leo</a>                         | beta      | LEOX team                  | MISC             | 16           | 16           | kintex-7-3 | James Brakel            | 788         | 788          | 6   | 6            |            | 84       | ##    | 14.7        | 0.67          | 1.0           | 139.3        | X           | vhdl        | 6             | dgr_core    | Y           | N         | N          | 256         | 2K           |             |          |          |               | 2001          | 2001  |   | unusual, uses FIFOs  |   |   |   |   |  |                        |  |
| mips789                | <a href="https://opencor">https://opencor</a>                       | stable    | Li Wei                     | MIPS             | 32           | 12           | kintex-7-3 | James Brakel            | 1432        | 88           | A   | 1            | 171        | ##       | 14.7  | 1.00        | 1.0           | 119.1         | IX           | verilog     | 10          | mips_core     | Y           | yes         | N         | 4G         | 4G          | Y            |             | 32       | 5        | 2007          | 2014          |   | supports most MIPS instructions   |  |   |   |   |   |  |                        |  |
| lwisc                  | <a href="https://opencor">https://opencor</a>                       | stable    | Li Wei                     | accum            | 8            | 12           | aria-2     | James Brakel            | 88          | 88           | A   | 1            | 230        | ##       | q13.1 | 0.17        | 1.0           | 443.6         | I            | verilog     | 9           | misc_core     | Y           | asm         | N         | Y          | 256         | 2K           | Y           | 16       |          |               | 2008          | 2009  |   | ChaiRISC simplified PIC, 4 reg rtn stack                           | absolute addressing only, lowered MIPS/clk  |   |   |   |  |                        |  |
| arm9-soft-cpu          | <a href="https://github.com/riscv">https://github.com/riscv</a>     |           | Li Xinbing                 | ARM9             | 32           | 32           | zu-3e      | James vivado            | 3914        | 1257         | 6   | 4            | 167        | ##       | v21.1 | 1.00        | 1.0           | 42.6          |              | verilog     | 4           | arm9_core     | Y           | yes         | Y         | 4G         | 4G          | Y            |             |          |          | 2020          | 2020          |   | ARMv4-compatible CPU core   | Ohynstone value: 1.2 DMIPS/MHz                                     |   |   |   |   |  |                        |  |
| arm9-soft-cpu          | <a href="https://github.com/riscv">https://github.com/riscv</a>     |           | Li Xinbing                 | ARM9             | 32           | 32           | zu-3e      | James vivado            | 2098        | 778          | 6   | 4            | 238        | ##       | v21.1 | 1.00        | 1.0           | 113.5         |              | verilog     | 4           | riscite_m     | Y           | yes         | Y         | 4G         | 4G          | Y            |             |          |          | 2020          | 2020          |   | ARMv4-compatible CPU core   | no interrupts or reg banks   |   |   |   |   |  |                        |  |
| arm9-soft-cpu          | <a href="https://github.com/riscv">https://github.com/riscv</a>     |           | Li Xinbing                 | ARM9             | 32           | 32           | zu-3e      | James vivado            | 1807        | 736          | 6   | 1            | 357        | ##       | v21.1 | 1.00        | 1.0           | 197.6         |              | verilog     | 4           | riscite_m     | Y           | yes         | Y         | 4G         | 4G          | Y            |             |          |          | 2020          | 2020          |   | ARMv4-compatible CPU core   | no mult, interrupts or reg banks                                   |   |   |   |   |  |                        |  |
| r8051                  | <a href="https://github.c">https://github.c</a>                     | stable    | Li Xinbing                 | B051             | 8            | 8            | kintex-7-3 | James Brakel            | 1031        |              | 6   | 1            | 139        | ##       | 14.7  | 0.33        | 4.0           | 11.1          | X            | verilog     | 2           | r8051         | Y           | yes         | N         | N          | 64K         | 64K          | Y           |          |          |               | 2015          | 2019  |   |  |   |   |   |   |  |                        |  |
| riscv_rv3n             | <a href="https://github.com/riscv">https://github.com/riscv</a>     |           | Li Xinbing                 | risc-v           | 32           | 32           |            |                         |             |              |     |              |            |          |       |             |               |               |              |             | verilog     | 17            |             | Y           | yes       | N          | 4G          | 4G           | Y           |          |          |               | 2020          | 2020  |   | RV32IMC processor core, which has a new pipeline with "3+N" stages |   |   |   |   |  |                        |  |
| superscaler-ris        | <a href="https://github.com/riscv">https://github.com/riscv</a>     |           | Li Xinbing                 | risc-v           | 32           | 32           |            |                         |             |              |     |              |            |          |       |             |               |               |              |             | verilog     | 15            | ssrv_top    | Y           | yes       | N          | 4G          | 4G           | Y           |          |          |               | 2019          | 2020  |   | Super-scalar out-of-order RV32IMC performance: 6.4 CoreMark/MHz    |   |   |   |   |  |                        |  |
| sp-1586                | <a href="https://github.c">https://github.c</a>                     | stable    | Lini Mestar                | x86              | 32           | 8            | kintex-7-3 | James Brakel            | 32144       |              | 6   | 4            | 28         | 73       | ##    | 14.7        | 1.00          | 2.0           | 1.1          | X           | verilog     | 37            | top_sys     | Y           | yes       | Y          | 4G          | 4G           | Y           |          |          |               | 2016          | 2016  | <a href="http://lmesho">http://lmesho</a>   | gate level dsqn, vivado project also                               | <a href="http://img.youtube.com/vi/ZW1guyhCluE/0">http://img.youtube.com/vi/ZW1guyhCluE/0</a> |   |   |   |  |                        |  |
| reonv                  | <a href="https://github.c">https://github.c</a>                     | difficult | Lucas Castro               | risc-v           | 32           | 32           | kintex-7-3 | James Brakel            |             |              | 6   |              |            | ##       | 14.7  | 1.00        | 1.0           |               |              | vhdl        |             |               | Y           | yes         | N         | 4G         | 4G          | Y            |             |          |          | 2017          | 2018          | <a href="https://striali">https://striali</a>                       | uses Leon infrastructure with risc-v ISA  |  |   |   |   |   |  |                        |  |
| riscv_reonv            | <a href="https://github.com/lcbsc">https://github.com/lcbsc</a>     |           | Lucas Castro               | riscv            | 32           | 32           | spartan-6  | Wajih Youssef           | 3370        |              | 6   |              |            | 133      |       |             |               |               |              |             |             |               |             | Y           | yes       | N          | 4G          | 4G           | Y           | 45       |          |               | 2018          | 2018  | <a href="https://www.hind">https://www.hind</a>   | Lightweight Cryptographic Instruction                              | risc-v version on Leon3 tools   |   |   |   |  |                        |  |
| simple-v               | <a href="https://libre-soc.org/docs">https://libre-soc.org/docs</a> |           | Luke Leighton              | risc             | 64           | 32           |            |                         |             |              |     |              |            |          |       |             |               |               |              |             | python      |               |             | Y           | Y         | Y          | Y           | Y            |             |          |          | 2018          | 2022          | <a href="https://libre-soc.org/docs">https://libre-soc.org/docs</a> | Scalable Vectors for Power ISA  | has the respect of Mitch Alsop                                     |   |   |   |   |  |                        |  |
| riscv_harad5           | <a href="https://github.com/Wren">https://github.com/Wren</a>       |           | Luke Wren                  | risc-v           | 32           | 32           |            |                         |             |              |     |              |            |          |       |             |               |               |              |             | verilog     | 18            | harad5      | Y           | yes       | N          | 4G          | 4G           | Y           |          |          |               | 2019          | 2021  | <a href="https://github.com">https://github.com</a>   | RISC-V processor designed for the RISCBoy games console            |   |   |   |   |  |                        |  |
| riscv_riscboy          | <a href="https://github.com/Wren">https://github.com/Wren</a>       |           | Luke Wren                  | risc-v           | 32           | 32           |            |                         |             |              |     |              |            |          |       |             |               |               |              |             | verilog     | 54            | riscboy_fg  | Y           | yes       | N          | 4G          | 4G           | Y           | 45       |          |               | 2018          | 2021  | <a href="https://github.com">https://github.com</a>   | portable games console design, PCB dsqn, see riscv_hazard3&5       |   |   |   |   |  |                        |  |
| openseale              | <a href="http://www.lirm">http://www.lirm</a>                       | stable    | Lyonel Barthe              | uBlaze           | 32           | 32           | spartan-3  | Lyonel Barthe           | 1563        |              | 4   |              | 91         | 112.1    | 1.00  | 1.0         | 58.2          | X             | Y            | vhdl        | 26          | sb_core       | yes         |             | N         | 4G         | 4G          | Y            | 86          |          |          | 2010          | 2012          | <a href="http://www.lirmm.fr/ADAP">www.lirmm.fr/ADAP</a>            | NoC secretblaze   | data is for single secretblaze                                     |   |   |   |   |  |                        |  |
| secretblaze            | <a href="http://www.lirm">http://www.lirm</a>                       | beta      | Lyonel Barthe              | uBlaze           | 32           | 32           | spartan-3  | Lyonel Barthe           | 1563        |              | 4   |              | 91         | 112.1    | 1.00  | 1.0         | 58.2          | X             | Y            | vhdl        | 26          | sb_core       | yes         |             | N         | 4G         | 4G          | Y            | 86          |          |          | 2010          | 2012          | <a href="http://www.lirmm.fr/ADAP">www.lirmm.fr/ADAP</a>            | NoC secretblaze   | data is for single secretblaze                                     |   |   |   |   |  |                        |  |
| nifloair1              | <a href="http://ce.sharif">http://ce.sharif</a>                     | errors    | Mahdi Amiri                | RISC             | 16           | 16           | kintex-7-3 | James ran out of memory |             |              | 6   |              |            | ##       | 14.7  | 0.67        | 1.0           |               |              | verilog     | 3           | nf1           | Y           |             | N         |            |             |              |             |          |          |               |               |   |   | derived from risc-16   | ASIC, uses Leonardo for synthesis   |   |   |   |  |                        |  |
| inst_list_proce        | <a href="https://opencor">https://opencor</a>                       | stable    | Maresh Palve               | accum            | 8            | 15           | kintex-7-3 | James using i           | 786         |              | 6   |              | 340        | ##       | 14.7  | 0.33        | 1.0           | 142.6         | X            | verilog     | 34          | top           | Y           | N           |           | 128        | 1K          |              |             |          |          |               |               |   | 2014  | 2017   |   | pipelined, state machine                            | UART, SPI & timer included  |   |  |                        |  |
| 8bit_piped_pr          | <a href="https://opencor">https://opencor</a>                       | stable    | Maresh Sukhdeo Palv        | RISC             | 8            | 16           | kintex-7-3 | James swapp             | 1049        |              | 6   |              | 370        | ##       | 14.7  | 0.33        | 1.0           | 116.4         | X            | verilog     | 28          | top           | Y           |             |           |            |             |              |             |          |          |               |               |   |   | 2013   | 2017  | <a href="https://github.com">https://github.com</a> | uses Perl as assembler  | use Perl to generate ROM file                 |  |                        |  |
| 8bit_piped_pr          | <a href="https://opencor">https://opencor</a>                       | stable    | Maresh Sukhdeo Palv        | RISC             | 8            | 16           | zu-3e      | James vivado            | 1500        | 1822         | 6   |              | 500        | ##       | v21.1 | 0.33        | 1.0           | 110.0         | X            | verilog     | 28          | top           | Y           |             |           |            |             |              |             |          |          |               |               |   |   |  | 2013  | 2017  | <a href="https://github.com">https://github.com</a>   | uses Perl as assembler                        | use Perl to generate ROM file                                |                        |  |
| xtfundercore           | <a href="http://forum.g">http://forum.g</a>                         | alpha     | majorjomo                  | RISC             | 32           | 16           | kintex-7-3 | James Brakel            | 793         |              | 6   | 2            | 193        | ##       | 14.7  | 1.00        | 1.0           | 243.7         | X            | vhdl        | 49          | xtf           | pm          | yes         | N         | Y          | 4G          | 4G           | Y           |          |          | 16            | 5             | 2014  | 2014  | <a href="http://www.xtful">http://www.xtful</a>                    | Gadget Factory Forum thread   | in debug, no comments, mostly in simulation         |   |   |  |                        |  |
| risc_core_i            | <a href="https://opencor">https://opencor</a>                       | planning  | Manuel Imhof               | RISC             | 16           | 16           | kintex-7-3 | James Brakel            | 349         |              | 6   | 1            | 526        | ##       | 14.7  | 0.67        | 3.0           | 336.8         | X            | B           | vhdl        | 13            | cpu         | Y           | asm       | N          | 1K          | 1K           |             |          |          | 8             | 4             | 2001  | 2009  |  | Harvard arch, thesis project  | derived clocks: estimated derating                  |   |   |  |                        |  |
| mimafpga               | <a href="https://github.c">https://github.c</a>                     | stable    | Manuel Killinger           | accum            | 24           | 24           |            |                         |             |              |     |              |            |          |       |             |               |               |              | Y           | vhdl        | 32            | mimafp      | Y           | N         |            |             |              |             |          |          |               |               |   |   | 2019   | 2019  |   | Minimal Machine processor taught at   | has testbench                                 |  |                        |  |
| darkniscv              | <a href="https://github.c">https://github.c</a>                     | beta      | Marcelo Samsoniuk          | risc-v           | 32           | 32           | kintex-7-3 | James Brakel            | 1422        |              | 6   | 1            | 167        | ##       | 14.7  | 1.00        | 1.0           | 117.2         | X            | vhdl        | 2           | darkniscv     | Y           | yes         | N         | 4G         | 4G          | Y            |             |          |          | 32            | 2             | 2018  | 2018  | <a href="https://blog.hack">https://blog.hack</a>                  | written in one night, low line count  | readme is descriptive, uses cache                   |   |   |  |                        |  |
| riscv_dark             | <a href="https://github.c">https://github.c</a>                     | beta      | Marcelo Samsoniuk          | risc-v           | 32           | 32           | kintex-7-3 | Marcelo Sam             | 1000        |              | 6   |              | 220        | ##       | v20.1 | 1.00        | 1.0           | 220.0         |              | verilog     | 4           | darkniscv     | Y           | yes         | N         | 4G         | 4G          | Y            | 45          |          |          | 32            | 2             | 2018  | 2021  | <a href="https://opencor">https://opencor</a>                      | written in one night, low line count  | builds for five fpga boards                         |   |   |  |                        |  |
| mris32                 | <a href="https://github.c">https://github.c</a>                     | alpha     | Marcelo Geelnaar           | RISC             | 32           | 32           |            |                         |             |              |     |              |            |          |       |             |               |               |              | vhdl        | 36          | mcl1          | Y           | asm         | Y         | 4G         | 4G          | Y            | 68          |          |          | 32            | 2018          | 2021  | <a href="https://www.bits">https://www.bits</a>   | Mostly harmless Reduced Instruction                                | Cray-1 vector inst, also a variant, LLVM supp   |   |   |   |  |                        |  |
| mris32                 | <a href="https://github.c">https://github.c</a>                     | alpha     | Marcelo Geelnaar           | RISC             | 32           | 32           |            |                         |             |              |     |              |            |          |       |             |               |               |              | vhdl        | 36          | mcl1          | Y           | asm         | Y         | 4G         | 4G          | Y            | 68          |          |          | 32            | 2018          | 2021  | <a href="https://www.bits">https://www.bits</a>   | MCL variant web page   | logic that can output a 1920x1080@60 video  |   |   |   |  |                        |  |
| ice_mk2                | <a href="https://github.c">https://github.c</a>                     | alpha     | Markus Hoffmann            | RISC             | 16           | 16           |            |                         |             |              |     |              |            |          |       |             |               |               |              | Y           | vhdl        | 8             | top         | Y           | N         | 4K         | 4K          | N            | 16          |          |          | 32            | 2014          | 2019  | <a href="https://hackaday.com/2014/07/24/ice-cpu-mkii">https://hackaday.com/2014/07/24/ice-cpu-mkii</a> | ICE or RISC-V ISA, Arduino support                                 | <a href="https://www.youtube.com/watch?v=55MzMr">https://www.youtube.com/watch?v=55MzMr</a>   |   |   |   |  |                        |  |
| f32c                   | <a href="https://github.c">https://github.c</a>                     | alpha     | Markus Hoffmann            | RISC             | 16           | 16           |            |                         |             |              |     |              |            |          |       |             |               |               |              | Y           | vhdl        | 120           | system      | Y           | asm       | N          | Y           | 4G           | 4G          | Y        | 30       |               |               | 32  | 2014  | 2019   | <a href="http://www.nxlab">http://www.nxlab</a>   | University of Stuttgart, asic dsqn                  | <a href="https://www.youtube.com/watch?v=55MzMr">https://www.youtube.com/watch?v=55MzMr</a> |   |  |                        |  |
| dlx                    | <a href="https://github.c">https://github.c</a>                     | errors    | Martin Gumm                | DLX              | 32           | 32           | kintex-7-3 | James errors            |             |              | 6   | 4            | 33         | 185      | ##    | 14.7        | 1.00          | 1.0           |              |             | vhdl        | 50            | top         | Y           | asm       | N          | Y           | 4G           | 4G          | Y        | 30       |               |               | 32  | 2014  | 2019   | <a href="https://github.com">https://github.com</a>   | goal is 100 LUTs, program mapped to                 | case-stairt others clause has problems  |   |  |                        |  |
| lpls                   | <a href="https://github.c">https://github.c</a>                     | stable    | Martin Schoeberl           | accum            | 8            | 8            | cyclone4   | Martin Schoe            | 162         |              | 4   | 1            | 162        |          | 0.17  | 1.0         | 167.0         |               |              | scala       | 2           | Y             | Y           | N           | N         | 64K        | 64K         | Y            | 9           | 3        | 16       |               |               |   |   |  | 2017  | 2019  | <a href="https://github.com">https://github.com</a>   | goal is 100 LUTs, program mapped to           | "Lipsi, a very tiny processor"                               |                        |  |
| patmos                 | <a href="https://github.c">https://github.c</a>                     | stable    | Martin Schoeberl           | RISC             | 32           | 32           |            |                         |             |              |     |              |            |          |       |             |               |               |              | scala       |             |               | Y           | yes         | N         | N          | 64K         | 64K          | Y           | 9        | 3        | 16            |               |   |   |  |   | 2015  | 2022  | <a href="http://patmos.c">http://patmos.c</a> | world project, ASIC tapeout                                  | university project     |  |
| leros                  | <a href="https://opencor">https://opencor</a>                       | stable    | Martin Schoeberl           | accum            | 16           | 16           | spartan-6  | Martin Schoe            | 112         |              | 6   | 1            | 182        |          | 0.67  | 1.0         | 0.00000       | IX            | vhdl         | 5           | leros       | Y             | yes         | N           | Y         | 256        | 64K         |              |             |          |          | 2             | 2             | 2008  | 2020  | <a href="https://github.com">https://github.com</a>                | 256 word data RAM, PIC like   | short LUT inst ROM                                  |   |   |  |                        |  |
| jop                    | <a href="https://opencor">https://opencor</a>                       | stable    | Martin Schoeberl et al     | forth            | 16           | 16           | cyclone-1  | Martin Schoe            | 2000        |              | 4   |              | 100        | q10.0    | 0.67  | 1.0         | 33.5          | I             | vhdl         | 11          | core        | Y             | yes         | N           | 256K      | 256K       |             |              |             |          |          |               |               |   |   |  | 2004  | 2014  | <a href="https://github.com/jop-devel/jop">https://github.com/jop-devel/jop</a>             | java app builds some source code files        |  |                        |  |
| cpu_tagaki             | <a href="https://github.c">https://github.c</a>                     | untested  | Masayuki Takagi            | RISC             | 16           | 16           |            |                         |             |              |     |              |            |          |       |             |               |               |              | verilog     | 3           | cpu           | Y           | N           | N         | 4G         | 4G          | Y            |             |          |          |               |               |   |   |  |   | 2016  | 2016  |   |  |                        |  |
| mipscpu                | <a href="https://github.com/mfisc">https://github.com/mfisc</a>     |           | Mathews Souza              | MIPS             | 32           | 32           |            |                         |             |              |     |              |            |          |       |             |               |               |              | system      | 24          | cpu           | N           | N           | N         | 4G         | 4G          | Y            |             |          |          |               |               |   |   |  |   | 2017  | 2019  |   | MIPS like cpu, course project, VHDL verilog & system verilog |                        |  |
| pdp-8x                 | <a href="https://github.com/meng">https://github.com/meng</a>       |           | Mats Engstrom              | PDP8             | 12           | 12           |            |                         |             |              |     |              |            |          |       |             |               |               |              | schematic   |             |               | Y           | yes         | N         | N          | 4K          | 4K           |             |          |          |               |               |   |   |  |   |   | 2019  | 2019  |  | Digital schematic, TTL |  |
| riscv_fwisc            | <a href="https://github.c">https://github.c</a>                     | untested  | Matthew Balance            | risc-v           | 32           | 32           | ice40      | Matthew Bal             | 1653        |              | 4   |              | ##         | ##       | 1.00  | 6.7         |               |               | AL           | system      | 8           | fwisc_fpg     | Y           | yes         | N         | 4G         | 4G          | Y            | 45          |          |          | 32            | 2018          | 2018  | <a href="https://opencor">https://opencor</a>   | featherweight entry 2018 RISC-V con                                | 0.15 DMIPS/MHz  |   |   |   |  |                        |  |
| riscv_fwisc            | <a href="https://github.c">https://github.c</a>                     | untested  | Matthew Balance            | risc-v           | 32           | 32           | igloo2     | Matthew Bal             | 1060        |              | 4   |              | 20         | ##       | ##    | 1.00        | 6.7           | 2.8           | AL           | system      | 8           | fwisc_fpg     | Y           | yes         | N         | 4G         | 4G          | Y            | 45          |          |          | 32            | 2018          | 2018  | <a href="https://opencor">https://opencor</a>   | featherweight entry 2018 RISC-V con                                | 0.15 DMIPS/MHz  |   |   |   |  |                        |  |
| reduceron              | <a href="https://www.cs">https://www.cs</a>                         | stable    | Matthew Naylor/Tommy Thorm |                  |              |              |            |                         |             |              |     |              |            |          |       |             |               |               | IX           | verilog     |             | Reduceron     | Y           | yes         | N         | 4G         | 4G          | Y            | 45          |          |          | 32            | 2018          | 2018  |   |  |   |   |   |   |  |                        |  |

| _up_all_soft<br>folder | opencores or<br>primary link  | status     | author               | style /<br>clone | data<br>size | inst<br>size | FPGA      | report<br>ter   | com<br>ents             | LUTs<br>ALUT | Off | LUT?<br>mult | blk<br>ram | F<br>max | date | tool<br>ver | MIPS<br>/inst | clks/<br>inst | KIPS<br>/LUT | ven<br>dor | src<br>code | #src<br>files | top<br>file | tool<br>chai | ftg<br>pt  | max<br>dat | max<br>inst | byte<br>adrs | adr<br>inst | #<br>reg | pip<br>e | start<br>year | last<br>revis | secondary web<br>link | note worthy   | comments  |   |   |   |
|------------------------|---|------------|----------------------|------------------|--------------|--------------|-----------|-----------------|-------------------------|--------------|-----|--------------|------------|----------|------|-------------|---------------|---------------|--------------|------------|-------------|---------------|-------------|--------------|------------|------------|-------------|--------------|-------------|----------|----------|---------------|---------------|-----------------------|---|---|---|---|---|
| mips_pipeline          | <a href="https://github.com">https://github.com</a>                 | mature     | Mohammad Hossein Y   | MIPS             | 32           | 32           |           |                 |                         |              |     |              |            |          |      |             |               |               |              |            |             | verilog       | 23          | toplevel.v   | Y          | yes        | N           | 4G           | 4G          |          | 32       | 5             | 2017          | 2019                  |   | course project, hazard detection as well as forwarding, limited ISA |   |   |   |
| am9080                 | <a href="https://opencores.org">https://opencores.org</a>           | beta       | Moshe Shavit         |                  | 8080         | 8            | 8         | kintex-7        | James hung in synthesis |              |     | 6            |            |          |      |             | ##            | 14.7          | 0.33         | 9.0        |             | X             | vhdl        | 31           | cpu        | Y          | yes         | N            | 64K         | 64K      | Y        |               | 2917          | 2018                  | <a href="https://en.wiki.ch">https://en.wiki.ch</a> | emulation of AM9080 using bit-slice                                 | has VHDL for AMD bit-slice chips  |   |   |
| am9080                 | <a href="https://opencores.org">https://opencores.org</a>           | beta       | Moshe Shavit         |                  | 8080         | 8            | 8         | kintex-7        | James hung in synthesis |              |     |              |            |          |      |             | ##            | 14.7          | 0.33         | 9.0        |             | X             | vhdl        | 31           | sys9080    | Y          | yes         | N            | 64K         | 64K      | Y        |               | 2917          | 2018                  | <a href="https://en.wiki.ch">https://en.wiki.ch</a> | emulation of AM9080 using bit-slice                                 | has VHDL for AMD bit-slice chips  |   |   |
| fgpu                   | <a href="https://github.com">https://github.com</a>                 | stable     | Muhammed Al Kadi     | SIMT             | 32           | 32           | zynq7045  |                 | Muhammed                | 128K         |     | 6            | 192        | 167      |      |             | ##            | v17.2         |              |            |             | X             | Y           | fpga         | 4          | fgpu       | Y           | yes          | Y           | 4G       | 4G       | Y             | 32            | 2016                  | 2017  | <a href="https://dl.acm.org">https://dl.acm.org</a>                 | emulation of AM9080 using bit-slice   | has VHDL for AMD bit-slice chips  |   |
| myrisc1                |   | stable     | Myra Byte            | RISC             | 8            | 8            | aria-2    | James Brakef    | 121                     |              |     | A            | 2          | 231      |      |             | ##            | q13.1         | 0.33         | 1.0        | 628.7       |               | verilog     | 1            | myRISC1    | Y          | yes         | N            | Y           | 256      | 256      | Y             | 16            | 2011                  | 2011  | <a href="https://www.wiki.ch">https://www.wiki.ch</a>               | Verilog source included in PDF file   | AKA Mano Machine, LPM macros  |   |
| streamer16             | <a href="http://www.ultrabugs18.com">http://www.ultrabugs18.com</a> | stable     | Myron Plichota       |                  | forth        | 16           | 3         | kintex-7        | James Brakef            | 143          |     | 6            |            |          |      |             | ##            | 14.7          | 0.20         | 1.2        | 485.6       | X             | vhdl        | 8            | streamer16 | Y          | yes         | N            | 64K         | 64K      | N        | 8             | 2             | 2001                  | 2001  | <a href="http://www.3syn.com">http://www.3syn.com</a>               | MIPS/inst reduced   | 2nd web adr non-functional  |   |
| bugs18                 | <a href="https://drive.google.com">https://drive.google.com</a>     | stable     | Myron Plichota       |                  | forth        | 16           | 3         | kintex-7        | James Brakef            | 143          |     | 6            |            |          |      |             | ##            | 14.7          | 0.20         | 1.2        | 485.6       | X             | vhdl        | 8            | streamer16 | Y          | yes         | N            | 64K         | 64K      | N        | 8             | 2             | 2001                  | 2001  | <a href="http://www.3syn.com">http://www.3syn.com</a>               | Four bit op-codes, Python assembler   | Full set of RTL SOC devices   |   |
| tms1000                | <a href="https://opencores.org">https://opencores.org</a>           | beta       | Nand Gates           | TMS1000          | 4            | 8            | spartan-7 |                 | Myron Plichota          |              |     | 6            |            |          |      |             | ##            | 14.7          | 0.20         | 1.2        | 485.6       | X             | Y           | verilog      | 4          | tms1000    | Y           | asm          | N           | 64K      | 64K      | N             | 19            |                       | 2022  | 2021  |   | Four function BCD calculator chip   | used in several TI products                     |
| pop11-40               | <a href="http://www.ip-arch.jp/">http://www.ip-arch.jp/</a>         | simulation | Naohiko Shimizu      | PDPP11           | 16           | 16           | ep1K      | Naohiko Shimizu | 2687                    |              |     | 4            |            |          |      |             | ##            | 20            |              |            |             | NSL           | 17          | top          | Y          | yes        | Y           | 64K          | 64K         | Y        | 70       | 13            | 8             | 2009                  | 2021  | <a href="http://www.ip-arch.jp/">www.ip-arch.jp/</a>                | Boots UNIX  | not a full clone, doc is opencores page   |   |
| m65                    | <a href="http://www.ip-arch.jp/">http://www.ip-arch.jp/</a>         | stable     | Naohiko Shimizu      |                  | 6502         | 8            | 8         | aria-2          | James Brakef            | 483          |     | A            |            |          |      |             | ##            | q13.1         | 0.33         | 4.0        | 18.8        | X             | sfl & TD    | 8            | m65cpu     | Y          | yes         | N            | 4K          | 4K       | Y        |               |               | 2001                  | 2002  |   | Reduced AVR Core for CPLD   | not a full clone, doc is opencores page   |   |
| avr8                   | <a href="https://github.com">https://github.com</a>                 | beta       | Nick Kovach          |                  | AVR          | 8            | 16        | kintex-7        | James Brakef            | 174          |     | 6            |            |          |      |             | ##            | 14.7          | 0.33         | 1.0        | 792.2       | X             | verilog     | 1            | RAVR       | Y          | yes         | N            | 64K         | 64K      | Y        | 17            | 4             | 2010                  | 2010  |   | masters thesis  | five stage pipeline, forwarding, automatic hazard                                   |   |
| dlx_nicola             | <a href="https://github.com">https://github.com</a>                 | stable     | Nicola Vianello      | DLX              | 32           | 32           |           |                 |                         |              |     |              |            |          |      |             | ##            | 14.7          | 0.33         | 1.0        | 792.2       | X             | vhdl        | 37           | a-dlx      | Y          | asm         | N            | 4G          | 4G       |          | 32            |               | 2010                  | 2019  |   | minimalist Wirth, part of Project Obelisk   | modified to use DRAM, serial mult   |   |
| oberon_sdram           | <a href="http://projectoberon.org">http://projectoberon.org</a>     | beta       | Nicolas Dumitrache   | RISC             | 32           | 32           | kintex-7  | James Brakef    | 2103                    |              |     | 6            | 1          | 104      |      |             | ##            | 14.7          | 1.00         | 1.0        | 49.5        | X             | verilog     | 16           | riscv      | Y          | yes         | Y            | 4G          | 4G       |          | 16            |               | 2013                  | 2017  |   | masters thesis  | five stage pipeline, forwarding, automatic hazard                                   |   |
| next186                | <a href="https://opencores.org">https://opencores.org</a>           | stable     | Nicolas Dumitrache   | x86              | 16           | 8            | aria-2    | James Brakef    | 1966                    |              |     | A            | 2          | 77       |      |             | ##            | q13.1         | 0.67         | 2.0        | 13.1        | IX            | verilog     | 4            | Next186    | Y          | yes         | N            | 1M          | 1M       | Y        |               |               | 2012                  | 2013  |   | minimalist Wirth, part of Project Obelisk   | modified to use DRAM, serial mult   |   |
| next186_soc            | <a href="https://opencores.org">https://opencores.org</a>           | stable     | Nicolas Dumitrache   | x86              | 16           | 8            | kintex-7  | James Brakef    | 1966                    |              |     | 6            | 1          |          |      |             | ##            | 14.7          | 0.67         | 2.0        |             |               | Y           | verilog      | 40         | next186    | Y           | yes          | N           | 1M       | 1M       | Y             |               |                       | 2013  | 2019  |   | SoC version of next186  | boots DOS, does video games & sound             |
| next186mp3             | <a href="https://opencores.org">https://opencores.org</a>           | stable     | Nicolas Dumitrache   | x86              | 16           | 8            | kintex-7  | James Brakef    | 1966                    |              |     | 6            | 1          |          |      |             | ##            | 14.7          | 0.67         | 2.0        |             |               | Y           | verilog      | 16         | next186    | Y           | yes          | N           | 1M       | 1M       | Y             |               |                       | 2013  | 2014  |   | SoC version of next186  | boots DOS, has DSP core, no x86 source          |
| next80                 | <a href="https://opencores.org">https://opencores.org</a>           | stable     | Nicolas Dumitrache   | 280              | 8            | 8            | kintex-7  | James Brakef    | 854                     |              |     | 6            |            |          |      |             | ##            | 14.7          | 0.33         | 1.0        | 46.0        | X             | B           | verilog      | 3          | Next80C    | Y           | yes          | N           | 64K      | 64K      | Y             |               |                       | 2011  | 2019  |   | claim of 700 LUTs in Spartan-3 probably wrong                                       |   |
| risc-fuggit            | <a href="https://github.com/mrshah">https://github.com/mrshah</a>   | beta       | Nikhil Shah          | RISC             | 32           | 32           |           |                 |                         |              |     |              |            |          |      |             | ##            | 14.7          | 0.33         | 1.0        | 46.0        | X             | verilog     | 33           | riscmain   | Y          | yes         | N            | 4G          | 4G       |          | 32            |               | 2019                  |   |   | non-standard set of conditional branches, schematic conflicts with documentation    |   |   |
| risc5                  | <a href="http://www.probeta.com">http://www.probeta.com</a>         | beta       | Niklaus Wirth        | RISC             | 32           | 32           | zu-2e     | James Brakef    | 2001                    | 392          | 6   | 4            |            |          |      |             | ##            | v20.1         | 1.00         | 1.0        | 88.3        | ILX           | verilog     | 8            | RISC5      | Y          | yes         | Y            | 4G          | 4G       |          | 16            |               | 2013                  | 2017  | <a href="http://www.astro.ch">http://www.astro.ch</a>               | minimalist Wirth, part of Project Obelisk   | 32x32 multiplier, wikipedia entry   |   |
| risc5                  | <a href="http://www.probeta.com">http://www.probeta.com</a>         | beta       | Niklaus Wirth        | RISC             | 32           | 32           | zu-3e     | James Brakef    | 1936                    | 392          | 6   | 4            |            |          |      |             | ##            | v21.1         | 1.00         | 1.0        | 109.9       | ILX           | verilog     | 8            | RISC5      | Y          | yes         | Y            | 4G          | 4G       |          | 16            |               | 2013                  | 2017  | <a href="http://www.astro.ch">http://www.astro.ch</a>               | minimalist Wirth, part of Project Obelisk   | 32x32 multiplier, wikipedia entry   |   |
| risc5                  | <a href="http://www.probeta.com">http://www.probeta.com</a>         | beta       | Niklaus Wirth        | RISC             | 32           | 32           | kintex-7  | James Brakef    | 2441                    |              |     | 6            | 4          | 1        | 92   |             | ##            | 14.7          | 1.00         | 1.0        | 37.8        | ILX           | verilog     | 8            | RISC5      | Y          | yes         | Y            | 4G          | 4G       |          | 16            |               | 2013                  | 2017  | <a href="http://www.astro.ch">http://www.astro.ch</a>               | minimalist Wirth, part of Project Obelisk   | 32x32 multiplier, wikipedia entry   |   |
| risc5                  | <a href="http://www.probeta.com">http://www.probeta.com</a>         | beta       | Niklaus Wirth        | RISC             | 32           | 32           | zu-3e     | James Brakef    | 2441                    |              |     | 6            | 4          |          |      |             | ##            | v21.1         | 1.00         | 1.0        |             | ILX           | verilog     | 8            | RISC5      | Y          | yes         | Y            | 4G          | 4G       |          | 16            |               | 2013                  | 2017  | <a href="http://www.astro.ch">http://www.astro.ch</a>               | minimalist Wirth, part of Project Obelisk   | 32x32 multiplier, wikipedia entry   |   |
| risc5                  | <a href="http://www.probeta.com">http://www.probeta.com</a>         | beta       | Niklaus Wirth        | RISC             | 32           | 32           | atrx7-35  | James Brakef    | 2913                    |              |     | 6            | 48         | 50       |      |             | ##            | v20.1         | 1.00         | 1.0        | 17.2        | ILX           | verilog     | 8            | RISC5      | Y          | yes         | Y            | 4G          | 4G       |          | 16            |               | 2013                  | 2017  | <a href="http://www.astro.ch">http://www.astro.ch</a>               | minimalist Wirth, part of Project Obelisk   | 32x32 multiplier, wikipedia entry   |   |
| risc0                  | <a href="https://sourceforge.net">https://sourceforge.net</a>       | beta       | Niklaus Wirth        | RISC             | 32           | 32           | kintex-7  | James Brakef    | 1186                    |              |     | 6            | 4          | 6        | 110  |             | ##            | 14.7          | 0.67         | 1.0        | 61.9        | X             | verilog     | 8            | RISC0      | Y          | yes         | N            | 4G          | 4G       |          |               |               | 2011                  |   |   | minimalist Wirth, education tool  |   |   |
| senior-sagn-1          | <a href="https://pvcpu.wu">https://pvcpu.wu</a>                     | simulation | Niranjan Ramadas     | RISC             | 64           | 32           | kintex-7  | James way       | 135009                  |              |     | 6            | 32         |          |      |             | ##            | 14.7          | 1.00         | 1.0        | 0.6         | X             | verilog     | 28           | pipeline   | N          | Y           |              |             |          | Y        | 137           | 32            | 4-8                   | 2012  | 2012  | <a href="http://nramadas.org">nramadas.org</a>                                      | university ASIC project, read PDF   | 64-bit data paths, superscalar, branch analysis |
| ag_6502                | <a href="https://opencores.org">https://opencores.org</a>           | beta       | Norbert Feurle       |                  | 6502         | 8            | 8         | kintex-7        | James Brakef            | 824          |     | 6            |            |          |      |             | ##            | 14.7          | 0.33         | 4.0        | 17.7        | ILX           | verilog     | 2            | ag_6502    | yes        | N           | 64K          | 64K         | Y        |          |               | 2012          | 2012                  |   | python hardware processor   |   |   |   |
| ag_6502                | <a href="https://opencores.org">https://opencores.org</a>           | beta       | Norbert Feurle       |                  | 6502         | 8            | 8         | kintex-7        | James Brakef            | 824          |     | 6            |            |          |      |             | ##            | 14.7          | 0.33         | 4.0        | 17.7        | ILX           | verilog     | 2            | ag_6502    | yes        | N           | 64K          | 64K         | Y        |          |               | 2012          | 2012                  |   | verilog code generation, "phase level accurate"                     |   |   |   |
| openmips430            | <a href="https://opencores.org">https://opencores.org</a>           | stable     | Oleg Dmitrova        |                  | 6502         | 8            | 8         | zu-3e           | James vivado            | 824          |     | 6            |            |          |      |             | ##            | v21.1         | 0.33         | 4.0        | 17.7        | ILX           | verilog     | 2            | ag_6502    | yes        | N           | 64K          | 64K         | Y        |          |               | 2012          | 2012                  |   | verilog code generation, "phase level accurate"                     |   |   |   |
| tinyvliw8              | <a href="https://opencores.org">https://opencores.org</a>           | alpha      | Oliver Girard        | MSP430           | 16           | 16           | stratix-3 | Oliver Girard   | 1147                    |              |     | A            | 1          | 98       |      |             | ##            | 0.67          | 2.0          | 28.5       | IX          | verilog       | 30          | openMSP430   | Y          | yes        | N           | 64K          | 64K         | Y        |          |               | 2009          | 2018                  |   | near cycle accurate   | performance spreadsheet   |   |   |
| mc8k8ods               | <a href="https://sites.google.com">https://sites.google.com</a>     | beta       | Oliver De Smet       | VLWU             | 8            | 32           | kintex-7  | James Brakef    | 895                     |              |     | 6            |            |          |      |             | ##            | 14.7          | 0.33         | 1.0        | 55.0        | X             | vhdl        | 19           | sysarch    | N          | Y           | 256          | 1K          | Y        |          |               | 2013          | 2020                  |   | uses PicoBlaze, emulates HP8688                                     | bare core, Altera LPM for RAMs  |   |   |
| hp8688                 | <a href="https://sites.google.com">https://sites.google.com</a>     | errors     | Oliver De Smet       | Capricorn        | 8            | 32           | kintex-7  | James Brakef    | 895                     |              |     | 6            |            |          |      |             | ##            | 14.7          | 1.00         | 8.0        |             |               | Y           | vhdl         | 10         | mc8k8ods   | Y           | yes          | N           | 64K      | 64K      | Y             |               |                       | 2011  |   |   | SOC for HP9816 computer emulation   |   |
| riscv_serv             | <a href="https://github.com">https://github.com</a>                 | untested   | Olof Kindgrer        | risc-v           | 32           | 32           | ice40     |                 |                         |              |     | 4            |            |          |      |             | ##            | 14.7          | 0.33         | 2.0        |             |               | verilog     | 85           | cpu        | Y          | yes         | N            | 4G          | 4G       | Y        | 45            | 32            | 2010                  | 2021  | <a href="https://en.wikipedia.org">https://en.wikipedia.org</a>     | uses PicoBlaze, emulates HP8688   | picoBlaze uart uses LUT4s   |   |
| riscv_serv             | <a href="https://github.com">https://github.com</a>                 | untested   | Olof Kindgrer        | risc-v           | 32           | 32           | vu37p     | Olof Kindgrer   | 215                     |              |     | 6            | 0.5        |          |      |             | ##            | 14.7          | 1.00         | 32.0       |             | X             | verilog     | 52           | serv_top   | Y          | yes         | N            | 4G          | 4G       | Y        | 45            | 32            | 2018                  | 2021  | <a href="https://riscv.org/">https://riscv.org/</a>                 | RISC-V contest prize, 1-bit ALU   | <a href="https://github.com/olofk/corescore">https://github.com/olofk/corescore</a> |   |
| harvard_arch           | <a href="https://github.com">https://github.com</a>                 | untested   | Omar Elhedaby        | RISC             | 32           | 32           |           |                 |                         |              |     |              |            |          |      |             | ##            | 14.7          | 0.33         | 2.0        |             |               | vhdl        | 135          | harvard    | Y          | asm         | N            | Y           |          |          |               | 2021          |                       |   | 6K cores in vu37p, reg-file in blk-RAM                              | <a href="https://github.com/olofk/corescore">https://github.com/olofk/corescore</a> |   |   |
| opengateware           | <a href="https://github.com">https://github.com</a>                 | untested   | Omar Elhedaby        | RISC             | 32           | 32           |           |                 |                         |              |     |              |            |          |      |             | ##            | 14.7          | 0.33         | 2.0        |             |               | verilog     | 85           | cpu        | Y          | yes         | N            | 4G          | 4G       | Y        | 45            | 32            | 2010                  | 2021  | <a href="https://en.wikipedia.org">https://en.wikipedia.org</a>     | uses PicoBlaze, emulates HP8688   | picoBlaze uart uses LUT4s   |   |
| swssw                  | <a href="https://www.ip-arch.jp/">https://www.ip-arch.jp/</a>       | patented   | Othman Ahmad         | RISC             | 8            | 8            |           |                 |                         |              |     |              |            |          |      |             | ##            | 14.7          | 0.33         | 2.0        |             |               | Y           | vhdl         | 135        | harvard    | Y           | asm          | N           | Y        |          |               |               | 2021                  |   |   | 6K cores in vu37p, reg-file in blk-RAM  | <a href="https://github.com/olofk/corescore">https://github.com/olofk/corescore</a> |   |
| zpu                    | <a href="https://github.com">https://github.com</a>                 | stable     | Oyvind Harboe        | forth            | 32           | 32           | kintex-7  | James Brakef    | 1073                    |              |     | 6            | 3          | 283      |      |             | ##            | 14.7          | 1.00         | 4.0        | 65.9        | X             | vhdl        | 23           | zpu        | Y          | yes         | N            | 4G          | 4G       | Y        | 37            |               | 2008                  | 2009  |   | compatible Congo Bongo/Tip Top arc  | several others at opengateware  |   |
| pacoBlaze              | <a href="http://www.bleyer.org">http://www.bleyer.org</a>           | stable     | Pablo Kocik          | picoBlaze        | 8            | 18           | spartan-3 | Pablo Kocik     | 177                     |              |     | 4            | 1          | 117      |      |             | ##            | 0.33          | 2.0          | 109.1      |             | X             | verilog     | 18           | pacoBlaze  | Y          | asm         | N            | 256         | 2K       | Y        | 57            |               | 2                     | 2006  |   |   | patent, "simplest scalable" data/inst   | template for dsgn configuration of uP           |
| usimplex               | <a href="https://opencores.org">https://opencores.org</a>           | stable     | Pablo Salvadeo et al | accum            | 12           | 12           | stratix-2 | Pablo Salvadeo  | 48                      |              |     | 4            |            |          |      |             | ##            | q9.1          | 0.17         | 2.0        | 237.9       | I             | vhdl        | 3            | usimplex   | Y          | asm         | N            | 512         | 512      |          | 8             |               | 2011                  |   | <a href="http://www.gti.ch">http://www.gti.ch</a>                   | part of university course, simplex+HLS  | has an index register   |   |
| piropiro               | <a href="https://github.com">https://github.com</a>                 | stable     | pandora2000          | RISC             | 32           | 32           | kintex-7  | James Brakef    | 7491                    |              |     | 6            | 11         | 1        | 118  |             | ##            | 14.7          | 1.00         | 1.0        | 15.7        | X             | vhdl        | 42           | top        | Y          | yes         | N            | 64K         | 64K      | Y        | 45            | 32            | 2010                  | 2011  |   | five variants   | no doc, xilinx constraint file  |   |
| riscv_hl5              | <a href="https://github.com">https://github.com</a>                 | stable     | Paolo Mantovani      | risc-v           | 32           | 32           |           |                 |                         |              |     |              |            |          |      |             | ##            | 14.7          | 0.33         | 2.0        |             |               | systemC     |              |            |            |             |              |             |          |          |               |               |                       |   |   |   |   |   |



| _up_all_soft<br>folder | opencores or<br>primary link  | status   | author              | style /<br>clone | data<br>size | inst<br>size | PGA        | repor<br>ter           | com<br>ents | LUTs<br>ALUT | Off | LUT?<br>mults | blk<br>ram | F<br>max | date  | tool<br>ver | MIPS<br>/inst | clks/<br>inst | KIPS<br>/LUT | ven<br>dor | src<br>code | #src<br>files | top file  | tool<br>type | fltg<br>pt | max<br>dat | max<br>inst | byte<br>adrs | adr<br>inst | #<br>reg | pip<br>e | start<br>year | last<br>revis | secondary web<br>link | note worthy   | comments  |   |   |
|------------------------|---|----------|---------------------|------------------|--------------|--------------|------------|------------------------|-------------|--------------|-----|---------------|------------|----------|-------|-------------|---------------|---------------|--------------|------------|-------------|---------------|-----------|--------------|------------|------------|-------------|--------------|-------------|----------|----------|---------------|---------------|-----------------------|---|---|---|---|
| opc.opc5lscpu          | <a href="https://github.com/revvaldinho/opc5lscpu">https://github.com/revvaldinho/opc5lscpu</a>           | stable   | revvaldinho         | RISC             | 16           | 16           | kintex-7-3 | James Brakef           | 383         |              | 6   |               |            | 247      | ##    | 14.7        | 0.67          | 3.0           | 144.0        | X          | verilog     | 2             | opc5lscpu | Y asm        | N          | N          | 64K         | 64K          | N           | 18       | 4        | 16            | 2017          | 2019                  | <a href="https://revvaldinho.github.io/OPC5LSCPU/">https://revvaldinho.github.io/OPC5LSCPU/</a>                   | OPC5LSCPU with predicate inst   | see hackaday One Page Computing Challenge   |   |
| opc.opc6cpu            | <a href="https://github.com/revvaldinho/opc6cpu">https://github.com/revvaldinho/opc6cpu</a>               | stable   | revvaldinho         | RISC             | 16           | 16           | kintex-7-3 | James Brakef           | 450         |              | 6   |               |            | 222      | ##    | 14.7        | 0.67          | 2.0           | 165.4        | X          | verilog     | 2             | opc6cpu   | Y asm        | N          | N          | 64K         | 64K          | N           | 27       | 4        | 16            | 2017          | 2019                  | <a href="https://revvaldinho.github.io/OPC6CPU/">https://revvaldinho.github.io/OPC6CPU/</a>                       | OPC6 based on OPC5LSCPU, more inst  | see hackaday One Page Computing Challenge   |   |
| opc.opc7cpu            | <a href="https://github.com/revvaldinho/opc7cpu">https://github.com/revvaldinho/opc7cpu</a>               | stable   | revvaldinho         | RISC             | 32           | 16           | kintex-7-3 | James Brakef           | 624         |              | 6   |               |            | 303      | ##    | 14.7        | 1.00          | 2.0           | 242.8        | X          | verilog     | 2             | opc7cpu   | Y asm        | N          | N          | 1M          | 1M           | N           | 32       | 5        | 16            | 2017          | 2019                  | <a href="https://revvaldinho.github.io/OPC7CPU/">https://revvaldinho.github.io/OPC7CPU/</a>                       | OPC7 32bit, based on OPC5LSCPU, more  | see hackaday One Page Computing Challenge   |   |
| opc.opc8cpu            | <a href="https://github.com/revvaldinho/opc8cpu">https://github.com/revvaldinho/opc8cpu</a>               | beta     | revvaldinho         | RISC             | 24           | 24           | kintex-7-3 | James no tes           | 516         |              | 6   |               |            | 323      | ##    | 14.7        | 0.80          | 2.0           | 250.1        | X          | verilog     | 1             | opc8cpu   | Y asm        | N          | N          | 16M         | 16M          | N           | 32       | 4        | 16            | 2017          | 2019                  | <a href="https://revvaldinho.github.io/OPC8CPU/">https://revvaldinho.github.io/OPC8CPU/</a>                       | OPC8 24bit, based on OPC5LSCPU, more  | see hackaday One Page Computing Challenge   |   |
| opc.opccpu             | <a href="https://github.com/revvaldinho/opccpu">https://github.com/revvaldinho/opccpu</a>                 | stable   | revvaldinho         | accum            | 8            | 16           | kintex-7-3 | James reduce           | 101         |              | 6   |               |            | 526      | ##    | 14.7        | 0.15          | 4.0           | 195.4        | X          | verilog     | 2             | opccpu    | Y asm        | N          | N          | 256         | 2K           | Y           | 13       | 3        |               | 2017          | 2019                  | <a href="https://revvaldinho.github.io/OPCCPU/">https://revvaldinho.github.io/OPCCPU/</a>                         | OPC one page computer for CPLD  | see hackaday One Page Computing Challenge   |   |
| zap                    | <a href="https://opencores.org/revvaldinho/revvaldinho">https://opencores.org/revvaldinho/revvaldinho</a> | alpha    | Revanth Kamaraj     | ARM7             | 32           | 32           | kintex-7-3 | James Brakef           | 7558        |              | 6   | 1             | 9          | 135      | ##    | 14.7        | 1.00          | 1.0           | 17.9         | X          | verilog     | 37            | zap_top   | Y yes        | N          | N          | 4G          | 4G           | Y           |          | 16       |               | 2017          | 2022                  | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>               | ARMv4T & Thumbv1  | has cache & mmu   |   |
| fc16                   | <a href="https://opencores.org/revvaldinho/revvaldinho">https://opencores.org/revvaldinho/revvaldinho</a> | alpha    | Revanth Kamaraj     | ARM7             | 32           | 32           | aria-2     | James high b           | 10284       |              | A   | 2             | 38         | 111      | ##    | q18.0       | 1.00          | 1.0           | 10.8         | X          | verilog     | 37            | zap_top   | Y yes        | N          | N          | 4G          | 4G           | Y           |          | 16       |               | 2017          | 2022                  | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>               | ARMv4T & Thumbv1  | has cache & mmu   |   |
| oc54x                  | <a href="https://opencores.org/revvaldinho/revvaldinho">https://opencores.org/revvaldinho/revvaldinho</a> | beta     | Richard Herveille   | DSP              | 16           | 16           | kintex-7-3 | James Brakef           | 2225        |              | 6   | 1             |            | 180      | ##    | 14.7        | 0.67          | 1.0           | 54.1         | X          | verilog     | 10            | oc54_cpu  | Y yes        | N          | Y          | 64K         | 64K          |             |          |          |               | 2002          | 2009                  | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>               | 40-bit accumulator, barrel shifter  | CS4x clone  |   |
| forth_cpu              | <a href="https://anycpu.org/revvaldinho/revvaldinho">https://anycpu.org/revvaldinho/revvaldinho</a>       | untested | Richard Howe        | forth            | 16           | 16           | kintex-7-3 | James Brakef           | 2225        |              | 6   | 1             |            | 180      | ##    | 14.7        | 0.67          | 1.0           | 54.1         | X          | vhdl        | 11            | top       | Y yes        | N          | Y          | 64K         | 64K          |             |          |          |               | 2013          | 2021                  | <a href="http://www.aholic.com/revvaldinho/revvaldinho">http://www.aholic.com/revvaldinho/revvaldinho</a>         | based on J1 up, used to operate DIY GPS recie   | supports Forth  |   |
| bit-serial             | <a href="https://github.com/howe/forth_cpu">https://github.com/howe/forth_cpu</a>                         | stable   | Richard Howe        | accum            | 16           | 16           | zu-3e      | James errors mit bkRAM |             |              | 6   |               |            | ##       | v21.1 | 0.67        | 51.0          |               |              |            | vhdl        | 6             | top       | Y yes        | N          | N          | 4K          | 4K           | N           | 15       |          |               | 2020          | 2021                  | <a href="https://github.com/howe/forth_cpu">https://github.com/howe/forth_cpu</a>                                 | bit serial, 16-bit up, very simple  | supports Forth  |   |
| forth-cpu/h2           | <a href="https://opencores.org/revvaldinho/revvaldinho">https://opencores.org/revvaldinho/revvaldinho</a> | stable   | Richard Howe        | forth            | 16           | 16           | kintex-7-3 | James Brakef           | 1858        |              | 6   |               | 9          | 149      | ##    | 14.7        | 0.67          | 1.0           | 53.8         | X          | Y           | vhdl          | 11        | top          | Y yes      | N          | N           | 64K          | 64K         | 25       |          |               |               | 2017                  | 2020  | <a href="https://github.com/howe/forth_cpu">https://github.com/howe/forth_cpu</a>                             | H2 Forth SoC, VHDL reads *.hex & *.t  | derived from J1, hex & bin files in 2/16/2018 |
| mangomips32            | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>       | stable   | Ricky Tino          | MIPS             | 32           | 32           | kintex-7-3 | James Brakef           | 176         |              | 6   |               |            | 131      | ##    | 14.7        | 0.33          | 1.0           | 245.5        | ILX        | verilog     | 25            |           | Y yes        | N          | N          | 4G          | 4G           | Y           | 100      | 32       | 5             |               | 2019                  | 2019  | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>           | cache support, runs linux   | very percie specs                             |
| riscv_clarinet         | <a href="https://github.com/HPC4/riscv">https://github.com/HPC4/riscv</a>                                 | alpha    | Riya Jain et al     | risc-v           | 32           | 32           | kintex-7-3 | James Brakef           |             |              |     |               |            | ##       | q18.0 | 1.00        | 1.0           |               |              |            | bluespec    | verilog       | Y yes     | N            | N          | 4G         | 4G          | Y            | 45          | 32       | 5        |               | 2013          | 2022                  | <a href="https://github.com/HPC4/riscv">https://github.com/HPC4/riscv</a>   | RISC-V with posit arithmetic, bluespec  | verilog for riscv flute & (3) posit sizes   |   |
| rj32                   | <a href="https://github.com/rj45/rj45">https://github.com/rj45/rj45</a>                                   | alpha    | rj45                | RISC             | 16           | 16           | kintex-7-3 | James Brakef           | 619         |              | 6   |               |            | 178      | ##    | q18.0       | 1.00          | 1.0           | 68.2         | I          | B           | system        | 7         | clarvi       | Y yes      | N          | N           | 4G           | 4G          | Y        |          | 32            | 6             | 2016                  | 2017  | <a href="https://www.clariv.com/revvaldinho/revvaldinho">https://www.clariv.com/revvaldinho/revvaldinho</a>   | Digital schematic, 16-bit data paths, micro-coded, multi-cycle                                | doesn't make use of block RAM RTL             |
| riscv5                 | <a href="https://github.com/rj45/rj45">https://github.com/rj45/rj45</a>                                   | alpha    | rj45                | RISC             | 16           | 16           | kintex-7-3 | James Brakef           | 619         |              | 6   |               |            | 178      | ##    | q18.0       | 1.00          | 1.0           | 68.2         | I          | B           | system        | 7         | clarvi       | Y yes      | N          | N           | 4G           | 4G          | Y        |          | 32            | 6             | 2016                  | 2017  | <a href="https://www.clariv.com/revvaldinho/revvaldinho">https://www.clariv.com/revvaldinho/revvaldinho</a>   | Digital schematic, 16-bit data paths, micro-coded, multi-cycle                                | doesn't make use of block RAM RTL             |
| riscv rv12             | <a href="https://github.com/rj45/rj45">https://github.com/rj45/rj45</a>                                   | alpha    | rj45                | RISC             | 16           | 16           | kintex-7-3 | James Brakef           | 619         |              | 6   |               |            | 178      | ##    | q18.0       | 1.00          | 1.0           | 68.2         | I          | B           | system        | 7         | clarvi       | Y yes      | N          | N           | 4G           | 4G          | Y        |          | 32            | 6             | 2016                  | 2017  | <a href="https://www.clariv.com/revvaldinho/revvaldinho">https://www.clariv.com/revvaldinho/revvaldinho</a>   | Digital schematic, 16-bit data paths, micro-coded, multi-cycle                                | doesn't make use of block RAM RTL             |
| 8bit_chapman           | <a href="http://www.ece.utah.edu/~chapman/8bit_chapman">http://www.ece.utah.edu/~chapman/8bit_chapman</a> | beta     | Rob Chapman, Steven | forth            | 8            | 8            | zu-3e      | James vivado           | 132         | 63           | 6   |               |            | 305      | ##    | v21.1       | 0.33          | 1.0           | 762.2        | ILX        | vhdl        | 10            | stack_pro | Y yes        | N          | N          | 256         | 256          | Y           | 24       |          |               | 1998          | 1998                  | <a href="http://www.ece.utah.edu/~chapman/8bit_chapman">http://www.ece.utah.edu/~chapman/8bit_chapman</a>         | course work   |   |   |
| 8bit_chapman           | <a href="http://www.ece.utah.edu/~chapman/8bit_chapman">http://www.ece.utah.edu/~chapman/8bit_chapman</a> | beta     | Rob Chapman, Steven | forth            | 8            | 8            | kintex-7-3 | James Brakef           | 176         |              | 6   |               |            | 131      | ##    | 14.7        | 0.33          | 1.0           | 245.5        | ILX        | vhdl        | 10            | stack_pro | Y yes        | N          | N          | 256         | 256          | Y           | 24       |          |               | 1998          | 1998                  | <a href="http://www.ece.utah.edu/~chapman/8bit_chapman">http://www.ece.utah.edu/~chapman/8bit_chapman</a>         | course work   |   |   |
| dataflow_chap          | <a href="http://www.ece.utah.edu/~chapman/8bit_chapman">http://www.ece.utah.edu/~chapman/8bit_chapman</a> | alpha    | Rob Chapman, Steven | forth            | 16           | 16           | kintex-7-3 | James Brakef           | 176         |              | 6   |               |            | 131      | ##    | 14.7        | 0.33          | 1.0           | 245.5        | ILX        | vhdl        | 27            | DataFlow  | Y yes        | N          | N          | 256         | 256          |             |          |          |               | 2003          |                       | <a href="http://www.ece.utah.edu/~chapman/8bit_chapman">http://www.ece.utah.edu/~chapman/8bit_chapman</a>         | course work   |   |   |
| ks10                   | <a href="http://www.tec.com/revvaldinho/revvaldinho">http://www.tec.com/revvaldinho/revvaldinho</a>       | alpha    | Rob Doyle           | PDP10            | 36           | 36           | spartan-6  | Rob Doyle              | 4427        |              | 6   |               | 15         | 50       | ##    | 14.7        | 1.00          | 2.0           | 5.6          | X          | verilog     | 39            | esm_k10v1 | Y yes        | Y          | N          |             |              |             |          |          |               | 2011          | 2014                  | <a href="http://inform-fiction.com/revvaldinho/revvaldinho">http://inform-fiction.com/revvaldinho/revvaldinho</a> | 36-bit accum & 18-bit adrs  | ucf file, most tests pass   |   |
| z-machine              | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>       | stable   | Robert Baruch       | CISC             | 8            | 8            | aria-2     | James Brakefield       |             |              | A   |               |            | ##       | q18.0 | 0.33        | 3.0           |               |              | I          | system      | 15            | plugh     | Y yes        | N          | N          |             |              |             |          |          |               | 2016          |                       | <a href="http://inform-fiction.com/revvaldinho/revvaldinho">http://inform-fiction.com/revvaldinho/revvaldinho</a> | z-machine (Zork)  | <a href="https://www.youtube.com/watch?v=2fN8kUC">https://www.youtube.com/watch?v=2fN8kUC</a> |   |
| riscv_reboot           | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>       | alpha    | Robert Baruch       | risc-v           | 32           | 32           | aria-2     | James Brakefield       |             |              | A   |               |            | ##       | q18.0 | 0.33        | 3.0           |               |              | I          | system      | 15            | plugh     | Y yes        | N          | N          |             |              |             |          |          |               | 2020          |                       | <a href="https://www.youtube.com/watch?v=2fN8kUC">https://www.youtube.com/watch?v=2fN8kUC</a>                     | work in progress, has 60 minute video on design issues  |   |   |
| riscv_clariv           | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>       | stable   | Robert Eady         | risc-v           | 32           | 32           | aria-2     | James Altera           | 2616        |              | A   |               |            | 178      | ##    | q18.0       | 1.00          | 1.0           | 68.2         | I          | B           | system        | 7         | clarvi       | Y yes      | N          | N           | 4G           | 4G          | Y        |          | 32            | 6             | 2016                  | 2017  | <a href="https://www.clariv.com/revvaldinho/revvaldinho">https://www.clariv.com/revvaldinho/revvaldinho</a>   | educational simple RISC-V implement   | doesn't make use of block RAM RTL             |
| bc6502                 | <a href="http://finitron.com/revvaldinho/revvaldinho">http://finitron.com/revvaldinho/revvaldinho</a>     | beta     | Robert Finch        | 6502             | 8            | 8            | kintex-7-3 | James Brakef           | 619         |              | 6   |               |            | 197      | ##    | 14.7        | 0.33          | 4.0           | 26.2         | X          | verilog     | 18            | bc6502    | Y yes        | N          | N          | 64K         | 64K          | Y           |          |          |               | 2012          | 2012                  | <a href="http://finitron.com/revvaldinho/revvaldinho">http://finitron.com/revvaldinho/revvaldinho</a>             | bare source   |   |   |
| bc6502                 | <a href="http://finitron.com/revvaldinho/revvaldinho">http://finitron.com/revvaldinho/revvaldinho</a>     | beta     | Robert Finch        | 6502             | 8            | 8            | zu-3e      | James vivado           | 583         |              | 6   |               |            | 286      | ##    | v21.1       | 0.33          | 4.0           | 40.4         | X          | verilog     | 18            | bc6502    | Y yes        | N          | N          | 64K         | 64K          | Y           |          |          |               | 2012          | 2012                  | <a href="http://finitron.com/revvaldinho/revvaldinho">http://finitron.com/revvaldinho/revvaldinho</a>             | bare source   |   |   |
| any-1                  | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>       | defined  | Robert Finch        | RISC             | 64           | 36           | zu-3e      | James errors           |             |              |     |               |            | ##       | v21.1 | 2.00        | 1.0           |               |              | X          | system      | 83            | any1base  | Y yes        | Y          |            |             |              | 128         | 64       |          |               | 2021          | 2021                  | <a href="http://anycpu.org/revvaldinho/revvaldinho">http://anycpu.org/revvaldinho/revvaldinho</a>                 | Cray-1 like with full set of vector instr   | three versions with different ISAs, inst, sz, reg s   |   |
| rtf64                  | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>       | alpha    | Robert Finch        | RISC             | 64           | 8            | kintex-7-3 | James Brakef           | 643         |              | 6   |               | 2          | 208      | ##    | 14.7        | 0.67          | 1.0           | 217.1        | X          | system      | 3             | rtf64     | Y yes        | Y          |            |             |              |             |          |          |               | 2020          | 2021                  | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>               | variable length instructions  | Post support, glossary & references   |   |
| table887               | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>       | alpha    | Robert Finch        | RISC             | 16           | 16           | kintex-7-3 | James Brakef           | 5756        |              | 6   | 9             | 6          | 137      | ##    | 14.7        | 2.00          | 1.0           | 47.6         | X          | verilog     | 2             | table887  | Y yes        | N          | N          | 64K         | 64K          | Y           | 28       | 8        |               |               | 2014                  | 2016  | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>           | cache support, runs linux   | very percie specs                             |
| table888               | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>       | alpha    | Robert Finch        | RISC             | 32           | 32           | kintex-7-3 | James Brakef           | 5756        |              | 6   | 9             | 6          | 137      | ##    | 14.7        | 2.00          | 1.0           | 47.6         | X          | verilog     | 3             | table888  | Y yes        | N          | N          | 4G          | 4G           | Y           | 130      | 8        |               |               | 2014                  | 2016  | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>           | 2016 version gives same results as 201  | code for cache & mmu incomplete               |
| fisa32                 | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>       | beta     | Robert Finch        | RISC             | 32           | 32           | kintex-7-3 | James Brakef           | 3479        |              | 6   | 3             | 2          | 152      | ##    | 14.7        | 1.00          | 1.0           | 43.7         | X          | verilog     | 1             | FISA32    | Y yes        | N          | Y          |             |              |             |          |          |               | 2014          | 2014                  | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>               | 4th attempt at 64-bit core (raptor64)   | need to use multi-cycle on mult   |   |
| fisa64                 | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>       | beta     | Robert Finch        | RISC             | 64           | 32           | kintex-7-3 | James Brakef           | 10404       |              | 6   | 12            | 7          | 65       | ##    | 14.7        | 1.50          | 1.0           | 9.4          | X          | verilog     | 1             | FISA64    | Y yes        | Y          | N          | Y           |              |             |          |          |               | 2015          | 2015                  | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>               | 4th attempt at 64-bit core (raptor64)   | amazon kindle book, L1 & L2 caches & L1 dec   |   |
| ft64                   | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>       | alpha    | Robert Finch        | RISC             | 64           | 32           | kintex-7-3 | James Brakef           | 10404       |              | 6   | 12            | 7          | 65       | ##    | 14.7        | 1.50          | 1.0           | 9.4          | X          | verilog     | 1             | FT64v3b   | Y yes        | Y          | 16E        | 16E         | Y            |             |          |          |               | 2017          | 2018                  | <a href="https://www.ama.com/revvaldinho/revvaldinho">https://www.ama.com/revvaldinho/revvaldinho</a>             | 6809 with 32-bit "FAR" addressing   | see also rf6809 variant   |   |
| rf6809                 | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>       | alpha    | Robert Finch        | 6809             | 8            | 8            | kintex-7-3 | James many             | 7506        |              | 6   | 1             | 2          | 106      | ##    | 14.7        | 0.33          | 4.0           | 1.2          | X          | verilog     | 4             | rf6809    | Y yes        | N          | N          | 4G          | 4G           | Y           | 44       | 13       | 8             |               | 2012                  | 2015  | <a href="http://www.finitron.com/revvaldinho/revvaldinho">http://www.finitron.com/revvaldinho/revvaldinho</a> | ggpu Under Construction, derived from Nyuzi core by Jeff Bush                                 | single ported block RAM register file         |
| rfPhoenix              | <a href="https://github.com/revvaldinho/revvaldinho">https://github.com/revvaldinho/revvaldinho</a>       | alpha    | Robert Finch        | GGPU             | 32           | 40           | kintex-7-3 | James many             | 7506        |              | 6   | 1             | 2          | 106      | ##    | 14.7        | 0.33          | 4.0           | 1.2          | X          | system      | 83            |           | Y yes        | N          | N          | 4G          | 4G           | Y           |          |          |               | 2022          |                       | <a href="http://www.finitron.com/revvaldinho/revvaldinho">http://www.finitron.com/revvaldinho/revvaldinho</a>     | ggpu Under Construction, derived from Nyuzi core by Jeff Bush   | single ported block RAM register file   |   |
| klc32                  | <a href="https://opencores.org/revvaldinho/revvaldinho">https://opencores.org/revvaldinho/revvaldinho</a> | planning | Robert Finch        | RISC             | 32           | 32           | kintex-7-3 | James Brakef           | 3790        |              | 6   | 4             | 1          | 200      | ##    | 14.7        | 1.00          | 4.0           | 13.2         | X          | verilog     | 25            | KLC32     | Y yes        | N          | N          | 4G          | 4G           | Y           |          |          |               | 2011          | 2012                  |   |   |   |   |

| _up_all_soft<br>folder | opencores or<br>primary link                                      | status   | author                | style /<br>clone | data<br>type | inst<br>size | FPGA       | report<br>ter | com<br>ents             | LUTs<br>ALUT | Off | LUT?<br>LUT? | mults | blk<br>ram | F<br>max | date | tool<br>ver | MIPS<br>/inst | clks/<br>inst | KIPS<br>/LUT | ven<br>dor | src<br>code       | #src<br>files | top<br>file       | tool<br>chain | ftg<br>pt | max<br>dat | max<br>inst | byte<br>adrs | adr<br>e inst | #<br>reg | pip<br>e | start<br>year | last<br>revis | secondary web<br>link                             | note worthy  | comments   |  |   |
|------------------------|---|----------|-----------------------|------------------|--------------|--------------|------------|---------------|-------------------------|--------------|-----|--------------|-------|------------|----------|------|-------------|---------------|---------------|--------------|------------|-------------------|---------------|-------------------|---------------|-----------|------------|-------------|--------------|---------------|----------|----------|---------------|---------------|---|--|--|--|---|
| y80e                   | <a href="https://opencor">https://opencor</a>                     | stable   | Sergey Belyashov      | Z80              | 8            | 64           | cycone-3   | Sergey Belya  | 2557                    |              |     | 4            |       |            |          | ##   | 14.7        | 1.00          | 3.0           |              |            | verilog           | 15            | top_level         | Y             | yes       | N          | 64K         | 64K          | Y             |          |          |               | 2013          | 2019  |  | Y80e - Z80/Z180 compatible processor based on Y80 from "Microprocessor Design Us |  |   |
| riscv_vhdl             | <a href="https://opencor">https://opencor</a>                     | errors   | Sergey Khabarov       | risc-v           | 64           | 32           | kintex-7-3 | James Braker  | many files, missing typ |              |     | 6            |       |            |          | ##   | 14.7        | 1.00          | 1.0           |              |            | Y vhdli & verilog | 9             | spartan3e_n       | Y             | yes       | N          | 4G          | 4G           | Y             |          |          | 32            | 2016          | 2018  | <a href="https://github.com">https://github.com</a>                      | System-On-Chip based on bare Rocke   | both rocket & river cores              |   |
| hf-risc                | <a href="https://opencor">https://opencor</a>                     | stable   | Sergej Johann Filho   | MIPS             | 32           | 32           | kintex-7-3 | James Braker  | 1446                    |              |     | 6            |       |            | 4        | 115  | ##          | 14.7          | 1.00          | 1.0          | 79.2       | X                 | vhdli         | 9                 | spartan3e_n   | N         | yes        | N           | 4G           | 4G            | Y        | 41       | 32            | 2016          |   | <a href="https://github.com">https://github.com</a>                      | MIPS I subset, no multiplier   |  |   |
| erp                    | <a href="https://opencor">https://opencor</a>                     | stable   | Shahzadji             | RISC             | 8            | 16           | spartan-3  | James Braker  | 366                     |              |     | 4            | 1     | 1          | 70       | ##   | 14.7        | 0.33          | 1.0           | 63.5         | X          | verilog           | 1             | ERPverilog        | Y             | yes       | N          | 4G          | 4G           | Y             | 15       | 6        | 2004          | 2014          |   | two report PDFs & one Verilog file                                       |  |  |   |
| ae18                   | <a href="https://opencor">https://opencor</a>                     | beta     | Shawn Tan             | PIC18            | 8            | 16           | aria-2     | James Braker  | 1084                    |              |     | A            | 1     |            | 207      | ##   | q13.1       | 0.33          | 1.0           | 63.1         | ILX        | verilog           | 1             | ae18_core         | yes           | N         | Y          | 4K          | 1M           |               |          |          | 2003          | 2009          | <a href="https://hackaday">https://hackaday</a>   | not 100% compatible  | negative edge reset "clock"  |  |   |
| ae18                   | <a href="https://opencor">https://opencor</a>                     | beta     | Shawn Tan             | PIC18            | 8            | 16           | zu-3e      | James Braker  | 954                     | 501          |     | 6            |       |            | 208      | ##   | q21.1       | 0.33          | 1.0           | 72.1         | ILX        | verilog           | 1             | ae18_core         | yes           | N         | Y          | 4K          | 1M           |               |          |          | 2003          | 2009          | <a href="https://hackaday">https://hackaday</a>   | not 100% compatible  | negative edge reset "clock"  |  |   |
| aeMB                   | <a href="https://opencor">https://opencor</a>                     | beta     | Shawn Tan             | uBlaze           | 32           | 32           | kintex-7-3 | James Braker  | 1018                    |              |     | 6            | 3     |            | 131      | ##   | 14.7        | 1.00          | 1.0           | 128.5        | ILX        | verilog           | 7             | aeMB_col          | Y             | yes       | N          | 4G          | 4G           | Y             |          |          | 2004          | 2009          |   | not 100% compatible  |  |  |   |
| aeMB                   | <a href="https://opencor">https://opencor</a>                     | beta     | Shawn Tan             | uBlaze           | 32           | 32           | zu-3e      | James Braker  | 997                     | 434          |     | 6            | 3     |            | 250      | ##   | q21.1       | 1.00          | 1.0           | 250.8        | ILX        | verilog           | 7             | aeMB_col          | Y             | yes       | N          | 4G          | 4G           | Y             |          |          | 2004          | 2009          |   | not 100% compatible  |  |  |   |
| k68                    | <a href="https://opencor">https://opencor</a>                     | alpha    | Shawn Tan             | 68000            | 16           | 16           | kintex-7-3 | James Braker  | 2392                    |              |     | 6            |       |            | 24       | ##   | 14.7        | 0.67          | 4.0           | 1.7          | X          | verilog           | 15            | k68_cpu           | Y             | yes       | N          | 4K          | 4G           | Y             |          |          | 16            | 2003          | 2009  |  | 68K binary compatible  |  |   |
| dcup16                 | <a href="https://github.com">https://github.com</a>               | beta     | Shawn Tan, Marcus Pe  | RISC             | 16           | 16           | kintex-7-3 | James Braker  | 662                     |              |     | 6            | 1     |            | 318      | ##   | 14.7        | 0.67          | 4.0           | 80.4         | X          | vhdli & v         | 5             | dcup16_c          | Y             | asm       | N          | 64K         | 64K          | N             | 37       | 8        | 2009          | 2012          | <a href="https://en.wikipe">https://en.wikipe</a> | for the OX10c game   | 4+ addressing modes, 4 & 5-bit reg /modefile                                     |  |   |
| nmarm                  | <a href="http://ftp.gwdg.de">http://ftp.gwdg.de</a>               | untested | Sheng Shen            | ARM              | 32           | 16           |            |               |                         |              |     |              |       |            |          |      |             |               |               |              |            |                   |               |                   |               |           |            |             |              |               |          |          |               |               |   |  |  |  |   |
| wisc-sp13              | <a href="https://github.com">https://github.com</a>               | stable   | Shymal H Anadkat      | RISC             | 16           | 16           |            |               |                         |              |     |              |       |            |          |      |             |               |               |              |            |                   |               |                   |               |           |            |             |              |               |          |          |               |               |   |  |  |  |   |
| 32                     | <a href="http://chisesexx">http://chisesexx</a>                   | stable   | Shymen Woutersen      | forth            | 32           | 8            | kintex-7-3 | James Braker  | missing defines         |              |     | 6            |       |            |          | ##   | 14.7        | 1.00          | 1.0           |              |            | vhdli             | 32            | core              | Y             | yes       | N          | 64K         | 64K          | N             |          |          | 8             | 2007          | 2017  |  | CS 552 term project : functional design of a microprocessor called the WISC-SP13 |  |   |
| aap                    | <a href="https://github.com">https://github.com</a>               | stable   | Simon Cook            | RISC             | 16           | 16           | aria-2     | James Braker  | 7193                    |              |     | A            |       |            | 393      | ##   | q18.0       | 0.67          | 1.0           | 36.6         | I          | verilog           | 7             | de0_nano          | Y             | yes       | Y          | 64K         | 16M          | Y             |          |          | 64            | 2015          | 2016  | <a href="https://pdfs.sem">https://pdfs.sem</a>                          | MS thesis, byte code, needs caches   | uses preprocessor on VHDL              |   |
| aap                    | <a href="https://github.com">https://github.com</a>               | stable   | Simon Cook            | RISC             | 16           | 16           | yclone-4   | James Braker  | 10630                   |              |     | 4            |       |            | 306      | ##   | q18.0       | 0.67          | 1.0           | 19.3         | I          | verilog           | 7             | de0_nano          | Y             | yes       | Y          | 64K         | 16M          | Y             |          |          | 64            | 2015          | 2016  | <a href="http://www.embs">http://www.embs</a>                            | includes Altera project  | 4 to 64 reg, 24-bit pc, no status reg  |   |
| a_tiny_up              | <a href="https://www.auvora.com/">https://www.auvora.com/</a>     | stable   | Simon Moore, Frankie  | RISC             | 32           | 32           | aria-5     | James Braker  | 35                      |              |     | A            |       |            | 1        | ##   | q18.0       | 0.67          | 1.0           |              |            | system            | 1             | TinyComp          | Y             | asm       | N          | Y           | 1K           | 1K            | N        | 13       | 128           | 2007          | 2011  | <a href="http://www.cl.ca">http://www.cl.ca</a>                          | includes Altera project  | 4 to 64 reg, 24-bit pc, no status reg  |   |
| oms8051mini            | <a href="https://github.com">https://github.com</a>               | stable   | Simon Teran, Dinesh A | RISC             | 8            | 8            | kintex-7-3 | James Braker  | 1991                    |              |     | 6            | 1     | 32         | 133      | ##   | 14.7        | 0.33          | 5.0           | 4.4          | X          | Y                 | verilog       | 66                | digital_co    | Y         | yes        | N           | 64K          | 64K           | Y        |          |               | 2000          | 2018  |  | from Thacker's version, Un Cambridge course                                      |  |   |
| 8051                   | <a href="https://opencor">https://opencor</a>                     | alpha    | Simon Teran, Jakas    | RISC             | 8            | 8            | zu-3e      | James Braker  | 1424                    | 645          |     | 6            |       |            | 242      | ##   | q21.1       | 0.33          | 4.0           | 14.0         | ILX        | verilog           | 32            | oc8051_t          | Y             | yes       | N          | 64K         | 64K          | Y             |          |          | 2001          | 2016          |   | 8051 core includes several on-chip peripherals, like timers and counters |  |  |   |
| 8051                   | <a href="https://opencor">https://opencor</a>                     | alpha    | Simon Teran, Jakas    | RISC             | 8            | 8            | kintex-7-3 | James Braker  | 1744                    |              |     | 6            | 1     |            | 111      | ##   | 14.7        | 0.33          | 4.0           | 5.3          | ILX        | verilog           | 32            | oc8051_t          | Y             | yes       | N          | 64K         | 64K          | Y             |          |          | 2001          | 2016          |   | 8051 core includes several on-chip peripherals, like timers and counters |  |  |   |
| x9                     | <a href="https://github.com/yehzh">https://github.com/yehzh</a>   | stable   | Simon Zhang           | risc             | 8            | 9            |            |               |                         |              |     |              |       |            |          |      |             |               |               |              |            |                   |               |                   |               |           |            |             |              |               |          |          |               |               |   |  |  |  |   |
| ao486_mister           | <a href="https://github.com">https://github.com</a>               | beta     | Sorgelig              | x86              | 32           | 8            | zu-3e      | James Braker  | vivado defaults         |              |     | 6            |       |            |          |      |             | 1.00          | 1.0           |              |            | I                 | Y             | system            | 25            | ao486     | Y          | yes         | Y            | 4G            | 4G       | Y        |               |               | 2020  | 2021   |  | complete 486, SoC configuration        | mister version of ao486: reworked with many |
| aspidia                | <a href="https://opencor">https://opencor</a>                     | stable   | Sotriou               | DLX              | 32           | 32           | zu-2e      | James Braker  | dated xilinx primitives |              |     | 6            |       |            |          | ##   | q20.1       | 1.00          | 1.0           |              | X          | verilog           | 10            | DLX_top           | Y             | yes       |            | 4G          | 4G           |               |          |          | 2002          | 2009          |   | DLX  | compiled sync version  |  |   |
| aspidia                | <a href="https://opencor">https://opencor</a>                     | stable   | Sotriou               | DLX              | 32           | 32           | kintex-7-3 | James Braker  | dated 3586              |              |     | 6            |       |            | 257      | ##   | 14.7        | 1.00          | 1.0           | 71.7         | X          | verilog           | 10            | DLX_top           | Y             | yes       |            | 4G          | 4G           |               |          |          | 2002          | 2009          |   | DLX  | compiled sync version  |  |   |
| riscv_kian             | <a href="https://github.com/spline">https://github.com/spline</a> | stable   | splinedrive           | risc-v           | 32           | 32           |            |               |                         |              |     |              |       |            |          |      |             |               |               |              |            |                   |               |                   |               |           |            |             |              |               |          |          |               |               |   |  |  |  |   |
| bobcat                 | <a href="https://github.com">https://github.com</a>               | beta     | Stan Drey             | DSP              | 16           | 24           | kintex-7-3 | James Braker  | 1622                    |              |     | 6            | 1     |            | 107      | ##   | 14.7        | 0.67          | 1.0           | 44.0         | X          | vhdli             | 30            | bobcat_cd         | Y             | yes       | N          | 64K         | 64K          |               |          |          | 1998          | 2000          |   | very simple riscv cpu/soc one single file implementation                 | dead web links   |  |   |
| lpg30                  | <a href="http://www.e-b">http://www.e-b</a>                       | stable   | Stanley Frankel       | accum            | 32           | 32           |            |               |                         |              |     |              |       |            |          |      |             |               |               |              |            |                   |               |                   |               |           |            |             |              |               |          |          |               |               |   |  |  |  |   |
| wb4pb                  | <a href="https://github.com">https://github.com</a>               | stable   | Stefan Fischer        | picoBlaze        | 13           | 13           | kintex-7-3 | James Braker  | incomplete port to kcp  |              |     | 6            |       |            |          | ##   | 14.7        | 0.33          | 3.0           |              |            | Y vhdli or v      | 14            | picoBlaze_wb_uart | Y             | yes       | Y          | 4K          | 4K           | N             |          |          | 3             | 2010          | 2013  | <a href="https://en.wikipe">https://en.wikipe</a>                        | FPGA version of LGP30 drum computer, also LGP21, RPC4000, 65F02                  |  |   |
| wb4pb                  | <a href="https://github.com">https://github.com</a>               | stable   | Stefan Fischer        | picoBlaze        | 13           | 13           | spartan-3  | Stefan Fische | 309                     |              |     | 4            |       |            | 102      | ##   | 14.7        | 0.33          | 3.0           | 36.2         | X          | Y vhdli or v      | 14            | picoBlaze_wb_uart | Y             | yes       | Y          | 4K          | 4K           | N             |          |          | 2010          | 2013          | <a href="https://en.wikipe">https://en.wikipe</a> | software add-on for picoBlazeSoftware                                    | ported to kcp3m6   |  |   |
| ncore                  | <a href="https://opencor">https://opencor</a>                     | alpha    | Stefan Istvan         | accum            | 16           | 8            | kintex-7-3 | James Braker  | 223                     |              |     | 6            |       |            | 105      | ##   | 14.7        | 0.67          | 1.0           | 316.3        | X          | verilog           | 3             | nCore_Y           | Y             | yes       | N          | 128K        | 64K          | Y             | 16       |          | 16            | 2006          | 2018  |  | This is a little processor core  |  |   |
| eco32f                 | <a href="https://github.com">https://github.com</a>               | stable   | Stefan Kristiansson   | RISC             | 32           | 32           | kintex-7-3 | James Braker  | 3845                    |              |     | 6            | 3     | 4          | 123      | ##   | 14.7        | 1.00          | 1.0           | 32.1         | X          | verilog           | 12            | eco32f            | Y             | yes       | N          | 512M        | 256M         | Y             | 61       | 32       | 6             | 2014          | 2014  |  | pipelined version of the eco32 CPU   | cache & mmu                            |   |
| or1200mp               | <a href="https://github.com">https://github.com</a>               | stable   | Stefan Wallentowitz   | OpenRISC         | 32           | 32           | kintex-7-3 | James Braker  | 4960                    |              |     | 6            | 4     | 8          | 111      | ##   | 14.7        | 1.00          | 1.0           | 22.4         | X          | verilog           | 104           | or1200_t          | Y             | yes       | Y          | M           | 4G           | 4G            | Y        |          |               | 32            | 2012  | 2012   | <a href="https://openisc">https://openisc</a>                                    | multicore variant, single core unit    |   |
| riscv_rv01_cor         | <a href="https://opencor">https://opencor</a>                     | stable   | Stefano Tonello       | risc-v           | 32           | 32           | kintex-7-3 | James Braker  | 13997                   |              |     | 6            | 4     | 62         | 130      | ##   | 14.7        | 1.00          | 1.0           | 9.3          | X          | vhdli             | 65            | rv01_selft        | Y             | yes       | N          | 4G          | 4G           | Y             |          |          | 32            | 2015          | 2017  |  | all files in one directory   | two self test tops                     |   |
| j1sc                   | <a href="https://github.com">https://github.com</a>               | stable   | Steffen Reith         | forth            | 32           | 32           |            |               |                         |              |     |              |       |            |          |      |             |               |               |              |            |                   |               |                   |               |           |            |             |              |               |          |          |               |               |   |  |  |  |   |
| riscv_neorv32          | <a href="https://github.com">https://github.com</a>               | stable   | Stephan Nolting       | risc-v           | 32           | 32           | yclone-4   | Stephan fpp   | 848                     |              |     | 4            |       |            | 111      | ##   | q19.1       | 1.00          | 4.0           | 32.7         | AL         | Y vhdli           | 25            | neorv32_4         | Y             | yes       | N          | Y           | 4G           | 4G            | Y        |          |               | 32            | 2020  | 2021   | <a href="https://opencore">https://opencore</a>                                  | very well documented, customized       | many peripherals, LUT counts for all variat |
| atlas_2k               | <a href="https://opencor">https://opencor</a>                     | beta     | Stephan Nolting       | RISC             | 16           | 16           | zu-3e      | James Braker  | 1222                    | 1160         |     | 6            | 1     | 5          | 262      | ##   | q21.1       | 0.80          | 1.0           | 171.4        | ILX        | vhdli             | 19            | ATLAS_2K          | Y             | asm       | N          | Y           | 64K          | 64K           | M        | 80       | 8             | 2013          | 2015  |  | ARM thumb like inst set  | has MMU & full SOC features            |   |
| atlas_core             | <a href="https://opencor">https://opencor</a>                     | beta     | Stephan Nolting       | RISC             | 16           | 16           | kintex-7-3 | James Braker  | 1595                    |              |     | 6            | 1     | 5          | 151      | ##   | 14.7        | 0.80          | 1.0           | 75.9         | ILX        | vhdli             | 19            | ATLAS_2K          | Y             | asm       | N          | Y           | 64K          | 64K           | M        | 80       | 8             | 2013          | 2015  |  | ARM thumb like inst set  | has MMU & full SOC features            |   |
| atlas_core             | <a href="https://opencor">https://opencor</a>                     | beta     | Stephan Nolting       | RISC             | 16           | 16           | zu-3e      | James Braker  | 611                     | 285          |     | 6            | 1     |            | 333      | ##   | q21.1       | 0.80          | 1.0           | 436.4        | IX         | vhdli             | 8             | ATLAS_CP          | Y             | asm       | N          | Y           | 64K          | 64K           | Y        | 80       | 8             | 2013          | 2015  |  | ARM thumb like inst set  | non-MMU version                        |   |
| atlas_core             | <a href="https://opencor">https://opencor</a>                     | beta     | Stephan Nolting       | RISC             | 16           | 16           | kintex-7-3 | James Braker  | 559                     |              |     | 6            | 1     |            | 200      | ##   | q14.1       | 0.80          | 1.0           | 286.2        | IX         | vhdli             | 8             | ATLAS_CP          | Y             | asm       | N          | Y           | 64K          | 64K           | Y        | 80       | 8             | 2013          | 2015  |  | ARM thumb like inst set  | non-MMU version                        |   |
| neo430                 | <a href="https://opencor">https://opencor</a>                     | alpha    | Stephan Nolting       | MSP430           | 16           | 16           | virtex-6   | Stephan Nolt  | 402                     |              |     | 6            |       |            | 2        | 204  | ##          | 14.7          | 0.67          | 8.0          | 42.5       | IX                | vhdli         | 19                | neo430_t      | Y         | yes        | N           | 28K          | 32K           | Y        |          |               | 16            | 2015  | 2021   | <a href="https://github.com">https://github.com</a>                              | website has detailed resource utilizat | minimal configuration                       |
| neo430                 | <a href="https://opencor">https://opencor</a>                     | alpha    | Stephan Nolting       | MSP430           | 16           | 16           | artix-7    | James chang   | 947                     |              |     | 6            |       |            | 2        | 203  | ##          | 14.7          | 0.67          | 8.0          | 17.9       | IX                | Y vhdli       | 19                | neo430_t      | Y         | yes        | N           | 28K          | 32K           | Y        |          |               | 16            | 2015  | 2021   | <a href="https://github.com">https://github.com</a>                              | edit neo430_sysconfig.vhd to set opt   | +8+ clocks for R-R inst                     |
| neo430                 | <a href="https://opencor">https://opencor</a>                     | alpha    | Stephan Nolting       | MSP430           | 16           | 16           | yclone-4   | Stephan Nolt  | 626                     |              |     | 6            |       |            | 2        | 117  | ##          | 14.7          | 0.67          | 8.0          | 15.7       | IX                | vhdli         | 19                | neo430_t      | Y         | yes        | N           | 28K          | 32K           | Y        |          |               | 16            | 2015  | 2021   | <a href="https://github.com">https://github.com</a>                              | website has detailed resource utilizat | minimal configuration                       |
| storm_core             | <a href="https://opencor">https://opencor</a>                     | beta     | Stephan Nolting       | ARM7             | 32           | 32           | kintex-7-3 | James Braker  | 2312                    |              |     | 6            | 3     |            | 179      | ##   | 14.7        | 1.00          | 1.0           | 77.4         | IX         | vhdli             | 16            | core              | Y             | yes       | N          | 4G          | 4G           | Y             |          |          | 32            | 8             | 2011  | 2014   |  | Storm Core                             |   |

| url            | opencores or primary link   | status               | author             | style / clone | year | FPGA       | reporter     | com<br>ments           | LUTs<br>ALUT | Dff | LUT?<br>multis | bik<br>ram | F<br>max | date<br>ver | MIPS<br>/inst | clks/<br>inst | KIPS<br>/LUT | ven<br>dor | SoC     | src<br>code | #src<br>files | top file   | doc         | tool<br>chain | flg<br>pt | flg<br>pt | max<br>inst | max<br>addr | byte<br>adrs | net<br>t | adr<br>mod | #<br>reg | pip<br>e | start<br>year                                       | last<br>revis   | secondary web<br>links  | note worthy   | comments                             |                                     |  |
|----------------|---|----------------------|--------------------|---------------|------|------------|--------------|------------------------|--------------|-----|----------------|------------|----------|-------------|---------------|---------------|--------------|------------|---------|-------------|---------------|------------|-------------|---------------|-----------|-----------|-------------|-------------|--------------|----------|------------|----------|----------|---|---|---|---|--------------------------------------|-------------------------------------|--|
| openc          | <a href="https://github.com/T-head-semiconductor">https://github.com/T-head-semiconductor</a> | T-Head Semiconductor | risc-v             | 32            | 32   | kintex-7-3 | James Brakel | incomplete source code | 6            |     |                |            | 14.7     | 0.67        | 1.0           |               |              |            | verilog | vhdl        | 14            | cowgirl    |             | Y             | yes       | N         | 4G          | 4G          | Y            | 32       |            | 8        | 2021     | 2021  | <a href="https://www.cnx">https://www.cnx</a>                 | Alibaba ASIC RISC-V up: e902-e906-e906-and-e910, docs in Chinese, many many large |   |                                      |                                     |  |
| cowgirl        | <a href="https://opencore.org">https://opencore.org</a>                                       | Thebeekeeper         | RISC               | 16            | 16   | kintex-7-3 | James Brakel |                        | 6            |     |                |            |          |             |               |               |              | I          | y       | vhdl        | 5             | jlvh       |             | Y             | forth     | N         | 64K         | 64K         | Y            | 20       | 8          | 2006     | 2009     |   | Incomplete source code  |   |   |                                      |                                     |  |
| jlvh           | <a href="https://github.com/flamim">https://github.com/flamim</a>                             | Theo Hussey          | forth              | 32            | 32   |            |              |                        |              |     |                |            |          |             |               |               |              | I          | Y       | vhdl        | 7             | lionsystem |             | Y             | yes       | N         | 64K         | 64K         | Y            |          |            | 8        | 2015     | 2021  | <a href="http://users.sch">http://users.sch</a>               | VHDL clone of J1 forth CPU  | altera block RAM  |                                      |                                     |  |
| lion           | <a href="https://github.com/liont">https://github.com/liont</a>                               | Theodoulos Liantakis | RISC               | 16            | 16   |            |              |                        |              |     |                |            |          |             |               |               |              | I          | Y       | vhdl        | 7             | lionsystem |             | Y             | yes       | N         | 64K         | 64K         | Y            |          |            | 8        | 2015     | 2022  | <a href="http://users.sch">http://users.sch</a>               | custom gaming CPU, meta segments  | new directory, same RTL, Mister project   |                                      |                                     |  |
| lion           | <a href="https://github.com/liont">https://github.com/liont</a>                               | Theodoulos Liantakis | RISC               | 32            | 32   |            |              |                        |              |     |                |            |          |             |               |               |              | I          | Y       | vhdl        | 7             | lionsystem |             | Y             | yes       | N         | 1M          | 1M          | Y            |          |            | 8        | 2015     | 2022  | <a href="http://users.sch">http://users.sch</a>               | custom gaming CPU, Altera BDF files   | new 32-bit version, Mister project  |                                      |                                     |  |
| lion           | <a href="https://github.com/liont">https://github.com/liont</a>                               | Theodoulos Liantakis | RISC               | 16            | 16   |            |              |                        |              |     |                |            |          |             |               |               |              | I          | Y       | vhdl        | 7             | lionsystem |             | Y             | yes       | N         | 64K         | 64K         | Y            |          |            | 8        | 2015     | 2019  | <a href="https://hackaday">https://hackaday</a>               | custom gaming CPU, meta segments  | software in C#, has BASIC   |                                      |                                     |  |
| p-vec          | <a href="https://github.com/tvanga">https://github.com/tvanga</a>                             | Thijs van As         | VLWJ               | 32            | ##   | kintex-7-3 | James Brakel | 1660                   | 6            |     |                | 1          | 233      | ##          | 14.7          | 1.00          | 1.0          | 140.1      | X       | verilog     | 8             | cpu        |             | Y             | yes       | N         | 256         | 4K          | Y            | 73       | 32         | 4        | 2005     | 2015  | <a href="http://www.vlwj">http://www.vlwj</a>                 | 1, 2 or 4 issue VLWJ, uses HP VEX tool probable degeneracy, LUT RAM for program m |   |                                      |                                     |  |
| free risc8     | <a href="https://web.archive.org">https://web.archive.org</a>                                 | Thomas Coonan        | PIC16              | 8             | 14   | kintex-7-3 | James Brakel | 355                    | 6            |     |                | 142        | ##       | ##          | 14.7          | 0.33          | 1.0          | 23.7       | X       | verilog     | 8             | cpu        |             | Y             | yes       | N         | 512         | 4K          | Y            |          |            | 3-4      | 2005     | 2011  | <a href="https://web.archive.org">https://web.archive.org</a> | 25 MIPS: ERICSxS, ERICSQ  |   |                                      |                                     |  |
| eric5          | <a href="http://www.entriproblemat">http://www.entriproblemat</a>                             | Thomas Entner        | cyclone-4          | forth         | 9    | 8          | kintex-7-3   | James Brakel           | 1052         | 6   |                | opt        | 60       | ##          | ##            | 14.7          | 1.00         | 1.0        |         |             | proprietary   |            |             |               |           |           |             |             |              |          |            |          | 2005     | 2011  |   |   |   |                                      |                                     |  |
| riscv bonfire  | <a href="https://github.com/cado-proj">https://github.com/cado-proj</a>                       | Thomas Horsnusch     | risc-v             | 32            | 32   | kintex-7-3 | James Brakel | 1052                   | 6            |     |                |            | ##       | ##          | 14.7          | 1.00          | 1.0          |            |         | vhdl        | 1             | bonfire-ci |             | Y             | yes       | N         | 4G          | 4G          | Y            |          |            | 32       | 2018     | 2018  | <a href="http://bonfirecpu">http://bonfirecpu</a>             | viavado project, based on lxp32   | comingled lxp32 & RISCV; poorly organized git                                     |                                      |                                     |  |
| pet fpga       | <a href="https://github.com/aquarius">https://github.com/aquarius</a>                         | Thomas Skibo         | 5502               | 8             | 8    | kintex-7-3 | James Brakel | 1052                   | 6            |     |                |            | 242      | ##          | ##            | 14.7          | 0.33         | 4.0        | 19.0    | X           | verilog       | 1          | cpuf502     |               | Y         | yes       | N           | 64K         | 64K          | Y        |            |          | 2007     | 2011  | <a href="https://github.com">https://github.com</a>           | for Commodore PET   |   |                                      |                                     |  |
| aquarius       | <a href="https://opencore.org">https://opencore.org</a>                                       | Thornt Aitch         | SuperH-2           | 32            | 16   | zu-3e      | James Brakel | 3563                   | 1384         | 6   | 2              | 10         | 147      | ##          | ##            | 14.7          | 1.00         | 1.0        | 41.2    | ILX         | verilog       | 21         | top         |               | Y         | yes       | N           | 4G          | 4G           | Y        |            |          | 2003     | 2015  | <a href="http://opf.org/">http://opf.org/</a>                 | clone of Hitachi SH-2   | project seems to have stalled   |                                      |                                     |  |
| aquarius       | <a href="https://opencore.org">https://opencore.org</a>                                       | Thornt Aitch         | SuperH-2           | 32            | 16   | zu-3e      | James Brakel | 4071                   | 6            | 2   | 10             | 97         | ##       | ##          | 14.7          | 1.00          | 1.0          | 41.2       | ILX     | verilog     | 21            | top        |             | Y             | yes       | N         | 4G          | 4G          | Y            |          |            | 2003     | 2015     | <a href="http://opf.org/">http://opf.org/</a>       | clone of Hitachi SH-2   | project seems to have stalled   |   |                                      |                                     |  |
| mcpu           | <a href="https://opencore.org">https://opencore.org</a>                                       | Tim Bosche           | accum              | 8             | 8    | spartan-6  | James Brakel | 41                     | 6            |     |                |            | 384      | ##          | ##            | 14.7          | 0.08         | 1.0        | 749.0   | X           | vhdl          | 1          | tb02cpu2    |               | Y         | asm       | N           | 64          | 64           | Y        | 4          |          | 2007     | 2018  | <a href="https://github.com">https://github.com</a>           | MCPU a minimal CPU for a CPLD   | reduced MIPS/clk due to only 4 inst   |                                      |                                     |  |
| yafc           | <a href="https://github.com">https://github.com</a>   | Tim Wawrzynczak      | forth              | 16            | 16   | kintex-7-3 | James Brakel | 617                    | 6            |     | 4              | 247        | ##       | ##          | 14.7          | 0.67          | 1.0          | 268.5      | X       | vhdl        | 20            | cpu        |             | Y             | asm       | N         | Y           | 8K          | 8K           | Y        | 26         |          | 2014     | 2014  |   | influenced by J1, F16 & C18   |   |                                      |                                     |  |
| basic-simd-up  | <a href="https://github.com/zslwy">https://github.com/zslwy</a>                               | Tingyuan Liang       | risc               | 16            | 16   |            |              |                        |              |     |                |            |          |             |               |               |              |            |         | verilog     | 5             | cpuctop    |             | Y             | N         | Y         | 1K          | 1K          | Y            | 47       | 8          | 2018     | 2022     |   | simple SIMD processor in Verilog                              | compiled via Cadence to ASIC layout   |   |                                      |                                     |  |
| tg68k          | <a href="https://github.com">https://github.com</a>   | Tobias Gubener       | 68000              | 16            | 16   | kintex-7-3 | James Brakel |                        |              |     |                |            |          |             | 0.67          | 4.0           |              |            | X       | vhdl        | 3             | TG68kdoc   |             | Y             | yes       | N         | 4G          | 4G          | Y            | 16       |            | 2013     | 2021     |   | 68020 ISA (68000, 68010 & 68020 choice)                       |   |   |                                      |                                     |  |
| tg68           | <a href="https://opencore.org">https://opencore.org</a>                                       | Tobias Gubener       | 68000              | 16            | 16   | kintex-7-3 | James Brakel | 2331                   | 6            |     |                | 44         | ##       | ##          | 14.7          | 0.67          | 4.0          | 3.2        | X       | vhdl        | 2             | TG68-fast  |             | Y             | yes       | N         | 4G          | 4G          | Y            | 16       |            | 2007     | 2012     |   | TG68 - execute 68000 Code                                     | for use with Minimig  |   |                                      |                                     |  |
| cortex m3      | <a href="http://www.clopprietat">http://www.clopprietat</a>                                   | Thomas Strauch       | ARM                | 32            | 16   |            |              |                        |              |     |                |            |          |             |               |               |              |            |         | proprietary |               |            |             |               |           |           |             |             |              |          |            | 2013     | 2019     | <a href="https://github.com">https://github.com</a> | cortex M3 data sheet  | claims to be mature   |   |                                      |                                     |  |
| risc8          | <a href="https://web.archive.org">https://web.archive.org</a>                                 | Tom Coonan           | PIC16              | 8             | 12   | kintex-7-3 | James Brakel | 355                    | 6            |     |                | 154        | ##       | ##          | 14.7          | 0.33          | 2.0          | 71.5       | X       | verilog     | 8             | picpu      |             | Y             | yes       | N         | Y           | 256         | 2K           | Y        |            |          | 1999     | 1999  | <a href="https://github.com">https://github.com</a>           | excellent HTML doc  | directory contains derivative design by another risc8 by Tom Coonan also a PIC up |                                      |                                     |  |
| pic coonan     | <a href="http://www.mps">http://www.mps</a>   | Tom Coonan           | PIC16              | 8             | 14   | kintex-7-3 | James Brakel | 328                    | 6            |     | 1              | 165        | ##       | ##          | 14.7          | 0.33          | 1.0          | 166.1      | X       | verilog     | 7             | picpu      |             | Y             | yes       | N         | Y           | 256         | 4K           | Y        |            |          | 1999     | 1999  |   |   |   |                                      |                                     |  |
| rx2000         | <a href="http://www.mps">http://www.mps</a>   | Tom Hand             | forth              | 16            | 16   |            |              |                        |              |     |                |            |          |             |               |               |              |            |         | proprietary |               |            |             |               |           |           |             |             |              |          |            | 2003     | 2009     |   | Harris Cora, FPGA version at MPeforth                         |   |   |                                      |                                     |  |
| cf_ssp         | <a href="https://github.com">https://github.com</a>   | Tom Hawkins          | risc-v             | 32            | 32   | kintex-7-3 | James Brakel |                        |              |     |                |            |          |             | ##            | 14.7          | 1.00         | 1.0        |         |             | verilog       |            |             |               | Y         | yes       | N           | 4G          | 4G           | Y        | 32         |          | 2015     | 2015  |   | confluence to VHDL  | CF State Space Processor  |                                      |                                     |  |
| riscv urv-core | <a href="https://github.com">https://github.com</a>   | error                | Tommas Wloostowski | risc-v        | 32   | 32         | kintex-7-3   | James Brakel           |              |     |                |            |          |             | ##            | 14.7          | 1.00         | 1.0        |         |             | verilog       |            |             |               | Y         | yes       | N           | 4G          | 4G           | Y        | 32         |          | 2015     | 2015  |   |   |   |                                      |                                     |  |
| fpgamim        | <a href="https://github.com">https://github.com</a>   | Tommy Thorn          | MMIX               | 64            | 32   | aria-2     | James Brakel | 11605                  |              |     | A              | 8          | 10       | 94          | ##            | q13.1         | 1.50         | 4.0        | 3.0     | I           | system        | 3          | core        |               | Y         | yes       | Y           | 16Q         | 16Q          | Y        | 256        |          | 288      | 2006  | 2014  | <a href="https://en.wikipe">https://en.wikipe</a>                                 | clone of Knuth's MMIX   | micro-coded                          |                                     |  |
| yari           | <a href="https://github.com">https://github.com</a>   | Tommy Thorn          | MIPS               | 32            | 32   | kintex-7-3 | James Brakel | 3610                   | 6            |     | 15             | 189        | ##       | ##          | 14.7          | 1.00          | 1.0          | 52.3       | X       | Y           | verilog       | 8          | top         |               | Y         | yes       | N           | 2M          | 2M           | Y        |            |          | 2004     | 2008  |   | subsets of MIPS R3000   |   |                                      |                                     |  |
| yari           | <a href="https://github.com">https://github.com</a>   | Tommy Thorn          | beta               | 32            | 32   | kintex-7-3 | James Brakel | 2152                   | 6            |     | 17             | 122        | ##       | ##          | 14.7          | 1.00          | 2.0          | 28.3       | X       | verilog     | 3             | yariyall   |             | Y             | yes       | N         | 4G          | 4G          | Y            |          |            | 32       | 3        | 2016  | 2016  |   | no multiply or divide   | simple implementation of RISC-V      |                                     |  |
| dalton_8051    | <a href="http://www.cs.ucr.edu">http://www.cs.ucr.edu</a>                                     | Tommy Givargis       | 8051               | 8             | 8    | kintex-7-3 | James Brakel | 2752                   | 6            | 1   | 1              | 105        | ##       | ##          | 14.7          | 0.33          | 1.0          | 12.7       | X       | vhdl        | 7             | 8051-all   |             | Y             | yes       | N         | N           | 64K         | 64K          | Y        |            |          | 1999     | 2003  |   | ASIC  |   |                                      |                                     |  |
| 8051           | <a href="http://www.cs.ucr.edu">http://www.cs.ucr.edu</a>                                     | Tommy Givargis       | 8051               | 8             | 8    | kintex-7-3 | James Brakel | 2690                   | 6            | 1   | 1              | 105        | ##       | ##          | 14.7          | 0.33          | 4.0          | 3.2        | X       | vhdl        | 9             | 8051-all   |             | Y             | yes       | N         | 64K         | 64K         | Y            |          |            | 1999     | 1999     |   | author has book & course                                      | Embedded System Design: A Unified Hardware  |   |                                      |                                     |  |
| sayuri_cpu     | <a href="http://www.mps">http://www.mps</a>   | Toyokai Sagawa       | RISC               | 32            | 32   | kintex-7-3 | James Brakel | 1604                   | 6            |     |                | 208        | ##       | ##          | 14.7          | 1.00          | 1.0          | 129.9      | X       | vhdl        | 13            | cpu        |             | Y             | yes       | N         | Y           | 4G          | 4G           | Y        | 32         |          | 2000     | 2000  |   | dead weblink  | high number of DFF  |                                      |                                     |  |
| risc8softcore  | <a href="https://github.com/ogres">https://github.com/ogres</a>                               | Trammell Hudson      | AVR                | 8             | 16   |            |              |                        |              |     |                |            |          |             |               |               |              |            |         | verilog     | 6             | risc8-soft |             | Y             | yes       | N         | Y           | 64K         | 64K          | Y        |            |          | 2020     | 2020  |   | mostly compatible with the AVR instruction set                                    |   |                                      |                                     |  |
| hd63701        | <a href="https://github.com/planning">https://github.com/planning</a>                         | Tsuyoshi Hasegawa    | 6801               | 8             | 8    | spartan-6  | James Brakel | 1412                   | 6            | 1   | 3              | 31         | ##       | ##          | 14.7          | 0.33          | 4.0          | 1.8        | X       | Y           | verilog       | 6          | HD63701     |               | Y         | yes       | N           | 64K         | 64K          | Y        |            |          | 2014     | 2014  |   | Used in Atari game console, 6801 clone?   |   |                                      |                                     |  |
| z80control     | <a href="https://opencore.org">https://opencore.org</a>                                       | Tyler Berkeley       | z80                | 8             | 8    | kintex-7-3 | James Brakel | 1483                   | 6            |     |                | 189        | ##       | ##          | 14.7          | 0.33          | 3.0          | 14.0       | X       | Y           | verilog       | 55         | top_d61     |               | Y         | yes       | N           | 64K         | 64K          | Y        |            |          | 2010     | 2012  |   | Microprocessor targeting embedded   | Interfaces to DRAM, based on T80 core   |                                      |                                     |  |
| riscv boom     | <a href="https://github.com">https://github.com</a>   | UC Berkeley          | risc-v             | 32            | 32   |            |              |                        |              |     |                |            |          |             |               |               |              |            |         | scala       |               |            |             | Y             | yes       | N         | 4G          | 4G          | Y            | 45       | 32         |          |          | 2012  | 2012  | <a href="https://boom-cor">https://boom-cor</a>                                   | Berkeley Out-of-Order RISC-V Processor  |                                      |                                     |  |
| riscv sodor    | <a href="https://github.com">https://github.com</a>   | UC Berkeley          | risc-v             | 32            | 32   |            |              |                        |              |     |                |            |          |             |               |               |              |            |         | scala       |               |            |             | Y             | yes       | N         | 4G          | 4G          | Y            |          |            | 32       |          |   |   | 1, 2, 3 and 5 stage pipe versions   |   |                                      |                                     |  |
| vscale         | <a href="https://github.com">https://github.com</a>   | UC Berkeley          | risc-v             | 32            | 32   | kintex-7-3 | James Brakel | 3072                   | 6            |     |                | 127        | ##       | ##          | 14.7          | 1.00          | 1.0          | 41.2       | X       | Y           | verilog       | 23         | vscale_core |               | Y         | yes       | N           | 4G          | 4G           | Y        |            |          | 32       |   | 2016  | 2017  |   | risc-v RV32IM vscale processor, depr | deprecated: not up to date (risc-v) |  |
| riscv zscale   | <a href="https://github.com">https://github.com</a>   | UC Berkeley          | risc-v             | 32            | 32   |            |              |                        |              |     |                |            |          |             |               |               |              |            |         | scala       |               |            |             | Y             | yes       | N         | 4G          | 4G          | Y            |          |            | 32       |          | 2015  | 2017  |   | not maintained & not conformant   |                                      |                                     |  |
| m32632         | <a href="https://opencore.org">https://opencore.org</a>                                       | Udo Moeller          | N32032             | 32            | 8    | kintex-7-3 | James Brakel | 10167                  | 6            | 19  | 16             | 83         | ##       | ##          | 14.7          | 1.00          | 1.0          | 8.2        | IX      | Y           | verilog       | 18         | example     |               | Y         | yes       | Y           | 4G          | 4G           | Y        | 200        | 24       | 3        | 2009  | 2019  | <a href="http://cpu-ns32k.net/">http://cpu-ns32k.net/</a>                         | 21.97 VAX Mips at 50MHz (Cyclone IV)  |                                      |                                     |  |
| 68hc05         | <a href="https://opencore.org">https://opencore.org</a>                                       | Ulrich Riedel        | 6805               | 8             | 8    | zu-3e      | James Brakel | 1106                   | 117          | 6   |                | 485        | ##       | ##          | 14.7          | 0.33          | 4.0          | 36.2       | X       | vhdl        | 1             | 6805       |             | Y             | yes       | N         | 64K         | 64K         | Y            |          |            | 2007     | 2009     |   | 68c05 & 68c08 very different Fmax                             |   |   |                                      |                                     |  |
| 68hc05         | <a href="https://opencore.org">https://opencore.org</a>                                       | Ulrich Riedel        | 6805               | 8             | 8    | kintex-7-3 | James Brakel | 1112                   | 6            |     |                | 300        | ##       | ##          | 14.7          | 0.33          | 4.0          | 22.2       | X       | vhdl        | 1             | 6805       |             | Y             | yes       | N         | 64K         | 64K         | Y            |          |            | 2007     | 2009     |   |   |   |   |                                      |                                     |  |
| 68hc08         | <a href="https://opencore.org">https://opencore.org</a>                                       | Ulrich Riedel        | 6808               | 8             | 8    | zu-3e      | James Brakel | 1875                   | 128          | 6   |                | 164        | ##       | ##          | 14.7          | 0.33          | 4.0          | 7.2        | X       | vhdl        | 1             | x68ur08    |             | Y             | yes       | N         | 64K         | 64K         | Y            |          |            | 2007     | 2009     |   |   |   |   |                                      |                                     |  |
| 68hc08         | <a href="https://opencore.org">https://opencore.org</a>                                       | Ulrich Riedel        | 6808               | 8             | 8    | kintex-7-3 | James Brakel | 2290                   | 6            |     |                | 101        | ##       | ##          | 14.7          | 0.33          | 4.0          | 3.6        | X       | vhdl        | 1             | x68ur08    |             | Y             | yes       | N         | 64K         | 64K         | Y            |          |            | 2007     | 2009     |   |   |   |   |                                      |                                     |  |
| tiny64         | <a href="https://opencore.org">https://opencore.org</a>                                       | Ulrich Riedel        | RISC               | 32            | 32   | kintex-7-3 | James Brakel | 874                    | 6            |     |                | 189        | ##       | ##          | 14.7          | 1.00          | 2.0          | 107.9      | X       | vhdl        | 6             | tinyx      |             | Y             | yes       | N         | 64K         | 64K         | Y            | 14       | 8          | 2004     | 2007     |   |   |   |   |                                      |                                     |  |
| tiny8</        |   |                      |                    |               |      |            |              |                        |              |     |                |            |          |             |               |               |              |            |         |             |               |            |             |               |           |           |             |             |              |          |            |          |          |   |   |   |   |                                      |                                     |  |



[illegible]

| u_p_all_soft<br>folder | opencores or<br>primary link | status | author  | style /<br>clone | data +<br>inst sz | FPGA | repor<br>ter | com<br>ents | LUTs<br>ALUT | Dff | mults | blk<br>ram | F<br>max | date | tool<br>ver | MIPS<br>/inst | clks/<br>inst | KIPS<br>/LUT | ven<br>dor | SOC | src<br>code | #src<br>files | top file | doc | tool<br>chai | fltg<br>pt | max<br>dat | max<br>inst | byte<br>adrs | # inst | adr<br>mod | # reg | pip<br>e<br>len | start<br>year | last<br>revis | secondary web<br>link | note worthy | comments |  |
|------------------------|------------------------------|--------|---|------------------|-------------------|------|--------------|-------------|--------------|-----|-------|------------|----------|------|-------------|---------------|---------------|--------------|------------|-----|-------------|---------------|----------|-----|--------------|------------|------------|-------------|--------------|--------|------------|-------|-----------------|---------------|---------------|-----------------------|-------------|----------|--|
| date                   |                              |        | date of compile, place & route; serves to identify source version   |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| tool ver               |                              |        | Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSem(Libero) tool version number                                      |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| MIPS /inst             |                              |        | prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors                           |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| clks / inst            |                              |        | number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP  |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| KIPS /LUT              |                              |        | figure of merit, does not include effects of memory capacity, floating point or instruction set quality   |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| Vendor                 |                              |        | Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado                        |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| SOC                    |                              |        | B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)   |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| src code               |                              |        | VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc   |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| # src files            |                              |        | number of source files for compile, place, route & timing; includes test benches  |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| top file               |                              |        | top file for compile, place, route & timing run, multiple versions of same design distinguished here  |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| doc                    |                              |        | is documentation provided?  |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| tool chain             |                              |        | is there a compiler or assembler provided or available  |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| fltg pt                |                              |        | does the compile, place, route & timing run include floating point?   |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| Hav'd                  |                              |        | H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)   |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| max data               |                              |        | maximum data address  |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| max inst               |                              |        | maximum instruction address   |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| byte adrs              |                              |        | is byte addressing provided   |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| # inst                 |                              |        | number of unique instructions, conditionals count as one instruction, somewhat subjective   |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| # adr modes            |                              |        | abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++, --indir, (indir), (indir++), (--indir), (indexed), abs-short/direct page, scaled |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| # reg                  |                              |        | number of registers in register file  |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| pipe len               |                              |        | number of pipeline stages   |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| start year             |                              |        | year of first design activity   |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| last revis             |                              |        | last year for revisions or web page updates   |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| secondary web link     |                              |        | secondary web address   |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |
| note worthy            |                              |        | anything special about the design   |                  |                   |      |              |             |              |     |       |            |          |      |             |               |               |              |            |     |             |               |          |     |              |            |            |             |              |        |            |       |                 |               |               |                       |             |          |  |