_uP_all_soft opencores or folder prmary link status	author style / style / style / style / style / style / style FPGA	repor com LUTs ter ents ALUT DFF 5 2 2 blk F 2 2 tol MIPS clks/ KIPS ven by code files to file by code files to files to file by code files to f	note worthy	comments
Creati soft sone un increateme	@2022 I DIff-Id			

illali sult	core ur	inventory	

	ore uP Invent other soft core			2 Jame	es Brake	field																				
totalcpu	https://opencor	alpha		DIC	C 112	1 12	kintov 7	James Brakef 229 6 1	140	## 14.7	0.33	20 717	7 X	verilog	10 cpu		1 1	N I			1	دا	2007 2	000	data width 12 bits and up, no data me	amon,
odess	https://opencor		Dmytro Senyakin						112 192			1.0 23.3	/ ^ 3 1	vernog	27 Core	OnoV			4G 4	ıc	1		2007 20			37-bit adr, quad issue, caches, 32-64-128 fltg-p
odess	https://opencor		Dmytro Senyakin							## q17.1					27 Core				4G 4		1		2017 20			37-bit adr, quad issue, caches, 32-64-128 fltg-p
odess	https://opencor		Dmytro Senyakin	DIC	SC 12	0 16	ctrativ E	Dmytro Senya 50814 A 72				1.0 14.1			27 Core				4G 4		1		2017 20		ttps://opencores Altera proj. Multicore, P&R results at	37-bit adr, quad issue, caches, 32-04-128 fltg-p
odess	https://opencor		Dmytro Senyakin							## q18.0					27 Core				4G 4		1		2017 2			37-bit adr, quad issue, caches, 32-64-128 fltg-p
odess	https://opencor		Dmytro Senyakin							## q18.0									4G 4		1		2017 2			37-bit adr, quad issue, caches, 32-64-128 fltg-p
	перэлу оренеон													System (L/ COIC	.one v			10 1				2017 2	.017		
ARM_Cortex_	https://develop		ARM		A53 64		asic	Xilinx 6000 A	1500			0.5 1000)	asic		١	yes	Υ		Y				ht	ttps://en.wikiped uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
legv8	https://github.c		Warren Seto	700	64 64	, , ,,,		James Brakef 731 6				1.0 210.5	5 Х		2 arm	_cpu \	yes	N	4G 4		10 3		2018 2			pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A
legv8	https://github.c		Warren Seto	AA				James Brakef 884 6				1.0 155.0) X	B verilog	2 arm		yes		4G 4		10 3		2018 2		coursework, limited ISA, 3 versions	inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, B
legv8	https://github.c		Matthew Olsson		64 64			James Brakef 884 6				1.0 155.0)	verilog		. !	yes	N	4G 4	IG Y	10 3		2018 2		another implementation	legv8 from Patterson & Hennessy 2017
kcp53000	https://github.c		Samuel Falvo II		c-v 64			James trimm 2455 6				1.0 142.9) X	B verilog	4 pola	ris \	yes	N Y	16E 1	6E Y	3		2016 2		ttps://github.com kestrel #3, basic 64-bit RISC-V	uses state machine RTL generator
cray1	www.chrisfento		Christopher Fenton							## 14.7 ## q18.0			5 X		46 cray				4IVI 4	M N	128 53 85 6 3		2010 20		ttps://www.archf Flexible Instruction Set Computer	24-bit address registers
fisc fisa64	https://gitnub.c		Miguel Santos Robert Finch	RIS			.,	James Brakef 5036 4 James Brakef 10404 6 12				1.0 26.1	L I	verilog	13 fisc_ 1 FISA		yes ,	N Y	+	Y	85 6 3	2 5	2018 20			caches, VHDL & System Verilog versions, alteraneed to use multi-cycle on mult
forwardcom	https://github.c		Agner Fog		sc 64		atrix-7	Agner Fog 12026 6				1.0 5.8	+ A		18 top		' asm		54K 3	ע ער	6	.4	2015 20		ttps://github.com/robfinch/Cores ttps://github.comx86 like, complete ISA, MMX & vector	
fpgammix	https://github.c		Tommy Thorn				arria-2	James Brakef 11605 A 8			1.50		, ,,		3 core			Y Y 1			256 28		2006 2		ttps://en.wikiped.clone of Knuth's MMIX	micro-coded
s1 core	https://onencor		Fabrizio Fazzino etal					James Brakef 52845 6 8		## v14.1				verilog				YN			230 20		2007 2			Vivado run
senior-sagn-1	https://github.c		Niranjan Ramadas	RIS				James way to 135009 6 32		## 14.7					28 pipe		yes	N Y	70 7				2012 2			64-bit data paths, superscalar, branch analysis
riscv percival	https://github.c		ArTeCS (Un Madrid)	ris		32	kintex7	ArTeC larges 57129 27996 6	50		1.00		1 X		~60	······	yes		16E 1	6F Y	3		2017 2			Quire Capability, cav6(AKA Ariane) derivative
classic_HP_ca	https://github.c		Brian Nemetz	accı				James Brakef 1750 6		## 14.7			2 X		15 class			N	30 4	IK N	40	7	2012	_		includes LED display driver & UART, for Papilio
ks10	http://www.tec	alpha	Rob Doyle	PDP	10 36	36	spartan-6	Rob Doyle 4427 6	15 50	## 14.7	1.00	2.0 5.6	5 X	verilog	39 esm	_ks10 \	yes	YN		N		_	2011 2	2014	36-bit accum & 18-bit adrs	ucf file, most tests pass
mb-lite_plus	http://www.late	stable	Huib Arriens	uBla	aze 37	32	kintex-7-	James Brakef 244 6	2 319	## 14.7	1.00	1.0 1308	3 X	B vhdl	34 tum	Ы	yes	N	4G 4	IG Y	3	2	2010 2	012	Delft Un. Of Tech. course work	use inferred RAM
microblaze	https://www.xil	proprietar		uBla			virtex ult		1 682			1.0 1248	3 X	propriet			yes yes			IG Y	86 3		2002	h		70 configuration options, MMU optional
riscv_GRVI-ph	http://fpga.org/		Jan Gray	risc				2 Jan Gray 320 6				1.0 1172	2 X	proprieta		1	yes yes		4G 4		45 3		2015 2	018 h	ttps://www.yout hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P
microblaze	https://www.xil	proprietar	Xilinx	uBla	aze 32	32	kintex-7	Xilinx 546 6	1 320			1.0 603.7	7 X	proprieta			yes .			IG Y	86 3		2002			70 configuration options, MMU optional
ARM_Cortex_	https://develop	ASIC	ARM	ARM	1 A9 32	16	arrira V		1050			1.0 583.3	3	asic		١	yes .			IG Y		6 10		012 ht	ttps://en.wikipeduses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
mips-cpu	https://github.c	alpha	Jeremiah Mahler	MII	PS 32	32	kintex-7-	James added 596 6	1 244	## 14.7	1.00	1.0 409.2	2 X	verilog	15 cpu	١	yes	N	4G 4	IG Y	3	2 5	2017 2	017	Very early stage project, only implem	no outputs, missing im_data.txt
amic-0	https://github.c	stable	Alberto Moriconi	sta	ck 32	8	zu-3e	James vivado 622 357 6	250	## v21.1	1.00	1.0 401.9)	vhdl	8 proc	essor								ht	ttps://en.wikiped based on mic-1 by Andrew Tanenbau	uCode, usually Java virtual machine
J1a32	www.excamera	stable	James Bowman	for	th 32	16	kintex-7-	James DFF ex 930 6	358	## 14.7	1.00	1.0 384.4	1 X	verilog	3 j1	١	forth		54K 6		20	2	2006 20	2017	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
riscv_niosv	https://www.int			risc	c-v 32	32	agilex	intel fastest 1509 A	2 566	## q21.3	1.00	1.0 375.2	2 1	proprieta	iry	١	yes		4G 4		3	2 5		2021	free license, small inst & data mem	RV32IA spec, M20K for reg file, interrupts
riscv_vexriscv	https://github.c		Charles Papon				artix-7	Charles Papor 481 6	346			1.0 374.1	L X	scala		llest \	yes			M Y				018 ht	ttps://riscv.org/2 preformance #s for 8 configurations of	
riscv_rudolv	https://github.c		Jörg Mische		c-v 32			Jörg Mische 545 6	200			1.0 367.0	ALMX		4 pipe	line \	yes			IG Y	3			2021	RISC-V processor for real-time system	
riscv_picorv32	https://github.c		Clifford Wolf		c-v 32			Cliffor small 761 6				3.0 336.8		Y verilog							3	2	2016 2			designed for minimum LUTs
an-noc-mpsoc	https://opencor		Alireza Monemi	uBla		32	zu-3e	James vivado 1079 6 3				1.0 308.9	X		90 aeM				4G 4	IG Y	-	_	2014 2		choice of lm32, aeMB, mor1kx or or1	
cpugen nios2	https://opencor	stable proprietar	Giovanni Ferrante	RIS		16	kintex-7-	James Brakef 474 6 Altera consis 1020 A				1.0 271.8 1.0 255.9	3 IX	vhdl propriet	14 cpu	- '	asm		4G 4		3	2	2003 20	2009	x86 .exe generates VHDL RISC uP fltg-pt, caches & MMU options	using 16 bit example Nios II/f: fastest version, DMIPS adj, 2.15 Corel
aeMB	h44//		Shawn Tan		aze 32			James vivado 997 434 6 3		## q13.1 ## v21.1			3 ILX		7 aeM		yes				3	2	2004 20	1000	not 100% compatable	NIOS II/I: Tastest Version, Diviles adj, 2.15 Corei
xthundercore	http://forum.co		majordomo	RIS		_		James Brakef 793 6		## 14.7			7 X		49 xtc			N Y			1	c =	2014	.003	ttp://www.xthur Gadget Factory Forum thread	in debug, no comments, mostly in simulation
opc.opc7cpu	https://github.c		revaldinho	RIS		16		James Brakef 624 6				2.0 242.8	x x	viidi	2 opc7	7cnu N	asm	N N	1M 1		32 5 1		2017 2	019 h		see hackaday One Page Computing Challenge
mblite	https://opencor		Tamar Kranenburg		aze 32			James Brakef 941 6				1.0 240.9) IX	vhdl	18 core	wb \				IG Y	86 3		2009 2			moved everything to work library
riscv niosv	https://www.int	proprietar						intel fastest 1580 A		## q21.3			L I	propriet		- 1	ves	N	4G 4	IG Y	3	2 5	20	021		RV32IA spec, M20K for reg file, interrupts
J1b_16	www.excamera	stable	James Bowman	for	th 32	16	kintex-7-	James DFF ex 1588 6		## 14.7			1 X	verilog	3 j1	١	forth	N 6	54K 6	4K	20	2	2006 2	017		DFF used for 16 deep data & return stacks
riscv_niosv	https://www.int	proprietar	Intel	risc	c-v 32			intel fastesi 1375 A		## q21.3			3 I	proprieta				N			3		20	2021		RV32IA spec, M20K for reg file, interrupts
riscv_orca	https://github.c		VectorBlox	risc		32		vectorblox 1082 A				1.0 221.0)		13 orca		yes		4G 4		3		2016		*, /, fltg-pt all optional	RV32IM
riscv_dark	https://github.c		Marcelo Samsoniuk	risc		32		Marcelo Sam: 1000 6				1.0 220.0)	verilog	4 dark	riscv \	yes	N	4G 4		45 3		2018 2			builds for five fpga boards
mips_linder	https://www.sc		Michael Linder					James Brakef 1100 6				1.0 216.5			39 a_m		yes	N	4G 4		3		2007 2			no LUT RAM, source code in PDF
riscv_vexriscv	https://github.c		Charles Papon	risc		_		Charles Papol 1399 6	295			1.0 210.9	X	Y scala Y vhdl			yes		4G 4		3			018 ht	ttps://riscv.org/2 preformance #s for 8 configurations of	
core_arm	https://opencor		Konrad Eisele Eric Wallin	sta	34	16	arria-2	James Brakef 1239 6				1.0 201.8	1 ILX	verilog	151 arm	_core \	yes	N Z	56M 25	bivi Ni	40 1		2004 20		4 symetrical stacks, eight threads via	missing files found in sourceforge dir, very little
riscv picorv32	https://opencor		Clifford Wolf	risc	_	32		Cliffor small 761 6		## q13.1 ## v16.2			X						4G 4	IC V	40 1		2016 2			LUTs & Fmax for Kintex. Virtex & Ultrascale+
arm9-soft-cpu	https://github.c			ARM	_	_						3.0 198.9	^				yes				3	2			mimimal features, soc options	
ensilica	http://www.ens		Li Xinbing				zu-3e stratix-4		200			1.0 197.6	2 17	verilog verilog	4 riscl	3250 Y	yes		4G 4		104 10 1	c -	2001 2	020		no mult, interrupts or reg banks room for 90 user inst. also as ASIC
f32c	http://www.ens		marko zec, vordah, Da					zec & vordah 1048 6 4				1.0 176.5) IA	vhdl	E0 62I-			N Y			30 3		2014 2		ttp://www.nxlab MIPS or RISC-V ISA, Arduino support	https://www.voutube.com/watch?v=EEM7MH
ensilica	http://www.onc		ensilica.com				stratix-4		200			1.0 166.7	7 IX	verilog	30 oci	3200					104 10 1		2001 2			room for 90 user inst. also as ASIC
an-noc-mpsoc	https://onencor		Alireza Monemi	uBla		32		James Brakef 1164 6 3				1.0 165.2) X	Y verilog	90 aeM		yes yes		4G 4		104 10 1	0 3	2014 2		choice of lm32, aeMB, mor1kx or or1.	
p-vex	https://github.c	om/tvana	Thijs van As	VLI		##	kintex-7-					1.0 140.1	ı		26 syste			N		-	73 3	2 4	2005 2			probable degeneracy, LUT RAM for program m
sweet32	https://onencor	alpha	Valentin Angelovski					James Brakef 1050 6 1				1.0 135.1	L X	B vhdl	2 Swe			N N	4G 4	IG Y	26 1		2014 2		targets MACHXO2, no RAM	, and the second
propeller_p8x	https://www.pa		Chip Gracey		SC 32			James Brakef 9498 6		## 14.7			3 X		9 top		yes yes		- -			1	2014	-1	eight propellers, clocking from ucf file	several FPGA card build files
lxp32	https://opencor		Alex Kuznetsov				zu-3e			## v21.1					20 lxp3			N N	4G 4	IG Y	30 25	6 3	2016 2	022 ht	ttps://lxp32.githu register file in block RAM	vendor neutral source code, no div inst
sayuri cpu	http://www.mo	stable	Toyoaki Sagawa	RIS	SC 32	32	kintex-7-	James Brakef 1604 6				1.0 129.9	Х		13 cpu(Υ			3	2	2000 2	2000	dead weblink	high number of DFF
zipcpu	https://github.c	stable	Dan Gisselquist	RIS	SC 32	32	kintex-7-	James Brakef 1687 6	2 218	## 14.7	1.00	1.0 128.9	X	verilog	7 zipc	pu \		N N			35 1	6 5	2015 20	021 w	ww.librecores.o ISA has chnaged, multiple instruction	http://zipcpu.com/zipcpu/2018/01/01/zipcpu-
аеМВ	https://opencor	beta	Shawn Tan	uBla	aze 32	32	kintex-7-	James Brakef 1018 6 3	131	## 14.7	1.00	1.0 128.5	ILX	verilog	7 aeM	IB_cor \	yes						2004 2	2009	not 100% compatable	
mips789	https://opencor	stable	Li Wei	MII	PS 32	32	kintex-7-	James Brakef 1432 6	1 171	## 14.7	1.00	1.0 119.1	L IX	verilog	10 mips				4G 4		3		2007 2	2014	supports most MIPSI instructions	
riscv_minimax	https://github.c	Omy games	Graeme Smecher			16	KU060	Graeme Smee 423 61 6		## v22.2			2 X	vhdl	2 mini	imax \	yes		4G 4		3			022	Two port register file	most 32-bit insts microcoded, limited 16-bit IS/
riscv_steel	https://opencor		Rafael Calcada	risc	_	_	zu-2e	James Brakef 1775 6				1.0 117.4	1		21 stee		yes		4G 4		3			020 ht	ttps://github.com/github version has vivado proj	under grad thesis
darkriscv	https://github.c		Marcelo Samsoniuk	risc		_	kintex-7-	James Brakef 1422 6				1.0 117.2	2 X	verilog	2 dark	socv \	yes	N	4G 4		3		2018 2		ttps://blog.hacks written in one night, low line count	readme is descriptive, uses cache
J1b	www.excamera	stable	James Bowman	for			kintex-7-	James DFF ex 2612 6				1.0 115.5	Х	verilog	3 j1	. 1	forth	N (54K 6		20		2006 2		uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks
lxp32	https://opencor		Alex Kuznetsov					James Brakef 850 6 3				2.0 115.4	4 AIX	vhdl	20 lxp3	2u_to \		N N			30 25		2016 2		ttps://lxp32.githi register file in block RAM	vendor neutral source code, no div inst
jam	https://github.c		Johan Thelin etal					James Brakef 1396 6		## 14.7			7 X		17 cpu_			N Y 1			3	2 5	2002 2		serial multiply & divide	took out clock divider
arm9-soft-cpu		om/risclite			M9 32			James vivado 2098 778 6 4				1.0 113.5	5		4 riscl		yes	Y	4G 4					020		no interrupts or reg banks
risc-processor	https://github.c		Jeff Bush	RIS		32		James Brakef 1445 6				1.0 111.6	Х	verilog	22 fpga	_top \	,		4G 4		21 3		2008 2		77.0	MIT course work
octagon	https://opencor		Jon Pry	MII		32		James Brakef 3021 6 4				1.0 110.2	2 X	vhdl	46 octa		asm			IG Y	3		2015 2		ttps://github.com 8 thread barrel processor, largely MIP	
risc5	http://www.pro		Niklaus Wirth			32	zu-3e	James Brakef 1936 392 6 4	_			1.0 109.9	ILX	verilog	8 RISC	_	yes		4G 4		1		2013 2		ttp://www.astro minimalist Wirth, part of Project Obe	
tiny64	https://opencor		Ulrich Riedel		SC 32			James Brakef 874 6		## 14.7			X	vhdl	6 tiny	K	\vdash		54K 6		14	0	2004 2			micro-coded sub-ops
ion	https://opencor		Jose Ruiz					James Brakef 1533 6				1.0 106.0			12 mips	s_soc \	yes	N	4G 4		3		2011 2	:U18 hi		new version not ready, keeping old numbers
ARM_Cortex_	http://www.arn		Johan Thelin etal					ARM 65nm 1900 6 James Brakef 1369 6	200	## 14.7		1.0 105.3		proprieta vhdl	17	- 1,	yes	N Y 1	28K 12	PSK Y			2007	014	ttps://en.wikipec ARM Cortex M0, M1 & M3 avail for FF	see xiiinX XCellb4
sweet32	https://opencor		Valentin Angelovski					James Brakef 1797 6 1		## 14.7					17 cpu 28 swe						26 1		2002 2			clock divider to Sweet32_v1_core
3WEEL32	mcps.//opencor	aihiiq	vaicitiii AligeiovSKI	IVIII	13 34	10	KILLEX-/-	James Diakei 1/5/ 0 1	2 100	mm 14./	1.00	1.0 103.1	^	i (Viiui	20 DWG	CL32_	yes	14 14	-0 4	10 1	20 1	.u	2014 2	013	talgets WACHAOZ, DUN KAWI	CIOCK GIVIGET TO SWEETSZ_V1_COTE

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz nst sz			UTs LUT	st blk	F g too		clks/ KIPS		src #s	top file	tooi chai fitg		max at inst		adr # F	Δ	last revis		note worthy	comments
eight32	https://github.c	om/robins	Alastair M. Robinson	accum	32 8	cvclone-4	Alasta approx	1300		133	1.00	1.0 102.3			7 eightthirty	ves N	500	M 500M	Y 28	8 8	2019	2021	https://retroraml	5-bit op-code & 3-bit reg #	full tool set, see github page for ISA descriptio
forth_kf532	https://github.c	stable	Tarasov Ilia	forth	32 6			1719	5 4 4 :	172 ## 14.			Х			N N	Y 1	K 16K			2013			no trace of source code on web	, and the same of
sweet32	https://opencor		Valentin Angelovski	MIPS	32 16					116 ## 14.		1.0 98.8		vhdl 2	2 Sweet32_				Y 26	16	2014			targets MACHXO2, no RAM	
cpugen	https://opencor	stable	Giovanni Ferrante		32 16	kintex-7-3 J	James Brakef			154 ## 14.				vhdl 1	.4 cpuc	asm N	N				2003			x86 .exe generates VHDL RISC uP	using 32 bit example
ucore	https://opencor	0100.0	Whitewill		32 32			2469				1.0 93.5		verilog 2		yes N			Υ	32	6 2005			MMU & caches	
m1_core	https://opencor	beta	Fabrizo Fazzino, Albert	MIPS?	32 32			2101		190 ## q13.				verilog 9	9 m1_core	yes N		G 4G	Υ	32	2007			GCC target?	
mais risc5	http://www.pro		Rene Doss	MIPS	32 32 32 32			2760 2001 392		245 ## 14.		1.0 88.7		vhdl 2 verilog 8	2 MAIS_soc	yes N	N 40		_	32 16	5 2013 2013		use MIPS tools	register forwarding around ALU	license req'd for commercial use
openfire2	https://opencor		Niklaus Wirth Antonio Anton	uBlaze	32 32			1201		105 ## 14.					7 openfire_:		N 40		v	32	2013		nttp://www.astro	minimalist Wirth, part of Project Obe "FPGA Proven"	derived from Stephen Craven's OpenFire
arm_rusian	https://github.c		ruslan	arm	32 32			2360 4815		200 ## v21.					6 ARM_Mul			G 4G	v	16		2012		from "Digital design and computer ar	
mor1kx	https://github.co		Julius Baxter	OpenRISC				2718		217 ## 14.					8 mor1kx		40		Y	32	2012		https://www.you	lots of configuration parameters	considered best openrisc design
riscv_taiga	https://gitlab.cc	stable	Eric Matthews	risc-v	32 32	zynq		1551	1 1	123	1.00	1.0 79.3		system v 4		yes N	40	G 4G	Υ	32	2017	2022			33% smaller & 39% faster than LEON3
hf-risc	https://opencor	stable	Sergio Johann Filho	MIPS	32 32	kintex-7-3 J		1446		115 ## 14.	.7 1.00		Х	vhdl 9	9 spartan3e_	nyes N	N 40	G 4G	Y 41	. 32	2016		https://github.co	MIPS I subset, no multiplier	
tarhi	https://github.c	alpha	Dagvadorj Galbadrakh		32 32					123 ## 14.					4 tarhi_contr			M 16M	N 11		2013			no doc, extremely small RISC	difficulty with timing, try 7.0ns
storm_core	https://opencor		Stephan Nolting		32 32					179 ## 14.						yes N			Υ	32	8 2011			Storm Core (ARM7 compatible)	I & D caches not compiled
altor32	https://opencor		Ultra Embedded	OpenRISC				2505		192 ## 14.						yes N	Y 40	G 4G	Y		2012		https://openrisc.i	simplified OpenRISC 1000	xilinx S3 primitives
sc20	http://www.fort		Brad Eckert Gerhard Hohner		32 8 32 8			1977 2959		150	.7 1.00	1.0 75.9		proprietary		(N	64	NA CANA	00		2004	2010		PDF file, Forth Inc.	25 45 Whatstans
myforthproces nios2		oroprietar						584			_	1.0 75.3		vhdl 5 proprietary					v 96	32	2004			DPANS'94 32-bit Forth, masters thesi fltg-pt, caches & MMU options	Nios II/e: min LUTs version, DMIPS adi. 1.68 C
aspida	https://onencor	stable		DLX	32 32			3586		257 ## q16.					.0 DLX_top	yes opt	40	G 4G	1	32	2004			DLX	compiled sync version
riscy clarvi	https://github.c		Robert Eady		32 32		James Altera					1.0 71.7	I R		7 clarvi	ves N		G 4G	v	32	6 2016		https://www.cl.c:	educational simple RISC-V implemen	
zpu	https://github.c		Oyvind Harboe		32 8							4.0 65.9			3 zpu_core			G 4G	Y 37	1 32	2008				ZPU the worlds smallest 32 bit CPU with GCC
riscv_steel	https://opencor		Rafael Calcada	risc-v	32 32			1784	5 :	116 ## v19.			1		1 steel_top	yes N		G 4G	Y	32	3	2020	https://github.co	github version has vivado proj	under grad thesis
leon3			Jiri Gaisler, Jan Anders	SPARC	32 32	kintex-7-3 J		2920	5 :	183	1.00	1.0 62.7	AILX Y		00s leon3x				Υ	64	7 2003	2021	https://en.wikipe	customized for ~50 FPGA boards,	
risc0	https://sourcefr	beta	Niklaus Wirth	RISC	32 32	kintex-7-3 J	James Brakef	1186	4 6 3	110 ## 14.	.7 0.67	1.0 61.9				yes N	40	G 4G			2011			minimalist Wirth, education tool	_
altor32_lite	https://opencor	stable	Ultra Embedded	OpenRISC	32 32	kintex-7-3 J	James Brakef	1928	5 2	236 ## 14.	.7 1.00	2.0 61.3	ILX	verilog	7 altor32	yes N		G 4G	Υ		2012		https://openrisc.i	simplified OpenRISC 1000, no pipelin	xilinx S3 primitives
softpc	https://github.c	om/alreac	Michael S	Nios II	32 32				1 1 :	180 q17.	.1 1.00	5.0 58.9		vhdl 1	3 nios2ee		40	G 4G	Υ	32		2019		nine variations in attempt to improve	
openscale	http://www.lirm	stable	Lyonel Barthe	uBlaze	32 32			1563			.1 1.00				6 sb_core	yes		G 4G	Y 86	32	5 2010			NoC secretblaze	data is for single secretblaze
secretblaze	http://www.lirm		Lyonel Barthe	uBlaze	32 32						.1 1.00				6 sb_core	yes		G 4G	Y 86		5 2010		www.lirmm.fr/AE		
or1k	https://opencor		Julius Baxter, Stefan Kı							189 ## 14.					9 mor1kx		M 40		Υ	32	2001		https://opencore	no longer supported, see mor1kx	cappuccino ALU
latticemico32	http://www.latt		Yann Siommeau, Mich	LM32	32 32			2166		149 ## q13.					4 lm32_cpu	yes N	Y 40		Υ	32	6 2006		https://en.wikipe	optional data & inst caches	Diamond3.10; see lm32 & misoc folders
yari	https://github.c	stable	Tommy Thorn	MIPS	32 32			3610		189 ## 14.				verilog 8	8 top			M 2M		32	2004			subset of MIPS R3000	
mips32	https://opencor		Jin Jifang							192 ## v17.			X	verilog 1	.7 pipelinem	/ yes		G 4G	У		5 2017			vivado project	"classic MIPS"
oberon_sdram	http://projector		Nicolae Dumitrache					2103				1.0 49.5		verilog 1		yes Y		G 4G		16	2013			minimalist Wirth, part of Project Obe	modified to use DRAM, serial mult
moxielite	https://github.co		Anthony Green	RISC	32 32			3159 5756		152 ## 14.					1 moxielite_v			G 4G	Υ 420	16	2009		https://github.co	m/atgreen/moxie-cores	
table888	https://github.co		Robert Finch	RISC	32 16 32 32							1.0 47.6		verilog 3	3 table888 p	ne		G 4G G 4G	Y 130	16	2014		4	2016 version gives same reults as 20:	
s6soc	https://github.co		Dan Gisselquist Kristian Skordal		32 32			2467				1.0 47.1			1 toplevel			G 4G	N 20		5 2015 2014			risc-V interger only, no mult	uses ZIP CPU "rocket-core" version at risc.org
riscv_potato coen 316 cpu	https://github.c	alpha	G.K Yvann Monny	RISC	32 32			897		127 ## 14.					4 pp_core 1 8 cpu_dp	yes N		2 32	N 20	32	2014				very small caches do not infer any RAM
grisc32	https://onencor		Viacheslav		32 32							1.0 46.9			8 qrisc32				γ 20		4 2010		1	grisc32 wishbone compatible risc cor	
eco32	https://opencor		Hellwing Geisse	RISC	32 32			2339				1.5 45.5	ILX Y	verilog 1	4 cpu	yes N	512	2M256M	Y 61	. 32	2003		homepages,thm.	MIPS like, slow mul & div	TOT THE CICUS
storm_soc	https://opencor		Stephan Nolting	ARM7	32 32	kintex-7-3 J	James Brakef	3514	3 4 3	159 ## 14.	.7 1.00	1.0 45.2			0 storm_top			G 4G	Υ	32	8 2012	2015		STORM SoC	cache & no peripherals
fisa32	https://github.c	beta	Robert Finch	RISC	32 32			3479		152 ## 14.		1.0 43.7		verilog :	1 FISA32	/ N	Υ			32	2014	2014	https://github.co	m/robfinch/Cores	
temlib		stable		SPARC								1.0 43.1			8 mcu_simple		N 40		Υ	64	2013	2015		copywrite: experimental use	has caches
arm9-soft-cpu	https://github.co		Li Xinbing	ARM9				3914 1257				1.0 42.6			4 arm9_con				Y		_	2020		ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz
aor3000	https://opencor		Aleksander Osman	MIPS	32 32			4199 2520 3072		L75 ## v21.					9 aoR3000			G 4G	Υ	32	5 2014			MIPS R3000A compatible, has MMU	
vscale aquarius	https://github.co		UC Berkeley Thorn Aitch	risc-v	32 32	MITTECA 7 55		3072 3563 1384				1.0 41.2 1.0 41.2		verilog 2	3 vscale_core	/ yes N		G 4G	V	32	2016 2003		hater 110mf and it a	risc-v RV32IM vscale processor, depr clone of Hitachi SH-2	
arm rusian	https://github.c	om/0xD50		arm				3563				1.0 41.2			ilo ARM_Sing				Y Y	16		2019	nttp://opi.org/j-c	from "Digital design and computer ar	project seems to have stalled
amber	https://opencor	stable	Conor Santifort	ARM7				3105 1857		168 ## v21.					5 a23_core			G 4G	Y 80	16	3 2010		https://en.wikipe	no MMU, shared cache	maid cycle
bst-cpu	https://github.c		Yichun Ma	RISC	32 32			1439				1.0 40.2		verilog 2	6 sc_compute	r N	40			32	2016			learning, single cycle uP	
minimips	https://opencor	stable	Samuel Hangouet		32 32		James Brakef	2939	8 :	118 ## 14.	.7 1.00	1.0 40.1	Х		.2 minimips		N 40	G 4G		32	5 2004	2018		based on MIPS I	
cast_ba22	http://www.cas	proprietar	CAST Inc	RISC	32 16	spartan-6 (1800		72	1.00			proprietary	,	/ yes		G 4G		32			http://www.cast-	Cast has uP related IP	several versions, FPGA kits
riscv_lattice	https://www.lat	0100.0				machXO3 L				60 ##		1.0 39.8						G 4G	Υ	32	5	2021		RV32I ISA, 5 stage pipeline, configure	
plasma	https://opencor		Steve Rhoads		32 32			2462		97 ## 14.				vhdl 2	2 plasma	yes N		G 4G	Υ	32	2001		http://plasmacpu	. wide outside use, opencores page ha	
riscv_reonv	https://github.co				32 32			3370	- - -	133		1.0 39.4				yes N			Y 45	32		2018	https://www.hing	Lightweight Cryptographic Instruction	
latticemico32	http://www.latt	0100.0	Yann Siommeau, Mich	LM32	32 32			2370		115	0.80				4 lm32_cpu	yes N	Y 40	G 4G	Υ	32	6 2006		https://en.wikipe	optional data & inst caches	Diamond3.10; see lm32 & misoc folders
supersmall	http://www.eec		Michael Ritchie	RISC	32 32			207	. 2.0	126 ## q9.				verilog			₩.			+++	2005		1		Copyright 2005,2006,2009 Jonathan Rose, and
risc5	http://www.pro		Niklaus Wirth	RISC	32 32			2441	, 4 1	92 ## 14.					B RISC5	yes Y			,, , , ,	16	2013		http://www.astro	minimalist Wirth, part of Project Obe	32x32 multiplier, wikipedia entry
amber	nttps://opencor		Conor Santifort					5066 2382				1.0 36.4			5 a25_core	yes N	40		Y 80	16	5 2010		nttps://en.wikipe	no MMU	
mipsr2000 moxielite	https://opencor	stable	Lazaridis Dimitris Anthony Green	RISC	32 32 32 32			1971 2696		71 ## 14. 93 ## q18.					5 Dm 1 moxielite	yes N	40	G 4G	Y	32 16	5 2012 2009		https://github.co	supports almost all instructions of mi m/atgreen/moxie-cores	course project
or1200 hp	https://github.co		Anthony Green Strauch Tobias	OpenRISC						93 ## q18. 185 ##		1.0 34.6			9 or1200_ic	/ ves v		G 4G	T Y	32	2009		https://gitnub.co	d 3 slot barrel version of OR1200	numbers from published paper
riscv_neorv32	https://github.a		Stephan Nolting	risc-v	32 32					111 ## q19.					5 neorv32_t				· ·	32	2010		https://opensess		many perpherals, LUT counts for all variat
eco32f	https://github.co		Stepnan Norting Stefan Kristiansson	RISC-V	32 32			0.0		111 ## q19. 123 ## 14.					.2 eco32f	, ,		2M 256M	V C1		6 2014		nctps.//opencore	pipelined version of the eco32 CPU	
riscy vanilla	https://github.co		Steran Kristiansson Ben Marshall		32 32					123 ## 14.		2.0 31.0			2 eco32f 6 frv cpu a			G 4G	Y 61	32		2014	1	"tov" 5 stage RISC-V CPU, implement	
dlx chiara	https://github.c	stable	Alessandro Di Chiara	DLX	32 32			2915		90 ## 14.						yes N				32	5 2017	-	1	Course project, no RTL comments, VI	0
riscv_rpu	https://github.c		Colin Rilev	risc-v	32 32			3291		100 ## 14.						yes N		G 4G	v	32	2017		http://lahs.domin	Series of 16 tutorials on uP design, w	
temlih	http://temlib.co	stable	Com Niley							111 ## 14.				vhdl 4	8 fpu_simple			G 4G	Y	64	2013		ncg.//idus.d0ffill	copywrite: experimental use	options for fltg-pt, pipeline, mul & div configu
opa	https://github.c	0.00.0.0	Wesley W. Terpstra	RISC	32 32			8540			.0 1.00			vhdl 4	- Irpu_siiriple	++	11 40	- +0		32	2013		1	An Out-of-Order Superscalar Soft CPU	
riscv_naxriscv	https://github.c		Charles Papon?	riscv	32 32		Charle AKA sp 1			155 415.		0.5 29.3		scala	1 1.	yes N	1	G 4G	v	32		2010	https://spinalbdl		erscalar(2 decode, 3 execution units, 2 retire), :
eco32	https://onenco	stable	Hellwing Geisse	RISC	32 32			3367		147 ## 14.					4 eco32			M 256M	Y 61	32		2014		MIPS like, slow mul & div	- Scalar (2 decode, 3 execution units, 2 fetire), .
yarvi	https://github.c	beta	Tommy Thorn	risc-v	32 32			2152		122 ## 14.					3 yarvi_soc	/ ves N	N 40		. 31	32	3	2016		no multiply or divide	simple implementation of RISC-V
nige_machine	https://github.co		Andrew Read		32 8			5033		123 ## 14.					9 Board			M 16M	512	512	1	2014	1	standalone Forth system	https://www.voutube.com/watch?v=PRltF80
aor3000	https://onenco		Aleksander Osman	MIPS	32 32			5307		129 ## 14.					9 aoR3000			G 4G	γ 312		5 2014		1	MIPS R3000A compatible, has MMU	nttps://www.joutube.com/waterr.v=rintcod
aquarius	https://onencor	stable	Thorn Aitch		32 16							1.0 23.7						G 4G	Υ	1 32	2003		http://0nf.org/i-c	clone of Hitachi SH-2	project seems to have stalled
btsr1arch	https://github.c	beta	Brendan Bohannon	CISC	32 16	kintex-7-3 J		4762	10 :	167 ## 14.	.7 1.00		X		1 bsrexunit		N 64		Y 64	32	2018		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		3 data sizes, no (R++) or (R) modes
mips_fault_tol	https://opencor	stable	Lazaridis Dimitris		32 32			2017	4 6	45 ## 14.		1.0 22.5						G 4G	Υ	32	5 2013		1	arithmetic includes fault detection	no external memory port?
or1200	https://github.c	stable	Damjan Lampret						4 8 :	118 ## 14.	.7 1.00	1.0 22.5	Х	verilog 7	'8 or1200_tc	yes Y	M 40	G 4G	Y	32	2010		https://openrisc.i	best older openrisc implementation	
or1200mp	https://github.co	stable	Stefan Wallentowitz	OpenRISC	32 32	kintex-7-3 J	James Brakef	4960	4 8 :	111 ## 14.	.7 1.00	1.0 22.4	Х	verilog 10	04 or1200_td	yes Y	M 40	G 4G	Υ	32	2012	2012	https://openrisc.i	multiprocessor variant, single core	
riscompatible	https://opencor	beta	Andre Soares	RISC	32 32	kintex-7-3 J	James set IO	2167	1 :	145 ## 14.	.7 1.00	3.0 22.3	Х	vhdl 1	.2 riscompat	yes N	Y 40	G 4G	Υ	16	2014			based on RISCO processor by Junque	ira & Suzim 1993

No. Section Proc. Sect	
Second Content	comments
Proceedings	ic version https://www.gaisler.com/index.php/products
March Marc	
The part of the	
	complete software tool chain VHDL & Vdefault clock: 50MHz, opt mult/div
Control Cont	has cache & mmu
March Marc	ISA on Ir course work, top level is schematic
Prop. Prop	
March Marc	micro-coded on stack machine no doc, xilinx constraint file
The content of the	has caches
Part	
March Marc	requested & received source files DRAM interface, I&D caches, 8789 FF
December	uses ZIP CPU
Section Process Proc	has cache & mmu
March Marc	2048 LUTs used as single port RAM
Miles Mile	two self test tops
March Marc	21.97 VAX Mips at 50MHz (Cyclone IV)
Part	
Miss. Miss	also have a chip
Exposition Inter-playment of plant New Papers No. 1 2 2 2 2 2 2 2 2 2	n "proven" alar procecan be synthesized for small FPGAs
Note Margin Margin Margi	
Section Continue	chip written used as testbench for the KPU core
Sept. Sept	
## 1500_	
Part	
## Profile Part Par	MIPS1 clone
## 1410 1912 1912 1912 1913 1914 1915	Henry Wong thesis at U.Toronto, also youtub LPM mem & floating point
### PATENTIAL PROPERTY AND PATENTIAL PROPERTY	
No. Inter-Architecture Application A	high pin count
Dec. Control	
Page Compression September Page September Page Page September Page Page September Septembe	
Each Control	ition stag 8, 16 & 24-bit load/store
28h 1.0 1.0	.S, more i see hackaday One Page Computing Challenge
Easy Death Death Death C.H. Ting Fight Set 26 6 gardran Same Brakeff 1175 8 1 15 18 147 0.81 1.09 0.81 1.01 1.00 0.81 1.00	
Property	rk big Dff count, multiple writes to register file
Example Control Cont	
State	non-stagle, to a 24 bit load/store
Part	
thad http://pthtub.com/pradell Brad Eckert forth 18 16 pthrk-73 James potron 1972 6 3 16 ftm 2/11 0.80 1.0 7.95 XMM, verlog 3 3 mou, arry 1 ves. N 64K 64K N 23 1.6 0.201 verloge, fix accode: figar project closed https://pthtub.com/pradell Brad Eckert forth 18 16 pthrk-71 James potron 1.995 6 5 175 mt v.11 0.80 1.0 7.04 XMM, verlog 3 3 mou, arry 1 ves. N 64K 64K N 23 1.6 0.201 verloge, fix accode: figar project closed https://pthrub.com/pradell Brad Eckert forth 18 16 pthrk-71 James potron 1.905 6 1.8 mt 1.7 0.50 1.0 0.5 X with 1 1.5 verloge, fix accode: figar project closed https://pthrub.com/pradell Brad Eckert forth 18 16 pthrk-71 James potron 1.905 0.5 X with 1 1.5 verloge, fix accode: figar project closed https://pthrub.com/pradell Brad Eckert forth 18 16 pthrk-71 James potron 1.905 0.5 X with 1 1.5 verloge, fix accode: figar project closed https://pthrub.com/pradell Brad Eckert forth 18 16 pthrk-71 James potron 1.905 0.5 X with 1 1.5 verloge, fix accode: figar project closed https://pthrub.com/pradell Brad Eckert forth 18 16 pthrk-71 James potron 1.905 0.5 X with 1 1.5 verloge, fix accode: figar project closed https://pthrub.com/pradell Brad Eckert forth 18 18 1.5 pthrk-71 James potron 1.905 0.5 X with 1 1.5 verloge, fix accode: figar project closed https://pthrub.com/pradell Brad Eckert forth 18 18 1.5 pthrk-71 James potron 1.905 0.5 X with 1 1.5 verloge, fix accode: figar project closed https://pthrub.com/pradell Brad Eckert forth 18 18 1.5 pthrk-72 James potron 1.905 0.5 X with 1 1.5 verloge, fix accode: figar project closed https://pthrub.com/pradell Brad Eckert forth 18 1.5 verloge, fix accode: figar project closed https://pthrub.com/pradell Brad Eckert forth 18 1.5 verloge, fix accode: figar project closed https://pthrub.com/pradell Brad Eckert forth 18 1.5 verloge, fix accode: figar project closed h	
Part	ject files min SOC, -3 speed grade
Pop 18 18 18 18 18 18 18 1	ject files max SOC, -3 speed grade
Verlige_harvard https://github.com/jsevc Jae-Won Chung RiSC 16 16 2m-3e James Brakef 16 67 6 357 ## V21.1 0.67 1.0 1399 X Verling 5 Cpu01 Y N N 4K 4K N 23 4 2019 2019 multi-driven nets Multi-driven net	
Euros https://github.com/Steve Steve Teal accum 16 16 2a-2e James Brakef 166 67 6 67 5 67 6 1 1 1 1 1 1 1 1 1	
Ferror Inter- Int	single cycle CPU that has an IPC of 1
1	
Lutiac Lut	
Pamblen Stable James O. Hamblen O. Hambl	le no inst mem: small state machine, ~200 inst o
	prototypi tiny edu, high IO count
CPU16 http://www.ult stable C.H. Ting forth 16 5 kintex-7-3 James Brakef 337 6 364 ## 14.7 0.67 1.0 70.2.1 X whdi 1 cpu16 N N 64K 64K N 28 2000 2000 P16 in VHDL	
Dumphich https://github.com/steve Steve Teal accum 16 16 La-3e James Brakef 230 131 6 1 450 Em V21 20.67 2.0 656.1 V36 V40 1 6 myco Y3 mm N 4K 4K 14 20.20 Scalable, 15-bit, 15 instruction stopping 15-bit, 15 15 15 15 15 15 15 15	a width ~= performance across word sizes, no call/rtn CPU24.vhd with width=16
Debt Debt Debt C. H. Ting Forth 16 5 Sintex-7-2 James Darker C. James Darker D	on soft CP emulates Myco, forced block RAM
https://github.com/Steve lane Gray RISC 16 15 15 16 1999 2001 handcrafted instruction set bitters//www.ptf 15 16 1999 2001 handcrafted instruction set bitters//www.ptf 15 16 1999 2001 handcrafted instruction set bitters//www.ptf 16 16 kintex-7-3 James Brakef 27 6 23 ## 14.7 0.67 1.0 64.8 X verilog 1 v	data width can be expanded
13 14 15 15 15 15 15 15 15	tool FPGA P&R, speed mode better
Steamer16 https://github.c stable Samuel Falvo II forth 16 4 kintex-7-3 James Brakef 514 6 4 476 ## 14.7 0.67 1.0 62.07 X 8 verilog 1 51.64 51.07 51.04 51.07	
msi16 bta Philip Leong, Tsang, Le forth 16 4 kintex-7-3 James Brakef 303 6 256 ## 14.7 0.67 1.0 566.4 X vhdl 13 cpu Y asm N 256 16 2001 CPLD prototype misc16 https://github.com/Steve Steve Teal accum 16 16 24-3e James Brakef 197 78 6 50.0 ## v21.2 0.22 1.0 558.4 X B whdl 1 misc Y ves N 64K 64K N 10 2021 https://github.com/Steve Steve Teal accum 16 16 24-3e James Brakef 197 78 6 50.0 ## v21.2 0.22 1.0 558.4 X B whdl 1 misc Y ves N 64K 64K N 10 2021 https://github.com/Steve Steve Teal accum 16 16 24-2e James Brakef 197 78 6 50.0 ## v21.2 0.22 1.0 558.4 X B whdl 1 misc Y ves N 64K 64K N 10 10 10 10 10 10 10	
misc16 https://github.com/Steve Steve Teal accum 16 16 2u-3e James Brakef 197 78 6 500 ## v21.2 0.22 1.0 558.4 X B vdl 1 misc V yes N 64K 64K N 1.0 2021 https://github.com/steve N V V V V V V V V V	uenveu nom wyron Pilchola's design (stream
#16 https://pgencor alpha lurgen Defurne RISC 16 16 2m-2e lames needs 346 6 282 2m v20.1 0.67 1.0 547.0 X verilog 4 v7.16 V N 64K 64K 1.5 1999 2001 handcrafted instruction set variable lurgen Defurne RISC 16 16 spartan-61/James Brakel 356 6 4 187 2m 14.7 1.00 1.0 524.8 X Y vhdl 25 system_ak X X X X X X X X X	ngle instruction 'mov' & eforth
Streamer16 http://www.utr stable Myron Plichota forth 16 3 kintex-7-3 ames Brakef 143 6 4.17 ## 14.7 0.20 1.2 485.6 X vhdl 8 streamer Y ves N N 64K 64K N 8 2 2001 2001 http://www3.sym MIPS/inst reduced atlas core https://opencor thtps://opencor thtps://opencor thtps://opencor thtps://opencor thtps://opencor thtps://opencor thtps://opencor thtps://opencor thtps://opencor thttps://opencor thttps://o	tool FPGA P&R, speed mode better
atlas_core https://open.cor beta Stephan Nolting RISC 16 16 2u-3e James vivad 611 28 5e 1 333 ## v21.1 0.80 1.0 436.4 K vhd 8 ATLAS_CP v sm N V 64K 64K V 80 8 2013 2015 ARM thumb like inst set 1 1 1 1 1 1 1 1 1	2.4
11 www.excamera stable James Bowman forth 16 16 kintex-7-3 James Brakef 335 6 1 180 ## 14.7 0.80 1.0 431.0 X vhdl 1 j1 Y forth N 64K 64K 20 2 2006 2015 https://github.com/uCode inst, dual port block RAM	2nd web adr non-functional non-MMU version
fpga4_mips16_ http://www.fpg stable Van Loi Le RISC 16 16 kintex-7-3 ames Brakef 352 6 213 ## 14.7 0.67 1.0 405.0 X vhdl 8 mips_vhdl N 65K 65K 8 8 2017 2017 educational, no block RAM infen	nferred actual prog sz=16, actual data mem sz=256
fgga4_mips16_http://www.fpg_ stable Van Loi Le RISC 16 16 kintex-7-3James Brakef 369 6 200 ## 14.7 0.67 1.0 363.1 X verilog 8 mips_16 N 65K 65K 13 8 2017 2017 educational, no block RAM inferi	nferred same prog & data mem and alu as mips16_16
micro16b http://members beta John Kent accum 16 16 kintex-7 James Brakef 205 6 434 ## 14.7 0.33 2.0 349.0 X vhdl 1 u16bcpu V asm N N 64K 4K Y 8 2002 2008 http://members.c very limited inst set	MIPS/clk adj'd, 2 clks/inst
alwcpu https://opencor alpha Andreas Hilvarsson RISC 16 16 kintex-7-3 James Brakef 377 6 194 ## 14.7 0.67 1.0 345.5 ILX vhdl 7 top pme N N 64K 64K Y 16 2009 2010 lightweight CPU	maximal features
risc_core i https://opencor planning Manuel Imhof RISC 16 16 kintex-7-3 James Brakef 349 6 1 5 52 ## 14.7 0.67 3.0 33.6 X 8 bvdi 13 CPU Y asm N 1K 1K 0.0 8 4 2001 2009 Havard arch, thesis project norse https://opencor planning Manuel Imhof RISC 16 16 kintex-7-3 James Brakef 223 6 10 15 ## 14.7 0.67 1.0 316.3 X 1 verilog 3 nCore Y N 128K 64K 16 16 2006 2018 This is a little-little processor core	derived clocks: estimated derating
Employment of the formal of th	

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz nst sz		por com LUTs er ents ALUT	Dff 5		clks/ KIPS inst /LUT		src #s	top file	tooi fit		x max b		adr # pir mod reg e	start la		note worthy	comments
atlas core	https://opencor	beta	Stephan Nolting	RISC	16 16	kintex-7-3 Jan	mes Brakef 55!	9 6	1 200 ## v14.1 0.80	1.0 286.2	IX	vhdl 8	ATLAS_CP	_	Y 64	K 64K	Y 80	8	2013 20	15	ARM thumb like inst set	non-MMU version
hamblen_scon	http://hamblen	stable	James O. Hamblen	accum					1 166 ## q18.0 0.67				DE2_TOP		N 25	5 256	N 4		20		from Hamblen 2008 "Rapid prototyp	
raptor16	www.spacewire	stable	Steve Haywood		16 16				319 ## 14.7 1.40			vhdl 1	l raptor16		N 64	K 64K	N		2004		8 data & 8 adr regs	no multiply, 8 adr modes
dgb16	see FISA64		Robert Finch		16 16			-	000 0				dbg16		Υ			8			inside FISA64 project	debug uP for fisa64
yafc	https://github.c		Tim Wawrzynczak		16	kintex-7-3 Jan									Y 8k		26		20			influenced by J1, F16 & C18
diogenes	https://opencor	beta	Fekknhifer	RISC	16 16				1 297 ## 14.7 0.67			vhdl 1		asm N		1K		16	2008 20		"student RISC system"	harman his and to a set as panel?
digital_up sayeh process	nttps://gitnub.c	stable	Helmut Neemann Alireza Haghdoost, Arr	mips	16 16 16 8		mes clockir 709 mes Brakef 479						6 processorH 3 Sayeh		Y 64		60	32	2016 20		uP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM? simple RISC
opc.opc3cpu	https://opencol	0.10-0.0	revaldinho			kintex-7-3 Jan		-					opc3cpu				N 13	32	2008 20		ODC2 16 bit ODC1 for VC0E144 CDL	see hackaday One Page Computing Challenge
moncky	https://gitlub.c		Kris Demuvnck		16 16		mes no me 76		250 ## 14.7 0.30				6 Moncky3		64		N 32	16	2020 20		bare CPU	also has verilog
table887	https://github.c	alpha	Robert Finch		16 16				2 208 ## 14.7 0.67				table887		N 64		28	8	2014 20			included with Table888 source code
ep16	https://github.c	beta	C.H. Ting	forth	16 5	kintex-7-3 Jan	mes Brakef 83	7 6					ep16.vhd	yes N	N 32	K 32K	N 32		2005 20		initialized Lattice memory blocks	5-bit instructions
pancake	https://people.c	stable	Bruce Land	stack	16 5	kintex-7-3 Jan			1 1 128 ## 14.7 0.67	7 1.0 194.8	Х	verilog 7	de2_minic	yes N	44	4K	31		2010 20		ir The Pancake Stack Machine dervied	f Cornell ECE5760
atlas_2K	https://opencor	beta	Stephan Nolting	RISC	16 16		mes vivado 122:		1 5 262 ## v21.1 0.80				9 ATLAS_2K		Y 64		M 80	8	2013 20	15	ARM thumb like inst set	has MMU & full SOC features
digital_up	https://github.c	om/hneer	Helmut Neemann		16 16				1 182 ## v22.1 0.67				6 processorH	asm N	Y 64		60	16	2016 20		uP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?
yasep	https://hackada		Yann Guidon		16 32								microYAE!		N 20		51 N 27	16	2005 20		JavaScript generated VHDL, revision	
opc.opc6cpu	https://github.c			forth	16 16 16 5				222 ## 14.7 0.67				opc6cpu '				N 27	4 16	2017 20		Two versions: one/15 source files. de	see hackaday One Page Computing Challenge
b16	www.berna-pay	stable			16 16	spartan-6 Jan				2.0 202					64	K 64K	N 20		2002 20		If two versions: one/15 source files, de	M i1a runs at 244MHz & 368 LUTs
kestrel-2 mcip_open	https://opencor		Samuel Falvo II Mezzah Jbrahim	PIC18									7 M_kestrell ' 3 MCIOopen_		Y 4k		v 20		2012 20		light version of PIC18	M_11a fulls at 244MHz & 308 LOTS
ensilica	http://www.en		ensilica.com		_	virtex-5 ens				1.0 132.1		verilog	eSi-1600		64		Y 92	10 16	2001 20		verilog source included with license	room for 90 user institution as ASIC
ensilica	http://www.en		ensilica.com	eSi-1600					160 1.00			verilog	eSi-1650	ves		K 64K			2001 20		verilog source included with license	
opc.opc5lscpu	https://github.c		revaldinho	RISC	16 16	kintex-7-3 Jan			247 ## 14.7 0.67				opc5lscpu '		N 64	K 64K	N 18		2017 20		OPC5LS OPC5 with predicate inst	see hackaday One Page Computing Challenge
opc.opc5cpu	https://github.c	stable	revaldinho	RISC	16 16	kintex-7-3 Jan	mes reduce 27:	3 6	294 ## 14.7 0.40	3.0 143.6	Х		opc5cpu '				N 15	4 16	2017 20	119 https://revaldinh	OPC5 RR inst, ISA similar to OPC1	see hackaday One Page Computing Challenge
ejrh_cpu	https://github.c	0.10-0.0	Edmund Horner		16 16						Х	verilog 1	7 machine					16	2015 20	15	see web archive for doc	
dragonfly	http://www.led		LEOX team		16 16				164 ## 14.7 0.67				dgf_core '		25				2001	1	unusual, uses FIFOs	
verilog-65C02	https://github.c		Arlet Ottens		16 8		mes vivado 32					verilog 2		yes N		K 64K	Υ		2011 20		used in 100MHZ 6502 DIP module	rewritten for 6LUTs, spartan6 version has blace
minicpu-s	https://github.c		Michael Morris		16 8				741 ## 14.7 0.67				both '				33		2012 20	113	separate source for each CPLD chip,	u fits (2) XC9500 CPLD
tigli_cpu	huss P	stable	Cleiton Juffo	RISC	16 16	kintex-7-3 Jan		-	455 ## 14.7 0.67		X		4 cpu '		Y 64		16	16	2013 20	113	course project, not pipelined	no LUT RAM for reg file
hpc-16 minicpu	nttps://opencor	beta stable	Umair Siddiqui Hirotsugu Nakano		16 16 16 5										64	K 64K	N 36	16	2005 20			uses Flex, Bison & Perl to create gcc compiler
	http://www.cs.			0.00.0				-					minicpu '				N 26				same as tiny-cpu	
lem16_18 multicycle_rise	haana.//miahh.	stable	James Brakefield Yash Sanjay Bhalgat	RISC	16 18 16 16	kintex-7-3 Jan kintex-7-3 Jan			1 294 ## 14.5 0.16 213 ## 14.7 0.67				2 lem16_18m 2 risc15	' N	25	6 1K K 64K	1//		2010 20	118	variable bit-length memory read/wr multi-cycle IIT-B-RISC15 ISA	developed on Altera, course project
	https://github.c				16 16									asm N			N 20	8	2003	colodd com/oloc		clock/2 and six phases
c16too dcpu16	https://www.sc	beta	Cole Design and Devel Shawn Tan. Marcus Pe		16 16								dcpu16_cr				N 37	8	2009 20		tr graphics capability of for the 0X10c game	4+ addressing modes, 4 & 5-bit reg /modefiel
atlas 2K	https://gitilub.c		Stephan Nolting		16 16								9 ATLAS 2K				M 80	8	2013 20		ARM thumb like inst set	has MMU & full SOC features
ep994a	https://github.c	stable	Erik Piehl		16 16			-	5 286 ## 14.7 0.83				0 ep994a		N 64		Y	16	2016 20		TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
verilog-65C02	https://github.c		Arlet Ottens		16 8								gop16				_	10	2011 20		2 16-bit data RAM "bytes"	boot ROM mapped to LUTs?
oc54x	https://opencor	beta	Richard Herveille	DSP	16 16					7 1.0 54.1			0 oc54_cpu						2002 20	109	40-bit accumulator, barrel shifter	C54x clone
forth-cpu/h2	https://opencor	stable	Richard Howe	forth	16 16	kintex-7-3 Jan	mes Brakef 185	B 6	9 149 ## 14.7 0.67	7 1.0 53.8			1 top	ľ		K 64K	25		2017 20			derived from J1, hex & bin files in 2/16/2018 t
cole_c16	https://www.sc	beta	Cole Design & Develop	RISC	16 16	spartan-6 Jan	mes Brakef 554	4 6	298 ## 14.7 0.67	7 7.0 51.4	Х			asm N	64	K 64K	N 20	8	2002 20	112 https://blog.class	(7) clks per inst, complete SOC	
microcore	http://www.pld		Klaus Schleisiek		16 8			_		2.0			7 ucore120		Y 4k	4K			1999 20	122	indexing into return stack, auto inc/o	no block RAM?, uses tri-state signals
uTTA			Hans Tiggeler		16 16								3 utta_struc i								time triggered arch	bad weblink
c-nit	http://www.c-n	stable		RISC	16 16				3 100 ## 14.7 0.67						N 64		Y 22	15	2003 20		RISC with several load/store modes	
bobcat			Stan Drey		16 24								0 bobcat_cd '		64				1998 20			dead web links
moncky	https://gitlab.co	7	Kris Demuynck				mes clock c 119							yes N		K 64K	N 32	16	2020 20		from 16x65K to 64KB RAM	two phase clock, ALU & mem have own phase
neo430	https://opencor		Stephan Nolting			virtex-6 Ste							9 neo430_to			K 32K	Y	16	2015 20		website has detailed resource untiliz	
blue	https://opencor		Al Williams	forth	16 16	spartan-3 Jan			63 ## 14.7 0.67 83 ## 14.7 0.67				6 topbox v	eb N	48		N 16	2	2009 20	110	derived from Caxton Foster's Blue	http://www.youtube.com/watch?v=dt4zezZP
cd16	nttp://anycpu.c	stable	Brad Eckert		16 16	operten e ren										IN SIVI	42	16	2003 20	nttp://web.archi	Spartan-3 block RAM	bare core
xgate aap	https://opencol		Robert Hayes Simon Cook		16 16								<pre>7 xgate_top ' 7 de0_nano '</pre>		Y 64	(16M	v 42	64	2009 20		high pin count includes Altera project	Freescale XGATE co-processor compatible 4 to 64 reg, 24-bit pc, no status reg
iop	https://gitilub.c		Martin Schoeberl etal			cyclone-1 Ma								yes N				04	2004 20		https://github.com/ion-devel/ion	iava ann builds some source code files
openmsp430	https://opencor	stable	Oliver Girard	MSP430					1 98 0.67	2.0 00.0			0 openMSP4		N 64		v	16	2009 20		near cycle accurate	performance spreadsheet
w11	https://opencor		Walter Mueller			kintex-7-3 Jan							8 pdp11_co		N 4N		Y 70	13 8	2010 20		n Boots UNIX, has MMU & cache, retro	
a2z	https://hackada	stable		RISC	16 24	cyclone-4 Jan	mes Brakef 152				1	verilog	top a2z						2016 20		,,	,
t180-cpu		stable	Leonard Brandwein		16 8				83 ## 14.7 0.67	7 3.0 26.2			3 cpu		N 64	K 64K	Y 182		2016 20		8-bitter with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller
stack_machine	http://people.e	stable	Bruce R. Land		16 5	cyclone10 Jan	mes Brakef 510:		6 29 66 ## q18.0 0.67		Х		VGA_sram	asm N	N 64	K 4K	N		2009 20	11 https://people.e	(3) uP cores, Cornell course material	VGA output, uses Nakano's tiny_cpu
msp430_vhdl	https://opencor		Peter Szabo		16 16							vhdl 9	cpu '	yes N			Υ	16	2014 20		Comprehensive verification was not	compiles on cyclone II
dme	https://github.c		ErwinM		16 16			5 6							64		Y 40	8	2016 20		based on magic-16	computer & computer2 null dsgns: no output
sub86	https://opencor		Jose Rissetto	x86	16 8			5 6	172 ## 14.7 0.67						N 64		Υ	7	2012 20		very small x86 subset core	no segment registers, limited op-codes
mcl86	https://github.c		Ted Fried		16 8					7 20.0 19.6			B EU '	yes N			Υ		2016 20		microcoded, meets original 8088 tir	
aap	https://github.c		Simon Cook				mes Brakef 1063		000 4-0.0				de0_nano		Y 64		Υ	64	2015 20		e includes Altera project	4 to 64 reg, 24-bit pc, no status reg
neo430	https://opencor		Stephan Nolting	MSP430									9 neo430_te		28		Υ	16	2015 20		edit neo430_sysconfig.vhd to set op	
cd16	nitp://anycpu.c	stable	Brad Eckert		16 16				7 31 ## 14.7 0.67 126 ## q13.1 0.67				6 demosocex		N 64	K 8M	70	13 8	2003 20	nttp://web.archi	Spartan-3 block RAM	includes stack RAMs & some inst RAM
pdp11-34verilo s430	https://www.p-		Brad Parker Paul Tavlor	PDP11 MSP430			mes Brakef 253: ul Taylor 44						4 pdp11 '	yes N		K 64K	70	10 8		10	boots & runs RT-11, EIS inst & MMU msp430 subset with 8-bit alu	coded for size & not for speed
neo430	https://www.p-			MSP430 MSP430						7 9.0 16.6 7 8.0 15.7				(N		K 64K	1 V	16	2019 20	127	.,	
v1 coldfire	netps://openco		Stephan Nolting		16 16	.,		-					9 neo430_to	-	N 40		<u>'</u>	16			website has detailed resource un	
pdp2011	https://www.sil	proprietar		68000 PDP11		.,			00 0.00			verilog		/	N 64	_	70		2008	https://www.silv		3500 LUTs on Stratix-III
pdp2011 next186	https://pdp2011		Sytse van Slooten Nicolae Dumitrache		16 16 16 8		mes Brakef 5066 mes Brakef 1966	-	1 205 ## 14.7 0.67 2 77 ## q13.1 0.67					,	N 64		y /0	13 8	2008 20		SoC, build files for A&X boards boots DOS	complete impl including orig IO devices
s80186	https://github.c		lamie lles		16 8								0 core 3		N 1N		Y	-+	2012 20		i 80186 binary compatible core	implementing the full 80186 ISA
c16	https://openco.	stable	Jamie iles Jsauermann		16 8	-,			16 57 ## 14.7 0.33				2 Board_cpm		64		v		2003 20		8080 derivative, optional UART, 8-bi	
s4pu	https://hainc.gi	thub.in/nr	Gabriel de Sant'Anna		16 16				86 50 ## 013.1 0.67						64		. 32	,	2003 20	120 https://gitlah.com	n/baioc/s4pu	in Portuguese
marca	https://opencor	stable	Wolfgang Puffitsch		16 16	-,	mes Brakef 176		22 157 ## q13.1 0.67				0 marca			16K	75	16	2007 20	109	serial multiply & divide	clks/inst is approx
rtf8088	https://opencor		Robert Finch		16 8										N 1N		γ		2012 20		8-bit memory data, e.g. 8088	
ao68000	https://opencor	P	Aleksander Osman		16 16		mes Brakef 347		6 169 ## q13.1 0.67	0.0			ao68000 o			4G	Υ		2010 20		uses microcode, instruction prefetch	buffer
j68	https://github.c		Frédéric Requin		16 16								8 soc_j68		N 64		Υ	16	20			Stack based CPU with Forth-like microcode
zet86	https://opencor		Zeus Marmolejo	x86	16 8	.,			1 68 ## 14.7 0.67				2 fpga_zet_ '		N 1N		Υ .		2008 20			Zet The x86 (IA-32) open implementation
moncky	https://gitlab.co		Kris Demuynck	RISC	16 16		is Demuyne 137		33 10 ## v21 0.67						64		N 32	16	2020 20		intended as educational, all original	
tg68	https://opencor	stable	Tobias Gubener		16 16		mes Brakef 233		44 ## 14.7 0.67				TG68_fast		N 40		Y	16	2007 20		TG68 - execute 68000 Code	for use with Minimig
pop11-40	http://www.in-		Naohiko Shimizu	PDP11	16 16	ep1K Na	ohiko Shim 268		20 ## 0.67			NSL 1			N 64			13 8	2009		n Boots UNIX	various papers, no verilog or vhdl
													1			1 1	11	- 1 -1				

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz			UTs Dff 5		S clks/ KIPS	ven os	src #sr code file	top file	tool fitg		max b		adr # e	start		note worthy	comments
k68	https://opencor		Shawn Tan	68000				2392 6					k68_cpu		N 4K		Υ	16	2003		68K binary compatible	
suska-III	http://www.exp		Wolfgang Forster		16 16			7388 A			1	vhdl 11	wf68k00ip	yes N	N 4G	4G	Υ	16	2003		for use as an Atari ST	
aoocs	https://github.c		Aleksander Osman Aleksander Osman		16 16		James Brakef 1 James Brakef 2		2 43 57 ## q18.0 0.6 2 67 45 ## q18.0 0.6	7 4.0 0.5 7 4.0 0.3	IV	verilog 22	2 aoOCS 2	myes N	4G	4G 4G	Y		2010	011	uses ao68000 core, Amiga chip set e	
uooes	harry (franch							88 6								ΔK	-				В стр ст	0
acc agcnorm	https://github.c	stable beta	Juan Gonzalez-Gomez Dave Roberts	accum	15 15 15 15		James rom & James Brakef	3732 4	2 20 ## 14.7 0.6				acc2	yes N	Y 4K	-111	N 1	1 1	2016 I	016 https://github.co	h Apollo Guidance Computer via 3-inp	ar ??why LUT count different from agenorm
cardiac	https://openco		Al Williams		13 12		James Brakef	557 4							100		N 10		2013	019 https://www.cs.	d CARDboard Illustrative Aid to Comp	
wb4pb	https://opencor		Stefan Fischer		13 13		Stefan Fische	309 4	1 102 ## 14.7 0.3				picoblaze_v		Y				2010		ec software addon for picoBlazeSoftwa	r kcpsm3 only works for Spartan 3
usimplez	https://openco.	stable	Pablo Salvadeo etal	accum	12 12	strativ-2	Pablo Salvade	48 4	134 q9.1 0.1	7 2.0 237.9		vhdl 3	usimplez c	nu N	512	512	,	R	2011	httn://www-gti	depart of university course, simplez+i4	has an index register
pdp8verilog	www.heeltoe.c		Brad Parker		12 12		James Brakef	505 6	366 ## 14.7 0.5						N 32K			8	2005	010	boots & runs TSS/8 & Basic	
microcore	http://www.pld		Klaus Schleisiek		12 8		James Brakef	399 6				vhdl 30	ucore110	Y asm N	Y 512				1999	022 www.microcore	o indexing into return stack, auto inc/	
the12X_12uP			James Brakefield	stack/acc			James Brakef	972 6					the12x_12		N 4K		N 54	4 64	1 2015		combo stack/accumulater design	load/store arch, not optimized
pdp8 pdp8l	https://opencor	alpha beta	Joe Manojlovick, Rob I Ian Schofield	PDP8 PDP8	12 12 12 12			1219 6 1088 4			X Y				N 32K N 4K		_	8	2012	016	PDP-8 Processor Core and System Minimal PDP8/L implementation wit	Boots OS/8, runs apps, several variants
rf6809	https://openco	res.org/pro	Robert Finch	6809	12 12			6500 6				system v 21	L rf6809	Y asm N			Y 4	4 13 8	2022		Different from rtf6809: 36-bit adrs. o	
eric5	http://www.or	ropriotor	Thomas Entner	forth	9 8		entner-electr		opt 60 0.4			proprietary				1K		3-4	2005		25 MIPS: ERIC5xs, ERIC5Q	, , , , , , , , , , , , , , , , , , , ,
ssbcc	https://openco	stable	Rodney Sinclair	forth	8 9	Cyclone 4	Rodney Sincla	196 6	474 14.7 0.3	1.0 LL3	ILX	verilog 3		Y asm N	Y 1K	111	Y 4:	1 3	2012			o inst after branch/call/rtn always execs
non-von-1	https://www.ch	stable	Christopher Fenton	accum	8 8		James Brakef	230 6	556 ## 14.7 0.3	3 1.0 797.1			nonvontop	no N	64		Y 30	o l			SIMID in tree structure	A & B regs, instructions broadcast
avr8	https://opencor		Nick Kovach	AVR	8 16		James Brakef	174 6						yes N		0-110	Y 1		2010		Reduced AVR Core for CPLD	not a full clone, doc is opencores page
8bit_chapman	http://www.ece		Rob Chapman, Steven		8 8		James vivado	132 63 6					stack_pro		256		Y 24	4	1998		course work	
mcpu mroell cpu	https://opencor	stable stable	Tim Boscke Matthias Roell	accum	8 8		James Brakef James added	41 6 185 6	384 ## 14.7 0.0 357 ## 14.7 0.3				cpu tb02cpu2	Y asm N	64	64	Y 4	1	2007		MCPU A minimal CPU for a CPLD university course project	reduced MIPS/clk due to only 4 inst
myrisc1	cps.//Ditbucke		Muza Byte	RISC			James Brakef	121 A				verilog 1	myRISC1	Y N	Y 256	256	Y 10	6 4	2014		ed Verilog source included in PDF file	AKA Mano Machine, LPM macros
riscuva1	https://www.sc	stable	S. de Pablo	picoBlaze	8 14	kintex-7-3 J	James Brakef	109 6	370 ## 14.7 0.3		Х	verilog 1	riscuva1 o	me N	Y 256		Y 3	5	2006	006 https://github.co	Verilog source included in PDF file	also VHDL version by Bikash Gogoi with identi
lwrisc	https://opencor	stable	Li Wu	accum	8 12		James Brakef	88 A	1 230 ## q13.1 0.1		I				Y 256		Y 10	6	2008			k absolute addressing only, lowered MIPS/clk
popcorn td4	http://www.fpg		Jeung Joon Lee cielo_ee	accum	8 8x		James Brakef James Brakef	267 6 102	347 ## 14.7 0.3 200 ## 14.7 0.2				pc td4_top	Y N	64K	64K	Y 43	3	1998		small 8 bit uP	very small uP
cosmac	https://github.c		Fric Smith		8 8		James Brakef	244 6					cosmac .	/ asm N	N 64K		Y 100	16	2009		AKA COSMAC FLF of 1976	Fmax is for bare core, runs CamelForth
mcu8	https://opencor	alpha	Dimo Pepelyashev	accum	8 8		James Brakef	274 6	299 ## 14.7 0.3	3 1.0 360.3	Х		processor_				Y 1		2008		asm, simulated, builds?	Think is for bare core, rans camen or a
picoblaze	https://www.xil	0100.0	Ken Chapman	p	8 18		James Brakef	110 6				vhdl 1	kcspm6	Y asm N			Υ		2003	https://en.wikip	ec 2 clocks/inst, no prog ROM	this is the original picoBlaze author
nocpu	https://github.c		John Tzonevrakis	RISC	8 8		James Brakef	175 6 186 6						N no N			Y	4	2046	047 1.11. //	minimal & complete	8 ALU inst, 3 port reg file
ahmes 8bit_chapman	https://github.c	stable beta	Fabio Pereira Rob Chapman, Steven	accum forth	8 8		James Brakef James Brakef	186 6 176 6	476 ## 14.7 0.3 131 ## 14.7 0.3	0.0 -0-1			ahmes stack pro	r N	N 256		Y 15	5 1	1998		dsystems.io/ahmes-a-simple-8-bit-cpu course work	bare CPU with no RAM
dapzipi8	https://github.c		Ehsan Ali		8 18		Ehsan conver	305 49 6							256		Υ 2	1	1330			R also zipi8 starting point, PhD thessis
tinycpu	https://opencor		Jordan Earls	RISC	8 8	arria-2 J	James Brakef	136 A	384 ## q13.1 0.1	7 2.0 235.5	IX	vhdl 2	tinycpu	asm N	N 1K	1K	17	2 4	2012		ns subset of 6502	MIPS/inst reduced due to few inst
parwan		stable	Zainalabedin Navabi	accum	8 8		James Brakef	157 6	435 ## 14.7 0.3		Х		par_beh		N 4K		Υ		1995	997 2nd uP in directo		of AKA cpu8, both vhdl & verilog versions
gumnut p16c5x	http://digitaldes		Peter Ashenden Michael Morris	RISC PIC16	8 18		James Brakef James Brakef	388 6 378 6				verilog 6 verilog 3	gumnut-rt P16C5x	Y asm N	Y 256 Y 256		Y	8	2007	014	see Digital Design: An Embedded Sy	stems Approach Using VHDL
dfp	https://openco		Ron Chapman	forth	8 8		James Brakef	297 6	202 2 0.0				DataFlow		1 230	410	-		2003		8-bitter, generates a custom VHDL s	tack machine, compiler is in Forth
8bit-verilog_m	cu	stable	Josh Friend	accum	8 8	zu-2e J	James timing	392 6	1 500 ## v20.1 0.3	3 2.0 210.5	Х	verilog 11	L cpu		512	512	Y 16	6	2012	012	for class project, small data stack	PB clock, students to add features
aizup/aizup_m	instruct1.cit.cor	stable	Yamin Li, Wanming Ch	RISC	8 16		James Brakef	121 A				vhdl 1	cpu		N 64K		16	6 4	1996		used in Cornell EE475 course	MIPS/inst reduced due to few inst
opc.opccpu ppx16	https://github.c		revaldinho Daniel Wallner	accum pic16	8 16 8 14		James reduce	101 6 409 6					opccpu P16C55				Y 13	3 3	2017		ho OPC1 one page computer for CPLD both 16C55 & 16F84	see hackaday One Page Computing Challe with fake instruction ROM
babyrisc	http://www.sar	stable	John Rible	RISC	8 16		James vivado	249 6	286 ## v21.1 0.3		X		qs5 mix	y N		64K	Y 1	5 8	1997		d part of a three class course	memory rd/wt & ALU per clock
opc.opc2cpu	https://github.c		revaldinho	accum	8 16		James reduce	117 6	556 ## 14.7 0.1	5 4.0 178.3			opc2cpu		N 256	1K	Y 12	2 3	2017			see hackaday One Page Computing Challenge
risc16f84	https://opencor	stable	John Clayton				James Brakef	375 6					risc16f84_		Y 256		Υ		2002	018	derived from CQPIC by Sumio Morio	k other variants with RTL
picoblaze	https://www.xil		Ken Chapman		8 18		James Brakef	178 4		3 2.0 168.9			kcspm3		256		Υ		2003	https://en.wikip	ec 2 clocks/inst, no prog ROM	this is the original picoBlaze author
lipsi pic coonan	https://github.c		Martin Schoeberl Tom Coonan	accum PIC16	8 8		Martin Schoe James Brakef	162 4 328 6	1 162 0.1	7 1.0 167.0 3 1.0 166.1		scala 2			N 64K Y 256		Y 9	9 3 16	1999	019 https://github.co	or goal is 100 LUTs, program mapped t	o "Lipsi, a very tiny processor"
aizup/aizup_pi	instruct1 cit cor	stable	Tom Coonan Yamin Li. Wanming Ch		8 14		James Braker James Brakef	198 6	375 ## 14.7 0.3		IX				N 64K		Y 16	5 4	1999	998	used in Cornell EE475 course	MIPS/inst reduced due to few inst
brainfuckcpu	https://opencor		Aleksander Kaminski	mem	8 3		James Brakef	110 6					brainfuck_c		Y	Unit		B 0	2014	015 http://www.cliff		a adj prog & data mem size, terrible name
classy_core_1	https://github.c		Andreas Schweizer	AVR	8 16		Andreas Schv	358 4							64K		Y 72	2 32			adjuct to some custom logic	Implementing a CPU in VHDL parts 13
tisc	https://opencor		Vincent Crabtree	accum	8 8		James Brakef	195 6 786 6	87 ## 14.7 0.3		. х		TISC		256		Y	2	2009	009	Tiny Instruction Set Computer	minimal accumulator machine
inst_list_proce complete 8bit	https://opencor		Mahesh Palve Van-Lei Le	accum	8 15		James using x	208 6				verilog 34 vhdl 6	top computer I		128 96		γ 3.	4	2014		pipelined, state machine	UART, SPI & timer included memory_unit uses block RAM, IO ports prune
synpic12			Miguel Angel Ajo Pela		8 12	kintex-7-3 J	James Brakef	474 6	1 197 ## 14.7 0.3	3 1.0 136.8		vhdl 7	synpic12	yes N	N 256	2K	Y		2011	011 http://projects.r	b CHDL to verilog	bad weblink
free_risc8	https://web.arc	stable	Thomas Coonan	PIC16	8 14		James Brakef	355 6	142 ## 14.7 0.3		Х	verilog 8	cpu '	yes N	256		Υ		2002	011 https://web.arcl	nive.org/web/20120309123835/http://	www.mindspring.com/~tcoonan/index.html
fluid_core	https://opencor		Azmathmoosa	RISC	8 12	RITTECK 7 5 5	James Brakef	956 4 301 6		3 1.0 131.7	Х		FluidCore		Y 64K	8K	v -	8	2015		data width adj., mem sizes adj.	anima and O anninter all the control of the
pt13 bytemachine	http://www.sing		Daniel Ogilvie cOpperdragon	accum forth	8 8		James Brakef James Brakef	301 6 319 6					pt13 bytemacho		Y 64K		Y 40	0 3	2011		top is Altera schematic	micro-code & register updates, minimal ISA results are for 2016 bare core
aizup/aizup_o	instruct1.cit.cor	stable	Yamin Li, Wanming Ch	RISC	8 16		James Brakef	138 6	318 ## 14.7 0.1			vhdl 1	сри	asm N	N 64K	64K	Y 10	6 4	1996		used in Cornell EE475 course	MIPS/inst reduced due to few inst
open8_urisc	https://opencor		Kirk Hays, Jshamlet		8 8	kintex-7-3 J	James Brakef	691 6	1 263 ## 14.7 0.3	3 1.0 125.6	Х	vhdl 9	Open8	yes N			Υ	8	2006	021	accum & 8 regs, clone of Vautomation	
up1232	http://www.dte	stable	Santiago de Pablo	RISC	8 16		James Brakef	220 6					up1232a		64K		Y 33	3 2 32	2000		bare core, prog size 4K to 64K	description in source files
verilogboy 8bit_piped_pred_pred_pred_pred_pred_pred_pred_p	nttps://hackada	alpha stable	Wenting Zhang Mahesh Sukhdeo Palv	risc-v RISC	8 8		James vivado James swapp	872 608 6 1049 6	313 ## v21.1 1.0 1 370 ## 14.7 0.3	0 5.0 115			top	yes N	N 64K	64K	Υ 20	0 16	2013		or Game Boy in Verilog, both CPU (SM8 or uses Perl as assembler	uses riscv_picorv32 core use Perl to generate ROM file
nanoblaze	https://openco		Francois Corthay	picoBlaze			James Brakef	247 6				vhdl 12	nanoblaze	asm	256	2K	Y	10	2015		nanoBlaze compatable, adjustable d	
8bit_piped_pr	https://opencor		Mahesh Sukhdeo Palv	RISC	8 16	zu-3e		1500 1822 6	1 500 ## v21.1 0.3		Х		3 top	r			20	0 16	2013		uses Perl as assembler	use Perl to generate ROM file
pacoBlaze	www.bleyer.org		Pablo Kocik	picoBlaze			Pablo Kocik	177 4	1 117 0.3		. х		pacoblaze '				Y 5	7		006	3 versions, behavioral coding	
sap picoblaze	https://opencor		Ahmed Shahein Ken Chapman	accum picoBlaze	8 8	kintex-7-3 J	James no LUT James Brakef	48 6 317 6			X	vhdl 15	mp_struct	N N	16 256		Y :	b	2012	022 https://shirishko	oir Simple as Possible Computer from N ec 2 clocks/inst	https://www.youtube.com/watch?v=prpyEFx this is the original picoBlaze author
qs5-rible	http://www.sar		John Rible	RISC	8 16		James Braker James Brakef	468 6		3 1.0 95.3			qs5_mix		256		Y	+++	1998	999	used in his class, also uses eP32	una ia une originai picoblaze autilor
tinyfpga	https://github.c	stable	Ken Jordan	accum	8 8		James Brakef	185 6	1 175 ## 14.7 0.3		X		system		N 16		Y 10	0	2017	017	educational 8-bitter with 4-bit addre	s why use block RAM?
fpga4_8bit_up	http://www.fpg	stable	Van Loi Le		8 8	kintex-7-3 J	James Brakef	258 6		3.0 85.3			computero		96		Y 10	0 2	2016			16 input & 16 output ports fill out 256 byte ac
verilog-6502	https://github.c		Arlet Ottens		8 8		James vivado	475 112 6						/	N 64K Y 4K		Υ	+++	2007		s4all.nl/arlet/fpga/6502/	a costi i a adag sagat "alagi."
ae18 risc8	https://web.arr	beta stable	Shawn Tan Tom Coonan	PIC18 PIC16	8 16		James vivado James Brakef	954 501 6 355 6		3 1.0 72.1 3 2.0 71.5			ae18_core	yes N Y ves N			γ	+	1999		v. not 100% compatable	negative edge reset "clock" directory contains derivative design by anothe
navre	https://openco		Sebastien Bourdeaudu		8 16		James Brakef	990 6									Y 72	2 32	2 2010		k AVR clone, part of www.milkymist.o	,
uos	https://opencor	mature	Daniel Roggen				James Brakef	441 6	270 ## 14.7 0.3	3.0 67.4	Х	vhdl 14	cpu	Y				3 4	2014	017	UoS Educational Processor	inspired by x86 ISA
latticemico8	http://www.latt		Lattice Semiconductor	RISC	8 18		Lattice Semio	265 4		3 2.0 64.4	ILX	vhdl 10	isp8_core	yes N	256		Υ	32	2005		ed 16 deep call stack, four configuration	
mcl65	nttp://www.mic	stable	Ted Fried	6502	8 8	atrix-7-3 T	i ed Fried	252 6	2 196 ## 14.7 0.3	3 4.0 64.2	Х	verilog 1	mcl65	r yes N	N 64K	64K	Υ	\perp	2017	UZI https://github.co	microcoded, cycle exact	excellent micro-coding LUT counts

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz nst sz	FPGA repor	com LUTs ents ALUT	Dff 5		IPS clks/ KI	PS ven	o src	top file	tooi g chai pt		x max b		adr # pi	start I		note worthy	comments
erp	https://opencor	stable	Shahzadjk	RISC	8 16	spartan-3 James	Brakef 366	5 4	1 1 70 ## 14.7 0	.33 1.0 6	3.5 X	verilog	1 ERPverilog	Y			15	6	2004 2	014	two report PDFs & one Verilog file	
ae18	https://opencor		Shawn Tan		8 16	arria-2 James		4 A	1 207 ## q13.1 C		3.1 ILX	verilog	1 ae18_core		Y 41	(1M			2003 2		not 100% compatable	negative edge reset "clock"
mx65	https://github.c	om/Steve	Steve Teal	6502	8 8	zu-3e James	Brakef 485	5 148 6	2 370 ## v21.2 C	.33 4.0 6	3.0	vhdl	5 apple1		64	K 64K	Υ		2022 2	022	cycle accurate, passes Klaus Dorman	
minicpu_morri	https://github.c	om/Morri	Michael Morris	6502	8 8	spartan-6 Michae	l Morr 276	5 6	104 0	.33 2.0 6	2.2 X	verilog	15 minicpu_c		64		Y 31		2	017	simplified 6502, see m65c02a	RE: 8-bit CPU challenge of Arlet Ottens
ez8	https://github.c	Stabic	Howard Mao		8 16						9.6 X		13 ez8_cpu		25				2014 2		io.com/	not sure inferred RAM correct?
light8080	https://opencor	stable	Jose Ruiz, Moti Litoche	8080	8 8	kintex-7-3 James	Brakef 154		1 247 14.7 0		8.9 IX				N 64		Υ		2007 2	019 https://github.co	targeted to area, includes UART, inte	older versions have both VHDL & Verilog
copyblaze	https://opencor		Abdallah Elibrahimi	picoBlaze	8 18	kintex-7-3 James					7.5 IX		16 cp_copybl	Y asm N	25	6 2K	Υ		2011 2		wishbone extras	
minirisc	https://opencor	stable	Rudolf Usselmann	PIC16	8 14	spartan-3 Rudolf				.33 1.0 5			7 risc_core_				Υ		2001 2			
tinyvliw8	https://opencor	alpha	Oliver Stecklina	VLIW	8 32	kintex-7-3 James	hacked 895					vhdl	19 sysarch		Y 25		Υ		2013 2		tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs
avrtinyx61core	https://opencor	beta	Andreas Hilvarsson		8 16	kintex-7-3 James	Brakef 1243				1.5 X		1 mcu_core		64		Y 72	32	2008 2			
avr_core	https://opencor		Rusian Lepetenok			zu-3e James							70 avr_core		64		Y 72	32	2002 2		VHDL core also	
babyrisc	http://www.san	stable	John Rible		8 16			-					1 qs5_mix		64		Y 15	8	1997 1		part of a three class course	memory rd/wt & ALU per clock
mcl65	http://www.mic	stable	Ted Fried	6502	8 8	kintex-7-3 James					9.6 X				N 64		Υ		2017 2		microcoded, cycle exact	excellent micro-coding LUT counts
aizup/aizup_se	instruct1.cit.cor		Yamin Li, Wanming Ch		8 16									asm N			Y 16	4	1996 1		used in Cornell EE475 course	MIPS/inst reduced due to few inst
cosmac	https://github.c	beta	Eric Smith	1802	8 8	kintex-7-3 James	inferre 598						14 elf	Y asm N	N 64	K 64K	Y 100	16	2009 2	020	uses PIXIE graphics core	modified to use block RAM
1802-pico-basi	https://github.c		Steve Teal		8 8			130 0		.33 12.0 4	7.6 LX	vhdl	6 pico_basic		64		Y 52	16	2016 2		VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, Interrupts & DMA not imp
avr_hp	https://opencor		Strauch Tobias	AVR	8 16	kintex-7-3 James			223 ## 14.7 0		7.4 X		10 avr_core_c			K 128K	Y 72	32	2010 2		hyper pipelined (eg barrel) AVR	
nextz80	https://opencor	0100.0	Nicolae Dumitrache		8 8												Υ		2011 2			claim of 700 LUTs in Spartan-3 probably wro
ax8	https://opencor		Daniel Wallner		8 16	spartan-6 James							14 A90S1200				Y 72	32	2002 2		both A90S1200 & A90S2313	inserted fake inst ROM
attiny_atmega	https://opencor	beta	Gheorghiu Iulian	AVR	8 16	zu-3e James						Y verilog	9 mega_cor		64		Y 72	32	2018 2		configurable AVR processor w/8 con	
micro8a	http://members		John Kent		8 16	kintex-7 James			204 ## 14.7 0		2.3 X		11 Micro8		N 21		Υ		2002 2		o derived from Tim Boscke's mcpu	also micro8 and micro8b variants
t65	https://opencor		Daniel Wallner		8 8	kintex-7-3 James									N 64		Υ		2002 2		6502, 65C02 & 65C816; wide use	
verilog-6502	https://github.c	0100.0	Arlet Ottens		8 8									yes N			Υ		2007 2		s4all.nl/arlet/fpga/6502/	
bc6502	http://finitron.c		Robert Finch	6502	8 8	zu-3e James			286 ## v21.1 C		0.4 X				N 64		Υ	$\sqcup \sqcup \sqcup$	2012 2			bare source
parwan			Zainalabedin Navabi			kintex-7-3 James							2 parwan		N 4	(4K	Υ		1995 1		from VHDL: Analysis and Modeling o	AKA cpu8, both vhdl & verilog versions
68hc05	https://opencor		Ulrich Riedel		8 8	zu-3e James					6.2 X	vhdl			N 64		Υ		2007 2			68c05 & 68c08 very different Fmax
xmega_core	https://opencor		Gheorghiu Iulian		8 16			-				verilog	34 mega_cor	Y yes N	64	K 128K	Y 72	32	2017 2		8 AVR cores, 4 sets LUT counts poste	https://git.morgothdisk.com/VERILOG/VERIL
dp8051	https://www.dc		Digital Core Design	8051	8 8	virtex-5 Digital			200 ## 14.7 0		5.3 ILX	proprieta	ry	Y yes N	64	K 64K		\Box	1999 1		also PIC, HC11, 68000, 680x, d32pro	full system with RAM
mxp	http://vectorblo		VectorBlox Computing		8	zynq45-7 vectorl					5.1	proprieta	7	Y	$\perp \! \! \perp$				2012 2			LUT count for 8 lanes with custom inst
v6502	https://github.c		Daniel Loffgren		8 8	zu-3e James									N 64		Υ		2019 2	020 https://opencore		www.youtube.com/watch?v=K3jH-f_r80E
natalius_8bit_r	https://opencor	beta	Fabio Guzman	RISC	8 16	kintex-7-3 James			1 175 ## 14.7 0		7.7 X		12 natalius_p		Y 25		Y 29	8	2012 2	012	return stack & register file	3 clocks/inst
bc6502	http://finitron.c		Robert Finch		8 8	kintex-7-3 James			197 ## 14.7 0		6.2 X	verilog		yes N			Υ		2012 2			bare source
avr_fpga	https://opencor	stable	Juergen Sauermann	AVR	8 16	kintex-7-3 James	Brakef 1606	6 6	1 6 120 ## 14.7 0	.33 1.0 2	4.7 X	vhdl	20 cpu_core	Y yes N	64	K 128K	Y 72	32	2009 2	010	extended lecture on FPGA uP design	
free6502	http://web.arch		David Kessner		8 8							vhdl	5 free6502				Υ		1999 2		w microcoded	
mcl51	http://www.mic	stable	Ted Fried	8051	8 8	artix-7-3 Ted Fri			2 180 0		3.8 X		3 mcl51_TO		N 64		Υ		2016 2		micro-coded	
68hc05	https://opencor	0100.0	Ulrich Riedel		8 8							vhdl			N 64		Υ		2007 2			
6809_6309	https://opencor		Alejandro Paz Schmidt			zu-3e James							5 MC6809_c	Y yes N	N 64	K 64K	Υ		2012 2		6309 op-codes not implemented	does not match timing results of zynq+
m65c02	https://opencor		Michael Morris	6502	8 8	spartan-6 James			3 118 ## 14.7 0			Y verilog	13 M65C02	Y yes N	N 64	K 64K	Υ		2013 2		also a m65c02a version	micro-coded via F9408 soft sequencer
ucpuvhdl	https://github.c		Reed Foster		8 16	kintex-7-3 James					0.8 X	vhdl			25		Y 12	2 7	2016 2		six tutorials on uCPUvhdl	using muCPUv2_1 of 3 upwards compatible of
avr_fpga	https://opencor		Juergen Sauermann		8 16	kintex-7-3 James						Y vhdl	20 avr_fpga	Y yes N	64		Y 72	32	2009 2		s extended lecture on FPGA uP design	missing module in atmega8_pong_vga
system05	https://opencor		John Kent, David Burn		8 8	kintex-7-3 James							10 System05		N 64		Υ		2003 2		optushome.com.au/jekent/	
altium/TSK165:	http://techdocs	oroprietar		PIC16	8 12	spartan-3 Altium	416				9.8 AILX				Y 25		Υ		2004 2		1 frozen, asm, C, C++, schem, VHDL &	default clock speed is 50MHz
avr_core	https://opencor		Rusian Lepetenok		8 16						9.7 X		15 avr_core	Y yes N	64	K 128K	Y 72	32	2002 2		VHDL core also	
pet_fpga	https://github.c		Thomas Skibo		8 8	kintex-7-3 James					9.0 X		1 cpu6502		N 64		Υ		2007 2		for Commodore PET	
m65	www.ip-arch.jp/	Stubic	Naohiko Shimizu	0302	8 8	dilla 2 Jailles					8.8 X		8 m65cpu		N 41		Υ		2001 2	002		
ag_6502	https://opencor		Oleg Odintsov		8 8	kintex-7-3 James					7.7 ILX		2 ag_6502		N 64		Υ		2012 2	012	verilog code generation, "phase leve	accurate"
ag_6502	https://opencor	beta	Oleg Odintsov	6502	8 8	zu-3e James	vivado 824		270 1111 12212 0	.55 4.0	7.7 ILX	verilog	0	,	N 64		Υ		2012 2	012	verilog code generation, "phase leve	accurate"
tv80	https://opencor		Guy Hutchison, Howar		8 8	kintex-7-3 James					6.6 IX				N 64		Υ		2004 2		n derived from Daniel Wallner's T80, A	SIC implementations
pavr	https://opencor		Doru Cuturela	AVR	8 16	kintex-7-3 James					6.5 X		18 pavr_cont		Y 41		Y 72	32	6 2003 2		superset of AVR	
m16c5x	https://opencor		Michael Morris		8 14	spartan-3 Michae			3 00 1111 0			Y verilog	3 m16C5x	Y yes N	Y 25	6 4K	Υ		2013 2	014	SOC LUT count	
jca			John Cronin	RISC	8 32	kintex-7-3 James							17 soc					16			has VGA controller, plays Pong	altera memories
6809_6309	https://opencor		Alejandro Paz Schmidt	6809		stratix-5 James											Y 44	13 8	2012 2		6309 op-codes not implemented	
z80control	https://opencor		Tyler Pohl	Z80	8 8	kintex-7-3 James			189 ## 14.7 0			Y verilog	55 top_de1				Υ		2010 2			interfaces to DRAM, based on T80 core
8051	https://opencor		Simon Teran, Jakas		8 8		area o 1424						32 oc8051_tc				Υ		2001 2		8051 core includes several on-chip p	
apple2fpga	http://www.cs.c		Stephen A Edwards	6502			vivado 1238	706 6	7 195 ## v21.1 C				19 de2_top				Υ		2007 2		emulation of Apple II computer	
t80	https://opencor	0100.0	Daniel Wallner	Z80	8 8	kintex-7-3 James		9 6	163 ## 14.7 0		2.9 X		5 T80a	. ,	N 64		Υ		2002 2		Z80, 8080 & gameboy inst sets, sever	al usages
dalton_8051	www.cs.ucr.edu	stable	Tony Givargis	8051	8 8	kintex-7-3 James					2.7 X				N 64		Y	\vdash	1999 2		ASIC	
gup	https://opencor	0100.0	Kevin Phillipson		8 8							vhdl	25 gator_upr	y yes N	N 64		Y	\vdash	2008 2		top level is schematic	
r8051	https://github.c		Li Xinbing		8 8	kintex-7-3 James					1.1 X				N 64		Y	\vdash	2015 2			
verilogboy	nttps://hackada		Wenting Zhang	SM83	8 8	zu-3e James									N 64		Y	\vdash	2000		,,	also https://github.com/neildryan/GBA
system11	nitps://opencor		John Kent, David Burn	68HC11		kintex-7-3 James		B 6	153 ## 14.7 0			Y vhdl	17 cpu11	Y yes N	N 64		1	43	2003 2		known bugs & untested instructions	<u> </u>
6809_6309	nttps://opencor		Alejandro Paz Schmidt		8 8	kintex-7-3 James							5 MC6809_c	y yes N	N 64		Y 44	13 8	2012 2		6309 op-codes not implemented	
6809_6309	nitips://opencor		Alejandro Paz Schmidt	6809 8080	8 8	arria-2 James			145 ## q18.0 C		9.5 AILX 9.3 X	B verilog	5 MC6809_c		N 64		Y 44	15 8	2012 2		6309 op-codes not implemented	1
cpu8080	nttps://opencor	stable	Scott Moore		8 8	kintex-7-3 James		9 6									T V	\vdash	2006 2		includes VGA display generator, thre	
apple2fpga	IIITD://WWW.CS.C		Stephen A Edwards	0302	0	kintex-7-3 James					J.L				Y 64		1 1		2007 2		emulation of Apple II computer	replaced Altera PLL with stub
c88	nttps://github.c		Daniiel Bailey		8 8	kintex-7-3 James					8.9 X	vhdl Y vhdl			N 64		Y 10	8	2015 2		only 8 memory locations	used 3658 Dff, doesn't infer block or LUT RAN
light52	nutps://opencor		Jose Ruiz		8 8								8 light52_m				1	++	2012 2		targeted to balanced	~ 6 clocks/inst
wb_z80	nttps://opencor	stable	Brewster Porcella	Z80	8 8	kintex-7-3 James					7.8 X		4 z80_core_	. ,	N 64		Y	\vdash	2004 2		derived from Guy Hutchison TV80	Wishbone High Performance Z80
cpu6502_true_	nttps://opencor	stable	Jens Gutschmidt		8 8	kintex-7-3 James					7.8 X		7 r6502_tc	yes N	N 64		Y		2008 2		cycle accurate	
a-z80	https://opencor	0100.0	Goran Devic		8 8						7.7 IX	verilog	24 z80_top_c	y yes N	N 64		Υ	\vdash	2014 2		gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Sp
68hc08	https://opencor		Ulrich Riedel		8 8	zu-3e James					7.2 X				N 64		Υ		2007 2			68c05 & 68c08 very different Fmax
a-z80	nttps://opencor	stable	Goran Devic	Z80	8 8	kintex-7-3 James					6.8 IX		24 z80_top_c	,	N 64		Υ 10		2014 2		gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spo
c88	nttps://github.c	alpha	Daniiel Bailey	accum	8 8	spartan-3 James			2 34 1111 24.7 0		6.7 X	vhdl		Y asm N		256	Y 10	8	2015 2		only 8 memory locations	used 3785 Dff, doesn't infer block or LUT RAN
t48	nttps://opencor		Arnim Laeuger	MCS-48							6.6 IX	vhdl	70 t48_core		25			\vdash	2004 2		T48 uController	used in several projects
bfcpu	http://www.clift		Clifford Wolf	Turing								B vhdl	4 cw6671		N 64		Y 8		2003 2			internal 1-byte data cache doubles performa
atmega8_pong	nutps://fr.wikive	stable	Juergen Sauermann	AVR	8 16	spartan-3 James			1 10 53 ## 14.7 0			Y vhdl	37 avr_fpga_	r yes N	64		Y 17	4	2017 2		several projects using avr core	uses Sauermann core
151	nttps://opencor		Andreas Voggeneder	8051	8 8	kintex-7-3 James						vhdl	17 T8032	r yes N	N 64		Y	-	2002 2		8052 & 8032	8032 SoC
pulserain	nttps://github.c		PulseRain Tech LLC		8 8	arria-2 James			2 41 130 ## q18.0 C		6.0 I	system v Y vhdl	25 FP51_fast		Y 64		Υ 1-		2017 2		s 1 clk/inst, intended for Max10	
	mitos://tr.wikive	stable	Juergen Sauermann	AVR 6809	8 16	aparter e remes							37 pacman_N 40 cpu09l	. ,	N 64		Y 17 Y 44	13 8	2017 2 2003 2		several projects using avr core ofrom John Kent web page	uses Sauermann atmega16 core opencores download URL incorrect, use col 8
atmega8_pong	hadana III	man I. I.						16														
atmega8_pong system09	https://opencor	stable	John Kent, David Burn		8 8	kintex-7-3 James	Draker 105.			.33 3.0	5.0 IX	Y vhdl	2C fee: C1						2005 2	non		
atmega8_pong	http://opencor	stable	John Kent, David Burni Peter Wendrich Dinesh Annayya	6502	8 8	kintex-7-3 James kintex-7-3 James kintex-7-3 James	Brakef 2210	0 6	2 156 ## 14.7 0	.33 4.0	5.8 X	Y vhdl	26 fpga64_cc 74 oc8051_tc	Y yes N	N 64	K 64K	Υ	26	2005 2	008	Rendition of Commodore 64 includes perpherials	altera top level schematic

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA		om LUTs	Dff	mults	blk ram		e too					0		#src files top file	ਦ cha	fltg -	ma da			adr mod	# PI	start la		econdary web link	note worthy	comments
ep8080	https://github.o	beta	C.H. Ting	8080	8 8	kintex-7-	3 James Br	akef 1276	5	6		184	## 14.	7 0.3	3 9.	0 5.	.3 X	vhdl		4 ep80.vhd	Y yes	N I	N 64	K 64K	Υ			2002 20	016 80	80 data sheets	initialized Lattice memory blocks	work related to eP16
8051	https://openco	alpha	Simon Teran, Jakas	8051	8 8	kintex-7-	3 James tu	nrec 174	4	6 1		111	## 14.	7 0.3	3 4.	0 5.	.3 IL:	X veril	og :	32 oc8051_to	Y yes	N	64	K 64K	Υ			2001 20	016		8051 core includes several on-chip pe	eripherals, like timers and counters
mycpu	http://www.my	mature	Dennis Kuschel	accum	8 8	kintex-7-	3 James Br			6 1		155	## 14.	7 0.3	3.	0 5.	.0 X	vhdl		28 cpu_top	Υ	N	641	M 64M	Υ			2010			originally in TTL	micro-coded
cast_8051	http://www.ca	proprieta	CAST Inc	8051	8 8	virtex-6	CAST I 82			6	2	81	## 12.	1 0.3			.0 X	prop	rietar		Y yes	N	64	K 64K	Υ		32		ht	tp://www.cast-i	Cast has uP related IP	several versions, FPGA kits
hc11core	http://www.gn	stable	Green Mountain Comp	68HC11	8 8	kintex-7-	3 James Br			6		127	## 14.				.8 X	vhdl		1 hc11rtl	Y yes	? 1	N 64	K 64K	N S	53	8	2 2000		11 data sheets	restricted use license, with correction	
z3	https://openco	stable	Charles Cole	CISC	8 8	arria-2	James Br			A 2	!		## q18.				.4	veril		3 boss	Υ			3K 128K				2014 20		tps://en.wikiped	Infocom Z-Machine V3, youtube vide	http://inform-fiction.org/zmachine/standards/
oms8051mini	https://openco	alpha	Simon Teran, Dinesh A	8051	8 8	kintex-7-				6 1	32	133		, 0.5			.4 X	Y veril	og (66 digital_co	Y yes	N	64	K 64K	Υ			2000 20				
bfcpu	http://www.cli		Clifford Wolf	Turing	8 3	zu-3e	James viv			6			## v21				.1 X	B vhdl			Y yes			K 64K	Υ	8		2003 20			no accum, data pointer and brackete	first implementation, no data cache
df6805	www.hitechglo		Hitech Global	6805	8 8	stratix-1	Hitech Gl			4		83		0.3	_		.1		rietar		Y yes	-	_	K 64K	Υ					05 data sheets		
socz80	http://sowerbu	stable	Will Sowerbutts	Z80	8 8	spartan-	6 James co			6	15	93	## 14.				.0 X	vhdl		25 top_level	Y yes	N I	N 64	K 64K	Υ			2013 20			based on Daniel Wallner's T80, for Pa	apillio Pro board
system6801	https://openco	stable	Michael L. Hasenfratz	6801	8 8	cyclone-	3 James Br			4	3	73		7 0.3			.0 I	vhdl		15 wb_cyclor	Y yes			K 64K	Υ			2003 20		tp://members.c	based on John Kent's 6801	tested on Apex20K, Cyclone & Straix boards
68hc08	https://openco	stable	Ulrich Riedel	6808	8 8	kintex-7-	3 James Br	akef 2290		6		101	## 14.	7 0.3			.6 X	vhdl		1 x68ur08	yes	N I	N 64	K 64K	Υ			2007 20				
lattice6502	https://openco	beta	Ian Chapman	6502	8 8	kintex-7-	3 James Br	akef 4942		6		214	## 14.	7 0.3	3 4.	0 3.	.6 X	vhdl		3 ghdl_proc	Y yes	N I	N 64	K 64K	Υ			2010 20	010		targeted to LCMXO2280	
z80soc	https://openco	stable	Ronivon Costa	Z80	8 8	spartan-	James Br	akef 2474	4	4 2	19	78	## 14.	7 0.3	3.	0 3.	.4 D	Y vhdl		19 top_s3e	Y yes	N I	N 64	K 64K	Υ			2008 20	016		based on Daniel Wallner's T80	directory disappeared
i8051		stable	Tony Givargis	8051	8 8	kintex-7-	3 James Br	akef 2690	0	6 1	. 1	105	## 14.	7 0.3	3 4.	0 3.	.2 X	vhdl		9 i8051_all	Y yes	N	64	K 64K	Υ			1999 19	999		author has book & course	Embedded System Design: A Unified Hardware
cpu86	http://www.ht-	beta	Hans Tiggeler	x86	8 8	kintex-7-	3 James Br	akef 342:	1	6 1		127	## 14.	7 0.1	7 2.	0 3.	.1 X	vhdl		23 cpu86_top	Y yes	N I	N 1N	1 1M	Υ			2002 20)18 ht	tp://www.ht-lab	8088 clone	ht-labs offers several uP cores
a-z80	https://openco	stable	Goran Devic	Z80	8 8	cyclone-	2 Goran De	vic 2084	4	4	29	19	## q11.	1: 0.3	3 1.	0 3.	.0 IX	veril	og :	24 z80 top o	Y yes	N I	N 64	K 64K	Υ			2014 20	020 ht	tps://github.cor	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spec
rf6809	https://openco	res.org/pr	Robert Finch	6809	8 8	artix-7	Robert Fi	nch 4200	0	6	4	120	## v21.	2 0.3	3 4.	0 2.	.4 X	Y syste	em v	21 rf6809	Y yes	N	161	M 16M	Υ 4	14 13	8	2022 20)22 ht	tp://www.finitro	Different from rtf6809: 24-bit adrs, o	8-bit version, has inst. Cache
mc8051	http://www.ord	stable	Helmut Mayrhofer	8051	8 8	kintex-7-	3 James Br	akef 3022	2	6 1		83	## 14.	7 0.3	3 4.	0 2.	.3 X	vhdl		49 mc8051cc	Y yes	N 1	N 25	6 64K	Υ			1999 20	013 w	ww.oreganosyst	fast 8051, version available with float	ting-point by David Lundgren
altium/TSK80x	http://techdocs	proprieta	Altium	Z80	8 8	spartan-	3 Altium	2558	В	4		50		0.3	3.	0 2.	.2 AIL	X prop	rietar	ry	Y yes	N I	N 64	K 64K	Υ			2004 20	17 CF	R0140.pdf, CR01	frozen, asm, C, C++, schem, VHDL & 1	default clock speed is 50MHz
bfcpu	http://www.clit	stable	Clifford Wolf	Turing	8 3	kintex-7-	3 James Br			6		345	## 14.	7 0.0	1 4.	0 2.	.0 X	B vhdl			Y yes	N I	N 64	K 64K	Υ	8		2003 20	003 <u>ht</u>	tps://en.wikiped	no accum, data pointer and brackete	current version & earlier version
hd63701	https://openco	planning	Tsuyoshi Hasegawa	6801	8 8	spartan-	James Br			6 1	. 3	31	## 14.	7 0.3	3 4.	0 1.	.8 X	veril		6 HD63701_	CORE	N 1	N 64	K 64K	Υ			2014			Used in Atari game console, 6801 clo	ne?
system68	https://openco	stable	John Kent, David Burn	6801	8 8	spartan-	James Br			4	4	46	## 14.	7 0.3			.7 X			21 cpu68	Y yes	N I	N 64	K 64K	Υ			2003 20			ptushome.com.au/jekent/	
	http://techdocs	proprieta	Altium	8051	8 8	spartan-	3 Altium	1890		4	1	50		0.3		0 1.	.5 AIL	X prop	rietar		Y yes	N I	N 64	K 64K				2004 20		R0140.pdf, CR01	frozen, asm, C, C++, schem, VHDL & Y	default clock speed is 50MHz
rtf6809	https://github.e		Robert Finch	6809	8 8	kintex-7-	3 James m			6 1	. 2	106					.2 X			4 rtf6809	Y yes	N I	N 40		Υ 4	14 13	8	2012 20		tp://www.finitre	6809 with 32-bit "FAR" addressing	see also rf6809 variant
cpu65c02_true	https://openco	stable	Jens Gutschmidt	6502	8 8	spartan-	6 James lat	tch v 4794	4	6		47	## 14.	7 0.3	3 4.	0 0.	.8 X	vhdl		8 core	yes	N I	N 64	K 64K	Υ			2008 20	021		cycle accurate	
lem4 9ptr	https://openco	heta	James Brakefield	accum	4 9	zu-2e	James 1	stage 210	1	6	0	397	## v20.	1 02	4 1	0 453.	5 D	(vhdl	_	2 lem1 9ptr	V	N Y	V 51	2 2K	N :	24		1 2016	+		hinary & RCD digit addition speed m	4 index registers: (ix),(ix),(ix++),(ix+off)
lem4_9ptr	https://openco		James Brakefield	accum	_		3 James 1			6	1	151				0 240				2 lem1 9pt		N '				24		1 2016	-			4 index registers: (ix),(-ix),(ix++),(ix+off)
lem4_9	https://openco		James Brakefield	accum	4 9	kintex-7-				6	1	195		_		0 216				2 lem1 9			Y 32			24		1 2016	-		binary & BCD digit addition, speed m	
iane nn			Suresh Devanathan	RISC	4 8	kintex-7-				6		178	## 14.							3 Processor		+ " +	-		- 1	27	16	2002			neural network microprocessor, spec	
mcs-4	https://openco		Reece Pollack	4004	4 4	kintex-7-				6			## 14.				_		_	7 i4004	1	N	41	4K				2012 20)12		4004 was multi-chip	4004 CPU & MCS-4
t400	https://openco		Arnim Laeuger	COP400	4 8	spartan-	2 Arnim La			3	2	60	1 -	0.1			.7 D			36 t400 core	Y ves		Y 64	1K	Y			2006 20			implementation of National's 4-bit CO	DP400 microcontroller
					ΗŮ					_	Ħ		_	Ė		-			=							1						
lem1_9min	https://openco		James Brakefield	accum	1 9	kintex-7			-	6	1		## 14.			0 227.				3 lem1_9mi			Y 64		N	8	64	1 2003 20			logic emulation machine	
lem1_9	https://openco		James Brakefield	accum			James 1		-	6	1		## 14.			0 91.				2 lem1_9			Y 32			24		1 2016 20)1/		single bit at a time, absolute adrs	
lem1_9ptr	https://openco	beta	James Brakefield	accum	1 9	kıntex-7-	3 James 1	stage 147	/	6	1	1/6	## 14.	5 0.0	1.	0 72.	.U IX	(vhdl	_	2 lem1_9pti	Y	N '	Y 51	2 2K	N 2	24		1 2016	_		use speed opt, logic emulation mach	4 index registers: (ix),(ix),(ix++),(ix+off)
		1																														
107	# usable(beta,	1 0	13	30		12	blank	517		ŧ		517	# 8			1	l1 ver	rilog 23	37	non-blank	392	39										

107 #	usable(beta, st	0	13	30	12	blank	517	#	51	7 #	8	11	verilog	237	
41 "	B" or "X" of lim	0		516	517	a						517	vhdl	219	
MIPS/MHz Pro-r	ating for data si	ze:			48	zu-3e						sys v	erilog	22	
1-bit	0.04		16-bit	0.67	64-bit		2.00					propr	etary	21	
4-bit	0.17		24-bit	0.80	Silicon A	rea equi	valents						scala	4	
8-bit	0.33		32-bit	1.00	LUTS/DS	P48	16:1					sche	matic	5	
12-bit	0.40		48-bit	1.50	LUTS/Blo	ck RAM	32:1								
Under the assum	nption that the c	ore is ca	pable of one instuction	per clock											

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_uP_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available

77 Web page DMIPS p_en.wikipedia.org/wiki/Instructions_per_community.freesc_www.eembc.org/coremark/index.php
6 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/Instructions_per_second

75	_paper_only	
60	educational	
25	_weak_start	
8	_up_cores	
5	in limbo	
10	planning	
52	simulation	
573	main+sim	
521	net main	Ī
644	total	

forth

353	VHDL
399	Verilog
51	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
36	proprietary
13	other
4	Schematics
877	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs)
385 designs with best FOM (likely true measure of # of usable designs)

_uP_all_soft opencores or folder prmary link	status author style / g clone g 2 tyle / g clone g 2 tyle / g clone g 2 tyle / g tyle FPGA repor com tuts author tuts tyle FPGA repor com tuts author		
fltg pt	does the compile, place, route & timing run include floating point?		
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)		
max data	maximum data address		
max inst	maximum instruction address		
byte adrs	is byte addressing provided		
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective		
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++,indir; (indir), (indir++), (-indir), (indexed), abs-short/direct page, scaled		
# reg	number of registers in register file		
pipe len	number of pipeline stages		
start year	year of first design activity		
last revis	last year for revisions or web page updates		
secondary web link	secondary web address		
note worthy	anything special about the design		

note worthy

comments