_uP_all_soft folder	opencores or prmary link status	author	style / clone	data sz inst sz	FPGA		com L ents A	UTs	Dff 5	an tan	F max						Src code	#src e files	file 중 c							pipe start len year		secondary web link	note worthy	comments
Small soft	core uP Inventory	©2024	James Bra	akefiel	d																									
Opencore and	other soft core processors																													
1410	https://github.com/cube1	Jay Jaeger	1401	6 6:	x												vhdl	700	Y	N	1	6K 16k	Υ			2019	2023	https://www.com/sup	erset of IBM1401, gate level vhdl	, was student at UW
495_cpu	https://github.com/Totor	Brian Cheng	accum	8 1	6											1	vhdl	6 top_l	evel Y	N	1 2	56 256	Y	14		2019	2020	very	/ basic	simple & complete doc
8051	https://opencor alpha	Simon Teran, Jakas	8051	8 8	zu-3e	James a	area o	1424	645 6		242	## v21	1 0.33	3 4.0	14.0	ILX	verile	og 32 oc805	1_tc Y y	s N	1 6	4K 64k	Y			2001	2016	805	1 core includes several on-chip p	eripherals, like timers and counters
8051	https://opencor alpha	Simon Teran, Jakas	8051	8 8	kintex-7-3	James t	tunrec	1744	6	1	111	## 14.	7 0.33	3 4.0	5.3	ILX	verile	og 32 oc805	1_tc Y y	s N	1 6	4K 64k	Y			2001	2016	805	1 core includes several on-chip p	eripherals, like timers and counters
16bit_process	https://github.com/prant	Md Badiuzzaman Pran	MIPS	16 1	6												schei	matic			П					2018	2018	https://prantoamfcou	rse project, schematics only	simple up with well done schematics
16bit_relay_u	https://relaiscor WIP	Peter Prikasky	accum	16 1	6								0.67	7 4.0	)		schei	matic		N	6	4K 64k	N	16 3	4		2023	https://hackaday.i min	Accum uP: PC, Accum, SR & IR re	Excel macro simulator; imm, abs & indirect
16bit_verilog	https://github.com/vprab	Vinay Prabhu	accum	32 1	6												verile	og 17 cpu		N	Υ	2K	N	16	3		2019	edu	cational, distinct from previous 1	combinatorial multiply and divide
16bit_verilog	https://github.com/vprab	Vinay Prabhu	accum	32 1	6												vhdl	16 cpu		N	ΥE	4K 64k	N	12	3		2019	edu	cational	did both VHDL & verilog, different ISAs
16hitenu	harman / / mishaniba and manda at a	Minate a Man	-1	10 11							1 1			1	1	-	. de all	10 4	v	NI.		11/ 11/	A1	10	-		2020	C	same of this COUL and deservate in t	UDI invalidad bu DICC M

| 495 cpu   | https://github.com/cub  | e1 Jay Jaeger  | 1401   | 6 6x   
  |  |  |   |   |  |   |   
  |   | vhdl 700  |   | Υ   | N 1  
  | 16K 16K  
  | Υ                                     |  |  | 2019   | 2023   | nttps://www.com  | superset of IBM1401, gate level vhdl,   
  | was student at UW  |
|---|---|--|--
---|--|--|---|---|--|---
--	---	---
--
---|---------------------------------------|--|--|--|--|--|--
--|
|   | https://github.com/Tot  | or Brian Cheng   | accum  | 8 16   
  | i  |  |   |   |  |   |   
  | _   |   | top_level   |   |  
  | 256 256  
  | Υ                                     | 14   |  | 2019   |  |  | very basic  
  | simple & complete doc  |
| 8051  |   | Simon Teran, Jakas   | 8051   | 8 8  
  | zu-3e  |  | 45 6                                    |   |  | 2 ## v21.1  | 0.33 4.0 14   
  |   | verilog 32  | oc8051_to   | Y yes   | N E  
  | 64K 64K  
  |                                       |  |  | 2001   |  |  | 8051 core includes several on-chip pe   
  | ripherals, like timers and counters  |
| 8051  |   | Simon Teran, Jakas   | 8051   |  
  | kintex-7-  | James tunred 1744  | 6                                       | 1   | 11   | 1 ## 14.7   | 0.33 4.0 5  
  | .3 ILX  | verilog 32  | oc8051_to   | Y yes   | N E  
  | 64K 64K  
  | Y                                     |  |  | 2001   |  |  | 8051 core includes several on-chip pe   
  | ripherals, like timers and counters  |
| 16bit_process   |   | nt Md Badiuzzaman Pran   | MIPS   | 16 16  
  | i  |  |   |   |  |   |   
  |   | schematic   |   |   |  
  |  
  |                                       |  |  | 2018   | 018  | nttps://prantoamt  | course project, schematics only   
  | simple up with well done schematics  |
| 16bit_relay_u   | https://relaiscor WIP   | Peter Prikasky   | accum  | 16 16  
  | i  |  |   |   |  |   | 0.67 4.0  
  |   | schematic   |   | 1   | N E  
  | 64K  
  | N                                     | 16 3   | 4  | 1  | 2023   | nttps://hackaday.i   | min Accum uP: PC, Accum, SR & IR re   
  | Excel macro simulator; imm, abs & indirect ad  |
| 16bit_verilog   | https://github.com/vpr  | b Vinay Prabhu   | accum  | 32 16  
  |  |  |   |   |  |   |   
  |   | verilog 17  | cpu   |   | N Y  
  | 2K   
  | N                                     | 16   | 3  |  | 019  |  | educational, distinct from previous 10  
  | combinatorial multiply and divide  |
| 16bit_verilog   | https://github.com/vpr  | b Vinay Prabhu   | accum  | 32 16  
  |  |  |   |   |  |   |   
  |   | vhdl 16   |   |   |  
  |  
  |                                       | 12   | 3  |  | 019  |  | educational   
  | did both VHDL & verilog, different ISAs  |
| 16bitcpu  | https://github.csimulat   | or Winston Van   | risc   | 16 16  
  |  |  |   |   |  |   |   
  |   | vhdl 19   | top   | Υ   | N :  
  | 1K 1K  
  | N                                     | 16   |  |  | 2020   |  | Custom 16 bit CPU and datapath in VI  
  | HDL inspired by RISC-V   |
| 1802-pico-bas   | i https://github.c beta   | Steve Teal   | 1802   | 8 8  
  | zu-3e  | James area o 247 13  | 36 6                                    |   | 2 42   | 7 ## v21.1  | 0.33 12.0 47  
  | 7.6 LX  | vhdl 6  | pico_basic  | Y yes   | N 6  
  | 64K 64K  
  | Υ                                     | 52   | 16   | 2016   | 016  | nttps://wiki.forth-  | VHDL 1802 Core with TinyBASIC   
  | tiny Basic in ROM, Interrupts & DMA not imple  |
| 1802-soc  | https://github.c no RT  | L Scott Baker  | 1802   | 8 8  
  |  |  |   |   |  |   |   
  |   | Y vhdl  |   | Y yes   | N E  
  | 64K 64K  
  | Υ                                     | 52   | 16   |  | 016  |  | 1802 CPU + UART + Timer + I/O Ports   
  | no RTL, probably uses 1802-pico-basic  |
| 24bit_up  | https://github.c alpha  | Harshal Mittal   | RISC   | 24 24  
  | zu-3e  | James area o 3535 216  | 66 6                                    | 1   | 18   | 37 ## v21.1   | 0.80 1.0 42   
  | 2.2 X   | verilog 17  | processor   |   | N 1  
  | 6M 16M   
  | N                                     | 17   | 32   | 2019   | 019  |  | basic 24-bit RISC, course work  
  | big Dff count, multiple writes to register file  |
| 32-bit MIPS   |   | Cairo University   | MIPS   | 32 32  
  | zu-3e  | James very slow synthesis  | 6                                       | 1   | 10   | 00 ## v21.1   | 1.00 1.0  
  |   | vhdl 18   |   |   | N 4  
  | 4G 4G  
  | Υ                                     |  | 32   | 2011   | 018  |  | Cairo University EE dept  
  | stopped run in synthesis   |
| 6809 6309   | https://opencor beta  | Aleiandro Paz Schmid   | 6809   | 8 8  
  | zu-3e  |  | 57 6                                    |   | 33   | 3 ## v21.1  | 0.33 3.0 23   
  | .7 AILX   | B verilog 5   |   |   |  
  | 64K 64K  
  | Υ                                     |  |  | 2012   | 015  |  | 6309 op-codes not implemented   
  | does not match timing results of zynq+   |
| 6809 6309   | https://opencor beta  | Aleiandro Paz Schmid   | 6809   | 8 8  
  | stratix-5  | James Brakef 1711  | A                                       |   | 22   | 3 ## a14.0  | 0.33 3.0 14   
  | .3 AILX   | B verilog 5   | MC6809 (  | Y ves   | NNE  
  | 64K 64K  
  | Υ                                     | 44 13  | 8  | 2012   |  |  | 6309 op-codes not implemented   
  |  |
| 6809_6309   | https://opencor beta  | Alejandro Paz Schmidt  | 6809   | 8 8  
  | kintex-7-  | James Brakef 1996 37   | 70 6                                    |   | 17   | 5 ## 14.7   | 0.33 3.0 9  
  | 7 AILX  | B verilog 5   | MC6809_0  | Y yes   | NNE  
  | 64K 64K  
  | Y                                     | 44 13  | 8  | 2012   | 015  |  | 6309 op-codes not implemented   
  |  |
| 6809 6309   |   | Aleiandro Paz Schmid   | 6809   | 8 8  
  |  |  | A                                       |   |  |   | 0.33 3.0 9  
  |   | B verilog 5   |   |   |  
  |  
  |                                       |  |  | 2012   |  |  | 6309 op-codes not implemented   
  |  |
| 68hc05  |   | Ulrich Riedel  | 6805   | 8 8  
  | zu-3e  | James vivado 1106 11   | 17 6                                    |   |  |   | 0.33 4.0 36   
  |   |   | 6805  |   |  
  | 64K 64K  
  |                                       |  | _  | 2007   |  |  |   
  | 68c05 & 68c08 very different Fmax  |
| 68hc05  |   | Ulrich Riedel  | 6805   | 8 8  
  |  | James Brakef 1112  | 6                                       |   |  |   | 0.33 4.0 22   
  |   | vhdl 1  |   |   |  
  | 64K 64K  
  |                                       |  |  | 2007   |  |  |   
  |  |
| 68hc08  | https://opencor_stable  |  | 6808   | 8 8  
  | zu-3e  |  | 28 6                                    |   | 16   | 4 ## v21 1  | 0.33 4.0  
  | 7.2 X   |   | x68ur08   | ves   | N N E  
  | 64K 64K  
  | v                                     |  |  | 2007   |  |  |   
  | 68c05 & 68c08 very different Fmax  |
| 68hc08  |   | Ulrich Riedel  | 6808   | 8 8  
  |  | James Brakef 2290  | 6                                       |   | 10   | 11 ## 14.7  | 0.33 4.0 3  
  | 16 X  | vhdl 1  |   | ves   | N N E  
  | 4K 64K   
  | v                                     |  |  | 2007   |  |  |   
  | occos a occos very amerene rmax  |
| 4-bit-cpu   |   | or sim da-song   | risc   |  
  | KIIICEX-7-   | James Braker 2250  | - 0                                     |   | 10   | 11 111 14.7   | 0.33 4.0 .  
  | 7.U A   | verilog 8   |   |   | N I  
  | JAK DAK  
  | H                                     | ٥  |  | 2007   |  |  | no branch instructions?   
  | appears to be unfinished?  |
| 8bit chapman  |   | Rob Chapman, Stever  |  | 8 8  
  | zu-3e  | James vivado 132 6   | 63 6                                    |   | 30   | 15 ## v21 1   | 0.33 1.0 762  
  | 2 11 2  |   |   |   |  
  | 256 256  
  | Υ                                     | 24   | ٥  | 1998   |  |  | course work   
  | appears to be diffillisticu:   |
| 8bit_chapmar  |   |  | forth  | 9 0  
  | kintex-7-  | James vivado 132 6<br>James Brakef 176   | -5 0                                    | +   |  |   |   
  |   | vhdl 10<br>vhdl 10  | stack_pro   |   |  
  | 256 256  
  |                                       | 24   | $\vdash$   | 1998   |  |  | course work   
  |  |
|   |   |  |  | 0 8  
  |  |  | 6                                       | +   |  |   |   
  |   |   |   | V   | ·*     4   
  | 230  
  |                                       | 20   | 16   |  |  | attaci//githh .  | uses Perl as assembler  
  | uso Dorl to gonorate BCA4 fil-   |
| 8bit_piped_pr   |   |  | RISC   | 8 16   
  | kintex-7-  | James swapp 1049   | 22 6                                    |   |  |   | 0.33 1.0 116  
  |   | verilog 28  |   | V   | +  
  | +  
  |                                       | 20   | 16   | 2013   |  |  |   
  | use Perl to generate ROM file  |
| 8bit_piped_pr   | https://opencor_stable  | ivianesii sukndeo Palv   | KISC   | 8 16   
  | zu-3e  | James vivado 1500 182  | - C                                     | +   |  |   | 0.33 1.0 110  
  | .U A  | verilog 28  | гор   | 1   |  
  | 10 51-   
  | 1,                                    | 20   | тр   | 2013   | 01/  | ittps://gitnub.cor   | uses Perl as assembler  
  | use Perl to generate ROM file  |
| &bit-verilog_n  | ncu stable  | Josh Friend  | accum  | 8 8  
  | zu-2e  | James timing 392   | 6                                       | +   | 1 50   | 00 ## v20.1   | 0.33 2.0 210  
  | ).5 X   | verilog 11  | cpu   |   |  
  | 512 512  
  | Υ                                     | 16   |  | 2012   | 012  |  | tor class project, small data stack   
  | PB clock, students to add features   |
| a_tiny_up   |   | / Simon Moore, Frankie   | RISC   | 32 32  
  | arria-5  | James tiny Ll 35   | A                                       | +   | _  | ## q18.0  | 0.67 1.0  
  | +   | system 1  | TinyComp  | Y asm   | N Y  
  | 1K 1K  
  | N                                     | 13   | 128  | 2007   | 011  | nttps://www.cl.ca  | from Thacker's version, Un Cambridge  
  |  |
| a_tiny_up   | https://www.qu error  | Chuck Thacker  | RISC   | 32 32  
  | zu-3e  | James missing files  | 6                                       | $\perp \perp$   | $\perp$  | ## v20.1  | 0.67 1.0  
  | $\bot$  | verilog 1   | TinyComp  | Y asm   | N Y  
  | 1K 1K  
  | N                                     | 13   | 128  | 2007   | 2007   | nttps://www.cl.ca  | · · · · · · · · · · · · · · · · · ·   
  | a) deceased  |
| a2z   | https://hackada error   | :  | 11130  | 16 24  
  | kintex-7-  | James replace Altera RAM   | wi 6                                    | $\perp \perp$   |  |   | 0.67 1.0  
  |   | verilog   |   | ш   | $\perp \perp$  
  |  
  | $oldsymbol{\sqcup}$                   |  | Щ  | 2016   | 018  |  | runs on Cyclone IV  
  |  |
| a2z   | https://hackada error   |  | RISC   | 16 24  
  | zu-2e  | James area opt   | 6                                       | $\Box$  |  | ## v20.1  | 0.67 1.0  
  | _   | verilog   |   |   |  
  |  
  |                                       |  |  | 2016   | 018  |  | runs on Cyclone IV  
  |  |
| a2z   | https://hackada stable  |  | RISC   | 16 24  
  |  | James Brakef 1524  | _                                       |   |  |   | 0.67 1.0 27   
  | 7.4   | verilog   | top_a2z   | Ш   | $\perp \!\!\! \perp \!\!\! \perp$                            
  |  
  | ╜                                     |  | Ш  | 2016   | 018  |  |   
  |  |
| aap   | https://github.c stable   |  | RISC   | 16 16  
  | arria-2  | James Brakef 7193  | Α                                       |   |  | 3 ## q18.0  | 0.67 1.0 36   
  |   | verilog 7   | de0_nano  | Y yes   |  
  | 54K 16M  
  |                                       |  | 64   | 2015   | 016  |  | includes Altera project   
  | 4 to 64 reg, 24-bit pc, no status reg  |
| aap   | https://github.c stable   | Simon Cook   | RISC   | 16 16  
  | cyclone-4  | James Brakef 10630   | 4                                       |   | 30   | 06 ## q18.0   | 0.67 1.0 19   
  | ).3 I   | verilog 7   | de0_nano  | Y yes   | ΥE   
  | 4K 16M   
  | Υ                                     |  | 64   | 2015   | 016  | nttp://www.embe  | includes Altera project   
  | 4 to 64 reg, 24-bit pc, no status reg  |
| acc   | https://github.c stable   | Juan Gonzalez-Gomez  | accum  | 15 15  
  | zu-3e  | James DFF ex 88  | 6                                       |   | 1  | ## v21.1  | 0.67 2.0  
  | IX  | verilog 1   | acc2  | Y yes   | N  
  | 4K   
  |                                       |  |  | 2016   | 016  | nttps://github.cor   | 26 chptr course using Apollo Commai   
  | ??why LUT count different from agcnorm   |
| acc   | https://github.c stable   | Juan Gonzalez-Gomez  | accum  | 15 15  
  | kintex-7-  | James rom & 88   | 6                                       |   | 1 22   | 7 ## 14.7   | 0.67 2.0 865  
  | .2 IX   | verilog 1   | acc2  | Y yes   | N  
  | 4K   
  |                                       |  |  | 2016   | 016  | nttps://github.cor   | 26 chptr course using Apollo Commai   
  | ??why LUT count different from agcnorm   |
| ae18  | https://opencor_beta  |  | PIC18  |  
  | zu-3e  |  | 01 6                                    |   | 20   | 08 ## v21.1   | 0.33 1.0 72   
  |   |   |   | yes   | N Y  
  | 4K 1M  
  |                                       |  |  | 2003   |  | nttps://hackadav.  | not 100% compatable   
  | negative edge reset "clock"  |
| ae18  | https://opencor beta  | Shawn Tan  | PIC18  | 8 16   
  | arria-2  | James Brakef 1084  | A                                       | 1   | 20   | 7 ## q13.1  | 0.33 1.0 63   
  |   | verilog 1   | ae18 core   | yes   | N Y  
  | 4K 1M  
  |                                       |  |  | 2003   | 009  | nttns://hackaday.i   | not 100% compatable   
  | negative edge reset "clock"  |
| aeMB  | https://opencor_beta  |  | uBlaze   | 32 32  
  | zu-3e  |  | 34 6                                    |   | 25   | 0 ## v21.1  | 1.00 1.0 250  
  |   | verilog 7   | aeMB cor  | Y ves   | N 4  
  | 4G 4G  
  |                                       |  |  | 2004   | 0009   |  | not 100% compatable   
  |  |
| aeMB  | https://opencor beta  |  |  | 32 32  
  |  | James Brakef 1018  |   | 3   |  |   | 1.00 1.0 128  
  |   | verilog 7   | aeMB cor  | V ves   | N A  
  | 4G 4G  
  | Y                                     |  |  | 2004   |  |  | not 100% compatable   
  |  |
| af65k   | https://github.c alpha  |  | 6502   | 22 9   
  | kintex-7-  | James Brakef 4424  | 6                                       |   |  |   | 1.00 4.0  
  |   | vhdl 13   | gecko65k  | v v   | N N  
  | 70 70  
  | -                                     | _  |  | 2011   |  | nttp://www.6502  | extended 6502 AKA 65K with 16, 32 o   
  | r 64 hit data  |
| of65k   | https://github.c  | Andre Fachat   | 6502   | 22 9   
  | zu-3e  | James vivado 4424  | 6                                       |   | 6  | 0 ## 14.7   | 1.00 4.0  
  | 19 X  | vhdl 13   | gecko65k  | V   | N N  
  | _  
  |                                       |  |  | 2011   | 010  | nttp://www.6502  | extended 6502 AKA 65K with 16, 32 o   
  |  |
| ag_6502   | https://opencor beta  |  | 6502   | 8 8  
  | kintex-7-3   | James Brakef 824   | 6                                       |   | 17   | 6 ## 14.7   | 0.33 4.0 17   
  |   | verilog 2   | ag_6502   | yes   | N N G  
  | 64K 64K  
  | v                                     |  |  | 2012   | 013  | ICD.//WWW.0302.  | verilog code generation, "phase level   
  |  |
| ag_0302   | https://opencor beta  | Oleg Odintsov  | 6502   | 0 0  
  | zu-3e  | James vivado 824   | - 0                                     | ++  |  | 6 ## v21.1  | 0.33 4.0 17   
  |   | verilog 2   | ag_6502   |   |  
  | AK 6AK   
  | - I                                   | _  | -  | 2012   |  |  | verilog code generation, phase level  
  | accurate "   |
| ag_0502<br>agcnorm  |   | Dave Roberts   |  | 15 15  
  |  | James Brakef 3732  | 4                                       | ++  |  | 0 ## 14.7   | 0.66 1.0  
  |   | 4C11108 Z   | AGC   |   |  
  | Detr. Oetr.  
  | N                                     | 11   | - 1  | 1962   |  |  | Apollo Guidance Computer via 3-inpu   
  | A NORI-ti  |
| agcnorm   |   | Dave Roberts   |  | 12 12  
  |  | James Braker 3732  | 4                                       |   |  |   |   
  |   |   |   |   |  
  | 256 256  
  |                                       | 11   | 1  |  |  | ittp://kiabs.org/fi  | Apollo Guidance Computer via 3-inpu   
  |  |
  |  |  |   |   |  |   |   
  | .6 X I  |   |   |   |  
  |  
  | Y                                     | 15 1   | _  | 2016   |  | http://embeddeds   | ystems.io/ahmes-a-simple-8-bit-cpu-   
  | bare CPU with no RAM   |
| ahmes   | https://github.c stable   |  | accum  | 8 8  
  |  |  | 6                                       |   |  | 6 ## 14.7   | 0.33 3.0 28:  
  |   | B vhdl 3  | ahmes   |   |  
  |  
  |                                       |  |  |  |  |  |   
  |  |
| aizup/aizup_n   | https://github.c stable   | Yamin Li, Wanming Ch   | RISC   |  
  | arria-2  | James Brakef 121   | Α                                       |   | 29   | 98 ## q13.1   | 0.17 2.0 205  
  | .4 IX   | vhdl 1  | cpu   |   | N N 6  
  | 64K 64K  
  | -                                     | 16   | 4  | 1996   |  |  | used in Cornell EE475 course  
  | MIPS/inst reduced due to few inst  |
| aizup/aizup_n<br>aizup/aizup_o  | https://github.c stable<br>instruct1.cit.cor stable<br>instruct1.cit.cor stable   | Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch   | RISC<br>RISC   | 8 8<br>8 16<br>8 16  
  | arria-2<br>kintex-7-   | James Brakef 121<br>James Brakef 138   | A<br>6                                  |   | 29<br>31   | 98 ## q13.1<br>18 ## 14.7   | 0.17 2.0 205<br>0.17 3.0 128  
  | 6.4 IX<br>8.3 IX  | vhdl 1<br>vhdl 1  | сри<br>сри  | asm   | N N 6  
  | 64K 64K  
  | Υ                                     | 16   | 4  | 1996   | 998  |  | used in Cornell EE475 course  
  | MIPS/inst reduced due to few inst<br>MIPS/inst reduced due to few inst   |
| aizup/aizup_n<br>aizup/aizup_o<br>aizup/aizup_p   | https://github.c stable<br>n instruct1.cit.cor stable<br>o instruct1.cit.cor stable<br>ii instruct1.cit.cor stable  | Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch   | RISC<br>RISC<br>RISC   |  
  | arria-2<br>kintex-7-<br>kintex-7-  | James Brakef 121<br>James Brakef 138<br>James Brakef 198   | A<br>6                                  |   | 29<br>31<br>37   | 98 ## q13.1<br>18 ## 14.7<br>75 ## 14.7   | 0.17 2.0 205<br>0.17 3.0 128<br>0.17 2.0 157  
  | i.4 IX<br>i.3 IX<br>i.9 IX  | vhdl 1<br>vhdl 1<br>vhdl 1  | cpu<br>cpu<br>cpu   | asm<br>asm  | N N 6<br>N N 6   
  | 64K 64K<br>64K 64K   
  | Y                                     | 16   |  | 1996 1   | 998<br>1998  |  | used in Cornell EE475 course<br>used in Cornell EE475 course  
  | MIPS/inst reduced due to few inst MIPS/inst reduced due to few inst MIPS/inst reduced due to few inst  |
| aizup/aizup_n<br>aizup/aizup_o  | https://github.c stable<br>n instruct1.cit.cor stable<br>o instruct1.cit.cor stable<br>ii instruct1.cit.cor stable  | Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch   | RISC<br>RISC   |  
  | arria-2<br>kintex-7-<br>kintex-7-  | James Brakef 121<br>James Brakef 138   | A<br>6<br>6                             |   | 29<br>31<br>37<br>31   | 98 ## q13.1<br>18 ## 14.7<br>75 ## 14.7<br>13 ## 14.7   | 0.17 2.0 205<br>0.17 3.0 128<br>0.17 2.0 153<br>0.17 8.0 48   
  | 5.4 IX<br>3.3 IX<br>7.9 IX<br>3.1 IX  | vhdl 1<br>vhdl 1<br>vhdl 1<br>vhdl 1  | cpu<br>cpu<br>cpu   | asm<br>asm<br>asm   | N N 6<br>N N 6<br>N N 6                                      
  | 64K 64K<br>64K 64K<br>64K 64K  
  | Y<br>Y<br>Y                           | 16   | 4  | 1996   | 998<br>1998  |  | used in Cornell EE475 course  
  | MIPS/inst reduced due to few inst<br>MIPS/inst reduced due to few inst   |
| aizup/aizup_n<br>aizup/aizup_o<br>aizup/aizup_p<br>aizup/aizup_s<br>altium/TSK165   | https://github.c stable<br>instruct1.cit.cor stable<br>vinstruct1.cit.cor stable<br>instruct1.cit.cor stable<br>instruct1.cit.cor stable<br>http://techdocspropriet   | Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Altium   | RISC<br>RISC<br>RISC<br>RISC<br>PIC16  | 8 16<br>8 16<br>8 16<br>8 12   
  | arria-2<br>kintex-7-<br>kintex-7-<br>kintex-7-<br>spartan-3  | James Brakef         121           James Brakef         138           James Brakef         198           James Brakef         136           Altium         416   | A 6 6 6 4                               |   | 29<br>31<br>37<br>31   | 98 ## q13.1<br>18 ## 14.7<br>75 ## 14.7<br>13 ## 14.7   | 0.17 2.0 205<br>0.17 3.0 128<br>0.17 2.0 157<br>0.17 8.0 48<br>0.33 2.0 15  
  | i.4 IX<br>i.3 IX<br>i.9 IX<br>i.1 IX<br>i.8 AILX  | vhdl 1 vhdl 1 vhdl 1 vhdl 1 vhdl 1 proprietary  | cpu<br>cpu<br>cpu   | asm<br>asm<br>asm<br>Y yes  | N N 6<br>N N 6<br>N N 6<br>N N 6                             
  | 64K 64K<br>64K 64K<br>64K 64K<br>64K 64K   
  | Y<br>Y<br>Y                           | 16   | 4  | 1996 1<br>1996 1<br>1996 2   | .998<br>.998<br>.998<br>.017   | CR0140.pdf, CR01   | used in Cornell EE475 course<br>used in Cornell EE475 course<br>used in Cornell EE475 course<br>frozen, asm, C, C++, schem, VHDL & V  
  | MIPS/inst reduced due to few inst default clock speed is 50MHz   |
| aizup/aizup_n<br>aizup/aizup_o<br>aizup/aizup_p<br>aizup/aizup_s  | https://github.c stable inistruct1.cit.cor stable inistruct1.cit.cor stable inistruct1.cit.cor stable inistruct1.cit.cor stable instruct1.cit.cor stable instruct1.cit.cor stable intp://techdocspropriet http://techdocspropriet   | Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>ar Altium<br>Altium  | RISC<br>RISC<br>RISC<br>RISC   | 8 16<br>8 16<br>8 16   
  | arria-2<br>kintex-7-<br>kintex-7-<br>kintex-7-   | James Brakef         121           James Brakef         138           James Brakef         198           James Brakef         136           Altium         416   | A<br>6<br>6                             |   | 29<br>31<br>37<br>31   | 98 ## q13.1<br>18 ## 14.7<br>75 ## 14.7<br>13 ## 14.7   | 0.17 2.0 205<br>0.17 3.0 128<br>0.17 2.0 153<br>0.17 8.0 48   
  | 6.4 IX<br>8.3 IX<br>7.9 IX<br>8.1 IX<br>9.8 AILX<br>0.6 AILX  | vhdl 1 vhdl 1 vhdl 1 vhdl 1 vhdl 1 proprietary proprietary  | cpu<br>cpu<br>cpu<br>cpu  | asm asm y yes y yes   | N N 6<br>N N 6<br>N N 6<br>N N 6<br>N N 6<br>N Y 2<br>N N A  
  | 64K 64K<br>64K 64K<br>64K 64K<br>64K 64K<br>256 4K<br>4G 4G  
  | Y<br>Y<br>Y<br>Y                      | 16   | 4  | 1996 1<br>1996 1   | .998<br>.998<br>.998<br>.017   | CR0140.pdf, CR01   | used in Cornell EE475 course<br>used in Cornell EE475 course<br>used in Cornell EE475 course  
  | MIPS/inst reduced due to few inst default clock speed is 50MHz   |
| aizup/aizup_n<br>aizup/aizup_o<br>aizup/aizup_p<br>aizup/aizup_s<br>altium/TSK165   | https://github.c stable inistruct1.cit.cor stable inistruct1.cit.cor stable inistruct1.cit.cor stable inistruct1.cit.cor stable instruct1.cit.cor stable instruct1.cit.cor stable intp://techdocspropriet http://techdocspropriet   | Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Altium   | RISC<br>RISC<br>RISC<br>RISC<br>PIC16<br>RISC<br>8051  | 8 16<br>8 16<br>8 16<br>8 12<br>32 32  
  | arria-2<br>kintex-7-<br>kintex-7-<br>kintex-7-<br>spartan-3  | James Brakef         121           James Brakef         138           James Brakef         198           James Brakef         136           Altium         416           Altium         2426           Altium         1890   | A<br>6<br>6<br>6<br>4<br>4              |   | 29<br>31<br>37<br>31<br>5<br>4 5   | 98 ## q13.1<br>18 ## 14.7<br>75 ## 14.7<br>13 ## 14.7<br>150  | 0.17 2.0 205<br>0.17 3.0 128<br>0.17 2.0 155<br>0.17 8.0 48<br>0.33 2.0 15<br>1.00 1.0 20<br>0.33 6.0   
  | 6.4 IX<br>8.3 IX<br>7.9 IX<br>8.1 IX<br>9.8 AILX<br>9.6 AILX<br>1.5 AILX  | vhdl 1 vhdl 1 vhdl 1 vhdl 1 proprietary proprietary proprietary   | cpu<br>cpu<br>cpu<br>cpu  | asm asm y yes y yes   | N N 6<br>N N 6<br>N N 6<br>N N 6<br>N Y 2<br>N N 6           
  | 54K 64K<br>54K 64K<br>54K 64K<br>54K 64K<br>54K 64K<br>4G 4G<br>54K 64K  
  | Y Y Y Y Y Y Y                         | 16   | 4  | 1996 1<br>1996 1<br>1996 2   | 998<br>998<br>998<br>017   | CR0140.pdf, CR01<br>CR0140.pdf, http:/<br>CR0140.pdf, CR01   | used in Cornell EE475 course<br>used in Cornell EE475 course<br>used in Cornell EE475 course<br>frozen, asm, C, C++, schem, VHDL & V<br>frozen, asm, C, C++, schem, VHDL & V<br>frozen, asm, C, C++, schem, VHDL & V  
  | MIPS/inst reduced due to few inst default clock speed is SOMHz default clock: SOMHz, opt mult/div  |
| aizup/aizup_n<br>aizup/aizup_o<br>aizup/aizup_p<br>aizup/aizup_s<br>altium/TSK169<br>altium/TSK300  | https://github.c<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stablininstruct1.cit.cor<br>stab  | Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>ar Altium<br>Altium  | RISC<br>RISC<br>RISC<br>RISC<br>PIC16<br>RISC  | 8 16<br>8 16<br>8 16<br>8 12<br>32 32  
  | arria-2<br>kintex-7-<br>kintex-7-<br>kintex-7-<br>spartan-3<br>spartan-3   | James Brakef         121           James Brakef         138           James Brakef         198           James Brakef         136           Altium         416           Altium         2426           Altium         1890   | A<br>6<br>6<br>6<br>4<br>4              |   | 29<br>31<br>37<br>31<br>5<br>4 5   | 98 ## q13.1<br>18 ## 14.7<br>75 ## 14.7<br>13 ## 14.7<br>60   | 0.17 2.0 205<br>0.17 3.0 128<br>0.17 2.0 155<br>0.17 8.0 48<br>0.33 2.0 15<br>1.00 1.0 20   
  | 6.4 IX<br>8.3 IX<br>7.9 IX<br>8.1 IX<br>9.8 AILX<br>9.6 AILX<br>1.5 AILX  | vhdl 1 vhdl 1 vhdl 1 vhdl 1 vhdl 1 proprietary proprietary  | cpu<br>cpu<br>cpu<br>cpu  | asm asm y yes y yes   | N N 6<br>N N 6<br>N N 6<br>N N 6<br>N Y 2<br>N N 6           
  | 54K 64K<br>54K 64K<br>54K 64K<br>54K 64K<br>54K 64K<br>4G 4G<br>54K 64K  
  | Y Y Y Y Y Y Y                         | 16   | 4  | 1996 1<br>1996 1<br>1996 1<br>2004 2   | 1998<br>1998<br>1998<br>1917<br>1017   | CR0140.pdf, CR01<br>CR0140.pdf, http:/<br>CR0140.pdf, CR01   | used in Cornell EE475 course<br>used in Cornell EE475 course<br>used in Cornell EE475 course<br>frozen, asm, C, C++, schem, VHDL & V<br>frozen, asm, C, C++, schem, VHDL & V  
  | MIPS/inst reduced due to few inst default clock speed is SOMHz default clock: SOMHz, opt mult/div  |
| aizup/aizup_n<br>aizup/aizup_o<br>aizup/aizup_p<br>aizup/aizup_s<br>altium/TSK16!<br>altium/TSK51/<br>altium/TSK51/   | https://eithub.c stable ninstruct1.cit.cor stable instruct1.cit.cor stable instruct2.cit.cor stable instruct2.cit.cor stable instruct2.cit.cor stable instruct3.cit.cor sta  | Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>ar Altium<br>ar Altium<br>ar Altium  | RISC<br>RISC<br>RISC<br>RISC<br>PIC16<br>RISC<br>8051  | 8 16<br>8 16<br>8 16<br>8 12<br>32 32<br>8 8<br>8 8   | kintex-7-:<br>kintex-7-:<br>kintex-7-:<br>kintex-7-:<br>spartan-3<br>spartan-3<br>spartan-3<br>spartan-3  
  | James Brakef         121           James Brakef         138           James Brakef         198           James Brakef         136           Altium         416           Altium         2426           Altium         1890   | A<br>6<br>6<br>6<br>4<br>4              |   | 29<br>31<br>37<br>31<br>5<br>4 5<br>1 5  | 98 ## q13.1<br>18 ## 14.7<br>75 ## 14.7<br>13 ## 14.7<br>150  | 0.17 2.0 205<br>0.17 3.0 128<br>0.17 2.0 155<br>0.17 8.0 48<br>0.33 2.0 15<br>1.00 1.0 20<br>0.33 6.0  | 3.3 IX<br>7.9 IX<br>3.1 IX<br>9.8 AILX<br>0.6 AILX<br>1.5 AILX  
   | vhdl 1 vhdl 1 vhdl 1 vhdl 1 vhdl 1 proprietary proprietary proprietary proprietary  | cpu<br>cpu<br>cpu<br>cpu  | asm asm y yes y yes   | N N 6<br>N N 6  
   | 54K 64K<br>64K 64K<br>64K 64K<br>64K 64K<br>64G 4G<br>64K 64K<br>64K 64K<br>64K 64K   
   | Y Y Y Y Y Y Y Y                       | 16   | 4  | 1996 :<br>1996 :<br>1996 :<br>2004 :<br>2004 :   | 1998<br>1998<br>1998<br>1998<br>2017<br>2017<br>2017   | CR0140.pdf, CR01<br>CR0140.pdf, http:,<br>CR0140.pdf, CR01<br>CR0140.pdf, CR01   | used in Cornell EE475 course<br>used in Cornell EE475 course<br>used in Cornell EE475 course<br>frozen, asm, C, C++, schem, VHDL & V<br>frozen, asm, C, C++, schem, VHDL & V<br>frozen, asm, C, C++, schem, VHDL & V   | MIPS/inst reduced due to few inst default clock speed is 50MHz default clock: 50MHz, opt mult/div default clock speed is 50MHz  
  |
| aizup/aizup_n<br>aizup/aizup_o<br>aizup/aizup_p<br>aizup/aizup_s<br>altium/TSK16!<br>altium/TSK30!<br>altium/TSK51/<br>altium/TSK80   | https://github.c stable instruct1.cit.cor stab  | Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>ar Altium<br>ar Altium<br>ar Altium<br>ar Altium<br>ar Altium  | RISC<br>RISC<br>RISC<br>RISC<br>PIC16<br>RISC<br>8051<br>Z80<br>OpenRISC   | 8 16<br>8 16<br>8 16<br>8 12<br>32 32<br>8 8<br>8 8   | arria-2<br>kintex-7-<br>kintex-7-<br>kintex-7-<br>spartan-3<br>spartan-3<br>spartan-3<br>spartan-3<br>kintex-7-  
   | James Brakef   121     James Brakef   138     James Brakef   198     James Brakef   136     Altium   416     Altium   2426     Altium   2558     James Brakef   2505   | A 6 6 6 4 4 4 4 4                       |   | 29<br>31<br>37<br>31<br>5<br>4 5<br>1 5<br>5<br>5 19   | 88 ## q13.1<br>18 ## 14.7<br>75 ## 14.7<br>13 ## 14.7<br>160  | 0.17 2.0 203<br>0.17 3.0 128<br>0.17 2.0 153<br>0.17 8.0 44<br>0.33 2.0 123<br>1.00 1.0 20<br>0.33 6.0 3<br>0.33 3.0 3<br>1.00 1.0 76  | 5.4 IX<br>8.3 IX<br>7.9 IX<br>8.1 IX<br>9.8 AILX<br>9.6 AILX<br>1.5 AILX<br>1.2 AILX<br>1.8 ILX  
  | vhdl 1 vhdl 1 vhdl 1 vhdl 1 proprietary proprietary proprietary proprietary proprietary proprietary proprietary proprietary   | cpu<br>cpu<br>cpu<br>cpu<br>altor32   | asm asm y yes   | N N 6<br>N N 6   | 54K 64K<br>54K 64K<br>54K 64K<br>64K 64K<br>64K 64K<br>4G 4G<br>64K 64K<br>64K 64K<br>64K 64K                   
   
   | Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y | 16   | 4  | 1996 :<br>1996 :<br>1996 :<br>2004 :<br>2004 :<br>2004 :<br>2004 :   | 1998<br>1998<br>1998<br>1998<br>1917<br>1917<br>1917<br>1915   | CR0140.pdf, CR01<br>CR0140.pdf, http:,<br>CR0140.pdf, CR01<br>CR0140.pdf, CR01   | used in Cornell EE475 course used in Cornell EE475 course used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V simplified OpenRISC 1000  | MIPS/inst reduced due to few inst default clock speed is SOMHz default clock S90HHz, opt mult/div default clock speed is SOMHz default clock Speed is SOMHz default clock speed is SOMHz xilinx S3 primitives  
   |
| aizup/aizup_n<br>aizup/aizup_o<br>aizup/aizup_p<br>aizup/aizup_s<br>altium/TSK300<br>altium/TSK510<br>altium/TSK800<br>altium/TSK800<br>altor32   | https://github.c stable ninstruct1.cit.cor stable instruct1.cit.cor stable inttp://techdocs.propried A http://techdocs.propried A http://techdocs.propried https://opencor stable https://opencor stable  | Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>ar Altium<br>ar Altium<br>ar Altium<br>ar Altium<br>blitta Embedded  | RISC<br>RISC<br>RISC<br>RISC<br>PIC16<br>RISC<br>8051<br>Z80<br>OpenRISC   | 8 16<br>8 16<br>8 16<br>8 12<br>32 32<br>8 8<br>8 8<br>32 32<br>32 32   | arria-2<br>kintex-7-<br>kintex-7-<br>spartan-3<br>spartan-3<br>spartan-3<br>spartan-3<br>kintex-7-<br>kintex-7-  | James Brakef         121           James Brakef         138           James Brakef         198           James Brakef         136           Altium         416           Altium         2426           Altium         1890           Altium         2558           James Brakef         2505           James Brakef         1928   | A 6 6 6 4 4 4 4 6                       |   | 29<br>31<br>37<br>31<br>5<br>4 5<br>1 5<br>5<br>5 19   | 88 ## q13.1<br>18 ## 14.7<br>25 ## 14.7<br>10 0<br>10 0 | 0.17 2.0 203<br>0.17 3.0 128<br>0.17 2.0 153<br>0.17 8.0 48<br>0.33 2.0 13<br>1.00 1.0 20<br>0.33 6.0 3<br>0.33 3.0 5<br>0.33 3.0 5<br>0.34 8.0 10 10 10 10 10 10 10 10 10 10 10 10 10   | 5.4 IX<br>3.3 IX<br>7.9 IX<br>3.1 IX<br>9.8 AILX<br>9.6 AILX<br>1.5 AILX<br>1.2 AILX<br>1.3 ILX   | vhdl 1 vhdl 1 vhdl 1 vhdl 1 proprietary proprietary proprietary proprietary verilog 16 verilog 7  | cpu<br>cpu<br>cpu<br>cpu<br>altor32   | asm asm asm y yes   | N N 6<br>N N 6   | 54K 64K<br>54K 64K<br>64K 64K<br>64K 64K<br>64K 64K<br>64G 4G<br>64K 64K<br>64K 64K<br>64K 64K<br>64G 4G  | Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y | 16   | 4 4 4  | 1996 : 1996 : 1996 : 2004 : 2004 : 2004 : 2012 : 20 | 1998<br>1998<br>1998<br>1917<br>1017<br>1017<br>1017<br>1015<br>1014   | CR0140.pdf, CR01<br>CR0140.pdf, http://<br>CR0140.pdf, CR01<br>CR0140.pdf, CR01<br>https://openrisc.id   | used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V simplified OpenRISC 1000 no pipelin implified OpenRISC 1000 no pipelin   | MIPS/inst reduced due to few inst default clock speed is SOMHz default clock SOMHz, opt mult/div default clock speed is SOMHz diffull clock speed is SOMHz  |
| aizup/aizup_n<br>aizup/aizup_o<br>aizup/aizup_s<br>aizup/aizup_s<br>altium/TSK16:<br>altium/TSK30:<br>altium/TSK80:<br>altor32_lite   | https://pithub.c stable instruct1.cit.cor stable joinstruct1.cit.cor stable joinstruct1.cit.cor stable joinstruct1.cit.cor stable joinstruct1.cit.cor stable joinstruct1.cit.cor stable joinstruct1.cit.cor stable jointpointpointpointpointpointpointpointp  | Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>ar Altium<br>ar Altium<br>ar Altium<br>ar Altium<br>Ultra Embedded<br>Ultra Embedded<br>Andreas Hilvarsson   | RISC<br>RISC<br>RISC<br>RISC<br>PIC16<br>RISC<br>8051<br>Z80<br>OpenRISC   | 8 16<br>8 16<br>8 12<br>32 32<br>8 8<br>8 8<br>32 32<br>32 32<br>16 16   
  | arria-2<br>kintex-7-<br>kintex-7-<br>kintex-7-<br>spartan-3<br>spartan-3<br>spartan-3<br>kintex-7-<br>kintex-7-<br>kintex-7-   | James Brakef         121           James Brakef         138           James Brakef         198           James Brakef         136           Altium         416           Altium         2426           Altium         2590           James Brakef         2505           James Brakef         1928           James Brakef         377  | A 6 6 4 4 4 4 6 6 6                     |   | 29<br>31<br>37<br>31<br>5<br>4 5<br>1 5<br>5<br>5 19   | 88 ## q13.1<br>88 ## 14.7<br>75 ## 14.7<br>60   | 0.17 2.0 203<br>0.17 3.0 123<br>0.17 2.0 155<br>0.17 8.0 48<br>0.33 2.0 15<br>1.00 1.0 20<br>0.33 6.0 5<br>1.00 1.0 76<br>1.00 2.0 65<br>0.67 1.0 343   
  | 5.4 IX<br>3.3 IX<br>7.9 IX<br>3.1 IX<br>9.8 AILX<br>0.6 AILX<br>1.5 AILX<br>1.2 AILX<br>1.3 ILX<br>1.5 ILX  | vhdl 1 vhdl 1 vhdl 1 vhdl 1 proprietary proprietary proprietary verilog 16 verilog 7 vhdl 7   | cpu<br>cpu<br>cpu<br>cpu<br>altor32<br>altor32<br>top   | asm asm asm y yes ome   | N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6                                
  | 54K 64K<br>54K 64K<br>64K 64K<br>64K 64K<br>64K 64K<br>64G 4G<br>64K 64K<br>64K 64K<br>64G 4G<br>4G 4G   
  | Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y | 16   | 4  | 1996 : 1996 : 2004 : 2004 : 2004 : 2004 : 2004 : 2012 : 2012 : 2009 : 20 | 1998<br>1998<br>1998<br>1998<br>1917<br>1917<br>1917<br>1915<br>1914<br>1910   | CR0140.pdf, CR01<br>CR0140.pdf, http:/<br>CR0140.pdf, CR01<br>CR0140.pdf, CR01<br>https://openrisc.id  | used in Cornell EE475 course frozen, asm., C, C++, schem, VHDL & V simplified OpenRISC 1000 simplified OpenRISC 1000, no pipelin lightweight CPU  
   | MIPS/inst reduced due to few inst default clock speed is 50MHz xilinx S3 primitives xilinx S3 primitives maximal features   |
| aizup/aizup_n aizup/aizup_n aizup/aizup_p aizup/aizup_s altium/TSK16: altium/TSKS10: altium/TSKS10: altium/TSKS0: altium/TSK80: altor32 altor32_lite alwcpu am9080  | https://pithub.c stable/instructions/<br>mstructi.cit.cof stable/instructions/<br>mstructi.cit.cof stable/instructions/<br>mstructi.cit.cof stable/instructions/<br>mstructi.cit.cof stable/instructions/<br>mstructi.cit.cof stable/instructions/<br>mstructi.cit.cof stable/instructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/<br>mstructions/ | Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>Yamin Li, Wanming Ch<br>ar Altium<br>ar Altium<br>ar Altium<br>Ultra Embedded<br>Ultra Embedded<br>Andreas Hilvarsson<br>Moshe Shavit  | RISC RISC RISC RISC PIC16 RISC 8051 Z80 OpenRISC OpenRISC RISC RISC 8080   | 8 16<br>8 16<br>8 12<br>32 32<br>8 8<br>8 8<br>32 32<br>32 32<br>16 16   
  | arria-2<br>kintex-7-<br>kintex-7-<br>kintex-7-<br>spartan-3<br>spartan-3<br>spartan-3<br>kintex-7-<br>kintex-7-<br>kintex-7-<br>kintex-7-  | James Brakef         121           James Brakef         138           James Brakef         198           James Brakef         198           James Brakef         136           Altium         416           Altium         2426           Altium         2598           James Brakef         1928           James Brakef         1928           James Brakef         377           James James In synthesis         nynthesis  | A 6 6 4 4 4 6 6 6 6 6                   |   | 29<br>31<br>37<br>31<br>5<br>4 5<br>1 5<br>5<br>5 19   | 88 ## q13.1<br>88 ## 14.7<br>75 ## 14.7<br>90   | 0.17 2.0 20:<br>0.17 3.0 12:<br>0.17 2.0 15:<br>0.17 8.0 44<br>0.33 2.0 1:<br>1.00 1.0 20:<br>0.33 6.0<br>0.33 3.0<br>1.00 1.0 76<br>1.00 2.0 6:<br>0.67 1.0 34:<br>0.33 9.0  
  | 5.4 IX<br>5.3 IX<br>7.9 IX<br>5.8 AILX<br>6.6 AILX<br>1.5 AILX<br>6.8 ILX<br>6.8 ILX<br>6.8 ILX<br>6.8 ILX<br>7.9 IX<br>7.9 | vhdl 1 vhdl 1 vhdl 1 proprietary proprietary proprietary proprietary verilog 16 verilog 7 vhdl 7 vhdl 31  | cpu<br>cpu<br>cpu<br>cpu<br>altor32<br>altor32<br>top   | asm asm asm y yes   | N N 6 N N 6 N N 6 N N 6 N N 6 N N 7 2 N N 6 N N 6 N N 7 N N 6 N N 7 N N 6 N N 7 N N 6 N N 7 N N 6 N N 7 N N 6 N N 7   | 54K 64K<br>54K 64K<br>54K 64K<br>54K 64K<br>64K 64K<br>4G 4G<br>64K 64K<br>64K 64K<br>64G 4G<br>4G 4G<br>64K 64K<br>64K 64K  
   
  | Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y | 16   | 4 4 4  | 1996 : 1996 : 2004 : 2004 : 2004 : 2004 : 2004 : 2002 : 2012 : 2009 : 2917 : 2012 : 20 | 1998<br>1998<br>1998<br>1998<br>19017<br>19017<br>19017<br>19015<br>19014<br>19010   | CR0140.pdf, CR01<br>CR0140.pdf, http:/<br>CR0140.pdf, CR01<br>CR0140.pdf, CR01<br>https://openrisc.id  | used in Cornell EE475 course frozen, asm. C, C++, schem, VHDL & V frozen, asm. C, C++, schem, VHDL & V frozen, asm. C, C++, schem, VHDL & V simplified OpenRISC 1000 simplified OpenRISC 1000, no pipelin lightweight CPU mulation of AM9080 using bit-slice i  | MIPS/inst reduced due to few inst default clock speed is SOMHz milins S3 primitives maximal features has VHD. If or AMD bit-slice chips   
  |
aizup/aizup_ n aizup/aizup_ o aizup/aizup_ o aizup/aizup_ s altium/TSK16: altium/TSK30: altium/TSK80: altor32_ lite alwcpu am9080 am9080	nttos://enthub.c stable mstructi.cit.cor stable mstruct.cit.cor stable mstructi.cit.cor stable mstructi.cit.cor stable mstructi.cit.cor stable mstructi.cit.cor stable mstructi.cor stable mstructi.cor.cor.cor.cor.cor.cor.cor.cor.cor.cor	Yamin Li, Wanming Ch Yamin Li, Wanming Ch Yamin Li, Wanming Ch Yamin Li, Wanming Ch Ar Altium Ar Altium Ar Altium Ultra Embedded Lultra Embedded Andreas Hilvarsson Moshe Shavit	RISC RISC RISC RISC PIC16 RISC 8051 Z80 OpenRISC OpenRISC RISC	8 16 8 16 8 12 32 32 8 8 8 8 32 32 32 32 16 16	arria-2 kintex-7- kintex-7- kintex-7- spartan-3 spartan-3 spartan-3 kintex-7- kintex-7- kintex-7- kintex-7- kintex-7-	James Brakef         121           James Brakef         138           James Brakef         198           James Brakef         136           Altium         416           Altium         1890           Altium         2558           James Brakef         2505           James Brakef         1928           James Brakef         193           James Brakef         197	A 6 6 4 4 4 6 6 6 6 6 6 6		29 31 37 31 5 4 5 1 5 5 19 23 19	88 ## q13.1 88 ## 14.7 75 ## 14.7 30 ## 14.7 60	0.17 2.0 20: 0.17 3.0 12t 0.17 2.0 15: 0.17 8.0 4t 0.33 2.0 1: 1.00 1.0 20 0.33 3.0 1.00 1.0 70 1.00 2.0 6: 0.67 1.0 34s 0.33 9.0	5.4 IX 3.3 IX 7.9 IX 3.1 IX 9.8 AILX 9.6 AILX 1.5 AILX 1.5 AILX 1.6 ILX 1.7 ILX 1.8	vhdl 1 vhdl 1 vhdl 1 vhdl 1 vhdl 1 proprietary proprietary proprietary verilog 16 verilog 7 vhdl 7 vhdl 31 V vhdl 31	cpu cpu cpu cpu altor32 altor32 top cpu sys9080	asm asm y yes	N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 7 2 N N 6 N N 6 N N 7 6 N N 7 6 N N 7 6 N N 7 6 N N 7 6 N N 8 6 N N 8 6 N N 8 6	54K 64K 64K 64K	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16	4 4 4 4	1996 : 1996 : 2004 : 2004 : 2004 : 2004 : 2004 : 2004 : 2004 : 2012 : 2012 : 2019 : 2917 : 2917 : 2917	1998 1998 1998 1998 19017 19017 19017 19015 19014 19010 19018	CR0140.pdf, CR01 CR0140.pdf, http:/ CR0140.pdf, CR01 CR0140.pdf, CR01 https://openrisc.ie https://openrisc.ie https://en.wikichi	used in Cornell EE475 course used in Cornell EE475 course used in Cornell EE475 course used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V frozen, asm, C, C++, schem, VHDL & V frozen, asm, C, C++, schem, VHDL & V frozen, asm, C, C++, schem, VHDL & V simplified OpenRISC 1000, no pipelin lightweight CD emulation of AM9080 using bit-silce emulation of AM9080 using bit-silce emulation of AM9080 using bit-silce emulation of AM9080 using bit-silce	MIPS/inst reduced due to few inst default clock speed is 50MHz xilinx S3 primitives xilinx S3 primitives maximal features
alizup/alizup_nalizup/alizup_alizup/alizup_alizup_alizup_alizup_alizup_alizup_alizup_alizup_alizup_alizup_alizup_alizup_alizup_statium/TSK50/altium/TSK80/altium/	https://pithub.c stable/instructions/rethub.c stable/instructions/rethub.c stable/instructions/rethub.com/stable/instruction	Yamin Li, Wanming Ct Yamin Li, Wanming Cr Yamin Li, Wanming Cr Yamin Li, Wanming Cr Af Altium Af Altium Af Altium Litra Embedded Ultra Embedded Ultra Embedded Moshe Shavit Moshe Shavit Conor Santifort	RISC RISC RISC RISC PIC16 RISC 8051 Z80 OpenRISC OpenRISC 8080 8080 ARM7	8 16 8 16 8 12 32 32 8 8 8 8 32 32 32 32 16 16	arria-2 kintex-7- kintex-7- kintex-7- spartan-3 spartan-3 spartan-3 kintex-7- kintex-7- kintex-7- kintex-7- kintex-7-	James Brakef         121           James Brakef         138           James Brakef         198           James Brakef         196           James Brakef         136           Altium         416           Altium         2426           Altium         258           James Brakef         2505           James Brakef         1928           James Brakef         1928           James J	A 6 6 4 4 4 4 6 6 6 6 6 6 6 6 6 7 6	1	29 31 37 31 5 4 5 1 5 5 19 23 19	88 ## q13.1 88 ## 14.7 55 ## 14.7 73 ## 14.7 60	0.17 2.0 205 0.17 3.0 125 0.17 2.0 125 0.17 8.0 44 0.33 2.0 15 1.00 1.0 20 0.33 6.0 : 0.33 3.0 . 1.00 1.0 70 0.00	5.4 IX 3.3 IX 7.9 IX 3.1 IX 9.8 AILX 9.6 AILX 1.5 AILX 1.5 AILX 1.6 AILX 1.7 AILX 1.8 AILX 1.8 AILX 1.8 AILX 1.9 AILX 1.1 AILX 1.1 AILX 1.1 AILX 1.2 AILX 1.3 AILX 1.4 AILX 1.5 AILX 1.6 AILX 1.7 AILX 1.8	vhdl 1 vhdl 1 vhdl 1 proprietary proprietary proprietary proprietary verilog 16 verilog 7 vhdl 7 vhdl 31 verilog 25	cpu cpu cpu cpu altor32 altor32 top cpu sys9080 a23_core	asm asm asm yes Y yes	N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 7 2 N N N 6 N N 7 4 N N 6 N N 7 6 N N 7 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6	54K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64G 4G 64G 4G 64K 64K 64K 64K 64K 64K	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 16 18 18 18 18 18 18 18 18 18 18 18 18 18	16	1996 : 1996 : 2004 : 2004 : 2004 : 2004 : 2004 : 2002 : 2012 : 2012 : 2019 : 2917 : 2917 : 3 : 2010 : 3	1998 1998 1998 1998 19017 19017 19017 19015 19018 19018 19018	CR0140.pdf, CR01 CR0140.pdf, http://cR0140.pdf, CR01 CR0140.pdf, CR01 CR0140.pdf, CR01 crttps://openrisc.ie https://en.wikichi https://en.wikichi https://en.wikichi https://en.wikichi	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V simplified OpenRISC 1000 simplified OpenRISC 1000, no pipelin lightweight CP emulation of AM9080 using bit-slice i emulation of AM9080 using bit-slice i emulation of AM9080 using bit-slice i mo MMU, shared cache	MIPS/inst reduced due to few inst default clock speed is SOMHz milins S3 primitives maximal features has VHD. If or AMD bit-slice chips
alizup/alizup_n alizup/alizup_p alizup/alizup_s altium/TSK30 altium/TSK30 altium/TSK30 altium/TSK30 altor32_lite alwcpu am9080 am9080 amber amber	nttos://opencor stable.  Intos://opencor stable.	Yamin Li, Wanming Ct Yamin Li, Wanming Ct Yamin Li, Wanming Cr Yamin Li, Wanming Cr Yamin Li, Wanming Cr Af Altium Ar Altium A	RISC RISC RISC RISC RISC RISC PICTÓ RISC 8051 Z80 OpenRISC OpenRISC RISC 8080 ARM7 ARM7	8 16 8 16 8 12 32 32 8 8 8 8 32 32 32 32 16 16	arria-2 kintex-7 kintex-7 kintex-7 kintex-7 spartan-3 spartan-3 spartan-3 kintex-7 kintex	James Braker   121     James Braker   138     James Braker   136     James Braker   136     James Braker   136     Altium   416     Altium   2426     Altium   2558     James Braker   1250     James Braker   1928     James James   1928     James James   1938     James     James   1938     James     James	A 6 6 4 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6	1 2	29 31 37 31 5 4 5 5 5 5 19 23 19	88 ## q13.1 88 ## 14.7 75 ## 14.7 80	0.17 2.0 20:00 0.17 3.0 12:00 0.17 2.0 15:00 0.17 8.0 44 0.33 2.0 15:00 0.10 0.10 20 0.33 6.0 0.10 0.10 70 1.00 1.0 70 1.00 1.0 70 1.00 3.0 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.75 1.0 46 1.05 1.0 34	5.4 IX 3.3 IX 7.9 IX 3.1 IX 9.8 AILX 1.5 AILX 1.5 AILX 1.5 AILX 1.7 AILX 1.8 ILX 1.8 ILX 1.8 ILX 1.8 ILX 1.9 ILX 1.1 ILX 1.1 ILX 1.2 ILX 1.3 ILX 1.4 ILX 1.5 ILX 1.5 ILX 1.6 ILX 1.7 ILX 1.8 ILX 1.	vhdl 1 vhdl 1 vhdl 1 vhdl 1 vhdl 1 proprietary proprietary proprietary proprietary verilog 16 verilog 7 vhdl 31 vhdl 31 verilog 25 verilog 25	cpu cpu cpu cpu altor32 altor32 top cpu cpu asysy9080 a23_core a25_core	asm asm asm y yes y yes y yes y yes y yes y yes ome y yes y yes y yes y yes y yes y yes ome y yes y y y y	N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 7 2 N N N 6 N N 7 4 N N 6 N N 7 6 N N 7 6 N N 6 N N 7 6 N N 7 N N 6 N N 8	54K 64K 54K 64K 54K 64K 54K 64K 54K 64K 54K 64K 54K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	4 4 4 4 16	1996 : 1996 : 2004 : 2004 : 2004 : 2012 : 2012 : 2019 : 2917 : 2917 : 3 : 2010 : 5 : 2010 : 5 : 2010 : 1	1998 1998 1998 1998 1917 1917 1917 1918 1918	CR0140.pdf, CR01 CR0140.pdf, http., CR0140.pdf, CR01 CR0140.pdf, CR01 https://openrisc.ie https://en.wikichi https://en.wikichi https://en.wikipea	used in Cornell EE475 course used in Cornell EE475 course used in Cornell EE475 course used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V frozen, asm, C, C++, schem, VHDL & V frozen, asm, C, C++, schem, VHDL & V frozen, asm, C, C++, schem, VHDL & V simplified OpenRISC 1000 simplified OpenRISC 1000, no pipelin lightweight CFU emulation of AM9080 using bit-sice no MMU, shared cache no MMU, shared cache no MMU	MIPS/inst reduced due to few inst default clock speed is SOMHz milins S3 primitives maximal features has VHD. If or AMD bit-slice chips
aizup/aizup_n aizup/aizup_g aizup/aizup_g aizup/aizup_s altium/TSK30 altium/TSK30 altium/TSK30 altium/TSK80 altium/TSK80 altor32_lite alwcpu am9080 amber amber amber	https://pkhub.c stable instructi.cit.cor stable instructi.cit.cor stable instructi.cit.cor stable instruct.cit.cor stable instruct.cor stable intus://opencor stable intus://opencor beta intus://opencor stable intus://open	Yamin Li, Wanming Ct Yamin Li, Wanming Ct Yamin Li, Wanming Ch Yamin Li, Wanming Ch All Charles Charles All Charles All Charles All Charles Washes Wa	RISC RISC RISC RISC RISC PIC16 RISC 8051 Z80 OpenRISC RISC 8080 8080 ARM7 ARM7	8 16 8 16 8 12 32 32 8 8 8 8 32 32 32 32 16 16	arria-2 kintex-7 kintex-7 kintex-7 spartan-3 spartan-3 spartan-3 spartan-3 kintex-7 kintex-	James Brakef   121     James Brakef   138     James Brakef   198     James Brakef   198     James Brakef   136     James Brakef   136     Altium   2426     Altium   2426     Altium   2558     James Brakef   377     James Brakef   377     James Brakef   378     James Brakef   3105     James Brakef   3105     James Brakef   3103     James Brakef   3105     James Brakef   3	A 6 6 4 4 4 4 6 6 6 6 6 6 6 6 6 7 6	1 2	29 31 37 31 5 1 5 5 19 23 19 10 16 20 17 18 12	88 ## q13.1 88 ## 14.7 55 ## 14.7 13 ## 14.7 10 0 10 0	0.17 2.0 205 0.17 3.0 125 0.17 2.0 125 0.17 8.0 48 0.33 2.0 15 0.10 1.0 1.0 10 0.33 6.0 10 1.00 1.0 70 1.00 2.0 65 0.67 1.0 345 0.33 9.0 10 0.33 9.0 10 0.35 1.0 44 1.05 1.0 25 1.05 1.0 25	5.4 IX 3.3 IX 7.9 IX 3.1 IX 9.8 AILX 9.6 AILX 1.5 AILX 1.2 AILX 1.3 ILX 1.3 ILX 1.4 ILX 1.5 ILX 1.7 ILX 1.8	vhdl 1 vhdl 1 vhdl 1 vhdl 1 vhdl 1 proprietary proprietary proprietary proprietary verilog 16 verilog 7 vhdl 7 vhdl 31 verilog 25 verilog 25 verilog 25	cpu cpu cpu cpu altor32 altor32 top cpu sys9080 a23_core a25_core a25_core	asm asm asm y yes yes y yes	N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 7 2 N N N 6 N N 8 N N 6 N N 7 6 N N 7 6 N N 8 N N 6 N N 8 N N 6 N N 8 N N 8 N N 8 N N 8 N N 8	54K 64K 54K 64K 54K 64K 54K 64K 556 4K 64G 4G 54K 64K 54K 64K 64G 4G 4G 4G	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16	1996   1996   1996   1996   2004   2004   2004   2004   2012   2012   2012   2019   2917   2917   3 2010   3 2010   3 2010   3 2010	1998 1998 1998 1917 1917 1917 1915 1914 1918 1918 1918 1917 1917	CR0140.pdf, CR01 CR0140.pdf, http: CR0140.pdf, CR01 CR0140.pdf, CR01 CR0140.pdf, CR01 https://openrisc.ik https://openrisc.ik https://en.wikich https://en.wikich https://en.wikich https://en.wikich https://en.wikich https://en.wikich	used in Cornell EE475 course used in Cornell EE475 course used in Cornell EE475 course used in Cornell EE475 course frozen, asm. C, C++, schem, VHDL & V frozen, asm. C, C++, schem, VHDL & V frozen, asm. C, C++, schem, VHDL & V simplified OpenRISC 1000, no pipelin lightweight CP emulation of AM9080 using bit-slice : emulation of AM9080 using bit-slice in no MMU, shared cache no MMU, shared cache no MMU on MMU.	MIPS/inst reduced due to few inst default clock speed is 50MHz sillinst Sprimitives MIIInst Sprimitives MIIInst Sprimitives Maximal features has VHDL for AMID bit-slice chips has VHDL for AMID bit-slice chips
alizup/alizup_n alizup/alizup_g alizup/alizup_g alizup/alizup_s altium/TSK30 altium/TSK30 altium/TSK31 altium	nttos://opencor stable.  https://opencor stable.	Yamin Li, Wanming Ct Yamin Li, Wanming Ct Yamin Li, Wanming Cr Yamin Li, Wanming Cr Yamin Li, Wanming Cr Altium Ar Altium Ar Altium Ar Altium Ar Altium Ar Altium Ar Altium Constantion And Constantion And Constantion And Constantion Conor Santifort	RISC RISC RISC RISC RISC PIC16 RISC PIC16 RISC 8051 Z80 OpenRISC OpenRISC RISC 8080 8080 ARM7 ARM7 ARM7	8 16 8 16 8 12 32 32 8 8 8 8 32 32 32 32 16 16	arria-2 kintex-7- kintex-7- kintex-7- spartan-3 spartan-3 spartan-3 spartan-3 kintex-7- kintex-7- kintex-7- zu-3e zu-3e zu-3e kintex-7-	James Braker   121	A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	1 2 2 3	29 31 37 31 5 4 5 5 19 23 19 10 16 20 17 18 12 2 8	88 ## q13.1 88 ## 14.7 5 ## 14.7 60	0.17 2.0 2030 0.17 3.0 128 0.17 2.0 15: 0.17 8.0 44 0.33 2.0 15: 0.10 1.0 20 0.33 6.0 1: 1.00 1.0 70 1.00 1.0 70 1.00 1.0 34 0.33 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.33 1.0 45 0.34 9.0 0.35 9.0 0.36 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	5.4 IX 3.3 IX 7.9 IX 3.1 IX 9.8 ALX 9.6 ALX 1.5 ALX 1.5 ALX 1.5 ALX 1.5 ALX 1.7 ALX 1.8 ALX 1.8 ALX 1.9 ALX 1.9 ALX 1.1 ALX 1.1 ALX 1.1 ALX 1.2 ALX 1.3 ALX 1.4 ALX 1.5 ALX 1.5 ALX 1.6 ALX 1.7 ALX 1.8 ALX 1.8 ALX 1.9 ALX 1.9 ALX 1.9 ALX 1.1 ALX 1.1 ALX 1.1 ALX 1.1 ALX 1.2 ALX 1.3 ALX 1.4 ALX 1.5 ALX 1.6 ALX 1.7 ALX 1.8 ALX 1.9 ALX	vhdl 1 vhdl 1 vhdl 1 vhdl 1 vhdl 1 vhdl 1 proprietary proprietary proprietary proprietary verilog 16 verilog 7 vhdl 7 vhdl 31 verilog 25 verilog 25 verilog 25 verilog 25	cpu cpu cpu cpu altor32 altor32 top cpu sys9080 a23_core a25_core a25_core a23_core	asm asm asm y yes yes y yes	N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 7 2 N N N 6 N N 8 N N 6 N N 7 6 N N 7 6 N N 8 N N 6 N N 8 N N 6 N N 8 N N 8 N N 8 N N 8 N N 8	54K 64K 54K 64K 54K 64K 54K 64K 556 4K 64G 4G 54K 64K 54K 64K 64G 4G 4G 4G	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	4 4 4 4 16	1996 : 1996 : 2004 : 2004 : 2004 : 2012 : 2012 : 2019 : 2917 : 2917 : 3 : 2010 : 5 : 2010 : 5 : 2010 : 1	1998 1998 1998 1917 1917 1917 1915 1914 1918 1918 1918 1917 1917	CR0140.pdf, CR01 CR0140.pdf, http:/ CR0140.pdf, http:/ CR0140.pdf, CR01 CR0140.pdf,	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V implified OpenRISC 1000 implified OpenRISC 1000, no pipelin lightweight C PU emulation of AM9080 using bit-slice i no MMU, shared cache no MMU no MMU no MMU no MMU, shared cache	MIPS/inst reduced due to few inst default clock speed is 50MHz silinx 32 primitives maximal features has VHDL for AMD bit-slice chips has VHDL for AMD bit-slice chips 2048 LUTs used as single port RAM
aizup/aizup_n aizup/aizup_n aizup/aizup_p aizup/aizup_s aizup/aizup_s aitum/TSK300 altium/TSK300 alt	https://pethub.c stable mstrutt.cit.cor mstruttp://pencor mstruttp://pencor mstrus//pencor mstrus	Yamin Li, Wanming Ct Alltium Ari Altium Ari Altium Illiam Ari Altium Control Santior Andreas Hillwarson Moshe Shavit Moshe Shavit Connor Santifort Connor Santifort Connor Santifort Connor Santifort Connor Santifort Connor Santifort Alberto Moriconi	RISC RISC RISC RISC RISC RISC PIC16 RISC 8051 Z80 OpenRISC OpenRISC RISC 8080 8080 ARM7 ARM7 ARM7 ARM7 stack	8 16 8 16 8 12 32 32 8 8 8 32 32 32 32	arria-2 kintex-7 kintex-7 kintex-7 spartan-3 spartan-3 spartan-3 spartan-3 kintex-7 kintex-7 kintex-7 zu-3e kintex-7 zu-3e kintex-7 zu-3e kintex-7 zu-3e kintex-7 zu-3e	James Brakef   121     James Brakef   138     James Brakef   198     James Brakef   198     James Brakef   198     James Brakef   146     James Brakef   146     Altium   2426     Altium   2426     Altium   2558     James Brakef   1928     James Brakef   1928     James Brakef   1928     James Brakef   1928     James James   105   185     James James   105   185     James James   105   185     James Brakef   103     James Brakef   103     James Brakef   103     James Brakef   103     James Brakef   104     James Brakef   1	A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	1 2 2 1	29 31 37 31 5 4 5 5 19 23 19 10 16 20 17 18 12 2 8	14.7   14.7	0.17 2.0 2030 0.17 3.0 125 0.17 2.0 15: 0.17 8.0 44 0.33 2.0 15 1.00 1.0 20 0.33 3.0 .1 1.00 1.0 20 0.33 3.0 .1 1.00 1.0 33 1.00 1.0 33 1.00 2.0 6: 0.67 1.0 345 0.33 9.0 0 0.75 1.0 43 1.05 1.0 22 0.75 1.0 43	5.4 IX 3.3 IX 7.9 IX 3.1 IX 9.8 AIIX 9.6 AIIX 1.5 AIIX 1.5 AIIX 1.5 AIIX 1.7 IIX 1.7 IIX 1.8 IIX 1.8 IIX 1.9 IIX 1.1 IIX 1.1 IIX 1.1 IIX 1.2 IIX 1.3 IIX 1.4 IIX 1.5 AIIX 1.7 IIX 1.8 IIX 1.9 IIX 1	whdl 1 vhdl 1 vhdl 1 vhdl 1 vhdl 1 proprietary proprietary proprietary proprietary proprietary proprietary verilog 16 verilog 7 vhdl 31 vhdl 31 verilog 25	cpu cpu cpu cpu altor32 altor32 top cpu cpu asysop80 a23_core a25_core a25_core a25_core processor	asm   asm   y yes   yes   y yes   yes   y yes	N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 7 N N 6 N N 8 N N 6 N N 7 N 7 N 8 N 8 N 8 N 8 N 8 N 8 N 8 N 8 N 8 N 8	54K 64K 54K 64K 54K 64K 54K 64K 54K 64K 64K 64K	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16	1996   19	998   998	CR0140.pdf, CR01 R0140.pdf, http.; R0140.pdf, CR01 R0140.pdf, CR01 R0140.pdf, CR01 tttps://openrisc.is tttps://en.wikich tttps://en.wikich tttps://en.wikich tttps://en.wikipe tttps://en.wikipe tttps://en.wikipe	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V simplified OpenRISC 1000 simplified OpenRISC 1000, no pipelin lightweight CPU emulation of AM9800 using bit-slice i emulation of AM9800 using bit-slice i no MMU no MMU, shared cache based on mic-1 by Andrew Tanenbau	MIPS/inst reduced due to few inst default clock speed is 50MHz sillins S3 primittives maximal features has VHDL for AMD bit-slice chips has VHDL for AMD bit-slice chips 2048 LUTs used as single port RAM uCode, usually Java virtual machine
alizup/alizup_n alizup/alizup_p alizup/alizup_p alizup/alizup_p alizup/alizup_s altium/TSK300 altium/TSK300 altor32 altium/TSK300 altor32 altor32_lite alwcpu am9080 am9080 am9080 amber amber amber amber amber amber amber-o-mpsoro-mpsoro-mpsoro-mpsoro-mpsoro-mpsoro-mpsoro-mpsoro-mizup/aliz	https://pgthub.c stable in structl.cit.cof stable in structl.cof s	Yamin Lj, Wanming Cf Vamin Lj, Wanming Cf Vamin Lj, Wanming Cr Vamin Lj, Wanmin Lj, Wanm	RISC RISC RISC RISC RISC PIC16 RISC 8051 Z80 OpenRISC OpenRISC 8080 8080 ARM7 ARM7 ARM7 ARM7 ARM7 ARM7 ARM7 ARM7	8 16 8 16 8 12 32 32 8 8 8 8 32 32 32 32 16 16 8 8 8 8 32 32 32 32	arria-2 kintex-7-2 kintex-7-3 kintex-7-3 spartan-3 spartan-3 spartan-3 spartan-3 kintex-7-7 kintex-7-7 kintex-7-8 kintex-7-8 kintex-7-7 kintex-	James Braker   121     James Braker   138     James Braker   198     James Braker   198     James Braker   196     Altium   2426     Altium   2426     Altium   2558     James Braker   1928     Jam	A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	1 2 1 1	29 31 37 31 5 4 5 5 5 5 19 23 19 10 16 20 17 18 12 2 8 2 5 1 33	14.7   14.7   15.7   16.7	0.17 2.0 20:0 0.17 3.0 1.0 0.17 3.0 1.0 0.17 3.0 1.0 0.17 8.0 4.1 0.10 1.0 1.0 20 0.33 2.0 1.1 0.0 1.0 20 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.30 6.0 1.0 7.0 0.0 1.0 7.0 0.0 7.0 1.0 34:0 0.33 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.10 1.0 1.0 3.0 0.75 1.0 4.1 0.5 1.0 3.0 0.75 1.0 1.0 1.0 0.75 1.0 1.0 1.0 1.0 0.75 1.0 1.0 1.0 1.0	5.4 IX 3.3 IX 7.9 IX 3.8 AILX 3.6 AILX 3.6 AILX 3.7 AILX 5.8 ILX 5.8 ILX 5.8 ILX 5.9 ILX 5.9 ILX 5.9 ILX 5.1 ILX 5.1 ILX 5.2 AILX 5.3 ILX 5.4 ILX 5.5 ILX 5.6 ILX 5.7 ILX 5.8 ILX 5.9 ILX 5.0 ILX 5.0 ILX 5.0 ILX 5	whdl	cpu cpu cpu cpu altor32 altor32 top cpu sys9080 a23_core a25_core a25_core a23_core a26_dore	asm asm ssm y yes	N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 7 N N 6 N N 6 N N 6 N N 6 N N 7 N N 6 N N 6 N N 7 N N 6 N N 6 N N 7 N N 6 N N 6 N N 7 N N 6 N N 6 N N 7 N N 6 N N 6 N N 6 N N 7 N N 6 N N 6 N N 7 N N 6 N N 6 N N 6 N N 6 N N 7 N N 6 N N 6 N N 6 N N 7 N N N 7 N N N 7 N N N 7 N N N N	54K 64K 54K 64K 54K 64K 54K 64K 256 4K 4G 4G 54K 64K 64K 64K	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16	1996   19	998   998	CR0140.pdf, CR01 CR0140.pdf, Intro, CR0140.pdf, CR01 CR0140.pdf, CR01 intros://openrisc.is https://openrisc.is https://en.wikich https://en.wikipen	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V simplified OpenRISC 1000, no pipelin- lightweight CPU menulation of AM9080 using bit-sitce i no MMU, shared cache no MMU, shared cache no MMU, shared cache based on mic. 1 by Andrew Tanenbau holice of Im32, aeMB, mortiks or or 1	MIPS/inst reduced due to few inst default clock speed is SOMHz sillinx S3 primitives MIIInx S3 primitives maximal features has VHDL for AMD bit-slice chips has VHDL for AMD bit-slice chips  2048 LUTs used as single port RAM uCode, usually Java virtual machine full system has network of cores
aizup/aizup_n aizup/aizup_n aizup/aizup_p aizup/aizup_s aizup/aizup_s aitum/TSK300 altium/TSK300 alt	https://pethub.c. stable wistructi.cit.cor stable wistructi.cit.cor stable wistructi.cit.cor stable wistructi.cit.cor stable wistructi.cit.cor stable linstruct.cit.cor stable instruct.cit.cor stable onto/feehdoes-proprierio onto/feehdoes-proprierio nttps://opencor stable sta	Yamin Li, Wanming Ct Yamin Li, Wanmin Li,	RISC RISC RISC RISC RISC RISC RISC PIC16 RISC 8051 Z80 OpenRISC OpenRISC RISC RISC 8080 8080 ARM7 ARM7 ARM7 ARM7 stack uBlaze uBlaze	8 16 8 16 8 12 32 32 8 8 8 8 32 32 32 32 16 16 8 8 8 8 32 32 32 32	arria-2 kintex-7 kintex-7 kintex-7 spartan-3 spartan-3 spartan-3 spartan-3 spartan-3 kintex-7 kintex-7 kintex-7 zu-3e zu-3e kintex-7 zu-3e kintex-7 zu-3e kintex-7 kintex-7 zu-3e kintex-7 kintex-7 zu-3e kintex-7 zu-3e kintex-7 zu-3e kintex-7 zu-3e kintex-7 zu-3e kintex-7	James Brakef   121     James Brakef   138     James Brakef   198     James Brakef   198     James Brakef   198     James Brakef   146     James Brakef   146     Altium   2426     Altium   2426     Altium   2558     James Brakef   1928     James Brakef   1928     James Brakef   1928     James Brakef   1928     James James   105   185     James James   105   185     James James   105   185     James Brakef   103     James Brakef   103     James Brakef   103     James Brakef   103     James Brakef   104     James Brakef   1	A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	1 2 1 1	29 31 37 31 5 4 5 5 5 5 19 23 19 10 16 20 17 18 12 2 8 2 5 1 33	18	0.17 2.0 2000 0.17 3.0 128 0.17 2.0 15: 0.17 8.0 44 0.33 2.0 16: 0.033 2.0 16: 0.033 3.0 2 0.33 6.0 10 20: 0.33 3.0 2 0.33 6.0 10 20: 0.33 6.0 10 20: 0.33 6.0 10 349 0.67 1.0 349 0.75 1.0 40: 0.75 1.0 2: 1.00 1.0 30: 0.75 1.0 2: 1.00 1.0 30: 0.75 1.0 2: 1.00 1.0 30: 0.10 1.0	5.4 IX 3.3 IX 7.9 IX 3.8 AILX 3.6 AILX 3.6 AILX 3.7 AILX 5.8 ILX 5.8 ILX 5.8 ILX 5.9 ILX 5.9 ILX 5.9 ILX 5.1 ILX 5.1 ILX 5.2 AILX 5.3 ILX 5.4 ILX 5.5 ILX 5.6 ILX 5.7 ILX 5.8 ILX 5.9 ILX 5.0 ILX 5.0 ILX 5.0 ILX 5	whdl 1 vhdl 1 vhdl 1 vhdl 1 vhdl 1 proprietary proprietary proprietary proprietary proprietary proprietary verilog 16 verilog 7 vhdl 31 vhdl 31 verilog 25	cpu cpu cpu cpu altor32 altor32 top cpu sys9080 a23_core a25_core a25_core a25_core a26_dore a26_dore a26_dore a27_dore a28_dore	asm   asm   y yes   yes   y yes   yes   y yes	N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 7 N N 6 N N 6 N N 6 N N 6 N N 7 N N 6 N N 6 N N 7 N N 6 N N 6 N N 7 N N 6 N N 6 N N 7 N N 6 N N 6 N N 7 N N 6 N N 6 N N 6 N N 7 N N 6 N N 6 N N 7 N N 6 N N 6 N N 6 N N 6 N N 7 N N 6 N N 6 N N 6 N N 7 N N N 7 N N N 7 N N N 7 N N N N	54K 64K 54K 64K 54K 64K 54K 64K 256 4K 4G 4G 54K 64K 64K 64K	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16	1996   1996   1996   1996   1996   2004   2004   2004   2012   2012   2012   2012   2019   2917   3 2010   3 2010   3 2010   3 2010   2014   2014   2014   2014   2014   2014   2014   2014	998   998	CR0140.pdf, CR01 CR0140.pdf, Intro, CR0140.pdf, CR01 CR0140.pdf, CR01 intros://openrisc.is https://openrisc.is https://en.wikich https://en.wikipen	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V implified OpenRISC 1000, no pipelin ightweight CDV emulation of AM9080 using bit-slice i mo MMU, shared cache no MMU, shared cache no MMU, shared cache based on mic-1 by Andrew Tanenbau choice of Im32, aeMB, mortkx or or 1 hocice of Im32, aeMB, mortkx or or 1	MIPS/inst reduced due to few inst default clock speed is 50MHz willins S3 primitives Milins S3 primitives Milins S3 primitives Milins S3 primitives has VHDL for AMD bit-slice chips has VHDL for AMD bit-slice chips  2048 LUTs used as single port RAM uCode, usually Java virtual machine full system has network of cores full system has network of cores
aizup/aizup aizup/aizup aizup/aizup aizup/aizup paizup/aizup paizup/aizup paizup/aizup paizup/aizup aitum/TSK80 altium/TSK80 altium/TSK80 altora2 altora2 altora2 altora2 altora2 antora0 am9080 am9080 amber ampa antorapsocan-noc-mpsocan-noc-	https://pethub.c stable in structl.cit.cof stable in structl.cof stable in structl.c	Yamin Li, Wanming Ch Yamin Li, Wanming Ch Yamin Li, Wanming Ch Yamin Li, Wanming Ch All Charles Charles Charles All Charles Charles Charles All Charles Charles Washes Shavit Moshe Shavit Moshe Shavit Moshe Shavit Conor Santifort Conor San	RISC RISC RISC RISC RISC RISC PIC16 RISC S051 Z80 OpenRISC OpenRISC 8080 ARM7 ARM7 ARM7 ARM7 ARM7 stack uBlaze uBlaze RISC	8 16 8 16 8 12 32 32 8 8 8 8 8 8 32 32 32 32 31 16 16 8 8 8 8 8 8 32 32 32 32	arria-2 kintex-7- kintex-7- kintex-7- spartan-3 spartan-3 spartan-3 spartan-3 kintex-7- kintex-7- kintex-7- zu-3e zu-3e zu-3e	James Brakef   121     James Brakef   138     James Brakef   198     James Brakef   198     James Brakef   196     James Brakef   136     Altium   2426     Altium   2426     Altium   2588     James Brakef   1928     James Brakef   1928     James Brakef   1928     James Brakef   1928     James James   1015   185     James James   1015   185     James James   1015   185     James James   1015   185     James James   1016   1017     James Brakef   1018     James James   1019	A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	1 2 1	29 31 37 31 5 4 5 5 5 5 19 23 19 10 16 20 17 18 12 2 8 2 5 1 33	18	0.17 2.0 20:00 0.17 3.0 1.00 0.17 3.0 1.00 0.17 3.0 4.0 0.33 2.0 1.1 0.00 1.0 2.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 1.0 1.0 0.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	5.4 IX 5.3 IX 7.9 IX 8.8 AILX 9.6 AILX 1.5 AILX 1.5 AILX 1.5 AILX 1.5 ILX 1.6 AILX 1.7 AILX 1.8 ILX 1.8 ILX 1.9 AILX 1.9	whdi	cpu cpu cpu cpu cpu altor32 altor32 top cpu a23_core a23_core a23_core processor aeMB_top aeMB anylbase	asm   asm   yes	N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 7 N N 7 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 7 N 7 N 7 N 7 N 7 N 7 N 7 N 7 N 7 N	54K 64K 64K 64K 64K 64K 64K 64K 64K 64K 6	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16	1996   1996   1996   2004   2004   2004   2012   2012   2012   2012   2013   2010   3 2010   3 2010   2014	998   998	CR0140.pdf, CR01 CR0140.pdf, Intro., R0140.pdf, CR01 R0140.pdf, CR01 Intros/fopenrisc.is Intros/fopenrisc.	used in Cornell EE475 course frozen, asm. C, C++, schem, VHDL & V frozen	MIPS/inst reduced due to few inst default clock speed is 50MHz distinct speed is 50MHz default clock speed is 50MHz distinct speed is 50MHz default clock speed is 50MHz defa
aizup/aizup, o aizup/aizup, o aizup/aizup, o aizup/aizup, aizup/aizup, aizup/aizup, aizup/aizup, aizup/aizup, aizup/aizup, aizup/aizup, aizup/ai	https://pethub.c stable wistructi.cit.cor stable wistructi.cit.cor stable wistructi.cit.cor stable wistructi.cit.cor stable wistructi.cit.cor stable wistructi.cit.cor stable instruct.cit.cor stable instruct.cit.cor stable on the stable wistructi.cit.cor stable on the	Yamin Li, Wanming Ct Yamin Li, Wanmin Li,	RISC RISC RISC RISC RISC RISC PIC16 RISC S051 Z80 OpenRISC OpenRISC RISC 8080 A080 ARM7 ARM7 ARM7 ARM7 ARM7 ARM7 ARM7 ARM7	8 16 8 16 8 12 32 32 8 8 8 8 8 32 32 32 32 16 16 8 8 8 8 8 32 3	arria-2 kintex-7- kintex-7- kintex-7- spartan-3 spartan-3 spartan-3 spartan-3 spartan-3 kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- zu-3e zu-3e zu-3e kintex-7- zu-3e zu-3e zu-3e zu-3e	James Braker   121   James Braker   138   James Braker   136   James Braker   146   James Braker   150   James B	A 6 6 6 6 4 4 4 4 4 4 4 6 6 6 6 6 6 6 6	1 2 1 1 3 3 3 3	29 31 37 31 5 4 5 1 5 5 19 23 19 10 10 16 20 17 18 18 18 28 28 29 21 21 21 21 21 21 21 21 21 21	88	0.17 2.0 20:0 0.17 3.0 10:0 0.17 3.0 10:0 0.17 3.0 10:0 0.17 2.0 15:0 0.17 8.0 4# 0.33 2.0 15:0 0.33 2.0 15:0 0.33 3.0 1.0 0.0 1.0 1.0 7.0 0.0 1.0 1.0 7.0 0.0 1.0 1.0 7.0 0.0 1.0 1.0 1.0 1.0 0.1 0.0 1.0 1.0 1.0 0.1 0.0 1.0 1.0 1.0 1.0 0.1 0.0 1.0 1.0 1.0 1.0 1.0 0.1 0.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	5.4 IX 3.3 IX 3.1 IX 3.1 IX 3.8 AILX 3.6 AILX 3.8 AILX 3.8 AILX 3.8 ILX 3.8 ILX 3.8 ILX 3.9 ILX 3.0 ILX 4.0	whdi	cpu cpu cpu cpu cpu cpu cpu cpu altor32 altor32 top cpu cpu sys9080 a23_core a25_core a25_core processor aeMB_top aeMB_top aoy486 any1base aoy486	asm	N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N Y 2 N N 6 N N 6 N N 6 N N 6 N N 6 N N 7 N N 6 N N 7 N N 6 N N 7 N N 6 N N 8 N N 6 N N 8 N N 6 N N 8 N N 6 N N 8	54K 64K 64K 64K 64K 64K 64K 64K 64K 64K 6	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16	1996   1996   1996   1996   1996   2004   2004   2004   2004   2005   20	998   998	CR0140.pdf, CR01 CR0140.pdf, http://cR0140.pdf, CR01 CR0140.pdf, CR	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL 8. V implified OpenRISC 1000 impl	MIPS/inst reduced due to few inst default clock speed is 50MHz default clock s
aizup/aizup naizup/aizup aizup/aizup aizup/aizup aizup/aizup paizup/aizup paizup/aizup paizup/aizup aizum/rissio aizum/ris	https://pkhub.c stable instructl.cit.cor stable instructl.cit.cor stable instructl.cit.cor stable instructl.cit.cor stable instructl.cit.cor stable instruct.cit.cor stable intub.//pechdocs-propriet intubs://opencor stable	Yamin LJ, Wanming CF ARITUM AR	RISC RISC RISC RISC RISC RISC RISC RISC	8 16 8 16 8 12 32 32 8 8 8 8 8 8 32 32 32 32 16 16 8 8 8 8 8 8 8 8 8 8 8 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 3	arria-2 kintex-7- kintex-7- kintex-7- spartan-3 spartan-3 spartan-3 spartan-3 spartan-3 kintex-7- kintex-7- kintex-7- zu-3e zu-3e zu-3e kintex-7- zu-3e	James Brakef 121 James Brakef 138 James Brakef 198 James Brakef 198 James Brakef 198 James Brakef 136 ARtium 416 ARtium 2426 ARtium 2558 James Brakef 1928 James Brakef 1032 James Brakef 1104 James Brakef 1032 James Brakef 1034 James Brakef 1044	A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	1 1 2 1 1 3 3 3 3 4 4 4 4	29 31 37 31 5 4 5 1 5 5 19 23 19 10 10 16 20 17 18 18 18 28 28 29 21 21 21 21 21 21 21 21 21 21	88	0.17 2.0 20:00 0.17 3.0 1.00 0.17 3.0 1.00 0.17 3.0 4.00 0.33 2.0 1.00 0.33 2.0 1.00 0.33 6.0 1.00 0.33 6.0 1.00 0.33 6.0 1.00 0.33 6.0 1.00 0.33 6.0 1.00 0.33 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.10 1.0 1.0 1.0 0.10 1.0 1.0 0.10 1.0 1.0 0.10 1.0 1.0 0.10 1.0 1.0 0.10 1.0 1.0 0.10 1.0 1.0 0.10 1.0 1.0 0.10 1.0 1.0 0.10 1.0 1.0	5.4 IX 3.3 IX 7.9 IX 8.8 AILX 9.6 AILX 1.5 AILX 1.5 AILX 1.5 AILX 1.5 AILX 1.6 AILX 1.7 ILX 1.8 ILX 1.8 ILX 1.9 ILX 1.9 ILX 1.9 ILX 1.9 ILX 1.1 ILX 1.1 ILX 1.1 ILX 1.2 ILX 1.3 ILX 1.3 ILX 1.4 ILX 1.5 ILX 1.7 ILX 1.8 ILX 1.9 ILX 1.9 ILX 1.1 ILX 1.	whdi	cpu cpu cpu cpu cpu cpu altor32 altor32 top cpu a23_core a25_core a25_core a25_core a25_core a25_core a26_dore	asm asm sasm asm asm asm asm asm asm asm	N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 7 N N 6 N N 7 N N 6 N N 7 N N 6 N N 6 N N 7 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 6 N N 7 N 7 N 7 N 7 N 8 N 8 N 8 N 8 N 8 N 9 N 9 N 9 N 9 N 9 N 9 N 9 N 9 N 9 N 9	54K 64K 64K 64K 64K 64K 64K 64K 64K 64K 6	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16	1996   1996   1996   1996   2004   2004   2004   2012   2012   2015   2010   3 2010   3 2010   2014	998   998	CR0140.pdf, CR01 CR0140.pdf, http://cR0140.pdf, CR01 CR0140.pdf, CR	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V simplified OpenRISC 1000 simplified OpenRISC 1000, no pipelin lightweight CPU emulation of AM9800 using bit-slice i mo MMU shared cache based on mic-1 by Andrew Tanenbau choice of Im32, aeMB, mor1kx or or1 choice of Im32, aeMB, mor1kx or or1 cray-1 like with full set of vector instit complete 486, SoC configuration	MIPS/inst reduced due to few inst default clock speed is 50MHz display to the speed is 50MHz default clock speed is 50M
aizup/aizup_n aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_p aizup/aizup_p aizup/aizup_p aizup/aizup_s aitum/TSK30i ait	nttos://opencor stables/intos://opencor stables/intos:	Yamin Li, Wanming Ct Yamin Li, Wanming Ct Yamin Li, Wanming Cr Yamin Li, Wanming Cr Yamin Li, Wanming Cr Altium Ar Altium  Ar Altium Ar	RISC RISC RISC RISC RISC RISC PICIA RISC PICIA RISC RISC 8051 Z800 OpenRISC RISC 8080 ARM7 ARM7 ARM7 ARM7 ARM7 ARM7 ARM7 ARM7	8 16 8 16 8 12 32 32 8 8 8 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 3	arria-2 kintex-7-2 kintex-7-3 kintex-7-3 spartan-3 spartan-3 spartan-3 spartan-3 spartan-3 kintex-7-3 kintex-7-2 kintex-7-7 zu-3e kintex-7-2 zu-3e kintex-7-2 zu-3e	James Braker   121	A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	1 1 2 1 1 3 3 3 3 4 4 4 4	29 31 37 31 5 4 5 5 19 23 19 100 16 20 17 18 12 2 8 25 1 33 1 19	88	0.17 2.0 20:0 0.17 3.0 20:0 0.17 3.0 15:0 0.17 8.0 44:0 0.17 8.0 43:0 0.33 2.0 15:0 0.33 2.0 15:0 0.33 6.0 10.0 0.33 6.0 10.0 0.33 6.0 10.0 0.33 6.0 10.0 0.07 1.0 34:0 0.33 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.75 1.0 46:0 0.75 1.0 34:0 0.75 1.0 40:0 0.75 1.0 10 10.0 0.0 1.0 10 10.0 0.0 1.0 10.0 0.0 1.0 10.0 0.0 1.0 10.0 0.0 1.0 10.0 0.0 1.0 10.0 0.0 1.0 10.0 0.0 1.0 10.0 0.0 1.0 10.0 0.0 1.0 10.0 0.0 1.0 10.0 0.0 1.0 10.0 0.0 1.0 10.0 0.0 1.0 10.0 0.0 1.0 10.0 0.0 1.0 10.0 0.0 1.0 10.0 0.0 1.0 10.0 0.0 1.0 10.0 0.0 1.0 1.0 10.0	i.4 IX i.3 IX i.7.9 IX i.8.1 IX i.8.8 AILX i.9.8 AILX i.5.5 AILX i.5.5 AILX i.7.7 ILX i.8.8 ILX i.8.8 ILX i.9.9 IX i.9.9	whdl   1   vhdl   2   verilog   16   verilog   25   verilog   25   verilog   25   vhdl   8   vhdl   8   vhdl   9	cpu cpu cpu cpu cpu cpu altor32 altor32 top cpu sys9080 a23 core a25 core a25 core a25 core a25 core a26 anylosse a0486 a0486 a0486	asm	N N 6 N N 6 N N N 6 N N N 6 N N N 6 N N N 6 N N N 6 N	54K 64K 64K 64K 64K 64K 64K 64K 64K 64K 6	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16	1996   1996   1996   2004   2004   2004   2004   2004   2005   20	998   998	CR0140.pdf, CR01 CR0140.pdf, http:/ R0140.pdf, RR01 Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://en.wikiche Ittps://www.stuff	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL 8. V implified OpenRISC 1000 implified AB6, Soc Configuration implied 486, Soc Configuration implied 486, Soc Configuration	MIPS/inst reduced due to few inst default clock speed is 50MHz default clock s
aizup/aizup naizup/aizup aizup/aizup aizup/aizup aizup/aizup paizup/aizup paizup/aizup paizup/aizup aizum/rissio aizum/ris	https://pkthub.c stable mistrutti.cit.cor stable mistrutti.cor stable mistrutti.cit.cor stable mistrutti.cor.cor.cor.cor.cor.cor.cor.cor. mittps://opencor.cor.dor.cor.cor.cor.cor. mittps://opencor.cor.cor.cor.cor.cor. mittps://opencor.cor.cor.cor.cor. mittps://opencor.cor. mittps://opencor.cor. mittps://opencor.	Yamin Li, Wanming Ct Yamin Li, Wanming Ct Yamin Li, Wanming Cr Yamin Li, Wanming Cr Yamin Li, Wanming Cr Al Altium Ar Altium Ard Altium Andreas Hilwarsson Moshe Shawit Moshe Shawit Moshe Shawit Conor Santifort Conor Santifort Conor Santifort Conor Santifort Conor Santifort Alberta Moriconi  B Alliera Monemi Alberta Monemi Aleksander Osman Aleksander Osman Sorgelig Aleksander Osman	RISC RISC RISC RISC RISC RISC RISC PIC16 RISC SOPERISC RISC OPERISC RISC SOPERISC RISC RISC RISC RISC RISC RISC RISC	8 16 8 16 8 12 32 32 8 8 8 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 3	arria-2 kintex-7-1 kintex-7-2 kintex-7-3 kintex-7-3 spartan-3 spartan-3 spartan-3 spartan-3 kintex-7-2 kintex-	James Braker   121     James Braker   138     James Braker   198     James Braker   198     James Braker   198     James Braker   136     Altium   2426     Altium   2426     Altium   2558     James Braker   1928     James Braker   1038     James Braker   1038     James Braker   1164     James Braker   1164     James Braker   36094     James Braker   36094     James Braker   34094     James Braker	A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	29 31 37 31 5 4 5 5 19 23 19 100 16 20 17 18 12 2 8 25 1 33 1 19	8	0.17 2.0 20:00 0.17 3.0 10:00 0.17 3.0 15:00 0.17 8.0 44 0.33 2.0 15:1.00 0.33 2.0 15:00 0.33 6.0 1.0 20 0.33 6.0 1.0 20 0.33 6.0 1.0 20 0.33 6.0 1.0 20 0.33 9.0 0 0.33 9.0 0 0.33 9.0 0 0.33 9.0 0 0.33 9.0 0 0.33 9.0 0 0.33 9.0 0 0.33 9.0 1.0 1.0 1.0 20 0.75 1.0 40 0.75 1.0 40 0.10 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	i.4 IX i.3 IX i.7.9 IX i.8.1 IX i.8.8 AILX i.9.8 AILX i.5.5 AILX i.5.5 AILX i.7.7 ILX i.8.8 ILX i.8.8 ILX i.9.9 IX i.9.9	whdl   1   whdl   whdl   whdl   whdl   whdl   whdl   3   whdl	cpu cpu cpu cpu cpu altor32 altor32 top cpu cpu cpu cpu asys9080 a23_core a25_core a25_core a25_core a25_core a25_core a26_core a26_core a27_core a28_core a28_core a28_core a29_core a29_core a29_core a20_core a20_core a20_core a20_core a20_core a20_core a21_core a22_core a22_core a22_core a23_core a24_core a24_core a25_core a25_core a25_core a25_core a26_core a26_core a26_core a27_core a27_core a27_core a28_core a	asm asm asm asm y yes yes	N N N N N N N N N N N N N N N N N N N	54K 64K 64K 64K 64K 64K 64K 64K 64K 64K 6	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16	1996   1996   1996   1996   1996   2004   2004   2004   2004   2005   20	1998   19	CR0140.pdf, CR01 CR0140.pdf, http:/ R0140.pdf, RR01 Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://en.wikiche Ittps://www.stuff	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V simplified OpenRISC 1000, no pipelin lightweight CPU emulation of AM9800 using bit-slice i emulation of AM9800 using bit-slice i mo MMU no MMU no MMU no MMU, shared cache based on mic-1 by Andrew Tanenbau choice of Im32, aeMB, mortak or or 1 cray-1 like with full set of vector inst complete 486, Soc Configuration	MIPS/inst reduced due to few inst default clock speed is 50MHz dilinx S3 primitives maximal features has VHDL for AMD bit-slice chips has VHDL for AMD bit-slice chips and VHDL for AMD bit-slice chips DOME to AMD bit-slice chips has VHDL for AMD bit-slice chips has VHDL for AMD bit-slice chips uccode, usually Java virtual machine full system has network of cores three versions with different ISAs, inst sz, reg non-50c, no MMU, not superscalar Henry Wong thesis at UT-oronto, also youtub mister version of ao486: reworked with many buffer
aizup/aizup_n aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_p aizup/aizup_p aizup/aizup_p aizup/aizup_s aitum/TSK30i ait	nttos://opencor stables/intos://opencor stables/intos:	Yamin Li, Wanming Ct Yamin Li, Wanming Ct Yamin Li, Wanming Cr Yamin Li, Wanming Cr Yamin Li, Wanming Cr Altium Ar Altium Ar Altium Ultra Embedded Ultra Embedded Ultra Embedded Ultra Embedded Composantion Moshe Shavit Moshe Shavit Conor Santifort Conor Santifort Conor Santifort Conor Santifort Conor Santifort Alberto Moriconi E Alireza Monemi Aleksander Osman Sorgelig Aleksander Osman Sorgelig Aleksander Osman	RISC RISC RISC RISC RISC RISC RISC RISC	8 16 8 16 8 12 32 32 8 8 8 32 32 32 32 16 16 16 16 8 8 8 8 8 8 32 3	arria-2 kintex-7-2 kintex-7-3 kintex-7-3 kintex-7-3 spartan-3 spartan-3 spartan-3 spartan-3 kintex-7-3 kintex-7-3 kintex-7-2 kintex-7-2 zu-3e zu-2e zu-2e zu-2e zu-2e zu-2e	James Braker   121     James Braker   138     James Braker   198     James Braker   198     James Braker   196     James Braker   196     Altium   2426     Altium   2426     Altium   2558     James Braker   1928     James Braker   1929     James Braker   1929     James Braker   1929     James Braker   1929     James Braker   1939     James Braker   1939     James Braker   2039     Jame	A 6 6 6 6 4 4 4 4 4 4 6 6 6 6 6 6 6 6 6	3 3 3 2 6 4 4 4	29 31 37 31 5 4 5 5 19 23 19 100 16 20 17 18 12 2 8 25 1 33 1 19	88	0.17 2.0 20:00 0.17 3.0 1.00 0.17 3.0 1.00 0.17 8.0 44 0.33 2.0 15: 1.00 1.0 20 0.33 2.0 1.00 0.33 6.0 1.00 0.33 6.0 1.00 0.33 6.0 1.00 0.33 6.0 1.00 0.57 1.0 34 0.57 1.0 1.0 34 0.57 1.0 1.0 34 0.57 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	.4   IX   IX   3.3   IX   3.3   IX   3.4   IX   1.1   IX   3.8   AlLX   3.8   AlLX   3.8   AlLX   3.1   IX   3.1   IX   3.1   IX   3.1   IX   3.1   IX   3.1   IX   4.1   IX   5.1   IX   5	whdl   1   whdl   2   whdl   3   whdl   3	cpu	asm asm asm y yes y y yes y y yes y yes y yes y y yes y y yes y y yes y y yes	N N N N N N N N N N N N N N N N N N N	54K 64K 64K 64K 64K 64K 64K 64K 64K 64K 6	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16	1996   1996   1996   2004   2004   2004   2012   2012   2012   2017   29	1998   19	CR0140.pdf, CR01 CR0140.pdf, http:/ R0140.pdf, RR01 Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://en.wikiche Ittps://www.stuff	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V implified OpenRISC 1000 implified AB6, SoC configuration implied 486, SoC configuration implied 486, SoC configuration implied aB6, SoC configuration implied openRISC 1000 implied aB6, SoC 1000	MIPS/inst reduced due to few inst default clock speed is 50MHz default clock s
aizup/aizup, aizum/TSK30 aizum/TSK30 aizum/TSK30 aizum/TSK30 aizum/TSK30 aizum/TSK30 aizum/TSK30 aizum/Aizup aizum/TSK30 aizum/TSK30 aizum/Aizup aizum/TSK30 aizum/Aizup aizum/TSK30 aizum/TSK30 aizum/Aizup aizum/TSK30 aizum/Aizup aizum/TSK30 aizum/Aizup aizum/A	https://pkthub.c stable mistrutti.cit.cor stable mistrutti.cor stable mistrutti.cit.cor stable mistrutti.cor.cor.cor.cor.cor.cor.cor.cor. mittps://opencor.cor.dor.cor.cor.cor.cor. mittps://opencor.cor.cor.cor.cor.cor. mittps://opencor.cor.cor.cor.cor. mittps://opencor.cor. mittps://opencor.cor. mittps://opencor.	Yamin Li, Wanming Ct All Ct Yamin Li, Wanming Ct All Ct All Ct I Wanming Ct All Ct I Wanming Ct I W	RISC RISC RISC RISC RISC RISC RISC RISC	8 16 8 16 8 12 32 32 8 8 8 32 32 32 32 16 16 16 16 8 8 8 8 8 8 32 3	arria-2 kintex-7-2 kintex-7-3 kintex-7-3 kintex-7-3 spartan-3 spartan-3 spartan-3 spartan-3 kintex-7-3 kintex-7-3 kintex-7-2 kintex-7-2 zu-3e zu-2e zu-2e zu-2e zu-2e zu-2e	James Braker   121     James Braker   138     James Braker   138     James Braker   198     James Braker   198     James Braker   146     Altium   2426     Altium   2426     Altium   2558     James Braker   1928     James James   105   185     James James   105   185     James James   105     James James   106   102     James James   107     James James   104     James James   106     James James   107     James James   106     James James   107     James	A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	3 3 3 2 6 4 4 4	29 31 37 31 5 4 5 5 19 23 19 10 16 20 17 10 16 20 17 1 33 1 19 4 7 4 4 6 16	88	0.17 2.0 20:0 0.17 3.0 1.0 0.17 3.0 1.0 0.17 2.0 15: 0.17 8.0 44: 0.33 2.0 15: 1.00 1.0 20:0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.75 1.0 44: 0.33 9.0 0.75 1.0 44: 0.105 1.0 3: 0.55 1.0 3: 0.55 1.0 3: 0.55 1.0 3: 0.55 1.0 1.0 0.10 1.0 1.0 1.0 0.10 1.0 1.0 0.10 1.0 1.0 0.10 1.0 1.0 0.10 1.0 1.0 0.10 1.0 1.0 0.67 4.0 1.0 0.67 4.0 1.0 0.17 1.0 1.0 0.67 4.0 1.0 0.17 4.0 1.0	6.4 IX 6.3 IX 6.3 IX 6.4 IX 6.5 IX 6.5 IX 6.5 IX 7	whdi	cpu cpu cpu cpu cpu altor32 altor32 top cpu cpu altor32 core a23 core a25 core a25 core a26 core a27 core a28 core a28 core a29 core a29 core a29 core a20 core a20 core a20 core a20 core a20 core a21 core a22 core a22 core a23 core a25 core a26 core a27 core a27 core a28 core a28 core a0486 a0486 a0486 a068000 a00CS	asm asm asm asm y yes y	N N N N N N N N N N N N N N N N N N N	54K 64K 64K 64K 64K 64K 64K 64K 64K 64K 6	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16	1996   1996   1996   1996   1996   2004   2004   2004   2005   2012   2012   2012   2012   2010   3 2010   3 2010   3 2010   2014   2014   2014   2014   2014   2014   2010   201	1998   19	CR0140.pdf, CR01 CR0140.pdf, http:/ R0140.pdf, RR01 Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://en.wikiche Ittps://www.stuff	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V simplified OpenRISC 1000 simplified OpenRISC 1000, no pipelin lightweight CPU emulation of AM9080 using bit-slice i emulation of AM9080 using bit-slice i no MMU, shared cache no MMU no MMU, shared cache based on mic-1 by Andrew Tanenbau choice of Im32, aeMB, mortak or or 1 Cray-1 like with full set of vector inst complete 486, soc configuration complete 486, soc configuration complete 486, soc configuration complete 486, soc configuration uses microcode, instruction prefetch uses as68000 core, Amiga chip set er	MIPS/inst reduced due to few inst default clock speed is 50MHz dilinx S3 primitives maximal features has VHDL for AMD bit-slice chips has VHDL for AMD bit-slice chips has VHDL for AMD bit-slice chips  2048 LUTs used as single port RAM uCode, usually Java virtual machine full system has network of cores three versions with different ISAs, inst sz, reg, non-SoC, no MMU, not superscalar Henry Wong thesis at U. Toronto, also youtub mister version of ao486 reworked with many buffer Wishbone Amiga OCS SoC Wishbone Amiga OCS SoC
aizup/aizup_n aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizu	nttos://opencor stables/intos://opencor stables/intos:	Yamin Li, Wanming Ct All Lime A Altium A Charle A Altium A Conor Santifort Alberto Moriconi E Alireza Monemi B Robert Finch Aleksander Osman	RISC RISC RISC RISC RISC RISC RISC RISC	8 16 8 16 8 12 32 32 8 8 8 32 32 32 32 16 16 16 16 8 8 8 8 8 8 32 3	arria-2 kintex-7-2 kintex-7-3 kintex-7-3 kintex-7-3 spartan-3 spartan-3 spartan-3 spartan-3 kintex-7-3 kintex-7-3 kintex-7-2 kintex-7-2 zu-3e zu-2e zu-2e zu-2e zu-2e zu-2e	James Braker   121     James Braker   138     James Braker   198     James Braker   198     James Braker   196     James Braker   196     Altium   2426     Altium   2426     Altium   2558     James Braker   1928     James Braker   1929     James Braker   1929     James Braker   1929     James Braker   1929     James Braker   1939     James Braker   1939     James Braker   2039     Jame	A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	3 3 3	29 31 37 31 5 4 5 5 19 23 19 10 16 20 17 10 16 20 17 1 33 1 19 4 7 4 4 6 16	88	0.17 2.0 20:00 0.17 3.0 1.00 0.17 3.0 1.00 0.17 8.0 44 0.33 2.0 15: 1.00 1.0 20 0.33 2.0 1.00 0.33 6.0 1.00 0.33 6.0 1.00 0.33 6.0 1.00 0.33 6.0 1.00 0.57 1.0 34 0.57 1.0 1.0 34 0.57 1.0 1.0 34 0.57 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	6.4 IX 6.3 IX 6.1 IX 6.1 IX 6.2 IX 6.3 IX 6.4 IX 6.5 AILX 6.5 AILX 6.5 IX 6.6 IX 6.7 IX 6.7 IX 6.7 IX 6.8 IX 7	whdl   1   whdl   2   whdl   2   whdl   3   whdl   3	cpu Cpu Cpu Cpu Cpu Cpu Cpu altor32 altor32 top Cpu 23 core a25 core a25 core a25 core a26 core a27 core a28 core a28 core a28 core a29 co	asm asm sasm asm asm y yes y yes y yes ome yes on yes	N N N N N N N N N N N N N N N N N N N	54K 64K 64K 64K 64K 64K 64K 64K 64K 64K 6	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16	1996   1996   1996   2004   2004   2004   2012   2012   2012   2017   29	1998   19	CR0140.pdf, CR01 CR0140.pdf, http:/ R0140.pdf, RR01 Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://en.wikiche Ittps://www.stuff	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V simplified OpenRISC 1000 simplified OpenRISC 1000, no pipelin lightweight CPU emulation of AM9080 using bit-slice i emulation of AM9080 using bit-slice i no MMU, shared cache no MMU no MMU, shared cache based on mic-1 by Andrew Tanenbau choice of Im32, aeMB, mortak or or 1 Cray-1 like with full set of vector inst complete 486, soc configuration complete 486, soc configuration complete 486, soc configuration complete 486, soc configuration uses microcode, instruction prefetch uses as68000 core, Amiga chip set er	MIPS/inst reduced due to few inst default clock speed is 50MHz default clock s
aizup/aizup, o aizup/aizup, o aizup/aizup, o aizup/aizup, o aizup/aizup, o aizup/aizup, o aizum/TSK30	Intos://rithubc. stable Intos://rithubc. stable Intros://rithubc. stable Intros://rithubc. stable Instruct.icit.cor stable Intros://opencor Intos://opencor Int	Yamin Li, Wanming Ct Yamin Li, Wanming Ct Yamin Li, Wanming Cr Yamin Li, Wanming Cr Yamin Li, Wanming Cr Altium Ar Altium	RISC RISC RISC RISC RISC RISC RISC RISC	8 168 8 161 8 1 8 1 8 1 8 1 8 1 8 1 8 1	arria-2 kintex-7-1 kintex-7-2 kintex-7-2 kintex-7-2 kintex-7-2 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-2 kintex-7-3 kin	James Braker   121     James Braker   138     James Braker   138     James Braker   198     James Braker   198     James Braker   146     Altium   2426     Altium   2426     Altium   2558     James Braker   1928     James James   105   185     James James   105   185     James James   105     James James   106   102     James James   107     James James   104     James James   106     James James   107     James James   106     James James   107     James	A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	3 3 3	29 31 37 31 5 4 5 1 5 5 19 23 19 10 16 20 17 18 12 2 8 2 5 1 33 1 1 19	88	0.17 2.0 20:0 0.17 3.0 1.0 0.17 3.0 1.0 0.17 2.0 15: 0.17 8.0 44: 0.33 2.0 15: 1.00 1.0 20:0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.75 1.0 44: 0.33 9.0 0.75 1.0 44: 0.105 1.0 3: 0.55 1.0 3: 0.55 1.0 3: 0.55 1.0 3: 0.55 1.0 1.0 0.10 1.0 1.0 1.0 0.10 1.0 1.0 0.10 1.0 1.0 0.10 1.0 1.0 0.10 1.0 1.0 0.10 1.0 1.0 0.67 4.0 1.0 0.67 4.0 1.0 0.17 1.0 1.0 0.67 4.0 1.0 0.17 4.0 1.0	6.4 IX 6.3 IX 6.1 IX 6.1 IX 6.2 IX 6.3 IX 6.4 IX 6.5 AILX 6.5 AILX 6.5 IX 6.6 IX 6.7 IX 6.7 IX 6.7 IX 6.8 IX 7	whdl   1   whdl   2   whdl   2   whdl   3   whdl   3	cpu Cpu Cpu Cpu Cpu Cpu Cpu altor32 altor32 top Cpu 23 core a25 core a25 core a25 core a26 core a27 core a28 core a28 core a28 core a29 co	asm asm sasm asm asm y yes y yes y yes ome yes on yes	N N N N N N N N N N N N N N N N N N N	54K 64K 64K 64K 64K 64K 64K 64K 64K 64K 6	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16	1996   1996   1996   1996   1996   2004   2004   2004   2005   2012   2012   2012   2012   2010   3 2010   3 2010   3 2010   2014   2014   2014   2014   2014   2014   2010   201	1998   19	CR0140.pdf, CR01 CR0140.pdf, http:/ R0140.pdf, RR01 Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://en.wikiche Ittps://www.stuff	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V simplified OpenRISC 1000 simplified OpenRISC 1000 implified AB6, SoC configuration complete 486, SoC configuration comp	MIPS/inst reduced due to few inst default clock speed is 50MHz default clock s
aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup/aizup/aizup/aizup/aizup/aizup/aizup/aizup/aizum/TSK30. aiztum/TSK30. aiztu	https://pethub.c. stable wistructi.cit.cor stable wistructi.cor stable	Yamin Li, Wanming Ct Yamin Li, Wanming Ct Yamin Li, Wanming Cr Yamin Li, Wanming Cr Yamin Li, Wanming Cr Altium Ar Altium	RISC RISC RISC RISC RISC RISC RISC RISC	8 168 8 161 8 1 8 1 8 1 8 1 8 1 8 1 8 1	arria-2 kintex-7-1 kintex-7-2 kin	James Braker   121     James Braker   138     James Braker   138     James Braker   136     James Braker   136     James Braker   136     Altium   2426     Altium   2426     Altium   2558     James Braker   1928     James Braker   1038     James Braker   1038     James Braker   1038     James Braker   1038     James Braker   1048     James Braker   1164     James Braker   1479     Aleksander   26227     James Braker   1479     Aleksander   26227     James Braker   1479     James Braker   1479     James Braker   1479     James Braker   1479     James Braker   1478     James	A 6 6 6 4 4 4 4 4 4 6 6 6 6 6 6 6 6 6 6	3 3 3 3 2 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	29 31 37 37 31 5 5 5 5 5 5 19 23 19 20 10 10 16 20 21 2 2 8 1 1 1 2 1 1 1 2 1 1 1 1 1 1 1	18	0.17 2.0 20:0 0.17 3.0 10:0 0.17 3.0 10:0 0.17 2.0 15:0 0.17 8.0 44 0.33 2.0 15:1 0.00 1.0 20:0 0.33 6.0 10:0 0.33 3.0 1:0 0.00 1.0 7.1 0.00 1.0 7.1 0.00 1.0 7.1 0.00 1.0 7.1 0.00 1.0 1.0 1.0 0.67 1.0 345 0.075 1.0 4.0 0.075 1.0 4.0 0.075 1.0 345 0.075 1.0 345 0.075 1.0 345 0.075 1.0 345 0.075 1.0 345 0.075 1.0 345 0.075 1.0 345 0.075 1.0 345 0.075 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	6.4 IX 3.3 IX 5.1 IX 6.8 AILX 6.5 AILX 7.2 AILX 7.7 ILX 7.7 ILX 7.8 ILX 7.7 ILX 7.9 IX 7.1 IX	yhdi	cpu cpu cpu cpu cpu cpu altor32 altor32 top cpu a23_core a25_core a25_core a23_core processor aeMB_top aeMB_top ao486 ao486 ao68000 ao0CS aoOCS aoOCS	asm	N N N N N N N N N N N N N N N N N N N	648         648 <td>Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y</td> <td>16 16 16 16 16 80 80</td> <td>16 16 16 16 16 16</td> <td>1996   1996   1996   1996   1996   2004   2004   2004   2004   2005   2015   20</td> <td>1998   19</td> <td>CR0140.pdf, CR01 CR0140.pdf, http://cR0140.pdf, CR01 CR0140.pdf, CR0140.</td> <td>used in Cornell EE475 course used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL &amp; V impulfied OpenRISC 1000 simplified OpenRISC 1000, no pipelin ightweight CFU emulation of AM9080 using bit-slice i emulation of AM9080 using bit-slice i on MMU, shared cache no MMU, shared cache based on mic-1 by Andrew Tanenbau choice of Im32, aeMB, mortkx or or1 Cray-1 like with full set of vector irish complete 486, Soc Configuration complete 486, Soc Configuration complete 486, Soc Configuration uses microcode, instruction prefetch uses ano68000 core, Amiga chip set er uses ano68000 core, Amiga chip set er uses ano68000 core, Amiga chip set er uses ano68000 core, Amiga chip set er</td> <td>MIPS/inst reduced due to few inst MIPS/inst reduced due to few inst default clock speed is 50MHz default clock s</td>	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16 16 16 16	1996   1996   1996   1996   1996   2004   2004   2004   2004   2005   2015   20	1998   19	CR0140.pdf, CR01 CR0140.pdf, http://cR0140.pdf, CR01 CR0140.pdf, CR0140.	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V impulfied OpenRISC 1000 simplified OpenRISC 1000, no pipelin ightweight CFU emulation of AM9080 using bit-slice i emulation of AM9080 using bit-slice i on MMU, shared cache no MMU, shared cache based on mic-1 by Andrew Tanenbau choice of Im32, aeMB, mortkx or or1 Cray-1 like with full set of vector irish complete 486, Soc Configuration complete 486, Soc Configuration complete 486, Soc Configuration uses microcode, instruction prefetch uses ano68000 core, Amiga chip set er	MIPS/inst reduced due to few inst default clock speed is 50MHz default clock s
aizup/aizup naizup/aizup aizup/aizup aizup/aizup	nttos://github.c stable mistructt.cit.cor stable mistructt.cit.cor stable mistructt.cit.cor stable mistructt.cit.cor stable mistructt.cit.cor stable mistruct.cit.cor stable mistruct.cit.cor stable mistruct.cit.cor stable mistruct.cit.cor stable mistruct.cit.cor stable mistruct.cit.cor stable mistruct.cor	Yamin Li, Wanming Ct Yamin Li, Wanming Ct Yamin Li, Wanming Cr Yamin Li, Wanming Cr Yamin Li, Wanming Cr Altium Al	RISC RISC RISC RISC RISC RISC RISC RISC	8 16 8 16 8 16 16 16 16 16 16 16 16 16 16 16 16 16	arria-2 kintex-7-1 kintex-7-2 kintex-7-2 kintex-7-2 kintex-7-3 spartan-3 spartan-3 spartan-3 spartan-3 spartan-3 spartan-3 kintex-7-2 kintex-7-2 kintex-7-2 zu-3e	James Brakef 138  James Brakef 198  Aftium 416  Aftium 2426  Aftium 2589  James Brakef 1928  James Brakef 1038  James Brakef 3094  James James 105  James Brakef 3094  James Brakef 17852  James Brakef 1879  James Brakef 1985  J	A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	3 3 3 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	29 31 37 31 5 4 5 5 5 5 5 5 5 5 5 5 19 23 19 10 16 22 2 1 3 1 1 1 1 1 1 1 1 1 1 1 1 1	88	0.17 2.0 20:00 0.17 3.0 1.0 0.17 3.0 1.0 0.17 8.0 44 0.33 2.0 15 1.00 1.0 20 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.75 1.0 44 1.05 1.0 2.0 0.10 1.0 1.0 1.0 0.10 1.0 1.0 0.10 1.0 1.0 0.10 1.0 1.0 0.0 1.0 1.0 0.0 1.0 1.0 0.0 1.0 1.0 0.0 1.0 1.0 0.0 1.0 1.0 0.0 1.0 1.0 0.0 1.0	1.4   1.5	whdl   1   whdl   2   whdl   3   whdl   3	cpu	asm	N N N N N N N N N N N N N N N N N N N	Section	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16 16 16 16 32	1996   19	1998   19	CR0140.pdf, CR01 CR0140.pdf, http://cR0140.pdf, CR01 CR0140.pdf, CR0140.	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V simpliffed OpenRISC 1000, no pipelin lightweight CPU multiplication of AM9080 using bit-silice i no MMU, shared cache no MMU is the Mill of the Mill of the Mill used the Mill of the Mill used the Mill of the Mill used the Mi	MIPS/inst reduced due to few inst default clock speed is 50MHz dilinc S3 primitives maximal features maximal features has VHDL for AMD bit-slice chips has VHDL for AMD bit-slice chips has VHDL for AMD bit-slice chips full system has network of cores full system has netw
aizup/aizup, o aizup/aizup, o aizup/aizup, o aizup/aizup, o aizup/aizup, o aizup/aizup, o aizup/aizup, o aizup/aizup, o aizup/	Intros://pencor intros://penco	Yamin Li, Wanming Ct Yamin Li, Wanming Li, Wanming Yamin Li, Wanming Li, Wanming Yamin Li, Wanming Li, Wanming Yamin Li, Wanmin Li, Wanmin Yamin Li,	RISC RISC RISC RISC RISC RISC RISC RISC	8 16 8 16 8 16 16 16 16 16 16 16 16 16 16 16 16 16	arria-2 kintex-7-1 kintex-7-2 kintex-7-2 kintex-7-2 kintex-7-3 spartan-3 spartan-3 spartan-3 spartan-3 spartan-3 kintex-7-2 cyclone-1 zu-3e zu-3e cyclone-1 zu-3e zu-3e kintex-7-2 cyclone-1 zu-3e cyclone-1 zu-3e kintex-7-2 kintex-7-	James Braker   121     James Braker   138     James Braker   136     James Braker   136     James Braker   136     James Braker   136     Afttum   2426     James Braker   2558     James Braker   2558     James Braker   2505     James Braker   377     James Jung   377     James Jung   378     James Braker   6103     James Braker   6409     James James   662     James James   662     James James   678     James Jam	A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	3 3 3 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	29 31 37 31 5 4 5 5 5 5 5 5 5 5 5 5 19 23 19 10 16 22 2 1 3 1 1 1 1 1 1 1 1 1 1 1 1 1	18	0.17 2.0 20:0 0.17 3.0 10:0 0.17 3.0 10:0 0.17 2.0 15:0 0.17 8.0 44 0.33 2.0 15:1 0.00 1.0 20:0 0.33 6.0 10:0 0.33 6.0 10:0 0.33 6.0 10:0 0.33 6.0 10:0 0.33 6.0 10:0 0.33 6.0 10:0 0.34 6.0 10:0 0.57 1.0 40:0 0.57 1.0 40:0 0.57 1.0 10:0 0.57 1.0 10:0 0.57 1.0 10:0 0.57 1.0 10:0 0.57 1.0 10:0 0.57 1.0 10:0 0.57 1.0 10:0 0.57 1.0 10:0 0.57 1.0 10:0 0.57 1.0 10:0 0.57 4.0 10:0 0.57	1.4   1.5	whdi	cpu	asm	N N N N N N N N N N N N N N N N N N N	SAME         GALK           SAME <td>Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y</td> <td>16 16 16 16 16 80 80</td> <td>16 16 16 16 16 16 16 16 32 32</td> <td>1996   1996   1996   1996   1996   2004   2004   2004   2004   2005   20</td> <td>1998   19</td> <td>CR0140.pdf, CR01 CR0140.pdf, http:/ R0140.pdf, CR01 Ittps://openrisc.le Ittps://openrisc.le Ittps://en.wikiche Ittps://www.stuff</td> <td>used in Cornell EE475 course used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL 8. V implified OpenRISC 1000 implified V implified OpenRISC 1000 implified V implified OpenRISC 1000 implified V implified</td> <td>MIPS/inst reduced due to few inst MIPS/inst MIPS/Inst</td>	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16 16 16 16 16 16 32 32	1996   1996   1996   1996   1996   2004   2004   2004   2004   2005   20	1998   19	CR0140.pdf, CR01 CR0140.pdf, http:/ R0140.pdf, CR01 Ittps://openrisc.le Ittps://openrisc.le Ittps://en.wikiche Ittps://www.stuff	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL 8. V implified OpenRISC 1000 implified V implified OpenRISC 1000 implified V implified OpenRISC 1000 implified V implified	MIPS/inst reduced due to few inst MIPS/Inst
aizup/aizup naizup/aizup aizup/aizup aizup/aizup	https://github.c stable wsrutt.icit.cor stable wsrutt.icit.cor.cor.cor. wsruttos://opencor stable wsruttos://openco	Yamin Li, Wanming Ct And Limber Comment Altium Ar Altium Andreas Hilwarson Moshe Shavit Moshe Shavit Moshe Shavit Moshe Shavit Conor Santifort Conor Santifort Conor Santifort Conor Santifort Conor Santifort Alberta Moriconi E Alliera Monemi Alberta Moriconi Alexander Osman Aleksander Osman	RISC RISC RISC RISC RISC RISC RISC RISC	8 16 8 16 8 16 16 16 16 16 16 16 16 16 16 16 16 16	arria_2 intex_7: inte	James Braker   121     James Braker   138     James Braker   138     James Braker   198     James Braker   136     James Braker   136     James Braker   136     Altium   2426     Altium   2426     Altium   2558     James Braker   1928     James Braker   1928     James Braker   1928     James Braker   1928     James Braker   197     James Braker   198     James   198     James   198	A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	3 3 3 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	29 31 37 31 5 4 5 5 5 5 5 5 5 5 5 5 19 23 19 10 16 22 2 1 3 1 1 1 1 1 1 1 1 1 1 1 1 1	88	0.17 2.0 20:0 0.17 3.0 1.0 0.17 3.0 1.0 0.17 3.0 1.0 0.31 2.0 15: 0.01 0.3 2.0 15: 1.00 1.0 20:0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.34 6.0 1.0 0.57 1.0 40:0 0.57 1.0 40:0 0.57 1.0 40:0 0.57 1.0 1.0 0.57 1.0 1.0 0.57 1.0 1.0 0.57 1.0 1.0 0.57 1.0 1.0 0.57 1.0 1.0 0.57 1.0 1.0 0.57 1.0 1.0 0.57 1.0 1.0 0.57 1.0 1.0 0.57 1.0 1.0 0.57 1.0 1.0 0.57 1.0 1.0 0.57 4.0	A.   A.   A.   A.   A.   A.   A.   A.	whdi	Сри Сри Сри Сри Сри аltor32 altor32 altor32 top Сри 5ys9080 223 core 225 core 225 core 225 core 225 core 226 ace48 ace48 ace48 ace48 ace6	asm	N N N N N N N N N N N N N N N N N N N	SAME         GAM         GAM           SAME         GAM         GAM         GAM           SAME         GAM         GAM         GAM         GAM           SAME         GAM	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16 16 16 16 32	1996   19	998   998	CR0140.pdf, CR01 CR0140.pdf, http://cR0140.pdf, CR01 CR0140.pdf, CR0140.	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V simplified OpenRISC 1000, no pipelin lightweight CPU emulation of AM9080 using bit-slice i emulation of AM9080 using bit-slice i emulation of AM9080 using bit-slice i no MMU, shared cache based on mic-1 by Andrew Tanenbau choice of Im32, aeMB, mortak or or 1 Cray-1 like with full set of vector inst complete 486, soc configuration complete 486, soc configuration complete 486, soc configuration uses ano8000 core, Amiga chip set er uses as68000 core, Amiga	MIPS/inst reduced due to few inst default clock speed is 50MHz distinct speed is 50MHz default clock spee
aizup/aizup_o aizup/aizup_a aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_aizup/ai	Intros://opencor stables/intros://opencor stab	Yamin Li, Wanming Ct Yamin Li, Wanming Ct Yamin Li, Wanming Cr Yamin Li, Wanming Cr Yamin Li, Wanming Cr Yamin Li, Wanming Cr Altium Ar Altium Ar Altium Ar Altium Litra Embedded Ultra Embedded Ultra Embedded Ultra Embedded Ultra Embedded Companie Moshe Shavit Moshe Shavit Conor Santifort Conor Santifort Conor Santifort Conor Santifort Conor Santifort Conor Santifort Alberto Moriconi E Alireza Monemi Aleksander Osman	RISC RISC RISC RISC RISC RISC RISC RISC	8 16 8 16 8 16 16 16 16 16 16 16 16 16 16 16 16 16	arria 2 kintex 7: kintex 8: kintex 8	James Braker   121	A 6 6 6 6 6 4 4 4 4 4 6 6 6 6 6 6 6 6 6	3 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	29 31 37 37 31 5 4 5 5 19 23 19 10 10 10 10 10 10 10 10 10 10	18	0.17 2.0 20:0 0.17 3.0 1.0 0.17 3.0 1.0 0.17 8.0 44 0.33 2.0 15: 1.00 1.0 2.0 6: 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 6.0 1.0 0.33 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.33 9.0 0.35 1.0 44 1.05 1.0 2.0 0.75 1.0 4 1.05 1.0 3.0 0.05 1.0 1.0 1.0 0.0 1.0 1.0 0.0 1.0 1.0 0.0 1.0 1.0 0.0 1	A.   A.   A.   A.   A.   A.   A.   A.	whdi	CPU CPU CPU CPU CPU CPU CPU CPU altor32 altor32 altor32 top CPU Sys9808 a23 core a23	asm	N N N N N N N N N N N N N N N N N N N	SAME         GAME           SAME <td>Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y</td> <td>16 16 16 16 16 80 80</td> <td>16 16 16 16 16 16 16 16 32 32</td> <td>1996   1996   1996   1996   1996   2004   2004   2004   2004   2005   20</td> <td>  1998  </td> <td>CR0140.pdf, CR01 CR0140.pdf, http://cR0140.pdf, CR01 Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://open.wikipen Ittps://www.stuff</td> <td>used in Cornell EE475 course used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL &amp; V implified OpenRISC 1000 simplified OpenRISC 1000, no pipelin lightweight CPU emulation of AM9080 using bit-slice i mod MMU, shared cache no MMU, shared cache no MMU, shared cache based on mic-1 by Andrew Tanenbau hoice of Im32, aeMB, mortkx or or1. cropy-1 like with full set of vector or or1. Cropy-1 like with full set of vector or1. Cropy-1</td> <td>MIPS/inst reduced due to few inst MIPS/inst reduced due to few inst default clock speed is 50MHz default clock s</td>	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16 16 16 16 16 16 32 32	1996   1996   1996   1996   1996   2004   2004   2004   2004   2005   20	1998   1998	CR0140.pdf, CR01 CR0140.pdf, http://cR0140.pdf, CR01 Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://openrisc.le Ittps://open.wikipen Ittps://www.stuff	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V implified OpenRISC 1000 simplified OpenRISC 1000, no pipelin lightweight CPU emulation of AM9080 using bit-slice i mod MMU, shared cache no MMU, shared cache no MMU, shared cache based on mic-1 by Andrew Tanenbau hoice of Im32, aeMB, mortkx or or1. cropy-1 like with full set of vector or or1. Cropy-1 like with full set of vector or1. Cropy-1	MIPS/inst reduced due to few inst default clock speed is 50MHz default clock s
aizup/aizup o aizup/aizup o aizup/aizup p aizup/aizup p aizup/aizup p aizup/aizup p aizup/aizup p aizup/aizup a aitum/TSK50 aitum/TSK50 aitum/TSK50 aitum/TSK50 amber amc-mpsoc an-noc-mpsoc an-n	Intos://Rithub.c stable Intos://Rithub.c stable InstructLicit.cor stable InstructLicit.cor stable InstructLicit.cor stable InstructLicit.cor stable InstructLicit.cor stable InstructLicit.cor stable Instruct.cor stable Instruct.cor stable Instruct.cor stable Instruct.cor stable Intos://opencor stab	Yamin Li, Wanming Ct Yamin Li, Wanming Cl Yamin Li, Wanming Li Yamin Li, Wanming Li Yamin Li, Wanming Li Yamin	RISC RISC RISC RISC RISC RISC RISC RISC	8 16 8 16 8 16 16 16 16 16 16 16 16 16 16 16 16 16	arria_2 intex_7: inte	James Braker   121     James Braker   138     James Braker   138     James Braker   198     James Braker   198     James Braker   198     James Braker   146     Altium   2426     Altium   2426     Altium   2558     James Braker   1928     James Braker   1928     James Braker   1928     James Braker   1928     James James   1905     James James   1905     James James   1905     James James   1905     James James   1906     James James   1906     James James   1906     James James   1906     James James   1164     James Ja	A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	3 3 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	29 313 37 31 5 4 5 5 19 23 19 10 16 2 2 8 2 5 1 33 1 19 47 47 46 6 16 6 55 5 43 5 5 5 7 9 12	18	0.17 2.0 20:0 0.17 3.0 10:0 0.17 3.0 15:0 0.17 8.0 44 0.33 2.0 15:0 0.33 2.0 15:0 0.33 2.0 15:0 0.33 6.0 10:0 0.33 6.0 10:0 0.33 6.0 10:0 0.33 6.0 10:0 0.34 6.0 10:0 0.35 6.0 10:0 0.36 6.0 10:0 0.57 1.0 40:0 0.57 1.0 40:0 0.57 1.0 40:0 0.57 1.0 40:0 0.57 1.0 40:0 0.57 1.0 40:0 0.57 1.0 10:0 0.57 1.0 10:0 0.57 1.0 10:0 0.57 1.0 10:0 0.57 4.0 10:0 0.67	6.4   K.	yhdi	CPU	asm	N N E E E E E E E E E E E E E E E E E E	SAME         GAM           SAME         GAM <td>Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y</td> <td>16 16 16 16 16 80 80</td> <td>16 16 16 16 16 16 16 16 32 32</td> <td>1996   1996   1996   1996   1996   1996   1996   2004   2004   2004   2004   2004   2005   20</td> <td>998   998  </td> <td>CR0140.pdf, CR01 CR0140.pdf, http:// R0140.pdf, R01 R0140.pdf, CR01 R0140.pdf,</td> <td>used in Cornell EE475 course used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL 8. V implified OpenRiSC 1000, no pipelin ightweight CHD emulation of AM9080 using bit-slice in mo MMU, shared cache based on mic-1 by Andrew Tanenbau choice of Im32, asMB, mortax or or 1 Cray-1 like with full set of vector rion complete 486, soc configuration complete 486, soc configuration complete 486, soc configuration uses microcode, instruction prefetch uses ao68000 core, Amiga chip set er uses ao68000 core, Amiga chip set er uses ao68000 core, Amiga chip set er MIPS R3000A compatible, has MMU sells Amiga card, "68080" with 64-bit emulation of Apple II computer emulation of Apple II computer</td> <td>MIPS/inst reduced due to few inst MIPS/inst reduced due to few inst default clock speed is 50MHz dilinx S3 primitives maximal features has VHDL for AMD bit-slice chips has</td>	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16 16 16 16 16 16 32 32	1996   1996   1996   1996   1996   1996   1996   2004   2004   2004   2004   2004   2005   20	998   998	CR0140.pdf, CR01 CR0140.pdf, http:// R0140.pdf, R01 R0140.pdf, CR01 R0140.pdf,	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL 8. V implified OpenRiSC 1000, no pipelin ightweight CHD emulation of AM9080 using bit-slice in mo MMU, shared cache based on mic-1 by Andrew Tanenbau choice of Im32, asMB, mortax or or 1 Cray-1 like with full set of vector rion complete 486, soc configuration complete 486, soc configuration complete 486, soc configuration uses microcode, instruction prefetch uses ao68000 core, Amiga chip set er uses ao68000 core, Amiga chip set er uses ao68000 core, Amiga chip set er MIPS R3000A compatible, has MMU sells Amiga card, "68080" with 64-bit emulation of Apple II computer emulation of Apple II computer	MIPS/inst reduced due to few inst default clock speed is 50MHz dilinx S3 primitives maximal features has VHDL for AMD bit-slice chips has
aizup/aizup n aizup/aizup p aizup/aizup p aizup/aizup p aizup/aizup p aizup/aizup s aitum/TSK80 aitum/TSK80 aitum/TSK80 aitura/TSK80 am9080 am9080 am9080 am9080 amber amber amber amber amber amber amber amber amber amber amber amber amber amber amber amoc-mpsoc an-noc-mpsoc an-	nttos://pencor inttos://opencor inttos:/	Yamin LJ, Wanming CF Yamin LJ, Wanmin	RISC RISC RISC RISC RISC RISC RISC RISC	8 16 8 16 8 16 8 12 8 12 8 18 8 18 8 18 8 18 8 18 8 18	arria 2 intex 7: inte	James Braker   121	A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	3 3 3 3 4 4 4 4 4 4 4 4 4	29 313 37 31 15 5 19 10 10 16 6 16 16 16 17 9 12 16 14 16 16 16 16 16 16 16 16 16 16 16 16 16	88	0.17 2.0 20:00 0.17 3.0 1.00 0.17 3.0 1.00 0.17 8.0 44 0.33 2.0 15: 0.00 1.0 1.0 20 0.33 6.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1	A.   A.   A.   A.   A.   A.   A.   A.	whdl	CPU CPU CPU CPU CPU CPU CPU altor32 altor32 altor32 top CPU CPU Sys9808 a25 core a25 core a25 core a25 core a26 coore a00CS	asm	N N O O O O O O O O O O O O O O O O O O	September   Sept	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16 16 16 16 16 16 32 32	1996. 1996. 1996. 2004. 2004. 2004. 2004. 2012. 2012. 2012. 2017. 2917. 3 2010. 3 2010. 3 2010. 3 2010. 2014. 2014. 2014. 2014. 2014. 2016. 2010.	998   998	CR0140.pdf, CR01 CR0140.pdf, Pttp://CR0140.pdf, CR01 Ittps://openrisc.le Ittps://www.stuff Ittp://www.stuff Ittp://www.apolle Ittp://www.apolle Ittp://www.apolle Ittp://www.apolle Ittp://opf.ore/-co	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL & V implified OpenRISC 1000 implified OpenRISC 1000, no pipelin lightweight CPU emulation of AM9080 using bit-slice i mod MMU, shared cache no MMU, shared cache no MMU, shared cache no MMU, shared cache based on mic-1 by Andrew Tanenbau choice of Im32, aeMB, mortkx or or1. cropy-1 like with full set of vector	MIPS/inst reduced due to few inst default clock speed is 50MHz display to speed is 50MHz default clock speed is 50MHz display to speed is 50MHz default clock spe
aizup/aizup, o aizup/aizup, o aizup/aizup, o aizup/aizup, o aizup/aizup, o aizup/aizup, o aizum/TSK30	Intos://Rithub.c stable Intos://Rithub.c stable InstructLicit.cor stable Intos://opencor mature Intos://opencor mature Intos://opencor beta	Yamin Li, Wanming Ct And Limin Li, Wanming Ct All Limin Li, Wanming Ct All Limin Limin Limin Limin All Limin Limin Limin Limin All Limin Limin Limin Limin Limin Moshe Shavit Moshe Shavit Moshe Shavit Conor Santifort Conor Santifo	RISC RISC RISC RISC RISC RISC RISC RISC	8 16 16 16 16 16 16 16 16 16 16 16 16 16	arria_2 intex_7: inte	James Braker   121     James Braker   138     James Braker   138     James Braker   136     James Braker   136     James Braker   136     Aftium   2426     James Braker   136     James Braker   136     James Braker   137     James Braker   1928     James Braker   1928     James Braker   1928     James Braker   1928     James Braker   1038     James Braker   1048     James Braker   1049     James Braker   1469     James Braker   1485     James Braker   1499     James Braker   1500     James Braker   1500	A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	3 3 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	29 313 37 31 15 5 19 10 10 16 6 16 16 16 17 9 12 16 14 16 16 16 16 16 16 16 16 16 16 16 16 16	88	0.17 2.0 20:0 0.17 3.0 10:0 0.17 3.0 10:0 0.17 3.0 15:0 0.17 2.0 15:0 0.17 2.0 15:0 0.17 8.0 44:0 0.33 2.0 11:0 0.33 2.0 11:0 0.33 3.0 12:0 0.33 3.0 12:0 0.33 3.0 12:0 0.67 1.0 345:0 0.75 1.0 44:0 0.10 1.0 1.0 10:0 0.10 10 10:0 0.67 1.0 10:0 0.67 1.0 10:0 0.67 1.0 22:0 0.75 1.0 4:0 0.75 1.0 4:0 0.75 1.0 4:0 0.75 1.0 4:0 0.75 1.0 4:0 0.75 1.0 10:0 0.75 1.0 10:0 0.75 1.0 10:0 0.75 1.0 10:0 0.75 1.0 10:0 0.75 1.0 10:0 0.75 1.0 10:0 0.75 1.0 10:0 0.75 1.0 10:0 0.75 1.0 10:0 0.75 1.0 10:0 0.75 1.0 10:0 0.75 1.0 10:0 0.75 1.0 10:0 0.75 1.0 10:0 0.00 10:0 0.00 10	A.   A.   A.   A.   A.   A.   A.   A.	whdi	CPU	asm	N N O O O O O O O O O O O O O O O O O O	Sea	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16 16 16 16 16 16 32 32	1996   1996   1996   1996   1996   1996   1996   2004   2004   2004   2004   2004   2005   20	998   998	CR0140.pdf, CR01 CR0140.pdf, http://cR0140.pdf, CR01 CR0140.pdf, CR0140.pdf, CR0140.pdf CR0140.pdf, CR0140.pdf, CR0140.pdf, CR0140.pdf CR0140.pdf, CR0140.pdf, CR0140.pdf CR0140.pdf, CR0140.pdf, CR0140.pdf CR0140.pdf, CR0140.pdf, CR0140.pdf CR0140.pd	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL 8. V implified OpenRISC 1000 simplified OpenRISC 10	MIPS/inst reduced due to few inst diefault clock speed is 50MHz default clock speed is 50MHz default clock speed is 50MHz default clock speed is 50MHz display for the few inst default clock speed is 50MHz dilinx S3 primitives maximal features has VHDL for AMD bit-slice chips uCode, usually Java virtual machine full system has network of cores full system has network of cores three versions with different ISAs, inst sz, reg non-SCn, no MUNI, not superscalar Henry Wong thesis at U. Toronto, also youtube mister version of ac486: reworked with many outfer Wishbone Amiga OCS SoC moved declarations forward daims very fast FPGA versions replaced Altera PLL with stub project seems to have stalled
aizup/aizup_n aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup_aizup/aizup-aizup/aizup/aizup-aizum/TSK30. aizum/TSK30. aizum/TSK	Intos://Rithub.c stable Intos://Rithub.c stable InstructLicit.cor stable Intos://opencor mature Intos://opencor mature Intos://opencor beta	Yamin LJ, Wanming CF Yamin LJ, Wanmin	RISC RISC RISC RISC RISC RISC RISC RISC	8 16 16 16 16 16 16 16 16 16 16 16 16 16	arria 2 intex 7: inte	James Braker   121     James Braker   138     James Braker   138     James Braker   136     James Braker   136     James Braker   136     Aftium   2426     James Braker   136     James Braker   136     James Braker   137     James Braker   1928     James Braker   1928     James Braker   1928     James Braker   1928     James Braker   1038     James Braker   1048     James Braker   1049     James Braker   1469     James Braker   1485     James Braker   1499     James Braker   1500     James Braker   1500	A 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	3 3 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	29 313 37 31 15 5 19 10 10 16 6 16 16 16 17 9 12 16 14 16 16 16 16 16 16 16 16 16 16 16 16 16	88	0.17 2.0 20:00 0.17 3.0 1.00 0.17 3.0 1.00 0.17 8.0 44 0.33 2.0 15: 0.00 1.0 1.0 20 0.33 6.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1	A.   A.   A.   A.   A.   A.   A.   A.	whdl	CPU	asm	N N O O O O O O O O O O O O O O O O O O	September   Sept	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	16 16 16 16 16 80 80	16 16 16 16 16 16 16 16 32 32	1996. 1996. 1996. 2004. 2004. 2004. 2004. 2012. 2012. 2012. 2017. 2917. 3 2010. 3 2010. 3 2010. 3 2010. 2014. 2014. 2014. 2014. 2014. 2016. 2010.	998   998	CR0140.pdf, CR01 CR0140.pdf, http://cR0140.pdf, CR01 CR0140.pdf, CR0140.pdf, CR0140.pdf CR0140.pdf, CR0140.pdf, CR0140.pdf, CR0140.pdf CR0140.pdf, CR0140.pdf, CR0140.pdf CR0140.pdf, CR0140.pdf, CR0140.pdf CR0140.pdf, CR0140.pdf, CR0140.pdf CR0140.pd	used in Cornell EE475 course frozen, asm, C, C++, schem, VHDL 8. V implified OpenRISC 1000 simplified OpenRISC 10	MIPS/inst reduced due to few inst default clock speed is 50MHz diffull clock speed is 50MHz default cl

Western Services		ncores or nary link	author	style /	data sz nst sz	FPGA	repor com ter ents	LUTS ALUT	off 5	S blk	F max	e tool	MIPS clks	/ KIPS	ven dor	src #src	top file	당 chai	i fitg ?	max dat	max byt			pipe sta		secondary web	note worthy	comments
M. Composition of the property	ARM Cortex Ahttps://	//develop ASIC	ARM	ARM A53	64 32	asic	Xilinx	6000	А		1500		2.00 0				Ì	Y yes	Y		Y	,				https://en.wikipe	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
M. Change Services and Market Services and Mar	ARM_Cortex_A https://			ARM A9	32 16	arria V	altera	4500	Α		1050		2.50 1	0 583.3		asic		Y yes	Υ				16	10	2012	https://en.wikipe	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
Martine   Mart	ARM_Cortex_N https://	//www.arproprietar	ARM						6						Х			Y yes	N	4G	4G Y	1				https://www.arm		
The content of the		/www.armproprietar	ARM					1900	6	$\vdash$					AIX		1	Y yes	N				16	3 20	07			
The contract protect of the contract protect p						asic	Xilinx		A		600		1.	0				Y yes	Y	4G	4G Y	/ 80	16					
The control of the co					32 32	1			_	$\vdash$	$\vdash$	_		+	-	system 49	arm_singi	Y yes	N Y	4G	4G Y	,	+			https://booksite.e		
Section 1. Appendix and the control of the control					64 32	1								+	-	verilog 14	cnu cnu	V ves	N I	4G	4G Y	,	33			nttps://booksite.e		
See Learning Control of the Control		//github.com/nguve			32 32	zu-3e	James LUT R	RAM for inst 8	R da 6			## v21.1	1.00 1	0		system 23	ton								2021			
The column	arm_rusian https://	//github.com/0xD50	ruslan	arm	32 32	zu-3e	James LUT R	392	6			## v21.1	1.00 1	0		system veri	ARM Pipe	Y yes	Υ	4G	4G Y	/	16	5	2019		from "Digital design and computer ar	incomplete RTL, prob 4 student exercise
Series Se	arm_rusian https://	//github.com/0xD5(	ruslan	arm	32 32	zu-3e	James LUT R	2360 4	815 6		200	## v21.1	1.00 1	0 84.7		system 6	ARM_Mul	l Y yes	Y	4G	4G Y	1	16	5	2019		from "Digital design and computer ar	single cycle,
The second process of the control of	arm_rusian https://	//github.com/0xD50		arm	32 32		James LUT R	3563	6		147	## v21.1	1.00 1	0 41.2		system veri	ARM_Sing				4G Y	r			2019		from "Digital design and computer ar	multi-cycle
West   Control	arm4u https://	//opencores.org/pro		arm	32 32		James altera	primitives	726 6		257	## v21.1	1.00 1	0 407.6	А	vhdl 12	cpu				4G Y	/ 80	16	20	14 2014		ARMv3 ISA, clones early ARM process	sors in functionality
Progress		//github.com/risclit			32 32										-									-			ARMV4-compatible CPU core	
March   Marc	arm9-soft-cpu https://	//github.com/risclit			32 32										_	verilog 4	arm9 con	Y ves	i i				_					
The section of the control of the co	armv4 uarch https://	//github.com/granti	Grant Wilk	ARM9	32 32		James vivado	o defaults	6						Α	vhdl 18				4G	4G Y	/	16	5	2020	https://grantwilk.	custom uarch for the ARMv4 ISA on I	
See Market Methods with the property of the pr	armv4_uarch https://	//github.com/grant	Grant Wilk	ARM9	32 32	max10	Grant Wilk	2860	4						Α	vhdl 18		Y yes	N	4G	4G Y	r	16	5	2020	https://grantwilk.	custom uarch for the ARMv4 ISA on I	course work, top level is schematic
Sept.		//github.c simulatio																					_					
100		//aaltodoc.aalto.fi/t			32 38																					http://www.kolur		
See		//aaltodoc.aalto.fi/t			32 38						100	## v22.2	1.00 1	0 33.8	X	Y vhdl 14	asip38	Yasm	NY			31	4 4			http://www.kolur		
1.   1.   1.   1.   1.   1.   1.   1.															x	verilog 10	DLX_top	Y ves	+			+	-					
The part of the	atlas_2K https://				16 16																	4 80	8			İ		has MMU & full SOC features
Section Section   Company   Compan	atlas_2K https://				16 16											vhdl 19	ATLAS_2K	Y asm					8					
Treat proof becomes control of the c	atlas_core https://	7,000	- tep								000																	
The property of the property o	atlas_core https://																							20				
The control of the co					_																				_			
Mary					8 16	operation o							0.00										_			https://git.morgo		
well and the property of the control	arr core https://				8 16																					necps.//gic.morgo		igurations
The color of the	avr_core https://																											
Fig.	avr_fpga https://	//opencor stable	Juergen Sauermann		8 16	zu-3e	James vivado		6	1 6		TIT VZI.I			Х	vhdl 20	cpu_core	Y yes	N	64K	128K Y	72	32	20	09 2010		extended lecture on FPGA uP design	
**************************************		//			8 16		James vivado		6	1 6										64K	128K Y	72				https://fr.wikivers	extended lecture on FPGA uP design	missing module in atmega8_pong_vga
Prop.   Prop					8 16				6	1 6																		
West Manufacture   March September   March Septe	avr_fpga https://				8 16				6	1 6							avr_fpga	Y yes	N							https://fr.wikivers		missing module in atmega8_pong_vga
Semination of the semination o					8 16										X	verilog 1	rAVP	y yes	N	64K	128K Y	/ 17						not a full clone, doc is opencores page
## State   Property					8 16			2008 usage	6				0.33 1	0 732.2		vhdl 15				64K	128K Y	72	32	20	2019		Neduced AVIX Core for CFED	inot a run cione, doc is opencores page
1985     1985   1985   1985     1985	avrtinyx61core https://	//opencor beta	Andreas Hilvarsson	AVR	8 16	kintex-7-3	James Brake	f 1243	6		194	## 14.7	0.33 1	0 51.5	Х	vhdl 1	mcu_core	yes	N				32	20	08 2009			
Fig.	ax8 https://				8 16				6	1								) yes	N				32					
The properties of the control of t					8 8				205 6							verilog 24	z80_top_0	Y yes	N N				_			https://github.com		
18	a-z80 https://	7,000.00			-										IX	verilog 24	280_top_0	Y yes	N N	64K	64K Y	,	-					
Second Control   1	a-z80 https://																						_					
Secondary   Company   Co				forth	16 5				6			- 1					b16-small	Y yes	N	64K	64K N	ı						
## 1985   1985	10	bernd-pay stable			16 5										IX	verilog 15	b16	Y yes	N	64K	64K N	ı		20		https://github.com	two versions: one/15 source files, de	rived from c18
Start District Section (a) Start District Sectio	baby8 https://	//github.com/jecelji			8 8					4							baby8cpu	Y asm	N				16	i		https://mdpi-res.i		
## 1965   1965																										https://mdpi-res.i		
The properties of the company of the Result of the Company of the Result	baby8 https://	//github.com/jecelji											0.2.													https://mdpi-res.i		
Subject of the control of the contro	baby8 https://	://github.com/jecelji			8 8			u 77												64K	64K Y	,				https://mdpi-res.i		
State-Color   Inter-Appendix Month Repression   M	babyrisc http://	/www.san stable	John Rible	RISC	8 16				6		286	## v21.1	0.33 2			verilog 1				64K	64K Y	15	8	19	97 1999	http://www.sand	part of a three class course	memory rd/wt & ALU per clock
Second marker   Inter-Affertunds   Control		/www.san stable			8 16		James Brake	f 468	6						Х	verilog 1	qs5_mix	Υ	N	64K	64K Y	15				http://www.sand	part of a three class course	memory rd/wt & ALU per clock
Second   Internation   Second   Secon		//embedd stable			8 16	zu-3e	James synta:	x errors	6	$\vdash$		## v21.1	0.33 2	0		verilog 1		v	AL V	11/	11/	16	-				16 inst, scrapped web page, 98 lines	of verilog, no call/rtn, bare core, excellent exar
Separate		//gitriub.com/zsiwy			8 9	711.30	lames vived	593	F	$\vdash$	286	## 1/21 1	0.32 4	0 40 4	×			Y				4/	+			1	Simple Silvio processor in Verilog	
en ender up that straight that the complete plant support from								905							^								+			1		
en_exter_up https://jethub.com/sizes/submit-weeks   2ccum   8   8   8   0   0   0   0   0   0   0		//github.com/hneer													$\Box$	schem: 5								1 1-			Digital schematic, Ben Eater uP	
en_aster_up https://jethub.com/brass/ tken Jerdam - accum - 8   8   -   -   -   -   -   -   -   -		//github.com/ajithc		accum	8 8											vhdl 27	test_cpu	Y asm	N	256	16 Y					necps.// caterinet/		
en_en_en_en_en_en_en_en_en_en_en_en_en_e					8 8			$\vdash$			$\sqcup$		$\vdash$	$\perp$	$\vdash$	verilog 14	computer	asm	N	256	16 Y						Ben Eater's 8-bit breadboard comput	microcode?
State   Column   State   Sta					8 8	1	$\vdash$	+		$\vdash$	+	+	$\vdash$	+	$\vdash$			Y asm	N	256			+			https://eater.net/		
Second   S	heri https://					<del>                                     </del>	$\vdash$	+	+	$\vdash$	+	_	$\vdash$	+	$\vdash$					256	19 A	+	20			https://eater.net/		
Seption   Internal	bfcpu http://s			_		7U-3e	lames vivad	387	6	$\vdash$	500	## y21 1	0.02 4	0 65	х					64K	64K V	/ 2	34			https://en.wiking		
Internal	bfcpu http://			. 0	8 3				6											_	_	-				https://en.wikine		
It serial   https://github.com/howe   Accum   16   16   16   16   16   16   16   1					8 3																		+			https://en.wikine		
It-serial   https://github.com/howe   Richard Howe   accum   16   16   5partan   5partan   5   16   5partan   5   16   5partan   5   18   5parta	bit-serial https://				16 16		James errors	s init bkRAM	_	_			0.67 51	0		vhdl 6			N	2K		-				https://hackaday.		
It-serial https://github.com/howe Richard Howe accum 16 16 16 spartane James spread 137 86 6 1 100 ## 14.7 0.67 51.0 9.6 X whdl 6 top Y N N 2K 2K N 15 2020 2024 https://hackaday. bit serial, 16-bit uP, very simple supports Forth 15-bit uP, very simple supports		//github.com/howe			16 16		James errors	s init bkRAM	6			## v23.2	0.67 51	0	Х	vhdl 6	top	Υ			_			20	20 2024	https://hackaday.		
It-serial   https://jeithub.com/howe  http		//github.com/howe																Υ								https://hackaday.		
It-serial   https://eithub.com/hower   Nichard Howe   Separation   James Jam		//github.com/howe														vhdl 6	top	Y					_			https://hackaday.		
Example   Exam										$\vdash$					X	vhdl 6		Y					+			https://hackaday.		
Life   https://jethub.com/Geck   https://j										$\vdash$					۸			r V					9 14			nttps://nackaday.		
	blue https://																										derived from Caxton Foster's Blue	http://www.youtube.com/watch?v=dt4zez7P
Aleksander Kaminski   mem   8   3   kintex-7-   James Brakef   10   6   432   ##   14.7   0.08   2.0   157.2   X   verilog   1   brainfluck cpu   N Y   W   8   0   2014   2015   http://www.cliffo   Touring machine like, 2ndary link is a adj prog & data mem size, terrible name   st-cpu   https://sithub.c   stable   Yichun Ma   RISC   32   32   kintex-7-   James Brakef   110   6   432   ##   14.7   1.00   1.0   1   verilog   2.5   computer   N   46   46   32   2016   2016   learning, pipeline uP   st-cpu   https://sithub.c   stable   Yichun Ma   RISC   32   32   arria-2   James Brakef   14.7   1.00   1.0   0.0   0.0   0.0   0.7   X   verilog   14.7   verilog   2.5   computer   N   46   46   3.2   2.016   2016   learning, single cycle uP   strafarch   https://sithub.c   stable   Sithub.c   stable   stable   Sithub.c   stable	blue_fpga <u>https:/</u>	//github.com/Geckc													Х	vhdl 47	system	Υ	N	4K	4K N	_						
St-Cpu https://github.c stable Vichun Ma RISC 32 32 kintex-7: James Jatera primitives 6 0 1 ## 14.7 1.00 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.	bobcat																			64K	64K							
st-cpu https://pithub.c, stable Vichun Ma RISC 32 32 arria-2 James Brakef 1439 A 2 58 ## q18.0 1.00 1.0 40.2 1 verilog 26 sc_computer N 4.6 4.6 4.5 32 2016 2016 learning, single cycle u.P  straction https://github.c, alpha Brendan Bohannon CISC 64 16 artix-7 James Brakef 4762 6 1.0 167 ## 14.7 1.00 1.5 23.3 X verilog 11 brenzvnit Y verilog 149 topunit Y verilog 149 topuni																						8	(			http://www.cliffo		adj prog & data mem size, terrible name
tsrlarch <a href="https://github.c">https://github.c</a> alpha Brendan Bohannon CISC 64 1 fa artix-7 James Brakef 5967 23767 6 52 112 75 ## v23.2 1.00 2.0 0.7 X verilog 149 topunit Y yes Y N 2567 2567 V 64 32 2018 2024 <a href="https://github.c">https://github.c</a> beta Brendan Bohannon CISC 32 16 intex-7-3 James Brakef 4762 6 6 10 167 ## 14.7 1.00 1.5 23.3 X verilog 11 brevaunit Y yes Y N 64K 64K V 64 32 2018 2024 <a href="https://github.c">https://github.c</a> beta Brendan Bohannon CISC 32 16 intex-7-3 James Brakef 4762 6 6 10 167 ## 14.7 1.00 1.5 23.3 X verilog 11 brevaunit Y yes Y N 64K 64K V 64 32 2018 2024 <a href="https://github.c">https://github.c</a> beta Brendan Bohannon CISC 32 16 intex-7-3 James Brakef 4762 6 6 10 167 ## 14.7 1.00 1.5 23.3 X verilog 11 brevaunit Y yes Y N 64K 64K V 64 32 2018 2024 <a href="https://github.c">https://github.c</a> beta Brendan Bohannon CISC 32 16 intex-7-3 James Brakef 4762 6 6 10 167 ## 14.7 1.00 1.5 23.3 X verilog 11 brevaunit Y yes Y N 64K 64K V 64 32 2018 2024 <a href="https://github.c">https://github.c</a> beta Brendan Bohannon CISC 32 16 intex-7-3 James Brakef 3 data sizes, no (R++) or (-R) modes upon to the standard or (R++) or (-R) modes up		778-1-1-1			32 32				6	Η.												++				1		
Striarch   https://github.c   beta   Brendan Bohannon   CISC   32   16   kintex-7-2   James Brakef   4762   6   10   167   ##   14.7   1.00   1.5   23.3   X   verilog   11   bsrexunit   Y   verilog   12   bsrexunit   Y   verilog   13   bsrexunit   Y   verilog   14   bsrexunit   Y   verilog   15   bsrexunit   Y   verilog   15   bsrexunit   Y   verilog   16   16   16   16   16   16   16   1					64 16				767 A	52 112												64				https://www.voor		RIX2 is superset of RtSP1 4 data cizes
				0.00						JE 111	. ,,															cps.// www.you		
ytemachine https://github.c mature copperdragon forth 8 8 8 kintex-7-3 James Brakeff 319 6 1 250 ## 14.7 0.33 2.0 129.3 IX vind 7 bytemachbme N N 4K Y 30 2016 2017 top is Altera schematic results are for 2016 bare core									_					25.5	х	Y verilog 18	Bugs18 S	Yasm	N				1 32	1 12		l		
	bytemachine https://	//github.c mature	c0pperdragon	forth	8 8										IX	vhdl 7	bytemach	ome	N N		4K Y	30			16 2017			results are for 2016 bare core
	c16 https://			accum	16 8				4										N	64K	64K Y	1						xilinx 4K RAM primitives

St. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	_uP_all_soft folder	opencores or prmary link status	author	style /	data sz inst sz	FPGA	repor com		LUT?	blk ram	F max	e tool	MIPS clk		ven dor	src #src	top file	g chai	fitg P, Ap	max r	nax byt	e ts ado		pipe start la len year re		note worthy	comments
1.   Property   1.   Propert	c16too	https://www.sci stable	Cole Design and Devel	RISC	16 16	kintex-7-	James Brake	ef 510	6		271	## 14.7	0.67 4	1.0 88.9	Х	vhdl 1	core	Y asm	N	64K	64K N	20	8	2003	coledd.com/e	ecti graphics capability	clock/2 and six phases
Company   Comp	c2650_mister	https://github.com/Grabu		c2650	8 8										1	Y vhdl, V 39	sys top	Υ	N					2018 20			based on the IBM 1130, Altera project & PLL
Column	c88	https://github.c alpha	Daniiel Bailey	accum	8 8				6	2	167	## 14.7	0.33 2	2.0 8.9	Х	vhdl 25	C88	Y asm	N	8	256 Y	10	8	2015 20	5 https://www.	out only 8 memory locations	used 3658 Dff, doesn't infer block or LUT RAI
Column   C	c88	https://github.c alpha	Daniiel Bailey	accum	8 8	spartan-3	James Dff g			2	54	## 14.7									256 Y	10	8	2015 20	5 https://www.	out only 8 memory locations	used 3785 Dff, doesn't infer block or LUT RAI
Column   C	cardiac																	Y asm	N						9 https://www.		
Section Control Contro										2																	
Column		http://www.casproprietar				- parter -				32			1.00 1	1.0 40.0	Х				A.								
Company   Comp	cd16	http://anycnu.o.stable								_			0.67 2	0 410	IX							+ +	8				
Column	cd16				16 16					7									-		_						
See Authors and the Control of the C	cdc160	https://github.com/jadels	jadelsbach	cdc160	12 12														N	4K	4K	64		20	.5		
	cf_ssp	https://opencor stable		?												confluence		Υ							19	confluence to VHDL	CF State Space Processor
Column	cfm																								.8 https://clash-	. е. е	alu inst is ucoded, some missing ops
The properties of the control of the	chad	https://github.com/bradle							-								mcu_arty	Y yes	N					20	11		i coc 3d
March   Marc	chad	https://github.com/bradle							6	5							mcu arty	Y yes	N N						11		min SOC, -3 speed grade
March   Marc	chad	https://github.com/bradle							6	5													16	20	1		
Part	chip_6502	http://www.aholme.co.uk	Andrew Holme	6502	8 8	spartan3									Х	Y verilog 5	chip_6502	Y yes	N	64K	64K Y						
Series and the property of the	chip8	https://bitbucke errors	Carsten Elton Sørense	RISC	8											verilog 28	chip8	Υ	N					2013 20	8 https://en.wil		https://www.zophar.net/pdroms/chip8/chip-
Column   C										3					Х	vhdl 15	classichp						7				
The property   The					8 16	spartan-3	Andreas Sch	v 358	4	_	164	## 14.7	0.33 1	1.0 151.2			top	Y yes	N	64K 1	128K Y	72			9 https://blog.c		Implementing a CPU in VHDL parts 13
					16 16	cnartan-2	lames vilina	752	4	2	100	## 14.7	0.67 3	0 445	V		core	y yes	N N	4G	4G Y	22			9 nttp://www.ir		
## St. Company   1.5   1	coco3fpga					Spartall*3	Julies VIIII)	7.52	+"+	+ 3	100	14.7	3.07	44.3	^			Y yes	N N						5 http://www.d		computer SOC
Property	coen_316_cpu	https://github.c alpha	G.K Yvann Monny	RISC	32 32						127	## 14.7			х	vhdl 8	cpu_dp		N	32	32 N	20	32	2018 20	.8		
ment per green from the fine of the section of the	cole_c16	https://www.sc beta			16 16	spartan-6	James Brake	ef 554	6		298	## 14.7	0.67 7	7.0 51.4	Х			Y asm	N						2 https://blog.c		
Fig.   Control	complete-arm-	https://github.com/Vedar			32 32				ЦI		ĻΠ				Х								16		1	Single-cycle & multi-cycle ARM uP	
Proceedings	complete_8bit					kintex-7-	James mod	ti 208	6	1	260	## 14.7	0.33 3	3.0 137.5	Х		computer			96	128 Y	+	$\perp$		2		
Septiment Network (1986)   1					8 8 10 10	<b>-</b>	ISE n	rojects for each o	ore	_	$\vdash$				-			v	IN	-	-		+		7 https://githut		
## Description of the property	copyblaze				8 18	kintex-7-					217	## 14.7	0.33 2	0.0 57.5	IX			Y asm	N	256	2K Y				6	, , , , ,	Wilz & 32010 cores selectable by Dir switch on
Exp. 1. Section Sectio	core_arm	https://opencor beta	Konrad Eisele		32 16	kintex-7-	James Brake	f 1239	6	3	250	## 14.7	1.00 1	1.0 201.8						256M2	56M				9 http://cfw.sou	rcel very large project with many unused	missing files found in sourceforge dir, very litt
March   Control   Contro		https://github.com/dnoto			8 8													Y yes	N	64K	64K				.7		
Section Control (1)   1)   1)   1)   1)   1)   1)   1)							4				270		0.00	0 255 5						C 41/		400					
Margin   M					8 8				6	17															10		
West   Miss   Company   Process   Miss   M	cosmacELF				8 8	KIIICEX-7-	James imei	330	0	17	- 67	HH 14.7			X										0 https://hacka		
## Part	cowgirl				16 16	kintex-7-	James incor	nplete source co	6			14.7							777		64K				19		<b>y</b>
2. bits: minor //minor	cpu_32	https://github.com/aslak3															сри					32					
	cpu_32					<b>L</b>			ш	_	$\vdash$	_		_	$\vdash$	vhdl 16	cpu32										
U. Mary   C. March	cpu_basic cpu_mcnally					cyclone-4	vnait	3558	$\vdash$	4	$\vdash$	_		_	$\vdash$							26	16				
123 to to 1/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2	cpu_takagi																			710	-410	16			.6	ror course, system vernog rise Exam	possibly sume as simplecipa
1.5   1.5	cpu0																cpu0	Y yes	N				16		3 https://github		
## Washing for control of the standard with the standard process of stable laws dischardwrite \$1.00 per control of the standard process of stable laws dischardwrite \$1.00 per control of the standard process of the standard	cpu11																						8		10		
1.0000   1.00000   1.00000   1.00000   1.00000   1.00000   1.00000   1.00	cpu16 cpu-16					kintex-7-	James Brake	347	6		364	## 14.7			X			-							10		
Mode   Part	-6				6 6 10 10	kintay-7-	James Brake	f 1679	6	_	150	## 14.7			×							32	- 8		9	,	Altera register file
Misson   M	cpu65c02 true				8 8				6						Х			700	$\overline{}$				+		1	.,	
Wideling   Miss   Amount   A	cpu8080				8 8				6		299	## 14.7	0.33 9	9.0 9.3	Х	verilog 1		Y yes	N N	64K				2006 20	.6		e variants
	cpu86	http://www.ht-l beta	Hans Tiggeler		8 8	kintex-7-	James Brake	ef 3421	6	1	127	## 14.7	0.17 2	2.0 3.1	Х			Y yes	N N	1M				2002 20	.8 http://www.h	-lat 8088 clone	
No.   Moderal Principles   M	cpu-arm	https://github.com/techo			32 32													Y yes	Υ								
Second   S		https://github.com/Sayed														vhdl 10		Y asm	N	4G	4G	12 3	16				
									-						IX	vhdl 14				_	_		_	2003 20	19		
states/fighthus, untested Brad Parker   PPF1, 12   5   6						kintex-7	James Brake	1597	0	8	154	## 14.7	1.00 1	1.0 96.3	IA		cpuc		-	1614	164	+ +	+				
11   12   13   14   15   15   15   15   15   15   15								<del>                                     </del>				_							$\overline{}$			+ +	8				
http://www.orb.com/ceffcol plabs   Minus Montrology   PLG   8   14 arrias 2   James (ROM parameter error   N   18 arr	cpus-pdp8					spartan-3	James Brake	f 1557	4	1		## 14.7	0.40 2	2.0	Х		top				_		+ -				
	cqpic			PIC16	8 14							## q13.1	0.67 1	1.0			COPIC	Y yes	N Y	256	4K Y		I				
No.   Part   P	cray1	TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT	Christopher Fenton	CRAY1	64 16	zu-3e	James unde	fi 11510	6 1	15 1		## v21.1	6.00 1	L.0	Х	verilog 46	cray_sys_	Y yes	Y N	4M	4M N	128	536	2010 20	.5 CRAY data she	ets homebrew Cray1	
sv2g_sv2e_https://developed asic	cray1		eepe.			kintex-7-	James Brake	f 13463	6 1	19 10	127	## 14.7	6.00 1	1.0 56.6	Х	verilog 46	cray_sys_	Y yes									
Stort   Stor					64 16	1	+	+ + -	$\vdash$	+	$\vdash$	-	$\vdash$	1	$\vdash$				YN								<del>-</del>
Non-Source   Stable   Tonny Givarigis   Source   Stable   Tonny Givarigis   Tonny Givarigis   Stable   Tonny Givarigis   Tonny					32 16	1	$\vdash$	+	$\vdash$	+	H	-	$\vdash$	-	$\vdash$	, ,			N								very dated product
Deterministic Franch   Processor   Proce	dalton 8051					kintex-7-	lames Brake	of 2725	6	1 1	105	## 14 7	0.33 1	.0 12 7	х		i8051 all	Y ves	N N				32				1
https://github.com/darfol_darfogal_arga   20	danzipi8								-						X			Y asm	N				+				R also zipi8 starting point. PhD thessis
Laflow chap https://generod alpha	darfpga						1		ΤŤ	T	اثا	1											$\top$				
Sept	dataflow_chap								6									Y	N								
Deciding   State   Action   State   Ac	dcpu16								_	1	_	_			Х								8	2009 20			4+ addressing modes, 4 & 5-bit reg /modefiel
	df6805									+								r yes	N N	64K	04K Y	++	+	2002 20			tack machine compiler is in Forth
gital up https://github.com/heee/Helmut Neemann mips 16 16 gar-5e James clockid 70 9 310 6 1 1 250 ## 1/22.1 0.67 1.0 1 250 ## 1/22.1 0.0 1 250 ##	dgb16				0					_					X				N Y	_	_		8	2003 20	https://github		
gital up																											

_uP_all_soft folder	opencores or prmary link	status author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT Dff	LUT?	blk F p	tool MIP	S clks/	KIPS /LUT	ven o	src #	src iles top file	당 chai fitg	Hav'd	ax max byte at inst adrs	adr # mod reg		tart last year revis	secondary web link	note worthy	comments
dsp16	https://github.c	om/jotege Jose Tejada		16 16		Jose Tejada		2 A	12				1		12 jtdsp16			4K 64K N			2020 2021		compatible with ATT WE DSP16	
dspuva16	http://www.DTI	stable Santiago de Pablo		16 16	kintex-7-	James Braket	f 332	6	317 ##	14.7 0.6	7 1.0	640.7	X		1 dspuva1		Y 2	56 4K	40 16		2001 2004	www.1-core.com/	16 bit data memory, 24 bit regs	broken web link
e0c6200 eco32	https://github.c	om/agg23 Adam Gastineau stable Hellwing Geisse	accum RISC		kintey-7-	lames Braket	f 2339	6	1 160 ##	14.7 1.0	0 1.5	45.5	II X V	system .		Y N Y yes N	51	2M256M Y	61 32		023 2023	https://github.com	Tamagotchi P1 for Analogue-Pocket/ MIPS like, slow mul & div	MISTER, based on Epson EUC6200 UP
eco32	https://opencor	stable Hellwing Geisse	RISC	32 32	kintex-7-	James Braket		6		14.7 1.0	0 1.5	29.1	ILX Y	/ verilog	24 eco32	Y yes N		2M256M Y	61 32		2003 2022	homepages.thm.c	MIPS like, slow mul & div	
eco32f	https://github.c	stable Stefan Kristiansson	RISC	32 32		James Braket		6	3 4 123 ##				Х	verilog	12 eco32f	Y yes N		2M 256M Y	61 32		2014 2014		pipelined version of the eco32 CPU	
edge	https://opencor	alpha Hesham ALMatary /pdf/240: Martin Langhammer	MIPS	32 32 32 40		James Braket	f 5345 1 10697 26618	6	, 1 0 1111	14.7 1.0 q22.4 8.0		1.5	X	verilog	30 edge_co	Y yes N		IG 4G Y	63 32		2014 2014	https://arEiv.lahs	Edge Processor (MIPS) 800MHz in Agilex FPGA, word size an	MIPS1 clone
egpu eight bit uc	nttps://arxiv.org	stable Synplicity	RISC	8 12			/variable mixup		2 259 //1 ##	14.7 0.6				vhdl	10 eight bit		- 4	2K Y	32		2000 2000	nttps://arsiv.iabs.	part of Amplify documentation	d ISA configured for each task
eight32	https://github.c	om/robin: Alastair M. Robinson	accum	32 8	cyclone-4	Alasta appro	1300	4	133	1.0	0 1.0	102.3		vhdl	17 eightthir	t Y yes N	50	0M500M Y	28 8	2	019 2023	https://retroramb	5-bit op-code & 3-bit reg #	full tool set, see github page for ISA descriptio
ejrh_cpu	https://github.c	stable Edmund Horner	RISC		kintex-7-	James Braket	f 928	6	1 2 196 ##	14.7 0.6	7 1.0	141.6			17 machine				16		2015 2015		see web archive for doc	
electronfpga ensilica	https://github.c	mature David Banks proprietar ensilica.com		8 8	stratix-4	ensilica	2200	A	200	2.0	0 10	191 9	IX Y	vhdl verilog	oSi_2250	Y yes N Y yes		4K 64K Y	04 10 16		2014 2020	https://en.wikipe	Acorn Electron ULA in various FPGAs verilog source included with license	
ensilica	http://www.ens	proprietar ensilica.com	eSi-3200				1800	A	200		0 1.0			verilog	eSi-320	Y yes			04 10 16		2001 2016		verilog source included with license	room for 90 user inst, also as ASIC
ensilica		proprietar ensilica.com	eSi-1600		virtex-5		1100	6	160	1.0		145.5	IX	verilog	eSi-160	Y yes			92 10 16		2001 2016		verilog source included with license	
ensilica ep16	http://www.ens	proprietar ensilica.com beta C.H. Ting	eSi-1600 forth			ensilica James Braket	1100 f 837	6	160	14.7 0.6	0 1.0			verilog	eSi-1650	Y yes N		4K 64K Y 2K 32K N	92 10 16		2001 2016 2005 2012	PDF files	verilog source included with license initialized Lattice memory blocks	room for 90 user inst, also as ASIC 5-bit instructions
ep24	inteps.//gittiub.c	stable C.H. Ting	forth			James substi		6		14.7 0.8			X		1 ep24	Y yes N Y asm N		4K	27		2002 2002	FDF IIIes	room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz
ep32		proprietar C.H. Ting	forth			C.H. Ting		4		ispL 1.0				proprieta	ary						2007 2018	https://wiki.forth	kindle book & RTL available: EP32 RI	RTL: \$25 from C.H. Ting
ep32	http://forth.org	mature C.H. Ting	forth				1 1076		104	447 00				vhdl	7 ep32	Y forth N					2012	0000 1	has eForth binary & source	now free
ep8080 ep994a	https://github.c	beta C.H. Ting	8080 9900	8 8		James Braket James Braket		6	184 ##			5.3	X		4 ep80 10 ep994a	Y yes N Y yes N		4K 64K Y	16		2002 2016 2016 2019	8080 data sheets	initialized Lattice memory blocks	work related to eP16 also tms9902 (uart) core by Paul Urbanus?
ep994a/icy99	https://github.c	stable Erik Piehl	9900		KIIICEX-7-	Janies Drake	1540	Ť	3 200 ##		3 3.0	33.0	L		29 tms9900	. 100		4K 64K Y	16		016 2020	https://hackaday.	TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
eric5	http://www.ent	proprietar Thomas Entner	forth	9 8		entner-elect		4 o		0.4			1	proprieta	ary			12 1K	3-4		2005 2011		25 MIPS: ERIC5xs, ERIC5Q	(,
erp	https://opencor	stable Shahzadjk stable Howard Mao				James Braket		4		14.7 0.3 14.7 0.3		63.5			1 ERPveril	γ	<u> </u>	56 4K	15 6		2004 2014	haare //ab ab a	two report PDFs & one Verilog file	not sure inferred RAM correct?
f18a	http://www.gre	asic Chuck Moore	forth	8 16	kintex-/-:	James replac	644	ь	2 233 ##	14.7 0.3	3 2.0	59.6	X	proprieta	13 ez8_cpu	Y yes	- 2	56 4K			2014 2014	nttp://znenaomac	AKA G144A12: 12x12 array	family of parallel processors
f21	http://www.ulti	asic Jeff Fox		21 5										proprieta		1 1/03				1	997 2011	http://www.ultra		chip & simulator, AKA MuP21 or F21
f32c	https://github.c	beta marko zec, vordah, I			atrix-7-3	zec & vordah	1048	6	4 33 185 ##	14.7 1.0	00 1.0	176.5	Х	vhdl		Y yes N	Y 4	IG 4G Y	30 32	5 2	2014 2019	http://www.nxlab	MIPS or RISC-V ISA, Arduino support	https://www.youtube.com/watch?v=55MzMH
fc16 fgpu	https://github.c	paper Richard Haskell stable Muhammed al Kadi	forth SIMT	16	71007045	Muhammad	128K	6 #	# 167 ##	v17.2			x	proprieta vhdl		Y ves Y	4	IG 4G Y	32	2	2016 2017	https://dl.asm.org	PDF papers	chpt 11: VHDL By Example: Fundamentals of D
fisa32	https://github.c	beta Robert Finch		32 32		Muhammed James Braket		6			00 1.0	43.7	X		1 FISA32	Y yes Y		1G 4G 1	32		2016 2017	https://di.acm.org	eigth cores, reviews comparable proj m/robfinch/Cores	vivado fltg-pt IP, benchmarks, wikipedia: GPGF
fisa64	https://github.c	beta Robert Finch		64 32		James Braket		6 1	2 7 65 ##		0 1.0		Х		1 FISA64	Y N					015 2015	https://github.com	m/robfinch/Cores	need to use multi-cycle on mult
fisc	https://github.c	stable Miguel Santos				James errors		Α		q18.0 2.0				vhdl		Y yes Y		Y	00 0 02		2018 2018		Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, altera
fisc flexgrip	https://github.c	stable Miguel Santos paper Kevin Andryc	RISC GPGPU			James Braket James Braket		4	21 66 ## # 119 100 ##		00 1.0		X		13 fisc_core	Y yes Y nl505_top_level		Y	85 6 32		018 2018 2013 2016	http://www.archf	Flexible Instruction Set Computer eight GPU processors	caches, VHDL & System Verilog versions, altera requested & received source files
flexgripplus	https://github.c	mature Josie Condia	GPGPU		atrix-7	Jailles blake	72049	0 #	# 115 100 ##	14.7 1.0	0.1	11.0		vhdl	40 gpgpu_n	ii303_top_level	$\vdash$	+			2020	https://opencore	GPGPU based on G80 architecture of	
fluid_core	https://opencor	alpha Azmathmoosa	RISC		kintex-7-	James Braket	f 956	4	381 ##	14.7 0.3	3 1.0	131.7			17 FluidCor	e N	Υ		8		2015 2015		data width adj., mem sizes adj.	
forth-cpu forth kf532	https://anycpu.	untested Richard Howe	forth				1719	6	4 4 172 ##	447 46	0 1.0	400.0	X	vhdl		N N	V .	K 16K			2013 2022		AKA H2	based on J1 uP
forth-cpu/h2	https://github.c	stable Tarasov Ilia stable Richard Howe	forth forth			James no *.c		6		14.7 1.0				vhdl / vhdl		N N	_	4K 64K	25		2013 2013	https://github.com	no trace of source code on web	derived from I1, hex & bin files in 2/16/2018 to
forwardcom	https://github.c	stable Agner Fog	cisc	32 32	atrix-7	Agner Fog	13248 4990	) 6	64 ##	v20.1 1.0	0 1.0	4.8	Х	system	18 top	Y asm Y	6	4K 32K Y	64	2	016 2023	https://www.forw	x86 like, complete ISA, MMX & vecto	x86 adr modes, vector inst use width of vect re
forwardcom	https://github.c	stable Agner Fog					21121 7392			v20.1 2.0		5.3	Х	system		Y asm Y		4K 32K Y	64		2016 2023	https://www.forw	, , ,	x86 adr modes, vector inst use width of vect re
fpag4_risc16_1	http://www.fpg	errors Van Loi Le om/hrvac Hrvoje Čavrak	RISC PDP1	16 16	kintex-7-	James deger	nerate design	6	##	14.7 0.6	6 1.0				15 Risc_16_ 31 cpu	b Y N Y yes N		4K 64K	13 4 16	2	2017 2017		similar to mips16_16_1cycl video display of PDP-1 console, a mis	incomplete Risc_16_bit module ter core, retro gaming
fpg1 fpga4_8bit_up	http://www.fpe	stable Van Loi Le	accum	8 8	kintex-7-	3 James Braket	f 258	6	1 200 ##	14.7 0.3	3 3.0	85.3	х		9 compute			110	10 2	2	2016 2016	book: LaMeres Int		16 input & 16 output ports fill out 256 byte ad
fpga4_mips_5p	http://www.fpg	errors Van Loi Le		32 32		James deger		6		14.7 1.0				verilog		Y yes N	N 4	IG 4G Y	32	5 2	2017 2017		educational, full pipelined MIPS	incomplete
fpga4_mips16_	http://www.fpg	stable Van Loi Le		16 16		James Braket		6	200 ##		7 1.0				8 mips_16		-		13 8		2017 2017		educational, no block RAM inferred	same prog & data mem and alu as mips16_16_
fpga4_mips16_ fpga4_up8_12	http://www.fpg http://www.fpg	stable Van Loi Le errors Van Loi Le	RISC	16 16 8 12		James Braket James deger		6		14.7 0.6 14.7 0.3		405.0	х		8 mips_vh 7 microcor		6	5K 65K	8 8		2017 2017 2016 2016		educational, no block KAM interred educational, simplified PIC12	actual prog sz=16, actual data mem sz=256 incomplete
fpga-64	http://www.syn	stable Peter Wendrich		8 8		James Braket		6	2 156 ##		3 4.0	5.8	X Y		26 fpga64_0		N 6	4K 64K Y	26		2005 2008		Rendition of Commodore 64	altera top level schematic
fpga-bbc	https://github.c	untested Mike Stirling	6502											vhdl		N		5K 65K			2011 2016	https://www.mike	BBC micro, uses t65 uP	also ZX-spectrum retro project
fpgacomputer fpgacomputer	https://github.c https://github.c	errors Milan Vidakovic errors Milan Vidakovic	RISC	16 8 16 8		James errors James erros		A 6		q18.0 0.6 14.7 0.6			Y		10 compute 10 compute			4K 64K Y	25 8		018 2018 018 2018	https://mvidakovi	16-bit CPU, 64KB, UART (115200 bps 16-bit CPU, 64KB, UART (115200 bps	
fpgammix	https://github.c	stable Tommy Thorn	MMIX			James Braket		A			0 4.0	3.0	1	system	3 core			6Q 16Q Y 2			2006 2014	https://en.wikipe	clone of Knuth's MMIX	micro-coded
fpz8	https://opencor	stable Fabio Pereira		8 8		James Braket		4					1		4 fpz8_cpu	Y N	Y 2	2K 16K Y			2016 2016		Zilog Z8 encore (eZ8) 8-bit core	Altera megafunctions (mem)
free_risc8	https://web.arc	stable Thomas Coonan		8 14		James Braket		6	142 ##		3 1.0	132.2	X	verilog	8 cpu	Y yes N		56 4K Y			2002 2011	https://web.archi	ve.org/web/20120309123835/http://	www.mindspring.com/~tcoonan/index.html
free6502 ft64	http://web.arch	stable David Kessner alpha Robert Finch	6502 RISC	8 8 64 32	kintex-7-	James Braket	f 646	6	193 ##	14.7 0.3	3 4.0	24.6	X	vhdl	5 free6502 FT64v3b	Y yes N		4K 64K Y 6E 16E Y			1999 2000 2017 2018	http://www.sprov	microcoded  Ath attempt at 64-bit core (rantor64)	amazon kindle book, L1 & L2 icaches & L1 dcac
fx68k	http://fx68k.fxa	untested Jorge Cwik	68000					+	1 1 1		1				3 fx68k			IG 4G Y	16		017 2018	https://github.com		n.com/viewtopic.php?f=28&t=34730#p358139
gaia	https://github.c	om/nyuicl Yuichi Nishiwaki	RISC	32 32										vhdl	31 top			IG 4G Y			2015	https://hackaday.	ray-tracing in OCaml, custom CPU, co	many VHDL record types
gbox16-gpu gl85	https://github.c	ncomplet engineersbox	RISC 8085	16 16 8 8	liles = 1	11	and deat	6	+++	14.7 0.3	3 4.0		X	schemati	ic gpu 1 i8085	V	NI C	4K 64K Y	8		2022	h	Digital schematic, based on NVIDIA a	nd AMD uarch
giðo	https://opencor	stable Alex Miczo stable Diego A. Idarraga	8085	8 8		James gate la James errors		6		14.7 0.3 14.7 1.0		_	^	vhdl		Y yes N		4K 64K Y	+		1993 2015 2015	nttp://www.fpga.	also a TTL implementation in VHDL graphic processing unit	coding errors
gumnut	http://digitalde	stable Peter Ashenden	RISC	8 18		James Braket		6	259 ##		3 1.0		IX		6 gumnut-		Y 2	56 4K Y	8		2007		see Digital Design: An Embedded Sys	
gup	https://opencor	stable Kevin Phillipson	68HC11			James Braket		Α	1 1 127 ##	q13.1 0.3	3 4.0	11.3	1	vhdl	25 gator_up	r Y yes N		4K 64K Y			2008 2011	https://www.mil.	top level is schematic	
hack	https://github.c	om/jopdo Jegor van Opdorp	accum			$\vdash$		$\Box$	++				V	system v	erilog			2K 32K N	2	[	2021	Labora 11.	SystemVerilog version of the course	
hack hack	https://github.c	om/theap Peter Clarke om/philzc Philip Zucker	accum		<del>                                     </del>			++	+++		+		Х	verilog	∠∠ cpu			2K 32K N	2	-	2016 2021	https://www.nan		book: Elements of Computing Systems of the Nand 2 Tetris course using Coq
hack	https://github.c	om/almaz Rafael Almazar	accum											vhdl	34 micropro	c Y N	Y 6	4K 64K N	2		2021			stems: Building a Modern Computer from First F
hack	https://github.c	om/wuha Wu Han		16 16		Wu Hanot co	267	4	4				L	verilog	22 hack	Y N	Y 3	2K 32K N	2		2020	https://www.nan	CPU used to run Tetris	book: Elements of Computing Systems
hack hamblen scom	https://gitlab.co http://hamblen.	m/x653/r Michael Schroder stable James O. Hamblen	accum		cyclone-1	L James altera	80	4	1 204 ##	018.0 0.4	7 2.0	952.7	1	verilog	24 cpu 1 scomp			2K 32K N 56 256 N	4 2	-	2023	https://www.nan- http://hamblen.e	CPU used to run Tetris from Hamblen 2008 "Rapid prototyp	book: Elements of Computing Systems
hamblen_scom	http://hamblen.	stable James O. Hamblen	accum			James altera		4	1 166 ##		7 2.0		1		2 DE2_TO			56 256 N	4	-+	2008	http://hamblen.e	from Hamblen 2008 "Rapid prototyp	
harvard_arch_	https://github.c	om/omari omarelhedaby	RISC	32 32										vhdl 1	L35 harvard_	procasm N	Υ				2021			many source files
hc11core	http://www.gm	stable Green Mountain Co				James Braket		6	127 ##	14.7 0.3	7.0	4.8	Х		1 hc11rtl		N 6		53 8			6811 data sheets	restricted use license, with correctio	
hd63701 hf-risc	https://opencor https://opencor	planning Tsuyoshi Hasegawa stable Sergio Johann Filho	6801 MIPS	8 8		James Braket		6	1 3 31 ## 4 115 ##				X		6 HD63703 9 spartan3			4K 64K Y	41 32		2014	https://github.com	Used in Atari game console, 6801 clo MIPS I subset, no multiplier	ner
hicovec	https://opencor	beta Harald Manske, Gun		32 32		James comp		6	4 113 ##		00 1.0	13.2		vhdl	28 cpu	Y asm N		10 40 T	72 32	2	2008 2010	ps.//gittiub.tul	hybrid scalar & vector processor	
hive	https://opencor	stable Eric Wallin		32 16	arria-2	James Braket	f 1420	Α	8 24 283 ##		00 1.0		ILX	verilog	hive_cor			N	40 10		2013 2015		4 symetrical stacks, eight threads via	
hp86b	https://sites.go	errors Olivier De Smet beta Umair Siddiqui	Capricorn				olved xilinx inte	r 4	152 ##	14.7 0.3 14.7 0.6		116.6	×	verilog		V pers 1:	Η,	4K 64K	64		2010	https://en.wikipe	uses PicoBlaze, emualtes HP86B	picoblaze uart uses LUT4s
hpc-16 hrm-cpu	https://opencor	untested Alexandre Dumont	accum		kintex-7-	James Braket	8/1	В	152 ##	14./ 0.6	1.0	110.6	^	vhdl verilog	zo jepu	Y asm N		4K 64K Y			2018 2019	1	modelled on "Human Resource Maci	l nine"
hummingbird	https://github.c	om/slcz/h Silei Zhang	accum	8 8				$\pm \dagger$			╧				30 hummin			K 4K Y			2020	https://www.bign	4-bit "nibbler" expanded to 8-bits, T	
hvhdl	https://github.c	WIP johonkanen											GILX	vhdl							2022 2024	https://hardware		floating-point VHDL, ambitious project
i8051		stable Tony Givargis	8051	8 8	kintex-7-	James Braket	f 2690	6	1 1 105 ##	14.7 0.3	3 4.0	3.2	х	vhdl	9 i8051_al	Y yes N	6	4K 64K Y		1	1999 1999		author has book & course	Embedded System Design: A Unified Hardware

The column	_uP_all_soft	opencores or	status	author	style /	ata sz :t sz		por com	LUTs	Dff ≧	왕 blk	F		VIPS cli			o src	#src top file	tooi chai	ltg ₽	max n	nax byte	inst ac		ipe start		note worthy	comments
NAME AND MATERIAL PARTY OF THE	folder	prmary link				ğ <u>ş</u>	t	ter ents	ALUT	3	E ran	n max	o ver	inst in	ist /LU	T dor	_	files		pt <u>∓</u>	dat i	nst adrs	# me	od reg	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
See Ministry 1. Mi	ice mk2	https://github.co	com/ibm			8 1	6 zu-3e Jai	mes errors		6	_	#	# v21.1	1.00 2	0.0	Х	_		yes	N		_	160	16				
The content of the co		https://github.c					2 virtex-6 Liu	. Ch unable	321	6	1 2	405	13.2	0.67	1.0 845	.3 X												
Service Servic	ignite_ptsc		asic	George Shaw	forth	32 8	3								1.0		propri	etary		N	4G	4G			1995	002	ShBoom clone, fast ASIC with high c	PTSC web site had full documentation
Septimone Septim	igor	https://github.c	errors				kintex-7-3 Ja	mes missin	g files	6		#	# 14.7	0.33	1.0										2010	010		
Service No. 1985. Service No.		https://github.co	nlannir				6   5   kintav-7-3  a	mecucing	796	6	-	240 +	# 14.7	0.33	1.0 1/12	6 Y					129	1 K	22	+	2014	020		
Mathematical   Math							2	illes using	700			340 #	# 14.7	0.55	1.0 142	.0 ^							32	32		022 https://g		
Sept. 1. Sep	ion	https://opencor	matur	Jose Ruiz	MIPS	32 3	2 kintex-7-3 Ja	mes Brakef	1533	6		163 #	# 14.7	1.00	1.0 106		vhdl	12 mips_soc	yes		4G	4G Y		32			thub.cor new version: moving to MIPS32r1	new version not ready, keeping old numbers
See New Methods See New Methods (1) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	iop16b																Y vhdl	51 cpu_top \	asm								,,	- Control proprieta
March   Marc							2 virtex-7 Fa	had Siddiqi	484	447 6	1 1	372 #	#	0.80	1.0 614	.9 X			-				30					image processing, several publications
March   Marc	isetta ii						6 711- <b>2</b> 0 la	mec area o	252	6	-	226 +	# 1/20 1	0.80	1.0 10	61 V							20	10				
Second Second   Continue	J1									6	1													+ +				
See -	J1a	www.excamera	stable	James Bowman	forth	16 1	6 kintex-7-3 Ja	mes DFF ex	518	6		412 #	# 14.7	0.80	1.0 636	.1 X	verilog	3 j1 Y	forth	N	64K 6	54K	20		2 2006			DFF used for 18 deep data & return stacks
3. M. S. M.	J1a32	www.excamera.								6								3 j1 Y								023 https://		
Section Section 1 Section	J1b							mes DFF ex	2612									3 j1 Y								023		
Section Control Contro								mes DFF ex	1588	6	_	355 #	# 14.7	1.00	1.0 223	.4 X								+				
Martine   Mart		https://github.c	com/flan				6									1								+ +	2017	019		
Mary	j68	https://code.go	stable							4						.8				N	4G	4G Y			2009	014		
See	j68	https://github.c	com/fred			16 1					9	, ,,,,				.9										018		
94. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	jam iam	https://github.ci				32 3				6	_												$\vdash$			014		took out clock divider
Second Column   Col	jane nn	ittps://gitilub.c								6											120N 1	201	27			014		cialized registers
State   Stat	jca								3287	6		157 #					Y verilog	17 soc						16				altera memories
Secondary   Seco		http://www.j-cc		t Jeff Dionne. Rob Landl			6	need t	o run ma	ke per REAI	OME file	!								$\perp$							ww.yout https://www.youtube.com/watch?v	
March   Marc	,	https://github.c	stable	h Eduardo Cornoño			6	-								IV				N V			16					
Second Control	iop	https://opencor	stable				6 cvclone-1 M	artin Schoe	2000	4		100	g10.0	0.67	1.0 33				_				10			014	https://github.com/iop-devel/iop	iava app builds some source code files
Many Manuscriptons about Dearwork and Manuscriptons and Manuscript	jpu16	https://github.c			RISC	16 2	6 kintex-7-3 Ja										vhdl	9 JPU16 Y	asm	N	64K 6	54K		16			32 deep call stack, 8 addressing mod	
Margin   M	k1	http://mcforth.r	net/																				24					
Service Service (1984) Service (1984		https://opencor				16 1				6	_	2-4	11 2-4.7													003	thub cor vestral #2 basic 64-bit PISC-V	uses state machine PTI generator
Section   Part		kestrelcompute				16 1				6	- 5							27 M kestrel					20	32				
Decomposition   Property Service   Property   Propert	kgp-risc	https://github.c	om/krai	ti Kiran & Aluru		32 3	2														4G	4G					only two register fields + shift amou	nt
Second Second Perform	kiwih	https://github.c	com/kiw	manninona i caree																			20			023 https://g	thub.cor uP design via chatGPT4, ASIC gate li	st study using chatGPT4 for hdware synthesis
Second Continue   Second Con		https://github.c	com/kiw															14 accumulat					24					
Second   S																												
120		https://people.c								6	1												22					The first test and the first the first test and the
Supplies of the process of the proce	ks10		alpha	Rob Doyle		36 3	6 spartan-6 Ro	ob Doyle		6	15					.6 X	verilog	39 esm_ks10 \	yes	Y N		N						
State   Process   Proces							6	-			_	-				Х							37	32				spartan7 xdc file
Substraction (1) Start (1) Processes of a start (1) Start (1) Processes (1) Start (1)		https://opencor					kintex-7-3 Ja	mes Brakef	4942	6		214 #	# 14.7	0.33	4.0 3	.6 X				N N	64K 6	54K Y		1 1			TOUR.XS TOTAL TO	
International		http://www.latt	stable		LM32	32 3			2166	А	4 30			0.80	1.0 55			24 lm32_cpu \	yes					32				Diamond3.10; see lm32 & misoc folders
State		http://www.latt												0.80	1.0 38	.8 LX	verilog	24 lm32_cpu \	yes	N Y	4G	4G Y				017 https://e		
Start Montal Start Manual Program Start Montal Program Start M	lo-2	http://www.latt									- 1 3					.4 ILX							16	32		010 https://e		
Import   I	lc-3	https://github.c						mes gate it	ver priiri	itives 0		1 1	7 14.7	0.07	2.0	+								8		017 https://e		
Inter-Cylimbac   Stable   Marros State   Marros S	legv8	https://github.c			AA64		2 kintex-7-3 Ja	mes Brakef	ield	6		#	# 14.7	1.00	1.0		B verilog	2 arm_cpu \	yes							019		single cycle, inst: LDUR, STUR, ADD, SUB, ORR,
New Part   Par	legv8	https://github.c					2	D14	724		-	154 4	4 447	1.00	1.0 210	v										019		
Inter-1   Process   Inter-1   Process   Inter-1   Process   Inter-1   Process   Inter-1   Process   Inter-1   Process   Inter-1   Inte		https://github.c								6						.0 X	B verilos	2 arm_cpu	ves									
Emil   Str.	legv8	https://github.c	com/mat		AA64						_ 2	2 137 #	# 14.7	1.00	1.0 155	.0	verilog	:	yes	N	4G	4G Y		32			another implementation	legv8 from Patterson & Hennessy 2017
Figure   Section   Secti	lem1_9	https://opencor									1																	
Semilar   Semi		https://opencor									1													64		009		i 4 index registers: (iv) (iv) (iv++) (iv+off)
Imms		inteps.//opencor									1															018		
Emmberg	lem4_9	https://opencor	beta	James Brakefield	accum	4 9	kintex-7-3 Ja	mes 1 stag	144	6	1	195 #	# 14.5	0.16	1.0 216	.7 IX	vhdl	2 lem1_9		N Y	32	2K N			1 2016		binary & BCD digit addition, speed r	node
Emberg   1055/fethub.   Stable   Morgang Puffisch   VLW   32   32   yolone-4 ames Parkel   37459   4   25   4   25   4   25   4   31   47   10   10   22   13   47   10   10   22   10   10   10   10   10		https://opencor									,													+				
Inter-    Inter-    Inter-    Inter-    Inter-  Inte		https://github.c								4													24	32		httn://w		
Incomo   Intost/pitthub.c   Stable   Inf Galsier   SPARC   32   22   Cyclone-3   Itass/epithub.c   Stable   Inf Galsier   SPARC   32   32   Cyclone-3   Itass/epithub.com/formal   Stable   Inf Galsier   SPARC   32   32   Cyclone-3   Itass/epithub.com/formal   SPARC   32   32   Cyclone-3   Itass/epithub.com/formal   SPARC   32   32		https://github.c								6									100					64		003 https://e		n https://www.gaisler.com/index.php/products
	leon2	https://github.c	stable		SPARC								#	1.00	1.0 6	i.6 I	vhdl	90 leon		Υ					5 1999	003 https://e	n.wikiped LUT #s from Nios vs Leon2 comparis	
Eros   https://peer.org   stable   Martin Schoeberd   accum   16   16   Spartan-6   Martin Schoeberd   accum   a							2			6																		
		http://www.gai								6	-								yes				$\vdash$					-
		http://www.c.h					o spartan-6 M	artin Schoe	112	6	+1	182	+	U.b/	1.0 10	se IX							$\vdash$	2				
		https://opencor					kintex-7-3 Ja	mes Brakef	1022	6	1 1	154 #	# 14.7	0.33	6.0 8	.3 IX	Y vhdl	8 light52 m	yes					3		018		
Immo   https://github.com/domil Dominik Salvet   RISC   16   16   16   16   17   10   17   10   17   10   17   10   17   10   17   10   17   10   18   18   18   18   18   18   18	light8080	https://opencor	stable	Jose Ruiz, Moti Litoche	8080	8 8	kintex-7-3 Ja			6	1					.9 IX	verilog	5 i80soc \	yes	N N	64K 6	54K Y			2007		thub.cor targeted to area, includes UART, int	
Incomposition   Interpretation   Inter		https://github.c	com/don			16 1	6					П	$\perp$			Τ.	vhdl	12 core	1	N Y	64K 6	54K N	20	8				6
Incomple		https://github.co	com/Ilion			16	1	-			-	++	+	-+	-	++		7 lionsysten	yes				$\vdash$	8				
		https://github.c	com/llion				1 -	-			+	++	+	-	+	_												
Ispanicrocottx  http://www.iors   errors   Jeff Bush   Isp   32   32   kintex-7-3 lames   missing missing missing   missing missing missing   missing missing missing   missing miss		https://github.c			accum						1						scala	2		N N	64K 6		9 3	3 16	2017	019 https://g		
Lutiac   Lut		http://nyuzi.org	errors	Jeff Bush								#	# 14.7	1.00	1.0	T	verilog	10 ulisp		N				$\Box$	$\Box$			
Nerrisc   Intros://opencor   Stable   Li Wu   accum   8   12   arria-2   James Brakef   88   A   1   230   ##   [4] 3.1   0.17   1.0   42.6   1   verilog   9   fisc core   asm   N   V   256   22   V   16   1.0   2.008   2009   ClaiRSC simplified PIC, 4 reg run stack absolute addressing only, lowered MIPS/cliing All Values   MIPS/cliing All Va		https://github.c					A strativ 4 D	wid Galla	140		4	100	+	0.67	1.0 04	6 1			yes	NY			64		6			
hg32 https://open.cor beta Alex Kuznetsov RISC 32 22 w-3e James Brakef 948 6 4 2 250 ## V21.1 1.00 2.0 131.9 AIX vhdl 20 kg32u_to V asm N N 4G 4G V 30 256 3 2016 2022 https://www.discordings.com/discordings		https://opencor									-	230 #	# q13.1				vilidi, v		asm	N Y			16	32	2008			
bg32	lxp32	https://opencor	beta	Alex Kuznetsov	RISC	32 3	2 <b>zu-3e</b> Ja	mes Brakef	948	6	4 2	250 #	# v21.1	1.00	2.0 131	.9 AIX	vhdl	20 lxp32u_to	asm	N N	4G	4G Y	30		3 2016	022 https://b	p32.gith register file in block RAM	
m16c5x https://github.com/Morrl Michael Morris PIC16 8 12 kintex-7-3 James std library problems 6 0 ## 14.7 0.33 2.0 verilog 32 m16c5x Y   yes N Y 256 4K Y 1 1998 2018 pipelined and non-pipelined versions		https://opencor										196 #	# 14.7	1.00	2.0 115	.4 AIX	vhdl	20 lxp32u_to \	asm	N N	4G	4G Y	30				p32.githi register file in block RAM	vendor neutral source code, no div inst
		https://opencor	n beta								_	190 #	# q13.1	1.00	2.0 90	.6 IX	verilog	9 m1_core	yes	N V	4G	4G Y	$\vdash$	32		012		<u> </u>
	m16c5x m16c5x	https://github.co	matur								-					.3 X	Y verilos	3 m16C5x 1	ves	N Y	256			+	2013	014	SOCIUT count	3

Series (1988) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	_uP_all_soft folder	opencores or prmary link status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTS ALUT Dff	LUT? mults	blk ram	F max	tool ver	MIPS cli	ks/ KIPS nst /LUT	ven dor	src #src	top file	중 cha	i fitg .>	max dat	max by	rte t adr Irs # mo		pipe start la len year re		secondary web link	note worthy	comments
Second Control	m17	http://users.ece asic	Philip Koopman	stack												proprietary	/								1	https://users.ece.	chapter 4.3 in Koopman	6600 gate ASIC
Column	m2cpu	https://github.com/ZakSN	Zakary Nafziger	cisc	8 8				4	56	106 #	## q22.1	0.33	6.0 1.7	1	vhdl 27	m2cpu_te	c Y asm	N	64K	64K Y	Y 75 4	7	2016 20	018			
Sept. Marchand Proc. No. 1964 Marchand Sept. 1	m32632				32 8											verilog 18	example	Y yes	YY				24			http://cpu-ns32k.r	net/	21.97 VAX Mips at 50MHz (Cyclone IV)
Column   C	11103				0			103	/ \							sfl & Tl 8	m65cpu	Y yes	N N	4K	4K Y							
Market and	m65c02	https://opencor mature			8 8		James Brake	466	6	3	118 #	## 14.7	0.33	4.0 20.8	Х				N N	64K	64K Y	Y	-	2013 20	020	https://github.cor		
Section 1.	m65cu2a	nttps://gitnub.com/iviorri			33 16	zu-3e	James portn	nap mismatch	ь	$\vdash$	7	## V21.1	0.33	4.0	$\vdash$			. , , ,	N N	64K	64K Y	Y	+	20	021			PDFS on his rigeorth for Mb5CU2A
March   Marc									+	$\vdash$	-			_			Cpu3017		N	2M	2M V	v 256 5	7			https://hackaday.i		magic-16 planning 200 TTL chins
STORMAN OF THE PARTY OF THE PAR					32 32	kintex-7-3	James Brake	2760	6 4	5	245 #	## 14.7	1.00	1.0 88.7	х		MAIS sor	Y ves	N N			. 230 3	32					
See No. 1985. A see No. 1985.	mangomips32	https://github.c stable	Ricky Tino	MIPS	32 32					Ť						verilog 25		Y yes	N	4G	4G Y	Y 100			019			
The second process of the control of	manik	https://www.ds stable	Sandeeo Dytta	RISC	32 32	kintex-7-3	James needs	editing to suppo	6			14.7	0.33	1.0		vhdl 45	manik2to	Y yes	N			Υ	16	2002 20	006 v	www.niktech.com	optional data & inst caches	supports Xilinx, Altera, Actel, Lattice; broken
The section of the se						kintex-7-3	James needs	364	6		#	## 14.7	0.67	2.0														
1. 1	memo company	recps.//grendb.com//min/														vhdl 19	sayeh	Y								https://en.wikiped	Mano uP implementation, course pro	different use of sayeh: simple & yet enough
Marche Michael						arria-2	James Brake	1763	А	22	157 #	## q13.1	0.67	6.0 10.0				Y					16					
Section 1 - 1									_	$\vdash$								V ves	N				_					cioned by viadislav ivnejnecky see mark_ii
Manufacture 1. No. Prove Particular 1. No. Prove Particular 1. No. Province									_	H					1		mark ii	Y yes	Y	16M	16M N	V 31	16					custom PCB with MAX10
Mindragan A. John Parker and M. 1969.   Marker and M. 1969.   Mark					32 32	kintex-7-3	James Brake	941	6	2	227 #	## 14.7	1.00	1.0 240.9	IX	vhdl 18	core_wb	Y yes	N	4G	4G Y	Y 86						
Margin   College   Margin   Co	mb-lite_plus	http://www.late stable	Huib Arriens	uBlaze	32 32	kintex-7-3	James Brake	244	6	2	319 #	## 14.7			Х	B vhdl 34	tumbl	Y yes	N	4G	4G Y	Y	32		012		Delft Un. Of Tech. course work	use inferred RAM
Section 1.					8 8								0.33	3.0				Y yes	N N	64K	64K Y	Y						
See					8 8				_	$\sqcup$							gd6809	Y yes	N N	64K	64K Y	Y 44 13			017	https://shop.trenz		emphasis on cycle accuracy, DIP replacement
Mile Service And Market Service Servic									6	$\vdash$	<del>- 1</del> .				Н	vnai 26	core_680	r yes	N N	64K	64K Y	r 44 13	8			nttps://www.linke		
The section of the control of the co									6 1	$\vdash$					х				N N	256	64K V	y	+		013	www.oreganosust		L ting-point by David Lundgren
Miles (Marchane M.) 1995. 1976   1976	mcip_open								6 1	1 1					х	vhdl 23	MCIOope	n_n ves	N Y	4K		Y	1					U,, zama zamagichi
Mate No. No. No. 1, No.	mcl51				8 8				6						Х	verilog 3	mcl51_TC	Y yes	N N	64K	64K Y	Υ	L				micro-coded	
Hell Mark (Applied) 498, 185   196	mcl65				8 8				6						Х	verilog 1	mcl65	Y ves	N N	64K	64K Y	Y		2017 20	021	https://github.cor	microcoded, cycle exact	
March   Marc	mcl65									-		## 14.7						Y yes	N N	64K	64K Y	Y	1					
Sept Sept Sept Sept Sept Sept Sept Sept					0 0				6			## 147			X			Y yes	N N	1M	1M Y	Y /	+					
Mathematical   Math	mcpu mcs-4				4 4				6	$\vdash$					x		i4004	i jasiti	N N				+			nccps.//github.com		
No.   Control	mcu8								_	H												Y 17						
Second Column	mecrisp-ice	https://sourceforge.net/p	Matthias Koch															Y fort	h N			Y					16-bit data size, some comments in G	distinct j1a.v for each data size
Proceedings and American Sum									_	Ш					ш	verilog 48	j1a											
See	meenep ree								_																			
Transport Start / American - Amer						kintay-7-2	lamer hach	crint	6	Н		## 14.7	0.33	2.0	×	Verilog 24	1 machine	32 V voc	N N	64K	4G Y	Y	32					
Secondary   Seco										H					X	Y vhdl 114	4 nocpu	Y ves	N N	64K	64K Y	Y						
No.   Section   Processing   No.   Section   No.   Section   No.	mera400f							Ĭ								verilog 77	mera400	f Y yes	N	64K	64K Y	Y		20	020			Polish, Mera400 was TTL uP
Section 1. Supplementary Services   Section 1. Supplementary   Section 1. Sec																vhdl 56	processor	r_final	N N	64K			9					
Secondary   Seco					16 16				6														-			http://members.o		
Procedure   Proc					8 16				6									Y yes	N N	2K	AG V	Y 96	22		JU2	http://members.o		
State   Control   Contro					32 32																				T	reeps.// cm. whapee		
Intercover   Int	microcore																	Y asm	N Y	4K	4K							
State   Control   Contro										1																www.microcore.o		
Marce   Marc										$\vdash$												v 04	-					
International   Internationa										$\vdash$													+				easy to add op-codes, fitg-pt opt., sir	12, 16, 27 & 32 bit data sizes
						7.1 L	Kidds Scilicis	1370	_	H	33 1	J.IL	0.07	110 1111				Y			_		+					
Manus   Manu	microwatt	https://github.c beta	anton blanchard		JL JL											vhdl 37		Y yes								https://openpowe		
Interpretation   Inte				_		spartan-6	James failed	13531	6 31	78	50 #	## 14.7	0.80	1.0 3.0						4G	4G Y		32					
Fig. 50.00 Hospe, paried buts,						biotes 7.2	1	422	<i>c</i> 1	-	120 4	44 147	0.22	1.0 07.7						AV	AV A		+					
minispus and states / / / / / / / / / / / / / / / / / / /																			N N	GAV.			+					
State   Michael Morris   State   Michael Morris   State   St						Spartail*0	IVIICIIAEI IVIOI	2,0	-		104	-	3.33	2.0 02.2									1			https://www.linke		The second secon
Interpretation   Interp				stack	16 8										Х	verilog 2	both	Υ				33		2012 20	013		separate source for each CPLD chip, u	
https://peercod. stable   Rudoff Usselmann   Picfs   8   14   sparrar - Rudoff Usselmann   Picfs   14   14   14   14   14   14   14   1						kintex-7-3	James Brake	2939	6 8		118 #	## 14.7	1.00	1.0 40.1	Х	vhdl 12	minimips	Y yes	N N		4G			5 2004 20	018			
New Processor   New Processo							0.115	450	4	$\sqcup$	0					vhdl 18	minimips	Y asm	N N	4G	4G		32				based on MIPS I	dual issue to two pipes, 16-bit mulitplier
State   Stat												## 14.7					risc_core	Y yes	IN Y	256	4K Y	r v	22			https://github.com	minimal OR1200 yendor neutral has	caches
mips   fault   mips									_	"	207 1							Y	N	64K	64K	13	_			paggariub.coi		
rijes Faurlit toll https://geologies primary in the following primary i	mips_cpu_blue	https://github.com/txstat	Michael Volling	mips	32 32				ᆂ							myhdl 37	cpu	Y yes	N	4G	4G Y	Y	32	5 20	018		simplified MIPS CPU with pipelining,	MyHDL, classic pipeline diagram
mips, harris http://booksite.jmulatior David Harris MiPS 32 32 2 8 8 9 14.7 1.00 1.0 216.5 B yMd 49 mips, mul Y verified 20 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1						kintex-7-3	James Brake	2017	6 4	6	45 #	## 14.7	1.00	1.0 22.5	Х		main	Y yes	N	4G	4G Y	Y	32				arithmetic includes fault detection	no external memory port?
mips, harris http://booksite.jmulation/Qavid Harris   MIPS   32   32   32   32   32   44   49   mips, mally flyes   N   Y   46   46   Y   2014   2021								$\vdash$	+	$\vdash$	$\vdash$			_		system 49	mips_sing	y yes	N Y	4G	4G Y	Y	1					
mips, larier in http://www.sc   mips   larier mips								$\vdash$	+	$\vdash$	+	+	<del></del>	-	<b>!</b> ⊦	system 49	mins sine	y ves	N Y	4G	46 Y	·	+			https://www.yout	courseware to go with book	
mips jipelined <a "classic="" ##="" 1.0="" 1.00="" 12.1="" 20="" 2017="" 2019="" 2021="" 32="" 3716="" 4.6="" 40="" 5="" 79="" 8="" a="" at="" braker="" classic="" github="" href="https://www.sc.bayer-will-read-th-or-w&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;32 32&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;math&gt;\pm&lt;/math&gt;&lt;/td&gt;&lt;td&gt;&lt;math&gt;\vdash&lt;/math&gt;&lt;/td&gt;&lt;td&gt;+&lt;/td&gt;&lt;td&gt;+&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;1&lt;/td&gt;&lt;td&gt;1  &lt;/td&gt;&lt;td&gt;vhdl 49&lt;/td&gt;&lt;td&gt;mips mu&lt;/td&gt;&lt;td&gt;l Y ves&lt;/td&gt;&lt;td&gt;N Y&lt;/td&gt;&lt;td&gt;4G&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;+&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;ps.//u/gilent.co&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;complete set of book rigures by triapter&lt;/td&gt;&lt;/tr&gt;&lt;tr&gt;&lt;td&gt;mips as, rubin fultrs://fithub.com/mst2   Manmar Hossein   MiPS   32   32   32   32   32   33   34   34&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;MIPS&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;kintex-7-3&lt;/td&gt;&lt;td&gt;James Brake&lt;/td&gt;&lt;td&gt;f 1100&lt;/td&gt;&lt;td&gt;6&lt;/td&gt;&lt;td&gt;L&lt;/td&gt;&lt;td&gt;238 #&lt;/td&gt;&lt;td&gt;## 14.7&lt;/td&gt;&lt;td&gt;1.00&lt;/td&gt;&lt;td&gt;1.0 216.5&lt;/td&gt;&lt;td&gt;L†&lt;/td&gt;&lt;td&gt;B vhdl 39&lt;/td&gt;&lt;td&gt;a_mips&lt;/td&gt;&lt;td&gt;Y yes&lt;/td&gt;&lt;td&gt;N&lt;/td&gt;&lt;td&gt;4G&lt;/td&gt;&lt;td&gt;4G&lt;/td&gt;&lt;td&gt;上上&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;2007 20&lt;/td&gt;&lt;td&gt;007&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;no LUT RAM, source code in PDF&lt;/td&gt;&lt;/tr&gt;&lt;tr&gt;&lt;td&gt;  mips 2, phd   https://github.com/cm42 (Pandra Mettu   mips 32   32   mips lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;https://github.c mature&lt;/td&gt;&lt;td&gt;Mohammad Hossein Y&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;32 32&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;math&gt;\Box&lt;/math&gt;&lt;/td&gt;&lt;td&gt;&lt;math&gt;\bot \Gamma&lt;/math&gt;&lt;/td&gt;&lt;td&gt;&lt;math&gt;\Box&lt;/math&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;ш&lt;/td&gt;&lt;td&gt;verilog 23&lt;/td&gt;&lt;td&gt;toplevelc&lt;/td&gt;&lt;td&gt;i Y yes&lt;/td&gt;&lt;td&gt;N&lt;/td&gt;&lt;td&gt;4G&lt;/td&gt;&lt;td&gt;4G&lt;/td&gt;&lt;td&gt;&lt;math&gt;\perp \Gamma&lt;/math&gt;&lt;/td&gt;&lt;td&gt;32&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;td&gt;&lt;/td&gt;&lt;/tr&gt;&lt;tr&gt;&lt;td&gt;  https://opencof stable   Jin Jifang   MIPS   32   32   kintex-7-   James Braker   3696   6   8   192   ##   VI7-4   1.00   1.0   52.0   X   verilog   17   pipelinem V yes   4.6   4.6   V   52   5   2017   2021   vivado project, ISA at github page   " isa="" james="" kintex-7-="" mips="" mips"="" n="" page="" processor="" project,="" q13.1="" td="" v="" verilog="" vivado="" x="" yes=""  =""  <=""><td></td><td></td><td></td><td></td><td>32 32</td><td></td><td></td><td><math>\vdash</math></td><td>_</td><td><math>\vdash</math></td><td></td><td><math>\perp</math></td><td></td><td></td><td><math>\vdash</math></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,    </td><td>25</td><td></td><td></td><td></td><td></td><td></td></a>					32 32			$\vdash$	_	$\vdash$		$\perp$			$\vdash$							,	25					
mips289   https://penced stable   Uwle   MiPS   32   32   arria-2   James Brakef   316   6   8   79   ##   q13.1   1.00   1.0   21.3   X   verilog   20   processor   Yyes   N   Y   46   46   Y   32   5   2012   2015   https://github.com/scale   Uwle   MiPS   32   32   sintex-7-3   mass Brakef   1432   6   1   1   ##   147   1.00   1.0   11.0   1.0						kintev-7 3	James Brake	3696	6		192 4	## v17 A	1.00	10 520	у	vndi 10	ninelines	y yes	N									
mips789					32 32					H					IX	verilog 20	processor	r Y yes	N Y	4G	4G Y	Y	32	5 2012 20		https://github.com		
mipscpu   https://github.com/mbc/Matheus Souza   MiPS   32   32   32   32   32   32   32   3	mips789	https://opencor stable	Li Wei	MIPS						1						verilog 10	mips_cor	Y yes	N	4G	4G Y		32	5 2007 20	014		supports most MIPSI instructions	
					32 32				$\Box$	П			L.T		ш	system 24	cpu	N	N	4G	4G		$\perp$					
mipsfpga					32 32	kintex-7-3	James added	596	6	1	244 #	## 14.7	1.00	1.0 409.2	Х		cpu	Y yes	N N									
Properties   Pro						atriv-7.2	James Broke	10602	6	17	119	## 14.7	1.00	1.0 11.0	Y	Verilog 103	mfn suct	Y yes	N N	4G	4G Y	Y				https://www.vout	M14K core & minsforganius	DRAM interface I&D caches 9790 FF
MipS   100   MipS					32 32	actix-7-3	Jailles Didke	10032	3	4/	110 1	14./	1.00	1.0 11.0	^			Y ves	N	4G	4G Y	y I				ntcps.//www.yout		
Propertices   Interstrict					32 32	kintex-7-3	James insuff	icient memory	6			## 14.7	1.00	1.0				asm	N									
misc16   https://github.com/Steve  Steve Teal   accum   16   16 <b>zu-3e</b>   James Brakef  197   78   6   500   ##   v21.2   0.22   1.0   588.4   x   B   whd   1   misc   Y   yes   N   64K   64K   N   10   2021   16-bit minimal CPU which only has a single instruction 'mov' & eforth					32 32					Ш					-1	vhdl 52	mips_pro	Y yes	N	4G	4G Y	Y						
misc16 https://github.com/Steve  Steve Teal   accum   16   16   <b>zu-3e</b>   James Brakef  197   78   6   500   ##   v21.2   0.22   1.0   558.4   X   B   vhdl   1   misc   Y   yes   N   64K   64K   N   10   2021   https://github.com/16-bit minimal CPU, has a single instruction 'mov' & eforth					32 32				6 4	6						vhdl 35	Dm	Y yes	N	4G	4G Y	Y 10	32					
minor three/fighting to the light has been grained and the control of the control		THE PROPERTY OF THE PARTY OF TH	01010 1001						-	$\vdash$					y	r vnai 9	misc_tort	Y yes	N	64K	64K N	v 10	+			https://github.com		8
	misoc					arria 2											mat	Y ves	N	4G			32					choice of latticemicro32 or mor1kx uP

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	sz inst sz	FPGA		LUTS ALUT	LUT?	blk F	tool MIP	S clks/ st inst		ven dor	src #	top file	op chai fltg p. Ap. pt P.	max max dat ins	t adrs # mo	r # pipe	start last year revis	secondary web link	note worthy	comments
mist1032	https://github.o		Takahiro Ito	RISC	32 32		James altera m		Α		# q18.0 1.0					87 mist1032s		4G 4G		64	2014		mist32 uP: out of order version	missing cache_ram_16entry_512bit.v
mist1032	https://github.i		Takahiro Ito				James altera		A 4		# q18.0 1.0					50 mist32e1(		4G 4G		64	2014		mist32 uP: embedded version	
mist1032 mitecpu	https://github.i		Takahiro Ito Jeff Bush	RISC accum		cyclone-1	James altera	33251	4 4	1 138 32 #	# q18.0 1.0	00 1.0	1.0	$\vdash$	verilog 1	100 mist1032i	ia N V	4G 4G 256	Y 7	64	2015		mist32 uP: inorder version	high pin count selGPU, LispMicrocontroller, PASC & NyuziPro
mix-fpga	https://openco		Michael Schroeder	accum					++					-+	verilog	29 mix	y y	4K 4K		. 8	2017 2017	https://en.wikipe		as described in "The Art of Computer Programs
mocha	https://github.i		Sanjay Gupta	accum												29 processor	Y asm N	64K 64I	Y 31		2018			IIT University, course materials include full RTL
moncky	https://gitlab.c		Kris Demuynck		16 16		James no me		80 6	250 #			218.1	X >	( schemi	36 Moncky3			( N 32	16	2020 2021		bare CPU	also has verilog
moncky	https://gitlab.c		Kris Demuynck Kris Demuynck		16 16		James clock (	1196 52 1376	3 6	33 78 #	# v21.1 0.6				( schemi			64K 64I	( N 32 ( N 32	16	2020 2021		from 16x65K to 64KB RAM intended as educational, all original	two phase clock, ALU & mem have own phase
moncky mor1kx	https://gitlab.c		Julius Baxter	OpenRISC				2718	6 3			00 1.0		X		48 mor1kx	Y yes N Y yes N	4G 4G		32	2012 2021	https://nackaday.	lots of configuration parameters	considered best openrisc design
moxie	https://github.i		Anthony Green				James missing		A		# q18.0 1.0					16 moxie	r yes iv	4G 4G			2009 2017	https://github.com	m/atgreen/moxie-cores	four read, two write register file missing
moxielite	https://github.i	stable	Anthony Green	RISC	32 32	kintex-7-3	James Brakef	3159	6 3	3 152 #	# 14.7 1.0	00 1.0	48.0	Х	vhdl	11 moxielite	wb	4G 4G		16	2009 2017	https://github.com	m/atgreen/moxie-cores	, , , , , , , , , , , , , , , , , , ,
moxielite	https://github.o	stable	Anthony Green		32 32	arria-2	James Brakef	2696	A 4		# q18.0 1.0			Х		11 moxielite		4G 4G		16	2009 2017	https://github.com	m/atgreen/moxie-cores	
mpdma	https://openco		quickwayne	uBlaze			James Brakefie		6		# 14.7 1.0			١	/ perl			4G 4G		32	2006 2009		Soft MultiProcessor on FPGA	Perl gens *.xmp, mhs, mss & ucf files
mproz mrisc32	http://www.bit	stable	K. Lee Marcus Geelnard	stack RISC	16 16 32 32	kintex-7-3	James schemat	tic	6	#	# 14.7 1.0	00 1.0	)	$\vdash$	schemat		Y asm N Y asm Y	4G 4G		32	1999 2007	https://groups.go	little documentation, CPLD implemen	*.1 schematics, also mproz3 Cray-1 vector inst. also a1 variant. LLVM suppo
mrisc32	https://github.i		Marcus Geelnard	RISC					-	<del>                                      </del>				-	/ vhdl		Y asm Y	4G 4G		32	2018 2023	https://www.bits	MC1 variant web page	logic that can output a 1920×1080@60 video
mroell_cpu	https://bitbuck		Matthias Roell	accum		kintex-7-3	James added	185	6	357 #	# 14.7 0.3	33 1.0	637.1	Х	vhdl	8 cpu	Y	40 40	10		2014 2016	nccps.// www.bics	university course project	logic that can output a 1520-1000@ 00 viaco
msl16		beta	Philip Leong, Tsang, Le	forth	16 4	kintex-7-3	James Brakef	303	6		# 14.7 0.6	57 1.0	566.4	Х	vhdl	13 cpu	Y asm N	256	16		2001		CPLD prototype	
msp430_vhdl	https://openco		Peter Szabo	MSP430		kintex-7-3	James Brakef	1735	6	127 #	# 14.7 0.6	57 2.0	24.5	IX	vhdl	9 cpu	Y yes N	64K 64I	( Y	16	2014 2017		Comprehensive verification was not	
multicomp multicomp	http://searle.hd		Grant Searle Doug Gilliland	accum accum						+++				-					+	+	2014	https://blog.gadg	6502, 6800, 6809 & Z80 on Cyclone II 6502, 6800, 6809 & Z80 on Cyclone II	; Basic, CamelForth and CPM; also SD card, UAF
multicomp multicycle_risc	https://github.i		Yash Sanjay Bhalgat	RISC		kintey-7-3	James Brakef	1470	6	213 #	# 14.7 0.6	7 1.0	97.0	×	verilog	62 risc15	Y N	64K 64I	( 15	8	2015 2015	nttps://nackaday.	multi-cycle IIT-B-RISC15 ISA	developed on Altera, course project
multi-cycle-cpu	https://github.		Amrik Sadhra		32 32	KIIICK 7 S	Junies Bruker	1470	-	213	1 24.7 0.0	77 1.0	37.0	^		48 top_level		4G 4G		32	2016 2016	https://www.you		spreadsheet for test programs, ISE project
mx65	https://github.i		Steve Teal	6502	8 8	zu-3e	James Brakef		8 6		# v21.2 0.3				vhdl	5 apple1	Y yes N	64K 64I			2022 2022		cycle accurate, passes Klaus Dormann	6502 functional tests, has uart
mxp	http://vectorbl	stable	VectorBlox Computing		8	zynq45-7	vectorblox	39856	6 64	81 175 #	# v17.2 1.0	0.1	35.1	$\vdash \vdash$	propriet		Y	644 611	( V 40		2012 2017	http://www.ece.u		LUT count for 8 lanes with custom inst
my8085light myblaze	https://github.i	mature	Debtanu Mukherjee		8 8 32 32	kinter 7.3	James Brakefie	ıld	-	#	# 14.7 1.0	00 1.0	$\vdash$	$\vdash$		7 my8085 15 top	Y N Y yes N	64K 64I		8 32	2020	nttps://opencore:	light weight 8085 with 18 inst clone, python code generators	
myblaze	https://openco	mature		uBlaze			James Brakefie		6			00 1.0			myhdl	15 100	Y yes N	4G 4G			2010 2013		clone, python code generators	
my_cpu	https://louis.ua		Skylar Overby	risc	16 16	artix-7			6		0.6	57 2.0	)	Х	verilog	1 my_cpu	Y N	64K 64I	( 16	16	2023			RTL & xdc in appendix, small modules, full test
mycpu	http://www.my		Dennis Kuschel	accum	8 8		James Brakef	3428	6 1	155 #				Х	vhdl	28 cpu_top	Y N	64M 64N			2010 2023	http://mynor.org/	originally in TTL, avail. as a kit	my4th: micro-coded, bit serial, runs Forth
myforthproces	https://openco	0.00.0	Gerhard Hohner	forth		SP-kintex	James Brakef		6	6 223 #	# 14.7 1.0	00 1.0	75.3	Х	vhdl		. ,	64M 64N			2004 2012		DPANS'94 32-bit Forth, masters thesi	25.15 Whetstones
myfpga_forth myproc	https://github.i	alpha	jemo07 A. Raamakrishnan	forth RISC	32 8		no top y	/et	+				-	$\vdash$	verilog verilog	7	Y n	4G 4G		32	2023 2023		beginner Forth machine uP for educational purposes: myproc	1(single cycle), myproc2 (pipelined)
myrisc1	https://github.		Susam Pal	RISC					++		0.3	33 1.0	)			5 microproc		256 256		4	2005 2016	https://en.wikipe		AKA Mano Machine, LPM macros
myrisc1		stable	Muza Byte	RISC	8 8	arria-2	James Brakef	121	Α	2 231 #	# q13.1 0.3	33 1.0	628.7	1	verilog	1 myRISC1	Y N Y	256 250	5 Y 16	4	2011 2011	https://en.wikipe		AKA Mano Machine, LPM macros
nanoblaze	https://openco	beta	Francois Corthay	picoBlaze			James punctua	ation	6		# 14.7 0.3			Х		12 nanoblaze		256 2K			2015 2015		nanoBlaze compatable, adjustable da	ita width
nanoblaze	https://openco		Francois Corthay	picoBlaze			James Brakef	247	6		# 14.7 0.3		113.2	Х	vhdl	12 nanoblaze	asm	256 2K			2015 2015		nanoBlaze compatable, adjustable da	
natalius_8bit_r	https://openco		Fabio Guzman				James Brakef	232	6		# 14.7 0.1					12 natalius_r		256 2K			2012 2012			3 clocks/inst
nc4016	https://openco		Sebastien Bourdeaudu Chuck Moore	AVR forth	8 16	kintex-7-3	James Brakef	990	ь	207 #	# 14.7 0.3	33 1.0	69.0	AILX	proprieta	1 softusb_n	y yes N	64K 64I	Y 72	32 2	2010 2013	nttps://www.milk	AVR clone, part of www.milkymist.or chapter in Koopman	g I
ncore	https://onenco	asic r alpha	Stefan Istvan		16 8	kintex-7-3	James Brakef	223	6	105 #	# 14.7 0.6	57 1.0	316.3	х		3 nCore	v N	128K 64I	( 16	16	2006 2018		This is a little-little processor core	
neo430	https://openco		Stephan Nolting	MSP430			Stephan Nolt	402	6		# 14.7 0.6	7 8.0	42.5	IX		19 neo430_to		28K 32I	( Y	16	2015 2021	https://github.com	website has detailed resource untilize	minimal configuration
neo430	https://openco		Stephan Nolting	MSP430	16 16		James change	947	6	2 203 #	# 14.7 0.6	57 8.0	17.9	IX Y		19 neo430_to		28K 32I	( Y	16	2015 2021	https://github.com	edit neo430_sysconfig.vhd to set opt	~8+ clocks for R-R inst
neo430	https://openco	alpha	Stephan Nolting	MSP430		cyclone-4	Stephan Nolt	626	6	2 117 #	# 14.7 0.6	57 8.0	15.7	IX		19 neo430_to	Y yes N	28K 32I	( Y	16	2015 2021	https://github.com	website has detailed resource unt	
neogeo	https://github.	com/Maza	Murray Aickin	68000, z80						$\bot$				1 1					$\bot$	$\bot$	2023	https://en.wikipe		CycloneV, open hardware, retro gaming
next186 next186 soc n	https://openco		Nicolae Dumitrache	x86 x86	16 8		James Brakef	1966	A 2		# q13.1 0.6 # 14.7 0.6			IX	verilog	4 Next186_0 40 ddr_186	Y yes N N	1M 1M	1 Y	+	2012 2013 2013 2019		boots DOS SoC version of next186	hants DOC describes assess 8 assess
next186mp3	https://openco		Nicolae Dumitrache		16 8	kintex-7-3		e errors	6 1			57 2.0		H.		16 ddr 186		1M 1N			2013 2019		SoC version of next186	boots DOS, does video games & sound boots DOS, has DSP core, no x86 source
nextz80	https://openco		Nicolae Dumitrache		8 8		James Brakef	854	6		# 14.7 0.3			X E		3 NextZ80C		64K 64I			2011 2019			claim of 700 LUTs in Spartan-3 probably wrong
nibblercpu	https://github.u	com/bchar		accum												24 nibbler		4K 4K			2017	http://www.raysle	originally a TTL project	
nibblercpu	https://gist.gith	nub.com/e	erin candescent	accum					6 8		# 14.7 1.0					1 nibblercpi		4K 4K			2014	https://www.bign	4-bit CPU in VHDL	seondary web link has documentation
nige_machine niloofar1	https://github.i		Andrew Read		32 8		James Brakef James ran out	of memory	6 8		# 14.7 1.0 # 14.7 0.6			Х	vhdl		Y yes N	16M 16N	И 512	512	2014		standalone Forth system derived from risc-16	https://www.youtube.com/watch?v=PRItE8q6
nios2			Altera	Nios II		stratix-3		1020	A			90 1.0			propriet		Y yes opt	4G 4G	Y	32	2004		fltg-pt, caches & MMU options	Nios II/f: fastest version, DMIPS adj, 2.15 Core
nios2		proprietar		Nios II			Altera consis	584	Α		# q16.0 0.1			_	proprieta			4G 4G	Y	32	2004		fltg-pt, caches & MMU options	Nios II/e: min LUTs version, DMIPS adj, 1.68 Co
niosprocessor	https://github.		Julien Malka	Nios II											vhdl	DE COU	Y ves N	4G 4G	Y	32	2019 2019		Project for Computer Architecture co	uses much Altera source code
nnarm	http://ftp.gwdg.	untested	Sheng Shen	ARM	32 I 16			1				- 1			_	25 Cpu	Y yes N	40 40	+ + +					
nocpu		hota	John Tannourakis			kintov 7 2	James Brak-4	175	-	242 #	H 147 02	22 1 5	206.4		veriles				E V	4				rg/wiki/Amber_(processor_core), ran afoul of A
non-von-1	https://www.ch		John Tzonevrakis Christopher Fenton	RISC	8 8		James Brakef James Brakef	175 230	6		# 14.7 0.3 # 14.7 0.3	_	306.1	х	verilog	5 cpu	N no N	256 256	5 Y 30	4			minimal & complete	8 ALU inst, 3 port reg file
nova-soc	https://github.i		Christopher Fenton Scott Baker	RISC accum nova	8 8 8 8 16 16		James Brakef James Brakef James no mem	175 230 n init file				33 1.5 33 1.0 57 2.0		X	verilog / vhdl	5 cpu 1 nonvontor	N no N no N Y yes N	256 256 64 64K 64I	Y 30	7	2016 2020		minimal & complete	
nova-soc nova1bach	https://github.	stable com/scottl com/jadels	Christopher Fenton Scott Baker jadelsbach	RISC accum nova nova	8 8 8 8 16 16 16 16	kintex-7-3 zu-3e	James Brakef James no mem	230 n init file	6	556 ##	# 14.7 0.3 # v21.2 0.6	33 1.0 57 2.0	797.1	x	verilog vhdl verilog	5 cpu 1 nonvonto 14 soc 10 nova_cpu	N no N no N no N y yes N y yes N	256 250 64 64K 64I 64K 64I	Y 30	7 7	2016 2020 2016		minimal & complete SIMID in tree structure Nova CPU + RAM + UART + Timer + I/	8 ALU inst, 3 port reg file
nova-soc nova1bach nybbleForth	https://github.o https://github.o https://github.o	stable com/scottl com/jadels errors	Christopher Fenton Scott Baker jadelsbach Lars Brinkhoff	RISC accum nova nova forth	8 8 8 8 16 16 16 16 16 4	kintex-7-3 zu-3e kintex-7-3	James Brakef James no mem James missing	230 n init file init file		556 ##	# 14.7 0.3 # v21.2 0.6 # 14.7 0.6	33 1.0 57 2.0 57 1.0	797.1	X	verilog vhdl verilog verilog	5 cpu 1 nonvonto 14 soc 10 nova_cpu 1 cpu	N no N no N no N y yes N yes N yes	256 250 64 64K 64I 64K 64I 4K 4K	Y 30 (	7	2017 2017	https://cikh.uk	minimal & complete SIMID in tree structure Nova CPU + RAM + UART + Timer + I/ empty design, no init file	8 ALU inst, 3 port reg file A & B regs, instructions broadcast O Ports, Sierra Circuit Dsgn, missing hex file tiny
nova-soc nova1bach nybbleForth nyuzi_gpu	https://github.	stable com/scottl com/jadels errors stable	Christopher Fenton Scott Baker jadelsbach Lars Brinkhoff Jeff Bush	RISC accum nova nova forth GPGPU	8 8 8 8 16 16 16 16 16 4 32 32	kintex-7-3 zu-3e kintex-7-3 arria-2	James Brakef James no mem James missing James syntax e	230 n init file init file errors A	6	556 ##	# 14.7 0.6 # v21.2 0.6 # 14.7 0.6 # q18.0 1.0	33 1.0 57 2.0 57 1.0 00 1.0	797.1	x	verilog verilog verilog verilog system	5 cpu 1 nonvontor 14 soc 10 nova_cpu 1 cpu 70 nyuzi	N no N O no N Y yes N Y yes N Y yes Y Y yes Y	256 256 64 64K 64I 64K 64I 4K 4K 4G 4G	Y 30 (	7 7 7 64	2017 2017 2015 2022		minimal & complete SIMID in tree structure Nova CPU+ RAM + UART + Timer + I/ empty design, no init file 32 scalar & 32 vector reg	8 ALU inst, 3 port reg file A & B regs, instructions broadcast O Ports, Sierra Circuit Dsgn, missing hex file
nova-soc nova1bach nybbleForth	https://github.u https://github.u https://github.u https://github.u	stable com/scottl com/jadels cerrors stable stable	Christopher Fenton Scott Baker jadelsbach Lars Brinkhoff Jeff Bush	RISC accum nova nova forth GPGPU GPGPU	8 8 8 8 16 16 16 16 16 4 32 32	kintex-7-3 zu-3e kintex-7-3 arria-2 cyclone-4	James Brakef James no mem James missing James syntax e Jeff Bush	230 n init file init file	6	556 ## ## ## 54	# 14.7 0.3 # v21.2 0.6 # 14.7 0.6	33 1.0 57 2.0 57 1.0 00 1.0	797.1	x	verilog vhdl verilog verilog	5 cpu 1 nonvontor 14 soc 10 nova_cpu 1 cpu 70 nyuzi 70 nyuzi	N no N	256 250 64 64K 64I 64K 64I 4K 4K	Y 30 (	7	2017 2017	nttps://github.com	minimal & complete SIMID in tree structure Nova CPU + RAM + UART + Timer + I/ empty design, no init file	8 ALU inst, 3 port reg file A & B regs, instructions broadcast O Ports, Sierra Circuit Osgn, missing hex file tiny should run on either altera or xilinx
nova-soc nova1bach nybbleForth nyuzi_gpu nyuzi_gpu oberon_sdram oc54x	https://github.u https://github.u https://github.u https://github.u	stable com/scottl com/jadels errors stable stable beta	Christopher Fenton Scott Baker jadelsbach Lars Brinkhoff Jeff Bush Jeff Bush	RISC accum nova nova forth GPGPU GPGPU RISC DSP	8 8 8 16 16 16 16 16 4 32 32 32 32 32 32 16 16	kintex-7-3 zu-3e kintex-7-3 arria-2 cyclone-4 kintex-7-3	James Brakef James no mem James missing James syntax e Jeff Bush	230 n init file init file errors A 74000 2103 2225	6 6 6 6 6 6	556 ## ## ## 54 1 104 ## 1 180 ##	# 14.7 0.3 # v21.2 0.6 # 14.7 0.6 # q18.0 1.0 q18.0 16.0 # 14.7 1.0	33 1.0 57 2.0 57 1.0 00 1.0 00 1.0 00 1.0 57 1.0	797.1 ) ) ) ) ) ) ) 11.7 ) 49.5 ) ) 54.1	Х	verilog verilog verilog system system verilog verilog	5 cpu 1 nonvontor 14 soc 10 nova_cpu 1 cpu 70 nyuzi 70 nyuzi 16 risc5 10 oc54_cpu	N no N no N y yes N yes N yes Y yes Y yes Y yes Y yes Y yes Y	256 251 64 64K 64I 64K 64I 4K 4K 4G 4G 4G 4G 4G 4G	Y 30 (	7 7 64 64 16	2017 2017 2015 2022 2015 2022 2013 2017 2002 2009	nttps://github.com	minimal & complete SIMID in tree structure Nova CPU = RAM + UART + Timer + I/I empty design, no init file 32 scalar & 32 vector reg 32 scalar & 32 vector reg minimalist Wirth, part of Project Obe	8 ALU inst, 3 port reg file A & B regs, instructions broadcast O Ports, Sierra Circuit Osgn, missing hex file tiny should run on either altera or xilinx
nova-soc nova1bach nybbleForth nyuzi_gpu nyuzi_gpu oberon_sdram oc54x octagon	https://github.u https://github.u https://github.u https://github.u	stable com/scottl com/jadels errors stable stable beta beta beta beta	Christopher Fenton Scott Baker jadelsbach Lars Brinkhoff Jeff Bush Nicolae Dumitrache Richard Herveille Jon Pry	RISC accum nova nova forth GPGPU GPGPU RISC DSP MIPS	8 8 8 8 16 16 16 16 4 32 32 32 32 32 32 16 16 32 32	kintex-7-3 zu-3e kintex-7-3 arria-2 cyclone-4 kintex-7-3 kintex-7-3 kintex-7-3	James Brakef James no mem James missing James syntax e Jeff Bush James Brakef James Brakef James Brakef	230 n init file init file errors A 74000 2103 2225 3021	6 6 6 6 6 6 4	556 ## ## 54 1 104 ## 1 180 ## 1 9 333 ##	# 14.7 0.3 # v21.2 0.6 # 14.7 0.6 # q18.0 1.0 q18.0 16.0 # 14.7 1.0 # 14.7 0.6	33 1.0 57 2.0 57 1.0 50 1.0 50 1.0 57 1.0 57 1.0 57 1.0 57 1.0	797.1 0 1 0 1 1.7 0 49.5 0 54.1 110.2	X	verilog ( vhdl verilog verilog system system verilog verilog vhdl	5 cpu 1 nonvontor 14 soc 10 nova_cpu 1 cpu 70 nyuzi 70 nyuzi 16 risc5 10 oc54_cpu 46 octagon	N no N Y yes N Y yes N Y yes Y Y yes N Y yes N	256 256 64 64K 64I 64K 64I 4K 4K 4G 4G 4G 4G	Y 30 (	7 7 7 64 64 16	2017 2017 2015 2022 2015 2022 2013 2017 2002 2009 2015 2015	nttps://github.com	minimal & complete SIMID in tree structure Nova CPU + RAM - UART - Timer - I/e empty design, no init file 32 scalar & 32 vector reg 32 scalar & 32 vector reg minimalist Wirth, part of Project Obe 40-bit accumulator, barrel shifter 8 thread barrel processor, largely Mil	B.A.U. Inst, 3 port reg file A. & B regs, instructions broadcast O Ports, Sierra Circuit Dsgn, missing hex file tiny should run on either altera or xilinx modified to use DRAM, serial mult CS4x clone S compatible
nova-soc nova1bach nybbleForth nyuzi_gpu nyuzi_gpu oberon_sdram oc54x octagon octavo	https://github.u https://github.u https://github.u https://github.u	stable com/scotti com/jadels errors stable stable beta beta beta beta beta	Christopher Fenton Scott Baker jadelsbach Lars Brinkhoff Jeff Bush Jeff Bush Nicolae Dumitrache Richard Herveille Jon Pry Charles LaForest	RISC accum nova nova forth GPGPU GPGPU RISC DSP MIPS reg	8 8 8 8 16 16 16 16 16 4 32 32 32 32 32 32 16 16 32 32 16 16	kintex-7-3 zu-3e kintex-7-3 arria-2 cyclone-4 kintex-7-3 kintex-7-3 stratix-4	James Brakef James no mem James missing James syntax e Jeff Bush James Brakef James Brakef James Brakef Charles LaFor	230 n init file init file errors A 74000 2103 2225 3021 500	6 6 6 6 6 1 6 4 A 1	556 ## ## 54 1 104 ## 1 180 ## 4 9 333 ## 550	# 14.7 0.3 # v21.2 0.6 # 14.7 0.6 # q18.0 1.0 q18.0 16.0 # 14.7 1.0 # 14.7 0.6 # 14.7 0.6	33 1.0 57 2.0 57 1.0 50 1.0 50 1.0 50 1.0 57 1.0 57 1.0 57 1.0	797.1 0 1 0 1 1.7 0 49.5 0 54.1 0 110.2 737.0	X X	verilog ( vhdl verilog verilog system system verilog verilog verilog vhdl verilog	5 cpu 1 nonvonto 14 soc 10 nova_cpu 1 cpu 70 nyuzi 70 nyuzi 16 risc5 10 oc54_cpu 46 octagon 18 Octavo	N no N Y yes N Y yes N Y yes Y Y yes N Y yes N Y asm N	256 256 64 64K 64I 64K 64I 4K 4K 4G 4G 4G 4G 4G 4G 4G 4G	Y 30  (	7 7 7 64 64 64 16 32 16 10	2017 2017 2015 2022 2015 2022 2013 2017 2002 2009 2015 2015 2012 2019	nttps://github.com	minimal & complete SIMID in tree structure Nova CPU +RAM + UART + Timer + I/I empty design, no init file 32 scalar & 32 vector reg 32 scalar & 32 vector reg 33 scalar & 32 vector reg 40-bit accumulator, barrel shifter 8 thread barrel processor, largely Mill 8 core barrel, adjustable data width 8 core barrel, adjustable data width	B.A.U. inst, 3 port reg file A & B regs, instructions broadcast O Ports, Sierra Circuit Dsgn, missing hex file tiny should run on either altera or xilinx modified to use DRAM, serial mult CS4x clone S compatible
nova-soc nova1bach nybbleForth nyuzi_gpu nyuzi_gpu oberon_sdram oc54x octagon octavo odess	https://github.u https://github.u https://github.u https://github.u	stable com/scotti com/jadels errors stable stable beta beta beta beta stable	Christopher Fenton Scott Baker jadelsbach Lars Brinkhoff Jeff Bush Jeff Bush Nicolae Dumitrache Richard Herveille Jon Pry Charles LaForest Dmytro Senyakin	RISC accum nova nova forth GPGPU GPGPU RISC DSP MIPS reg RISC	8 8 8 8 16 16 16 16 16 4 32 32 32 32 32 32 16 16 32 32 16 16 16 16	kintex-7-3 zu-3e kintex-7-3 arria-2 cyclone-4 kintex-7-3 kintex-7-3 stratix-4 cyclone-5	James Brakef James no mem James missing James syntax e Jeff Bush James Brakef James Brakef James Brakef Charles LaFor James too bij 1	230 n init file init file errors A 74000 2103 2225 3021 500 130160	6 6 6 6 6 1 6 4 A 1 A ##	556 ## ## 54 1 104 ## 1 180 ## 1 9 333 ## 550 # 462 ##	# 14.7 0.3 # v21.2 0.6 # 14.7 0.6 # q18.0 1.0 q18.0 16.0 # 14.7 1.0 # 14.7 1.0 # 14.7 0.6	33 1.0 57 2.0 57 1.0 57 1.0 50 1.0 50 1.0 57 1.0 57 1.0 57 1.0 57 1.0 57 1.0 57 1.0 57 1.0 57 1.0	797.1 0 1 0 1 1.7 0 49.5 0 54.1 0 110.2 737.0	X X I	verilog / vhdl verilog verilog system system verilog verilog verilog vhdl verilog system	5 cpu 1 nonvonto 14 soc 10 nova_cpu 1 cpu 70 nyuzi 70 nyuzi 16 risc5 10 oc54_cpu 40 octagon 18 Octavo 27 CoreQuad	N N N N N N N N N N N N N N N N N N N	256 251 64 64K 64I 64K 64I 4K 4K 4G 4G 4G 4G 4G 4G 4G 4G	Y 30  (	7 7 7 64 64 64 16 32 16 10 16	2017 2017 2015 2022 2015 2022 2013 2017 2002 2009 2015 2015 2012 2019 2017 2017	nttps://github.com	minimal & complete SIMID in tree structure Nova CPU + RAM + UART + Timer + I/e empty design, no init file 32 scalar & 32 vector reg 32 scalar & 32 vector reg minimalist Wirth, part of Project Obe 40-bit accumulator, barrel shifter st thread barrel processor, largely MII 8 core barrel, adjustable data width Altera proj. Multicore, P&R results at	B.ALU inst, 3 port reg file A. & B regs, instructions broadcast O Ports, Sierra Circuit Dsgn, missing hex file tiny should run on either altera or xilinx modified to use DRAM, serial mult CS4x clone S compatible " performance across word sizes, no calif/rtn 37-bit adr, quad issue, caches, 32-64-128 fitg-
nova-soc nova1bach nybbleForth nyuzi_gpu nyuzi_gpu oberon_sdram oc54x octagon octavo	https://github.u https://github.u https://github.u https://github.u	stable com/scottl com/jadels errors stable stable beta beta beta beta stable stable stable	Christopher Fenton Scott Baker jadelsbach Lars Brinkhoff Jeff Bush Jeff Bush Nicolae Dumitrache Richard Herveille Jon Pry Charles LaForest	RISC accum nova nova forth GPGPU GPGPU RISC DSP MIPS reg RISC RISC	8 8 8 8 16 16 16 16 16 4 32 32 32 32 32 32 16 16 32 32 16 16 16 16	kintex-7-3 zu-3e kintex-7-3 arria-2 cyclone-4 kintex-7-3 kintex-7-3 stratix-4 cyclone-5 stratix-5	James Brakef James no mem James missing James syntax e Jeff Bush James Brakef James Brakef James Brakef Charles LaFor James too bij 1	230 n init file init file errors A 74000 2103 2225 3021 500 130160 32978	6 6 6 6 1 6 4 A 1 A ##	556 ## ## 54 1 104 ## 1 180 ## 4 9 333 ## 550	# 14.7 0.6 # 14.7 0.6 # 14.7 0.6 # 14.0 1.0 q18.0 16.0 # 14.7 1.0 # 14.7 1.0 # 14.7 1.0 # 14.7 1.0 # q18.0 4.0	33 1.0 57 2.0 57 1.0 50 1.0 50 1.0 50 1.0 57 1.0	0 797.1 0 11.7 0 49.5 0 54.1 0 110.2 0 737.0	X X	verilog verilog verilog system system verilog verilog verilog verilog verilog vhdl verilog system system system	5 cpu 1 nonvonto 14 soc 10 nova_cpu 1 cpu 70 nyuzi 70 nyuzi 16 risc5 10 oc54_cpu 46 octagon 18 Octavo	N no N D N D N Y Yes N Y Yes N Y Yes Y Yes Y Yes Y Yes Y Y Yes Y Y Yes Y Y Yes Y Y Yes N Y Yes N Y Yes N Y Asm N Y Asm Y Y Yes N Yes	256 256 64 64K 64I 64K 64I 4K 4K 4G 4G 4G 4G 4G 4G 4G 4G	Y 30 ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) (	7 7 7 64 64 64 16 32 16 10	2017 2017 2015 2022 2015 2022 2013 2017 2002 2009 2015 2015 2012 2019	nttps://github.com	minimal & complete SIMID in tree structure Nova CPU+RAM + UART + Timer + I/I empty design, no init file 32 scalar & 32 vector reg 32 scalar & 32 vector reg minimalist Wirth, part of Project Obe 40-bit accumulator, barrel shifter 8 thread barrel processor, largely Mil 8 core barrel, adjustable data width Altera proj, Multicore, P&R results at Altera proj, Multicore, P&R results at	B.ALU inst, 3 port reg file A. & B regs, instructions broadcast O Ports, Sierra Circuit Dsgn, missing hex file tiny should run on either altera or xilinx modified to use DRAM, serial mult CS4x clone S compatible " performance across word sizes, no calif/rtn 37-bit adr, quad issue, caches, 32-64-128 fitg-
nova-soc novalbach nybbleForth nybbleForth nyuzi_gpu oberon_sdram oc54x octagon octavo odess odess odess	https://github.u https://github.u https://github.u https://github.u	stable com/scottl com/jadels errors stable stable beta beta beta beta beta stable stable stable	Christopher Fenton Scott Baker jadelsbach Lars Brinkhoff Jeff Bush Jeff Bush Nicolae Dumitrache Richard Herveille Jon Pry Charles LaForest Dmytro Senyakin Dmytro Senyakin Dmytro Senyakin	RISC accum nova nova forth GPGPU GPGPU RISC DSP MIPS reg RISC RISC RISC RISC	8 8 8 8 16 16 16 4 32 32 32 32 32 32 32 32 16 16 32 32 16 16 ## 16 ## 16 ## 16	kintex-7-3 zu-3e kintex-7-3 arria-2 cyclone-4 kintex-7-3 kintex-7-3 kintex-7-3 stratix-4 cyclone-5 stratix-5 stratix-5	James Brakef James no mem James missing James syntax e Jaff Bush James Brakef James Brakef James Brakef James Brakef James to bij 1 Dmytro Seny, Dmytro Seny, Dmytro Seny,	230 n init file	6 6 6 6 6 1 6 4 A 1 A ## A 72 A 72 A 72	556 ##  ##  54  1 104 ##  1 104 ##  1 9 333 ##  550  # 462 ##  1 12 192 ##  2 112 184 ##  2 112 180 ##	# 14.7 0.3 # v21.2 0.6 # 14.7 0.6 # q18.0 1.0 q18.0 16.0 # 14.7 1.0 # 14.7 1.0 # 14.7 0.6 # q17.1 4.0 # q17.1 4.0	33 1.00 57 2.00 57 1.00 1.00 50 1.00 1.00 57 1.00 1.00 57 1.00 1.00 57 1.00 0.30 50 1.00 0.30 50 1.00 0.30 50 1.00 0.30 50 1.00 0.30 50 1.00 0.30	797.1 1 797.1 1 11.7 1 49.5 1 54.1 1 110.2 1 737.0 1 23.3 1 19.9 1 14.1	X X 1 1 1	verilog ( vhdl verilog verilog system system verilog verilog verilog verilog system system system system system system system system system	5 cpu 1 nonvontoj 14 soc 10 nova_cpu 1 cpu 70 nyuzi 70 nyuzi 16 risc5 10 oc54 cpu 40 Octagon 18 Octavo 27 CoreQuad 27 CoreQuad 27 CoreQnev 27 CoreQnev 27 CoreQnev 27 CoreQnev	N no N N N N N N N N N N N N N N N N N N	256 251 64 64K 64I 64K 64I 4K 4K 4G	Y 30 ( ( ) 11 ii Y 80 ii Y 80 ii ( ) Y 14 ii (	7 7 7 64 64 16 16 16 16 16 16	2017 2017 2015 2022 2015 2022 2013 2017 2002 2009 2015 2015 2012 2019 2017 2017 2017 2017 2017 2017 2017 2017	nttps://github.com	minimal & complete SIMID in tree structure Nova CPU+RAM - UART + Timer + I/ empty design, no init file 32 scalar & 32 vector reg 32 scalar & 32 vector reg 32 scalar & 32 vector reg minimalist Wirth, part of Project Obe 40-bit accumulator, barrel shifter 8 thread barrel processor, largely Mil 8 core barrel, adjustable data width Altera proj, Multicore, P&R results at	BAUL inst, 3 port reg file A & B regs, instructions broadcast O Ports, Sierra Circuit Dsgn, missing hex file tiny should run on either altera or xilinx modified to use DRAM, serial mult CS4x clone Ye compatible "= performance across word sizes, no call/rtn 37-bit adr, quad issue, caches, 32-64-128 fitg-
nova-soc nova1bach nybbleForth nyuzi_gpu nyuzi_gpu oberon_sdram oc54x octagon octavo odess odess odess odess	https://github.u https://github.u https://github.u https://github.u	stable com/scottl com/jadels errors stable stable beta beta beta stable stable t beta stable stable stable stable stable stable stable stable	Christopher Fenton Scott Baker Jadelsbach Lars Brinkhoff Jeff Bush Nicolae Dumitrache Richard Herveille Jon Pry Charles Laforest Dmytro Senyakin Dmytro Senyakin Dmytro Senyakin Dmytro Senyakin Dmytro Senyakin	RISC accum nova nova forth GPGPU GPGPU RISC DSP MIPS reg RISC RISC RISC RISC	8 8 8 8 16 16 16 16 4 32 32 32 32 32 32 16 16 16 ## 16 ## 16 ## 16 ## 16 ## 16 ## 16 ## 16 ## 16	kintex-7-3 zu-3e kintex-7-3 arria-2 cyclone-4 kintex-7-3 kintex-7-3 stratix-4 cyclone-5 stratix-5 stratix-5 stratix-5 cyclone-5	James Brakef James no mem James missing James syntax e Jeff Bush James Brakef James Brakef James Brakef Charles LaFor James too bij 1 Dmytro Seny. Dmytro Seny. James grakef	230   n init file   init file   errors   A   74000   2103   2225   3021   500   130160   32978   148078   50814   35984	6 6 6 6 6 6 4 A 1 A ## A 72 A 72 A 72 A 72	556 ## ## 54 1 104 ## 1 180 ## 1 9 333 ## 1 462 ## 1 112 192 ## 1 112 103 ##	# 14.7 0.6 # 14.7 0.6 # 14.7 1.0	33 1.00 57 2.00 57 1.00 50 1.00 50 1.00 57 1.00 57 1.00 57 1.00 57 1.00 57 1.00 57 1.00 50 0.30 50	797.1 1 11.7 49.5 5 110.2 1 737.0 1 23.3 1 19.9 1 14.1 1 11.4	X X I I I I	verilog / vhdl verilog verilog system verilog verilog verilog verilog verilog system system system system system system	5 cpu 1 nonvontor 14 soc 10 nova_cpu 1 cpu 70 nyuzi 70 nyuzi 16 risc5 10 oc54 cpu 46 octagon 18 Octavo 27 CoreQuad 27 CoreQuad 27 CoreOneV 27 CoreOneV 27 CoreOneV	N no N N N N N N N N N N N N N N N N N N	256 251 64 54K 64I 64K 64I 4G 4G 4G 4G 4G 4G	Y 30 ( ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )	7 7 7 7 64 64 16 16 16 16 16 16 16	2017 2017 2015 2022 2015 2022 2013 2017 2002 2009 2015 2015 2012 2019 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017	nttps://github.com	minimal & complete SIMID in tree structure Nova CPU + RAM + UART + Timer + I/I empty design, no init file 32 scalar & 32 vector reg 33 scalar & 32 vector reg 33 scalar & 32 vector reg minimalist Wirth, part of Project Obe 40-bit accumulator, barrel shifter 8 thread barrel processor, largely Mil Altera proj, Multicore, P&R results at	B.ALU inst, 3 port reg file A. & B regs, instructions broadcast O Ports, Sierra Circuit Osgn, missing hex file tiny should run on either altera or xilinx modified to use DRAM, serial mult C54x clone '55 compatible '55 compatible '55 performance across word sizes, no call/rtn 37-bit adr, quad issue, caches, 32-64-128 fitg-
nova-soc nova1bach nybbleForth nyuzi_gpu nyuzi_gpu oberon_sdram oc54x octagon octavo odess odess odess odess odess	https://github. https://github. https://github. https://github. https://github. https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco	stable com/scottl com/iadels errors stable stable beta beta beta stable	Christopher Fenton Scott Baker jadelsbach Lars Brinkhoff Jeff Bush Nicolae Dumitrache Richard Herveille Jon Pry Charles LaForest Dmytro Senyakin Dmytro Senyakin Dmytro Senyakin Dmytro Senyakin Dmytro Senyakin Dmytro Senyakin	RISC accum nova forth GPGPU GPGPU RISC DSP MIPS reg RISC RISC RISC RISC RISC RISC RISC RISC	8 8 8 8 16 16 16 16 4 32 32 32 32 32 32 16 16 16 16 16 16 16 17 16 16 17 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 17 16 17 17 17 17 17 17 17 17 17 17 17 17 17	kintex-7-3 zu-3e kintex-7-3 arria-2 cyclone-4 kintex-7-3 kintex-7-3 kintex-7-3 stratix-4 cyclone-5 stratix-5 stratix-5 cyclone-5 cyclone-5	James Brakef James no mem James missing James syntax e Jaff Bush James Brakef James Brakef James Brakef James Brakef Charles LaFor James too bij 1 Dmytro Seny, 1 Dmytro Seny, 1 James reduc James reduc	230   n init file	6 6 6 6 6 6 4 A 1 A ## A 72 A 72 A 72 A 72	556 ## ## 54 1 104 ## 1 180 ## 1 9 333 ## 550 # 462 ## 2 112 192 ## 2 122 184 ## 2 112 180 ## 2 112 193 ## 2 112 99 ##	# 14.7 0.3 # v21.2 0.6 # 14.7 0.6 # 14.7 0.6 # 14.8 0 1.0 q18.0 16.0 # 14.7 1.0 0.6 # 14.7 1.0 0.6 # q17.1 4.0 # q18.0 4.0	33 1.00 57 2.00 57 1.00 50 1.00 57 1.00 57 1.00 57 1.00 57 1.00 50 1.00 50 0.30 50 1.00 50	797.1 1 11.7 2 49.5 3 737.0 4 11.2 5 737.0 1 19.9 1 14.1 1 11.4 1 7.2	X X 1 1 1	verilog ( vhdl verilog verilog system system verilog verilog verilog verilog verilog verilog verilog system system system system system system system system	5 cpu 1 nonvonto 14 soc 10 nova_cpu 1 cpu 70 nyuzi 16 risc5 10 oc54 cpu 46 octagon 27 CoreQuad 27 CoreQuad 27 CoreQuad 27 CoreOnev 27 CoreOnev 27 CoreOnev 27 CoreOnev 27 CoreOnev	N no N N N N N N N N N N N N N N N N N N	256 251 64 64K 64H 64K 64H 4G 4G 4G 4G	Y 30 ( ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )	7 7 7 64 64 64 16 16 16 16 16 16 16 16	2017 2017 2015 2022 2015 2022 2013 2017 2002 2009 2015 2015 2012 2019 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017	nttps://github.com	minimal & complete SIMID in tree structure Nova CPU+RAM - UART - Timer - I/e empty design, no init file 32 scalar & 32 vector reg 32 scalar & 32 vector reg 32 scalar & 32 vector reg minimalist Wirth, part of Project Obe 40-bit accumulator, barrel shifter 8 thread barrel processor, largely Mil 8 core barrel, adjustable data width Altera proj, Multicore, P&R results at	B.A.U. Inst, 3 port reg file A. & B regs, instructions broadcast O Ports, Sierra Circuit Dsgn, missing hex file tiny should run on either altera or xilinx modified to use DRAM, serial mult CS4x clone S compatible ~ performance across word sizes, no call/rtn 37-bit adr, quad issue, caches, 32-64-128 fitg-
nova-soc nova1bach nybbleForth nyuzi_gpu nyuzi_gpu oberon_sdram oc54x octayo octavo odess odess odess odess odess odess odess	https://github.u https://github.u https://github.u https://github.u	stable com/scottl com/adels errors stable stable beta beta beta stable	Christopher Fenton Scott Baker Jadelsbach Lars Brinkhoff Jeff Bush Nicolae Dumitrache Richard Herveille Jon Pry Dmytro Senyakin	RISC accum nova nova forth GPGPU GPGPU RISC DSP MIPS reg RISC RISC RISC RISC RISC RISC RISC RISC	8 8 8 8 16 16 16 16 4 32 32 32 32 32 32 16 16 16 ## 16 ## 16 ## 16 ## 16 ## 16 ## 16 32 32 32	kintex-7-3 zu-3e kintex-7-3 arria-2 cyclone-4 kintex-7-3 kintex-7-3 kintex-7-3 stratix-4 cyclone-5 stratix-5 stratix-5 cyclone-5 cyclone-5 kintex-7-3	James Brakef James no mem James missing James syntax e Jeff Bush James Brakef James Brakef James Brakef James Brakef James Brakef James LaFou James too bij 1 Dmytro Senyi Dmytro Senyi James reduct James loow t James look c Jam	230   ninit file	6 6 6 6 6 6 4 A 1 A ## A 72 A 72 A 72 6	556 ## ## 54 1 104 ## 1 180 ## 1 550 1 550 1 462 ## 1 112 192 ## 2 112 180 ## 2 112 180 ## 2 112 190 ## 3 112 190 ##	# 14.7 0.3 # \( \frac{1}{2} \) 14.7 0.3 # \( \frac{1}{2} \) 12.2 0.6 # 14.7 0.6 # 14.8 0.16.0 # 14.7 0.6 # 14.7 1.6 # 14.7 1.6 # 14.7 1.6 # 14.7 1.6 # 14.7 1.6 # 14.7 1.6 # 14.8 0.6 # 14.7 1.6 # 14.8 0.6 # 14.7 1.6 # 14.8 0.6 # 14.	33 1.00 57 2.00 57 1.00 57 1.00 57 1.00 57 1.00 57 1.00 57 1.00 57 1.00 50 0.30 50 0.30 50 0.30 50 1.00 50	797.1 1 797.1 1 11.7 2 49.5 3 54.1 4 110.2 7 737.0 6 23.3 6 19.9 9 14.1 9 11.4 9 7.2	X X I I I I	verilog ( vhdl verilog verilog system system verilog verilog verilog verilog verilog system	cpu   nonvontor	N no N N N N N N N N N N N N N N N N N N	256 251 64 64K 64I 64K 64I 4G 4G 4G 4G	Y 30 ( ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )	7 7 7 7 64 64 64 16 16 16 16 16 16 16 16 16	2017 2017 2015 2022 2015 2022 2015 2022 2013 2017 2002 2009 2015 2015 2012 2019 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017	https://github.coi https://github.coi https://github.coi https://github.coi https://opencore https://opencore https://opencore https://opencore https://opencore	minimal & complete SIMID in tree structure Nova CPU+RAM+UART+Timer+I/ empty design, no init file 32 scalar & 32 vector reg 33 scalar & 32 vector reg 33 scalar & 32 vector reg minimalist Wirth, part of Project Obe 40-bit accumulator, barrel shifter 8 thread barrel processor, largely MII 8 core barrel, adjustable data width Altera proj, Multicore, P&R results at	B.ALU inst, 3 port reg file A. & B regs, instructions broadcast O Ports, Sierra Circuit Osgn, missing hex file tiny should run on either altera or xilinx modified to use DRAM, serial mult CSAx clone "S compatible" "s performance across word sizes, no call/rtn 37-bit adr, quad issue, caches, 32-64-128 fitg-
nova-soc nova1bach nybbleForth nyuzi_gpu nyuzi_gpu oberon_sdram oc54x octagon octavo odess odess odess odess odess	https://github. https://github. https://github. https://github. https://github. https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco	stable com/scottl com/sadels errors stable stable beta beta beta stable	Christopher Fenton Scott Baker jadelsbach Lars Brinkhoff Jeff Bush Nicolae Dumitrache Richard Herveille Jon Pry Charles LaForest Dmytro Senyakin Dmytro Senyakin Dmytro Senyakin Dmytro Senyakin Dmytro Senyakin Dmytro Senyakin	RISC accum nova nova nova forth GPGPU RISC DSP MIPS reg RISC RISC RISC RISC RISC RISC RISC RISC	8 8 8 8 16 16 16 16 4 32 32 32 32 32 32 16 16 16 16 16 16 16 17 16 16 17 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 17 16 17 17 17 17 17 17 17 17 17 17 17 17 17	kintex-7-3 zu-3e kintex-7-3 arria-2 cyclone-4 kintex-7-3 kintex-7-3 stratix-4 cyclone-5 stratix-5 cyclone-5 cyclone-5 kintex-7-3 arria-2	James Brakef James no mem James missing James syntax e Jaff Bush James Brakef James Brakef James Brakef James Brakef Charles LaFor James too bij 1 Dmytro Seny, 1 Dmytro Seny, 1 James reduc James reduc	230   nint file	6 6 6 6 6 6 4 A 1 A ## A 72 A 72 A 72 A 72	556 ## ## ## 54	# 14.7 0.34   14.7	33 1.0 57 2.0 57 1.0 57 1.0 50 1.0 50 1.0 50 1.0 50 1.0 50 1.0 50 1.0 50 1.0 50 1.0 50 0.3 50 1.0 50 0.3 50 0.3	797.1 1 797.1 1 11.7 2 49.5 3 54.1 4 110.2 7 737.0 1 23.3 1 19.9 1 11.4 1 7.2	X X I I I I	verilog (/ vhdl verilog verilog system system verilog verilog vhdl verilog system syst	5 cpu 1 nonvonto 14 soc 10 nova_cpu 1 cpu 70 nyuzi 16 risc5 10 oc54 cpu 46 octagon 27 CoreQuad 27 CoreQuad 27 CoreQuad 27 CoreOnev 27 CoreOnev 27 CoreOnev 27 CoreOnev 27 CoreOnev	N no N N N N N N N N N N N N N N N N N N	256 251 64 64K 64I 64K 64I 64K 64I 46 4G	Y 30 (	7 7 7 64 64 64 16 16 16 16 16 16 16 16 16 5 5	2017 2017 2015 2022 2015 2022 2013 2017 2002 2009 2015 2015 2012 2019 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017	https://github.coi https://github.coi https://github.coi https://opencore- https://opencore- https://opencore- https://opencore- https://opencore- https://opencore- https://opencore- https://opencore- https://opencore-	minimal & complete SIMID in tree structure Nova CPU + RAM + UART + Timer + I/A empty design, no init file 32 scalar & 32 vector reg 32 scalar & 32 vector reg 32 scalar & 32 vector reg minimalist Wirth, part of Project Obe 40-bit accumulator, barrel shifter 8 thread barrel processor, largely Mil 8 core barrel, adjustable data width Altera proj, Multicore, P&R results at Clone of KS86C4204(A209/P4208, S/ has caches & MMU	B.A.U. Inst, 3 port reg file A. & B regs, instructions broadcast O Ports, Sierra Circuit Dsgn, missing hex file tiny should run on either altera or xilinx modified to use DRAM, serial mult CS4x clone S compatible ~ performance across word sizes, no call/rtn 37-bit adr, quad issue, caches, 32-64-128 fitg-
nova-soc nova1bach nybbleForth nyuzi_gpu nyuzi_gpu oberon_sdram oc54x octagon octayo odess odess odess odess odess odess odess	https://github. https://github. https://github. https://github. https://github. https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco	stable com/scottl com/scottl com/sadels errors stable estable stable beta beta beta stable	Christopher Fenton Scott Baker jadelsbach Lars Brinkhoff Leff Bush Nicolae Dumitrache Richard Herveille John Pry Charles Laforest Dmytro Senyakin	RISC accum nova nova forth GPGPU RISC DSP MIPS reg RISC RISC RISC RISC RISC RISC RISC RISC	8 8 8 8 16 16 16 16 16 432 32 32 32 16 16 16 16 16 16 16 16 16 16 16 16 16	kintex-7-3 zu-3e kintex-7-3 arria-2 cyclone-4 kintex-7-3 kintex-7-3 stratix-4 cyclone-5 stratix-5 stratix-5 stratix-5 cyclone-6 cyclone-	James Brakef James no mem James missing James syntax e Jeff Bush James Brakef James Brakef James Brakef Charles LaFor James too bij J Dmytro Seny, Dmytro Seny, Dmytro Seny, James reduce James slow t James bad cod James bad cod	230   nint file	6 6 6 6 6 6 4 A 1 A ## A 72 A 72 A 72 6	556 ##  ##  54  1 104 ##  1 180 ##  1 9 333 ##  550  4 462 ##  1 112 192 ##  1 112 180 ##  1 112 103 ##  ##  ##  ##  ##  ##  ##  ##  ##  ##	# 14.7 0.3.2 0.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	33 1.0 57 2.0 57 1.0 57 1.0 50 1.0 50 1.0 50 1.0 50 1.0 50 1.0 50 1.0 50 1.0 50 1.0 50 0.3 50 1.0 50 0.3 50 0.3	797.1 1 11.7 2 49.5 3 54.1 3 110.2 4 737.0 4 23.3 4 19.9 5 14.1 6 11.4 7 7.2 6 1	X X I I I I I I I I I I I I I I I I I I	verilog ( vhdl verilog system system verilog system verilog verilog system verilog verilog verilog verilog verilog verilog verilog ( verilog ( verilog )	5 cpu nonvontopid 20 cpu nonvontopid 20 cpu 14 soc 10 nova cpu 1 cpu 70 nyuzi 70 nyuzi 16 risc5 10 cotavo 27 coreQuad 27 coreQuad 27 coreQuad 27 coreOnev 20 coreO	N no	256 251 64 64K 64I 64K 64I 4G 4G 4G 4G	Y 30 (	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	2017 2017 2015 2022 2015 2022 2013 2017 2002 2009 2015 2015 2012 2019 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017 2017	https://github.coi https://github.coi https://github.coi https://opencore- https://opencore- https://opencore- https://opencore- https://opencore- https://opencore- https://opencore- https://opencore- https://opencore-	minimal & complete SIMID in tree structure Nova CPU+RAM+UART+Timer+I/ empty design, no init file 32 scalar & 32 vector reg 33 scalar & 32 vector reg 33 scalar & 32 vector reg minimalist Wirth, part of Project Obe 40-bit accumulator, barrel shifter 8 thread barrel processor, largely MII 8 core barrel, adjustable data width Altera proj, Multicore, P&R results at	B.ALU Inst, 3 port reg file A. & B regs, instructions broadcast O Ports, Sierra Circuit Degn, missing hex file tiny should run on either altera or xilinx modified to use DRAM, serial mult C54x clone S compatible
nova-soc nova1bach nybbleForth nyuzi_gpu nyuzi_gpu oberon_sdram oc54x octagon octavo odess odess odess odess odess odess odess odess odess odess odess odess	https://github. https://github. https://github. https://github. https://github. https://github. https://github. https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco	stable com/scottl com/adels errors stable stable beta beta beta stable	Christopher Fenton Scott Baker Jadelsbach Jadelsbach Jars Brinkhoff Jeff Bush Jeff Bus	RISC accum nova nova forth GPGPU GPGPU GPGPU GPGPU RISC DSP MIPS reg RISC RISC RISC RISC RISC RISC RISC RISC	8 8 8 8 16 16 16 4 32 32 32 32 32 16 16 16 16 16 16 16 16 16 16 16 16 16	kintex-7-3 zu-3e kintex-7-3 arria-2 cyclone-4 kintex-7-3 kintex-7-3 kintex-7-3 stratix-4 cyclone-5 stratix-5 stratix-5 stratix-5 syclone-5 cyclone-5 cyclone-5 kintex-7-3 arria-2 kintex-7-3 arria-2 kintex-7-3 spartan-3	James Brakef James no mem James missing no mem James missing no mem James praker James Braker James Braker James Braker James Braker James Braker James Joo bil James Joo	230   ninit file	6 6 6 6 1 6 4 A 1 A 72	556 ## ## ## ## ## ## ## ## ## ## ## ## ##	# 14.7 0.3 # V21.2 0.6 # 14.7 0.6 # 14.7 0.6 # 14.7 0.6 # 14.7 0.6 # 14.7 1.6 # 14.7 1.6 # 14.7 1.6 # 14.7 1.6 # 14.7 1.6 # 14.7 1.6 # 14.7 1.6 # 14.7 1.6 # 14.7 1.6 # 14.7 1.6 # 14.7 1.6 # 14.7 1.6 # 14.7 0.6 # 14.7 0.6 # 14.7 0.6 # 14.8 0.6 # 14.8 0.6 # 14.7 0.6 # 14.8 0.6	33 1.0 57 2.0 57 1.0 50 1.0	797.1 10.2 11.7 110.2 110.2 110.2 137.0 14.1 14.1 14.1 14.1 14.1 14.1 14.1 14.1 14.1 14.1	X X I I I I I I I I I I I I I I I I I I	verilog (r vhdi) verilog system system system system system system cerilog verilog verilog verilog (r verilog	5 Cpu 1 nonvontoj 14 soc 10 nova cpu 1 cpu 10 nova cpu 11 cpu 10 nova cpu 10 cpu 10 nova cpu 10 cpu 10 cstagon 11 cstagon 12 coreonev 13 oks8 14 oks8 15 cpu 16 didand c 17 coreonev 18 oks8 16 oks8 17 coreonev 18 oks8	N no	256 251 64 64K 64I 64K 64I 4K 4K 4G 4G 4G 4G 64K 64I 4G 4G 4G 4G 4G 4G br>4G 4G 4G 4G 4G 4G 4G 4G 4G 4G 4G 4	Y 30 (	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	2017 2017 2017 2015 2022 2013 2017 2020 2029 2015 2015 2015 2015 2015 2015 2015 2015	https://github.coi https://github.coi https://github.coi https://opencore- https://opencore- https://opencore- https://opencore- https://opencore- https://opencore- https://opencore- https://opencore- https://opencore-	minimal & complete SIMID in tree structure Nova CPU + RAM + UART + Timer + I/A empty design, no init file 32 scalar & 32 vector reg 32 scalar & 32 vector reg 32 scalar & 32 vector reg minimalist Wirth, part of Project Obe 40-bit accumulator, barrel shifter 8 thread barrel processor, largely Mil 8 core barrel, adjustable data width Altera proj, Multicore, P&R results at Clone of KS86C4204(A209/P4208, S/ has caches & MMU	B.ALU Inst, 3 port reg file A. & B regs, instructions broadcast O Ports, Sierra Circuit Degn, missing hex file tiny should run on either altera or xilinx modified to use DRAM, serial mult C54x clone S compatible
novalsoc novalbad mybbleForth nyuzi_gpu nyuzi_gpu oberon_sdram oc54x octagon octavo odess odess odess odess odess odess odess odess odess odess odess odess odess	https://github. https://github. https://github. https://github. https://github. http://github. http://github. http://github. http://github. http://genco. https://openco. https://github.	stable com/scottl com/sadels errors stable stable beta beta beta stable	Christopher Fenton Scott Baker jadesbach Lars Brinkhoff Jeff Bush Leff Bush Leff Bush Neff Bush Neff Bush Deff Bush	RISC accum nova nova forth GPGPU GPGPU RISC DSP MIPS reg RISC RISC RISC RISC RISC RISC RISC RISC	8 8 8 8 16 16 16 16 4 32 32 32 32 32 16 16 16 ## 16 ## 16 ## 16 ## 16 ## 16 ## 16 32 32 32 32 32 32 32 32 32 32 32 32 32	kintex-7-3 zu-3e kintex-7-3 arria-2 cyclone-4 kintex-7-3 kintex-7-3 kintex-7-3 stratix-5 stratix-5 cyclone-5 cyclone-5 cyclone-5 cyclone-5 cyclone-5 kintex-7-3 arria-2 kintex-7-3 arria-2 kintex-7-3 arria-2 kintex-7-3 arria-2 kintex-7-3 arria-2 cyclone-3	James Braker  James In on mem  James In missing  James In missing  James Braker	230   nint file	6 6 6 6 1 6 4 A 1 A 72 A 72 A 72 A 72 A 72 A 74 A 74 A 74	556 ## ## ## ## ## ## ## ## ## ## ## ## ##	# 14.7 0.3   14.7 0.3   14.7 0.5   14.7 0.5   14.7 0.5   14.7 0.6	33 1.00 57 2.00 57 1.00 50	797.1 79	X X X 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	verilog / vhdi verilog verilog system system system verilog system sys	5 Cpu 1 nonvonto; 14 svc 10 nova cpu 11 cpu 11 cpu 11 cpu 12 cpu 13 cpu 14 svc 16 risc5 16 risc5 16 risc5 16 risc5 16 risc5 17 coreQuad 27 CoreQuad 27 CoreQued 27 CoreQued 27 CoreQued 27 CoreOnev 27 CoreConev 27 CoreConev 27 CoreConev 28 oks8 22 oddland c 38 kess 36 digital co 18 topbox	N no N N No N N No N N N N N N N N N N N	256 251 64 64K 64I 64G 46G 64K 64I 64G 46G 64K 64I 64G 46G 64K 64I 64G 46G 64K 64I	Y 30 (	7 7 7 64 64 16 16 16 16 16 16 16 5 16 5 32 32 32 32 32 32 32	2017 2017 2017 2015 2022 2015 2022 2015 2022 2019 2019 2019 2019 2019 2019 2019	https://github.coi https://github.coi https://github.coi https://github.coi https://open.core https://open.core https://open.core https://open.core https://open.core https://open.core https://open.core https://open.core	minimal & complete SIMID in tree structure Nova CPU + NAM + UART + Timer + I/I empty design, no init file 32 scalar & 32 vector reg 32 scalar & 32 vector reg 32 scalar & 32 vector reg minimalist Wirth, part of Project Obe 40-bit accumulator, barrel shifter 8 thread barrel processor, largely Mil 8 core barrel, adjustable data width Altera proj, Multicore, P&R results at Altera proj, Multicore, P&R results	B.ALU inst, 3 port reg file A. & B regs, instructions broadcast O Ports, Sierra Circuit Degn, missing hex file tiny should run on either altera or xilinx modified to use DRAM, serial mult CSAx clone 'S compatible " performance across word sizes, no call/rtn 37-bit adr, quad issue, caches, 32-64-128 fitg- 37-bit adr, quad issue, caches, 32-64-128 fitg- 37-bit adr, duad issue, caches, 32-64-128 fitg- 187-bit and run dissue, caches, 32-64-128 fitg- 187-bit and run dissue, caches, 32-64-128 fitg- 187-bit and run control of the caches, 32-64-128 fitg- 187-bit and run control of the caches, 32-64-128 fitg- 188-78 instruction set runs on Cyclone V runs on Cyclone V truns on Cyclone V truns on Cyclone V
nova-scc novalbach myuzi_gpu nyuzi_gpu oberon_sdram octavo odess	http://grhub.dh. https://grhub.dh. https://grenco. http://grenco. http	stable om/scottl om/scottl om/scottl errors stable stable stable beta beta beta stable	Christopher Fenton Scott Balver Jadelsbach Lars Brinkhoff Leff Bush Nicolae Dumitrache Richard Herveille Jon Pry Charles Laforest Domytro Senyakin Dmytro Senyakin Senyakin Senyakin Senyakin Dmytro Senyakin Dmytro Senyakin Sen	RISC accum nova nova forth GPGPU GPGPU GPGPU RISC DSP MIPS reg RISC RISC RISC RISC RISC RISC RISC RISC	8 8 8 8 16 16 16 16 4 32 32 32 32 32 16 16 16 16 16 16 16 16 16 16 16 16 16	kintex-7-3 zu-3e kintex-7-3 arria-2 cyclone-4 kintex-7-3 kintex-7-3 stratix-4 cyclone-5 stratix-5 stratix-5 stratix-5 stratix-5 stratix-2 arria-2 arria-2 kintex-7-3 spartan-3 cyclone-5 spartan-3 cyclone-5	James Brakeri James makising, James missing, James Syntax e Jeff Bush James Brakeri James Jame	230 a init file init file init file init file errors A 74000 2103 2225 3021 500 332978 448078 50814 35984 50135 lining practice errors 1991 2; file 8540 117	6 6 6 6 1 6 4 A 1 A 72 A 72 A 72 A 72 A 72 A 74 A 74 A 74	556 ## ## ## 54   1104 ## 1121   120 ## 120 ## 120 ## 120 ## 120 ## 120 ## 120 ## 120 ## 120 ## 120 ## 120 ## 120 ## 120 ## 120 ## 120 ## 120 ## 120 ## 120 ## 120 ## 120	# 14.7 0.3   14.7 0.3   14.7 0.3   14.7 0.3   14.7 0.3   14.7 0.5	33 1.00 57 2.00 57 1.00 50 1.00 50 1.00 57 1.00 50	797.1 10 49.5 110.7 149.5 154.1 1737.0 19.9 14.1 11.4 17.2 11.4 11.	X X X I I I I I I I I I I I I I I I I I	verilog / vhdi verilog verilog verilog verilog verilog verilog verilog verilog verilog system system system system system system system system verilog	5 Cpu 1 nonvonto; 14 soc 10 nova_cpu 11 cpu 10 nova_cpu 11 cpu 11 cpu 11 cpu 11 cpu 12 cpu 13 cpu 14 cpu 15 cpu 16 risc5 10 oc54_cpu 18 Octavo 18 Octavo 18 Octavo 17 CoreOnev 17 CoreOnev 17 CoreOnev 18 octavo 18 octavo 18 octavo 18 octavo 19 coreOnev 19 CoreOnev 10 core	N no N 1	256 25/64 64K 64I 64K 64I 4G 4G 4G 4G 4G 4G 4G 4G 4G 4G 4G 4G 4G 4G 4	Y 30 ( Y 11 Y 80	7 7 7 64 64 16 16 16 16 16 16 16 16 5 16 5 32	2017 2017 2015 2022 2013 2017 2002 2039 2013 2027 2012 2019 2015 2015 2015 2015 2017 2017 2017 2017	https://github.coi https://github.coi https://github.coi https://github.coi https://github.coi https://open.core https://open.core https://open.core https://open.core https://open.core https://open.core https://open.core	minimal & complete \$SIMID in tree structure Nova CPU+RAM+UART+Timer+I/ empty design, no init file 32 scalar & 32 vector reg 32 scalar & 32 vector reg 32 scalar & 32 vector reg minimalist Wirth, part of Project Obe 40-bit accumulator, barrel shifter 8 thread barrel processor, largely Mill 8 core barrel, adjustable data width Altera proj, Multicore, P&R results at Alte	B.ALU inst, 3 port reg file A. & B regs, instructions broadcast O Ports, Sterra Circuit Osgn, missing hex file tiny should run on either altera or xilinx modified to use DRAM, serial mult CSAx clone Scompatible Scompatible Scompatible Argentian and issue, caches, 32-64-128 fitg- 37-bit adr, quad issue, caches, 32-64-
noval-soc noval-	https://github. https://github. https://github. https://github. https://github. http://github. http://github. http://github. http://github. http://genco. https://openco. https://github.	stable com/scottl com/sacels errors stable stable beta beta beta stable	Christopher Fenton Scott Baker jadesbach Lars Brinkhoff Jeff Bush Leff Bush Leff Bush Neff Bush Neff Bush Deff Bush	RISC accum nova nova nova forth GPGPU GPGPU RISC DSP MIPS reg RISC RISC RISC RISC RISC RISC RISC RISC	8 8 8 8 16 16 16 16 4 32 32 32 32 32 16 16 16 16 16 16 16 16 16 16 16 16 16	kintex-7-3 zu-3e kintex-7-3 arria-2 cyclone-4 kintex-7-3 kintex-7-3 stratix-4 cyclone-5 stratix-5 cyclone-5 stratix-5 cyclone-5 kintex-7-3 arria-2 kintex-7-3 syrata-3 cyclone-5 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 cyclone-5	James Braker  James In on mem  James In missing  James In missing  James Braker	230   nint file	6 6 6 6 1 6 4 A 1 A 72 A 72 A 72 A 72 A 72 A 74 A 74 A 74	556 ##  ##  54  1 104 ##  1 80 ##  550  ##  1 120 ##  1 120 ##  1 120 ##  1 121 190 ##  1 121 190 ##  1 122 193 ##  1 122 193 ##  1 123 ##  1 124 ##  1 125 ##  1 126 ##  1 127 ##  1 127 ##  1 128	# 14.7 0.3   14.7 0.3   14.7 0.3   14.7 0.5   14.7 0.6   14.7 0.7 0.7   14.7 0.7 0.	33 1.00 57 2.00 57 1.00 50 1.00 50 1.00 50 1.00 57	797.1 11.7 11.7 10.2 110.2	X X X I I I I I I I I I I I I I I I I I	verilog / vhdi verilog verilog verilog system system verilog verilog verilog verilog system verilog / verilog / verilog / verilog	5 Cpu 1 nonvonto; 14 svc 10 nova cpu 11 cpu 11 cpu 11 cpu 12 cpu 13 cpu 14 svc 16 risc5 16 risc5 16 risc5 16 risc5 16 risc5 17 coreQuad 27 CoreQuad 27 CoreQued 27 CoreQued 27 CoreQued 27 CoreOnev 27 CoreConev 27 CoreConev 27 CoreConev 28 oks8 22 oddland c 38 kess 36 digital co 18 topbox	N no N N No N N N N N N N N N N N N N N	256 25/64 64	Y 30 (	7 7 7 64 64 64 16 16 16 16 16 16 16 16 5 16 5	2017 2017 2017 2015 2022 2015 2022 2015 2022 2019 2019 2019 2019 2019 2019 2019	https://github.coi https://github.coi https://github.coi https://github.coi https://open.core https://open.core https://open.core https://open.core https://open.core https://open.core https://open.core https://open.core	minimal & complete SIMID in tree structure Nova CPU + NAM + UART + Timer + I/I empty design, no init file 32 scalar & 32 vector reg 33 scalar & 32 vector reg 33 scalar & 32 vector reg minimalist Wirth, part of Project Obe 40-bit accumulator, barrel shifter 8 thread barrel processor, largely Mill Altera proj, Multicore, P&R results at Clone of KSSG240V(4208/P4208, SJ has caches & MMU The One Instruction Wonder An Out-of-Order Superscalar Soft CPI OPCZ revised OPCJ, for XCS9572 CPID. OPCZ 16-bit OPCJ, for XCS9572 CPID.	B.ALU inst, 3 port reg file A. & B regs, instructions broadcast O Ports, Sierra Circuit Degn, missing hex file tiny should run on either altera or xilinx modified to use DRAM, serial mult CSAx clone 'S compatible " performance across word sizes, no call/rtn 37-bit adr, quad issue, caches, 32-64-128 fitg- 37-bit adr, quad issue, caches, 32-64-128 fitg- 37-bit adr, duad issue, caches, 32-64-128 fitg- 187-bit and run dissue, caches, 32-64-128 fitg- 187-bit and run dissue, caches, 32-64-128 fitg- 187-bit and run control of the caches, 32-64-128 fitg- 187-bit and run control of the caches, 32-64-128 fitg- 188-78 instruction set runs on Cyclone V runs on Cyclone V truns on Cyclone V truns on Cyclone V

_uP_all_soft folder	opencores or prmary link status	author	style /	data sz nst sz	FPGA		LUTs ALUT Dff	LUT? mults	blk ram	F gat t	ool N	AIPS clks/ KIPS		o src #src	top file	g chai	fltg ->	max dat	max by	te tu		# pi	ipe start last en year revis	secondary web	note worthy	comments
орс.орс6сри	https://github.cstable	revaldinho	RISC	16 16	kintex-7-	James Brakef	450	6		222 ##	14.7	0.67 2.0 165.	4 X	verilog 2	орс6сри	Y asm	N N	64K	64K N	N 27	4	16	2017 2021	https://revaldinho	OPC6 based on OPC5LS, more inst	see hackaday One Page Computing Challenge
opc.opc7cpu		revaldinho	RISC	32 16		James Brakef		6		303 ##		1.00 2.0 242.		verilog 2					1M N			16	2017 2021	https://revaldinho		see hackaday One Page Computing Challenge
opc.opc8cpu		revaldinho		24 24		James no tes		6		323 ##		0.80 2.0 250.						16M				16	2017 2021	https://revaldinho	,	see hackaday One Page Computing Challenge
орс.орссри	https://github.cstable	revaldinho	accum	8 16		James reduce		6		526 ##		0.15 4.0 195.		verilog 2		Y asm							2017 2021	https://revaldinha	,	see hackaday One Page Computing Challe
open8 urisc		Kirk Hays, Jshamlet	RISC	8 8		James Brakef		6 1				0.33 1.0 125.		vhdl 9	Onen8							8	2006 2023	nccps.//revalanin	accum & 8 regs, clone of Vautomatio	
openc		T-Head Semiconductor	risc-v											verilog		Y yes	N	4G	4G Y	Y		32	2021	https://www.cnx-		06-and-c910, docs in Chinese, many many lar
openfire core		Alex Marschner, Steph	uBlaze	32 32	kintex-7-	James empty p	roject file	6			14.7	0.33 1.0	1 1	verilog 12	openfire_	Y ves	N N					32	2007 2009		OpenFire Processor Core	"FPGA Proven"
openfire2		Antonio Anton	uBlaze	32 32	kintex-7-	James Brakef		6 3	2	105 ##	14.7	1.00 1.0 87.	4 X	Y verilog 27	openfire	Y ves	N N	4G	4G Y	Y		32	2007 2012		"FPGA Proven"	derived from Stephen Craven's OpenFire
opengateware	https://github.com/open	opengateware	z80	8 8										Y vhdl. verilo		Y yes	N	64K	64K Y				2022	https://github.com	compatible Congo Bongo/Tip Top arc	several others at opengateware
openmsp430	https://opencor stable	Oliver Girard	MSP430	16 16	stratix-3-	Oliver Girard	1147	A 1		98		0.67 2.0 28.	5 IX	verilog 30	openMSP	Yves	N N	64K	64K Y	Y		16	2009 2018		near cycle accurate	performance spreadsheet
openpiton	https://github.c difficult	mmckeown	SPARC	32 32	kintex-7-	James too man	y files	6		##	14.7	1.00 1.0		verilog					4G Y			64	2015 2019	http://parallel.pri	Princeton Un.	both FPGA & ASIC, very many source files
openscale	http://www.lirm stable	Lyonel Barthe	uBlaze	32 32			1563	4				1.00 1.0 58.	2 X	Y vhdl 26				4G	4G Y	y 86	5	32	5 2010 2012	www.lirmm.fr/AD	NoC secretblaze	data is for single secretblaze
openxir8	https://github.com/Aloriu	alorium technology	AVR	8 16									1 1	Y verilog		T							2019	https://www.alor	AVR clone, Sno and Hinj Arduino com	https://www.youtube.com/watch?v=Drr1M9
or1200	https://github.c stable	Damjan Lampret	OpenRISC	32 32	kintex-7-	James Brakef	5231	6 4	8	118 ##	14.7	1.00 1.0 22.	5 X	verilog 78	or1200_t	c Y yes	Y N	1 4G	4G Y	Y		32	2010 2015	https://openrisc.i	best older openrisc implementation	no LUT RAM for reg file
or1200_hp	https://opencor stable	Strauch Tobias	OpenRISC	32 32	virtex-5	Strauc 3 slot	5602	6		185 ##		1.00 1.0 33.	1 X	verilog 39	or1200_id	Y yes	Y N	1 4G	4G Y	Y		32	2010 2013	https://openrisc.i	3 slot barrel version of OR1200	numbers from published paper
or1200_soc	https://opencor beta	gaz	OpenRISC	32 32	cyclone-2	James missing	files	4		## q	11.1:	0.67 2.0		Y verilog 39					4G Y	Y		32	2011	https://openrisc.i	OpenRISC on Terasic DE1 board	
or1200mp	https://github.c stable	Stefan Wallentowitz	OpenRISC	32 32	kintex-7-	James Brakef	4960	6 4	8	111 ##	14.7	1.00 1.0 22.	4 X	verilog 104	or1200_to	c Y yes	Y N	1 4G	4G Y	Y		32	2012 2012	https://openrisc.i	multiprocessor variant, single core	
or1k	https://opencor stable	Julius Baxter, Stefan Kı	OpenRISC	32 32	kintex-7-	James Brakef	3299	6 3	3	189 ##	14.7	1.00 1.0 57.		verilog 39	mor1kx	Y ves	NN	1 4G	4G Y	Υ		32	2001 2018	https://opencores	no longer supported, see mor1kx	cappuccino ALU
or1k_marocch	https://github.c stable	Andrey Bacherov	RISC	32 32										verilog		Y yes	Υ	4G	4G Y	Y		32	2012 2019	https://github.com	continous regression tests	Implements a variant of Tomasulo algorithm
or1k_soc	https://opencor mature	Xianfeng Zeng	OpenRISC		arria-2	James syntax e	rrors	6		## q	18.0	1.00 1.0	_	Y verilog 194	or1k_soc_			4G	4G Y	Y		32	2009 2010	https://openrisc.i	SoC using OpenRISC 1200	huge tar file
or1k-cf	https://opencor alpha		OpenRISC	32 32										confluence									2004 2009			
osu8	https://www.pjr alpha	Paul Stoffregen	accum	8 8										schematic			N N	64K	0410	Y 24	ı		1994 2005	https://github.com	OSU8 Microprocessor Project "instruc	*.1 schematics, doc at web page, currently ac
p16	http://www.ultratechnological	Don Golding	forth	16 5		James bad synt		6	Ш			0.67 1.0		vhdl 1			N		64K				2000	http://ftp.forth.or	g/svfig/kk/11-2021-Golding.pdf	
p16b		C.H. Ting	forth	16 5		James case c	367	6	Щ	355 ##		0.67 1.0 648.			cpu16	Y asm			64K	28	3		2000		part of eForth?	data width can be expanded
p16c5x		Michael Morris	PIC16			James Brakef		6	-			0.33 1.0 220.			P16C5x	Y yes	N Y	256	4K Y				2013 2014			
p24e		C.H. Ting	101111	24 6				4	16	51 ##		0.83 1.0 36.		vhdl 1	p24c	Y asm	N	2K	2K	28	3		2000		part of eForth?	data width can be expanded
pacoBlaze	www.bleyer.org mature		picoBlaze			Pablo Kocik	177	4	1	117		0.33 2.0 109.		verilog 18	pacoblaze	e Y asm	N	256	2K Y	Y 57			2 2006		3 versions, behavioral coding	
pancake		Bruce Land	stack			James bypas:		6 1		128 ##		0.67 1.0 194.		verilog 7	de2_mini	Y yes	N	4K		31	4		2010 2014			Cornell ECE5760
parwan		Zainalabedin Navabi	accum	8 8		James Brakef		6	ш			0.33 4.0 228.		verilog 16				4K	4K Y		++	_	1995 1997			AKA cpu8, both vhdl & verilog versions
parwan		Zainalabedin Navabi	accum	8 8	kintex-7-	James Brakef	161	6	ш	76 ##	14.7	0.33 4.0 38.	8 X	vhdl 2	parwan	Y yes		4K			1 1		1995 1997			AKA cpu8, both vhdl & verilog versions
pasc	https://github.c untested		RISC			+		_	ш	$\rightarrow$	_		+	verilog	1	Υ	N	64K	64K N	N 20	2	8	2017 2019	https://github.com		
patmos		Martin Schoeberl	RISC	32 32				_	$\sqcup$					scala			+					_	2015 2023	http://patmos.com	university project, ASIC tapeout	http://www.t-crest.org/
pauloblaze		Paul Genssler	picoBlaze					_	$\sqcup$					vhdl 7	pauloBlaz	Y asm	N	256	2K Y	Y		_	2015 2021			pre LUTs than original claims easier to modify
pavr		Doru Cuturela	AVR		kintex-7-	James Brakef	2630	6	1	132 ##	14.7	0.33 1.0 16.	5 X	vhdl 18	pavr_con	t Y yes	N Y	4K	4M Y	Y 72		32	6 2003 2009		superset of AVR	
pcycle		Dominik Salvet	accum											vhdl 5		Υ	N Y		128	12	2	_	2015 2021			necraft, 1st custom VHDL design by author
pdp1		Yann Vernier	PDP1		spartan-3	James Brakef	1390	4	6	138 ##	14.7	0.50 10.0 5.	0 X	vhdl 15	top	Y yes	N N	4K	4K Y	Y 28	3	_	2011 2017	http://pdp-1.com	PDP-1 descended from MIT TX-0	uses Minimal UART from opencores
pdp1bach		jadelsbach	PDP1					_			_			verilog 16	pdp1_cpu	ı Y yes	N N	4K	4K Y	Y 28	3	_	2015			
pdp11_reduce	inceps.//gittido.com/ininoi	Mohamed Omran	PDP11	16 16					$\vdash$				- 04	vhdl 9		Y yes	N N	64K	64K		10	8	2021		simplified pdp11, 24 inst	no byte data size, ucode, 2-12 clocks/inst
pdp11-34verile	www.heeltoe.cc stable	Brad Parker	PDP11	16 16	arria-2		2532	A		126 ## q				Y verilog 24		Y yes					13	8	2009		boots & runs RT-11, EIS inst & MMU	
pdp11-soc	https://github.com/scottl	Scott Baker	pdp11	16 16	zu-3e	James no mem	init file	6		## v		0.67 3.0		Y vhdl 15			N N	64K	64K		13	8	2016 2020	// 1 2044	PDP-11/20 CPU + RAM + UART + Time	er + I/O Ports, Sierra Circuit Design now open s
pdp2011	http://pdp2011. stable	Michael Morris	PDP11 PDP6	16 16	kintex-/-:	James Brakef	5060	6 1	$\vdash$	205 ##	14./	0.67 2.0 13.	ь іх	Y vhdl 3	cpu	Y yes	Y N	256K	54K	/0	13	8	2008 2019	http://pap2U11.sv	SoC, build files for A&X boards ISA identical to PDP-10	complete impl including orig IO devices PDP-10 was much more successful
pdp6 pdp8	https://github.com/iviorn	Joe Manoilovick, Rob (	PDP8	12 12	kintex-7-	James Brakef	1219	6 1	$\vdash$	183 ##	14.7	0.50 2.0 37.	E V	verilog 16 Y vhdl 55	рарь	V voc				+	+ +	0	2012 2016	nttps://en.wikipe		Boots OS/8, runs apps, several variants
pdp8		lan Schofield	PDP8					4	48			0.50 2.0 37.				V yes	N N	AV.	4K	-	+ +	٥	2012 2018		Minimal PDP8/L implementation with	
pupoi ndn8-soc	https://github.com/conttl	Scott Baker	DDDS	12 12	zu-3e	James no mem	init file	6	40	05 ## Q		0.40 2.0 14.	4 '	Y vhdl 15	coc	V yes	N N	4K	4K	-	+ +	-	2015 2015		implemented for the Lattice iCE40-by	DDD-9 CDLL+ DAM + HART + Timer + I/O Dorts
pdp8verilog	www.heeltoe.cd_stable	Brad Parker	PDP8	12 12		James Brakef	505	6		366 ##		0.50 2.0 181.	2 V	verilog 18	ndng	V yes	N N		32K	-	+ +	0	2005 2010		boots & runs TSS/8 & Basic	FDF-8 CFO + KAIVI + OAKT + TITLET + I/O FOILS
ndn-8x		Mats Engstrom	PDP8	12 12	KIIILEX-7-	Jailles Braker	303	0	$\vdash$	300 ##	14.7	0.30 2.0 161.	3 ^	schematic	pupo		N N		4K	-		۰	2003 2010		Digital schematic, TTL	
pet_fpga		Thomas Skibo		8 8	kintex-7-	James Brakef	1052	6		2/12 ##	14.7	0.33 4.0 19.	0 V	verilog 1	cpu6502		N N	64K	64K Y	,		+	2007 2011	https://github.com	for Commodore PET	
pet-on-a-chip		Ezra Thomas	RISC		KIIICK 7	Junes Bruker	1032	-		2-12		0.67 2.0	, A	Y verilog 19	ton	V asm	N Y	64K	64K Y	v 40	5	8	2 2021	https://ezrasroho	robot controller, senior design projec	cust nch & uP derivative of tiny soc
pic coonan		Tom Coonan	PIC16		kintex-7-	James Brakef	328	6	1	165 ##		0.33 1.0 166.	1 X		piccpu		N Y				1		1999	neeps.// cerusiooo	robot controller, sellior design projec	risc8 by Tom Coonan also a PIC uP
pic-16c5x		Ernesto Romani	PIC16	8 12	kintex-7-	James std libra	020	6		##		0.33 2.0	_ ^		pic core	Y ves	N Y	256	4K Y			_	1998 2002			as part of thesis?
picoblaze		Ken Chapman	picoBlaze	8 18		James Brakef		6	2			0.33 2.0 325.	5 X	vhdl 1					2K Y	Y		$\neg$	2003	https://en.wikipe	2 clocks/inst, no prog ROM	this is the original picoBlaze author
picoblaze	https://www.xil stable	Ken Chapman	picoBlaze			James Brakef	178	4	1	182 ##	14.7	0.33 2.0 168.	9 X		kcspm3			256	2K Y	Y			2003	https://en.wikipe	2 clocks/inst, no prog ROM	this is the original picoBlaze author
picoblaze	https://www.xil stable	Ken Chapman	picoBlaze	8 18	kintex-7-	James Brakef	317	6	2	195 ##	14.7	0.33 2.0 101.	6 X	Y vhdl 19				256	2K Y	Y			2003	https://en.wikipe	2 clocks/inst	this is the original picoBlaze author
piropiro		pandora2000	RISC			James port n	7491	6 11	1	118 ##		1.00 1.0 15.		vhdl 42	top			64K	64K Y	Y		32	2010 2011		five variants	no doc, xilinx constraint file
plasma		Steve Rhoads	MIPS	32 32			2462	6	3	97 ##	14.7	1.00 1.0 39.				Y yes	N	4G				32	2001 2016	http://plasmacpu	wide outside use, opencores page ha	
plasma_cortex	https://github.com/Nucle	Dylan Brophy	RISC	32 16				6	Li			1.00 1.0	Х	vhdl 4	cpu	Y ves	N	4G	4G Y	Y		8	2018	https://hackaday.	io/project/160180-plasma-cortex-ope	n-source-cpu-in-vhdl
plasma_fpu	https://opencor stable	Maximilian Reuter	MIPS	32 32	kintex-7-	James errors		6		##		1.00 1.0		vhdl 20	plasma	Y yes	Υ	4G	4G Y	Y		32	2015 2015		plasma with FPU	based on Plasma by Steve Rhoads
pmd85		PetrM1	8080										$oldsymbol{ol{ol{ol}}}}}}}}}}}}}}}$	Y system 28	sys_top	Y yes	N	64K	64K Y	Y	ш	I	2021	https://www.you	Czechoslovakian PC using Intel 8080 o	lone, for use in MISTer
pop11-40	http://www.ip-aimulatio		PDP11	16 16	ep1K			4	ш	20 ##		0.67 2.0 2.		NSL 17	top	Y yes	N	64K	64K Y	y 70	13	8	2009	www.ip-arch.jp/ir	Boots UNIX	various papers, no verilog or vhdl
popcorn		Jeung Joon Lee	accum	8 8x	kintex-7-	James Brakef	267	6	LТ	347 ##	14.7	0.33 1.0 428.	4 X		рс				64K Y		3		1998 2000		small 8 bit uP	
ррсри	https://github.c WIP	Piotr Węgrzyn	risc						oxdot					verilog 31		Y yes			64K Y			8	2019 2023		8 regs, 16-bit imm, LLVM compiler	LLVM & OS, all inst have 16-bit imm/adr
power_a2	https://github.com/open	IBM (open PPC)		64 32	vu3p-2	TCL files			Щ					vhdl 285		Y yes	Y	16E	16E Y	Y		32	2019 2020		PPC RTL, asic gate RTL	Virtex VU3P-2 FPGA implementation (380K lut
ppx16	https://opencor stable	Daniel Wallner	PIC16			James missin		6	Щ			0.33 1.0 192.	1 X	vhdl 10	P16C55	Y yes	N Y	256	4K Y	Y			2002 2009		both 16C55 & 16F84	with fake instruction ROM
prawn		Tadatoshi Ishii	accum		spartan_6	James missing t	files	6	ш	##	14.7	0.33 3.0	$\perp$		prawn	Y yes	N N	4K					1992			L: Analysis and Modeling of Digital Systems, 19
processor-core		Steven Hua	RISC						ш				$\perp$	vhdl	1	Υ	N N	4G		16		32	2018 2018		clean, simple, prob classwork	Quartus proj, basic RISC instructions
propeller		Chip Gracey	RISC	32 32	l			_	⊢				$\perp$	verilog	1	1.1	+	4G	4G	_	5	12	5 2014 2020	https://github.com	original propeller has verilog (FPGA)	ISA: op/ddd/sss format with predication
propeller_p8x		Chip Gracey	RISC	32 32	kintex-7-	James Brakef	9498	6	20	160 ##	14.7	1.00 0.1 134.	8 X	verilog 9	top	Y yes	$\perp$	<b>L.</b>			++		2014		eight propellers, clocking from ucf file	
PSX_MiSTer		MiSTer-devel	mips	32 32					$\sqcup$	$-\!\!\perp\!\!\perp$	_		$\perp$	vhdl 120	sys_top	Y yes		4G	4G Y			32	2021 2022	https://en.wikipe	MiSTer version of original Playstation	
pt13		Daniel Ogilvie	accum	8 8		James Brakef		6	ш	357 ##		0.33 3.0 130.	5	verilog 1		Y asm			8K Y		3		2011 2018	https://www.edn		micro-code & register updates, minimal ISA
pulserain		PulseRain Tech LLC	8051	8 8	arria-2	James missing t		Α				0.33 3.0		system veri	PulseRain	Y yes	N Y	64K	64K Y	Y	+	_	2017 2018	https://www.puls	intended for Max10	
pulserain	nttps://github.c	PulseRain Tech LLC	8051	8 8	arria-2			A 2		130 ## q		0.33 3.0 6.	0 1	system 25							+	_	2017 2018	nttps://www.puls	1 clk/inst, intended for Max10	
pumpkin	nttps://github.com/Steve	Steve Teal	accum		zu-3e	James Brakef	166 67					0.67 2.0 126			hello_wo					14		_	2020		scalable, 16-bit, 16 instruction soft CF	LUT RAM inferred (small size)
pumpkin	https://github.com/Steve	Steve Teal			zu-3e	James Brakef	230 131	_				0.67 2.0 656.			myco			4K	4K	14		22	2020		scalable, 16-bit, 16 instruction soft CF	
p-vex	nttps://github.com/tvana	Thijs van As	VLIW	32 ##	kintex-7-	James bypas:	1660	6	1	233 ##	14.7	1.00 1.0 140.	1	vhdl 26	system	Y yes	N	$\vdash$	$\vdash$	73	1	32	4 2005 2015	nttp://www.vliw.	1, 2 or 4 issue VLIW, uses HP VEX too	probable degeneracy, LUT RAM for program n
pycpu		Norbert Feurle	DICC	16 1	1	+	-	-	$\vdash$	$\rightarrow$	+		+	myhdl 40	and a		1.		CAV		+ + +	10	2013	nttps://pycpu.wo	python hardware processor	DDD44 like as buts as ''
qnice-fpga		Bernd Ulmann		16 16			2075		$\vdash$			400 40 :-			quince_c				64K N			16	2020	nttps://github.com	derived from NICE: http://www.vaxm	
qrisc32		Viacheslav	RISC					A 4				1.00 1.0 46.		system 8	qrisc32	Y yes	N	4G	46 Y	7	+	32	4 2010 2011		grisc32 wishbone compatible risc con	IOI PIID TRESIS
qs5-rible		John Rible	RISC	8 16	kintex-7-	James Brakef		6	$\vdash$	135 ##	14./	0.33 1.0 95.	3 X	verilog 1	qs5_mix	V		256	32K Y	T	+	C 4	1998 1999	have the free	used in his class, also uses eP32	under efabre constitution of the constitution
qupls	https://github.c WIP	Robert Finch		64 48		Robert Finch 1	00K	_	$\vdash$	-++	+		Х	system 98	qupls	Y asm	1 1	$\vdash$	$\vdash$	+	++	64	2023 2024	nttp://www.finitr	Qupls (Q+): 2024 version of the Thor	variety of three operand & u-coded instruction
r32v2020	nttps://github.com/doug	Doug Gilliland	RISC	22 5-		<del>                                     </del>		-	$\vdash$			100 10	+	<del></del>	-	+	++	$\vdash$	$\vdash$	+	++	+	2021			huge download, canceled
r4000		Michael Povlin	MIPS			James lots of p		6 1	$\vdash$	120 ##		1.00 1.0		verilog	-0051	ν.	N		CAY	,	++	+	1994 1995		does not implement 64-bit data	only a few insts implemented, test vehicle
r8051 r8-core	https://github.c stable		8051 RISC	8 8	kintex-7-	James Brakef	1031	0 1	$\vdash$	139 ##	14.7	0.33 4.0 11.	T X	verilog 2	r8051	Y yes	N N	64K	64K Y		+	10	2015 2019			
r8-core raptor16	nttps://gitnub.com/vctro	Victor O. Costa	CISC		Makes 7.1	James Brakef	590	6	$\vdash$	210 ##	147	1.40 2.7 280.	2 V	Y vhdl 14	r8_uc	Y asm	N N	b4K	64K N	N 35	+ +	16	2019		university project, doc in portuguese	expanded R8 ISA
raptor16 raptor64		Steve Haywood	RISC		kintex-7-	James Braket	590	U	$\vdash$	519 ##	14./	1.40 2.7 280.		vhdl 1			N N	64K	64K N	V 105		00			8 data & 8 adr regs	no multiply, 8 adr modes
артогь4	inteps://opencon aipha	Robert Finch	KISC	04   32										verilog 63	raptor64	1	1 Y   Y	46	40 Y	105	) Z L	96	9 2005 2013		16 register sets, inst & data cache, me	pan not rinished, core runs

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz nst sz	FPGA	repor con ter ent	LUTS S ALUT	Dff	S S BII	k F g	tool Mi	PS clks/		ven dor	src i	#src files top	file 설	chai fitg		ax byte	ig adr #		start last year revis	secondary web link	note worthy	comments
rca110	https://github.	com/jadels	jadelsbach	rca110	24 24						i i				١	Y verilog	2 rca1:	10 cr Y						2015	http://www.bitsa	vers.org/pdf/rca/110/TP1134 RCA110	) PgmrRef Aug62.pdf
rcpu	https://github.	com/redfa:	redfast00	RISC	8 16										L		5 rcpu		yes N	4K 4	1K Y	6	5	2019	https://github.co	verilog implementation of Python en	nulator, six 16-bit registers
recon	https://github.i		jeff lieu	Nios II												verilog				4G 4		32		2019	https://hackaday	NIOS helper files	software helper files also
recore54	//		Hans Tiggeler	PIC16	8 14	kintex-7-	James Canr	not find <rco< td=""><td>re_pk</td><td>6</td><td></td><td>14.7 0</td><td>33 1.0</td><td></td><td></td><td>vhdl</td><td>20 rcore</td><td></td><td>yes N Y</td><td>256</td><td>4K Y</td><td></td><td></td><td>1999</td><td> // /</td><td>not available at ht-lab website</td><td>www.ht-lab.com</td></rco<>	re_pk	6		14.7 0	33 1.0			vhdl	20 rcore		yes N Y	256	4K Y			1999	// /	not available at ht-lab website	www.ht-lab.com
reduceron reflet	https://www.cs		Matthew Naylor/Tor Maxime Bouillot	accum	0 0	<b>-</b>					##				IX	verilog	Kedu	uceron			-			2008 2018	https://github.co	hardware for functional programmin	most ops between accumulator & register, risc
reony	https://github.			risc-v		kintex-7-	James man	v files		6	##	14.7 1	00 1.0			vhdl		Y	yes N	4G 4	IG Y	32		2017 2018	https://strijar.live	uses Leon infrastructure with risc-v l	
reverse-u16	https://github.	stable	A.T.		8 8	cylcone-4	James Brak	ef 11224		4 6	0 ##	14.7 0	33 4.0		ΧY		29 zxpo	ly Y		64K 6	4K Y			2015		SOC project using T80, HDMI general	retro Z80 based on T80 by Daniel Wallner
rf68000	https://openco	r alpha	Robert Finch	68000	32 16	zu5e	James miss								$\perp$		7 rf680	000 Y	700	4G 4	IG Y	16	-	2008 2022		mc68000 similar core, BCD instruction	ns have variances
rf6809 rf6809	https://openco	res.org/pro	Robert Finch	6809	12 12	artix-7	James Brak	ciiciu		6	5 ##	v21.2 0	50 4.0	2.4	X	Y system		09 Y	asm N	64G 6	4G Y	44 13 8		2022 2022	http://www.finiti	Different from rtf6809: 36-bit adrs, o	12-bit version, has inst. Cache
rf6809	https://openco		Robert Finch		8 8 12 12	artix-7	Robert Find			6	5 120 ##	v21.2 0	50 4.0		X		21 rf680 21 rf680		yes N asm N	16M 1		44 13 8 44 13 8		2022 2022	http://www.finite	Different from rtf6809: 24-bit adrs, or Different from rtf6809: 36-bit adrs, or	
rfPhoenix	https://github.		Robert Finch	GPGPU		di tix-7	Robertino	11 0300		_	3 120 ##	V21.2 U	30 4.0	2.3		system		05 1	03111	4G 4		44 15 (	1	2022	necp.//www.mile	gpgpu Under Construction, derived f	
risc_core_i	https://openco		Manuel Imhof	RISC	16 16	kintex-7-	James Brak	ef 349		6 1	526 ##	14.7 0	67 3.0	336.8		B vhdl		Y	asm N	1K :	1K	8	4	2001 2009		Havard arch, thesis project	derived clocks: estimated derating
risc_cpu	https://electron	untested			8 8											vhdl			N		32 Y	8		2017			
risc_uw_dnn	https://github.		Justin Qiao	risc				1 1100		6 4		447 0	67 40	64.0		y system			asm Y	4G 4		28 32		2022 2023	https://github.co	real-time device 4 recognizing handy	senior project at UW, MIPS derivative (WISC-SI
risc0 risc-16	https://githuh		Niklaus Wirth Bruce Jacob	RISC	32 32 16 16	kintex-7-:	James Brak	ef 1186		0 4	6 110 ##		67 1.0 67	61.9	Х	vhdl	8 RISCO		yes N yes N	4G 4		9 8		2011 2018	https://people.in	f minimalist Wirth, education tool single cycle, pipeline & OO variants	Lola: https://people.inf.ethz.ch/wirth/Lola/ind Little Computer (LC-896) derivative
risc16 archer	https://github.		Alexander Archer		16 16	zu5e	James simu	lation only				<b>—</b> —	0,			vhdl					4K N	14 8		2019	nttps://user.eng.	educational	inspired by the ARM7 ISA
risc16f84	https://openco	stable	John Clayton	PIC16	8 14	kintex-7-	James Brak	ef 375		6	392 ##	14.7 0	33 2.0	172.5	IX	verilog	1 risc1	.6f84_ Y	yes N Y	256	1K Y			2002 2018		derived from CQPIC by Sumio Moriol	
risc5	http://www.pre	o beta	Niklaus Wirth	RISC	32 32	zu-3e	James IBUF	clocking		6 4	213 ##	v21.1 1	00 1.0		ILX \	Y verilog	8 RISC	5Top Y	yes Y	4G 4	1G	16	5	2013 2017	http://www.astro	minimalist Wirth, part of Project Obe	32x32 multiplier, wikipedia entry
risc5	http://www.pre		Niklaus Wirth	RISC	32 32	zu-3e	James Brak		392			v21.1 1					8 RISC		yes Y	4G 4		16		2013 2017	http://www.astro	minimalist Wirth, part of Project Obe	
risc5 risc5	http://www.pro		Niklaus Wirth Niklaus Wirth	RISC	32 32 32 32		James Brak James Brak		392	6 4		v20.1 1	00 1.0				8 RISC		yes Y	4G 4		16		2013 2017	http://www.astro	minimalist Wirth, part of Project Obe minimalist Wirth, part of Project Obe	
risc5	http://www.pro		Niklaus Wirth		32 32		James Brak		- 1	6 4	8 50 ##	v20.1 1	00 1.0	17.2	ILX \	Y verilog	8 RISC			4G 4		16		2013 2017		f minimalist Wirth, part of Project Obe	
risc5a	http://www.pre		Niklaus Wirth	RISC								v21.1 1	00 1.0			Y verilog	8 RISC	5 Y	yes N	4G 4		16		2013 2017	http://www.astro	minimalist Wirth, part of Project Obe	
risc5x	https://openco	stable	MikeJ	PIC16	8 14	kintex-7-	James RLO	C constraint	errors	6			33 1.0			vhdl	15 cpu	Υ	yes N Y		1K Y			2002 2011		makes extensive use of xilinx primitive	/es
risc63	https://github.i		Dominik Salvet	RISC		liles =	lames Brak	-6 255			154 ##	147	22 2 -	34.0	×		16 risc6		N N	256	Y Y	39 16		2021	hadran (1 to 1 to	tightly packed 16-bit ISA	thesis in Chech
risc8 risc8softcore	https://web.ard	stable	Tom Coonan Trammell Hudson	PIC16 AVR		kintex-/-:	James Brak	ef 355	-+	ь	154 ##	14.7 0	33 2.0	71.5	X		8 cpu 6 risc8			64K 6				1999 1999 2020 2020	nttps://gitnub.co	excellent HTML doc mostly compatible with the AVR inst	directory contains derivative design by anothe
riscff	ittps://gitilub.i	proprietar		RISC		1				+						propriet		SOC 1	yes in i	04K 0	4K 1			2004		now produce ESP8266 & ESP32	ruction set
risc-fuggit	https://github.		Nikhil Shah	RISC		i e											33 riscm	nain y	N	4G 4	1G	32		2019			ches, schematic conflicts with documentation o
riscmcu	https://openco	stable	Yap Zi He		8 16	arria-2	James LPM	parameter (	errors	4	##	q18.0 0	33 1.0		_	vhdl	15 v ris	cmcu Y	yes N Y	128 5		92 16		2002 2009		thesis	added 5 inst to AVR
riscompatible	https://openco		Andre Soares	moc	32 32	kintex-7-	James set I	0 2167	- 1	6	1 145 ##									4G 4		16		2014		based on RISCO processor by Junque	
risc-processor	https://github.	stable					James Brak			6	6 161 ##										IG Y			2008 2019	https://github.co		MIT course work
riscuva1 riscv biriscv	https://www.so	stable	S. de Pablo Ultra Embedded	picoBlaze risc-v		kintex-/-:	James Brak	ef 109		•	370 ##	14./ 0	33 2.0	560.7	Х	verilog	1 riscu			256 :		35 32		2006 2006	https://github.co	Verilog source included in PDF file dual issue	also VHDL version by Bikash Gogoi with identic
riscv_black-par	https://github.		Daniel Petrisko	risc-v		1										system			yes Y	16E 1		32		2021	ittps://github.co	cache-coherent, RV64GC multicore	also single issue version
riscv_bonfire	https://github.i	vado proje	Thomas Hornschuh	risc-v		kintex-7	James Brak	efield		6	##	14.7 1	00 1.0			vhdl	bonf		yes	4G 4	IG Y	32		2018	http://bonfirecpu	vivado project, based on lxp32	comingled lxp32 & RISCv; poorly organized gitl
riscv_boom	https://github.i		UC Berkeley	risc-v	32 32											scala		Y		4G 4					https://boom-cor	Berkeley Out-of-Order RISC-V Proces	sor
riscv_briscv	https://ascslab.			risc-v												1			100		IG Y			2018 2020	https://opencore	six implementiations of risc-v	Boston Un. Course work
riscv_clarinet riscv_clarvi	https://github.i		Riya Jain etal Robert Eady	risc-v risc-v	32 32	arria-2	James Alte	ra 2616			178 ##	018.0 1	00 1.0	68.2		Diuespe	c verilog 7 clarv		yes Y	4G 4		45 32		2020	https://github.co	RISC-V with posit arithmetic, bluespe educational simple RISC-V implemen	
riscv_cpu	https://github.i		misha kevlishvili	risc-v		dilla-2	James Aite	a 2010		<u> </u>	1/0 ##		00 1.0		' '	verilog	/ Claiv		yes N yes N	4G 4				2019 2019	https://www.vou	simple and easy to understand desig	
riscv_cpu_veril	https://github.i	simulation	Elliot Liu	risc-v	32 32	artix-7	James Brak	ef config'd f	or sim	6	##		00 1.0				26 Risc5		yes N	4G 4	IG Y	45 32		2022		Five-Stage Pipe RISC-V uP	has top schematic
riscv_croyde	https://github.i		Ben Marshall	risc-v											١	Y system	35 core	_top Y	yes N	16Q 1		32		2021 2021		64-bit rv64imck ISA	small, simple yet SOC, see also his tim & vanilla
riscv_cva6	https://github.i			risc-v									00 1.0						yes Y	4G 4		32		2018 2022	https://github.co	single issue, in-order CPU which imp	
riscv_cva6 riscv_dark	https://github.i		openhwgroup Marcelo Samsoniuk	risc-v risc-v	64 32 32 32	kintov 7	Marcelo Sa	m 1000		c	220 ##	v20.1 1	00 1.0	220.0	VI	vorilog	4 darkı	riceu V	yes Y ves N	4G 4		4E 32	2	2018 2022	https://github.co		A ariane, PULP/rocket & Ibex, directory name w
riscv_dark	https://github.i		Marcelo Samsoniuk	risc-v	_		James Brak			6									yes N	4G 4				2018 2023	https://blog.hack	written in one night, low line count written in one night, low line count	
riscv_engine-v	https://github.		Antti Lukats	risc-v		KIIICK 7 .	Junies Bruk	306	- 1	4	10/	1 1	00 6.7		AL	verilog			yes N	4G 4				2018 2018	https://riscv.org/		no source for xilinx, no implementation docs
riscv_femtoRV	https://github.	stable	Bruno Levy	risc-v													45 femt	tosoc Y	yes N	4G 4		45 32	!	2020 2023	https://members	eight riscv uP, teaches FPGAs to univ	100MB of images deleted
riscv_fwrisc	https://github.		Matthew Balance	risc-v		ice40	Matthew B			4	##		00 6.7		AL	system	8 fwris	sc_fp{ Y		4G 4				2018 2018	https://opencore	featherweight entry 2018 RISC-V con	
riscv_fwrisc riscv_GRVI-pha	https://github.		Matthew Balance	risc-v			Matthew B			6	20 ##		00 6.7		AL X		8 fwris		yes N	4G 4				2018 2018	https://opencore	featherweight entry 2018 RISC-V con	
riscv_GRVI-pna	http://pga.org	beta	Jan Gray Dave Harris	risc-v	32 32	virtex-u-2	Jan Gray	320		<u> </u>	1 3/5 ##	v16.4 1	UU 1.0	11/2	^	propriet			yes N yes N	4G 4				2015 2018	nιτρs://www.you	hand fitted & placed courseware to go with book	"Hoplite" router, 1680 cores in XCVU9P no top?
riscv_harris	http://pages.hr	nc.edu/hai	Dave Harris	risc-v				1 1		+	+		+		$\vdash$	system			yes N		IG Y			2019 2021		courseware to go with book	no top?
riscv_harzad5	https://github.i	com/Wren	Luke Wren	risc-v							ш						18 haza	rd5_c Y	yes N	4G 4				2019 2021	https://github.co	RISC-V processor designed for the RI	
riscv_hl5	https://github.		Paolo Mantovani	risc-v	32 32										Ш	system	12 hl5	Y	yes N	4G 4				2017 2020		32-bit RISC-V processor designed wit	
riscv_humming	https://github.i	stable stable		risc-v	32 32 32 32		James too			6 3		14.7 1	00 1.0		Ų!	Y verilog	141 e203	3_cpu Y	yes N	4G 4		32		2016 2022	https://github.co	r e200 has opensource r e200 has opensource	also have a chip
riscv_numming	https://github.i	stable untested		risc-v risc-v		kintex-7-	James Brak	er 14119	-+'	3	2 02 ##	14./ 1	υυ 1.0	4.4	- 1	Y verilog	141 e203		yes N	4G 4		32	_	2016 2022	https://github.co	AKA e200. Chinese	also have a chip software tools take 80MB
riscv_ibex_low	https://github.i		Philipp Wagner	risc-v		1		1 -		+	+		+		1		27 ibex		100	4G 4		32		2020 2023	Antipoli / Additional	AKA zero-riscy, also see pulp	four performance levels, several tapeouts
riscv_jive	https://github.i	com/fredre	Frédéric REQUIN	risc-v								1	00 20.0			verilog	19 jive_	cpu_1 Y	yes N	4G 4		32		2018		Size-Optimized Microcoded RISC-V C	
riscv_kian	https://github.i		splinedrive		32 32			$\perp$		$\perp \Gamma$				$\Box$	ш		17 kianv		yes N	4G 4		32		2021		very simple riscv cpu/soc one single	
riscv_lattice	https://www.la			risc-v		machXO3	Lattice Sem	ic 1507		4	4 60 ##	1	00 1.0	39.8	L	Y verilog		Y	yes N	4G 4	IG Y	32	. 5	2021	harman ( for	RV32I ISA, 5 stage pipeline, configure	
riscv_lowrisc riscv_microsen	https://github.i		Alex Bradbury Microsemi	risc-v risc-v	32 32 32 32	polarfire	microsemi	8614		4 2 1	0 122	L11.8 1	00 1.0	14.2	1	y scala propriet	tarv	v	yes N	4G 4	ıg y	32	,	2017	http://www.lowr https://www.mic	version 0.4-lowRISC with tagged mer	has caches
riscv_minerva	https://github.i		lambdaconcept	risc-v		polarine	ici osellii	0014	- +		122	211.0 1	20 1.0	14.2		nmigen			yes N	4G 4		32			neeps.//www.iiiic		ely inspired by the LatticeMico32 processor
riscv_minimax	https://github.i	com/gsme	Graeme Smecher		32 16	KU060	Graeme Sm	iei 423	61	6	200 ##	v22.2 1	00 4.0	118.2	х	verilog			yes N	4G 4	IG Y	32	Li	2022 2023			s most 32-bit insts microcoded, limited 16-bit IS
riscv_myth	https://github.i		Kubiran Karakaran	risc-v	32 32																				https://tl-x.org		
riscv_n_chip8	https://github.i		misha kevlishvili	risc-v			Charles	42222	0200		2 155	₩.	00 0 :	20.	Ш		2 riscv		yes N	70	IG Y	32		2023	https://www.you	simple RV32I on Tang Nano 9K	video: Tang Nano & LCD doing Chip-8 games
riscv_naxriscv riscv_neorv32	https://github.i	_	Charles Papon? Stephan Nolting	risc-v risc-v	32 32 32 32		Charle AKA Stephartl fr		10300	6 4 1	2 155 111 ##		00 0.4		AL Y	scala V vhdl	25 neon		yes N ves N	4G 4		32		2024 2020 2021	https://spinalhdl.		erscalar(2 decode, 3 execution units, 2 retire), 2 many perpherals, LUT counts for all variati
riscv_neorv32	https://github.i			risc-v			intel faste		- 1	A	2 566 ##				_					4G 4		32		2020 2021	cps.// Opencore		RV32IA spec, M20K for reg file, interrupts
riscv_niosv	https://www.in	- ор - се		risc-v			intel faste				2 362 ##	q21.3 1	00 1.0	229.1	i	propriet			yes N	4G 4		32			Ì		RV32IA spec, M20K for reg file, interrupts
riscv_niosv		proprietar		risc-v	32 32	arria-10				A	2 306 ##		00 1.0	222.3	-1	propriet	tary		yes N	4G 4		32	. 5	2021			RV32IA spec, M20K for reg file, interrupts
riscv_noel	https://www.ga	aisler.com/		risc-v												vhdl			700	4G 4		32	-	2022	https://www.gais	many config options	32 & 64-bit, software tools, bit files
riscv_orca	https://github.i	beta	VectorBlox	risc-v		stratix-5	vectorblox	1082	- 1	A	? 244 ##	14.7 0	98 1.0	221.0	_		13 orca		yes N	4G 4		32		2016	,, .	*, /, fltg-pt all optional	RV32IM
riscv_paranut riscv_pequeno	https://github.i	r WIP	Alexander Bahle Mitu Rai	risc-v risc-v	32 32	1	$\vdash$	+ +		++	++	+	+		$\vdash$	vhdl '	~100 para		700	4G 4		32		2021	https://ees.hs-au		Effic embed Sys group Un of Applied Sciences
	https://github.i		ArTeCS (Un Madrid)	risc-v		kintex7	ArTeC large	57129 2	27996	6	50	v20.2 1	00 2.0	0.4	х	system	~60			16E 1		32		2022 2023	https://chipmunk	multi-page tutorial on uP design, per Open-Source Posit RISC-V Core with	Quire Capability, cav6(AKA Ariane) derivative
riscv_piccolo	https://github.i	untested		risc-v		AIIICEA/	. w reclining	3,123	220	+				0.4		bluespe	c verilog	Y	yes N	4G 4	IG Y	32		2017 2022			for low-end applications (e.g., embedded, IoT),
riscv_picorv32		beta	Clifford Wolf	risc-v	32 32		Cliffor sma		442		769 ##	v16.2 1	00 3.0	336.8	Х	verilog	1 picor	rv32 Y	yes N	4G 4	IG Y	32	!	2016 2022		mimimal features, soc options	designed for minimum LUTs
	https://github.i			risc-v			Cliffor large				769 ##	v16.2 1	00 3.0	127.0	ΧY	Y verilog	1 picor	rv32 Y	yes N	4G 4	iG Y	32		2016 2022		mimimal features, soc options	designed for minimum LUTs
riscv_picorv32	https://github.o	beta	Clifford Wolf	risc-v	32 32	GW1NR-9	Jean-L smal	2764	1833	4	8 27 ##	1	00 3.0	3.3	Х	verilog	1 picor	rv32 Y	yes N	4G 4	IG Y	32	1	2016 2022	https://www.cnx	mimimal features, soc options	https://github.com/sipeed/TangNano-9K-exan

The control of the co	_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT Dff	LUT?	blk F	a tool		clks/ KI inst /L	PS ve	or S	src #s	top file	S chai pt	Hav'd		byte ti a	ndr # pip	e start las year revi		note worthy	comments
St. 1950. Sept. 1967. Sept. 19	riscv_picorv32	https://github.o	c beta	Clifford Wolf	risc-v	32 32	GW1NR-9	Jean-L large	8594 5278	3 4	2 32 27						verilog	1 picorv32	Y yes N	1	4G 4G	Υ	32	2016 202	2 https://www.cnx	mimimal features, soc options	inclueds all peripherals
Standard Mark M. Source Professor 1985 1995 1995 1995 1995 1995 1995 1995		https://github.o									454	## v16.2	1.00	3.0 19		( )	verilog :	1 picorv32	Y yes N						2		LUTs & Fmax for Kintex, Virtex & Ultrascale+
Service of Control Process and Control Process		https://github.c	_							6 #			1.00	10 4		( )	system 3	31 rv32_core	Y yes N						2 https://barvinn.n		
STATE OF THE PROPERTY OF THE P		https://github.c			risc-v	32 32	arria-2	James Braker	g files		110			1.0 4	17.1 A		system 4	q pp_core	Y yes N						0 http://www.nuln		
State Control of Contr	riscv_reboot								l l	m		1 1 1 1 1 1			T												
Section 1.	riscv_reindeer	https://github.o	c unteste		risc-v	32 32										ıL v	verilog										
Column   C		https://github.c	com/lcbc				spartan-6	Wajih Yousse	3370	6	133		1.00	1.0 3	9.4	+									8 https://www.hin		
March   Marc		https://github.o	com/wre							++	++-		-	_	+				. 1,00						0	portable games console desgn, PCB (	dsgn, see riscv_nazard3&5
See -		https://github.o								+					_			28 r5p-mous							2	four variants including single cycle, n	synthesis collapse
The control of the co	riscv_rpu	https://github.o																	Y yes N						0 http://labs.domi		
Security Control of Co		https://github.o					zynq	Susumu Masi	28166	6	90		1.00	1.0	3.2		system ve	erilog				Υ			0		
The control of the co		https://github.o	c matur			-	kintov 7.3	Jörg Miccho	EAE	6	200		1.00	1.0 26	7 O ALA	MY .	vorilog	4 pipeline	. 100			Y			0 https://github.co		
Section of the property of the		https://opencor	r stable							6									. 100			-			7		
Security of the control of the contr	riscv_rv12	https://github.c	untest	d Roa Logic BV	risc-v	32 32	arria-2	James Brakef	ield	Α									Y yes N	1 .	4G 4G	Υ	32		https://roalogic.c	<u>om</u>	
Section of the control of the contro		THE PERSON NAMED IN													Α										3		
The control of the co										++									. 100			-			0		
The control of the co										++															0 https://www.ukr		
The color of the	riscv_scalv cpc	THE PARTY AND TH					arria-2	James Brakef	ield	Α		## q18.0															and prediction of virtual memory, research pro
The control of the co	riscv_scr1															9	system 4	17 scr1_core	Y yes N								
1.   1.   1.   1.   1.   1.   1.   1.	riscv_serv														5.1 L												
The control of the co							cyclone10	Olof Kindgrer									verilog 6	serv_top	y yes N	++	4G 4G	Y 45			3 https://riscv.org/		
Securing Sec	riscv_shakti			d IIT Madras	risc-v	32 32	.337р	O.O. KIIIUgiei	123 104		0.5 12.	./#			, <u></u>	H	bluesp 2	25							1 https://shakti.org	~8 different riscv cores, Madras India	several web sites & datings
West   Control	riscv_sifive				risc-v	32 32											proprieta	ry	Y yes N		4G 4G	Υ	32			ASIC IP house, 32-bit "freedom" core	free Artix-7 bitstream
March   Column   Co		https://www.sit								H			$\Box$	- [	1												
Washed   Property		https://github.c							<b></b>	++		<del>                                     </del>	-		-			37 snitch						202	3 https://www.pul		SC-V core (RV32I or RV32E), 32-bit integer and E
See No. 1982 - 1		https://github.c								++						-		ton						2019 202	1 https://giters.com		
92. Seed of the Principle of Seed		https://opencor	res.org/				zu-2e	James Brakef	1775	6	208	## v19.2	1.00	1.0 11	7.4							Y		3 202	0 https://github.co		under grad thesis
Sec. 1962. Delta Printerior Se	riscv_steel	https://opencor	res.org/p							-							verilog 2	21 steel_top	Y yes N								
The control of the properties of the control of the		https://github.c						Weste high L		6												Υ					
Second Description   Process of the Continue of the Process		https://gitlab.co			risc-v	32 32	zynq		1551	++	1 123		1.00	1.0 7	9.3 1)				Y yes N	++	4G 4G	Y	32	2017 202	https://poets-pro		
Second Column   Col										+	4		1.00	3.0					Y ves N	1 .	4G 4G	Υ	32	202	2		
Second   Company   Compa	riscv_uriscv	https://github.o	com/ultr	ultra_embedded															Y yes N						1 https://opencore		
Secondary   Seco	riscv_urv-core	https://github.c							U								verilog		/			Υ		2015 201	5		
Security   Company   Com		https://github.o								6	150			2.0	11.0		verilog 2	26 frv_cpu_a				Y		5 201	9		
Troy, person plants, plants and state of the configurations of the poor in the property of the configurations of the property		https://github.o								6	130					<del>(    </del>		LO IIV_cpu_c				Y	32		8		
No.   Model	riscv_vexriscv	https://github.o								6									Y yes								
The content of the		https://github.o								6					0.9 X												
The control of the property   The control of the property   The		https://opencor					kintex-7-3	James many	files, missing ty	рь		## 14.7	1.00	1.0	۸,							-					
		https://github.o					zu9p	Paul Campbe	11	6	25	v22.2	4.00	1.0													8 IPC (instructions per clock) peak, goal ~4 ave
122   1261   1261   1262   1	riscv_zscale	https://github.o	c scala	UC Berkeley	risc-v															1 .	4G 4G	Υ	32		7	not maintained & not conformant	
	rise	https://opencor					kintex-7-3	James missin	g black boxes	6	1	14.7	0.67	1.0	Х	` '									0 en.wikiversity.org		
Inter/Expected with but interse brakefield in SIC 24 by 28 marker planes thankfield in SIC 24 by 28 marker planes thankfield in SIC 24 by 38 marker planes thank		https://github.o	c alpha							++															2 https://github.co		
	rois		alpha	, .			zu-2e	James no blk	627	6	382	## v19.2	0.83	1.0 50	7.1 X										7		
State   Content of the Content of	rois	https://opencor	r alpha	James Brakefield	RISC	24 24	kintex-7-3	James Brakef	384																7	single pipe stage, passes simulation	24-bit word operations only
Times	rois	https://opencor																							7	single pipe stage, pre simulation stag	8, 16 & 24-bit load/store
156902   1		https://opencor	alpha							6					3.9 X										7		
165909   1		https://github.c	c alnha					Kene Schaline	er I	++	100		0.33	8.0							4K 04K				1		
1458/88   1456/2/Genero alpha   Robert Frinch   5800   16   5   5   5   5   5   5   5   5   5		https://opencor					kintex-7-3	James Brakef	11216			## v14.1	0.67	2.0	3.7 X				Y N	1 .		Υ	16		3 https://github.co		
1878   1879		https://github.o																							5 http://www.finit		see also rf6809 variant
12,000   1155   // New Part   12,000   //		https://opencor								4 1				_								-	16		1 https://github.co		
11. core https://openord. stable finalizes//seture. SPARC 64 32 intexy-7. James Brakef 52845 for 8 /8 /8 /8 /8 /8 /8 /8 /8 /8 /8 /8 /8 /		http://www.mn					kintex-7-3	James Braket	4514	· o	174	## 14.7	U.b/	5.0	o.b X				r yes N	14	LIVI IIVI	7	+	2012 201	o ittps://gitnub.co		descendent of the Noviv NC4016
13.054a https://embers. 5table   Samuel Falvo II   forth   16   4   Intex-7-3   Interest Falker   514   6   1.00   0.67   0.0   0.0	s1_core	https://opencor					kintex-7-3	James Brakef	52845	6	8 59 56	## v14.1	2.00	1.0	2.1 IX								32	2007 201	2 https://en.wikipe		
## Portuguese   1.0   1.	s16x4a	https://github.c												1.0 62	0.7 X	( B	verilog :	1 s16x4a		I N 6	4K 64K			2012 201	7		derived from Myron Plichota's design (streams
Second   Inter-//fighthub.c  stable   Samuel Falvo III   Forth   64   8	s430	https://www.p-	stable																				$\perp$		9	msp430 subset with 8-bit alu	
Second		https://dithub.c	c stable				cyclone2	Gabriel de Sa	3306 1622	4	86 50	## q13.1	0.67	1.0 1	U.1 I				y asm N				+		u nttps://gitlab.com	64-hit simple Forth engine	
S0186   https://jethub.c   stable   Jamie lies   x86   16   8   cyclone-vilamie lies   x86   x96   x	s6soc	https://opencor					spartan-6	James sparta	2820	6	1 10 133	## 14.7	1.00	1.0 4	17.3 X				N				16		Ή	o- occample rordrengine	
https://poencod stable   https://poencod stable   https://poencod stable   https://poencod system   https://poencod system   https://poencod system   little   federico Zotti   accum   8   8   kintex-7-3   ames   no LU   48   6   200   ##   14.7   0.10   4.0   104.2   X   wholi   15   mp. struct   N   16   16   Y   5   2022   https://shinkbold/Simple as Possible Computer   Good	s80186	https://github.o		Jamie Iles			cyclone-V	Jamie Iles	1750	Α			0.67	2.0 1	1.5 I	1 Y	system 5	50 core	Y N	1 :	IM 1M	Υ		2017 202	1 https://www.jam		implementing the full 80186 ISA
sardmips   https://goencod   system.cl   gor Loi   MiPS   23   23   24	sap	https://opencor								6			0.10	4.0 10	04.2 X	( )	vhdl 1	L5 mp_struc	t N				$\perp$		2 https://shirishkoi		https://www.youtube.com/watch?v=prpyEFxZ
Payer   Description   Descri	sap	https://github.c					kintex-7-3	James no LU	48	6	200	## 14.7	0.10	4.0 10	14.2 G			9 sap-1-TO					22		4		
Saych process https://poencord   Sabe   Aliera Haghdoost, Art   Siz   G   8   Kintex-7-3 James Brakef   479   6   1   164   ##   14.7   0.67   1.0   22.97   X   verling   31   32.9   X   verling   32   32.008   2009   haghdoost, persionelig.com   simple RISC   32   32.008   2009   haghdoost, persionelig.com   simple RISC   33   32.008   2009   haghdoost, persionelig.com   simple RISC   34.008   2009   haghdoost, persionelig.com   simple RISC   34.008   2009   haghdoost, persionelig.com   simple RISC   32.008   2009   haghdoost, persionelig.com   simple RISC   2008   2009   haghdoost, persionelig.com   2009   haghdoost, persion	sardmips sayeh cpu	https://github.c					l			++	+		0.67	1.0	-			Sayeh				-+-			7		
http://www.usf-proprietal Plane Eckert   forth   32   8   virtex-6   Brad Eckert   1977   6   150	sayeh_process				RISC	16 8				6						(	verilog 1	L3 Sayeh		1 6	4K 64K			2008 200	9 haghdoost.persia	ngig.com	simple RISC
Examps   Description   Notes / Highly   Description   De	sayuri_cpu	http://www.mo					kintex-7-3	James Brakef		6							vhdl 1	13 cpu01		Υ .	4G 4G		32		0		high number of DFF
Start	sc20	http://www.for					virtex-6	Brad Eckert	1977	6	150	1	1.00	1.0 7	75.9 X	_			V	Н.	AV CT	$\rightarrow$	++		0		-i-t
Schoolmips   https://github.com/MIPS   Andrea Guerrieri   RISC   32   32   32   32   32   32   32   3		https://github.c					kintey-7-2	lames missin	g signal declars	1 6	+	14.7	0.67	1.0	+							122	16		z rittps://hackaday		
Secretable   Intro://www.usr   Deta   Lyonel Barthe   Uglace   32   32   Spartana-3   Lyonel Barthe   1563   4   91   112.1   1.00   1.0   58.2   X   Whdl   26   5b. core   Ves   46   46   Y   86   32   5   20.10   20.012   www.lirmm.fr/ADAC   who   1.00   1.		https://github.o	com/MIF				MILLER-7=3	A-11E3111133111	5 Jigilai uccidi d	+++		14.7	0.07	2.0	$\dashv$	TŤ	ui 1	Scar ts				122	10	- 2011 201	https://github.co		
senior-sagn-1																											

_uP_all_soft folder	opencores or prmary link status	author	style / clone	data sz inst sz	FPGA	repor com	LUTS D	f E	a mults	k F m ma	x g ver		clks/ KIPS inst /LUT		osrc #src code file	top file	g chai	i fitg 5	max dat	max by	rte te a		pipe start len year		secondary web link	note worthy	comments
simple-v	https://libre-soc.org/docs	Luke Leighton	IIIJC	64 32											python		Υ	Υ			Υ	32	2018	2022	https://libre-soc.c	Scalable Vectors for Power ISA	has the respect of Mitch Alsup
single_cyc_mip	https://www.fpga4studer	Van Loi Le	MIPS	16 16										$\perp$		single_cy		1	64K	64K					https://www.fpga	4student.com/p/verilog-project.html	
single-cyc-cpu slurm	https://github.c mature https://github.com/james	Victor A Pajaro James Sharp	MIPS	16 16				+	$\vdash$	+		+		+		AlvarezPa slurm16			4G 64K	4G '		32 16		2019 2022		nice schematic and clear description, SLUBM16 SoC - SLightly Useful RISC N	Video console system-on-chip made for the iC
socdp8	https://github.c beta		PDP8							+				$\mathbf{t}$	vhdl 34						1 20	8				SoC implementation of a PDP-8/I for	
socz80		Will Sowerbutts	Z80	8 8	spartan-6	James cons	tr 2568	6	1	5 9	3 ## 14.	7 0.33	3.0 4.0	X	vhdl 25	top level	Y yes	N N	64K	64K	Y		2013			based on Daniel Wallner's T80, for Pa	
softavrcore	The state of the s	Andras Pal	AVR		atrix-7-3										Y verilog 14	top	Y yes	N	64K	64K	Υ		2019		https://szofi.net/p		variants: VR2, AVR2.5, AVR3, AVR4 & AVR5
softcore-cpu	https://github.com/Ayme	Aymen Sekhri	RISC	32 16			640	٠,			. 47		50 500	1	vhdl 15							7	2019				32-bit immediates, multi-cycle design
softpc spam-1	https://github.com/aireac	Michael S John Lonergan	Nios II vliw	9 49	cyclone-1	Micha bloc	613	4	$\vdash$	1 18	0 q17.:	1 1.00	5.0 58.9	1	vhdl 13 verilog	cpu cpu	y yes	N	64K	4G	Y V	32	2019	2019	https://backaday	nine variations in attempt to improve 8 Bit CPU Hardware Implementation	
sparc64soc		Dmitry Rozhdestvensk	SPARC		kintex-7-	James erro	s	6	tt	+	## 14.	7 2.00	1.0	t	Y verilog 263		N Ves	Y	UHK	0410	`		2009			huge source file count	work in progress with no progress
spartanmc		Falk Hassler	RISC	18 18	kintex-7-	James Brake		6	1		0 ## 14.	7 0.67	1.0 94.6		Y verilog 38	spartanm							2012			SPARC like register windows	
sp-i586		Lini Mestar	x86		kintex-7-	James Brake	ef 32144	6	4 2	8 7	3 ## 14.	7 1.00	2.0 1.1	L X	verilog 37		Y yes		4G	4G '	Y		2016		http://lmeshoo.ne	gate level dsgn, vivado project also	http://img.youtube.com/vi/2W1guyhCJuE/0.j
spu-mark-ii		Felix Queißner	stack						$\perp \perp$					$\perp$	vhdl 37	soc	Υ	N	64K	64K	Y 34		2020		https://ashet.com	micro-code ISA stack machine	ISA at doc/specs/spu-mark-ii.md
src		Heuring & Jordan Rodney Sinclair	RISC	8 9	kintex-7	Rodney Sine	li 196	6	$\vdash$	47	4 14.	7 0.33	1.0 797.9	II X	verilog verilog 3	core	V acm	N Y	1 K	8K	V 41	2	2012	2018	http://www.zeepe	book by Heuring & Jordan Python program generates the Verilo	also Kilts cpt17 Adv FPGA dsgn inst after branch/call/rtn always execs
ssppu		redoste	8085	0	KIIILEX-7	Rouriey Silik	.14 150	- 0	++	47	4 14.	0.33	1.0 /5/.5		Y vhdl 20			N			Y 5	3	2012		https://archive.or	SAP-1 (Simple-As-Possible) architectu	
stack_machine		Bruce R. Land	forth		cyclone10	James Brake	ef 5101	4	6 2	19 6	6 ## q18.0	0.67	0.3 25.9	X		VGA_srar				4K I			2009	-		(3) uP cores, Cornell course material	VGA output, uses Nakano's tiny cpu
stack-cpu	https://github.com/Arlet/	Arlet Ottens	stack											Х	verilog 2					64K I	N 23			2017		3 or 4 stacks, load/store with stack do	xilinx block RAM
stacks-16-bit	https://github.com/rcrist/	rcrist	RISC						Щ	_					schem: 36									2022	https://www.instr	Digital schematic, TTL & 3 layer bread	
storm_core		Stephan Nolting	ARM7	32 32		James Brake			3		9 ## 14.		1.0 77.4	IX X	vhdl 16		Y yes	N	4G 4G	4G		32				Storm Core (ARM7 compatible) STORM SoC	I & D caches not compiled
storm_soc streamer16		Stephan Nolting Myron Plichota	forth	16 3		James Brake James Brake		6			7 ## 14.		1.0 45.2		Y vhdl 40 vhdl 8	streamer	y yes	N N				2 32	8 2012 2001			MIPS/inst reduced	cache & no peripherals 2nd web adr non-functional
sub86		Jose Rissetto		16 8		James Brake		6	_		2 ## 14.				verilog 1		Y yes			64K		7	2012			very small x86 subset core	no segment registers, limited op-codes
suite-16	https://github.com/mons	Ken Boak	accum												schem: 7											Digital schematic, version of sweet-1	
superscaler-ris	https://github.com/risclit	Li Xinbing	risc-v	32 32			1 207	1.	H			1.00	46.0	1	verilog 15	ssrv_top	Y yes	N	4G	4G '	Y	32				Super-scalar out-of-order RV32IMC	
supersmall suska-III		Michael Ritchie Wolfgang Forster	RISC 68000	32 32 16 16		Michael Rit		A			6 ## q9.0 5 ## q13.:			1 1	verilog vhdl 11	wf68k00i	r V voc	N N	4G	4G '	Y	16	2005			2-bit serial, Mostly MIPS-I compliant for use as an Atari ST	Copyright 2005,2006,2009 Jonathan Rose, and
suslik		Goran Dakov	RISC			James miss		6		+	## 14.			1	verilog 4		om asm		40	70	+	10	2003			"arithmetic core"	has testbench & caches
sweet32		Valentin Angelovski	MIPS	32 16		James Brak		6	1	14	2 ## 14.		1.0 135.1	Х	B vhdl 2	Sweet32	Y yes	N N	4G		Y 26	16	2014			targets MACHXO2, no RAM	
sweet32		Valentin Angelovski	MIPS		kintex-7-	James Brak	ef 1797				5 ## 14.			X	Y vhdl 28	sweet32_	Y yes	N N	4G	4G '	Y 26	16	2014	2015		targets MACHXO2, DDR RAM	clock divider to Sweet32_v1_core
sweet32	https://opencor alpha	Valentin Angelovski	14111 5	32 16	kintex-7-	James Brak	ef 1177	6	1	11	6 ## 14.	7 1.00	1.0 98.8	3 X	B vhdl 2	Sweet32_	Y yes	N N	4G	4G '	Y 26	16			//	targets MACHXO2, no RAM	
swssp swt16		Othman Ahmad captaindane	RISC	16 16				+	++-	+		+		+	schematic verilog 10	cwt16-to	r V acm	N Y	64K	64K	Y 31	8+ 16	2014 5		nttps://groups.go		a template for dsgn configuration of uP on in Verilog, Includes assembler, simulator, an
SXD		Sam Gladstone etal		32 32		toot	nany los	+	$\vdash$	+		1		+	verilog 10			N		4G	1 31	32				basic RISC	too many los
symphony		Jason Yu	vect	32 32		100.	T								verilog 47	vpu_top							2007			vector addon to NIOS	
synpic12		Miguel Angel Ajo Pela		8 12	kintex-7-	James Brake	ef 474	6		1 19	7 ## 14.	7 0.33	1.0 136.8	3 IX	vhdl 7	synpic12	Y yes	N N	256	2K '			2011			CHDL to verilog	bad weblink
sys_180x	https://github.com/zpekid		1802	8 8		7.1: 0.1:	4000 3	44 4	-	_		2 046			Y vhdl 65						Y 100	16		2020	https://hackaday.	ucoded 1802 using mcc ucode compi	https://github.com/zpekic/MicroCodeCompile
sys_emz1001 sys0800	https://github.com/zpekio	Zoltan Pekic Zoltan Pekic	S2000 TMS0800	4 8	spartan3	Zoltan Peki	1022 3	44 4	$\vdash$	+	## 14.	7 0.16		X	Y vhdl 26 vhdl 26					4K	59		2019	2022	https://hackaday.	recreation of Iskra EMZ1001 4-bit mic calculator chip, both TI Datamath and	no block ram? Picture of original chip
sys9080		Zoltan Pekic	8080					+		+	++-	1			vhdl 15						Y	_	2017		https://opencores		ce series of devices AMD 1978 51 pge ap note
system01		John Kent, David Burn	6801	8 8	kintex-7-	James Brak		6			14.		4.0	П	vhdl		Y yes	N N	64K	64K	Y		2003	2009			
system05		John Kent, David Burn	6805	8 8		James Brake		6		_	4 ## 14.		4.0 20.2			System05	Y yes	N N	64K	64K	Y		2003		http://members.c	ptushome.com.au/jekent/	
system09		John Kent, David Burn	0000	8 8		James Brake		6			8 ## 14.		3.0 6.0	) IX	Y vhdl 40	cpu09l	Y yes	N N	64K	64K		13 8	2003		http://members.c	from John Kent web page	opencores download URL incorrect, use col E
system11 system68		John Kent, David Burn John Kent, David Burn	68HC11 6801	8 8	kintex-7-3	James Brake James Brake		4			3 ## 14.1 6 ## 14.1				Y vhdl 17 Y vhdl 21			N N					2003 2003		http://members.c	known bugs & untested instructions	
system6801		Michael L. Hasenfratz	6801	8 8		James Brake		4			3 ## 14.		4.0 4.0		vhdl 15	wb cyclo	r Y ves	N N	64K	64K			2003		http://members.c	based on John Kent's 6801	tested on Apex20K, Cyclone & Straix boards
t180-cpu	stable	Leonard Brandwein		16 8	kintex-7-	James bypa	s: 709	6		8	3 ## 14.	7 0.67	3.0 26.2	X	vhdl 23	cpu	Y	N N					2016		https://www.vtto	8-bitter with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller
t400		Arnim Laeuger	COP400	4 8	spartan-2	Arnim Laeu	ge 643	3			0		4.0 3.7	7 IX	vhdl 36	t400_core	e Y yes	N Y	64	1K '	Υ		2006			implementation of National's 4-bit Co	DP400 microcontroller
t48	https://opencor_stable	Arnim Laeuger	MCS-48 8051	8 8		Arnim Laeu James Brak		4	1		7 ## 14.7	0.33	4.0 6.6	IX		t48_core			256	1K			2004			T48 uController 8052 & 8032	used in several projects 8032 SoC
t65	https://opencor_stable	Andreas Voggeneder Daniel Wallner	6502			James Brake		6			1 ## 14.				vhdl 17 vhdl 7	T65	Y yes	N N	64K	64K	Y V		2002			6502, 65C02 & 65C816; wide use	8032 500
t6507lp		Gabriel Oshiro, Samue				James erro			tt		14.		4.0	1.7	verilog 22	t6507lp	Y yes	N N	64K	64K	Y		2009			for use in ATARI 2600	
t80	https://opencor stable	Daniel Wallner	Z80	8 8		James Z80		6			3 ## 14.		3.0 12.9	X	vhdl 5	T80a	Y yes	N N	64K	64K			2002	2018		Z80, 8080 & gameboy inst sets, sever	
table887		Robert Finch	IIIJC	16 16		James Brak		6			8 ## 14.				verilog 2			N N			28	8	2014				included with Table888 source code
table888 tarhi		Robert Finch	RISC	32 16		James Brake		6	9		7 ## 14.		1.0 47.6	X		table888		N	4G	4G 1	Y 130	8	2014			2016 version gives same reults as 201 no doc, extremely small RISC	code for cache & mmu incomplete difficulty with timing, try 7.0ns
tarni td4	riceps.//gittiub.c	Dagvadorj Galbadrakh cielo ee	accum			James Brak	,	- 6	++		0 ## 14.				verilog 4			IN	TOIN	16		4	2013			no doc, extremely small RISC	very small uP
temlib	http://temlib.or stable		SPARC	32 32		James Brake		6	3		1 ## 14.				vhdl 48	mcu simi	ple	Y N	4G	4G		64				copywrite: experimental use	has caches
temlib	http://temlib.or stable		SPARC			James Brak		6	5		1 ## 14.			8 X	vhdl 48	fpu_simp	le		I 4G	4G '	Y	64	2013	2015		copywrite: experimental use	options for fltg-pt, pipeline, mul & div configu
terracresta		Darren Olafson	68000	16 16					Щ	$\perp$		$\perp \Box$			verilog 50			N				16				FPGA compatible core of Nichibutsu	fx86k & t80 cores
tg68 tg68kc		Tobias Gubener Tobias Gubener	68000 68000	16 16		James Braki		6	+	+	4 ## 14.	0.67		X	vhdl 2 vhdl 3	TG68_fas	Yyes	N N	4G	4G	Y	16				TG68 - execute 68000 Code 68020 ISA (68000, 68010 & 68020 che	for use with Minimig
the12X 12uP		James Brakefield	stack/acc			James Brake		6	1	1 17	3 ## 14.			X	vhdl 2	the12x 1	2 Y	YN		46 I		64				combo stack/accumulater design	load/store arch, not optimized
theia_gpu		Diego Valverde	RISC	96 64		James huge		6		1	## 14.				PI verilog 32								2009	2012			four cores, huge LUT count, 2/3rds LUT RAM
thm-oberon	https://github.com/hgeiss	Hellwig Geisse	risc5	32 32					Ш						Y verilog 18		Y yes	Υ	4G	4G '	Y	16		2023		port of Niklaus Wirth's Oberon system	use v1 RTL, from Andreas Pirklbauer's
thor	https://opencor mature	Robert Finch	RISC	64 16	zu-5e	James WIP	000		H.	_	## v21.	1 2.00	1.0	H	system 27	thor2021	Y asm	Υ	16E	16E	Y	64		2021	https://github.cor	Thor-5: L1 & L2 caches, GP float & ve	plans for more features, eventually 2M LUTs
thor		Robert Finch Robert Finch	RISC	64 32	<del>                                     </del>	Robert Finc Robert Finc		+	30		++	+	_	$\vdash$	verilog verilog	thor thor2	Y asm Y asm	Y	4G 4G	4G		64 64			https://github.com	Thor 2015, 2021-3 docs Thor-2: L1 & L2 caches. GP float & ve	variable length instructions
thor		Robert Finch	RISC		<del>                                     </del>	Robert Finc		+	30		++-	+		$\vdash$	verilog	thor2		Y				64			https://github.com		plans for more features, eventually 2M LUTs
tigli_cpu		Cleiton Juffo		16 16	kintex-7-	James Brake		6	Πñ		5 ## 14.	7 0.67	4.0 119.7	7 х	verilog 24		Y	N Y			16	16			, , , , , , , , , , , , , , , , , , ,	course project, not pipelined	no LUT RAM for reg file
tim	https://github.com/ben-n	Ben Marshall	RISC		zu-3e	James dege	nerate synthe:		_		## v21.:	0.33	3.0		vhdl 15	top	Υ	Υ	4G	4G	Y 50		2014	2015		TIM: Tiny Instruction Machine, variab	le length inst
tiny_cpu	http://www.cs.h errors		stack		kintex-7-	James mult	iple assignmer	ts c 6	$\vdash$	_	## 14.7	7 0.66	3.0	IX	verilog 11				4K	4K			2007		http://www.cs.hir	different from tinycpu	uses Flex, Bison & Perl to create gcc comp
tiny_soc		Ezra Thomas Ulrich Riedel	RISC RISC	8 16	kintov 7	James Berli	ef 874	6	$\vdash$	10	9 ## 14.	7 1.00	2.0 107.9		Y verilog 16 vhdl 6		Y asm	N Y	64K	64K	Y 44	16		2020	https://ezrasrobo	small cpu with VGA	includes GPU (char gen)
tiny64 tiny8	https://opencon/stable https://opencon/itera dsg		accum			James Brake James need		6 A		18	9 ## 14.1 ## a18.0			) X	vhdl 6	tinyx	+	++	256	64K	Y 14	256				data size from 32 to 64 bits Altera megafunctions	micro-coded sub-ops
tinycomputer	https://github.com/zpekid	Zoltan Pekic		4 8	spartan3	James Brake		86 4		10	0 ## 14.		1.0 26.0	) X	Y vhdl 29	tinycomp	ιY	N	2.50	256	20	16		2003		4-bit Up via 2901 slice & micro code	no data RAM memory
tinycpu	https://opencor alpha	Jordan Earls	RISC			James Brake	ef 136	A		38	4 ## q13.:	1 0.17	2.0 235.5	IX	vhdl 2	tinycpu	asm	N N		1K	12	4			directory contains		MIPS/inst reduced due to few inst
tinyfpga	https://github.c stable		accum		kintex-7-	James Brak	ef 185	6	LΙ	1 17	5 ## 14.	7 0.33	3.6 86.9	X	vhdl 12	system		N N	16		Y 10		2017			educational 8-bitter with 4-bit address	7
tinyisa	https://github.com/dillon	Dillon Huff	RISC	32 32 32 32	1	$\vdash$	+	-	$\vdash$	+	++-	+	_	$\vdash$	verilog 49 verilog 35		Y	N N	4G 4G	4G I		32		2019 2019			ned & with forwarding implementations
tiny-riscv tinyvliw8	riceps.//Bieriab.com/riasire	Hyounguk Shon Oliver Stecklina		8 32	kintex-7-	James hack	ei 895	6	+	1/	9 ## 14.	7 0.33	1.0 55.0	\ v		riscv_top sysarch		N Y		4G '		32	2013				our variations: cache, multi-cycle, pipeline & si bare core, Altera LPM for RAMs
tis-100		Felix Queißner	accum		MILLER-7"	Julies Hack	. 055	10	++	1.	J ## 14.	0.55	2.0 33.0		vhdl 2			N				+	2015		https://en.wikine	programming/puzzle video game by a	
tisc		Vincent Crabtree	accum		kintex-7-	James Brak	ef 195	6		8	7 ## 14.	7 0.33	1.0 147.1	X	vhdl 1		Щ	N				2	2009			Tiny Instruction Set Computer	minimal accumulator machine
tms1000	https://opencores.org/pro		TMS1000	4 8												tms1000		N	64	1K	54		2021	2021		Four function BCD calculator chip	used in several TI products
tms9900	https://github.com/dnote	Matthew Hagerty	TMS9900	8   8	1	1 I	1 1	- 1	1 1	- 1	1 1		1	1	vhdl 14	f18a top	LYI	N	I 64K	64K	Y	16	1 1 1	2019	https://github.cor	F18A is a gaming box, conflicts with 0	Tang Nano 9K F18a Clone

_uP_all_soft opencores or folder prmary link	tatus	author	style /	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	s bi	k F	e tool		iks/ KIPS	ven dor	src #src	top file	too G cha	fitg 5	max dat	max byte			pipe start len year		secondary web	note worthy	comments
	Ipha		RISC	12+ 12	kintey-7-	James Braket	_	6	1	149	## 14.7		3.0 71.7	X	verilog 10	cou	-	N			- 44			_		data width 12 bits and up, no data me	emony
		Colin Riley	RISC	16 16										m	vhdl 20			N	64K	64K Y		16 8	2016		https://domipheu		essing Unit. A simple 16-bit CPU in VHDL for e
tt-cpu https://github.com	/Moon	Paul Campbell	accum	4 4											verilog 3	cpu	Υ	N	128	128	25	3		2022	https://tinytapeou	4-bit accum, 7-bit PC, 2 7-bit index reg	gs and a carry bit, 8 & 12-bit instructions
		Dinesh Annayya	8051			James Braket	f 1985	6	1	127	## 14.7	0.33	4.0 5.3	IX		oc8051_te			64K	64K Y	44 42		2011 6	2016		includes perpherials	
	_	Kevin Phillipson Guy Hutchison, Howar	6809 Z80		artix-7	James Braket	f 1207	6	++	192	## 14.7	0.22	3.0 16.6		Y verilog 96 verilog 6	turbo9	Y yes	N N	64K	64K Y	44 13	8	6 2004		https://github.com	derived from Daniel Wallner's T80, AS	masters thesis, full testbench, ucoded
		Warren Toomey	RISC	16 16		James 4K LU		6		1	## 14.7		2.0	ı'^	vhdl 16	cpu	1 yes	N N	64K	64K N		16	2012		nttps://gitnub.com	derived from Danier Wallier 3 100, AS	originally schematic based (Logisim)
ucore https://opencor s	table \	Whitewill	MIPS	32 32	kintex-7-	James Braket	f 2469	6			## 14.7	1.00	1.0 93.5	Х	verilog 25	ucore	Y yes	N	4G	4G Y		32	6 2005	2010		MMU & caches	
		Reed Foster	RISC	8 16		James 512 LI		6	$\perp$		## 14.7				vhdl 29		Y asm	n N	256	64K Y	12 2	7			https://github.cor	six tutorials on uCPUvhdl	using muCPUv2_1 of 3 upwards compatible de
		Daniel Roggen	accum	8 16		James Braket James Braket		6	++		## 14.7		3.0 67.4	X	vhdl 14	cpu	Y	N	64K	64K Y	33 2	33	2014			UoS Educational Processor bare core, prog size 4K to 64K	inspired by x86 ISA description in source files
		Santiago de Pablo Bruce Land	accum	8 10		Bruce Land		4			## q8.0		3.0 122.0	<b>-</b> ^-	vhdl 3 verilog 1	de2 ton	$\vdash$	- "	U+K	04K 1	33 2	32	2000	2000			basic core is scomp, used by up3 & de2 top'
urisc e		Farhad Mavaddat	RISC	16 16		James missir		6			## 14.7		4.0		vhdl 31		Υ		64K	64K N	1		1987	2012	https://cs.uwaterl	Ultimate Reduced Inst Set Computer	
		Pablo Salvadeo etal	accum			Pablo Salvad		4			q9.1				vhdl 3			N	512	512	8		2011			part of university course, simplez+i4 h	
		Hans Tiggeler IPextreme	TTA 68000	16 16	cyclone-3	James Braket freescale	f 810 5000	4	1	57 80	## 14.7		1.0 47.4 1.0 14.2	X I	vhdl 23 verilog	utta_stru		n N N N	4G	4G Y		16	2008		http://www.ht-lab	time triggered arch free for Altera	bad weblink 3500 LUTs on Stratix-III
		Jose Rissetto	x86	32 8	zu-3e	James vivado					## v21.1			X	verilog 22	core	Y ves	N	1M	1M Y	+ + -	10	2014	2016	https://github.cor	MMU & caches, branch cache	www.voutube.com/channel/UCNbm8Bah54cv
v586 https://opencor		Jose Rissetto	x86			James Braket	f 22282	6	12 1		## 14.7	1.00	2.0 2.3	Х	verilog 22	v586	Y yes	N	1M	1M Y			2014	2016		MMU & caches, branch cache	www.youtube.com/channel/UCNbm8Bah54cv
		Ryu Kojiro	6502	8 8	zu-3e	James bare o	868	131 6			## v21.1		3.0 31.7		vhdl 23	v6502	Y yes	N N	64K	64K Y			2019		https://opencores	6502 with extras: 16-bit stack pointer	www.youtube.com/watch?v=K3jH-f_r80E
v65c816 https://github.com v65c816 https://github.com		Valerio Venturi Valerio Venturi	6502 6502	8 8	cyclone-I cyclone-I	Valerio Vent	1693	4		25 25		0.33	3.0 1.6	+	vhdl 26 vhdl 29					64K Y			2011		https://opencores		https://www.youtube.com/watch?v=K3jH- https://www.youtube.com/watch?v=K3iH-
		James Bowman	1802	8 8		James errors	5	6			## 14.7			-		cdp1802	Y ves						2011		nttps://opencores	runs CamelForth	all except RAM in one source file
verilog-6502 https://github.c s	table /	Arlet Ottens	6502		zu-3e	James vivado	c 475	112 6		333	## v21.1	0.33	3.0 77.2		verilog 2	cpu	yes	N N	64K	64K Y			2007	2018	http://ladybug.xs4	lall.nl/arlet/fpga/6502/	sync memory, e.g. use block RAM
verilog-6502 <a href="https://github.c">https://github.c</a> s		Arlet Ottens	6502	8 8		James Braket	f 407	6	HE		## 14.7		4.0 40.6	Х	verilog 2	cpu	yes	N N	64K	64K Y		Ы	2007		http://ladybug.xs4		
		Arlet Ottens Arlet Ottens	6502 6502	16 8	zu-3e kintex-7-	James vivado James remov		98 6 6			## v21.1		3.0 124.6	Х	verilog 26 verilog 5		yes	N N	64K	64K Y	+-	$\vdash$	2011 2011			used in 100MHZ 6502 DIP module 16-bit data RAM "bytes"	rewritten for 6LUTs, spartan6 version has blac boot ROM mapped to LUTs?
		Wenting Zhang	risc-v	8 8	zu-3e	James remov		608 6			## 14.7		3.0 119.5	х		vph	Y yes	N N	64K	64K Y				2018	https://github.com	Game Boy in Verilog, both CPU (SM8:	uses riscv_picorv32 core
verilogboy <a href="https://hackada">https://hackada</a>	Ilpha \	Wenting Zhang	SM83		zu-3e	James vivado	2415	1601 6		4 238	## v21.1	0.33	3.0 10.8		Y verilog 22	boy	Y yes	N N	64K	64K Y				2019	https://github.cor	Game Boy in Verilog, both CPU (SM8:	also https://github.com/neildryan/GBA
verilog-harvard https://github.com	jaywo		RISC	16 16	zu-3e	James multi-	165	96 6	ΗI	250	## v21.1	0.67	1.0 1015		verilog 7	cpu02	Υ	N N		64K N	23	4	2019	2019	·	multi-driven nets	multi cycle CPU that has an IPC of 1
verilog-harvard https://github.com	jaywo	Jae-Won Chung	RISC	16 16	zu-3e	James multi-	driven net	6	++	1	## v21.1	0.67	1.0	X	verilog 7	cpu03	Υ	N Y	64K	64K N	23	4	5 2019	2019		multi-driven nets	5-stage pipelined CPU, same for cpu4 thru cpu
verilog-harvard https://github.com	Jaywo J	Jae-Won Chung	RISC	16 16	zu-3e zu-3e	James multi-	driven net	6	++	+	## v21.1		1.0	X	verilog 7	cpu04	Y	N Y	64K	64K N	23	4	5 2019	2019		multi-driven nets	Data forwarding from the ALU
verilog-harvard https://github.com	/iavwci/	Jae-Won Chung	RISC	16 16	zu-se zu-se	James multi-	-driven net	6		+	## V21.1	0.67	1.0	Y Y	verilog 7	cpu05	V	N Y	64K	64K N	23	4	5 2019	2019		multi-driven nets	tournament branch predictor
verilog-harvard https://github.com	/iavwc	Jae-Won Chung	RISC	16 16	zu-3e	James multi-	-driven net	6	++		## v21.1	0.67	1.0	X	verilog 7	cpu07	Y	N Y	64K	64K N	23	4	5 2019	2019		multi-driven nets	Memory latency parameter
verilog-harvard https://github.com	/jaywo	Jae-Won Chung	RISC	16 16	zu-3e	James multi-	driven net	6			## v21.1	0.67	1.0	Х	verilog 8	cpu08	Υ	N Y	64K	64K N	23	4	5 2019	2019		multi-driven nets	instruction cache and data cache
verilog-harvard https://github.com	/jaywo	Jae-Won Chung	RISC	16 16	zu-3e	James multi-	driven net	6			## v21.1	0.67	1.0	Х	verilog 9	cpu09	Υ	N Y	64K	64K N	23	4	5 2019	2019		multi-driven nets	DMA module and its interrupt mechanism
verilog-harvard https://github.com	jaywo!	Jae-Won Chung	RISC	16 16	zu-3e	James multi-	driven net	6			## v21.1		1.0	Х	verilog 10	cpu10	Υ	N Y	64K	64K N	23	4	5 2019	2019		multi-driven nets	DMA interleaved with instructions that access
verilog-harvard https://github.com		Jae-Won Chung	RISC	16 16	zu-3e	James multi-	171	6	$\vdash$	357	## v21.1	0.67	1.0 1399	Х		cpu01	Υ	N N	64K	64K N		4	2019			multi-driven nets	single cycle CPU that has an IPC of 1
verilog-harvar https://github.com verysimplecpu https://github.com		Jae-Won Chung	RISC mem	16 16				_	++	+					verilog 74	cpu	Y voc	N N	64K	64K N 16K N		4	2019 2014		https://github.com	ten implementations of increasing so educational, 2 address, public version	
vespa http://www.arc un				32 32						1					verilog			n N				32	2005		neeps.//gienas.com		er Systems with Verilog 0-521-82866-X, Un. Mir
vhdl_cpu https://github.com	/CGras (	Charles Grassin	accum	8 16	spartan3	Charles Grass	5 203	116 4			14.7	0.20	2.0		vhdl 6	computer							2017	2020	http://charleslabs	educational, very simple	case statement program
vhdl-cpu2 https://github.com vhdl-msp430 https://github.clma		Fabrice Normandin Rafael Hideo Toyomot	mips MSP430	32 32	<b>.</b>									$\vdash$	vhdl 15	processac		n N	4G	4G Y 64K N		32 16		2018			MIPS inst card, pipe hazard notes
vhdl-msp430 https://github.com vhdl-processor https://github.com		Anurag Saha Roy	RISC			incom	nplete source	e code		+				$\vdash$	vhdl 8			IN .		256 N	21	16				course project, inspired by msp430, vergeneric 8-bit processor"	no memory, just IO locations
		Pietro Lorefice	RISC	16 16	arria-2	James ran ou					## q18.0	0.67	1.0		vhdl 10	processor	Y		64K	64K N		16	2014			simple processor using VHDL for logic	
		Pietro Lorefice	RISC			James ran ou					## 14.7	0.67	1.0		vhdl 10	processor	Υ	N N	64K	64K N		16				simple processor using VHDL for logic	
vm80a https://github.com vrisc https://github.com		1801BM1 Jay Valentine	8080 RISC	8 8	cyclone-3		607	4	++	104		-		$\vdash$	verilog vhdl 21	processor	v	N Y	4G	46 V	27 6	22	2014	2018 2017		Two versions of Soviet 18080a reverse little-endian Harvard architecture RIS	e engineered from silicon die, 607 4LUTs, 104N
		UC Berkeley	risc-v	32 32	kintex-7-	James Braket	f 3072	6	+	127	## 14.7	1.00	1.0 41.2	х	verilog 23	processor vscale co		N .	40	40 1	3/ 0	32	2016			risc-v RV32IM vscale processor, depre	
w11 https://opencor a	Ilpha \	Walter Mueller	PDP11	16 16		James Braket		6	1	1 147	## 14.7			Х	Y vhdl 118		Y yes	N N		4M Y		8	2010	2022	https://github.cor	Boots UNIX, has MMU & cache, retro	
		Ze Long	CISC 780	8 8	kintex-7-	James blocki		lockir 6			## 14.7		3.0			w450				256 Y		4	3 2012			appears to be class project	3 versions of w450, used latest, patches cause
		Brewster Porcella Stefan Fischer	Z80 picoBlaze	12 12		James Braket		to ker 6	++	144	## 14.7			X	verilog 4 Y vhdl, v 14	z80_core_			64K	64K Y		$\vdash$	2004		https://en.wikiner	derived from Guy Hutchison TV80 software addon for picoBlazeSoftwar	Wishbone High Performance Z80 ported to kcosm6
		Stefan Fischer	picoBlaze			Stefan Fische	e 309	4		1 102	## 14.7				Y vhdl, v 14								2010		https://en.wikiped	software addon for picoBlazeSoftwar	kcpsm3 only works for Spartan 3
whitebeard <a href="https://github.com">https://github.com</a>	/Mega \	Vuk Đorđević	risc	8 16	cyclone-3									1	vhdl	сри		N		64K Y		8	2022			simple risc, shift ops, schematic captu	ISA doc only on github web page
		Jack Whitham	68000 RISC	32 16	kintex-7-	James no to	p module		++	1	## 14.7	0.67	4.0	$\vdash$	vhdl		Y asm		4G	4G Y		16 8	2002				read thesis, code generator for top modules
		Shyamal H Anadkat Prayag Bhakar	RISC		l	+	+	-	++	+		+ +	_	$\vdash$	verilog verilog		Y			64K N		8	2007 2007				n of a microprocessor called the WISC-SP13 n of a microprocessor called the WISC-SP13
		Sijmen Woutersen	forth	32 8	kintex-7-	James missir	ng defines	6	ш	L	## 14.7	1.00	1.0		vhdl 32	core	Y yes	N	4G	4G Y			2006	2007	https://pdfs.sema	MS thesis, byte code, needs caches	
		Simon Zhang	RISC						Ш					П	system 24	top_level	Y asm	n N	256	256 Y		16	2016			9-bit processor: 4:1:4 op-code, R0, R1	
		Robert Hayes	RISC AVR	16 16		James Braket		6	++		## 14.7			X	verilog 7			N	64K	128K Y	42	16 32	2009 2017			high pin count	Freescale XGATE co-processor compatible
		Gheorghiu Iulian Herbert Kleebauer	CISC	16 16	AIIILEX-/-	James Braket	1110	- 6	+	120	## 14.7		1.0 35.6	^	verilog 34 schematic	mega_cor	yes Y asm	n N			14	32	1993		nccps.//git.morgot	8 AVR cores, 4 sets LUT counts poster documentation in German	*.1 schematic design
		James Bowman	forth		kintex-7-	James requi	es preproce	essor 6	ш	L		0.67	1.0		vhdl 1	c2a	Ш		Ľ		ш		2003	2003		predates J1	uses preprocessor on VHDL
		Jan Gray		16 16	kintex-7-	James Braket	f 273	6		263	## 14.7	0.67	1.0 644.8	Х	verilog 4		Υ	N	64K	64K		16	1999		https://github.cor	handcrafted instruction set	tool FPGA P&R, speed mode better
		Jan Gray Jan Grav	RISC	16 16 16 16		James needs		6		282	## v20.1		1.0 547.0	X	verilog 4		Y		64K	64K Y	16 4	16 16	1999 2000		https://github.c-	handcrafted instruction set	tool FPGA P&R, speed mode better similar to xr16
		tensilica/cadence		16 16,2	proprieta	James very s	3/1	16	+	+	## 14./	0.07	1.0	^	verilog 16 proprietary	ASUC	i yes		4G		10 4	32		2UU1		very compact, bare core upward compatible family, sliding reg	ASIC usage, TIE tool generates RTL & software
		majordomo	RISC	32 16		James Braket	f 793	6			## 14.7		1.0 243.7		vhdl 49			N Y		4G		16				Gadget Factory Forum thread	in debug, no comments, mostly in simulation
		Jurgen Defurne		16 16		James Braket		6					1.0 524.8		Y vhdl 25				4K	4K	H	LJ	2015			Experimental Unstable CPU	
		Dan Gisselquist Sergey Belyashov	RISC Z80			James Sparta		4	4 2		## 14.7 ## 14.7			Х	Y verilog verilog 15	toplevel top level		N N		4G N 64K Y	20	16	5 2015 2013			Y80e - Z80/Z180 compatible processo	uses ZIP CPU based on Y80 from "Microprocessor Design Us
		Adithya Sunil	x86		cycone-3	Sergey Belya	433/	- 4	+	+	## 14./	1.00	5.0		verilog 15	top_level	ı yes	- N IN	04K	OHN Y	+ + -	H		2019		limited set of x86-64 operations	educational
yacc https://opencor s	table 1	Tak Sugawara	MIPS	32 32		James map e		_	6		## 14.7				verilog 10	yacc2	Y yes	N	4G			32	5 2005	2009		derived from, but independent of pla	YACC Yet Another CPU CPU
yafc <a href="https://github.c">https://github.c</a> a	Ilpha 1	Tim Wawrzynczak	forth		kintex-7-	James Braket	f 617	6	$+\Gamma$	4 247	## 14.7	0.67	1.0 268.5		vhdl 20	cpu	asm	n N Y	8K	8K	26	IJ	2011			2011/2 0 11 11 11	influenced by J1, F16 & C18
		Brian Davis Tommy Thorn	risc MIPS	32 16	kintov 7	James Braket	f 3610	6	₩.	5 100	## 14.7	1.00	1.0 52.3	LX	vhdl 38 Y verilog 8	y1a_core	Υ	N	4G 2M	4G Y	60	16 32	2014			32 bit uP core, intended for embedde subset of MIPS R3000	three data sizes, well documented
/ inteps://gitindb.c		Tommy Thorn		32 32		James Braket		6					2.0 28.3		verilog 8		γ νρς					32		2008		no multiply or divide	simple implementation of RISC-V
		Tommy Thorn		32 32	cyclone-			6		100		1.00		IL	verilog 10	yarvi_soc	Y yes	N N	4G	4G		32	8 2016	2022		rewritten for perfomance	,
	Ipha \	Yann Guidon	RISC			James reduc	632	6		215	## 114.7	1.00	2.0 170.0	AX	vhdl 3	microYAE	Y asm	n N N			51	16		2018		JavaScript generated VHDL, revisions	ongoing
		Cory Walker	RISC		kintex-7-	James deger	18	6	$\vdash$	1	## 14.7	0.67	1.0	ш	verilog 2	yfcpu	Υ			256 Y					Colin Mackenzie?		very simple
ygrec8 https://hackaday.ic		Yann Guidon Charles Cole	RISC	8 16 8 8	arria-2	James Braket	f 3495		2	1.44	## q18.0	0.33	3.0 4.4	$\vdash$	vhdl verilog 3	boss	v	N	256 128K	256 Y 128K	20	8	2017 2014		https://hackaday.i	educational uP with front panel Infocom Z-Machine V3, youtube vide	front panel: one button per op-code
		Tyler Pohl	Z80			James Braket		- A	-		## q18.0			x	Y verilog 55		Y ves	N N	128K	64K Y	+	H	2014		псерз.//еп.wiкiрес		interfaces to DRAM, based on T80 core
		,	_50	1 3	r-	1 DI GAC	- 103	, ,		1 200	2/			• •	op  33	, <u></u>	1.11-3	1 -5   19					12020				

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz	FPGA	repor ter	com ents	LUTs ALUT	Dff 🖹	and the same	k F m max	oot date					S src code		top file	중 chai	fitg							start last year revis		note worthy	comments
z80-fpga	https://github.co	om/Obiju:	Juan Gonzalez-Gomez	Z80	8 8	3											L	verilo			Y yes	N	N 64K	64K	Y				2020		Based on iceZ0mb1e by abnoname a	and TV80, with tinyBasic
z80soc	https://opencor	stable	Ronivon Costa	Z80	8 8	zu-3e	James	Brakefie	ld	6			## v21	.2 0.3	3 3.0		IX	Y vhdl	19 1	top_s3e	Y yes	N	N 64K	64K	Y				2008 2016		based on Daniel Wallner's T80	
z80soc	https://opencor	stable	Ronivon Costa	Z80	8 8	spartan	3e James	Brakef	2474	4	2 1	9 78	## 14	.7 0.3	3 3.0	3.4	IX	Y vhdl	19 1	top_s3e	Y yes	N	N 64K	64K	Y				2008 2016		based on Daniel Wallner's T80	directory disappeared
zap	https://opencor	alpha	Revanth Kamaraj	ARM7	32 3	2 kintex-7	'-3 James	Brakef	7558	6	1	9 135	## 14	.7 1.0	0 1.0	17.9	Х	verilo	og 37 :	zap_top	Y yes	N	N 4G	4G	Y		16		2017 2022	https://github.co	ARMv4T & Thumbv1	has cache & mmu
zap	https://opencor	alpha	Revanth Kamaraj	ARM7	32 3	2 arria-2	James	high D	10284	Α	2 3	8 111	## q18	.0 1.0	0 1.0	10.8	Х	verilo	og 37 :	zap_top	Y yes	N	N 4G	4G	Y		16		2017 2022	ddi0100e_armv1	ARMv4T & Thumbv1	has cache & mmu
zbasic	https://github.c	mature	Dan Gisselquist	RISC	32 3	2												verilo	og 70 i	main	Y yes	N	N 4G	4G	Y	35	16	5	2018 2020	https://github.co	bare bones variant of zipcpu	autofpga builds complete system
zet86	https://opencor	alpha	Zeus Marmolejo	x86	16 8	kintex-7	'-3 James	Brakef	3642	6	1	68	## 14	.7 0.6	7 2.0	6.2	Х	verilo	og 32 f	fpga_zet_	Y yes	N	N 1M	1M	Y				2008 2018	https://github.co	equivalent to 80186, boots MS-DOS	Zet The x86 (IA-32) open implementation
zipcpu	https://github.c	stable	Dan Gisselquist	RISC	32 3	2 kintex-7	'-3 James	Brakef	1687	6		2 218	## 14	.7 1.0	0 1.0	128.9	IX	verilo	og 7 :	zipcpu	Υ	N	N 4G	4G	Y	35	16	5	2015 2024	http://zipcpu.cor	ISA has chnaged, multiple instruction	n support for several FPGA boards
z-machine	https://github.c	stem veril	Robert Baruch	CISC	8 8	3 arria-2	James	Brakefie	ld	A			## q18	.0 0.3	3 3.0		1	syster	m 15	plugh	Υ	N							2016	http://inform-fic	Z-machine (Zork)	https://www.youtube.com/watch?v=2fNBkU0
zpu	https://github.c	stable	Oyvind Harboe	forth	32 8	kintex-7	-3 James	Brakef	1073	6	3	283	## 14	.7 1.0	0 4.0	65.9	Х	vhdl	23	zpu_core	Y yes	N	4G	4G	Y	37			2008 2009		zpu4: 16 & 32 bit versions, code size	ZPU the worlds smallest 32 bit CPU with GCC
zpuflex	https://github.c	mature	Alastair M. Robinson	forth	32 8	cyclone	-3 Alasta	appro:	1000	4								vhdl	4	zpu_core	Y yes	N	4G	4G	Y	37			2014 2015	https://github.co	addditional instrucitons	
zpuino	http://alvie.com	alpha	Alvaro Lopes	forth	32 8	spartan	6- James	Brakef	2547	6	4 1	2 126	## 14	.7 1.0	0 4.0	12.3	Х	Y vhdl		papilio pr	Y yes	N	4G	4G	Υ	37			2008 2012		SoC version of modified ZPU	pipelined, removed ucf file
ztapchip	https://github.c	stable	Vuony Nguyen	MIPS	32 3	2							q18	.0 1.0	0 1.0		IX	Y vhdl	53	ztachip									2015 2022		vexriscv uP, AXI crossbar	Intel & Xilinx support, runs tensor flow
ztapchip	https://github.c	stable	Vuony Nguyen	MIPS	32 3	2 cyclone	5 James	Brakef	31331	A	43 57	8 100	## q18	.0 1.0	0 1.0	3.2	1	Y vhdl	53	ztachip					$\Box$				2015 2015		multi-core with MIPS master	files no longer available, was under developm
122	# usable(beta, st	able or m	26	110		308	blank		590	#		559	# 4			489	verile	g 436		non-blank	724	89			633	40	29	•				

122 # (	usable(beta, stable	or m	26	110	308	blank	590	#	559	#	4	489 verilog	436
50 "B	" or "X" of limited i	interest		1033	731	,						720 vhdl	399
MIPS/MHz Pro-ra	ting for data size:				85	zu-3e						sys verilog	71
1-bit	0.04	16-bit		0.67	64-bit		2.00					proprietary	36
4-bit	0.17	24-bit		0.80	Silicon A	rea equiva	lents 6LUT or AL	UT ~= 1.5 4	LUT			scala	13
8-bit	0.33	32-bit		1.00	LUTS/DS	P48	16:1					schematic	28
12-bit	0.40	48-bit		1.50	LUTS/Blo	ck RAM	32:1					vhdl, verilog	9
Under the assump	tion that the core	is capable of	one instuct	ion per clock			6	99 Unique	folders				

	the core is capable of one institution per clock
Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
uP all soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulati
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
fltg pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++,indir; (indir), (indir++), (indir), (indexed), abs-short/direct page, scaled
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions or web page updates
secondary web link	secondary web address
note worthy	anything special about the design

asm 156 Web page DMIPS p en.wikipedia.org/wiki/Instructions per community.freesc www.eembc.org/coremark/index.php forth 13 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/Instructions per second

75	_paper_only
60	educational
25	_weak_start
8	_up_cores
5	in limbo
10	planning
52	simulation
573	main+sim
521	net main
644	total

392	VHDL
432	Verilog
71	System Verilog
13	Spinal/Scala
9	VHDL, Verilog
3	MyHDL
36	proprietary
13	other
22	Schematics
991	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)