

url_all_info	opencores or primary link	status	author	style / clone	year	FPGA	reporter	com	LUTs	Dff	LUT?	mips	bik ram	F max	date	tool ver	MIPS /inst	clks /inst	KIPS /LUT	ven dor	soc code	#src files	top file	doc	tool chain	flg pt	max dat	max inst	byte adrs	# mem	adr mod	# reg	p ip e	start year	last revis	secondary web link	note worthy	comments		
Small soft core uP Inventory																																								
Opencore and other soft core processors																																								
odaccpu	https://opencor...	alpha	Dmytro Senyakin	RISC	12+	12	kintex-7-3	James Brakef	229		6	1	149	##	14.7	0.33	3.0	71.7	X	verilog	10	cpu		N									16	2007	2009		data width 12 bits and up, no data memory			
totalcss	https://opencor...	stable	Dmytro Senyakin	RISC	##	16	stratix-5	Dmytro Seny	32978		A	72	112	192	##	q17.1	4.00	1.0	23.3	I	system v	27	CoreOneV	Y	asm	Y	4G	4G					16	2017	2017	https://opencore...	Alterra proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-p		
legv8	https://github.c...	stable	Warren Seto	AA64	64	32	kintex-7-3	James Brakef	731		6		2	154	##	14.7	1.00	120.5	X	B verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10			32	2018	2019		courswork, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A			
kiscv53000	https://github.c...	simulation	Samuel Falvo II	risc-v	64	32	kintex-7-3	James trimm	2455		6		175	##	14.7	2.00	1.0	214.9	X	B verilog	4	polaris	Y	yes	N	Y	16E	16E	Y				32	2016	2017	https://github.co...	kestrel #3, basic 64-bit RISC-V	uses state machine RTL generator		
fism	https://github.c...	stable	Miguel Santos	RISC	64	32	cyclone-4	James Brakef	5036		4	21	66	##	q18.0	2.00	1.0	26.1	I	system v	13	fisc_core	Y	yes	Y	85	6	32	5	2018	2018	http://www.archiv...	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, altera						
ARM_Cortex-A	https://develop...	ASIC	ARM	ARMv53	64	32	asic	Xilinx	6000		A		1500			2.00	0.5	100.0		asic		Y	yes	Y	Y										dual issue, includes fltg-pt & MMU & caches					
fisa64	https://github.c...	beta	Robert Finch	RISC	64	32	kintex-7-3	James Brakef	10404		6	12	7	65	##	14.7	1.50	1.0	9.4	X	verilog	1	FISA64	Y	asm	Y	N	Y					2015	2015	https://github.com...	need to use multi-cycle on mult				
fpgammmx	https://github.c...	stable	Tommy Thorn	MMIX	64	32	aria2-7	James Brakef	11605		A	8	10	94	##	q13.1	1.50	4.0	3.0	I	system v	3	core	Y	yes	Y	16Q	16Q	Y	256			288	2006	2014	https://github.com...	clone of Knuth's MMIX	micro-coded		
forwardcom	https://github.c...	Forwa	Agner Fog	cray	64	32	atrix-7	Agner Fog	12026		X		70	##	v20.1	1.00	1.0	5.8	X	system v	18	top	Y	asm	Y	64K	32K	Y				64	2016	2021	https://github.com...	x86 like, complete ISA, MMX & vecto	16-bit compressed inst, x86 adr modes			
cray1	www.chrifesto...	alpha	Christopher Fenton	CRAY1	64	16	kintex-7-3	James Brakef	13463		6	19	10	127	##	14.7	6.00	1.0	56.6	X	verilog	46	cray_sys_v	Y	yes	Y	N	4M	4M	N	128			536	2010	2015	https://www.chri...	homebrew Cray1	24-bit address registers	
s1-core	https://opencor...	stable	Fabrizio Fazzino et al	SPARC	64	32	kintex-7-3	James Brakef	52845		6	8	59	56	##	v14.1	2.00	1.0	2.1	IX	verilog	136	s1_top	Y	yes	N	4G	4G	Y				32	2007	2012	https://www.wikipe...	reduced version of OpenSPARC T1	Vivado run		
senior-sag-n-1	https://github.c...	simulation	Niranjan Rametaz	RISC	64	32	kintex-7-3	James way t	135009		6	32	75	##	14.7	1.00	1.0	0.6	X	verilog	28	pipeline		N	Y			Y	137			32	4-8	2012	2012	nrbmadass.apps	university ASIC project, read PDF	64-bit data paths, superscalar, branch analysis		
classic_HP_cak	https://github.c...	stable	Brian Nematz	accum	56	10	kintex-7-3	James Brakef	1750		6		3	233	##	14.7	0.17	10.0	2.2	X	vhdl	15	classichp	Y	N		30	4K	N	40			7	2012			processor & ROMs for HP-55, 45 & 35	includes LED display driver & UART, for Papilio		
ks10	http://www.tec...	alpha	Rob Doyle	PDP10	36	36	spartan-6	Rob Doyle	4427		6		15	50	##	14.7	1.00	2.0	5.6	X	verilog	39	esm_ks10	Y	yes	Y	N			N					2011	2014		36-bit accum & 18-bit adrs	ucf file, most tests pass	
supersmall	http://www.ecs...	stable	Michael Ritchie	RISC	32	32	stratix-3	Michael Ritch	207		A	2+8	126	##	q9.0	1.00	1.0	38.8	I	verilog														2005	2009		2-bit serial, Mostly MIPS-i compliant	Copyright 2005,2006,2009 Jonathan Rose, and		
mb-lite_plus	http://www.late...	stable	Hub Arriens	uBzale	32	32	kintex-7-3	James Brakef	244		6		2	319	##	14.7	1.00	1.0	130.1	X	B vhdl	34	tumbli	Y	yes	N	4G	4G	Y				32	2010	2012		Delta Unit. Of Tech. course work	use inferred RAM		
riscv_GRV1-ph	http://fpga.org/	beta	Jan Gray	risc-v	32	32	virtex-u-2	Jan Gray	320		6		1	375	##	v16.4	1.00	1.0	17.2	X	proprietary			Y	yes	N	4G	4G	Y				3	2015	2018	https://www.yout...	hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P		
tarhi	https://github.c...	alpha	Dagvadorj Galbadrah	RISC	32	32	kintex-7-3	James everyt	396		6	1	123	##	14.7	1.00	4.0	11.7	X	verilog	4	tarhi_controller	N			16M	16M	N	45				4	2013	2013		no doc, extremely small RISC	difficulty with timing, try 7.0ns		
cpugen	https://opencor...	stable	Giovanni Ferrante	RISC	32	16	kintex-7-3	James Brakef	474		6		192	##	14.7	0.67	1.0	271.8	IX	vhdl	14	cpu	Y	asm	N	N								2003	2009		x86_ee generates VHDL RISC up	using 16 bit example		
riscv_vexriscv	https://github.c...	beta	Charles Papoi	risc-v	32	32	artix-7	Charles Papoi	481		6		346			0.52	1.0	374.1	X	scala		smallest	Y	yes	Y	4M	4M	Y					2018		https://riscv.org/	performance #s for 8 configurations	"Briey" is SOC variant			
riscv_rudovl	https://github.c...	beta	Jörg Mische	risc-v	32	32	kintex-7-3	Jörg Mische	545		6		200	##		1.00	1.0	367.8	ALMX	verilog	4	pipeline	Y	yes	N	4G	4G	Y				32	5	2021			RISC-V processor for real-time system	34 clock mult & divide		
riscv_microblaze	https://www.xilinxpropiat...	stable	Xilinx	uBzale	32	32	virtex ultt	Xilinx	563		6	1	682	##		1.03	1.0	124.0	X	proprietary			Y	yes	opt	4G	4G	Y	86			32	3	2002		https://en.wikipe...	MicroBlaze MCS, smallest configurat	70 configuration options, MMU optional		
mips-cpu	https://github.c...	alpha	Jeremiah Maher	MIPS	32	32	kintex-7-3	James added	596		6	1	244	##		14.7	1.00	1.0	409.2	X	verilog	15	cpu	Y	yes	N	4G	4G	Y				32	5	2017	2017		Very early stage project, only imple	no outputs, missing im_data.txt	
sofpc	https://github.c...	stable	Michael S	Nios II	32	32	cyclone-4	Micha blook	613		4	1	180	##	q17.1	1.00	5.0	58.9	X	vhdl	13	nios2ee	Y	yes	opt	4G	4G	Y				32	2017	2019		nine variations in attempt to improv	16-bit ALU			
amic-02	https://github.c...	stable	Alberto Moriconi	stack	32	8	zu-3e	James vivado	622	357	6		250	##	v21.1	1.00	1.0	242.8	X	vhdl	8	processor															https://en.wikipe...	based on mic-1 by Andrew Tanenbau	uCode, usually Java virtual machine	
opc7-cpu7	https://github.c...	stable	revaldinho	RISC	32	16	kintex-7-3	James Brakef	624		6		303	##	14.7	1.00	2.0	401.9	X	verilog	2	opc7cpu	Y	asm	N	N	1M	1M	N	32	5	16	2017	2019	https://revaldinh...	OPC7 32bit, based on OPCSL5, more	use hackaday One Page Computing Challenge			
riscv_picrov32	https://github.c...	stable	Clifford Wolf	risc-v	32	32	ckc3p-3	Clifford small	761		6		769	##	v16.2	1.00	3.0	363.8	X	Y verilog	1	pnv32	Y	yes	N	4G	4G	Y					2016	2020		minimal features, soc options	designed for minimum LUTs			
xthundercore	http://forum.ga...	alpha	majordomo	RISC	32	16	kintex-7-3	James Brakef	793		6		2	193	##	14.7	1.00	1.0	243.7	X	vhdl	49	xtc	pr	yes	N	Y	4G	4G					16	5	2014		http://www.xthun...	Gadget Factory Forum thread	in debug, no comments, mostly in simulation
riscv_neorv32	https://github.c...	stable	Stephen Nolting	risc-v	32	32	cyclone-10	Stepha rtf	848		4		111	##	q19.1	1.00	4.0	32.7	AL	Y vhd	5	neorv32	Y	yes	N	4G	4G	Y					32	2020	2021	https://opencore...	very well documented, customiza	many peripherals, LUT counts for all vari		
tiny64	https://opencor...	stable	Ulrich Riedel	RISC	32	32	kintex-7-3	James Brakef	874		6		189	##	14.7	1.00	2.0	107.9	X	vhdl	6	tiny6				64K	64K		14			8	2004	2007		data size from 32 to 64 bits	micro-coded sub-ups			
coen_316_cpu	https://www.excamerj...	alpha	G.K Vyann Monny	RISC	32	32	kintex-7-3	James does o	897		6		127	##	14.7	1.00	3.0	47.0	X	vhdl	8	cpu_dp	pr	yes	N	32	32	N	20			32	2018	2018		MIPS based, simulation DO files, I&D	very small caches do not infer any RAM			
J1a32	http://www.excamerj...	stable	James Bowman	forth	32	16	kintex-7-3	James DFF ex	930		6		358	##	14.7	1.00	1.0	384.4	X	verilog	3	j1	Y	forth	N	64K	64K		20			2	2006	2017		uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks			
mblite	https://opencor...	beta	Tamar Kranenburg	uBzale	32	32	kintex-7-3	James Brakef	941		6		2	227	##	14.7	1.00	1.0	240.9	IX	vhdl	18	core_wb	Y	yes	N	4G	4G	Y	86			32	2009	2017		not all instructions implemented	moved everything to work library		
lvp32	https://opencor...	beta	Alex Kuznetsov	RISC	32	32	zu-3e	James Brakef	948		6	4	2	250	##	v21.1	1.00	2.0	131.9	AI	vhdl	20	lvp32u	top	Y	asm	N	4G	4G	Y	30	256	3	2016	2021	https://lvp32.gith...	register file in block RAM	vendor neutral source code, no div inst		
aeMB	https://opencor...	beta	Shawn Tan	uBzale	32	32	zu-3e	James vivado	997	434	6	3	2	250	##	v21.1	1.00	1.0	250.8	ILX	verilog	7	aeMB_cor	Y	yes	N	4G	4G	Y					2004	2009		not 100% compatible	builds for five fpga boards		
riscv_dark	https://github.c...	beta	Marcelo Samsoniuk	risc-v	32	32	kintex-7-3	Marcelo Sam	1000		6		220	##	v20.1	1.00	1.0	220.0		verilog	4	darksriscv	Y	yes	N	4G	4G	Y	45			32	2018	2021	https://opencore...	written in one night, low line count				
nios2	proprietary		Altera	Nios II	32	32	stratix-3	Altera consi	1020		6	4	33	185	##	14.7	1.00	1.0	176.5	X	vhdl	50			Y	yes	N	4G	4G	Y	30	32	5	2014	2019	http://www.nxlab...	ftg-pt, caches & MMU options	Nios II/f: fastest version, DMIPS adj, 2.15 Core/		
f32c	https://github.c...	beta	Marko zec, vordah	DaVinci/MIPS	32	16	atrix-7-3	zec & vordah	1048		6	1	142	##	14.7	1.00	1.0	135.1	X	B vhd	5	Sweet32	Y	yes	N	4G	4G	Y	26			16	2014	2015		MIPS or RISC-V, no Arduino support	https://www.youtube.com/watch?v=55MzMH			
sweet32	https://github.c...	alpha	Valentin Angelovs	MIPS	32	16	kintex-7-3	James Brakef	1050		6	1	185	##	14.7	1.00	1.0	135.1	X	B vhd	5	Sweet32	Y	yes	N	4G	4G	Y	26			16	2014	2015		targets MACHXO2, no ARMdu				
riscv_fwirisc	https://github.c...	untested	Matthew Balce	risc-v	32	32	lgio2	Matthew Bal	1060		4		20	##		1.00	6.7	2.8	AL	system v	8	fwirisc_fpg	Y	yes	N	4G	4G	Y	45			32	2018	2018	https://opencore...	featherweight entry 2018 RISC-V com	0.15 DMIPS/MHz			

chip	url	opencores	status	author	style	area	area	area	FPGA	report	com	LUTs	Dff	LUT?	mips	bik	F	area	tool	MIPS	clks	KIPS	ven	SOC	src	#src	top	file	doc	tool	flg	flg	flg	max	max	byte	#inst	adr	#	pip	start	last	secondary	web	note	worthy	comments					
sc20	http://www.torvalds.net	proprietary	stable	Brad Eckert	fclone	32	8	virtex-6	Brad Eckert	1977		6					150		1.00	1.00	1.00	75.9	X	proprietary		#src	main	Y	yes	N	4G	4G	Y	32	5	2013	2010									PDF file, Forth Inc.						
mips_fault_tolerant	https://opencore.org	stable	stable	Lazaridis Dimitris	MIPS	32	32	kintex-7	James Brakel	2017		A	4		6	45	##	14.7	1.00	1.00	22.5	X	vhdl	40	main	Y	yes	N	4G	4G	Y	32	5	2013	2013									arithmetic includes fault detection		no external memory port?						
m1_core	https://opencore.org	beta	stable	Fabrizio Fazzino, Albert	MIPS?	32	32	aria-2	James Brakel	2101		A					190	##	q13.1	1.00	1.00	9.6	IX	verilog	9	m1_core	Y	yes	N	4G	4G	Y	32	2007	2012									GCC target?								
oberon_sdram	http://projectorb.org	beta	stable	Nicolas Dumitrache	RISC	32	32	kintex-7	James Brakel	2103					1	104	##	14.7	1.00	1.00	49.5	X	verilog	16	risc5	Y	yes	Y	4G	4G		16	2013	2017									minimalist Wirth, part of Project Oberon		modified to use DRAM, serial mult							
yarvi	https://github.com	beta	stable	Tommy Thorn	risc-v	32	32	kintex-7	James Brakel	2152					6	17	122	##	14.7	1.00	2.0	28.3	X	verilog	3	yarvi_soc	Y	yes	N	4G	4G		32	3	2016									no multiply or divide		simple implementation of RISC-V						
latticecimo32	http://www.lattice.com	stable	stable	Yann Sionmeure, Mich	LM32	32	32	aria-2	James Brakel	2166		A	4		30	149	##	q13.1	0.80	1.00	55.0	LX	verilog	24	lm32_cpu	Y	yes	Y	4G	4G	Y	32	6	2006	2017	https://en.wikipedia.org									optional data & inst caches		Diamond3.10; use lm32 & misc folders					
risccompatible	https://opencore.org	beta	stable	Andreas Soares	RISC	32	32	kintex-7	James Set IO	2167					6	1	145	##	14.7	1.00	3.0	22.3	X	vhdl	12	rimcpat2	Y	yes	N	4G	4G	Y	16	2014													based on RISCO processor by Junqueira & Suzim 1993					
ensilica	http://www.ensilica.com	proprietary	stable	ensilica.com	eSi-3200	32	32	stratic-4	ensilica	2200		A					200		2.00	1.00	181.8	IX	verilog		eSi-3250 Y	Y	yes	N	4G	4G	Y	104	10	2011	2016											verilog source included with license		room for 90 user inst, also as ASIC				
storm_core	https://opencore.org	beta	stable	Stephan Nolting	ARM7	32	32	kintex-7	James Brakel	2312			3		179	##	14.7	1.00	1.00	77.4	IX	vhdl	16	core	Y	yes	N	4G	4G	Y	32	8	2011	2014												Storm Core (ARM7 compatible)		I & D caches not compiled				
ecoz32	https://opencore.org	stable	stable	Hellwing Geisse	RISC	32	32	kintex-7	James Brakel	2339					6	1	160	##	14.7	1.00	1.5	45.5	ILX	Y	verilog	14	cpu	Y	yes	N	512M	256M	Y	61	32	2003	2014	homepages.thm.de													MIPS like, slow mul & div	
arm_russian	https://github.com/QD5I	verified	stable	ruslan	arm	32	32	zu-3e	James LUT RA	2360	4815				200	##	v21.1	1.00	1.00	84.7		system v	6	ARM_Mul	Y	yes	Y	4G	4G	Y	16																"Digital design and computer arch single cycle,					
rsic vanilla	https://github.com	verified	stable	Bern Marshall	risc-v	32	32	artix-7	Bern Marshall	2422							150		1.00	2.0	31.0		verilog	26	frv_cpu_a	Y	yes	N	4G	4G	Y	32	5	2019													"toy" 5 stage RISC-V CPU, implementing the rv32mc					
altium/TSK300	http://techdocs.altium.com	proprietary	stable	Altium	RISC	32	32	spartan-3	Altium	2426		4			4	50		1.00	1.00	20.6		AiLX		proprietary		Y	yes	N	4G	4G	Y	32	5	2019													CR0140.pdf, http://www.altium.com					
plasma	https://github.com	stable	stable	Steve Rhoads	MIPS	32	32	kintex-7	James Brakel	2462					6	3	97	##	14.7	1.00	1.0	39.5	X	vhdl	22	plasma	Y	yes	N	4G	4G	Y	32	2014	2016	http://plasma.cmu.edu													frozen, asm, C, C++, schem, VHDL & Ndefault clock: 50MHz, opt mult/div			
riscv_potato	https://github.com	beta	stable	Kristian Skordal	risc-v	32	32	kintex-7	James Brakel	2467							116	##	14.7	1.00	1.0	47.1	X	B	vhdl	24	pp_core	Y	yes	N	4G	4G	Y	30	32	2014	2020												wide outside use, opencores page has list of related publications			
ucore	https://opencore.org	stable	stable	Whitehill	MIPS	32	32	kintex-7	James Brakel	2469					6	1	231	##	14.7	1.00	1.0	93.5	X	verilog	25	ucore	Y	yes	N	4G	4G	Y	32	6	2005	2010													risc-v interger only, no mult		"rocket-core" version at risc.org	
altor32	https://opencore.org	stable	stable	Altra Embedded	OpenRISC	32	32	kintex-7	James Brakel	2505					6	5	192	##	14.7	1.00	1.0	76.8	ILX	verilog	16	altor32	Y	yes	N	4G	4G	Y	32	2012	2015	https://opencore.org														simplified OpenRISC 1000		
zpuino	http://alvie.com	alpha	stable	Alvaro Lopes	forth	32	8	spartan-3	James Brakel	2547			4		12	126	##	14.7	1.00	4.0	12.3	X	Y	vhdl	16	papilio_pr	Y	yes	N	4G	4G	Y	37																SoC version of modified ZPU			
temlib	http://temlib.org	stable	stable	James Bowman	SPARC	32	32	kintex-7	James Brakel	2579			32		111	##	14.7	1.00	1.0	43.1	X	vhdl	48	mcu_simple	Y	yes	N	4G	4G	Y	20	64	2013	2015														copywrite: experimental use				
11b	http://www.excamer.com	stable	stable	Robert Eady	forth	32	16	kintex-7	James Brakel	2612					6	302	##	14.7	1.00	1.0	115.5	X	verilog	3	j1	Y	forth	N	64K	64K	Y	20	2	2006	2017														uCode inst, dual port block RAM			
riscv_clarvi	https://github.com	stable	stable	Julius Baxter	risc-v	32	32	aria-2	James Brakel	2616		A			178	##	q18.0	1.00	1.0	68.2	X	B	system v	7	clarvi	Y	yes	N	4G	4G	Y	32	6	2016	2017	https://www.cl.cam.ac.uk														educational simple RISC-V implement		
mor1kx	https://github.com	stable	stable	Julius Baxter	OpenRISC	32	32	kintex-7	James Brakel	2718			3		3	217	##	14.7	1.00	1.0	80.0		verilog	48	mor1kx	Y	yes	N	4G	4G	Y	32	6	2012	2021	https://www.youtubetube.com														lists of configuration parameters		
mais	https://github.com	stable	stable	Rene Dos	MIPS	32	32	kintex-7	James Brakel	2760					6	4	5	245	##	14.7	1.00	1.0	88.7	X	vhdl	22	MAIS_soc	Y	yes	N	4G	4G	Y	32	5	2013	2013													doesn't make use of block RAM RTL		
s6soc	https://opencore.org	stable	stable	Dan Gisselquist	RISC	32	32	spartan-6	James Brakel	2820			1		10	133	##	14.7	1.00	1.0	47.3	X	Y	verilog	31	toplevel	Y	yes	N	4G	4G	Y	20	16	5	2015													license req'd for commercial use			
armv4_uarch	https://github.com/grantwilk	ARM9	32	max10	Grant Wilk	2860									50	##	q18.0	1.00	1.0	37.5	A	vhdl	18	aarch	Y	yes	N	4G	4G	Y	16																	custom uarch for the ARMv4 ISA on i				
dix_chacha	https://github.com	stable	stable	Alessandro Di Chiara	DLX	32	32	kintex-7	James Brakel	2915					6	90	##	14.7	1.00	1.0	10.9	X	vhdl	32	a-dix	Y	yes	N	4G	4G	Y	32	5	2017	2017														Course project, no RTL comments, VHDL via instructor?			
leon3	http://www.gaisler.com	stable	stable	Jiri Gaisler, Jan Anders	SPARC	32	32	kintex-7	Jiri Gaisler	2920					6	183	##	1.00	1.00	1.0	62.7	AiLX	Y	vhdl	100n	leon3x	Y	yes	Y	4G	4G	Y	64	7	2003	2021	https://www.wikipedia.org														customized for "50 FPGA boards, xls with utilization for all targets	
minimips	https://opencore.org	stable	stable	Samuel Hanguet	RISC	32	32	kintex-7	James Brakel	2939			8		118	##	14.7	1.00	1.0	40.1	X	Y	vhdl	12	minimips	Y	yes	N	4G	4G	Y	32	5	2004	2018														based on MIPS I			
myforthproccos	https://opencore.org	stable	stable	Gerhard Hohner	forth	32	8	SP-kintex	James Brakel	2959					6	223	##	14.7	1.00	1.0	75.3	X	vhdl	58	mycpu	Y	yes	N	64M	64M	Y	96																DPANS'94 32-bit Forth, masters thes				
octagon	https://opencore.org	beta	stable	Jon Pry	MIPS	32	32	kintex-7	James Brakel	3021			4		9	333	##	14.7	1.00	1.0	110.2	X	vhdl	46	octagon	asm	Y	yes	N	4G	4G	Y	32	2015	2015	https://github.com														8 thread barrel processor, largely MIPS compatible		
vscalc	https://github.com	stable	UC Berkeley	risc-v	32	32	kintex-7	James Brakel	3072						6	127	##	14.7	1.00	1.0	41.2	X	verilog	23	vscalc_core	Y	yes	N	4G	4G	Y	32	4	2010	2017														25.15 Whetstones			
grisc32	https://github.com	alpha	stable	Viacheslav	RISC	32	32	aria-2	James Brakel	3075		A	4		144	##	q13.1	1.00	1.0	46.9	X	system v	8	grisc32	Y	yes	N	4G	4G	Y	32	4	2010	2011														risc-v RV32IM vscalc processor, depre				
amber	https://opencore.org	stable	Conor Santifort	ARM7	32	32	zu-3e	James Brakel	3105	1857					10	168	##	v21.1	0.75	1.00	40.7	ILX	verilog	25	a23_core	Y	yes	N	4G	4G	Y	80	16	3	2010	2017	https://en.wikipedia.org														no MMU, shared cache	
moxielite	https://opencore.org	stable	Anthony Green	RISC	32	32	kintex-7	James Brakel	3159			3			3	152	##	14.7	1.00	1.0	48.0	X	vhdl	11	moxielite_wb	Y	yes	N	4G	4G	Y	16	2009	2017	https://github.com/atgreen/moxie-core																	Series of 16 tutorials on uP design, w
riscv_rpu	https://opencore.org	untested	Colin Riley	risc-v	32	32	artix-7	Colin Riley	3291			6	12		1	100	##	14.7	1.00	1.0	30.4		vhdl	14	core	Y	yes	N	4G	4G	Y	32	2015	2020	https://github.com/robfinch/Cores																	no longer supported, see mor1kx
or1k	https://github.com	stable	Julius Baxter, Stefan K	OpenRISC	32	32	kintex-7	James Brakel	3299			6	3		3	189	##	14.7	1.00	1.0	57.3																															

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst #	FPGA	report ter	com ents	LUTs ALUT	Diff	LUT? mults	bik ram	F max	data type	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc type	tool chai	flg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e len	start year	last revis	secondary web link	note worthy	comments		
opc.opc8cpu	https://github.com/beta	alpha	revaldinho	RISC	24	24	kintex-7-3	James	no tes	516	6			323	##	14.7	0.80	2.0	250.1	X	verilog	1	opc8cpu	Y	asm	N	N	16M	16M	N	32	4	16	2017	2019	https://revaldinho.github.io	OPC8 24bit, based on OPCSLs, more single pipe stage, passes simulation	see hackaday One Page Computing Challenge	
rois	https://opencore.org	stable	Bruce R. Land	RISC	24	24	zu-2e	James	no blk	627	6			382	##	14.7	0.83	1.0	507.1	X	vhdl	2	rois24	24min	N	N	16M	16M	N	30	64	1	2016	2017			24-bit word operations only		
ep24e		stable	C.H. Ting	forth	24	6	kintex-7-3	James	substit	1020	6			3	167	##	14.7	0.83	1.0	135.6	X	vhdl	1	ep24e	Y	asm	N	N	4K	4K	27		2002	2002			room for 37 additional op-codes		
p24e		stable	C.H. Ting	forth	24	6	spartan-3	James	Brakef	1175	4	16	51	##	14.7	0.83	1.0	36.0	X	vhdl	1	p24c	Y	asm	N	N	2K	2K	28				2000	2000			part of Eforth?		
24bit_up	https://github.com/beta	alpha	Harshal Mittal	RISC	24	24	zu-3e	James	area o	3535	2166	6	1	187	##	v21.1	0.80	1.0	42.2	X	verilog	17	processor		N	16M	16M	N	17	32		2019	2019			basic 24-bit RISC, course work			
kraken16	https://people.ece.cornell.edu	stable	Bruce R. Land	RISC	18	18	kintex-7-3	James	Brakef	281	6			1	278	##	14.7	0.67	1.0	662.3	X	verilog	1	DE2_TOPN	Y	asm	N	N	256	256	N	22	16		2008		https://people.ece.cornell.edu	Cornell course material	
spartanMC	http://www.spartanmc.com	stable	Falk Hassler	RISC	18	18	kintex-7-3	James	Brakef	853	6	1	2	120	##	14.7	0.67	1.0	94.6	X	Y	verilog	38	spartanmc	Y	asm	N	N					2012	2014			SPARC like register windows		
pdp1	https://opencore.org	alpha	Yann Vernier	PDP1	18	18	spartan-3	James	Brakef	1390	4	6	138	##	14.7	0.50	10.0	5.0	X	vhdl	15	top	Y	yes	N	N	4K	4K	Y	28		2011	2017	http://pdp-1.com	PDP-1 descended from MIT TX-0	uses Minimal UART from opencores			
chad	https://github.com/bradley	stable	Brad Eckert	forth	18	18	zu-3e	James	vivado	2196	2211	6	5	250	##	v21.1	0.80	1.0	91.1	XIML	verilog	33	mcu_arty	Y	yes	N	64K	64K	N	23	16		2021				verilog, f & c code; fpga project files		
hamblen_scom	http://hamblen.com	stable	James O. Hamblen	accum	16	16	cyclone-1	James	altera	80	4			1	204	##	q18.0	0.67	2.0	852.7	I	verilog	1	scom		N	256	256	N	4			2008		http://hamblen.com	from Hamblen 2008 "Rapid prototyping"	tiny edu, high IO count		
leros	https://opencore.org	stable	Martin Schoeberl	accum	16	16	spartan-6	Martin Schoeberl	112	6			1	182			0.67	1.0	1089	IX	vhdl	5	leros	Y	yes	N	Y	256	64K	N	64	32	2	2008	2020	https://github.com/leros	256 word data RAM, PIC like	short LUT inst ROM	
Lutiac		custom	David Galloway, David	reg	16	NA	stratix-4	David Galloway	140	A	4			198			0.67	1.0	947.6	I	vhdl & verilog				N	64K	64K	N	64	32	3	2010			Talks at Un. Toronto	synthesis maps PC into ucode			
streamer16	http://www.ultralogic.com	stable	Myron Plichota	forth	16	3	kintex-7-3	James	Brakef	143	6			417	##	14.7	0.20	1.2	485.6	X	vhdl	8	streamer	Y	yes	N	64K	64K	N	8	2		2001	2001	http://www3.symyx.com	MIPS/inst reduced	2nd web adr non-functional		
minicpu16	https://github.com/Steve	stable	Michael Morris	stack	16	8	kintex-7-3	James	Brakef	147	6			741	##	14.7	0.67	28.0	120.6	X	verilog	2	both	Y	N	N				33			2012	2013			separate source for each CPLD chip, fits (2) XC9500 CPLD		
pumpkin	https://github.com/Steve	stable	Steve Tal	accum	16	16	zu-3e	James	Brakef	166	67	6		625	##	v21.2	0.67	2.0	126.1	X	vhdl	6	hello_wor	Y	asm	N	4K	4K	N	14			2020				scalable, 16-bit, 16 instruction soft CF		
verilog-harvard	https://github.com/jaywc	stable	Jae-Won Chung	RISC	16	16	zu-3e	James	multi01	171	6			625	##	v21.1	0.67	1.0	139.9	X	verilog	5	cpu01	Y	N	N	####	####	N	23	4		2019	2019			multi-driven nets		
opc.opc3cpu	https://github.com/beta	stable	revaldinho	accum	16	16	kintex-7-3	James	reduc	174	6			526	##	14.7	0.30	4.0	226.9	X	verilog	2	opc3cpu	Y	asm	N	64K	64K	N	13	3		2017	2019	https://revaldinho.github.io	OPC3 16-bit OPC1, for XC95144 CPLD	see hackaday One Page Computing Challenge		
misc16	https://github.com/Steve	stable	Steve Tal	accum	16	16	zu-3e	James	Brakef	197	78	6		500	##	v21.2	0.22	1.0	558.4	X	B	vhdl	1	misc	Y	yes	N	64K	64K	N	10			2021				16-bit minimal CPU which only has a single instruction "mov"	
micro16b	http://members.fsn.be	beta	John Kent	accum	16	16	kintex-7-3	James	Brakef	205	6			434	##	14.7	0.33	2.0	349.0	X	vhdl	1	u16bcpu	Y	asm	N	64K	4K	Y	8			2002	2008	http://members.fsn.be	very limited inst set	MIPS/clk adj'd, 2 clks/inst		
ncore	https://opencore.org	alpha	Stefan Istvan	accum	16	16	kintex-7-3	James	Brakef	223	6			105	##	14.7	0.67	1.0	316.3	X	verilog	3	nCore	Y	N	128K	64K	N	16	16			2006	2018			This is a little-like processor core		
jr1	http://www.excamera.com	stable	James Bowman	forth	16	16	zu-2e	James	area o	253	6			1	336	##	v20.1	0.80	1.0	106.1	X	vhdl	1	j1	Y	forth	N	64K	64K	N	20		2	2006	2015	https://github.com/excamera	uCode inst, dual port block RAM	16 deep data & return stacks	
xr16		stable	Jan Gray	RISC	16	16	kintex-7-3	James	Brakef	273	6			263	##	14.7	0.67	1.0	644.8	X	verilog	4	xr16	Y	N	64K	64K	N				16		1999	2001			handcrafted instruction set	
opc.opc5cpu	https://github.com/beta	stable	revaldinho	RISC	16	16	kintex-7-3	James	reduc	273	6			294	##	14.7	0.40	3.0	143.6	X	verilog	7	opc5cpu	Y	asm	N	64K	64K	N	15	4	16	2017	2019	https://revaldinho.github.io	OPCS RR inst, ISA similar to OPC1	see hackaday One Page Computing Challenge		
msi16		beta	Philip Leong, Tsang, Le	forth	4	4	kintex-7-3	James	Brakef	303	6			256	##	14.7	0.67	1.0	566.4	X	vhdl	13	cpu	Y	asm	N	256			16			2001				CPLD prototype		
mc86	http://www.microware.com	stable	Ted Fried	x86	16	16	kintex-7-3	Ted Fried	308	6	4			180			0.67	20.0	19.6	X	proprietary			Y	yes	N	1M	1M	Y				2016		http://www.embedded.com	microcoded, meets original 8088 timing @ 100MHz			
IDEA		alpha	Hui Yan Cheah et al	RISC	16	32	virtex-6	Liu ChiUnabale	321	6	1	2	405			13.2	0.67	1.0	845.3	X	verilog	22	cpu_top	Y	yes	N	Y	64K	64K	N	24	32	9	2011	2016	https://github.com/IDEA	The IDEA DSP Block uses DSP slice in barrel mode for ALU	from GitHub, rg'd NOPs lower actual results	
verilog-65C02	https://github.com/DTF	alpha	Arlot Ottens	6502	16	16	zu-3e	James	vivado	327	98	6		370	##	v21.1	0.33	3.0	124.6	X	verilog	26	cpu_top	yes	N	64K	64K	Y						2011	2021	https://github.com/DTF	rewritten for 6LUTs, spartan6 version has block		
dspsu16	http://www.dspu16.com	stable	Santiago de Pablo	DSP	16	16	kintex-7-3	James	Brakef	332	6			317	##	14.7	0.67	1.0	640.7	X	verilog	1	dspsu16	asm	N	Y	256	4K	N	40	16		2001	2004	http://www.1-core.com	16 bit data memory, 24 bit regs	broken web link		
cpu16	http://www.ultralogic.com	stable	C.H. Ting	forth	16	5	kintex-7-3	James	Brakef	347	6			364	##	14.7	0.67	1.0	702.1	X	vhdl	1	cpu16		N	64K	64K	N	28					2000	2000			P16 in VHDL	
risc_core_i	https://opencore.org	planning	Manuel Imhof	RISC	16	16	kintex-7-3	James	Brakef	349	6	1	526	##	14.7	0.67	3.0	336.8	X	B	vhdl	13	CPU	Y	asm	N	1K	1K				8	4	2001	2009			Harvard arch, thesis project	
xucpu	https://opencore.org	alpha	Jurgen Defurne	RISC	16	16	spartan-6	James	Brakef	356	6			187	##	14.7	1.00	1.0	524.8	X	Y	vhdl	25	system_4k		N		4K	4K					2015	2017			Experimental Unstable CPU	
g16b		beta	C.H. Ting	forth	16	5	kintex-7-3	James	case g	367	6			355	##	14.7	0.67	1.0	648.1	X	vhdl	1	cpu16	Y	asm	N	64K	64K	N	28			2000				part of Eforth?		
fpga4_mips16	http://www.fpga4.com	stable	Van Loi Le	RISC	16	16	kintex-7-3	James	Brakef	369	6			200	##	14.7	0.67	1.0	363.1	X	verilog	8	mips_16		N	65K	65K	Y	13	8			2017	2017			educational, no block RAM inferred		
alwcpu	https://opencore.org	alpha	Andreas Hilvarsson	RISC	16	16	kintex-7-3	James	Brakef	377	6			194	##	14.7	0.67	1.0	344.5	ILX	vhdl	7	top_ome	N	N	64K	64K	Y				16		2009	2010			lightweight CPU	
opc.opc5lscpu	https://github.com/beta	stable	revaldinho	RISC	16	16	kintex-7-3	James	Brakef	383	6			247	##	14.7	0.67	3.0	144.0	X	verilog	2	opc5lscpu	Y	asm	N	64K	64K	N	18	4	16	2017	2019	https://revaldinho.github.io	OPCSLs OPC5 with predicate inst	see hackaday One Page Computing Challenge		
neo430	https://opencore.org	alpha	Stephan Nolting	MSP430	16	16	virtex-6	Stephan Nolting	402	6	2	204	##	14.7	0.67	8.0	42.5	IX	vhdl	19	neo430	Y	yes	N	28K	32K	Y	N			2015	2021	https://github.com/neo430	website has detailed resource utilization	minimal configuration				
minicpu16	http://www.cs.fhnw.ch	stable	Hirotsugu Nakano	stack	16	5	kintex-7-3	James	lots of	433	6	1	1	128	##	14.7	0.33	1.0	97.7	X	verilog	7	minicpu	Y	yes	N	4K	4K	N	26			2018	2021			same as tiny-cpu		
pancake	https://people.ece.cornell.edu	stable	Bruce Land	stack	16	5	kintex-7-3	James	bypass	441	6	1	1	128	##	14.7	0.67	1.0	194.8	X	verilog	7	de2_minicpu	Y	yes	N	4K	4K	N	31			2010	2014	http://www.cs.cornell.edu	The Pancake Stack Machine derived from msp430 subset with 8-bit alu	Cornell ECE5760		
s430	https://www.p-r.com	stable	Paul Taylor	MSP430	16	16	artix-7	Paul Taylor	449	6				100			0.67	9.0	16.6		vhdl	1	s430		N	64K	64K	Y				2019	2019			msp430 subset with 8-bit alu			
opc.opc6cpu	https://github.com/beta	stable	revaldinho	RISC	16	16	kintex-7-3	James	Brakef	450	6			222	##	14.7	0.67	2.0	165.4	X	verilog	2	opc6cpu	Y	asm	N	64K	64K	N	27	4	16	2017	2019	https://revaldinho.github.io	OPC6 based on OPCSLs, more inst	see hackaday One Page Computing Challenge		
sayeh_process	https://opencore.org	stable	Alireza Haghdoust, Arr	RISC	16	8	kintex-7-3	James	Brakef	479																													

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst #	FGPA	repor ter	com ents	LUTs ALUT	DFF ?	mults	bik ram	F max	tag	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chai	fltg pt	max data	max inst	max addr	# inst	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments	
bobcat	https://opencor	beta	Stan Drey	DSP	16	24	kintex-7-3	James Brakef	1622	6	1	107	##	14.7	0.67	1.0	44.0	X	vhdl	30	bobcat_cd	Y	N	64K	64K	Y							1998	2000			dead web links		
msp430_vhdl	https://opencor	beta	Peter Szabo	MSP430	16	16	kintex-7-3	James Brakef	1735	6		127	##	14.7	0.67	2.0	24.5	IX	vhdl	9	cpu	Y	yes	N	64K	64K	Y			16			2014	2017		Comprehensive verification was not	complies on cyclone II		
s80186	https://github.c	stable	Jamie Iles	x86	16	8	cyclone-V	Jamie Iles	1750	A		60				0.67	2.0	11.5	I	system	50	core	Y	N	1M	1M	Y						2017	2021	https://www.iam	80186 binary compatible core	implementing the full 80186 ISA		
c16	https://github.c	stable	Jasuermann	C	16	8	spartan-3	James Brakef	1751	A		16	57	##	14.7	0.33	1.0	10.7	X	vhdl	22	Board_cpmi	Y	N	64K	64K	Y			5			2003	2012		8080 derivative, optional UART, 8-bit	xiilinx 4K RAM primitives		
dme	https://github.c	stable	ErwinM	RISC	16	16	kintex-7-3	James Brakef	1755	6		53	##	14.7	0.67	1.0	20.4	X	verilog	49	cpu	Y	yes	N	64K	64K	Y	40		8			2016	2017		based on magic-16	computer & computer2 net dsngns: no outputs		
w11	https://opencor	alpha	Walter Mueller	PDP11	16	16	kintex-7-3	James Brakef	1760	6	1	1	147	##	14.7	0.67	2.0	28.0	X	Y	vhdl	118	pdp11_co	Y	yes	N	4M	4M	Y	70	13	8			2010	2019	https://github.c	Boots UNIX, has MMU & cache, retro	PDP-11/70 CPU core and SoC
marca	https://opencor	stable	Wolfgang Pufftsch	RISC	16	16	arria-2	James Brakef	1763	A		22	157	##	q13.1	0.67	6.0	10.0	I	vhdl	40	marca	Y	N	8K	16K	Y	75	16	4			2007	2009		serial multiply & divide	clks/inst is approx		
forth_cpu/h2	https://opencor	stable	Richard Howe	forth	16	16	kintex-7-3	James Brakef	1858	6	9	149	##	14.7	0.67	1.0	53.8	X	Y	vhdl	11	top	Y	N	64K	64K	Y	25					2017	2020	https://github.c	H2 Forth SoC, VHDL reads *.hex & *.i	derived from J1, hex & bin files in 2/16/2018 t		
sub86	https://opencor	alpha	Jose Risetto	x86	16	8	kintex-7-3	James Brakef	1916	6		172	##	14.7	0.67	3.0	20.1	X	verilog	1	sub86	Y	yes	N	64K	64K	Y			7			2012	2013		very small x86 subset core	no segment registers, limited op-codes		
next186	https://opencor	stable	Nicolae Dumitrache	x86	16	8	arria-2	James Brakef	1966	A	2	77	##	q13.1	0.67	2.0	13.1	IX	verilog	4	Next186	Y	yes	N	1M	1M	Y						2012	2013		boots DOS			
jop	https://opencor	stable	Martin Schoeberl et al	forth	16	16	cyclone-1	Martin Schoe	2000	4		100		q10.0	0.67	1.0	33.5	I	vhdl	11	core	Y	yes	N	256K	256K							2004	2014	https://github.c	java app builds some source code files			
oc54x	https://opencor	beta	Richard Herveille	DSP	16	16	kintex-7-3	James Brakef	2225	6	1	180	##	14.7	0.67	1.0	54.1	X	verilog	10	oc54_cpu	Y	yes	N	Y	64K	64K							2002	2009		40-bit accumulator, barrel shifter		
tg68	https://opencor	stable	Tobias Gubener	68000	16	16	kintex-7-3	James Brakef	2331	6		44	##	14.7	0.67	4.0	3.2	X	vhdl	2	TG68_fast	Y	yes	N	4G	4G	Y			16			2007	2012		TG68 - execute 68000 Code	for use with Minimig		
k68	https://opencor	alpha	Shawn Tan	68000	16	16	kintex-7-3	James Brakef	2392	6		24	##	14.7	0.67	4.0	1.7	X	verilog	15	k68_cpu	Y	yes	N	4K	4G	Y			16			2003	2009		68K binary compatible			
pdp11-34veril	http://www.heeltoe.c	stable	Brad Parker	PDP11	16	16	arria-2	James Brakef	2532	A		126	##	q13.1	0.67	2.0	16.7	IX	Y	verilog	24	pdp11	Y	yes	N	64K	64K	Y	70	13	8			2009			boots & runs RT-11, EIS inst & MMU		
pop11-40	http://www.ip-simulation	stable	Naohiko Shimizu	PDP11	16	16	ep1K	Naohiko Shim	2687	4		20	##			0.67	2.0	2.5	I	NSL	17	top	Y	yes	N	64K	64K	Y	70	13	8			2009		www.ip-arch.jp/in	Boots UNIX	various papers, no verilog or vhdl	
xgate	https://opencor	alpha	Robert Hayes	RISC	16	16	kintex-7-3	James Brakef	2778	6		159	##	14.7	0.67	1.0	38.3	X	verilog	7	xgate_top	Y	N						42	16			2009	2013		high pin count	FreeScale XGATE co-processor compatible		
s4pu	https://baioac.github.io/pc	stable	Gabriel de Sant'Anna	forth	16	16	cyclone2	Gabriel de Sa	3306	1622	A		86	50	##	q13.1	0.67	1.0	10.1	I	vhdl	17	s4pu	Y	asm	N	64K	64K	Y	32					2017	2020	https://gitlab.com/baioac/s4pu	uses microcode, instruction prefetch	buffer
ao68000	https://opencor	beta	Aleksander Osman	68000	16	16	arria-2	James Brakef	3479	A		6	169	##	q13.1	0.67	4.0	8.1	I	Y	verilog	1	ao68000	pm	yes	N	4G	4G	Y						2010	2012	https://github.c	equivalent to 80186, boots MS-DOS	Zet The x86 (IA-32) open implementation
zet86	https://opencor	alpha	Zeus Marmolejo	x86	16	8	kintex-7-3	James Brakef	3642	6	1	68	##	14.7	0.67	2.0	6.2	X	verilog	32	fgga_zet	Y	yes	N	1M	1M	Y						2008	2018	https://github.c	8-bit memory data, e.g. 8088			
rtf8088	https://opencor	planning	Robert Finch	x86	16	8	kintex-7-3	James Brakef	4514	6	4	174	##	14.7	0.67	3.0	8.6	X	verilog	57	rtf8088	Y	yes	N	1M	1M	Y						2012	2013	https://github.c				
v1_coldfire	https://www.silv	proprietary	IPextreme	68000	16	16	cyclone-3	freescalc	5000	4		80				0.89	1.0	14.2	I	verilog			Y	yes	N	4G	4G	Y			16			2008		https://www.silva	free for Altera	3500 LUTs on Stratix-III	
pdp2011	http://pdp2011.s	stable	Sytse van Slooten	PDP11	16	16	kintex-7-3	James Brakef	5060	6	1	205	##	14.7	0.67	2.0	13.6	IX	Y	vhdl	3	cpu	Y	yes	N	64K	64K	Y	70	13	8			2008	2019	http://pdp2011.s	SoC, build files for A&X boards	complete impl including orig IO devices	
stack_machine	http://people.ee	stable	Bruce R. Land	forth	16	5	cyclone1K	James Brakef	5101	A	6	29	66	##	q18.0	0.67	0.3	25.9	X	verilog	9	VGA_sram	Y	asm	N	64K	4K	N						2009	2011	http://people.ee	(3) uP cores, Cornell course material	VGA output, uses Nakano's tiny cpu	
aap	https://github.c	stable	Simon Cook	RISC	16	16	arria-2	James Brakef	7193	A		393	##	q18.0	0.67	1.0	36.6	I	verilog	7	pd01800	Y	yes	N	64K	16M	Y			64			2015	2016	http://www.embe	includes Altera project	4 to 64 reg. 24-bit pc, no status reg		
suska-III	http://www.exp	beta	Wolfgang Forster	68000	16	16	arria-2	James Brakef	7388	A		55	##	q13.1	0.67	4.0	1.3	I	vhdl	11	wf68000	pm	yes	N	4G	4G	Y			16			2003	2013		for use as an Atari ST			
aoocs	https://github.c	beta	Aleksander Osman	68000	16	16	arria-2	James Brakef	17852	A	2	43	57	##	q18.0	0.67	4.0	0.5	I	Y	verilog	22	aoOCS	pm	yes	N	4G	4G	Y						2010	2011		uses ao68000 core, Amiga chip set	Wishbone Amiga OCS SoC
acc	https://github.c	stable	Juan Gonzalez-Gomez	accum	15	15	kintex-7-3	James rom &	88	6	1	227	##	14.7	0.67	2.0	865.2	IX	verilog	1	acc2	Y	yes	N			4K						2016	2016	https://github.c	26 chptr course using Apollo Commat	?why LUT count different from agcnorm		
agcnorm	https://opencor	beta	Dave Roberts	accum	15	15	spartan-3	James Brakef	3732	4	2	20	##	14.7	0.66	1.0	3.5	X	vhdl	5	AGC_Y	Y	N	Y	4K	72K	N	11		1			1962	2012	http://klabs.org/h	Apollo Guidance Computer via 3-input NOR gate emulation			
wb4pb	https://opencor	stable	Stefan Fischer	picoBlaze	13	13	spartan-3	Stefan Fische	309	4		1	102	##	14.7	0.33	3.0	36.2	X	Y	vhdl or v	14	picoBlaze_wb_uart	Y										2010	2013	https://en.wikipe	software add-on for picoBlazeSoftware	kcpms3 only works for Spartan 3	
cardiac	https://opencor	mature	Al Williams	accum	13	12	spartan-3	James Brakef	557	4		71	##	14.7	0.30	1.0	38.5	X	verilog	16	vtach	Y	asm	N	100	100	N	10					2013	2019	https://www.cs.d	CARDboard illustrative Aid to Comput	3 digit BCD arithmetic		
usimplez	https://opencor	stable	Pablo Salvedo et al	accum	12	12	stratix-2	Pablo Salvade	48	4		134		q9.1	0.17	2.0	237.9	I	vhdl	3	usimplez_cpu	N		N	512	512		8					2011		http://www.gti.d	part of university course, simplez+4 has an index register			
pdp8verilog	http://www.heeltoe.c	stable	Brad Parker	PDP8	12	12	kintex-7-3	James Brakef	505	6		366	##	14.7	0.50	2.0	181.3	X	verilog	18	pdp8	Y	yes	N	32K	32K	Y			8			2005	2010		boots & runs T55/8 & Basic			
the12X_12uP	https://github.c	alpha	James Brakefield	stack/acc	12	12	kintex-7-3	James Brakef	972	6	1	1	123	##	14.7	0.50	1.0	63.3	X	vhdl	2	the12x_12	Y	Y	N	4K	4K	N	54	64	1			2015			comb stack/accumulator design	load/store arch, not optimized	
pdp81	https://github.c	beta	Ian Schofield	PDP8	12	12	cyclone-3	James Brakef	1088	A	48	63	##	q13.1	0.50	2.0	14.4	I	vhdl	11	top	Y	yes	N	4K	4K							2013	2013		Minimal PDP8/8 Implementation with	4K disk monitor system		
pdp8	https://github.c	stable	Joe Manojlovic, Rob	PDP8	12	12	kintex-7-3	James Brakef	1219	6	1	183	##	14.7	0.50	2.0	37.5	X	Y	vhdl	55	cpu	Y	yes	N	32K	32K							2012	2016		PDP-8 Processor Core and System	Boots OS/8, runs apps, several variants	
eric5	http://www.ent	proprietary	Thomas Entner	forth	9	8	cyclone-4	entner-electr	110	4	opt	60				0.42	1.0	229.1	I	proprietary													2005	2011		25 MIPS: ERIC5xs, ERIC5Q			
mcpu	https://opencor	stable	Tim Boscke	accum	8	8	spartan-6	James Brakef	41	6		384	##	14.7	0.08	1.0	749.0	X	vhdl	1	tb02cpu2	Y	asm	N	64	64	Y	4					2007	2018	https://github.c	MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst		
sap	https://opencor	stable	Ahmed Shahein	accum	8	8	kintex-7-3	James no LUT	48	6		200	##	14.7	0.10	4.0	104.2	X	vhdl	15	mp_struct	N		N	16	16	Y	5					2012	2017	https://shirishkloir	Simple as Possible Computer from M	https://www.youtube.com/watch?v=prpyEFxZ		
lirisc	https://opencor	stable	Li Wu	accum	8	12	arria-2	James Brakef	88	A		230	##	q13.1	0.17	1.0	44.6	I	verilog	9	risc_core	asm	N	Y	256	2K	Y	16					2008	2009		ClarIRISC simplified PIC, 4 reg rtn stack	absolute addressing only, lowered MIPS/clk		
opc.opccpu																																							

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst type	FPGA	report ter	com ents	LUTs ALUT	Diff	LUT?	mults	bik ram	F max	data type	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chai	flg pt	max data	max inst	# byte adrs	adr mod	# reg	pp e	start year	last revis	secondary web link	note worthy	comments				
popcorn	http://www.fpg	stable	Jeung Jon Lee	accum	8	8x	kintex-7-3	James Brakef	267	6					297	##	14.7	0.33	1.0	428.4	X	verilog	4	pc processor	Y	N	64K	64K	Y	43			1998	2000		small 8 bit uP					
mcu8	https://opencor	alpha	Dimo Pepelyashev	accum	8	8	kintex-7-3	James Brakef	274	6					349	##	14.7	0.33	1.0	360.1	X	vhdl	16	processor	Y	asm	N	256	256	Y	17			2008	2009		asm, simulated, builds?				
minicpu_morri	https://github.com/Morri	stable	Michael Morris	6502	8	8	spartan-6	Michael Morri	276	6					104	##	14.7	0.33	2.0	62.2	X	verilog	15	minicpu.c	Y	N	64K	64K	Y	31			2017			simplified 6502, see m65C02a	RE: 8-bit CPU challenge of Arlet Ottens				
dmpic	https://opencor	stable	Ron Chapman	forth	8	8	kintex-7-3	James Brakef	297	6					192	##	14.7	0.33	1.0	213.2	X	vhdl	25	DataFlow	Y							2003	2009		8-bit, generates a custom VHDL state machine, compiler is in Forth						
pt13	http://www.sing	stable	Daniel Ogilvie	accum	8	8	kintex-7-3	James Brakef	301	6					357	##	14.7	0.33	3.0	130.5		verilog	1	pt13	Y	asm	N	Y	64K	8K	Y	40	3		2011	2018	https://www.edn	PT13 is optimized to be completely micro-coded & register updates, minimal ISA			
mc51	http://www.sing	stable	Ted Fried	8051	8	8	artix-7-3	Ted Fried	312	6			2	180				0.33	8.0	23.8	X	proprietary		Y	asm	N	N	64K	64K	Y				2016			micro-coded				
bytemachine	https://github.c	mature	Copperdragon	forth	8	8	kintex-7-3	James Brakef	319	6					120	##	14.7	0.33	2.0	129.3	IX	vhdl	7	bytemachine	Y	N	N	4K	Y	30			2016	2017		top is Altera schematic	results are for 2016 bare core				
pic_coonan		alpha	Tom Coonan	PIC16	8	14	kintex-7-3	James Brakef	328	6					165	##	14.7	0.33	1.0	169.1	X	verilog	7	piccpu	Y	yes	N	Y	256	4K	Y				1999			risc8 by Tom Coonan also a PIC uP			
free_risc8	https://web.archive	stable	Thomas Coonan	PIC16	8	14	kintex-7-3	James Brakef	355	6					142	##	14.7	0.33	1.0	132.2	X	verilog	8	cpu	Y	yes	N	Y	256	4K	Y				2002	2011	https://web.archive.org/web/20120309123835/http://www.mindspring.com/~tcoonan/index.html				
risc8	https://web.archive	stable	Tom Coonan	PIC16	8	12	kintex-7-3	James Brakef	355	6					154	##	14.7	0.33	2.0	71.5	X	verilog	8	cpu	Y	yes	N	Y	256	2K	Y				1999	1999	https://github.com	excellent HTML doc	directory contains derivative design by another		
classy_core_17	https://github.com/classy	stable	Andreas Schweizer	AVR	8	16	spartan-3	Andreas Schw	358	4					164	##	14.7	0.33	1.0	151.2		vhdl	8	top	Y	yes	N	64K	128K	Y	72	32		2019		https://blog.classy	adjust to some custom logic	Implementing a CPU in VHDL parts 1..3			
erp	https://opencor	stable	Shahzadjik	RISC	8	16	spartan-3	James Brakef	366	4	1	1	70	##	14.7	0.33	1.0	63.5	X	verilog	1	ERPVerilog	Y	yes	N	Y	256	4K	Y				2004	2014		two report PDFs & one Verilog file					
risc16f84	https://opencor	stable	John Clayton	PIC16	8	14	kintex-7-3	James Brakef	375	6					392	##	14.7	0.33	2.0	172.5	IX	verilog	1	risc16f84	Y	yes	N	Y	256	4K	Y				2002	2018		derived from CQPIC by Sumio Morioka	other variants with RTL		
p16c5x	https://opencor	mature	Michael Morris	PIC16	8	14	kintex-7-3	James Brakef	378	6					252	##	14.7	0.33	1.0	220.2	IX	verilog	3	P16C5x	Y	yes	N	Y	256	4K	Y				2013	2014					
bfcpu	http://www.clif	stable	Clifford Wolf	Turing	8	3	zu-3e	James vivado	387	6					500	##	v21.1	0.02	4.0	6.5	X	B	vhdl	4	cw6671	Y	yes	N	N	64K	64K	Y	8			2003	2003	https://en.wikipe	no accum, data pointer and brackets	internal 1-byte data cache doubles performanc	
gummut	http://digitaldes	stable	Peter Ashenden	RISC	8	18	kintex-7-3	James Brakef	388	6					259	##	14.7	0.33	1.0	220.7	IX	verilog	6	gummut-re	Y	asm	N	Y	256	4K	Y			8	2007			see Digital Design: An Embedded Systems Approach Using VHDL			
8bit-verilog_mcu		stable	Josh Friend	accum	8	8	zu-2e	James timing	392	6			1	500	##	v20.1	0.33	2.0	210.5	X	verilog	11	cpu	Y	yes	N	Y	512	512	Y	16			2012	2012		for class project, small data stack	PB clock, students to add features			
pp16	https://opencor	stable	Daniel Wallner	PIC16	8	14	kintex-7-3	James missin	409	6					238	##	14.7	0.33	1.0	192.1	X	vhdl	10	P16C55	Y	yes	N	Y	256	4K	Y				2002	2009		both 16C55 & 16F84			
altium/TSK165	http://techdocs	proprietary	Altium	PIC16	8	12	spartan-3	Altium	416	4					50			0.33	2.0	198	AIIX	proprietary		Y	yes	N	Y	256	4K	Y				2004	2017		frozen, asm, C, C++, schem, VHDL & UoS Educational Processor	default clock speed is 50MHz			
uos	https://opencor	mature	Daniel Roggen	accum	8	16	kintex-7-3	James Brakef	441	6					270	##	14.7	0.33	3.0	67.4	X	vhdl	14	cpu	Y	yes	N	Y	256	4K	Y	3	4		2014	2017					
minirisc	https://opencor	stable	Rudolf Usselman	PIC16	8	14	spartan-3	Rudolf Usselm	460	4					80			0.33	1.0	57.4	X	verilog	7	risc_core	Y	yes	N	Y	256	4K	Y				2001	2012					
m65C02	https://opencor	mature	Michael Morris	6502	8	8	spartan-6	James Brakef	466	6					3	118	##	14.7	0.33	4.0	20.8	X	Y	verilog	13	M65C02	Y	yes	N	N	64K	64K	Y				2013	2020	https://github.com	also a m65C02a version	micro-coded via F9408 soft sequencer
q5-rble	http://www.san	stable	John Ribble	RISC	8	16	kintex-7-3	James Brakef	468	6					135	##	14.7	0.33	1.0	95.3	X	verilog	1	q55 mix	Y	yes	N	N	256	32K	Y				1998	1999		used in his class, also uses eP32			
syncpic12	https://opencor	stable	Miguel Angel Anjo Pela	PIC12	8	12	kintex-7-3	James Brakef	474	6					1	197	##	14.7	0.33	1.0	136.8	IX	vhdl	7	syncpic12	Y	yes	N	N	256	2K	Y				2011	2011	http://projects.nb	with fake instruction ROM	bad weblink	
verilog-6502	https://github.c	stable	Arlet Ottens	6502	8	8	zu-3e	James vivado	475	112					333	##	v21.1	0.33	3.0	77.2	X	verilog	2	cpu	Y	yes	N	N	64K	64K	Y				2007	2018	http://ladybug.xs4all.nl/arlet/tfpga/6502/				
m65	www.ip-ar.jp	stable	Naohiko Shimizu	6502	8	8	aria-2	James Brakef	483	A					110	##	q13.1	0.33	4.0	18.8	X	shl & TD	8	m65cpu	Y	yes	N	N	4K	4K	Y				2001	2002					
mx65	https://github.com/Steve	Stable	Steve Seal	6502	8	8	zu-3e	James Brakef	485	148	6			2	270	##	v21.2	0.33	4.0	63.0	X	vhdl	5	apple1	Y	yes	N	N	64K	64K	Y				2022			cycle accurate and passes the Klaus Dormann 6502 functional tests			
micro8a	http://members.e	beta	John Kent	accum	8	16	kintex-7	James Brakef	531	6					204	##	14.7	0.33	3.0	42.3	X	vhdl	11	Micro8	Y	yes	N	N	2K	2K	Y				2002	2002	http://members.e	derived from Tim Boscke's mcpu	also micro8 and micro8b variants		
t65	https://opencor	stable	Daniel Wallner	6502	8	8	kintex-7-3	James Brakef	575	6					291	##	14.7	0.33	4.0	41.7	IX	vhdl	7	T65	Y	yes	N	N	64K	64K	Y				2002	2010		6502, 65C02 & 65C816; wide use			
bc6502	http://finitron.c	beta	Robert Finch	6502	8	8	zu-3e	James vivado	583	6					286	##	v21.1	0.33	4.0	40.4	X	verilog	18	bc6502	Y	yes	N	N	64K	64K	Y				2012	2012					
copyblaze	https://opencor	stable	Abdallah Elbrahimi	picoblaze	8	18	kintex-7-3	James missin	622	6					217	##	14.7	0.33	2.0	57.5	IX	vhdl	16	cp_copybl	Y	asm	N	N	256	2K	Y				2011	2016		wishbone extras			
ez8	https://github.c	stable	Howard Mao	accum	8	16	kintex-7-3	James replac	644	6					2	233	##	14.7	0.33	2.0	59.6	X	verilog	13	ez8_cpu	Y	yes	N	N	256	4K	Y				2014	2014	http://zhehao.spro		not sure inferred RAM correct?	
free6502	http://web.archive	stable	David Kessner	6502	8	8	kintex-7-3	James Brakef	646	6					193	##	14.7	0.33	4.0	24.6	X	vhdl	5	free6502	Y	yes	N	N	64K	64K	Y				1999	2000	http://www.spro	microcoded			
open8_urisc	https://opencor	stable	Kirk Hays, Jshamlet	RISC	8	8	kintex-7-3	James Brakef	691	6	1				263	##	14.7	0.33	1.0	125.6	X	vhdl	9	Open8	Y	yes	N	N	64K	64K	Y			8	2006	2021		accum & 8 regs, clone of Vautomation uRISC processor, in use			
t48	https://opencor	stable	Arnim Laeuger	MCS-48	8	8	cyclone-1	Arnim Laeueg	738	4					1	59			0.33	4.0	6.6	IX	vhdl	70	t48_core	Y	asm	N	N	256	1K	Y				2004	2021		T48 uController	used in several projects	
inst_list_proce	https://opencor	planning	Mahesh Palve	accum	8	15	kintex-7-3	James using	786	6					1	340	##	14.7	0.33	1.0	142.6	X	verilog	34	top	Y	yes	N	N	128	1K	Y	32			2014			pipelined, state machine	UART, SPI & timer included	
ag_6502	https://opencor	stable	Oleg Odintsov	6502	8	8	zu-3e	James Brakef	824	6					176	##	14.7	0.33	4.0	17.7	IX	verilog	2	ag_6502	Y	yes	N	N	64K	64K	Y				2012	2012		verilog code generation, "phase level accurate"			
system05	https://opencor	beta	John Kent, David Burn	6805	8	8	kintex-7-3	James Brakef	834	6					204	##	14.7	0.33	4.0	20.2	X	Y	vhdl	10	System05	Y	yes	N	N	64K	64K	Y				2003	2009	http://members.optushome.com.au/ekent/		claim of 700 LUTs in Spartan-3 probably wrong	
next80	https://opencor	stable	Nicolas Dumitrache	280	8	8	kintex-7-3	James Brakef	854	6					119	##	14.7	0.33	1.0	46.0	X	B	vhdl	3	NextZ80C	Y	yes	N	N	64K	64K	Y				2011	2019				
v6502	https://github.c	untested	Daniel Loffgren	6502	8	8	zu-3e	James bare c	868	131	6				250	##	v21.1	0.33	3.0	31.7	X	vhdl	23	v6502	Y	yes	N	N	64K	64K	Y				2019	2020	https://opencor	6502 with extras: 16-bit stack pointer	www.youtube.com/watch?v=k3JH-f_r0E		
verilogboy	https://hackada	alpha	Wenting Zhang	risc-v	8	8	zu-3e	James vivado	872	608																															

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	reporter	com ents	LUTs ALUT	Dff	LUT?	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc chained	tool chain	flg pt	max data	max inst	byte adrs	# inst	adr mod	# reg	pp e len	start year	last revis	secondary web link	note worthy	comments			
altium/TSK51A	http://techdocs.altium.com	proprietary	Altium	8051	8	8	spartan-3	Altium	1890	1890		4	1	50				0.33	6.0	1.5	AIUX	proprietary			Y	yes	N	N	64K	64K	Y				2004	2017	CR0140.pdf, CR01	frozen, asm, C, C++, schem, VHDL & Verilog	default clock speed is 50MHz			
ts1	https://opencores.org/view/8051	stable	Andreas Voggeneder	8051	8	8	kintex-7	James Brakefield	1942	1942		6	1	147	##	##	14.7	0.33	4.0	6.2	IX	vhdl	17	T8032	Y	yes	N	N	64K	64K	Y				2002	2010		8052 & 8032	8032 SoC			
turbo8051	https://opencores.org/view/8051	beta	Dinesh Annaya	8051	8	8	kintex-7	James Brakefield	1985	1985		6	1	127	##	##	14.7	0.33	4.0	5.3	IX	verilog	74	oc8051	Y	yes	N	N	64K	64K	Y				2011	2016		includes peripherals				
oms8051mini	https://opencores.org/view/8051	alpha	Simon Teran, Dinesh A	8051	8	8	kintex-7	James Brakefield	1991	1991		6	1	32	133	##	##	14.7	0.33	5.0	4.4	X	Y	verilog	66	digital	Y	yes	N	N	64K	64K	Y				2000	2018				
wb_z80	https://opencores.org/view/8051	stable	Brewster Porcella	280	8	8	kintex-7	James Brakefield	2025	2025		6		144	##	##	14.7	0.33	3.0	7.8	X	Y	verilog	4	z80_core	Y	yes	N	N	64K	64K	Y				2004	2012		derived from Guy Hutchison TV80	Wishbone High Performance Z80		
hc11core	http://www.gammon.com.au	stable	Green Mountain Comp	68HC11	8	8	kintex-7	James Brakefield	2190	2190		6		127	##	##	14.7	0.33	4.0	4.8	X	Y	vhdl	1	hc11rtl	Y	yes	?	N	64K	64K	N	53		8	2	2000		6811 data sheets	restricted use license, with corrections		
fpga-64	http://www.synopsys.com	stable	Peter Wendrich	6502	8	8	kintex-7	James Brakefield	2210	2210		6	2	156	##	##	14.7	0.33	4.0	5.8	X	Y	vhdl	26	fpga64	cc	Y	yes	N	64K	64K	Y		26		2005	2008		Rendition of Commodore 64	altera top level schematic		
system68	https://opencores.org/view/8051	stable	John Kent, David Burn	6801	8	8	spartan-3	James Brakefield	2235	2235		4	4	46	##	##	14.7	0.33	4.0	1.7	X	Y	vhdl	21	cpu68	Y	yes	N	64K	64K	Y				2003	2009	http://members.optushome.com.au/ieken/					
pulserain	https://github.com	stable	PulseRain Tech LLC	8051	8	8	arria-2	James Brakefield	2376	2376		A	2	41	130	##	##	q18.0	0.33	3.0	6.0	I	system	25	FP51	fast	Y	yes	N	Y	64K	64K	Y				2017	2018	https://www.pulsar.com	1 clk/inst, intended for Max10		
z80soc	https://opencores.org/view/8051	stable	Ronivon Costa	280	8	8	spartan-3	James Brakefield	2474	2474		4	2	19	78	##	##	14.7	0.33	3.0	3.4	IX	Y	vhdl	19	top_s3e	Y	yes	N	64K	64K	Y				2008	2016		based on Daniel Wallner's T80			
altium/TSK80x	http://techdocs.altium.com	proprietary	Altium	280	8	8	spartan-3	Altium	2558	2558		4		50				0.33	3.0	2.2	AIUX	proprietary			Y	yes	N	N	64K	64K	Y				2004	2017	CR0140.pdf, CR01	frozen, asm, C, C++, schem, VHDL & Verilog	default clock speed is 50MHz			
soc280	http://sowerbutts.com	stable	Will Sowerbutts	280	8	8	spartan-6	James Brakefield	2568	2568		6	15	93	##	##	14.7	0.33	3.0	4.0	X	Y	vhdl	25	top_level	Y	yes	N	N	64K	64K	Y				2013	2014		based on Daniel Wallner's T80, for Papilio Pro board			
pavr	https://opencores.org/view/8051	alpha	Doru Cuturela	AVR	8	16	kintex-7	James Brakefield	2630	2630		6	1	132	##	##	14.7	0.33	1.0	16.5	X	Y	vhdl	18	pavr	cont	Y	yes	N	Y	4K	4M	Y	72	32	6	2003	2009		superset of AVR		
i8051	www.cs.ucr.edu	stable	Tony Givargis	8051	8	8	kintex-7	James Brakefield	2690	2690		6	1	1	105	##	##	14.7	0.33	4.0	3.2	X	Y	vhdl	9	i8051_all	Y	yes	N	N	64K	64K	Y				1999	1999		author has book & course	Embedded System Design: A Unified Hardware	
dalton_8051	www.cs.ucr.edu	stable	Tony Givargis	8051	8	8	kintex-7	James Brakefield	2725	2725		6	1	1	105	##	##	14.7	0.33	1.0	12.7	X	Y	vhdl	7	i8051_all	Y	yes	N	N	64K	64K	Y				1999	2003		ASIC		
atmega8_pong	https://fr.wikipedia.org/wiki/Atmega8	stable	Juergen Sauermann	AVR	8	16	spartan-3	James Brakefield	2767	2767		4	1	10	53	##	##	14.7	0.33	1.0	6.3	X	Y	vhdl	37	avr_fpga	Y	yes	N	N	64K	64K	Y	17	4		2017	2017		several projects using avr core	uses Sauermann core	
mc8051	http://www.oregonstate.edu	stable	Helmut Mayrhofer	8051	8	8	kintex-7	James Brakefield	3022	3022		6	1	83	##	##	14.7	0.33	4.0	2.3	X	Y	vhdl	49	mc8051	Y	yes	N	N	256	64K	Y				1999	2013	www.oregonstate.edu	fast 8051, version available with floating-point by David Lundgren			
c88	https://github.com	alpha	Daniel Bailey	accum	8	8	kintex-7	James Brakefield	3088	3088		6	2	167	##	##	14.7	0.33	2.0	8.9	X	Y	vhdl	25	C88	Y	asm	N	N	8	256	Y	10	8	2015	2015	https://www.youtube.com/watch?v=8051	only 8 memory locations	used 3658 Dff, doesn't infer block or LUT RAM			
jca	https://github.com	stable	John Cronin	RISC	8	32	kintex-7	James Brakefield	3287	3287		6	3	3	157	##	##	14.7	0.33	1.0	15.8	IX	Y	verilog	17	soc									16			1999	1999		has VGA controller, plays Pong	altera memories
cpu86	http://www.ht-lab.com	beta	Hans Tiggele	x86	8	8	kintex-7	James Brakefield	3421	3421		6	1	1	127	##	##	14.7	0.17	2.0	3.1	X	Y	vhdl	23	cpu86	top	Y	yes	N	N	1M	1M	Y				2002	2018	http://www.ht-lab.com	8088 clone	ht-labs offers several up cores
mycpu	http://www.mycompiler.com	mature	Dennis Kuschel	accum	8	8	kintex-7	James Brakefield	3428	3428		6	1	1	155	##	##	14.7	0.33	3.0	5.0	X	Y	vhdl	28	cpu86	top	Y	yes	N	N	64M	64M	Y				2010			originally in TTL	micro-coded
z3	https://opencores.org/view/8051	stable	Charles Cole	CISC	8	8	arria-2	James Brakefield	3495	3495		A	2	141	##	##	##	q18.0	0.33	3.0	4.4	I	verilog	3	boss	Y											2014	2014	https://en.wikipedia.org/wiki/Infocom_Z-Machine	Infocom Z-Machine V3, youtube video	http://inform-fiction.org/zmachine/standards/	
cpu65c02_true	https://opencores.org/view/8051	stable	Jens Gutschmidt	6502	8	8	spartan-6	James Brakefield	4794	4794		6		47	##	##	14.7	0.33	4.0	0.8	X	Y	vhdl	8	core	Y	yes	N	N	64K	64K	Y				2008	2021		cycle accurate			
lattice6502	https://opencores.org/view/8051	beta	Ian Chapman	6502	8	8	kintex-7	James Brakefield	4942	4942		6		214	##	##	14.7	0.33	4.0	3.6	X	Y	vhdl	3	ghdl	proc	Y	yes	N	N	64K	64K	Y				2010	2010		targeted to LCMXO2280		
rtf6809	https://github.com	alpha	Robert Finch	6809	8	8	kintex-7	James Brakefield	7506	7506		6	1	2	106	##	##	14.7	0.33	4.0	1.2	X	Y	verilog	4	rtf6809	Y	yes	N	N	4G	4G	Y			8	2012	2015	http://www.fintrix.com	6809 with 32-bit "FAR" addressing	probably for simulation?	
mvp	http://vectorblox.com	stable	VectorBlox Computing	vect	8	8	zynq45-7	vectorblox	39856	39856		6	64	81	175	##	##	v17.2	1.00	0.1	35.1		proprietary			Y												2012	2017	http://www.ece.upe.ca	MXP Matrix Processor is a scalable soc	LUT count for 8 lanes with custom inst
iem4_9	https://opencores.org/view/8051	beta	James Brakefield	accum	4	9	kintex-7	James Brakefield	144	144		6	1	195	##	##	14.5	0.16	1.0	216.7	IX	vhdl	2	iem1_9	Y	Y	N	Y	32	2K	N	24				1	2016			binary & BCD digit addition, speed mode		
iem4_9ptr	https://opencores.org/view/8051	beta	James Brakefield	accum	4	9	zu-2e	James Brakefield	210	210		6	0	397	##	##	##	v20.1	0.24	1.0	453.5	IX	vhdl	2	iem1_9ptr	Y	N	Y	512	2K	N	24				1	2016			binary & BCD digit addition, speed mode	4 index registers: (ix),(-ix),(ix++),(ix+off)	
mcs-4	https://opencores.org/view/8051	alpha	Reece Pollack	4004	4	4	kintex-7	James Brakefield	228	228		6		376	##	##	14.7	0.16	4.0	66.0	X	Y	verilog	7	i4004	Y											2012	2012		4004 was multi-chip	4004 CPU & MCS-4	
t400	https://opencores.org/view/8051	stable	Armin Laeuge	COP400	4	8	spartan-2	Armin Laeuge	643	643		3	2	60					0.16	4.0	3.7	IX	vhdl	36	t400	core	Y	yes	N	Y	64	1K	Y				2006	2009		implementation of National's 4-bit COP400 microcontroller		
jane_nn	https://opencores.org/view/8051	stable	Suresh Devanathan	RISC	4	8	kintex-7	James Brakefield	723	723		6		178	##	##	14.7	0.33	1.0	81.4	X	Y	vhdl	3	Processor	Y								27	16	2002			neural network microprocessor, specialized registers			
iem1_9min	https://opencores.org/view/8051	stable	James Brakefield	accum	1	9	kintex-7	James Brakefield	63	63		6	1	358	##	##	14.5	0.04	1.0	227.2	IX	vhdl	3	iem1_9mi	Y	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine				
iem1_9	https://opencores.org/view/8051	alpha	James Brakefield	accum	1	9	kintex-7	James Brakefield	75	75		6	1	171	##	##	14.5	0.04	1.0	91.2	IX	vhdl	2	iem1_9	Y	Y	N	Y	32	2K	N	24				1	2016	2017		single bit at a time, absolute adrs		
iem1_9ptr	https://opencores.org/view/8051	beta	James Brakefield	accum	1	9	kintex-7	James Brakefield	147	147		6	1	176	##	##	14.5	0.06	1.0	72.0	IX	vhdl	2	iem1_9ptr	Y	N	Y	512	2K	N	24				1	2016			use speed opt, logic emulation mach	4 index registers: (ix),(-ix),(ix++),(ix+off)		

85 # usable(beta, stable) 0 10 25 14 blank 415 415 5 13 verilog 190 non-blank 306 27
38 "B" or "X" of lim 0 414 415 a 415 vhd 182 asm 59 Web page DMIPS per en.wikipedia.org/wiki/Instructions_per_community.freesc www.eembc.org/coremark/index.php
MIPS/MHz Pro-rating for data size: 37 zu-3e sys verilog 14 forth 5 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/Instructions_per_second

1-bit	0.04	16-bit	0.67	64-bit	2.00
4-bit	0.17	24-bit	0.80	Silicon Area equivalents	
8-bit	0.33	32-bit	1.00	LUTs/DSP48	16:1
12-bit	0.40	48-bit	1.50	LUTs/Block RAM	32:1

Under the assumption that the core is capable of one instruction per clock

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_up_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by

[illegible]