__U_all_soft opencores or folder prmary link status author style / data inst clone size size | FPGA | data inst clone size size | FPGA | ter ents ALUT | 5 | 2 | blk | F | 2 | tool MIPS (lks/ KIPS ven part) | ven part | v

Small soft core uP Inventory

©2021 James Brakefield

Opencore and other soft core processors

kep-risc https://github.com/kran	til Kiran & Aluru	RISC	32 32	2				1 1			verilog	ΙΥ	N	4G	4G			2018 20	0 only two register fields + shift amount
cpu11 https://github.co.unteste	d 1801BM1	PDP11	16 16	6				1 1			verilog	Y	yes	N 64K	64K	Y 70	13 8	2014 20	
vm80a https://github.c unteste	ed 1801BM1	8080	8 8	cyclone-3	607	1	104				verilog							2014 20	8 Two versions of Soviet i8080a reverse engineered from silicon die, 607 4LUTs, 104N
	A. Raamakrishnan		32 32	_							verilog		N		4G		32	20	
reverse-u16 https://github.cc stable				cylcone-4		4 60	## 14.		4.0	Х	Y vhdl			N 64K				2015	SOC project using T80, HDMI generat retro Z80 based on T80 by Daniel Wallner
copyblaze https://opencor stable verysimplecpu https://github.com/MC	Abdallah Elibrahimi S Abdullah Yildiz		8 18 32 32		James missin 622	5	217 ## 14.	7 0.33	2.0 57.5	i IX	vhdl verilog	16 cp_copybl Y	asm N yes N	256		Y	2	2011 20 2014 20	6 wishbone extras 9 https://github.cor educational, 2 address, public version is missing processor RTL
y86-64 https://github.com/Mc.			64 8					+		+	verilog	1	yes in	IN TOK	101	IN 6	2	2014 20	
sap https://opencor_stable			8 8		James no LUT 48	5	200 ## 14.	7 0.10	4.0 104.2	x	vhdl	15 mp_struct	N	16	16	Y 5		2012 20	
blue https://opencor stable					James remov 1025	1	63 ## 14.		1.0 41.1	Х	verilog	16 topbox wel				N 16	2	2009 20	
cardiac https://opencor matur	e Al Williams	accum	13 12	2 spartan-3-	James Brakef 557		71 ## 14.			Х	verilog		asm N		100	N 10		2013 20	
one-der http://www.drd unteste			32		James missimg file	1	## 14.				verilog	18 topbox						2009 20	
eight32 https://github.com/robi	n: Alastair M. Robinson		32 8		Alasta approx 1300 4	1	133	1.00	1.0 102.3	3	vhdl	17 eightthirty Y	yes N		и 500M	Y 28	8	2019 20	
zpuflex https://github.ci mature					Alasta approx 1000 4	1		+		\blacksquare	vhdl	4 zpu_core Y	yes N	4G	4G	Y 37		2014 20	770
amic-0 https://github.com/albr 6809 6309 https://opencor beta	Alberto Moriconi Alejandro Paz Schmidt		32 32 8 8		James Brakef 1680		145 ## 018.0	0.33	20 05	All V	vhdl B verilog	8 processor 5 MC6809_c Y	voc N	N 64K	CAV	v		2012 20	https://en.wikiped based on mic-1 by Andrew Tanenbaum 6309 op-codes not implemented
6809 6309 https://opencor beta	Alejandro Paz Schmidt			kintex-7-3	James Brakef 1997	5	175 ## 14.7	0.00	3.0 9.7	ΔIIX	B verilog	5 MC6809 (Y		N 64K		Y		2012 20	
6809 6309 https://opencor beta				zu-2e	James area o 1624		282 ## v20.:	0.00			B verilog	5 MC6809_0 Y				Y		2012 20	
6809_6309 https://opencor beta	Alejandro Paz Schmidt		8 8	stratix-5	James Brakef 1711	4	223 ## q14.0	0.33	3.0 14.3		B verilog	5 MC6809_c Y	yes N	N 64K		Υ		2012 20	
6809_6309 https://opencor beta	Alejandro Paz Schmidt	6809	8 8	zynq+	James fmax s 1676	5	323 ## v18.2	0.33	3.0 21.2	AILX	B verilog	5 MC6809_c Y	yes N	N 64K	64K	Υ		2012 20	5 6309 op-codes not implemented
brainfuckcpu https://opencor beta	Aleksander Kaminski	mem	8 3	kintex-7-3	James Brakef 110	5	432 ## 14.	7 0.08	2.0 157.2	X	verilog	1 brainfuck_cp	ı N	Υ		8	0	2014 20	5 http://www.cliffo Touring machine like, 2ndary link is all adj prog & data mem size, terrible name
ao486 https://opencor beta	Aleksander Osman		32 8		James Brakef 36094	4 47	46 ## q13.:		1.0 1.3	1	Y system v	85 ao486 Y	yes		4G	Υ		2014 20	
ao486 https://opencor beta	Aleksander Osman			zu-2e	James Brakef altera av ()	## v20.:		1.0	!!	Y system v	85 ao486 Y	yes		4G	Υ	\vdash	2014 20	
ao68000 https://opencor beta	Aleksander Osman			6 arria-2	James Brakef 3479 J	2 43	169 ## q13.:		4.0 8.1		Y verilog	1 ao68000 pm			4G	Y	+	2010 20	
aoocs https://github.co beta aoocs https://github.co beta	Aleksander Osman Aleksander Osman	68000 68000			James Brakef 17852 J James Brakef 26009 4								yes N yes N		4G 4G	Y	-	2010 20	
aoocs https://github.c/ beta	Aleksander Osman		16 16	6 cyclone-2	Aleksander O 26227	1 2 65	## q10.		4.0		Y verilog		yes N	4G		Y		2010 20	
aoocs https://github.co beta	Aleksander Osman		16 16	6 kintex-7-3		5	## 14.			Τì	Y verilog		yes N		4G	Y		2010 20	
aor3000 https://opencor beta	Aleksander Osman		32 32		James Brakef 5307	5 4 9	129 ## 14.			IX	verilog	19 aoR3000 Y	yes N		4G	Υ	32		
aor3000 https://opencor beta	Aleksander Osman			2 zu-2e	James area o 4259 (5 4 8	167 ## v20.:	1 1.00	1.0 39.1	IX		19 aoR3000 Y			4G	Υ	32		
dlx_calvino https://github.com/alet	er Alessandro Calvino		32 32								vhdl		yes N				32		
	Alessandro Di Chiara		32 32		James Brakef 2915 (5	90 ## 14.	7 1.00	1.0 30.9	X	vhdl	32 a-dlx Y	yes N	4G	4G		32		
riscv_lowrisc https://github.co scala			32 32		1	- 2 4	405 "" 44	1 4 00	20 445 4	4.07	Y scala	20 1 22 1 1		N 46	40	V 20	25.0	20	
lxp32 https://opencor beta openfire core https://opencor alpha	Alex Kuznetsov Alex Marschner, Steph		32 32 32 32	2 kintex-7-3	James Brakef 850 (James empty project 1	3 1	196 ## 14.		2.0 115.4 1.0	AIX	vhdl verilog	20 lxp32u_to Y 12 openfire_ Y		N 4G N 4G		Y 30	256 32	3 2016 20 2007 20	
gl85 http://simlab.ed_stable			8 8		James gate level desig	5		7 0.33		x	vhdl		yes N				32	1993	http://www.foga. also a TTL implementation in VHDL
8.00	ed Alexandre Dumont		8 16		Junes gate level desig v		1	, 0.55	4.0		verilog	1 10005 T	N		0410	Y 16	2	2018 20	
riscv_rvbs https://github.com/CTS	RE Alexandre Joannou		32 32								bluespe	33 Y	yes N	4G	4G	Υ	32	20	
sayeh_process https://opencor stable	Alireza Haghdoost, Arr	RISC	16 8	kintex-7-3	James Brakef 479	5 1	164 ## 14.		1.0 229.7	Х	verilog	13 Sayeh Y			64K		32	2008 20	9 haghdoost.persiangig.com simple RISC
	e Alireza Monemi		32 32		James Brakef 1164	5 3 1	192 ## i14.		1.0 165.2		Y verilog	90 aeMB Y	yes N		4G	Υ		2014 20	
	e Alireza Monemi			2 zu-2e	James area o 968	5 3	284 ## v20.:				Y verilog	90 aeMB_cor Y			4G	Υ		2014 20	
an-noc-mpsoc https://opencor matur			8 16	2 zu-2e	James area o 1073	3 1	299 ## v20.:	1 1.00	1.0 278.2	X		90 aeMB_top Y	yes N	4G	4G	Υ		2014 20	
openano inceps.//gitilab.com/Aloi	iu alorium technology		32 32		Altera consis 1020		290 ## q13.:	1 0.90	1.0 255.9	+ -	Y verilog	V	yes opt	4G	40	٧	32	2004	The party was all the content and the party was postable content and the party was pos
nios2 propriet nios2 propriet				2 stratix-3 2 stratix-5	Altera consis 1020 A	`	420 ## q13			' 	propriet		yes opt		4G	Y	32	2004	fltg-pt, caches & MMU options Nios II/f: fastest version, DMIPS adj, 2.15 Core fltg-pt, caches & MMU options Nios II/e: min LUTs version, DMIPS adj, 1.68 C
	ar Altium		8 17			1	50	0.33		All X	propriet				4K		32	2004 20	7 CR0140.pdf, CR01 frozen, asm, C, C++, schem, VHDL &\ default clock speed is 50MHz
	ar Altium		32 32	2 spartan-3-			50	1.00		AILX	propriet			N 4G		Y		2004 20	
altium/TSK51A http://techdocspropriet				spartan-3-		1 1	50	0.33	6.0 1.5	AILX	propriet		yes N			Υ		2004 20	
altium/TSK80x http://techdocspropriet	ar Altium	Z80	8 8	spartan-3-		1	50	0.33	3.0 2.2	AILX	propriet			N 64K		Υ		2004 20	
zpuino http://alvie.com alpha			32 8		James Brakef 2547	5 4 12	126 ## 14.	7 1.00	4.0 12.3	X	Y vhdl	papilio_pr Y			4G	Y 37		2008 20	2 SoC version of modified ZPU pipelined, removed ucf file
multi-cycle-cpu https://github.com/Ami	ni i i i i i i i i i i i i i i i i i i		32 32					+			vhdl	48 top_level Y			4G	Y 21	32	2016 20	
softavrcore https://opencores.org/p	Andras Pal		8 16		James Brakef 4424	-	69 ## 14.	7 1.00	4.0 3.9	XL X	Y verilog	8 top Y	yes N		64K	Υ		2019 20	
af65k https://github.c alpha riscompatible https://opencor beta	Andre Fachat Andre Soares		32 8 32 32		James Brakef 4424 (James set IO 2167 (2 1	69 ## 14.1 145 ## 14.1		3.0 22.3		vhdl vhdl	13 gecko65k Y 12 riscompat Y		Y 4G	46	v	16	2011 20 2014	9 http://www.6502 extended 6502 AKA 65K with 16, 32 or 64 bit data based on RISCO processor by Junqueira & Suzim 1993
	Andrea Corallo				James missin 6178	5 3	19 ## 14.				Y verilog			Y 4G			32	2016 20	
schoolmips https://github.com/MIP	Sf Andrea Guerrieri		32 32	2	3170		25 14.	2.00	5.0	1			yes IV		4G		1 32	2010 20	https://github.cor small MIPS CPU core originally based schoolMIPS has several versions
alwcpu https://opencor alpha	Andreas Hilvarsson		16 16	6 kintex-7-3	James Brakef 377	5	194 ## 14.		1.0 345.5	ILX	vhdl	7 top om	e N	N 64K		Υ	16	2009 20	
avrtinyx61core https://opencor beta	Andreas Hilvarsson		8 16		James Brakef 1243	5	194 ## 14.	7 0.33		Х	vhdl	1 mcu_core			128K				9
	ed Andreas Kurth		32 32		James missing files /	4	## q18.0			\Box	system v	9 Y	yes N		4G	Υ	32		
classy_core_17 https://github.com/clas	Andreas Schweizer			6 spsrtan-3	Andr 358 4	1	164 ## 14.		1.0 151.2	1	vhdl		yes N		128K	Y 72	32		
	Andreas Voggeneder		8 8		James Brakef 1942 (147 ## 14.			! IX	vhdl				64K			2002 20	
nige_machine https://github.co stable	Andrew Read Andrew Waterman		32 8 32 32		James Brakef 5033	8 33	123 ## 14.	/ 1.00	1.0 24.5	X	vhdl			16M	1 16M	y 512	512		
riscv_rocket https://github.cc scala or1k marocchi.https://github.cc stable	Andrew Waterman Andrev Bacherov		32 32	2	 		 	+ +		+	Y scala verilog		yes N ves Y		4G	Y	32	2016 20 2012 20	
cpu-arm https://github.com/tech	Ankit Solanki		32 32	2	 			1 1			vhdl	18 processor Y	,		4G	Y 80	16	2012 20	
moxie https://github.co.stable			32 32		James missing module	A	## q18.0	0 1.00	1.0		verilog	16 moxie	,		4G	Υ 00	16	2009 20	
moxielite https://github.co.stable	,		32 32		James Brakef 2696	A 4	93 ## q18.0		1.0 34.6	х	vhdl	11 moxielite			4G	Y	16	2009 20	
moxielite https://github.co stable	,		32 32		James Brakef 3159	5 3	152 ## 14.		1.0 48.0	X	vhdl	11 moxielite_wb			4G	Υ	16	2009 20	7 https://github.com/atgreen/moxie-cores
microwatt https://github.c unteste	ed anton blanchard		32 32	2							vhdl	37 toplevel Y	yes	4G	4G	Υ		2019 20	
openfire2 https://opencor beta	Antonio Anton		32 32		James Brakef 1201	5 3 2	105 ## 14.7			Х	Y verilog	27 openfire_ Y		N 4G		Υ	32	2007 20	2 "FPGA Proven" derived from Stephen Craven's OpenFire
	d Antti Lukats		32 32		306 4	1		1.00	6.7	AL	verilog		yes N		4G	Y 45	32		
ladybug https://github.cl unteste	d Arlet Ottens		8 8			+		+		1	verilog		yes N		64K	Y 23		20	
	7		16 16 8 8	-	James Brakef 407 (-	200 ## 14.7	7 0.33	4.0 40.6	X	verilog verilog	2 cpu 2 cpu	yes N	64K N 64K		N 23	-	2007 20	
stack-cpu https://github.com/Arle								/ I U.33 I											
verilog-6502 https://github.cc stable						5 2													
verilog-6502 https://github.c stable verilog-65C02 https://github.c alpha	Arlet Ottens	6502	16 8	kintex-7-3	James remov 599	5 2	204 ## 14.		4.0 57.1 4.0		verilog	5 gop16	yes N	N 4G	4G	Y		2011 20	8 http://forum.6502 16-bit data RAM "bytes" boot ROM mapped to LUTs?
verilog-6502 https://github.c stable verilog-65C02 https://github.c alpha	Arlet Ottens Arlet Ottens	6502	16 8 16 8	kintex-7-3		5 2 5 A			4.0 57.1 4.0)	verilog	5 gop16 17 cpu	yes N		4G	Y		2011 20	8 http://forum.6502 16-bit data RAM "bytes" boot ROM mapped to LUTs?

_uP_all_soft folder	opencores or prmary link	tus	author	style /	data		FPGA	repor		LUTS E	st lu ta	k F		ool M				src #sr		e g ch	fltg	max dat	max b		adr #		art last	secondary web	note worthy	comments
ARM Cortex N	p	ietar Al	DM		0.00		virtex-5		65nm	1900 6		200		7.0	.00 1	, ,		proprietary	_	Y ye	ь.	4G		γ	1	' Lon '		https://en.wikiner	ARM Cortex M0, M1 & M3 avail for F	see viling Ycell64
ARM_Cortex_N	https://www.armropr			ARM M1			virtex-5	ARIVI	DOTHI	1900 6	-	200	0			.0 105.	J AIA	encrypted		Y ye			4G	7	1		2010			RTL, uses Digilent A7 or S7 board, AIX bus interf
ARM Cortex R		IC A		ARM R5			asic	Xilinx			-	600	n		.00 1		- ^	asic		Y ye				Y 8			2015		uses pro-rated LC area	real-time interrupt handling
sayeh_cpu			rmin Kazemi	RISC			asic	Allilla		- 1	+	1000		0	.67 1		1 1	vhdl	Sayeh	Y as			64K	1 0	6		2017	neeps.//em.wikipet		64 word reg file?
t400				COP400			spartan-2	Arnim	n Laeuge	643 3		2 60	n		.16 4		7 IX		t400_cc			Y 64		v	+ + *		006 2009		implementation of National's 4-bit CO	
t48	https://opencor_sta			MCS-48		8	cyclone-1			738 4		1 59		-		1.0 6.		vhdl 70	t48_cor	e Y as			1K				004 2021		T48 uController	used in several projects
crisv32 axis et			xis Communications	RISC			cyclone 1	7	Lucuge	750		1 -			.55	0.		proprietary	10_00	Y ye			4G	٧	1		2007		embedded comm	very dated product
softcore-cpu	https://github.com/A		ymen Sekhri	RISC								+	+ +				1 1 1		control	ur Y as	m N			Y 3	2 -		019 2020			, 32-bit immediates, multi-cycle design
fluid_core			zmathmoosa	RISC		12	kintex-7-3	lames	s Brakef	956 4		381	1 ##	14.7 0	.33 1	.0 131.	7 X		FluidCo		N		1.0		1		015 2015		data width adj., mem sizes adj.	,
b16			ernd Paysan	forth			spartan-6-			554 6		134				.0 161.		verilog 1		Y ye							002 2011		two versions: one/15 source files, de	rived from c18
qnice-fpga			ernd Ulmann	RISC				-					1		-				quince_			N 64K	64K	N 1	8 4 1		2020		derived from NICE: http://www.vaxn	
riscv_piccolo			lueSpec	risc-v													1 1	bluespec ve		Y ye			4G	ν -	3		018 2018			for low-end applications (e.g., embedded, IoT),
cd16			rad Eckert	forth			spartan-3-	-5 James	s Brakef	681 4		8:	3 ##	14.7 0	67 2	2.0 41.	O IX E		cd16	1,70	N		(8M	_			003 2003		Spartan-3 block RAM	bare core
cd16			rad Eckert	forth			spartan-3-			618 4				14.7 0					demoso	cext	N						003 2003		Spartan-3 block RAM	includes stack RAMs & some inst RAM
sc20	http://www.fortropr			forth			virtex-6		Eckert	1977 6		150			.00 1			proprietary	-			1 220				1 1			PDF file. Forth Inc.	
cpus-caddr	https://github.counte			lisp			VIII CCA O	Druu .	Lenere	13//		130			.00	73.	J	verilog		Y lis	1	Y 16M	1 16K			21	011 2016		Verilog FPGA re-implementation of N	uses 48-hit u-rode
cpus-pdp11	https://github.co.unte			PDP11				+-			++	+-	+ +	_	+		+ +	verilog		Y ye		N 64K		٧	_		006 2016			disk emulator which uses a IDE disk as a backing
cpus-pdp8	https://github.c/unte			PDP8			spartan-3	lames	s Brakef	1557 4		1	##	14.7 0	.40 2	0	ΧY		top	Y ye		N 4K					004 2016			disk emulator which uses a IDE disk as a backing
pdp11-34verild			rad Parker	PDP11			arria-2		s Brakef	2532 A		126		13.1 0					pdp11	Y ye	s N	N 64K		7	0 13		009		boots & runs RT-11, EIS inst & MMU	disk emulator which uses a foll disk as a backing
pdp11-34verilog			rad Parker	PDP8			kintex-7-3			505 6						.0 181.		verilog 24		Y ye	s N	N 32K		- '	0 13		005 2010		boots & runs TSS/8 & Basic	
bjx1			rendan Bohannon	RISC		16				errors 6		300		14.7 1			^		exunit	v v			4G	v	9 1		017 2018		128-bit memory path	based on SH-4, work suspended
btsr1arch			rendan Bohannon	CISC			kintex-7-3			4762 6		0 16	-	14.7 1			3 X	verilog 34		it Y ye	_	N 64K		Y 6			018 2021			3 data sizes, no (R++) or (R) modes
btsr1arch			rendan Bohannon	CISC			MATECA-7-3	, panie:	June	7/02	++	101		14.7	.50	23.	X		bjx2	Y ye		N 2561		Y 6			018 2021		64-bit regs, 16x inst, 48-bit VM	BJX2 is superset of BtSR1, 4 data sizes
wb z80	ittps://gitilub.ci		rewster Porcella	Z80		8	kintex-7-3	lames	s Brakef	2025 6	; 	1/1/	-	14.7 0	.33	1.0 7.			z80_cor			N 64K		γ 0	+ + 3		004 2012		derived from Guy Hutchison TV80	Wishbone High Performance Z80
classic HP cale			rian Nemetz	accum		10	kintex-7-3			1750 6				14.7 0				vhdl 15	classich	n v	N			N 4	0		012			includes LED display driver & UART, for Papilio
risc-16			ruce Jacob	RISC			MITTER-7-3	James	2 DI GVEI	1/30 0	+	J 233	т#		.67	Z.	- ^ -		SOC	Y ye				N 4	9		000 2015		single cycle, pipeline & OO variants	
pancake			ruce Land	stack			kintex-7-3	lames	s bynas	441 6	1	1 129	R ##	14.7 0	_	.0 194	8 X		de2_mi				4K	3	1		010 2014		The Pancake Stack Machine dervied i	
up3			ruce Land	accum	1 10	+-	cyclone-2		Land	186 4	1	1 120		q8.0		154.	- ^ 		de2_mi		- 14	1	K	- 3	1	1 12	0 2014		Cornell ECE576	basic core is scomp, used by up3 & de2 top'
kraken16			ruce Land ruce R. Land	RISC	10	18	kintex-7-3			281 6	+	1 270		q8.0 14.7 0	67 4	.0 662.	3 X		DE2_TO		m N	N 256	25.6	N 2	2 1	+	2008	https://people.com	Cornell ECES /6 Cornell course material	basic core is scorny, used by ups & de2_top
stack machine			ruce R. Land ruce R. Land	forth			cyclone10			5101 4		_		14.7 U					VGA sra			N 64K			4 1	_	2008			VGA output, uses Nakano's tiny cpu
							cyclone10	James	s Braket	5101 4	6 2	9 60	ь ## q	18.0 0	.6/ (0.3 25.	9 ^							N .						
riscv_femtoRV p16b			runo Levy . H. Ting	risc-v forth			bioton 7.2	10000		267 6		255	5 ##	14.7 0	.67 1	.0 648.	1 X		femtoso cpu16				4G 64K	Y 4	5 3		020 2021		teach FPGAs to university students, r part of eForth?	
							kintex-7-3			367 6										Y as	_									data width can be expanded
p24e			. H. Ting	forth	24		spartan_3			1175 4				14.7 0		.0 36.			p24c	Y as			2K	2			000		part of eForth?	data width can be expanded
cpu16			.H. Ting	forth		-	kintex-7-3			347 6				14.7 0					cpu16			N 64K		N 2	-		2000		P16 in VHDL	CPU24.vhd with width=16
ep16		ta C.		forth	_	_	kintex-7-3		_	837 6		_	-	14.7 0	_		_		ep16.vh			N 32K		N 3			005 2012		initialized Lattice memory blocks	5-bit instructions
ep24			.H. Ting	forth			kintex-7-3			1020 E		3 167		14.7 0			6 X		ep24	Y as	m N	N	4K	2	7		002 2002		room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz
ep32	https://www.amropr			forth		-	XP2	C.H. T		3368 4				ispL 1				proprietary									007 2018		kindle book & RTL available: EP32 RIS	
ep8080			.H. Ting	8080	8		kintex-7-3		s Brakef	1276				14.7 0		9.0 5.	3 X		ep80.vh			N 64K		Υ			002 2016		initialized Lattice memory blocks	work related to eP16
bytemachine	https://github.cc mat	ure c0	Opperdragon	forth		8	kintex-7-3			319		1 250		14.7 0			3 IX	vhdl 7	bytema	chome		N	-114	Y 3	0		016 2017		top is Altera schematic	results are for 2016 bare core
32-bit_MIPS		Ca	airo University	MIPS			zu-2e	James	s very ve	ery slow 6	1		## v	20.1 1	.00 1	0			mips_m				4G	Υ	3		011 2018		Cairo University EE dept	ISE runs out of memory (6GB)
swt16	https://github.com/c	aptai ca	aptaindane	RISC		16												verilog 10	swt16-t	op Y as		Y 64K	64K	Y 3	1 1	5 5	2020			on in Verilog. Includes assembler, simulator, an
chip8		0.0	arsten Elton Sørenser	RISC	-					g modules				14.7				verilog 28	chip8	Υ	N						013 2018			https://www.zophar.net/pdroms/chip8/chip-
cast_8051	http://www.caspropr			8051	8		virtex-6		I 820 sli	1800 E				12.1 0				proprietary		Y ye			64K	Υ	3			http://www.cast-i	Cast has uP related IP	several versions, FPGA kits
cast_ba22	http://www.caspropr			RISC			spartan-6	CAST	Inc	1800 €	3	12 72	2	1	.00 1	.0 40.	0 X	proprietary		Y ye	_	4G	4G		3	2		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Cast has uP related IP	several versions, FPGA kits
ep32	http://forth.org/mati			forth															ep32	Y fo	th N						2012		has eForth binary & source	now free
z3	https://opencor sta		harles Cole	CISC		8	arria-2		s Brakef	3495 A		141		18.0 0			4 I		boss	Y			(128K				014 2014			http://inform-fiction.org/zmachine/standards
vhdl_cpu	https://github.com/C		harles Grassin	accum	8	16	spartan-3			203 4		_		14.7 0					comput			N 256	256	N 1	4		017 2020		educational, very simple	case statement program
octavo			harles LaForest	reg					es LaFor	500 A		550			.67 1				Octavo					. 1	4 1	5 10 2	012 2019		8 core barrel, adjustable data width	~= performance across word sizes, no call/rtn
riscv_vexriscv			harles Papon	risc-v			artix-7		es Papoi	481 6		346	-		.52 1			scala	smalles				4M	Y			2018		preformance #s for 8 configurations	
riscv_vexriscv			harles Papon	risc-v risc-v	32	32	atrix-7-3		es Papoi	1399 6		295	5		.00 1			scala	full no c				4G	Y	3	2	2018 2018		preformance #s for 8 configurations	
riscv_vexriscv			harles Papon				artix-7	Charie	es Papor	1? 6)	+	+	0	.52 1	0	Х	vero;pg		Y ye	S			Υ					verilog source	scala not needed
propeller			hip Gracey	RISC			biotou 7.2	10000	a Danland	0400		100		147 1	00 0	11111	0 V	verilog		V		46	4G		51					ISA: op/ddd/sss format with predication
propeller_p8x3 dlx_palmiero			hip Gracey hristian Palmiero	DLX		32	kintex-7-3			9498 6		.U 10(14.7 1 14.7 1		0.1 134.	^	verilog 9 vhdl 41	top	Y ye		100	4G	-	3		014 015 2017		eight propellers, clocking from ucf file Course project, VHDL to netlist (STM	
cray1	recps.//gitirab.c			CRAY1						13463 6		0 12		14.7 6			6 X	verilog 46		Y ye	s IN	N 4M		N 12			010 2015		homebrew Cray1	24-bit address registers
non-von-1			hristopher Fenton	accum			kintex-7-3			230 6	1 22 1			14.7 0				verilog 40						λ 17	0 33	' 	2012013	comi unta sticets	SIMID in tree structure	A & B regs, instructions broadcast
f18a			huck Moore	forth		ľ		Junes	_ Drakel	230 0	++	230	- ""			/3/.	1+	proprietary		Y ye		1	+	. 3	-	++	-	l l	AKA G144A12: 12x12 array	family of parallel processors
nc4016			huck Moore	forth		\vdash		1-	+-1	-+	++	+	++		+	1-	+	proprietary	1	1 146	_	\vdash	+	-	+	+	_		chapter in Koopman	, or paramer processors
a_tiny_up			huck Thacker	RISC		32	arria-5	James	s no out	put regis A			## ^	18.0 0	.67 1	.0		verilog 1	TinvCon	np Y as	m N	Y 1K	1K	N 1	3 12	3 2	007 2007		104 lines of verilog, Thacker (wikiped	ia) deceased
td4			ielo_ee	accum	8		spartan-3	James	s Brakef	102		200		14.7 0			2 X		td4_top		- 1.		16	Υ	1 1		012 2015		, and the second	very small uP
tigli_cpu			leiton Juffo	RISC			kintex-7-3			636 6	;					1.0 119.		verilog 24		Υ	N	Y 64K	64K	1	6 1		013 2013	1	course project, not pipelined	no LUT RAM for reg file
cfm	https://github.com/c			forth				T				T	+	Ť	T		1	haskell 23		\top	N	64K	64K	_	1 1		018 2018			alu inst is ucoded, some missing ops
bfcpu	http://www.cliff sta		lifford Wolf	Turing			kintex-7-3	James	s Brakef	422 6	;	34	5 ##	14.7 0	.01 4	1.0 2.	0 X E		cw6671	Y ye		N 64K	64K	Υ	8		003 2003		no accum, data pointer and brackete	
riscv picorv32			lifford Wolf	risc-v			kintex-U-3			761 6				16.2 1				verilog 1						Υ	3		016 2020		mimimal features, soc options	LUTs & Fmax for Kintex, Virtex & Ultrascale+
riscv_picorv32	https://github.co be	ta CI	lifford Wolf	risc-v	32	32	xcku3p-3	Cliffo	r small	761 6	, 	769	9 ## v	16.2 1	.00	3.0 336.		verilog 1					4G	Υ	3	2 2	016 2020		mimimal features, soc options	designed for minimum LUTs
cole c16			ole Design & Develop	RISC		16	spartan-6-			554 6				14.7 0			4 X		core	Y as		64K	64K	N 2	0		002 2012	https://blog.classv	(7) clks per inst, complete SOC	
c16too	https://www.sci sta		ole Design and Devel	RISC	16	16	kintex-7-3	James	s Brakef	510 6	i	271	1 ##	14.7 0	.67 4				core	Y as	m N	64K	64K	N 2	0	3 2	003		graphics capability	clock/2 and six phases
riscv_rpu	https://github.counte			risc-v									T					vhdl		Y ye	s N	4G	4G	Υ	3	2 2	015 2018			RPU uP, TPU now discarded
amber	https://opencor sta	ble Co	onor Santifort	ARM7			kintex-7-3	James	s Brakef	6409 6	i	2 82	2 ##	14.7 0	.75 1	.0 9.	6 ILX	verilog 25	a23_cor			4G	4G	Y 8	0 1		010 2017	https://en.wikiped	no MMU, shared cache	2048 LUTs used as single port RAM
amber	https://opencor sta		onor Santifort	ARM7		32	kintex-7-3			6103	j 1	8 127	7 ## v	18.2 1	.05 1	.0 21.	8 ILX		a25_cor			4G	4G	Y 8	0 1		010 2017		no MMU	2
amber	https://opencor sta	ble Co	onor Santifort	ARM7	32	32	zu-2e	James	s area o	3145 6	j 1	0 175	5 ## v	20.1 0	.75 1			verilog 25				4G	4G	Y 8	0 1		010 2017	https://en.wikiped	no MMU, shared cache	
amber	https://opencor sta	ble Co	onor Santifort	ARM7			zu-2e	James	s area o	5102 E	5 2	0 169	9 ## v	20.1 1	.05 1	.0 34.	7 ILX	verilog 25	a25_cor	re Y ye		4G	4G	Υ 8	0 1		010 2017	https://en.wikiped	no MMU	
yfcpu			ory Walker	RISC	16		kintex-7-3			18 6			##	14.7 0	.67 1				yfcpu	Y		N 256	256	Υ	5 1 1			Colin Mackenzie?	Educational	very simple
tarhi			agvadorj Galbadrakh	RISC		32	kintex-7-3		s evervt	396 6		1 12		14.7 1			9 X		tarhi co		N			N 1			013 2013		no doc. extremely small RISC	difficulty with timing, try 7.0ns
or1200				OpenRISC		32	kintex-7-3			5231 6		_		14.7 1		.0 22.	_		or1200_				4G	γ 1	3		010 2015		best older openrisc implementation	no LUT RAM for reg file
s6soc			an Gisselquist	RISC		32	spartan-6-			2820 6		_		14.7 1					topleve			N 4G		N 2				pa.,, openiac.ii	sider openise implementation	uses ZIP CPU
xulalx25soc			an Gisselquist	RISC			spartan-6-			7936				14.7 1		.0 11.	0 x v	verilog	topleve			N 4G						+		uses ZIP CPU
zbasic	https://github.comati			RISC			spartair-0-	- a rantes	a apai ld	7530	+ + 2	-> 01	, ""	17./ 1	.00 1	11.	^ '		main	Yye	_	N 4G		N 2			018 2020	https://github.co-	bare bones variant of zipcpu	autofpga builds complete system
			an Gisselquist an Gisselquist	RISC		32	kintex-7-3	1	c Proling	1687 6	+	2 244	R ##	14.7 1	00 4	.0 128.	9 X			- '		N 4G		Y 3			018 2020		pare bones variant of zipcpu ISA has chnaged, multiple instruction	
	TILLUS://gitfiub.cl sta						villex-1-3	James	s braket	108/ 6	'I 	2 218	D ##	14./ 1	.00]	128.	2		zipcpu	Y		IN 4G	46	r 3	1		015 2020			
zipcpu	bases Held to the																													
v6502 pt13	https://github.co unte http://www.sing sta		aniel Loffgren	6502			kintex-7-3) la ··	a Day'	301 6		35-	7 4	14.7 0	22 -	.0 130.	-	vhdl verilog 1	pt13	Y ye		Y 64K	0	Y 4	0 3		011 2018			www.youtube.com/watch?v=K3jH-f_r80E micro-code & register updates, minimal ISA

_uP_all_soft folder	opencores or prmary link	stat	tus author		data size		FPGA	repor com ter ents	LUTS C S	blk ram	F g		MIPS /inst	clks/ K	IPS ven	S src code	#sr file	top file	chai		nax max dat inst	byte adrs	adr mod	# e	start last year revis	note worthy comments
riscv_scarv-cpu	https://github.c		Carv/ Daniel Page	risc-v	32	-										Y verilog				N ·	4G 4G	Υ		32	2019 2020	
uos	https://opencor	r mati	ture Daniel Roggen ble Daniel Wallner	accum AVR	8			James Braket	441 6 1549 6	1	270 #		0.33		67.4 X 45.3 X	vhdl vhdl		4 cpu Y 4 A90S1200		N 6	4K 128K	Y	72	32	2014 2017	
ppx16	https://opencor		ble Daniel Wallner	PIC16	8			James missir		1	238 #				.92.1 X						256 4K	Y	12	32	2002 2010	
t65	https://opencor		ble Daniel Wallner	6502	8		kintex-7-3	James Brake	575 6			# 14.7			41.7 IX	vhdl					64K 64K	Υ			2002 2010	
t80	https://opencor	r stat		Z80	8		kintex-7-3	James Z80 m				# 14.7			12.9 X						64K 64K	Υ			2002 2018	
c88	https://github.c	alpl	ha Daniiel Bailey ha Daniiel Bailey	accum	8	-	kintex-7-3	James Brakes James Dff ge	3088 6	2	167 #	# 14.7 # 14.7	0.33	2.0	8.9 X 6.7 X	vhdl vhdl				_	8 256 8 256	Y	10	8	2015 2015	5 https://www.yout only 8 memory locations used 3658 Dff, doesn't infer block or LUT RA 5 https://www.yout only 8 memory locations used 3785 Dff, doesn't infer block or LUT RA
agcnorm	https://github.c		ta Dave Roberts		_			James Brake		2 2		# 14.7			3.5 X	vhdl		AGC Y			4K 72K	N		1	1962 2012	
copro6502	https://github.c		ble David Banks	CISC	8			ISE pr	ojects for each c	ore						Y VHDL &									2014 2017	7 https://stardot.or 65C102, Z80, 80286, 6809, PDP11, ARM2 & 32016 cores selectable by DIP switch o
electronfpga	https://github.c	mati		6502	8											Y vhdl	<u> </u>		yes	N N 6		Υ			2014 2020	
Lutiac vespa	http://www.arc		tom David Galloway, Da sted David J. Lilja		16 32		stratix-4	David Gallow	140 A	4	198		0.67	1.0 9	147.6 I	vhdl & v	verilo	-8	asm	N .	64 4G 4G			32 3 32	2005 2005	
free6502	http://web.arch	h stat		6502	8		kintex-7-3	James Braket	646 6		193 #	# 14.7	0.33	4.0	24.6 X	vhdl	5	free6502 Y			4K 64K	Y	10	32	1999 2000	
my8085light	https://github.c	com/de	ebta Debtanu Mukherje		8	8										verilog		my8085 Y		N E	4K 64K		18	8	2020	https://opencores light weight 8085 with 18 inst
mycpu	http://www.my	mati		accum	8	8	kintex-7-3	James Brake		1		# 14.7			5.0 X	vhdl		8 cpu_top Y			4M 64M	Υ			2010	originally in TTL micro-coded
gpu theia gpu	https://opencor		ble Diego A. Idarraga ta Diego Valverde	RISC	96	GA.	kintex-7-3 kintex-7-3	James errors James huge		+		# 14.7 # 14.7				vhdl GPU verilog		1 gpu	-	Υ	_		_	_	2015 2015	
dp8051	https://www.di		ietar Digital Core Design		8		KIIILEX-7-3	James mage	334043 0			14.7	0.40	1.0	ILX				ves						1999	also PIC, HC11, 68000, 680x, d32pro see more recent DQ8051CPU
tinyisa	https://github.c	com/di	illon Huff	RISC	32	32										verilog					4G 4G	N	13	32	2019	9 very small ISA with multi-cycle, pipelined & with forwarding implementations
mcu8	https://opencor	е., р.	ha Dimo Pepelyashev	accum	-	-	kintex-7-3	James Braket	274 6					1.0 3		vhdl		6 processor_E			256 256		17		2008 2009	
turbo8051 sparc64soc	https://opencor	r bet	ta Dinesh Annayya ha Dmitry Rozhdestve	8051 nsk SPARC	8 64		kintex-7-3 kintex-7-3	James Braket	1985 6	1	127 #	# 14.7 # 14.7	0.33		5.3 IX	verilog Y verilog	74	4 oc8051_td Y		N N E	64K 64K	Υ		_	2011 2016	
odess	https://opencor		ble Dmytro Senyakin		128		cyclone-5	James reduc	35984 A 7	2 112		# q18.0			11.4 I	system	27	7 CoreOneV Y		Y	4G 4G	\vdash	+	16	2017 2017	
odess	https://opencor	r stat		RISC	128		cyclone-5	James slow t		2 112		# q18.0			7.2 I	system		7 CoreOneV Y		Y			-	16	2017 2017	7 https://opencores Altera proj, Multicore, P&R results at 37-bit adr, quad issue, caches, 32-64-128 fltg
odess	https://opencor	r stat			128		cyclone-5	James too bi				# q18.0			- 1	system		7 CoreQuad Y			4G 4G			16	2017 2017	——————————————————————————————————————
odess	https://opencor		ble Dmytro Senyakin		128		stratix-5	Dmytro Seny	32978 A 7			# q17.1		1.0	23.3 I	system		7 CoreOneV Y		-	4G 4G		-	16	2017 2017	
odess odess	https://opencor	r stat	ble Dmytro Senyakin ble Dmytro Senyakin	RISC	128 128		stratix-5 stratix-5	Dmytro Seny Dmytro Seny		2 112		# q1/.1 # q17.1		0.3	14.1 I 19.9 I	system system		7 CoreOneV Y 7 CoreQuad Y			4G 4G 4G 4G	\vdash		16 16	2017 2017	7 https://opencores Altera proj, Multicore, P&R results at 37-bit adr, quad issue, caches, 32-64-128 fltg. https://opencores Altera proj, Multicore, P&R results at 37-bit adr, quad issue, caches, 32-64-128 fltg.
limen	https://github.c		omir Dominik Salvet	RISC				1,								vhdl		2 core Y			4K 64K	N			2018 2020	
risc63	https://github.c		ha Dominik Salvet		64											vhdl	16	6 risc63		N		Υ	39	16	2021	
tpu	https://github.c	untes		RISC	16											vhdl	١.								2016	6 Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for
p16 pavr	http://www.ulti	ratech r alpi	nolc Don Golding ha Doru Cuturela	forth AVR	16 8		kintex-7-3	James bad sy James Brake		1	122 #	# 14.7	0.67	1.0	16.5 X	vhdl vhdl		p16 pavr_cont Y		N E	4K 4M	Υ	72	32 6	2000	9 superset of AVR
mips 16	https://opencor		ble Doyya Doyya	RISC	16		kintex-7-3			1	132 #		1.00		10.5 A	verilog		2 mips_16_(Y			4K 64K		13		2012 2013	
mc6803	https://opencor	r stat	ble Dukov	6803	8								0.33	3.0		system		log Y	yes	N N 6	64K 64K	Υ			1999	based on System68 and System01 by John E. Kent, translated CPU core from VHDI
plasma_cortex	https://github.c	com/N	ucle Dylan Brophy		32				6				1.00		Х	vhdl	4	cpu Y		N ·	4G 4G	Υ		8	2018	
ejrh_cpu iimmv	https://github.c	_	ble Edmund Horner	RISC	16 8		kintex-7-3	James Braket	928 6	1 2	196 #	# 14.7	0.67	1.0 1	.41.6 X	verilog		7 machine Y		N V	256 256	Y		16	2015 2015	
ensilica	http://www.ens	-	ietar ensilica.com	eSi-1600	-	-	virtex-5	ensilica	1100 6		160	+	1.00	1.0 1	.45.5 IX	verilog	-	eSi-1600 Y	yes		4K 64K		10		2001 2016	6 verilog source included with license room for 90 user inst, also as ASIC
ensilica	http://www.ens		ietar ensilica.com	eSi-1600			virtex-5	ensilica	1100 6		160			1.0 1				eSi-1650 Y			64K 64K				2001 2016	
ensilica	http://www.ens		ietar ensilica.com	eSi-3200	_	_	stratix-4	ensilica	1800 A		200			1.0 1				eSi-3200 Y	yes		4G 4G	Υ :			2001 2016	
ensilica	http://www.ens		ietar ensilica.com	eSi-3200	32		stratix-4	ensilica	2200 A		200				.81.8 IX	*CI IIOS	ļ.,		yes		4G 4G	Y	104 10	16 5	2001 2016	
lc-2 riscv taiga	http://www.cs.i		ture Eric Frohnhoefer	CISC risc-v	16 32		kintex-7-3 zynq	James gate l	1551 6	1	123	# 14.7	1.00	2.0	79.3 X	vhdl system	13	3 lc2_all Y		N E	4G 4G	N Y	16	32	2002 2002	12 https://en.wikiped from book: 978-0072467505 by Patt { educational, compiled via Synopsys
cosmac	https://github.co		ta Eric Smith		8		kintex-7-3	James inferr	598 6	17	87 #	# 14.7	0.33			X vhdl	1			N N E		Y		16	2009 2020	
cosmac	https://github.c	bet	ta Eric Smith	1802	8	8	kintex-7-3	James Braket				# 14.7			65.5 X	vhdl	1	cosmac Y	asm	N N 6	4K 64K	Υ :		16	2009 2020	0 AKA COSMAC ELF of 1976 Fmax is for bare core, runs CamelForth
hive	https://opencor		ble Eric Wallin	stack	32		arria-2	James Braket			283 #					verilog	ļ.,	hive_core Y		N					2013 2015	
ep994a ep994a/icy99	https://github.c		ble Erik Piehl ble Erik Piehl	9900 9900			kintex-7-3	James Braket	1340 6	- 5	286 #	# 14./	0.83		59.0 X L			0 ep994a Y 9 tms9900 Y		N N E	64K 64K	Y		16 16	2016 2019	
pic-16c5x	https://tams-wv	v erro		PIC16	8		kintex-7-3	James std lib	rary prob 6		#	# 14.7	0.33			vhdl				N Y Z		Y		10	1998 2002	2 as part of thesis?
dme	https://github.c		ble ErwinM	RISC	16	16	kintex-7-3	James Brake	1755 6		53 #	# 14.7			20.4 X	verilog	49	9 cpu Y			4K 64K	Υ	40	8	2016 2017	 7 based on magic-16 computer & computer2 null dsgns: no output
riscff			ietar ExpressIf		16											proprie									2004	now produce ESP8266 & ESP32
tiny_soc natalius_8bit_r	https://github.c	r bet	pt22 Ezra Thomas ta Fabio Guzman	RISC	8		kintex-7-3	James Braket	232 6	1	175 #	# 147	0.11	3.0	27.7 X	Y verilog verilog		6 top Y 2 natalius_p Y		N Y E	64K	Y	44	16	2012 2012	7,
ahmes	https://github.c	_	ble Fabio Guzinan	accum				James Braket		1				3.0 2		B vhdl		ahmes			256 256	Y	15 1	0	2012 2012	
fpz8	https://opencor	r stat	ble Fabio Pereira	Z8	8	-	cyclone-4	James Braket	5184 4	1 16	#	# 14.7	0.33	4.0	I	vhdl	4	fpz8_cpu_ Y		N Y	2K 16K	Y			2016 2016	6 Zilog Z8 encore (eZ8) 8-bit core Altera megafunctions (mem)
s1_core	https://opencor	r stat			64		kintex-7-3	James Braket		8 59		# v14.1		1.0	2.1 IX						4G 4G	Υ	-	32	2007 2012	
m1_core	https://opencor	r bet		nert MIPS?	32 18		arria-2	James Braket	2101 A 853 6	1 3		# q13.1 # 14.7			90.6 IX 94.6 X	verilog		m1_core		N ·	4G 4G	Υ	+	32	2007 2012	
spartanMC urisc	nicip://www.spa	a stat	ble Falk Hassler ors Farhad Mavaddat		18		kintex-7-3 kintex-7-3	James Braket James missir		+ -		# 14.7 # 14.7			54.0 X	Y verilog		8 spartanme Y 1 urisc Y			4K 64K	N	1	+	1987 2012	4 SPARC like register windows 2 https://cs.uwateri Ultimate Reduced Inst Set Computer Un. Of Waterloo
diogenes	https://opencor	r bet	ta Fekknhifer	RISC	16		kintex-7-3	James Brake	807 6	1	297 #	# 14.7	0.67	1.0 2	46.3 X	vhdl			asm	N	1K				2008 2009	9 "student RISC system"
spu-mark-ii	https://github.c	WIP	Felix Queißner	hybrid												vhdl	17	7 soc Y			6M 16M	Υ			2020 2021	11 https://ashet.com SPU Mark II instruction set architecture, RISCish cpu that uses the stack machine a
mc6809e socdn8	harman III - 111 - 1	bet	ta Flint Weller	6809 PDP8			kintex-7-3	James gate le	evel prim 6	+	_	14.7	0.33	3.0		vhdl	26	6 core_6809 Y	yes	N N 6	4K 64K	Y	+		2019 2019	https://www.linke course work, ASIC orientation Soc implementation of a PDP-8/I for lincludes extended ALU
nanoblaze	https://github.c	r bet		picoBlaze			kintex-7-3	James Braket	247 6	1	169 #	# 14.7	0.33	2.0 1	.13.2 X	vhdl	13	2 nanoblaze	asm	-	256 2K	v		-	2019 2019	5. InanoBlaze compatable, adjustable data width
nanoblaze	https://opencor		ta Francois Corthay	picoBlaze			kintex-7-3	James punct		1	#	# 14.7		2.0	X X				asm		256 2K	Y	+		2015 2015	5 nanoBlaze compatable, adjustable data width
minimig	https://code.go	stat	ble Frederic Requin	68000	32	16	stratix-2	Freder speed		4	180		1.00		15.8 I	verilog	1	j68 Y			4G 4G	Υ		16	2009 2014	4 for use with Minimig micro-coded on stack machine
minimig-j68_cp	https://github.c	com/fr	edre Frédéric REQUIN	68000	8					+1			1.00	20.0		verilog	16	6 soc_j68 Y		N ·		Y		32	2018	
riscv_jive coen_316_cpu	https://github.c	comy m	edre Frédéric REQUIN ha G.K Yvann Monny		32 32		kintex-7-3	James does i	897 6	+	127 #	# 14.7	1.00		47.0 X	verilog vhdl		9 jive_cpu_t Y 3 cpu_dp			4G 4G	Y N		32	2018 2018	Size optimized wild octoback history of 20 bit rize
t6507lp	https://opencor	r bet			8			James errors	057 0		12/ #	14.7		4.0	-,,,,, A	verilog		2 t6507lp Y		••	32 32 34K 64K	Y	20	52	2009 2010	
coco3fpga	https://github.c	matu	ire Gary Becker	6809	8	8										verilog	39	9							2007 2015	5 http://www.davel uses John Kent's 6809 & adds color computer SOC
or1200_soc	https://opencor	r bet	80-2	OpenRISC			cyclone-2	James missir	g files 4	\Box	#	# q11.1	0.67	2.0		Y verilog			,	Y M		Υ		32	2011	
micro_nating ignite ptsc	https://github.c		ure Geoff Natin	RISC	16 32		-	+		+		-	\vdash	1.0		vhdl proprie		6 processor_fi			4G 4G	N	10	9	2016 2016 1995 2002	
myforthproces	https://opencor	r stat			32		SP-kintex7-	- James Braket	2959 6	6	223 #	# 14.7	1.00	_	75.3 X	vhdl	,				4M 64M	\vdash	96	+	2004 2012	
riscv_tinsel	https://github.c	com/P0	OET: Ghaith Tarawneh	risc-v	32	32				±١						bluespe		erilog								https://poets-proj message-passing architecture designed for FPGA clusters
attiny_atmega	https://opencor	r bet		AVR	8								0.33	1.0		verilog					4K 128K	Υ		32	2018 2019	
xmega_core	https://opencor	r bet		AVR	8		kintex-7-3	James Braket	1116 6	+	120 #		0.33		35.6 X	verilog		4 mega_cor Y			4K 128K	Υ	72	32	2017 2018	
cpugen	https://opencor	r stat		RISC	32 32		kintex-7-3 kintex-7-3	James Braket		8		# 14.7 # 14.7			71.8 IX 96.3 IX	vhdl vhdl				N N		\vdash	+	-	2003 2009	y86 .exe generates VHDL RISC uP using 16 bit example y86 .exe generates VHDL RISC uP using 32 bit example
chageii	ncups.//OpenCOI	u sidi	ore polovanili rerrante	KISC	32	10	KIIILEX-7-3	Panies Brake	135/ 0	o l	1.54 #-	m 14./	1.00	1.0	JU.⊃ IX	vilui	1 14	- Ichar I	asıfi	IN IN					2003 2005	AND LEAS BEHELATES ALIDE UPC IN INSUITS 25 DIT EXPUIDE

_uP_all_soft folder	opencores or prmary link	status			data inst size size	FPGA	repor com ter ents		LUT? mults	blk ram	F max		MIPS cli		ven dor	src #sr code file		chai fltg		ax max at inst		adr # mod reg	e year rev		note worthy	comments
suslik	https://opencor	alpha	Goran Dakov F	RISC	32 32	kintex-7-3	James missi	ng file(s)	6			## 14.7	1.00	1.0		verilog 4	cpu b	r asm					2015 201	6	"arithmetic core"	has testbench & caches
a-z80	https://opencor			Z80	8 8		Goran Devic			29	19 :	## q11.1	0.33	1.0 3.0	IX		4 z80_top_c	yes N	N 64	K 64K	Υ		2014 202	0 https://github.	or gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spe
a-z80	https://opencor	stable	Goran Devic	Z80	8 8	kintex-7-3	James Brake	f 1186	5 6		24 :	## 14.7	0.33	1.0 6.8	IX		4 z80_top_c		N 64	K 64K	Υ		2014 202	0 https://github.	or gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spe
a-z80	https://opencor	stable		Z80	8 8		Goran Devic		9 6	8		## 14.7		1.0	IX		4 z80_top_c	yes N	N 64	K 64K	Υ		2014 202		or gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Sp
mips-hls-vivade	https://github.c			MIPS	32 32											срр	cpu	yes N	4	G 4G	Υ	32		9	written in cpp, no inst decode, limite	
mips32r1	https://opencor	stable	Grant Ayers N	MIPS	32 32	arria-2	James Brake	f 3716	5 A 8	3	79 :	## q13.1	1.00	1.0 21.3	IX	verilog 20	D processor	ves N	Y 4	G 4G	Υ	32	5 2012 201	5 https://github.	or Harvard arch	complete software tool chain
multicomp	http://searle.ho	untested		ccum	8 8											1							20:		dgi 6502, 6800, 6809 & Z80 on Cyclone II	Basic, CamelForth and CPM; also SD card, UA
hc11core	http://www.gm		Green Mountain Come 68		8 8	kintex-7-3	James Brake	f 2190) 6	+	127 ;	# 14.7	0.33	4.0 4.8	х	vhdl 1	hc11rtl	yes ?	N 64	K 64K	N 5	3 8		6811 data shee		
mc6809	https://github.c			6809	8 8					+		-							N 64	K 64K	Y	1	2016 201	7 https://shop.tr	en: Cycle Accurate MC6809 Core	emphasis on cycle accuracy. DIP replacemen
beri	https://www.cl.			MIPS	64 32											bluesper 34		/ yes				32	2012 201	7 https://github	or Bluesner Extensible RISC Implementa	CHERI (Capability Hardware Enhanced RISC I
apollo_accelera				8000		cvclone-V	Gunnar von	Boehn		+						vhdl		yes N	4	G 4G	Υ	32		0 http://www.ar	oll sells Amiga card, "68080" with 64-bit	
tv80	https://opencor			Z80	8 8		James Brake		7 6	+	182 :	## 14.7	0.33	3.0 16.6	IX					K 64K	Y	1	2004 201		or derived from Daniel Wallner's T80, A	
cpu86	http://www.ht-l			x86	8 8	kintex-7-3						## 14.7		2.0 3.1	Х	vhdl 2	3 cpu86_top		N 1		Y		2002 20:			ht-labs offers several uP cores
recore54	incep.// www.inc			PIC16	8 14		James Cann				127	14.7		1.0			rcore54_s					+ + -	1999	о псерлу и и и и и	not available at ht-lab website	www.ht-lah.com
uTTA				TTA	16 16		James Brake		0 6 1	1	E7 .	## 14.7	0.00	1.0 47.4	v		3 utta_struc			70 410			1333	http://www.bt	lat time triggered arch	bad weblink
hicovec	h			RISC			James comp				3/ 1			1.0 47.4	^			asm N			v		2008 20:	o ittp://www.iii	hybrid scalar & vector processor	Dad Weblilik
24bit up	https://opencor										407	## v20.1		1.0 43.2	x			I dSIII IN		M 16M	1 4	7 32		0	basic 24-bit RISC, course work	to an
	nttps://gitnub.c						James area			4			0.00			verilog 1								4		big Dff count, multiple writes to register file
eco32	https://opencor		. 0	RISC	32 32		James Brake			1		## 14.7		1.5 45.5		verilog 14		yes N		2M 256M					n.d MIPS like, slow mul & div	
eco32	https://opencor				32 32 8 8		James Brake			5		## 14.7		1.5 29.1	ILX Y	verilog 24	4 eco32	yes N	51.	2M 256M		1 32			n.d MIPS like, slow mul & div	
mc8051	http://www.ore			8051	0	kintex-7-3	James Brake			1	83 1	## 14./	0.33				9 mc8051cd			6 64K	Y	+	1999 20:	3 www.oregano	yst fast 8051, version available with float	
xproz	http://www.bitl	0100.0		CISC	16 16			natic bas						1.0		schematic		r asm N					1993 199	5	documentation in German	*.1 schematic design
edge	nttps://opencor			MIPS		spartan-6-3	3 James Brake	f 5345	5 6 7	1	8 :	## 14.7	1.00	1.0 1.5	х	verilog 30	O edge_core	yes N	N 4	G 4G	Y	32			Edge Processor (MIPS)	MIPS1 clone
src	https://github.c				32 32	L	+-	1		+	_	_			L. I	verilog	+	+	+	+		+	20:		epr book by Heuring & Jordan	also Kilts cpt17 Adv FPGA dsgn
minicpu	http://www.cs.h			stack	16 5	kintex-7-3			3 6 1	1		## 14.7	0.00	1.0 97.7	Х	verilog 7		yes N			N 2	6	2008 20:		same as tiny-cpu	uses Flex, Bison & Perl to create gcc compile
df6805	www.hitechglob	proprietar	Hitech Global 6	6805			Hitech Globa			\perp	83			4.0 4.1		proprietary		yes N			Υ			6805 data shee	ts	
ez8	https://github.c	stable	Howard Mao ac	ccum	8 16	kintex-7-3	James repla	c 644	4 6	2	233	## 14.7	0.33	2.0 59.6	Х	verilog 13			25	6 4K			2014 20:	4 http://zhehaoi	1ao.com/	not sure inferred RAM correct?
fpg1	https://github.c	om/hrvacl	Hrvoje Čavrak P	PDP1	18 18					\Box					1	verilog 3	1 cpu	yes N	4	K 4K			20:	9	video display of PDP-1 console, a mis	ter core, retro gaming
iDEA	https://github.c			RISC	16 32	virtex-6	Liu Ch unab	le 321	1 6 1	1 2	405	13.2	0.67	1.0 845.3	х				Y 64	K 64K	N 2	4 32				from GitHub, rg'd NOPs lower actual results
mb-lite plus	http://www.late	stable		Blaze	32 32		James Brake		4 6	2		## 14.7		1.0 1308.1	X	3 vhdl 34	4 tumbl	yes N			Y	32				use inferred RAM
tiny-riscv	https://github.c			RISC	32 32					1						verilog 35	5 riscy ton	/ N	4	G 4G	Y 2	4 32		Q	course work reduced risc-y 24 inst	our variations: cache, multi-cycle, pipeline &
cpu mcnally	https://www.co	_	,	ccum	16 16					+ +						3 system veri			N 4			7 1 5	201	1	for course. SystemVerilog HDL - Exan	
lattice6502	https://opencor			6502	8 8	kintev-7-3	James Brake	f 4942	2 6	+	21/1	## 14.7	0.33	4.0 3.6			ghdl_proc		N 64		v	+ + -	2010 201	0	targeted to LCMXO2280	possibly same as simplecpa
pdp8l	https://opencor			PDP8			James Brake			48			0.50				1 top		N 4				2013 201		Minimal PDP8/L implementation with	AK disk monitor system
power a2	https://github.c				64 32		TCL fi		7 7	40	05 1	π q15.1	0.50	2.0 14.4	H	vhdl 28	E O	yes Y		E 16E	٧	32		0	PPC RTL, asic gate RTL	Virtex VU3P-2 FPGA implementation (380K lu
sardmips	https://opencor	systemC		MIPS	32 32	vu3p-2	ICET	lies	++-	+ +						systemC			4		Y	32		0	synthesizable parametric IP core sup	
v1 coldfire	https://upencol	proprietar				cyclone-3	franceala	5000	1 4	+	80	_	0.89	1.0 14.2						G 4G		16			lva free for Altera	3500 LUTs on Stratix-III
whitham 68k				8000			James no to			+		## 14.7		4.0		verilog vhdl		yes N asm	4		Y	16			university project, 68020 subset	read thesis, code generator for top modules
verilog-harvare	https://www.jw			RISC	16 16	KIIILEX-7-3	James no to	p module	е	+		## 14.7	0.67	+.0		verilog 74			Y 4		N N	10		0	ten implementations of increasin	
verilog-ilai vari	nttps://gitilub.c	,,-,		forth	16 16	Links 7.2	James Brake	f 335		- 1	180	## 14.7	0.00	1.0 431.0	v			forth N			14		2 2006 201	5 haann //niahh	or uCode inst. dual port block RAM	16 deep data & return stacks
11	www.excamera						James area			1		## v20.1		1.0 1061.1	x			forth N			2	.0	2 2006 203		or uCode inst, dual port block RAM	16 deep data & return stacks
11-	www.excamera	0.00.0			16 16		James DFF e							1.0 636.1		verilog 3		forth N			2		2 2006 20		or uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
J1a32	www.excamera	stable		forth	32 16	kintex-7-3				+		## 14.7		1.0 384.4	X			forth N			2		2 2006 203	7 Https://github.	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
J1a52 J1b										+					_	verilog 3								_		
	www.excamera			forth	32 16		James DFF e			-		## 14.7		1.0 115.5	Х			forth N		K 64K	2		2 2006 203		uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks
J1b_16	www.excamera	0.00.0			32 16		James DFF e		-	+				1.0 223.4	Х	verilog 3		forth N		K 64K	2	.0	2 2006 203		uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks
verilog1802	https://github.c			1802	8 8		James error		6	\perp			0.33				cdp1802	/ yes N	N 64	K 64K	Υ		2015 20:	7	runs CamelForth	all except RAM in one source file
xpu	http://excamera			forth			James requi			\perp			0.67			vhdl 1			ш.				2003 200	3	predates J1	uses preprocessor on VHDL
lem1_9	https://opencor			ccum	1 9		James 1 stag		5 6	1	171			1.0 91.2	IX		lem1_9		Y 3		N 2	4	1 2016 201	/	single bit at a time, absolute adrs	
lem1_9min	https://opencor			ccum	1 9		James 1 stag		3 6					1.0 227.2			lem1_9mi							9	logic emulation machine	
lem1_9ptr	https://opencor			ccum	1 9		James 1 stag					## 14.5		1.0 72.0			lem1_9ptr			12 2K	N 2	:4	1 2016			4 index registers: (ix),(ix),(ix++),(ix+off)
lem16_18				ccum	16 18	kintex-7-3			-			## 14.5		1.0 97.4	Х		lem16_18m		2.		/	7	1 2010 201	8	variable bit-length memory read/writ	
lem4_9	https://opencor			ccum	4 9		James 1 stag		4 6			## 14.5		1.0 216.7			lem1_9			2 2K			1 2016		binary & BCD digit addition, speed m	ode
lem4_9ptr	https://opencor			ccum	4 9		James 1 stag		1 6			## 14.5		1.0 240.0			lem1_9ptr			12 2K			1 2016			4 index registers: (ix),(ix),(ix++),(ix+off)
lem4_9ptr	https://opencor			ccum		zu-2e	James 1 stag		-	0				1.0 453.5			lem1_9ptr			L2 2K			1 2016	1		4 index registers: (ix),(ix),(ix++),(ix+off)
rois	https://opencor			RISC	24 24		James Brake		4 6	1		## 14.7		1.0 368.8	Х		rois24_24m			M 16M			1 2016 201	7		24-bit word operations only
rois	https://opencor					zu-2e	James no bl		7 6					1.0 507.1			rois24_24m			M 16M				7	single pipe stage, passes simulation	24-bit word operations only
rois	https://opencor				24 24		James Brake		2 6			## 14.7		1.0 261.7			rois24_24u			M 16M				7	single pipe stage, pre simulation stag	8, 16 & 24-bit load/store
rois	https://opencor			RISC		zu-2e	James huge					## v19.2		1.0 13.9	_		rois24_24u			M 16M				7	single pipe stage, pre simulation stag	
the12X_12uP				ck/acc	12 12	kintex-7-3		ef 972				## 14.7		1.0 63.3	Х		the12x_12			K 4K					combo stack/accumulater design	load/store arch, not optimized
hamblen_scom	http://hamblen.			ccum			James altera		5 4			## q18.0		2.0 283.5			DE2_TOP			6 256			200		nom numbien 2000 napia prototypi	tiny edu, high IO count
hamblen_scom	http://hamblen.			ccum			James altera) 4	1				2.0 852.7	1	verilog 1				6 256			200	8 http://hamble	.et from Hamblen 2008 "Rapid prototypi	tiny edu, high IO count
oldland-cpu	http://jamieiles.			RISC		arria-2	James synta			\perp		## q18.0		1.0	1	verilog 22			N 4		Υ	16		7 https://github.	or has caches & MMU	runs on Cyclone V
oldland-cpu	http://jamieiles.					arria-2	James synta			\perp		## q18.0		1.0		verilog 32					Υ	16		7 https://github.	or has caches & MMU	runs on Cyclone V
s80186	https://github.c			x86		cyclone-V	Jamie Iles	1750		$oldsymbol{oldsymbol{\sqcup}}$	60			2.0 11.5	_	system v 50		/ N		M 1M			2017 202	1 https://www.j	mi 80186 binary compatible core	implementing the full 80186 ISA
riscv_GRVI-pha	http://fpga.org/					virtex-u-2			0 6	1				1.0 1171.9		proprietary				G 4G	Y 4				out hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P
xr16	https://github.c			RISC	16 16		James Brake					## 14.7		1.0 644.8		verilog 4		/ N		K 64K		16			handcrafted instruction set	tool FPGA P&R, speed mode better
xr16	https://github.c	stable					James need		5 6	LJ	282	## v20.1	0.67	1.0 547.0	Х	verilog 4	xr16	/ N		K 64K	$_{\perp}$ T	16			handcrafted instruction set	tool FPGA P&R, speed mode better
xsoc	http://www.fpg	stable	Jan Gray F	RISC	16 16	kintex-7-3	James very	sl 371	1 6	┖┚		## 14.7	0.67	1.0	Х	verilog 16	5 xsoc	yes N	N 64	K 64K	Υ 1	6 4 16	2000 200	1	very compact, bare core	similar to xr16
symphony	http://www.ece	alpha	Jason Yu N	vect	32 32												7 vpu_top		П				2007 200	8	vector addon to NIOS	
1410	https://github.c			1401	6 6x											vhdl 70		/ N	16	K 16K	Υ		2019 202		om superset of IBM1401, gate level vhdl,	was student at UW
vrisc	https://github.c			RISC	32 32			1		\vdash		1					1 processor				Y 3	7 6 32			little-endian Harvard architecture RIS	
lispmicrocontre	http://pyuzi.org	errors		lisp	32 32	kintey-7-3	James missi	ng init file	e 6	+	- 1,	## 14.7	1.00	1.0			0 ulisp	/ N		+		1 1 32		1		program.hex missing
mitecpu	https://github.c			ccum	8 11					+	-+		2.00			-cog 10	_ up		Y 2	56	Y	7	2017 20:	7	only 7 instralso: PISC-Processor Chi	selGPU, LispMicrocontroller, PASC & NyuziPro
pasc	https://github.c				16 16		+ + -	+	+	+	+	+	\vdash	_	+	veriles	+ +.	-				0 2 8		0 https://githh	or 16 RISC cores	Science, Enspiring occurrationer, PASC & NYUZIPTO
risc-processor	https://gitiiu0.0	stable		RISC	32 32	kinto: 7.2	James Brake	f 1445		-	161	## 14.7	1.00	1.0 111.6	 , 	verilog	fogs to					32		O bttps://gitilub.	or two designs with same name	MIT course work?
risc-processor icore aka sh2	http://github.c				32 32	killex-7-3		to run m				+++ 14./	1.00	111.6	_^_	verilog 22	2 fpga_top	yes N	4	46	1	32	2008 203			MIT course work? Americans in Japan
f21	http://www.j-cc					├	rieed	to run m	iake per i	READIVI	r IIIe	+	\vdash	_	-			+	+	+		++		1 https://www.y		
	nttp://www.ultr	asic		forth		!	 	+	+	+	-+	-	\vdash	_	\vdash	proprietary			+			+ +	1997 20:	nttp://www.ul		chip & simulator, AKA MuP21 or F21
recon	nttps://github.c		10	lios II	32 32		1		1	++	450		0.75		L., L	verilog		yes op			Y	32			NIOS helper files	software helper files also
cpu6502_true_	https://opencor			6502	8 8		James Brake			\perp		## 14.7		4.0 7.8	Х		r6502_tc				Υ	\bot	2008 20:		cycle accurate	
		1 stable	Jens Gutschmidt 6	6502	8 8	spartan-6-3	3 James latch	v 4794	4 6				0.33		Х	vhdl 8	core	yes N	N 64	K 64K	Υ	1 1	2008 202	1	cycle accurate	İ
cpu65c02_true	nttps://opencor																							_	the second second	
	https://github.c	alpha		MIPS			James adde		6 6 7 6					1.0 409.2 1.0 428.4		verilog 15			4	G 4G K 64K		32	5 2017 201 1998 200	7	Very early stage project, only implem small 8 bit uP	no outputs, missing im_data.txt

_uP_all_soft folder	opencores or prmary link	status	author style		ata inst	FPGA	repor com ter ents	LUTs ALUT	LUT?	blk ram	F max		MIPS cl		ven dor		#src files top file	당 cha	fltg :		max byt		adr # mod reg	e year revi	,	note worthy	comments
myblaze	https://opencor	mature	Jian Luo uBla:	ze 3	32 32	kintex-7-3	James Brakef	ield	6			## 14.7	1.00	1.0		myhdl	15 top	Y yes	N	4G	4G Y		32	2010 201	0	clone, python code generators	
myblaze	https://opencor	mature	Jian Luo uBla	ze 3	32 32	kintex-7-3	James Brakef	ield	6			## 14.7	1.00	1.0		myhdl		Y yes		4G	4G Y		32	2010 201)	clone, python code generators	
mips32	https://opencor		Jin Jifang MIP		32 32		James Brakef			8		## v17.4		1.0 52.0	Х		17 pipeline	n Y yes		4G			32			vivado project	"classic MIPS"
leon2	https://github.c		Jiri Gaisler SPAF	_	32 32		Klas Westerlu			42	50	_		1.0 6.6	_	_	90 leon	Y yes		_	4G Y	_	64		https://en.wikip	LUT #s from Nios vs Leon2 compariso	
leon2	https://github.c		Jiri Gaisler SPAF				James Brakef			12		## 14.7		1.0 22.3			82 leon	Y yes			4G Y		64		https://en.wikip	er large config file, rad-hard asic version	
leon3	http://www.gai	stable	Jiri Gaisler, Jan Anders SPAF		32 32	kintex-7-3		2920			183			1.0 62.7			100s leon3x	Y yes		4G	4G Y		64		https://en.wikip	customized for ~50 FPGA boards,	xls with utilization for all targets
rise	https://opencor	r beta	Jlechner etal RIS		16 16		James missin			L		17.7	0.07	1.0	Х		26 rise	Y asm			64K		16		en.wikiversity.o	g ARM style register usage	
scarts	https://opencor		Jlechner, Martin Walte RIS		16 16	kintex-7-3	James missin	ıg signal ı	d 6				0.67				18 scarts	yes			64K	122	16		2	Scarts Processor	GCC compiler
dlx_superscala	https://www.rs	errors	Joachim Horch DD		32 32		James degne		6			## 14.7		1.0	\vdash	vhdl	4 dlx	Y yes			4G		32		3	Course project, Two inst/clock, doc in	
arm4u	https://opencor	stable	Joanathan Masur, Xavi ARM		32 32	aria-2	James Brakef			1 8		## q13.1		1.0 29.5 2.0 37.5	1	vhdl	12 cpu	Y yes	N		4G Y	80	16		4	university project	altera memory
pdp8	https://opencor		Joe Manojlovick, Rob I PDP Johan Thelin etal RISI		12 12 32 32		James Brakef James Brakef	1219 1369		L .		## 14.7	0.00	2.0 37.5 1.0 104.2			55 cpu	Y yes		N 32K Y 128K		_	32			PDP-8 Processor Core and System	Boots OS/8, runs apps, several variants
jam · · · ·	nttps://gitnub.c	stable	Johan Thelin etal RISI Johan Thelin etal RISI	-	32 32	kintex-7-3 kintex-7-3		1369		+		## 14.7		1.0 104.2	X	vhdl	17 cpu 17 cpu svs	Y		Y 128K		-	32		*	serial multiply & divide serial multiply & divide	took out clock divider
risc16f84	https://github.c	stable	John Clayton PIC1		8 14		James Braker	375				## 14.7		2.0 172.5			1 risc16f8	V voc		Y 256		-	32	2002 201	+	derived from COPIC by Sumio Moriok	
ica	nttps://opencor		John Cronin RIS		8 32		James replac			, ,				1.0 15.8				_ i yes	14	1 230	41 1	+	16				altera memories
micro16b	httn://memhers	s beta	John Kent accu		16 16	kintex-7-3		205		1 1		## 14.7		2.0 349.0			1 u16bcpu	V acm	N	N 64K	ΔK V	9	10	2002 200	http://members	o very limited inst set	MIPS/clk adj'd, 2 clks/inst
micro8a	http://members	s beta	John Kent accu		8 16	kintex-7	James Brakef	531				## 14.7		3.0 42.3			11 Micro8	Y		N 2K		0		2002 200	http://members	o derived from Tim Boscke's mcpu	also micro8 and micro8b variants
system01	http://members	beta	John Kent, David Burne 680		8 8		James Brakef		6	+	201			4.0	<u> </u>	vhdl	11	Y yes			64K Y			2003 200	9	derived if on 1 mil boseke 5 mepa	disc fillered and fillereds variants
system05	https://opencor	beta	John Kent, David Burn 680	15	8 8	kintex-7-3	James Brakef	834	6		204	## 14.7		4.0 20.2	х	Y vhdl	10 System(N 64K	64K Y			2003 200	http://members	.ontushome.com.au/iekent/	
system09	https://opencor	stable	John Kent, David Burn 680		8 8	kintex-7-3		1631	6	41		## 14.7		3.0 6.0		Y vhdl	40 cpu09l	Y yes			64K Y			2003 202	1 http://members	o from John Kent web page	opencores download URL incorrect, use col E
system11	https://opencor	r alpha	John Kent, David Burn 68HC	11	8 8	kintex-7-3	James Brakef	1218	6		153	## 14.7	0.33	4.0 10.3	Х	Y vhdl	17 cpu11	Y yes	N	N 64K	64K Y			2003 200	http://members	c known bugs & untested instructions	
system68	https://opencor	stable	John Kent, David Burne 680)1	8 8		James Brakef	2235		4	46	## 14.7	0.33	4.0 1.7	Х	Y vhdl	21 cpu68	Y yes	N	N 64K	64K Y			2003 200	http://members	.optushome.com.au/jekent/	
cray2_reboot	https://opencor	r beta	John Kula CRA		64 16											non-EDI	F gate & modu	e Y yes			256M N	128	528		7 Cray 1, 2 & 3 do	cs gate level code	32-bit address registers
babyrisc	http://www.san	stable	John Rible RIS		8 16	kintex-7-3	James Brakef	468		П		## 14.7		2.0 49.7	Х	verilog	1 qs5_mix		N		64K Y		8	1997 199	http://www.san	part of a three class course	memory rd/wt & ALU per clock
qs5-rible	http://www.san		John Rible RIS		8 16		James Brakef	468					0.33				1 qs5_mix				32K Y			1998 199	9	used in his class, also uses eP32	
nocpu	https://github.c		John Tzonevrakis RIS		8 8		James Brakef			$oldsymbol{oldsymbol{oldsymbol{\sqcup}}}$	243	## 14.7		1.5 306.1	Х		5 cpu	N no			256 Y		4			minimal & complete	8 ALU inst, 3 port reg file
jpu16	https://github.c	0.10-0.0	Joksan Alvarado RIS		16 26		James missin	8		┷			0.0.	1.0		vhdl	9 JPU16		n N	64K	64K		16		1	32 deep call stack, 8 addressing mode	es
mips-lite	https://github.c		Jon Craton MIP		32 32	kintex-7-3				\sqcup				1.0		vhdl	65 cpu	asm		\perp			32		9		
octagon	https://opencor		Jon Pry MIP		32 32		James Brakef			9			1.00		Х	vhdl	46 octagon	asm		4G	4G Y		32			8 thread barrel processor, largely MII	
tinycpu	https://opencor	r alpha	Jordan Earls RIS				James Brakef			\perp		## q13.1		2.0 235.5			2 tinycpu				1K	12	4		2 directory contai	ns subset of 6502	MIPS/inst reduced due to few inst
riscv_rudolv	https://github.c	om/bobbl	Jörg Mische risc-		32 32	kintex-7-3	Jörg Mische	545	6		200	##	1.00	1.0 367.0	ALMX		4 pipeline			4G	4G Y		32		1	RISC-V processor for real-time system	
fx68k	http://fx68k.fxa		Jorge Cwik 6800		16 16	11111 7.0	Doct of	4046			470		0.67	2.0 20.4			3 fx68k	Y yes					16		https://github.c		n.com/viewtopic.php?f=28&t=34730#p358139
sub86 v586	nttps://opencor		Jose Rissetto x86		16 8		James Brakef	1916	_			## 14.7		3.0 20.1	X		1 sub86	Y yes		N 64K		_	/	2012 201		very small x86 subset core	no segment registers, limited op-codes
V586	nttps://opencor		Jose Rissetto x86 Jose Ruiz MIP				James Brakef			2 16		## 14.7		2.0 2.3			22 v586	Y yes		4G	1M Y 4G Y			2014	www.vaiptek.co	m MMU & caches, branch cache	www.youtube.com/channel/ocivbinobans-co
light52	https://opencor		Jose Ruiz MIP Jose Ruiz 805		32 32 8 8		James Brakef	1533 1022		1		## 14.7 ## 14.7		1.0 106.0 6.0 8.3		vhdl	12 mips_sc	Y yes	N N				32	2011 201 2012 201	nttps://gitnub.c	new version: moving to MIPS32r1 targeted to balanced	new version not ready, keeping old numbers ~ 6 clocks/inst
light8080	https://opencor		Jose Ruiz, Moti Litoche 808		8 8		James Brakef	154		_	247		0.00	9.0 58.9	IX IV	vorilog	8 light52_ 5 i80soc	Y yes	N N	N CAK	64K Y	+		2012 201	-		older versions have both VHDL & Verilog
8bit-verilog mo	rittps://opencor		Jose Ruiz, Wolf Elloche 800			zu-2e	lames timing	392		1		## v20.1		2.0 210.5	X	verilog		1 yes	14	512	512 Y			2012 201	2	for class project, small data stack	PB clock, students to add features
flexgripplus	https://github.c		Josie Condia gpgp		32 32	zu-ze	James timing	352	0	1	300	## VZU.1	0.33	2.0 210.3	-^-	vhdl	11 cpu		+	312	312 1	10		2012 201	https://opencor	es GPGPU based on G80 architecture of	
c16	https://opencor		Jsauermann C		_	spartan-3-5	James Brakef	1751	4	16	57	## 14.7	0.33	1.0 10.7	x		22 Board_c	imii ves	N	64K	64K Y		5	2003 201)	8080 derivative, optional UART, 8-bit	
acc	https://github.c	stable	Juan Gonzalez-Gomez accu		15 15		James rom &		6	1	227	## 14.7	0.67	2.0 865.2	IX		1 acc2	Y yes		-	4K		Ť	2016 201	https://github.c		??why LUT count different from agcnorm
z80-fpga	https://github.c	om/Obiju	Juan Gonzalez-Gomez Z80		8 8										L	verilog	5	Y yes		N 64K	64K Y			202	0	Based on iceZ0mb1e by abnoname a	
atmega8_pong	https://fr.wikive	stable	Juergen Sauermann AVI	R	8 16	spartan-3-5	James clock o	2767	4 1	10	53	## 14.7	0.33	1.0 6.3	Х	Y vhdl	37 avr_fpg	Y yes	N	64K	64K Y	17	4	2017 201	7	several projects using avr core	uses Sauermann core
atmega8_pong	https://fr.wikive	stable	Juergen Sauermann AVI	R	8 16	spartan-3-5	James clock o	2898	4 1	11	53	## 14.7	0.33	1.0 6.0	Х		37 pacman			64K	64K Y	17	4	2017 201	7	several projects using avr core	uses Sauermann atmega16 core
avr_fpga	https://opencor	stable	Juergen Sauermann AVI	R	8 16	kintex-7-3	James Brakef	1606	6 1	1 6	120	## 14.7	0.33	1.0 24.7	Х		20 cpu_cor			64K	128K Y	72	32	2009 201)	extended lecture on FPGA uP design	
avr_fpga	https://opencor	stable	Juergen Sauermann AVI		8 16	kintex-7-3	James Brakef	1877	6 1	l 6	115	## 14.7	0.33	1.0 20.2	Х	Y vhdl	20 avr_fpg	Y yes	N	64K	128K Y	72	32		https://fr.wikive	rs extended lecture on FPGA uP design	missing module in atmega8_pong_vga
niosprocessor	https://github.c	om/Julien	Julien Malka Nios	i II 3	32 32											vhdl	25 cpu	Y yes	N	4G	4G Y		32	2019 201	9	Project for Computer Architecture co	
mor1kx	https://github.c	stable	Julius Baxter OpenF		32 32		James Brakef	2718		3 3		## 14.7		1.0 80.0		verilog	48 mor1kx	Y yes	N	4G	4G Y		32		https://www.yo	ut lots of configuration parameters	considered best openrisc design
or1k	https://opencor	r stable	Julius Baxter, Stefan Ki OpenF		32 32		James Brakef	3299		3 3		## 14.7		1.0 57.3	IX		39 mor1kx		N I		4G Y		32	2001 201	https://opencor	es no longer supported, see mor1kx	cappuccino ALU
xucpu	https://opencor	r alpha	Jurgen Defurne RIS		16 16	spartan-6-3	James Brakef	356	6	4	187	## 14.7	1.00	1.0 524.8	Х		25 system_	1k	\perp	4K	4K			2015 201	7	Experimental Unstable CPU	
basic-cpu	https://embedd		Justin Rajewski RIS		8 16			l								verilog			-			16		2018 201	3		of verilog, no call/rtn, bare core, excellent exam
mproz	http://www.bitl	stable			16 16		James schem		6	+		## 14.7		1.0		schemat		Y asm			32K			1999 200	https://groups.g	o little documentation, CPLD implemen	
tiny_cpu	http://www.cs.l		K. Nakano stac		16 8 18		James multip					## 14.7 ## 14.7		3.0	IX .		11 DE2_TIN			4K 256	4K Y	+		2007 200	http://www.cs.l	different from tinycpu	uses Flex, Bison & Perl to create gcc comp
picoblaze picoblaze	https://www.xii		Ken Chapman picoBl Ken Chapman picoBl		8 18		James Brakef James Brakef			1 2				2.0 101.6 2.0 325.5	X		19 kc705_k 1 kcspm6				2K Y			2003	https://en.wikip	ec 2 clocks/inst	this is the original picoBlaze author
picoblaze	https://www.xii		Ken Chapman picoBl				James Braker	178		- 2		## 14.7		2.0 323.3	X	vhdl	1 kcspm8				2K Y			2003	https://en.wikip	er 2 clocks/inst, no prog ROM	this is the original picoBlaze author
tinyfpga	https://www.xil	stable	Ken Chapman picobi Ken Jordan accu		8 8	spartan-3-4 kintex-7-3		1/8		1 1	175		0.00	3.6 86.9	Y Y	vhdl	1 kcspm3 12 system	ı dsm	N		2K Y	_	-	2003	nttps://en.wikip	et 2 clocks/inst, no prog ROM educational 8-bitter with 4-bit addres	this is the original picoBlaze author
or1k-cf	https://onencor	r alpha			32 32		- Braker	103	+ +	1 1	1/3	14./	5.55	2.0 00.5		confluer		+	1.7	10		10		2004 200	9		, Lie block to thi.
flexgrip	http://www.ecs		Kevin Andryc GPI			atrix-7	James Brakef	72649	6 156	119	100	## 14.7	1.00	0.1 11.0	х		46 gpgpu_i	1505 tor	p level	+				2013 201	http://www.ecs	u eight GPU processors	requested & received source files
gup	https://opencor		Kevin Phillipson 68HC			arria-2	James Brakef	925		1		## q13.1		4.0 11.3	1	vhdl	25 gator_u	r Y ves	N	N 64K	64K Y	1		2008 201	1 https://www.m	Li top level is schematic	
open8_urisc	https://opencor		Kirk Hays, Jshamlet RIS		8 8		James Brakef	691				## 14.7		1.0 125.6	Х	vhdl	9 Open8	Y yes	N		64K Y		8	2006 202	0	accum & 8 regs, clone of Vautomatio	n uRISC processor, in use
k1	http://mcforth.i	net/	Klaus Kohl-Schoepe fort	:h :	16 16				\vdash	\Box						verilog			h N			24		202	o l	based on J1, Quartus project file	
microcore110	http://www.pld	beta	Klaus Schleisiek fort	:h :	12 8	kintex-7-3	James Brakef	399	6	1	294	## 14.7	0.40	2.0 147.4	Х		30 core			Y 512	2K			1999 200	4 www.microcore	o indexing into return stack, auto inc/d	only one block RAM? simplest core
microcore120	http://www.pld	beta	Klaus Schleisiek fort	:h :	16 8	kintex-7-3	James Brakef	1101			168	## 14.7	0.67	2.0 51.1	Х	vhdl	17 ucore	Y asm		Y 4K	4K			1999 200	1		no block RAM?, uses tri-state signals
oks8	https://opencor	r alpha	Kongzilee ARM	17 3	32 32	kintex-7-3	James bad co			\Box		## 14.7		1.0			8 oks8	Y yes		64K	64K Y	1		2006 200	9	clone of KS86C4204/C4208/P4208, SA	
core_arm	https://opencor		Konrad Eisele ARM	И 3	32 16		James Brakef			3	250	## 14.7	1.00	1.0 201.8	Х	Y vhdl	151 arm_pro	c Y yes	N				16		http://cfw.sourc		missing files found in sourceforge dir, very littl
riscv_potato	https://github.c		Kristian Skordal risc-			kintex-7-3	James Brakef	2467	6		116	## 14.7	1.00	1.0 47.1	Х	B vhdl	24 pp_core	Y yes	N	N 4G	4G Y	30	32		0	risc-V interger only, no mult	"rocket-core" version at risc.org
riscv_myth	https://github.c	com/kuby1	Kubiran Karakaran risc-		32 32																				https://tl-x.org		
riscv_minerva	https://github.c	om/lambo	lambdaconcept risc-		32 32				ЦΕ	$\perp \Box$						nmigen		Y yes	N		4G Y		32		0		ly inspired by the LatticeMico32 processor
nybbleForth	https://github.c	errors	Lars Brinkhoff fort		16 4		James missin			$\perp \perp$		## 14.7		1.0		verilog	1 cpu	Y yes	\perp	4K	4K Y			2017 201	7		tiny
riscv_lattice	https://www.lat		Lattice Semi risc-				Lattice Semic			4	60	##		1.0 39.8		Y		Y yes	N		4G Y		32		1	RV32I ISA, 5 stage pipeline, configure	
latticemico8	http://www.latt	stable	Lattice Semiconductor RIS		8 18	LFE2	Lattice Semic	265		1	104			2.0 64.4		vhdl	10 isp8_co			256	4K Y	_	32	2005 201	https://en.wikip	16 deep call stack, four configuration	
mips_fault_tole	https://opencor	stable	Lazaridis Dimitris MIP		32 32	kintex-7-3	James Brakef			1 6		## 14.7		1.0 22.5	Х		40 main	Y yes	N		4G Y	_	32		3	arithmetic includes fault detection	no external memory port?
mipsr2000	https://opencor	r stable	Lazaridis Dimitris MIP		32 32		James Brakef	1971		1 6		## 14.7		1.0 36.2	Х		35 Dm	Y yes	N	4G	4G Y		32		5	supports almost all instructions of mi	
t180-cpu	//	stable	Leonard Brandwein accu		16 8		James bypass			\perp		## 14.7		3.0 26.2	Х		23 cpu	Y				182	$\sqcup \sqcup$	2016 201	https://www.vt	8-bitter with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller
dragonfly	http://www.leo		LEOX team MIS				James Brakef	788	-	1		## 14.7		1.0 139.3	Х	vhdl	6 dgf_cor		N		2K	_	<u> </u>	2001		unusual, uses FIFOs	
mips789	https://opencor	r stable			32 32		James Brakef	1432		1		## 14.7		1.0 119.1	IX	verilog	10 mips_cc	e Y yes	N	4G	4G Y	1	32		1	supports most MIPSI instructions	
lwrisc	https://opencor	stable				arria-2	James Brakef	88	Α	1	230	## q13.1	0.17	1.0 443.6	- 1		9 risc_cor				2K Y		\vdash	2008 200	1		absolute addressing only, lowered MIPS/clk
arm9-soft-cpu	https://github.c		Li Allibring Allile		32 32	Make 7.0	James Bull 1	100	 .	+	120	ни	0.22	40 44 :			2 arm9_c				4G Y		\vdash	202	1	ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz
r8051	https://github.c		Li Xinbing 805		8 8	kintex-7-3	James Brakef	1031	b 1	4	139	## 14.7	0.33	4.0 11.1	Х	verilog	2 r8051	Y yes				_	32	2015 201	1	PV22IMC processes sees which have	now pipeline with "2 LN" -t
riscv_rv3n superscaler-ris	inceps.//gitindb.c	comprisent	Li Xinbing risc- Li Xinbing risc-		32 32 32 32		+-		\vdash	+		_	\vdash	_	\vdash	verilog				4G 4G	4G Y	+	32	202	1	RV32IMC processor core, which has a Super-scalar out-of-order RV32IMC	
	muus://eimub.c	JUITI/TISCILE	ri viiinilik Lizc-	-v :	34 32											vernog	15 ssrv_top	T lyes	IN	40	40 Y		32	2019 202	/	Juper-scalar out-or-order KV32IMC	periormance: 6.4 Coreiviark/ivinz

_uP_all_soft folder	opencores or	status	author		data in		repor com	LUTs ALUT		lk F	tool M			ven os	src #src	top file	र्क tooi g chai		nax byte		adr #	pip start las	note worthy	comments
sp-i586	p	ctable	Lini Mestar	5.5	32 8		James Brake				# 14.7 1		, , :	X		top_sys	Y yes	Y 4G		#	mou reg	2016 201	http://lmeshoo.ne gate level dsgn, vivado project also	http://img.youtube.com/vi/2W1guyhCJuE/0
reonv	https://github.o		Lucas Castro	risc-v	32 3	2 kintex-7-3			6		# 14.7 1			^	vhdl	top_sys	Y yes		4G Y	\vdash	32	2017 201	https://strijar.livej uses Leon infrastructure with risc-v	
openscale	http://www.lirr		Lyonel Barthe	uBlaze			4 Lyonel Barth		4	91	i12.1 1		.0 58.2	ΧΥ		sb_core	yes		4G Y	86	32			data is for single secretblaze
secretblaze	http://www.lirr		Lyonel Barthe	uBlaze	32 3		4 Lyonel Barth		4	91	i12.1 1	.00 1	.0 58.2	Х		sb_core	yes	4G			32			-
niloofar1	http://ce.sharif	0	Mahdi Amiri	RISC	16 1		James ran o				# 14.7 0					nf1	Υ						derived from risc-16	ASIC, uses Leonardo for synthesis
inst_list_proce	https://openco		Mahesh Palve	accum RISC	8 1					1 340 #				X		top	Y	N 128	1K	32	16	2014	pipelined, state machine	UART, SPI & timer included
8bit_piped_pro 8bit_piped_pro	https://openco		Mahesh Sukhdeo Palve Mahesh Sukhdeo Palve	RISC	8 1		James swap				# 14.7 0 # v20.1 0				verilog 28 verilog 28	top	Y		-	20	16		https://github.cor uses Perl as assembler https://github.cor uses Perl as assembler	use Perl to generate ROM file use Perl to generate ROM file
xthundercore	http://forum.ga		maiordomo	RISC	32 1			f 793			# 14.7 1			x		xtc	or yes	N Y 4G	4G	20	16	5 2014	http://www.xthur Gadget Factory Forum thread	in debug, no comments, mostly in simulatio
risc core i	https://openco		Manuel Imhof		16 1		James Brake			526 #			.0 336.8	X B		CPU	Y asm	N 1K			8	4 2001 200	Havard arch, thesis project	derived clocks: estimated derating
mimafpga	https://github.o	stable	Manuel Killinger	accum	24 2									Y	vhdl 32	mimappro	Υ	N		19		201	Minimal Machine processor taught	t has testbench
darkriscv	https://github.o	alpha	Marcelo Samsoniuk		32 3		James Brake	f 1422		1 167 #				Х			Y yes	N 4G			32			readme is descriptive, uses cache
riscv_dark	https://github.o		Marcelo Samsoniuk		32 3		Marcelo Sam	n: 1000	6	220 #	# v20.1 1	.00 1	.0 220.0			darkriscv			4G Y	45	32		0 7	builds for five fpga boards
mrisc32	https://github.o		Marcus Geelnard	RISC	32 3							_				mc1	Y asm	Y 4G		68	32	2018 202	https://www.bitsr Mostly harmless Reduced Instruction	Cray-1 vector inst, also a1 variant, LLVM sup
ice_mk2 f32c	https://gitlab.co		Mario Hoffmann marko zec, vordah, Dar	RISC	16 1		zec & vordah	n 1048	c 4	33 185 #	# 14.7 1	00 1	.0 176.5	x	verilog 8 vhdl 50	top	Y	N 4K N Y 4G			16 32	2020 202 5 2014 201	https://hackaday.io/project/174049-ice-cpu-mk-ii http://www.nxlabl MIPS or RISC-V ISA, Arduino support	variant of fpga4student
dlx	nttps://github.t		Martin Gumm		32 3				6 4		# 14.7 1		.0 1,0.5	^	vhdl 120		Y yes Y asm	N 1 46	46 f	30	32		University of Stuttgart, asic dsgn	case statmt others clause has problems
leros	https://openco		Martin Schoeberl	accum	16 1		Martin School			1 182			.0 1088.8	IX		leros	Y yes	N Y 256	64K		2	2 2008 202	https://github.cor 256 word data RAM, PIC like	short LUT inst ROM
lipsi	https://github.o		Martin Schoeberl	accum	8 8	3 cyclone4	Martin School	e 162		1 162		.17 1			scala 2	10103	Y		64K Y	9	3 16	2017 201	https://github.cor goal is 100 LUTs, program mapped t	
patmos	https://github.o	stable	Martin Schoeberl	RISC	32 3										scala							2015	http://patmos.compute.dtu.dk/	http://www.t-crest.org/
jop	https://openco	stable	Martin Schoeberl etal	forth	16 1	6 cyclone-1	Martin School	e 2000	4	100	q10.0 0	.67 1	.0 33.5	_	vhdl 11	core	Y yes	N 256K 2	256K			2004 201	https://github.com/jop-devel/jop	java app builds some source code files
cpu_takagi	https://github.o		Masayuki Takagi	RISC	16 1											cpu				16		2016 201	5	
mipscpu	https://github.o		Matheus Souza		32 3 32 3		Matthew Bal	la 1653	_			00 6	_			cpu	N	N 4G N 4G		45	32	2017 201	MIPS like cpu, course project, VHDL	
riscv_fwrisc riscv_fwrisc			Matthew Balance Matthew Balance		32 3		Matthew Bal			20 #		.00 6		AL AL	system v 8 system v 8	fwrisc_fpg	Y yes		4G Y		32	2018 201 2018 201	https://opencores featherweight entry 2018 RISC-V co https://opencores featherweight entry 2018 RISC-V co	
reduceron	https://www.cs		Matthew Naylor/Tomn		JE 3	- IBIOUZ	.viacciew bdi	. 1000	-	20 #		.50 0	., 2.0	IX	System V O	Reducero	n yes	.4 40	-0 1	+3	32	2018 201	https://github.cor hardware for functional programmi	
legv8	https://github.o		Matthew Olsson	AA64	64 3	2 kintex-7-3	James Brake	f 884	6	2 137 #		.00 1	.0 155.0		verilog		Y yes	N 4G	4G Y	10	32	2018 201	another implementation	legv8 from Patterson & Hennessy 2017
mroell_cpu	https://bitbuck	stable	Matthias Roell	accum	8 8	8 kintex-7-3	James added	d 185	6	357 #	# 14.7 0	.33 1	.0 637.1	Х		cpu	Υ			10		2014 201	university course project	
reflet	https://github.o		Maxime Bouillot	accum	8 8										verilog								https://github.cor original design	most ops between accumulator & register, r
plasma_fpu	https://openco		Maximilian Reuter		32 3		James errors	S	6	#	# 14.7 1	.00 1	.0		vhdl 20	plasma	Y yes	Y 4G	4G Y		32	2015 201	plasma with FPU	based on Plasma by Steve Rhoads
16bit_processor riscv_spu32	https://github.o		Md Badiuzzaman Pran	risc-v	16 1										verilog		Y yes	N 4G	46 V	\vdash	32	2018 201 2019 201	https://prantoam course project, schematics only actively being developed	simple up with well done schematics
mcip open	https://gitilub.t		Mezzah Jbrahim	PIC18	16 2		James Brake	f 881	6 1	200 #	# 14.7 0	.67 1	.0 152.1	x		MCIOopei		N Y 4K		\vdash	32	2014 201	light version of PIC18	
system6801	https://openco		Michael L. Hasenfratz	6801	8 8		James Brake			3 73 #				1		wb cyclor	Y yes	N N 64K				2003 200	http://members.c based on John Kent's 6801	tested on Apex20K, Cyclone & Straix boards
simplecpu	https://www-u	untested	Michael Freeman	RISC	32 3										vhdl					8		2018 201	https://www-user Educational, also a version 2 with VI	ll both mips & riscv RTL
mips_linder	https://www.sc	pepe.	Michael Linder		32 3		James Brake	f 1100	-	238 #				В		a_mips	Y yes	N 4G			32	2007 200	masters thesis	no LUT RAM, source code in PDF
m16c5x	https://openco			PIC16	8 1		4 Michael Mor	rr 1217		3 60 #		.33 1		X Y	verilog 3	m16C5x	Y yes		4K Y	\sqcup		2013 201	SOC LUT count	core at P16C5X
m65c02 minicpu-s	https://openco		Michael Morris Michael Morris	6502 stack	8 8	operter e	James Brake James Brake	f 466		3 118 #						M65C02 both	Y yes	N N 64K	64K Y	22		2013 202 2012 201	https://github.cor also a m65c02a version separate source for each CPLD chip,	micro-coded via F9408 soft sequencer L fits (2) XC9500 CPLD
p16c5x	https://gitilub.t		Michael Morris	PIC16	8 1		James Brake			252 #		.33 1		ix	verilog 2	P16C5x	Y ves	-	4K Y	33		2012 201	separate source for each CFED chip,	tills (2) AC5300 CFED
r4000	перэду оренео		Michael Povlin		32 3		James lots o				# 14.7 1				verilog	1 10034	. ,,c3	1 230				1994 199	does not implement 64-bit data	only a few insts implemented, test vehicle
supersmall	http://www.ee	stable	Michael Ritchie		32 3		Michael Ritcl	h 207	A 2	+8 126 #	# q9.0 1	.00 16		_	verilog							2005 200	2-bit serial, Mostly MIPS-I compliant	Copyright 2005,2006,2009 Jonathan Rose, a
softpc	https://github.o				32 3		Micha block	613	4	1 180	q17.1 1	.00 5	.0 58.9			nios2ee	Y yes		4G Y		32	201	nine variations in attempt to improv	
hack	https://gitlab.co		Michael Schroder	accum	16 1									1	vierilog 24		Υ	N Y 32K			2	201	https://www.nanc	book: Elements of Computing Systems
mix-fpga riscv microsen	https://openco https://github.o		Michael Schroeder Microsemi	accum risc-v	31 3		microsemi	8614	4 3	10 122	L11.8 1	.00 1	.0 14.2	-	verilog 29	mix	Y	Y 4K N 4G		49	4 8			as described in "The Art of Computer Program has caches
riscv_microsen	https://github.u		microsemi	risc-v	32 3		IIIICIOSEIIII	8014	4 2	10 122	L11.0 1	.00 1	.0 14.2		proprietary		Y yes Y yes		4G Y		32	2018 202	https://www.micr is encrypted IP	based on rocket chip
synpic12						2 kintex-7-3	James Brake	f 474	6	1 197 #	# 14.7 0	.33 1	.0 136.8	IX	vhdl 7	synpic12		N N 256				2011 201		bad weblink
minimips_supe	https://openco		Miguel Cafruni	RISC							1	.00 0	.5		vhdl 18			N N 4G			32	5 2017 201	based on MIPS I	dual issue to two pipes, 16-bit mulitplier
fisc	https://github.o		Miguel Santos		64 3		James errors		Α		# q18.0 2				vhdl 21		Y yes	Y N	Υ	85	6 32			caches, VHDL & System Verilog versions, alt
fisc	https://github.d		Miguel Santos	RISC 6502	64 3 8 8		James Brake	f 5036	4	21 66 #	# q18.0 2	.00 1	.0 26.1	-		fisc_core	Y yes	Y N 65K	Y	85	6 32	5 2018 201 2011 201	http://www.archf Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, alt
fpga-bbc risc5x	https://gitnub.c	stable	Mike Stirling	PIC16	8 1		James RLOC	constrain	6	+	14.7 0	.33 1	n		vhdl 15	сри	Y yes	N Y 256				2011 201	https://www.mike BBC micro, uses t65 uP makes extensive use of xilinx primiti	also ZX-spectrum retro project
fpgacomputer	https://github.o	errors	Milan Vidakovic	RISC	16 8		James errors		A	1	# q18.0 0			Y		computer		N N 64K		25	8	2018 201	https://mvidakovi 16-bit CPU, 64KB, UART (115200 bp.	
fpgacomputer	https://github.o	errors	Milan Vidakovic	RISC	16 8	kintex-7-3	James erros		6	#	# 14.7 0	.67 4	.0	Y	verilog 10	computer	Y asm	N N 64K	64K Y	25	8	2018 201	https://mvidakovi 16-bit CPU, 64KB, UART (115200 bp), and VGA
mipsfpga	https://www.m		MIPS Technologies	MIPS	32 3	2 atrix-7-3	James Brake	f 10692	6	47 118 #	# 14.7 1			ΧY	verilog 193	mfp_syste	Y yes	N 4G	4G Y		32	2014 201	https://www.yout M14K core & mipsfpga-plus	DRAM interface, I&D caches. 8789 FF
riscv_cpu	https://github.o		misha kevlishvili		32 3	_	1					.00 1			verilog	1	Y yes	N 4G		45	32	2019 201	https://www.yout simple and easy to understand design	e;
misoc	nttps://github.o		M-Labs mmckeown		32 3 32 3		James too m			nru migen #	# q13.1 0 # 14.7 1	.80 1		ILX	V*HDL	+	Y yes	N 4G Y N 4G	4G Y	\vdash	32 64	2007 201 2015 201	https://m-labs.hk Video IP for Mist & others	choice of latticemicro32 or mor1kx uP both FPGA & ASIC, very many source files
openpiton mips_pipelined	https://github.o				32 3		1411162 FOO W	iaily illes	U	+ + +	# 14./ 1	.00 1	.0		verilog 23	toplevelci	Y yes	N 4G		\vdash	32	5 2017 201	course project, hazard detection as	
am9080	https://openco		Moshe Shavit	8080	8 8		James hung	in synthe	6	1	# 14.7 0	.33 9	.0	Х		cpu	Y yes	N N 64K	64K Y	H	32	2917 201	https://en.wikichi emulation of AM9080 using bit-slice	
am9080	https://openco	beta	Moshe Shavit	8080	8 8	8 kintex-7-3	James hung	in synthe:	6		# 14.7 0		.0	Х Ү			Y yes	N N 64K	64K Y			2917 201	https://en.wikichi emulation of AM9080 using bit-slice	
fgpu	https://github.o	stable	Muhammed al Kadi	SIMT	32 3	2 zynq7045	Muhammed	128K	6 192 1		# v17.2			Х	vhdl 34	fgpu	Y yes	Y 4G	4G Y		32	2016 201	https://dl.acm.org eigth cores, reviews comparable pro	j vivado fltg-pt IP, benchmarks, wikipedia: GP
myrisc1			Muza Byte	RISC	8 8		James Brake		• •		# q13.1 0			- :		myRISC1	Υ	N Y 256		16	4	2011 201	Verilog source included in PDF file	LPM macros
streamer16	http://www.ult		Myron Plichota	forth TMS1000	16 3 4 8		James Brake	f 143	6	417 #	# 14.7 0	.20 1	.2 485.6	Х		streamer tms1000	Y yes	N N 64K N 64	64K N	54 54	2	2001 200	http://www3.sym MIPS/inst reduced	2nd web adr non-functional
tms1000 m65	www.ip-arch in		Nand Gates Naohiko Shimizu	6502	8 8		James Brake	f 483		110 ±	# a13.1 0	33 4	.0 18.8	х	verilog 4 sfl & TDI 8		Y yes	N N 4K		54	-	2021 202	Four function BCD calculator chip	used in several TI products
pop11-40	http://www.ip-		Naohiko Shimizu	PDP11	16 1		Naohiko Shir			20 #		.67 2		î		top	Y yes	N 64K		70	13 8	2001 200	www.ip-arch.ip/in Boots UNIX	various papers, no verilog or vhdl
avr8	https://openco		Nick Kovach	AVR	8 1		James Brake			418 #						rAVR	Y yes	N 64K	64K Y	17	4		Reduced AVR Core for CPLD	not a full clone, doc is opencores page
dlx_nicola	https://github.o	stable	Nicola Vianello		32 3	2									vhdl 37	a-dlx	Y asm	N 4G	4G		32	201	masters thesis	
next186	https://openco	0.10-0.0	Nicolae Dumitrache	x86	16 8		James Brake				# q13.1 0			IX		Next186_	Y yes	N N 1M		ш		2012 201	boots DOS	
next186_soc_p	https://openco	stable	Nicolae Dumitrache	x86	16 8		James transl			#				Y		ddr_186	Y yes	N N 1M	1M Y	\sqcup	-	2013 201	SoC version of next186	boots DOS, does video games & sound
next186mp3 nextz80	https://openco		Nicolae Dumitrache Nicolae Dumitrache		16 8 8 8		James Brake		6 1		# 14.7 0 # 14.7 0					ddr_186 NextZ80C	Y yes	N N 1M N N 64K		\vdash	-	2013 201 2011 201	SoC version of next186	boots DOS, has DSP core, no x86 source claim of 700 LUTs in Spartan-3 probably wro
oberon sdram	http://projecto		Nicolae Dumitrache	RISC	32 3		James Brake		6	1 104 #		.00 1		XB		risc5	Y yes Y yes		4G Y	H	16	2011 201	minimalist Wirth, part of Project Oh	e modified to use DRAM, serial mult
risc-fuggit	https://github.o			RISC			- Sincs Brake	2200	-	2007	1 1 1				verilog 33		у ,с.	N 4G			32	2013 201		iches, schematic conflicts with documentation
risc0	https://sourcef	beta	Niklaus Wirth	RISC	32 3	2 kintex-7-3	James Brake	f 1186	6 4	6 110 #	# 14.7 0	.67 1	.0 61.9	Х		RISC0	Y yes	N 4G	4G			2011	minimalist Wirth, education tool	
risc5	http://www.pro	beta	Niklaus Wirth	RISC	32 3		James Brake		6 4	1 92 #						RISC5	Y yes		4G		16			
risc5	http://www.pro		Niklaus Wirth		32 3		James Brake	f 2001	6 4	177 #				ILX		RISC5	Y yes		4G	\square	16			
	http://www.pro	beta	Niklaus Wirth	RISC			James Brake			48 50 # 75 #	# v20.1 1 # 14.7 1			X	verilog 8		Y yes	Y 4G	4G ,,	127	16	2013 201 4-8 2012 201		
risc5		cinquiles:	Miranian Damadaa																					
risc5 senior-sagn-1 pycpu	https://github.o		Niranjan Ramadas Norbert Feurle	RISC	64 3	2 kintex-7-3	James way t	d 135009	6 32	/3 +	# 14.7 1	.00 1	.0 0.6		verilog 28 myhdl	pipeline		N Y	- '	13/	32	2013	nrbramadas.appsi university ASIC project, read PDF https://pycpu.woi python hardware processor	64-bit data paths, superscalar, branch analy

_uP_all_soft	opencores or	ctatue author		lata in	EDGV	repor com		Hr s	blk F	- E	tool			KIPS v	en S	src	#src top file	o d			ax max	. ,	돌 adr	# pip	start last	note worthy comments
folder	prmary link	cl		size si	ze	ter ents		크 ᇀ	_	ax 👸		/inst		_			ilies	\perp	_ p			adrs	# mod i	reg	year revis	s link
ag_6502 openmsp430	https://opencor		502 P430	,	8 kintex-7-	 James Brake Oliver Girare 		-		.76 ## 98	14.7	0.33				verilog verilog	2 ag_6502 30 openMS	ye			4K 64K	Y		16	2012 2012	verilog code generation, "phase level accurate" near cycle accurate performance spreadsheet
tinvvliw8	https://opencor			8 3	32 kintex-7-			6		49 ##		0.33			X	vhdl	19 sysarch		.s IV		56 1K	Y		10	2013 2020	tinyVLIW8 soft-core processor bare core. Altera LPM for RAMs
hp86b	https://sites.goo	errors Olivier De Smet Cap		8		3-5 James unres	solved xilir	4			14.7					verilog	85 cpu							64	2010	https://en.wikiper uses PicoBlaze, emualtes HP86B picoblaze uart uses LUT4s
mc68kods	https://sites.goo			32 1		-3 James error				##	14.7	1.00	8.0		. Υ	/ vhdl	10 mc68ko			Н.					2011	SOC for HP9816 computer emulation
riscv_serv harvard arch i	https://github.co		ISC	32 3	32 ice40			4	_						L	verilog	17 135 harvard	Y ye		I Y	G 4G	Υ	45	32	2018 2020	0 https://riscv.org/2 RISC-V contest prize, 1-bit ALU https://github.com/olofk/corescore many source files
zpu	https://github.co			32 1	8 kintex-7-	-3 James Brake	f 1073	6 3	2	83 ##	14.7	1.00	4.0	65.9	х	vhdl	23 zpu_core			1 4	G 4G	Υ	37	-	2008 2009	2 pu4: 16 & 32 bit versions, code size 2 ZPU the worlds smallest 32 bit CPU with GCO
pacoBlaze	www.bleyer.org			8 1					_	.17		0.33			Х	verilog	18 pacoblaz	e Y as	m N	1 2		Υ	57	2	2006	
usimplez	https://opencor		cum ISC	12 1 32 3			-10		_	.34 .18 ##	q9.1	0.17 1.00	2.0	237.9 15.7	 	vhdl vhdl	3 usimple:	_cpu			12 512 4K 64K	v	8	32	2011 2011	http://www-gti.de part of university course, simplez+i4 has an index register five variants no doc, xilinx constraint file
piropiro riscy hl5	https://github.co		SC-V			-3 James port	7491	0 11	1 1	10 ##	14.7	1.00	1.0	15.7	^	systemC	42 top	Y ye			4K 64K	Y			2010 2011	D 32-bit RISC-V processor designed with HLS, coded in SystemC
mega65	https://github.co	untested Paul Gardner-Stephen 6	502	8 8	8 kintex-7-	-3 James bash	script	6		##	14.7	0.33	2.0		ΧΥ	/ vhdl	114 machine	Yye	s N	I N 6	4K 64K	Υ		-	2017 2020	Enhanced c65 running in FPGA seeks high performance
mega65	https://github.co			8		James missi	ng file	6		##	v20.1	0.33	2.0		X Y	/ vhdl	114 nocpu	Y ye		N 6		Υ			2017 2020	D Enhanced c65 running in FPGA seeks high performance
pauloblaze osu8	https://github.co			8 1			-								-	vhdl schemat	7 pauloBla	Y as			56 2K 4K 64K	Y	24		2015 2019 1994 2005	course project, slower more LUTs than original claims easier to modify and extend https://github.cor/OSU8 Microprocessor Project "instrul *.1 schematics, doc at web page, currently a
s430	https://www.p-		P430	-	-	Paul Taylor	449	6	1	.00		0.67	9.0	16.6	_	vhdl	1 s430	1 03	111 18		4K 64K	Y	24		2019 2019	9 msp430 subset with 8-bit alu coded for size & not for speed
dp32		errors Peter Ashenden R	ISC	32 3	32 kintex-7-	-3 James error		6		##		1.00				vhdl								32	2001 2001	1 book, CDROM from The Designers Guide to VHDL timing delays in source code
gumnut	http://digitaldes			8 1		 James Brake 	ef 388	6	2	59 ##	14.7	0.33	1.0		IX	verilog	6 gumnut-	rt Y as			56 4K	Υ		8	2007	see Digital Design: An Embedded Systems Approach Using VHDL
msp430 vhdl	https://gitnub.co		cum P430	16 1		-3 James Brake	f 1735	6	1	27 ##	14.7	0.67	2.0		X IX	verilog	22 cpu 9 cpu	Y ye			2K 32K 4K 64K	N	-	16	2016	6 https://www.nane CPU used to run Tetris book: Elements of Computing Systems 7 Comprehensive verification was not compiles on cyclone II
fpga-64	http://www.syn			8 8				6		56 ##	14.7		4.0	5.8	X Y	/ vhdl	26 fpga64_				4K 64K	Y		26	2005 2008	Rendition of Commodore 64 altera top level schematic
m17	http://users.ece		ack													propriet	ary									chapter 4.3 in Koopman 6600 gate ASIC
msl16 riscy ibex low	https://eish.uk	1 0		16 4 32 3	4 kintex-7-	-3 James Brake	ef 303	6	2	56 ##	14.7	0.67	1.0	566.4	Х		13 cpu	Y as		1 2		_	16	22	2001	CPLD prototype
vhdl-simple-up	https://github.co			16 1	16 arria-2	James ran o	ut of mem	A		##	a18.0	0.67	1.0	-+	+	system v	27 ibex_cor 10 processo				4K 64K	N N	+	32 16	2020	0 https://www.lowr AKA zero-riscy, also see pulp 4 simple processor using VHDL for logic based on Gray's xsoc
vhdl-simple-up	https://github.co			16 1				6			14.7					vhdl	10 processo	or Y			4K 64K	N		16	2014 2014	
iitb-proc	https://github.co			16 1												vhdl	17 iitb_prod	3		ı					2020	course project for EE224 @EE.IITB, fo very little doc, sizeable state machine
riscv_ariane pulserain	https://github.co			64 3 8 8		James missi	ng filos	Λ .	_		a18.0		1.0	_		custom	erilo PulseRai	Y ye			4G 4G	Y		32 6	2018 2020	0 https://github.cor single issue, in-order CPU which implements the 64-bit RISC-V ISA IMAC extension 8 https://www.puls intended for Max10
pulserain	https://github.co			8 8		James some		A 2	41 1		q18.0			6.0	it		25 FP51_fa:				4K 64K	Y			2017 2018	
riscv_reindeer	https://github.co	untested pulserain.com ri	SC-V		32										AL	verilog		Y ye	s N		G 4G	Υ			2018 2018	8 https://riscv.org/2 RISC-V contest prize
mpdma	https://opencor	,		32 3	32 kintex-7-			6		##		1.00			Υ	/ perl		Y ye			G 4G	Υ		32	2006 2009	9 Soft MultiProcessor on FPGA Perl gens *.xmp, mhs, mss & ucf files
riscv_steel riscv_steel	https://opencor			32 3 32 3		James Brake James Brake		-			v19.2 v19.2			65.0		verilog verilog	21 steel_to 21 steel_to	p Y ye	S N	1 4	G 4G	Y		32 3 32 3		D https://github.cor github version has vivado proj under grad thesis D https://github.cor github version has vivado proj under grad thesis
vhdl-msp430	https://github.co			16 1		Junes Brake	1704			.10	V13.L	1.00	1.0	03.0		vhdl	15 processa				4K 64K	N		16	2018 2018	8 course project, inspired by msp430, very little commentary
minsoc	https://opencor			32 3				6 4		.07 ##		1.00	1.0	21.7 I	LX Y	/ verilog	88 or1200_	tc Y ye			G 4G	Υ		32	2009 2013	3 https://github.cor minimal OR1200, vendor neutral, has caches
mcs-4 ucpuvhdl	https://opencor			8 1							14.7 14.7				X	verilog vhdl	7 i4004 29 core	Y as	-		K 4K 56 64K	N	12 2	7	2012 2012 2016 2017	2 4004 was multi-chip 4004 CPU & MCS-4 7 https://github.cor six tutorials on uCPUvhdl using muCPUv2_1 of 3 upwards compatible
mais	neeps.//grendo.co			32 3	32 kintex-7-			6 4		45 ##			1.0	88.7	X	vhdl	22 MAIS_sc			I N 4		÷		32 5	2013	use MIPS tools register forwarding around ALU license req'd for commercial use
opc.opc2cpu	https://github.co			8 1							14.7				Х	verilog	2 opc2cpu				56 1K	Υ	12 3		2017 2019	9 https://revaldinhc OPC2 revised OPC1, for XC9572 CPLD see hackaday One Page Computing Challeng
opc.opc3cpu opc.opc5cpu	https://github.co			16 1 16 1							14.7				X	verilog verilog	2 opc3cpu 7 opc5cpu				4K 64K	N N	13 3	16	2017 2019	9 https://revaldinhc OPC3 16-bit OPC1, for XC95144 CPLD see hackaday One Page Computing Challeng 9 https://revaldinhc OPC5 RR inst, ISA similar to OPC1 see hackaday One Page Computing Challeng
opc.opc5lscpu	https://github.co			16 1						47 ##	14.7		0.0	144.0	x	verilog	2 opc5lscp				4K 64K	N		16	2017 2019	9 https://revaldinhc OPC5LS OPC5 with predicate inst see hackaday One Page Computing Challeng
орс.орс6сри	https://github.co			16 1							14.7		2.0		Х	verilog	2 opc6cpu	Y as	_		4K 64K		27 4		2017 2019	9 https://revaldinhc OPC6 based on OPC5LS, more inst see hackaday One Page Computing Challeng
opc.opc7cpu opc.opc8cpu	https://github.co			32 1 24 2	16 kintex-7- 24 kintex-7-			6		03 ##	14.7			242.8 250.1	X	verilog verilog	2 opc7cpu 1 opc8cpu				M 1M 5M 16M		32 5 32 4	16	2017 2019	https://revaldinhc OPC7 32bit, based on OPCSLS, more i see hackaday One Page Computing Challeng
орс.орсосри	https://github.co			8 1			s 101	6			14.7				x -	verilog	2 opccpu	Y as			56 2K		13 3	10	2017 2019	9 https://revaldinhc OPC1 one page computer for CPLD see hackaday One Page Computing Challeng
zap	https://opencor			32 3	32 arria-2	James high I	D 10284	A 2	38 1	11 ##	q18.0	1.00	1.0	10.8	Х	verilog	37 zap_top	Y ye	s N		G 4G	Υ		16	2017 2018	8 ddi0100e_armv1- ARMv4T & Thumbv1 has cache & mmu
zap fc16	https://opencor	dipila incrantaritation 71		32 3 16	32 kintex-7-	-3 James Brake	f 7558	6 1	9 1	.35 ##	14.7	1.00	1.0	17.9	Х	verilog		Y ye	s N	I N 4	G 4G	Υ	-	16	2017 2018	8 ddi0100e_armv1- ARMv4T & Thumbv1 has cache & mmu PDF papers chpt 11: VHDL By Example: Fundamentals of
oc54x	https://opencor			16 1	L6 kintex-7-	-3 James Brake	f 2225	6 1	1	80 ##	14.7	0.67	1.0	54.1	x		10 oc54 cp	u Y ve	s N	Y 6	4K 64K			-	2002 2009	9 40-bit accumulator, barrel shifter C54x clone
bit-serial	https://github.co		cum													vhdl	6 top	Υ	N	1 4	IK 4K	N	15		2020 2021	bit serial, 16-bit uP, very simple supports Forth
forth_cpu	https://anycpu.c		rth			-3 James Brake	f 1858		0 1	40 44	14.7	0.67	1.0	F2 0	v .	vhdl	11 top				4K 64K		25		2013 2020	
forth-cpu/h2 mangomips32	https://opencor			16 1 32 3		-3 James Brake	1000	0	9 1	49 ##		1.00		53.8	^ '	vhdl verilog	11 top	Y ye	s N		G 4G	Υ 1	100	32 5	2017 2020	D https://github.cor H2 Forth SoC, VHDL reads *.hex & *.t derived from J1, hex & bin files in 2/16/2018 cache support, runs linux very percise specs
riscv_clarinet	https://github.co		SC-V	32 3	32											bluespe	verilog	Y ye	s Y	4	G 4G	Υ	45	32 5		
rj32	https://github.co			16 1			6.14				.40.0				_		8 top	Y as			4K 64K	Y		16	2013 2021	1 verilog generated from schematic
riscv_rv12 8bit_chapman	http://gitnub.co			32 3 8 3		James Brake James Brake		A 6	1		q18.0 14.7	0.33	1.0	245 5 1	ΙX	system v	erilog 10 stack_pr	Y ye			56 256	Y	24	32	1998 1998	8 course work
8bit_chapman	http://www.ece			8 8		James area					v20.1				LX	vhdl	10 stack_pr				56 256		24		1998 1998	8 course work
dataflow_chap	https://opencor			16 1				6				0.33				vhdl	27 DataFlov			1 2	56 256				2003	course work
ks10 riscv reboot	http://www.tecl		P10 sc-v	36 3		6-2 Rob Doyle	4427	6	15	50 ##	14.7	1.00	2.0	5.6	Х	verilog python	39 esm_ks1	V ye		N A	IG 4G	N Y	45	32	2011 2014	4 36-bit accum & 18-bit adrs ucf file, most tests pass D https://www.yout work in progress, has 60 minute video on design issues
z-machine	https://github.co			8 1		James Brake	field	Α		##	q18.0	0.33	3.0		Т	system v	15 plugh	Υ Υ			10 10		13	32	2016	http://inform-ficti Z-machine (Zork) https://www.youtube.com/watch?v=2fNBkl
riscv_clarvi	https://github.co			32 3		James Alter	a 2616	Α	1	78 ##	q18.0	1.00	1.0	68.2	I E	3 system v	7 clarvi	Y ye			G 4G	Υ			2016 2017	7 https://www.cl.ca educational simple RISC-V implement doesn't make use of block RAM RTL
any-1 hc6502	https://github.co		ISC 502	64 3		-3 James Brake	of 619	6	-	07 ##	14.7	0.55	4.0	26.2	x	system v	erilog 18 bc6502	Y		I N 6	4K 64K	v 1	128	64	2021 2021	1 http://anycpu.org Cray-1 like with full set of vector instr v1 version had 48 bit inst bare source
dgb16	see FISA64			16 1		5 Junies Brake		6	-		14.7	0.55	1.0	20.2	X	verilog	1 dbg16	Y		I Y	-17 0417			8	2012 2012	https://github.cor inside FISA64 project debug uP for fisa64
fisa32	https://github.co	beta Robert Finch R	ISC	32 3	32 kintex-7-	-3 James Brake	f 3479		2 1	.52 ##	14.7	1.00	1.0	43.7	Х	verilog	1 FISA32	Υ	N	ΙY				32	2014 2014	4 https://github.com/robfinch/Cores
fisa64 ft64	https://github.co			64 3 64 3		-3 James Brake	t 10404	6 12	7	65 ##	14.7	1.50	1.0	9.4	Х	verilog verilog	1 FISA64 FT64v3b	Y		1 Y	CE 167	v	\rightarrow		2015 2015	https://github.com/robfinch/Cores need to use multi-cycle on mult https://www.ama 4th.attempt.at.64-bit.core/raptor64.amazon.kindle.book.l1.8.12 icaches.8.11.dc
klc32	https://opencor	anjana manananananan		32 3		-3 James Brake	f 3790	6 4	1 2	00 ##	14.7	1.00	4.0	13.2	x	verilog	25 KLC32	Y		1 4	6E 16E IG 4G	Y		32	2017 2018	8 https://www.ama 4th attempt at 64-bit core (raptor64, Jamazon kindle book, L1 & L2 icacnes & L1 do 2 https://github.cor single ported block RAM register file :(heavy use of includes
raptor64	https://opencor	alpha Robert Finch R	ISC	64 3	32											verilog	63 raptor64	ΙY	Y	Y 4	G 4G	Y 1	105 2	96 9	2005 2013	16 register sets, inst & data cache, m ISA not finished, core runs
rtf64	https://github.co			64				إبا		22		25-			Ţ	system v	3 rtf64	Y ye				Υ		32	2020 2021	1 variable length instructions Posit support, glossary & references
rtf65002 rtf6809	https://github.co			32				6 4		23 ##	v14.1 14.7	0.67	2.0	1.2	X	verilog verilog	10 rtf65002 4 rtf6809	d Y Y ye			G 4G	Y	+	16	2013 2013	3 https://github.cor 32-bit 6502 + 6502 emulation "proven" 5 http://www.finitr/ 6809 with 32-bit "FAR" addressing probably for simulation?
rtf68ksys	https://opencor			16 1		3e- James need				##		0.53				/ verilog	49 rtf68kSy			I N 4		Y		16	2012 2013	
rtf8088	https://opencor	planning Robert Finch		16	8 kintex-7-	-3 James Brake	ef 4514	6 4	1		14.7			8.6	Х	verilog	57 rtf8088	Y ye	s N		M 1M	Υ			2012 2013	3 https://github.cor 8-bit memory data, e.g. 8088
table887	https://github.co			16 1 32 1		-3 James Brake		6 9	2 2	08 ##	14.7 14.7	0.67	1.0		X X	verilog	2 table887		N	N 6	4K 64K	γ 1	28	8	2014 2016 2014 2016	6 included with Table888 source code 6 2016 version gives same reults as 201 code for cache & mmu incomplete
thor	https://gitridb.co	anjana mananananananananananananananananana		32 3		Robert Finch			306	.5/ ##	14.7	2.00	1.0	47.0		verilog verilog	thor				G 4G	Y		64	2014 2016	
				1 -		,	,										1	1.133	<u> </u>		- 1 1			1	,,	

See	_uP_all_soft folder	opencores or prmary link	status			data inst size size	FPGA	repor com ter ents	LUTs ALUT	LUT? mults	blk ram	F .			ks/ KIPS	ven dor	5	top file				max byte inst adrs		adr # mod reg	e year revi		note worthy	comments
See	thor	https://opencor	mature	Robert Finch	RISC	64 32		Robert Finch	210000		306						verilog	thor2	Y asm	Υ	4G	4G Y		64	2015 201	https://github.co	Thor-2: L1 & L2 caches, GP float & ve	ctor regs
The control of the co		https://opencor									306										4G	4G Y				https://github.co		
Mary Mary Mary Mary Mary Mary Mary Mary	xgate	nttps://opencor		Robert Hayes			kintex-7-3	James Brakef	2778	6	\vdash	159 #	## 14.7	0.67	1.0 38.3	Х	verilog				10	46	42			3		Freescale XGATE co-processor compatible
Section 1. Supplies from the control of the control		https://github.co					kintov 7	Rodnov Sincle	106	6		474	14.7	0.22	1.0 707.0								_	32	0 -00-	http://www.inf.i		inst after branch/sall/stn always exect
See		https://opencor		,							+	77.7	14.7	0.55					y asiii	14 1	ıĸ	OK I	41	3		a inteps.//gitilub.co		
Segregative segretaries of the s		https://opencor									19								Y ves	N N	64K 6	64K Y	\vdash			5	, 0	ack machine, compiler is in Forti
See		https://opencor				8 14						80								N Y	256	4K Y				2		
The control of the co	avr_core	https://opencor	stable		,,,,,,	8 16										Х	verilog :	15 avr_core				128K Y	72	32		7		
Service Servic	riscuva1	https://www.sc					kintex-7-3	James Brakef	109	6		370 #	## 14.7	0.33	2.0 560.7	Х			ome	N Y	256	1K Y	35			https://github.co		also VHDL version by Bikash Gogoi with ident
March Control Contro		https://github.co	,						L .	\vdash	\vdash		_										\perp			3		
Tender Service		https://opencor					binton 7.2			-	\vdash	175 4	14 14 7	3.00	1.0 143.0	V .							\vdash			7		
The Control of the Co		kestrelcompute									8												20	32		https://github.co		
See		https://github.c																					12			7		derived from Myron Plichota's design (stream
The standard of the burney of the plane of t	s64x7	https://github.c	stable	Samuel Falvo II	forth	64 8															16E :	16E Y	56			7	64-bit simple Forth engine	very little doc
The contribution of the co		https://opencor		Samuel Hangouet								118 #				Х									0 -0001	3		
Section of the product of the produc		https://www.ds					kintex-7-3	James needs	editing t	6			14.7	0.33	1.0		vhdl 4	45 manik2tor	Y yes					16		www.niktech.co		supports Xilinx, Altera, Actel, Lattice; broken v
March Marc		https://github.co		Sanjay Gupta																						3		
See		http://www.DTE	0.00.0								\vdash															www.1-core.con		
Mary Mary Mary Mary Mary Mary Mary Mary		https://opencor									\vdash												33	2 32		5		
Trigger 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	lm32	https://github.c			0000		MILLEN-713	Junies Diakei	11/3		\vdash	-22 1	14.7	0.55	5.5	^	verilog		Y yes				\vdash	37		4		
The contract of the contract o		https://github.c					spartan-6	James failed	13531	6 31	78	50 #	## 14.7	0.80	1.0 3.0	Х							Ħ			1		
Mart Mart Mart Mart Mart Mart Mart Mart Mart		https://opencor	stable	Sebastien Bourdeaudu	AVR		kintex-7-3	James Brakef									verilog	1 softusb_n	Y yes	N	64K 6	64K Y		32		https://www.mi	AVR clone, part of www.milkymist.or	g
From Seminor United S		https://opencor									\Box						verilog	15 top_level	Y yes	N N	64K 6	64K Y				9		
March Marc		nttps://opencor									\vdash						Y vhdl & ver	rilog	Y yes	N	4G	4G Y				https://github.co		both rocket & river cores
Test Standingstree Level S		nttps://opencor		B							4					X			100	N N	4G	4G Y	41	32		https://github.co		
Mart		https://opencor									1					X II Y				N V	4K	104	15	ь		https://backaday		negative edge reset "clock"
Mary		https://opencor									-			0.00												Э псерз.//паскаца		negative eage reset clock
Second Column Temporal Process Temporal Proc		https://opencor														_	verilog	15 k68 cpu	Y yes					16		9		
marriar (a)	dcpu16	https://github.c	beta			16 16	kintex-7-3	James Brakef	662	6 1		318 #	## 14.7	0.67	4.0 80.4	Х		5 dcpu16_c	Y asm	N N	64K 6	64K N	37	8		https://en.wikip	for the 0X10c game	4+ addressing modes, 4 & 5-bit reg /modefield
22 1992/Allered above 1992	nnarm	ftp://ftp.gwdg.d	untested	Sheng Shen	ARM	32 16																					mentioned at https://en.wikipedia.or	
Section Sect		http://git.azurev																						8		http://pages.cs.v		
The part		http://citeseerx.		.,							\perp				1.0								\perp			https://pdfs.sem		
Section Procession Proces		nttps://github.ci	0.10-0.0																. 100				\vdash			http://www.emi		
Commonwers Application A		https://github.ci																				_	13					
Section Sect		https://opencor									32					X,							13	120		3	nom macker's rension, on cambridg	e course
Page Page State Page State Page State Page State Page State St	8051	https://opencor														ILX										5	8051 core includes several on-chip pe	eripherals, like timers and counters
special states/feature in stat	8051	https://opencor	alpha	Simon Teran, Jakas			zu-2e	James area o	1482	6		242 #	## v20.1			ILX	verilog	32 oc8051_tc	Y yes	N						5		eripherals, like timers and counters
State Control Contro		https://github.co								Α	\sqcup					_										0	,,	mister version of ao486: reworked with many
Part Sept		https://opencor																								9		
		https://opencor																								2	DLX	
wideligh Strates/Progressor stable Stefan Fisherter possible Stefan Fisherter possible Stefan Fisherter possible 13 Stefan Fisherter possible possible Stefan Fisherter possible		http://www.e-h					KIIILEX-7-3	Jailles Blaker	1022	0 1		107 1	14.7	0.07	1.0 44.0	^							+	3		7	FPGA version of LGP30 drum comput	
widepide https://proenced_planks states processor processo		https://opencor					kintex-7-3	James incom	plete po	r 6	H	- 4	## 14.7	0.33	3.0	١,				Y	-111	-111				https://en.wikip		
1000-00-00-00-00-00-00-00-00-00-00-00-00	wb4pb	https://opencor	stable								1	102 #	## 14.7	0.33	3.0 36.2					Y					2010 201	https://en.wikip		
Processing State		https://opencor	alpha	Stefan Istvan																			16			3	This is a little-little processor core	
Figure Processor Stable Stefano Tomelo Fisco 32 32 Inter-7-3 James Braker 139 Rf 4 62 130 Rf 147 100 10 93 X V Mill 15 No. M		https://github.co									4												61			4		cache & mmu
13.5 13.5	о. шио ор	nttps://github.ci	0.10.0.0		P						-												\vdash			https://openrisc		
atlas x N type//peercor bet stephan Noting RISC 16 16 june-y-73 james Brader 1959 6 1 1 5 151 #8 14.7 (8.08 10.0 T.59) ILX video 1.9 ATLAS 2R V sam. N V 64K 64K M 80 0 8 2013 2015 ARM Humbu like inst set has MNUB & full SOC features at altas core num-/peercor bet stephan Noting RISC 16 16 june-y-73 james Brader 599 6 1 1 20 88 video 1.9 ATLAS 2R V sam. N V 64K 64K V 80 0 8 2013 2015 ARM Humbu like inst set has MNUB & full SOC features at altas core num-/peercor alpha stephan Noting RISC 16 16 june-y-73 james Brader 599 6 1 1 20 88 video 1.9 ATLAS 2R V sam. N V 64K 64K V 80 0 8 2013 2015 ARM Humbu like inst set has MNUB & full SOC features at the stephan Noting RISC 16 16 june-y-73 james Brader 599 6 1 1 20 88 video 1.9 ATLAS 2R V sam. N V 64K 64K V 80 0 8 2013 2015 ARM Humbu like inst set has MNUB & full SOC features at the stephan Noting RISC 16 16 june-y-73 james Brader 599 6 1 1 20 88 video 1.9 ATLAS 2R V sam. N V 64K 64K V 80 0 8 2013 2015 ARM Humbu like inst set has MNUB & full SOC features at the stephan Noting RISC 16 16 june-y-73 james Brader 599 6 1 1 20 188 video 1.9 ATLAS 2R V sam. N V 64K 64K V 80 0 8 2013 2015 ARM Humbu like inst set has MNUB & full SOC features at the stephan Noting RISC 16 16 june-y-73 james Brader 599 6 1 1 20 188 video 1.9 ATLAS 2R V sam. N V 64K 64K V 80 0 8 2013 2015 ARM Humbu like inst set has MNUB & full SOC features at the stephan Noting RISC 16 16 june-y-73 james Brader 599 6 1 1 20 188 video 1.9 ATLAS 2R V video 1.9 ATLAS		https://opencor					kintex-7-3	Jaines Braket	1399/	ь 4	62	130 1	+# 14./	1.00	1.0 9.3	X							20	32		2		
atlas core https://opencore beta Sephan Nolting RSC 16 16 pu-2e James James of 169 6 1 5 222 giff v20.1 0.80 1.0 172.2 L/L Vend 1.9 ATLAS_ZV / Sen N V 64K 64K W. 80 8 8 2033 2015 ARM thrumb like inst set non-MMU version atlas core https://opencore beta Sephan Nolting RSC 16 16 pure 2e James James of 169 6 1 2 324 giff v20.1 0.80 1.0 47.3 L/L Vend 1.9 ARM thrumb like inst set non-MMU version atlas core https://opencore.japha Sephan Nolting RSC 16 16 pure 2e James James of 28.8 6 1 2 30 1.0 47.9 L/L Vend 1.9 Record 1.0 4 1.0		https://onencor					kintex-7-3	James Brakef	1595	6 1	5	151 1	## 14.7	0.80	1.0 75 9	ILX							80	R		5		
atlas core https://generol beta Stephan Notting RISC 16 16 16 16 16 16 16 1	atlas_2K	https://opencor																								5		
atlas core https://opencore	atlas_core	https://opencor		Stephan Nolting		16 16		James Brakef	559	6 1				0.80	1.0 286.2	IX	vhdl	8 ATLAS_CP	Y asm	N Y	64K 6	64K Y		8	2013 201	5		non-MMU version
	atlas_core	https://opencor								-				0.00									80	8		5	ARM thumb like inst set	
https://pencor. alpha Stephan Nolting MSP430 16 virex-6 Stephan Nolting		nttps://opencor																					\sqcup			https://github.co		
storm_core https://gebroord		https://opencor																					\vdash			https://github.co		
storm core https://open.cord beta Stephan Nolting ARM7 32 32 kintex-7-3 James Brakef 312 6 3 4 159 ## 1.47 1.00 1.0 45.2 x 1 v hdl 1.0 to 50 t		https://opencor		- tep						-	4															https://github.co		
storm soc https://poencor beta Stephan Nolting ARM7 32 32 kintex-73 James Brakef 53.14 6 7 4 19 Hz 1-7 1.00 1.0 45.2 X Y vhdl 40 storm tof Y ves N A 64 64 Y 2 2007 2009 emulation of Apple II computer replaced Are peripheral Hush stub 2007 2009 emulation of Apple II computer replaced Are peripheral Hush stub 2007 2009 emulation of Apple II computer replaced Are peripheral Hush stub 2007 2009 emulation of Apple II computer replaced Are peripheral Hush stub 2007 2009 emulation of Apple II computer replaced Are peripheral Hush stub 2007 2009 emulation of Apple II computer replaced Are re		https://onencor									+	179 4	## 14 7	1.00	1.0 77 4			16 core	Y ves	N						4		
apple2fpga http://www.cs. stable stephen A Edwards 5502 8 8 kintex-7-3 James Juncol 147 6 9 159 ## 201 0.33 4.0 9.2 1 1 1 1 1 1 1 1 1		https://onencor									4							40 storm ton	Y ves	N	4G	4G Y	\vdash			5		
apple2fige app		http://www.cs.c									9													32		9		
plasma https://open.ord stable Steve Rhoads MIPS 32 32 kintex-7-3 James Barea 240 6 247 ## v.07 0.31 22 247 ## v.07 0.31 22 248 247 47 47 0.01 0.31 22 248 247 47 47 0.01 0.31 22 248 247 47 47 0.01 0.31 22 248 247 47 47 247 47 47 247 47	apple2fpga	http://www.cs.c	stable	Stephen A Edwards	6502		zu-2e	James area o			8						Y vhdl	19 de2_top	Y yes	N Y	64K 6	64K Y				9		replaced Altera PLL with stub
plasma https://open.ord stable Steve Rhoads MIPS 32 32 kintex-7-3 James Barea 240 6 247 ## v.07 0.31 22 247 ## v.07 0.31 22 248 247 47 47 0.01 0.31 22 248 247 47 47 0.01 0.31 22 248 247 47 47 0.01 0.31 22 248 247 47 47 247 47 47 247 47		www.spacewire	0.00.0							-							vhdl	1 raptor16	Y yes	N N	64K 6		_			1		
processor-core attross/ignitube_c untessted Steven Hua RISC 32 32 2		nttps://opencor									3		_			_	vhdl 2	22 plasma	Y yes	N	4G		-			http://plasmacp		
Avg.		nttps://github.co					zu-2e	James area o	241	6	2	427 ‡	## v20.1	0.33 1	2.0 48.8	LX	vhdl	6 pico_basic	Y yes				52			https://wiki.fort		
or1200_bp https://pencor stable strauch Tobias OpenRISC 32 virke-5 Strauch Tobias OpenRISC Virke-5 Virke-5 Strauch Tobias OpenRISC Virke-5		https://gitnub.co					kintev-7-2	James 7 clo+	1554	6	\vdash	222 4	## 1/17	0.33	10 47 4	×		10 avr core					72					Quartus proj, basic KISC instructions
Itos://github.c stable Sures Personal Sures Sudhanshu Gupta RISC 16 16 16 16 16 16 16 1		https://onencor									\vdash			0.00		X							1,2			https://onenrisc		numbers from published paper
artems https://github.c simulatio Sudharshan Sundaram RISC 16 16 16 16 17 18 18 19 19 19 19 19 19		https://github.c	om/Sacus						3002	Ħ	\vdash		1		5 55.1	<u> </u>							16	8		https://en.wikip		
C-nit http://www.c-n stable Sumit RISC 16 16 5partan-3-5 James Staine Total To	artemis	https://github.c		Sudharshan Sundaram	RISC						ᅡ						verilog		Y asm	N		N		8	2018 202	https://www.yo	simple, educational uP with decent vi	
C-nit http://www.c-n stable Sumit RISC 16 16 5partan-3-5 James Staine Total To	cqpic	http://www002																								1		
jane_nn stable Suresh Devanathan RISC 4 8 kintex-7-3 James Brakef 723 6 178 ## 14.7 0.53 1.0 81.4 X vhdl 3 Processor Y	c-nit	http://www.c-n	Judic		moc		spartan-3-5	James xilinx L	752	4	3	100 #	## 14.7	0.67	2.0 44.5	Х	verilog	6 soc	or asm	N N	64K 6	64K Y	22	15		4	RISC with several load/store modes	
mano_machin_https://github.cg stable Susam Pal accum 16 16 kintex-7-3 James needs 36 6 ## 14.7 0.67 2.0 vhdl 5 microproc Y N 4K 4K N 25 2005 2016 Computer System course project, bidir mem data for XC9572 CPLD, large # of latches for XC9572 CPLD,		nttps://github.co					L				\sqcup					\sqcup	44			$\perp \!\!\! \perp$				\perp		9	<u> </u>	1
https://www.syncporietar/Synopsys ARC 32 16 porprietary		hadron Herric C	0.00.0								\vdash					Х				.	41/	AV P						
ARC https://www.synroprietar/Synopsys ARC 32 16 porprietary 1.0 proprietary Y yes 4 4 4 4 4 4 https://www.synroprietar/Synopsys several families each with options for ASIC use, FPGA versions avail		https://github.co									\vdash		+# 14.7			\vdash										computer Syster		
	ARC						, ,	Susumu ividSl	20100		\vdash	50	1				-,	- 0					\vdash	32		https://www.svr		
	eight_bit_uc		_		RISC	8 12	kintex-7-3	James signal	/variable	6		_	14 7					-		\dashv		2K Y	+	37	2000 200)	part of Amplify documentation	

_uP_all_soft folder	opencores or prmary link	status auth	style clon		ta ins		repor com ter ents	LUTs ALUT	mults	blk ram m	F a	tool M ver /i	IPS clks			S src code	#src files top	p file g	tooi chai	- I S I	ax max	byte adrs	adr mod	# pip	start last year revis	secondary web	note worthy	comments
riscv_scr1	https://github.co	untested Syntacore	risc-	v 32	2 32	2 arria-2	James Brake	field	Α		##	q18.0				system	47 scr1	1_top_Y	yes	N 4	IG 4G	Υ		32	2017 2018	http://syntacore.o	com	
riscv_scr1	https://github.c	untested Syntacore	risc-		2 32											system	47 scr1	1_core Y	yes		1G 4G				2017 2021	http://syntacore.o	com	
pdp2011	http://pdp2011.	stable Sytse van Sl		11 16			James Brake		6 1		205 ##				3.6 IX	Y vhdl	3 cpu			Y N 6			70 13	8	2008 2019	http://pdp2011.sv	SoC, build files for A&X boards	complete impl including orig IO devices
prawn		errors Tadatoshi Is			8		-: James missi		6		##					vhdl	2 prav			N N 4			\perp		1992			IDL: Analysis and Modeling of Digital Systems, 19
yacc mist1032	https://opencor	stable Tak Sugawa stable Takahiro Ito		_	2 32		James map		6 6	125	_	14.7 1 q18.0 1	.00 1.	_	IX	verilog system	10 yacc	t32e10 Y	yes	N 4	1G 4G	Y		32 5 64	2005 2009		derived from, but independent of p mist32 uP: embedded version	Ia YACC Yet Another CPU CPU
mist1032	https://github.c	errors Takahiro Ito			2 32		James altera		A T	123		q18.0 1			,. <u>.</u>	verilog	87 mist				1G 4G			64	2014		mist32 uP: out of order version	missing cache ram 16entry 512bit.v
mist1032	https://github.co	errors Takahiro Ito			2 32	2 cyclone-10			4 4	138		q18.0 1			1.0		100 mist			- 4	4G 4G	Y		64	2015		mist32 uP: inorder version	high pin count
mblite	https://opencor	beta Tamar Kran				2 kintex-7-3	James Brake		6		227 ##					vhdl		e_wb Y		N 4			86	32	2009 2017		not all instructions implemented	moved everything to work library
forth_kf532	https://github.co	stable Tarasov Ilia	fort		2 6		James no *.					14.7 1				vhdl	1 kf53			N Y :					2013 2013		no trace of source code on web	
mcl51 mcl65	http://www.mic	stable Ted Fried	805 650	_	8		Ted Fried	312			180	14.7	1.33 8.			propriet	1 mcl		,	N N 6	_		-	-	2016	1	micro-coded microcoded, cycle exact	excellent micro-coding LUT counts
mcl65	http://www.mic	stable Ted Fried	650		8		Ted Fried	252	6	_	196 ##					verilog	1 mcl			N N 6					2017		microcoded, cycle exact	excellent micro-coding LUT counts
mcl86	http://www.mic	stable Ted Fried	x86	16	6 8	kintex-7-3	Ted Fried	308	6	4	180	C	.67 20.	.0 19	9.6 X	propriet		Υ		N N 1	M 1M	ΙY			2016	http://www.emb	microcoded, meets original 8088 ti	ming@100MHz
xtensa	https://ip.caden	roprietar tensilica/ca			6 16,2											propriet					1G 4G			32 5,7		ch 8, Processor D		eg ASIC usage, TIE tool generates RTL & software
cowgirl	https://opencor	errors Thebeekee			6 16 2 16		James incon	plete sou	6			14.7 C	1.67 1.	.0	-	vhdl	14 cow 5 j1vh		forth	N 6	64k	(20	8	2006 2009		VHDL clone of J1 forth CPU	altera block RAM
j1vh lion	https://github.co	om/flamir Theo Husse om/lliont/ Theodoulos		16		0					_				+	Y vhdl		isysten Y			4K 64K		20	8	2015 2019	https://hackaday	custom gaming CPU, mem segment	
p-vex	https://github.c	om/tvana: Thijs van As			2 12	8 kintex-7-3	James bypa:	1660	6	1	233 ##	14.7 1	.00 1	.0 140	0.1	vhdl	26 syst			N	110	`	73	32 4	2005 2015			probable degeneracy, LUT RAM for program r
free_risc8	https://web.arc	stable Thomas Coo		6 8	14	4 kintex-7-3	James Brake	f 355	6		142 ##	14.7				verilog	8 cpu	ΙY		N 2	56 4K	Υ			2002 2011	https://web.archi	ve.org/web/20120309123835/http:/	/www.mindspring.com/~tcoonan/index.html
eric5		roprietar Thomas Ent			8	-,	-6 entner-elect		4 opt		60		1.42		9.1 I	propriet					12 1K				2005 2011		25 MIPS: ERIC5xs, ERIC5Q	
riscv_bonfire	https://github.co	vado proje Thomas Ho			2 32		James Brake		6			14.7 1) O V	vhdl		nfire_cr Y		N N 6	IG 4G	Y Y		32	2018	http://bonfirecpu	vivado project, based on lxp32	comingled lxp32 & RISCv; poorly organized git
pet_fpga aquarius	https://gitiidb.co	stable Thomas Skil stable Thorn Aitch		2 8 H-2 32	_	kintex-7-3 kintex-7-3	James Brake	f 4071	6 2		97 ##			_		verilog verilog	21 top	6502 Y			4K 64K		+		2007 2011	http://Onf.org/i-c	for Commodore PET clone of Hitachi SH-2	project seems to have stalled
aquarius	https://opencor	stable Thorn Aitch		H-2 32			James area					v20.1 1				verilog	21 top				1G 4G	Y			2003 2013		clone of Hitachi SH-2	project seems to have stalled
mcpu	https://opencor	stable Tim Boscke	accu	m 8	8	spartan-6-	3 James Brake	f 41			384 ##	14.7	.08 1.	.0 749	9.0 X	vhdl	1 tb02	2cpu2 Y	asm	N (64 64	Υ	4		2007 2018		MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst
yafc	https://github.c	alpha Tim Wawrz				kintex-7-3	James Brake		6			14.7				vhdl	20 cpu			N Y 8			26		2014			influenced by J1, F16 & C18
tg68	https://opencor	stable Tobias Gub			6 16		James Brake		6		44 ##	14.7			3.2 X	vhdl		8_fast Y						16	2007 2012		TG68 - execute 68000 Code	for use with Minimig
tg68kc cortex m3	http://www.clo	stable Tobias Gub		0 16			James Brake	rieia	_				0.67 4.	.0	X	vhdl propriet		58docC Y	yes	N N 4	16 46	Y		16	2013 2019	cortox M2 data ch	68020 ISA	various academic papers, several projects
pic_coonan	Tittp://www.cioi	alpha Tom Coona			14	-	James Brake	f 328	6	1	165 ##	14.7 C	.33 1.	.0 166	5.1 X			cou Y	yes	N Y 2	56 4K	Y		10	1999	COITEX IVIS UATA SI	claims to be mature	risc8 by Tom Coonan also a PIC uP
risc8	https://web.arcl	stable Tom Coona		6 8					6		154 ##	14.7	1.33 2.	.0 71	1.5 X	verilog	8 cpu	Y	yes	N Y 2					1999 1999	https://github.com	excellent HTML doc	directory contains derivative design by another
rtx2000	http://www.mp	asic Tom Hand		h 16	6 16	6										propriet	tary										Harris Corp., FPGA version at MPEfo	
cf_ssp	https://opencor	stable Tom Hawkii														confluer	nce	Y	_	N		-			2003 2009		confluence to VHDL	CF State Space Processor
riscv_urv-core fpgammix	https://github.co	error Tomasz Wło stable Tommy Tho			2 32 4 32		James missi James Brake		Λ 0	10	04 ##	14.7 1 q13.1 1			20 1	verilog system	3 core	Y		N 4			256	32 288	2015 2015	https://op.wikipo	clone of Knuth's MMIX	micro-coded
vari	https://github.c	stable Tommy Tho		_	2 32				6	_	_	14.7 1		_	23 X	Y verilog	8 top		yes	-	M 2M	1 '		32	2004 2008	ittps://en.wikipe	subset of MIPS R3000	micro-coded
yarvi	https://github.c	beta Tommy Tho		_		2 kintex-7-3	James Brake		6		122 ##			_		verilog		vi_soc Y	yes	N N 4				32 3	2016		no multiply or divide	simple implementation of RISC-V
dalton_8051	www.cs.ucr.edu	stable Tony Givarg	is 805		8	kintex-7-3	James Brake					14.7				vhdl	7 i805	51_all Y	yes						1999 2003		ASIC	, p , p , a , a , a , a , a , a , a , a
i8051		stable Tony Givarg				kintex-7-3						14.7 C				vhdl		51_all Y	yes	N 6		Y			1999 1999		author has book & course	Embedded System Design: A Unified Hardware
sayuri_cpu risc8softcore	http://www.mo	stable Toyoaki Sag om/osrese Trammell H	awa RISO udson AVE		2 32	2 kintex-7-3	James Brake	f 1604	6		208 ##	14.7 1	00 1.	.0 129	9.9 X	vhdl verilog	13 cput	01 8-soc Y		N Y 6	IG 4G	, v		32	2000 2000		dead weblink	high number of DFF
hd63701	https://gitnub.co	planning Tsuyoshi Ha			8 16	snartan-6-	-3 James Brake	f 1412	6 1	3	31 ##	14.7	133 /	.0 1	1.8 X	verilog		8-soc Y 63701 CC		N N 6		Y	-	-	2020 2020	4	mostly compatible with the AVR ins Used in Atari game console, 6801 cl	
z80control	https://opencor	alpha Tyler Pohl	Z80		8		James Brake			-		14.7				Y verilog		de1 Y		N N 6					2010 2012			d interfaces to DRAM, based on T80 core
riscv_boom	https://github.c	untested UC Berkeley	risc-	v 32	2 32	2										scala			yes	Υ 4			45	32		https://boom-cor	Berkeley Out-of-Order RISC-V Proce	
riscv_sodor	https://github.c	scala UC Berkeley	risc-		2 32	2										scala				N 4				32			1, 2, 3 and 5 stage pipe versions	
riscv_zscale vscale	https://github.co	scala UC Berkeley stable UC Berkeley		v 32 v 32	2 32	2 kintex-7-3	James Brake	f 3072	-		127 ##	14.7 1	.00 1.	.0 41	1.2 X	scala verilog	23 vsca			N 4	1G 4G	Υ		32	2015 2017		not maintained & not conformant	and descripted, and the date (size a)
m32632	https://github.ci	stable Udo Moelle			2 8				6 19		83 ##					verilog	18 exar			Y Y 4	16 46	v	200		2016 2017	http://cnu-ns32k	net/	orl depreciated: not up to date (risc-v) 21.97 VAX Mips at 50MHz (Cyclone IV)
68hc05	https://opencor	stable Ulrich Riede			8		James Brake					14.7				vhdl	1 680			N N 6			200		2007 2009	псерлу сра поодк		22.57 Vivi impode Solitina (eyelone iv)
68hc05	https://opencor	stable Ulrich Riede	el 680	5 8	8	zu-2e	James area	1096	6		485 ##	v20.1 0	0.33 4.	.0 36	5.5 X	vhdl	1 680			N N 6	4K 64K	Y			2007 2009			room for still better fmax
68hc08	https://opencor	stable Ulrich Riede			8		James Brake		6			14.7 C				vhdl		ur08		N N 6					2007 2009			
68hc08	https://opencor	stable Ulrich Riede			8	zu-2e	James area		6		143 ##		0.33 4.			vhdl	1 x68t		yes	N N 6	4K 64K	Y			2007 2009		1.1	
tiny64 tinv8	https://opencor	stable Ulrich Riede altera dsg Ulrich Riede			2 32	2 kintex-7-3 arria-2	James Brake		6			14.7 1 q18.0 0			7.9 X	vhdl ahdl	6 tiny:	/X			4K 64K		14	8 256	2004 2007		data size from 32 to 64 bits Altera megafunctions	micro-coded sub-ops
altor32	https://opencor	stable Ultra Ember			2 32		James Brake			5		14.7 1			5.8 IIX	verilog	16 alto	r32 V	ves	N Y 4				230	2012 2015	https://openrisc.i	simplified OpenRISC 1000	xilinx S3 primitives
altor32_lite	https://opencor	stable Ultra Ember			2 32	2 kintex-7-3	James Brake	f 1928	6		236 ##	14.7 1		.0 61	1.3 ILX	verilog	7 alto				1G 4G	Y			2012 2014		simplified OpenRISC 1000, no pipeli	nt xilinx S3 primitives
riscv_biriscv	https://opencor	es.org/pro Ultra Embe			2 32	2										verilog		Υ	yes			Υ	-	32	2020		dual issue	also single issue version
hpc-16	https://opencor	beta Umair Siddi			6 16		James Brake		6		152 ##					vhdl	20 cpu	ı Y	asm	N 6				16	2005 2015			
sweet32 sweet32	https://opencor	alpha Valentin An			2 16	6 kintex-7-3 kintex-7-3	James Brake		6 1			14.7 1 14.7 1				Y vhdl B vhdl		et32_ Y		N N 4		Y	26	16 16	2014 2015	1	targets MACHXO2, DDR RAM targets MACHXO2, no RAM	clock divider to Sweet32_v1_core
sweet32 sweet32	https://opencor	alpha Valentin An alpha Valentin An	gelovski MIP	,	2 16		James Brake		6 1			14.7 1				B vhdl		eet32_ Y eet32_ Y		N N 4		Y	20	16	2014 2015	1	targets MACHXO2, no RAM	+
fpag4_risc16_1	http://www.fpg	errors Van Loi Le	RISC		6 16				6			14.7 0			1	verilog	15 Risc			N Y 6				16	2017 2017	1	similar to mips16_16_1cycl	incomplete Risc_16_bit module
fpga4_8bit_up	http://www.fpg	stable Van Loi Le	accu		8	kintex-7-3	James Brake		6	1	200 ##	14.7	1.33 3.	.0 85	5.3 X	vhdl		nputerom		N S	96 128	3 Y	10	2	2016 2016	book: LaMeres In		16 input & 16 output ports fill out 256 byte ad
fpga4_mips_5p	http://www.fpg	errors Van Loi Le	MIP	,	2 32		James dege		6		##	17.7				verilog				N N 4					2017 2017		educational, full pipelined MIPS	incomplete
fpga4_mips16_	http://www.fpg	stable Van Loi Le	RISC		6 16				6			14.7				verilog	8 mip			N 6			13	8	2017 2017			same prog & data mem and alu as mips16_16
fpga4_mips16_ fpga4_up8_12	http://www.fpg	stable Van Loi Le errors Van Loi Le	RISO	-	6 16		James Brake James dege		-	-	213 ##	14.7 C			5.0 X	vhdl verilog	8 mip	s_vhdl rocontrol		N 6	oK 65K	1	8	8	2017 2017		educational, no block RAM interred educational, simplified PIC12	actual prog sz=16, actual data mem sz=256 incomplete
complete 8bit	https://www.ipg	stable Van-Lei Le	accu		8					1		14.7			7.5 X	vhdl	6 com	nputer N	CI .	N S	96 128	3 Y		+	2016 2016	1	caacadonal, simplified FIC12	memory unit uses block RAM, IO ports prune
riscv_briscv	https://ascslab.	untested various	risc-		2 32									1 23,	1			Y	yes	Υ 4	1G 4G	Y	45	32	2018 2020	https://opencore	six implementiations of risc-v	Boston Un. Course work
riscv_orca	https://github.c	beta VectorBlox	risc-		2 32		vectorblox	1082	A		244 ##			.0 221	_	vhdl	13 orca	a Y	yes	N 4	4G 4G	Υ		32	2016		*, /, fltg-pt all optional	RV32IM
mxp	http://vectorblo	stable VectorBlox				zynq45-7	vectorblox	39856	6 64			v17.2 1				propriet		Υ		NI I	C 1-	1	\perp	22	2012 2017	http://www.ece.u		so LUT count for 8 lanes with custom inst
qrisc32	https://github.	alpha Viacheslav mature Victor A Pai	RISO MID	S 32	2 32	2 arria-2	James Brake	f 3075	A 4		144 ##	q13.1 1	.00 1.	.0 46	o.9 I	system v	8 grise			N 4		Y	+	32 4 32	2010 2011		qrisc32 wishbone compatible risc or nice schematic and clear description	
single-cyc-cpu r8-core	https://github.c	om/vctrog Victor O. Co			6 16	5	+ + -	+	+		+		+	+	+	Y vhdl	30 Alva		_singi asm	N 6	4K 64k	(N	35	16	2019	1	university project, doc in portugues	
mips_sc_rubio	http://www.ece	untested Victor P. Ru	bio MIP	S 32	2 32	2							+			vhdl		s_sc Y			1G 4G	1	-3		2004 2004		MIPS RISC Processor for Comp Arch	
tisc	https://opencor	beta Vincent Cra			8		James Brake	f 195	6		87 ##		.33 1.	_		vhdl	1 TISC	С		N 2	56 1K	Υ		2	2009 2009		Tiny Instruction Set Computer	minimal accumulator machine
ztapchip	https://github.c	stable Vuony Nguy			2 32	- ,			A 43			q18.0 1				Y vhdl	53 ztac					1	70		2015 2015		multi-core with MIPS master	files no longer available, was under developm
w11 legy8	https://github.	alpha Walter Mue simulation Warren Set			6 16 4 32		James Brake James Brake		6 1	1	147 ##	14.7 C				Y vhdl B verilog	118 pdp	11_co Y 1_cpu Y			M 4M		70 13	32	2010 2019	nttps://github.com	Boots UNIX, has MMU & cache, ret	
legv8 legv8	https://github.c	stable Warren Set		4 64					-	2		14.7 1				B verilog	2 arm							32	2018 2019	1	coursework, limited ISA, 3 versions	single cycle, inst: LDUR, STUR, ADD, SUB, ORR, pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A
legv8	https://github.c	stable Warren Set					James Brake					14.7 1				B verilog	2 arm	cpu Y	yes	N 4	1G 4G	Y		32	2018 2019	l		inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, E
		,, ,	1 . 2 10	, ,	, ,,,,								,				. 1									•	, , , , , , , , , , , , , , , , , , , ,	, , , , , , , , , , , , , , , , , , ,

uP_all_soft folder	opencores or prmary link	status	author	style / clone	data size	1 1	FPGA	repo		LUTs ALUT	LUT?	blk ram	F max	at too		S clks			S coc		top file .	g chai	fltg	max dat	max l	byte ‡	adr mod	# reg	e year	last revis	secondary web link	note worthy	comments
code cpu	http://minnie.tr	stable	Warren Toomey	RISC	16	16	atrix-7-3	lame	s 4K LU	6748	6	1 1		## 14	7 0.6	7 2.1)		vhdl	1	16 cpu	_	N	N 64K	64K	N		16	2012	2015			originally schematic based (Logisim)
rilogboy	https://hackada		Wenting Zhang	cisc	8	8		-				+-				1			veril		,									2019	https://github.cor	Game Boy in Verilog, both CPU (SN	18: also https://github.com/neildryan/GBA
a	https://github.o		Wesley W. Terpstra	RISC	32	32	cvclone-5	Wes	le larges	8540	Δ		125	n15	0 1.00	0 0.	29.	3 1	vhdl									32	2013	2016		An Out-of-Order Superscalar Soft O	
cv swerv	https://github.o		Western Digital	risc-v	32		cyclone 3		ic larges	05-10		+	123	415	2.00	0	23.			em ver	rilog	Y yes		4G	4G	v	_	32	2019			9 stage pipe, dual issue	risc-v SoC for fpga, riscv swerv eh1 fpga
ore	https://onenco		Whitewill	MIPS	32		kintex-7-3	3 Jame	s Brakof	2469	6	1	231	## 14	7 1.00	0 1.	93.	5 Y	veril			Y ves	N		4G	v	_	32	6 2005			MMU & caches	inse v soc for ipgo, risev_swerv_eni_lpge
cz80	http://sowerbu		Will Sowerbutts	Z80	8		spartan-6	_				15		## 14				_	vhdl		25 top level			N 64K		Y	+ -	32		2014		based on Daniel Wallner's T80, for	Panillio Pro hoard
smacELF	https://hackada			1802	8		spartan-c	7-3 Janne	23 CO113C1	2300	0	13	- 55	## 14	0.33			V V	scala			Y asm			64K	Y 10	20	16	2013	2020		AKA COSMAC ELF of 1976	instructions on using Scala
ska-III	http://www.exi		Wolfgang Forster	68000	16		arria-2	lame	es Brakef	7388	^	+		## a13			-	2 1	vhdl		11 wf68k00in			N 4G	4G	V 10	,0	16	2003	2020		for use as an Atari ST	ilisti uctions on using scala
nberg	https://github.o		Wolfgang Puffitsch	VLIW	32		cyclone-4							## 013				3 1	vhdl			Y ves	Y		2M	Y	+	32		2013		upto 4 inst/clock	LPM mem & floating point
arca	https://github.c		Wolfgang Puffitsch	RISC	16		arria-2		es Brakei			22		## q13					vhdl		40 marca	r yes	N	8K	16K	1 7		16	4 2011		nttp://wwwz.imm	serial multiply & divide	
ck	https://github.o			accum	16		dffid-Z		Ha not co			22	157	## Q13	1 0.6	/ 0.	10.	0 1	veril		22 hack	T V		Y 32K	32K		73	2	4 2007	2009	h	CPU used to run Tetris	clks/inst is approx book: Elements of Computing Systems
											- 4	4		"" . 40	0 400		+	+ -				7	IN			N	_		2000	2020			1 0 /
1k_soc	https://openco		Xianfeng Zeng	OpenRIS			arria-2			errors	ь	+		## q18					Y veril		94 or1k_soc_		-	4G	4G	Υ		32	2009	2010		SoC using OpenRISC 1200	huge tar file
croblaze	https://www.xi	proprietar		uBlaze	32		kintex-7	Xilin:		546		1	320		1.03		603.			orietary		Y yes	opt	4G		Υ 8		32					ati 70 configuration options, MMU optional
croblaze	https://www.xi			uBlaze	32		virtex ultr			563		1	682		1.03		1247.			orietary	,	Y yes	opt	4G	4G	Υ 8		32			nttps://en.wikiped		ati 70 configuration options, MMU optional
up/aizup_m				RISC	8		arria-2		es Brakef	121		_		## q13							1 cpu	4		N 64K			16	4		1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
up/aizup_ov		stable	Yamin Li, Wanming Ch	RISC	8		kintex-7-3		es Brakef	138		1		## 14						_	1 cpu	asm		N 64K			16	4				used in Cornell EE475 course	MIPS/inst reduced due to few inst
up/aizup_pi			Yamin Li, Wanming Ch		8	16	kintex-7-3	_	es Brakef			_		## 14						_	1 cpu	asm		N 64K		_	L6	4		1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
up/aizup_se		stable	Yamin Li, Wanming Ch	RISC	8		kintex-7-3		es Braket	136			313		7 0.17				vhdl		1 cpu	asm		N 64K		Y 1		4		1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
ep	news.yaesp.org	alpha	Yann Guidon	RISC	16		kintex-7-3		es reduc	632			215		7 1.00						3 microYAEs				2G		51	16		2018			ns YASEP talk at www.youtube.com/watch
icemico32	http://www.lat	stable	Yann Siommeau, Mich	LM32	32	32	arria_2	Jame	es Brakef	2166	Α .	4 30	149	## q13	.1 0.80	0 1.0	55.	0 LX	veril	log 2	24 lm32_cpu	Y yes	N	Y 4G	4G	Υ		32	6 2006	2017	https://en.wikiper	optional data & inst caches	Diamond3.10; see lm32 & misoc folders
icemico32	http://www.lat	stable	Yann Siommeau, Mich	LM32	32	32	ECP3	Latti	ce Semic	2370	4 .	4 30	115		0.80	0 1.0	38.	8 LX	veril	log 2	24 lm32_cpu	Y yes	N	Y 4G	4G	Υ		32	6 2006	2017	https://en.wikiped	optional data & inst caches	Diamond3.10; see lm32 & misoc folders
1	https://openco	alpha	Yann Vernier	PDP1	18	18	spartan-3	la- Jame	es Brakef	1390	4	6	138	## 14	7 0.50	0 10.	5.	0 X	vhdl	1	15 top	Y yes	N	N 4K	4K	- 2	28		2011	2017	http://pdp-1.com/	PDP-1 descended from MIT TX-0	uses Minimal UART from opencores
mcu	https://openco	stable	Yap Zi He	AVR	8	16	arria-2	Jame	es LPM p	aramete	4			## q18	0 0.33	3 1.0)	- 1	vhdl	1	15 v_riscmcu	Y yes	N	Y 128	512	Y S	92	16	3 2002	2009		thesis	added 5 inst to AVR
os-cpu2	https://github.o	untested	Yash Bhutwala	MIPS	32	32													veril	og		Y ves	N	4G	4G	Υ		32	2016	2017		Pipelined CPU, course project, actu	al design in fibinacci or helloWorld
lticycle risc	https://github.o	stable	Yash Sanjay Bhalgat	RISC	16	16	kintex-7-3	3 Jame	es Brakef	1470	6		213	## 14	7 0.63	7 1.	97.	0 X	veril	log 6	52 risc15	Υ	N		64K	- 1	15	8		2015		multi-cycle IIT-B-RISC15 ISA	developed on Altera, course project
-cpu	https://github.o		Yichun Ma	RISC	32		arria-2		es Brakef			2		## q18					verile		26 sc comput	er	N					32		2016		learning, single cycle uP	
-cpu	https://github.o	stable	Yichun Ma	RISC	32					primitive		<u> </u>		## 14				- i	veril		sc comput		N		4G		_	32		2016		learning, pipeline uP	
u-16	https://openco			RISC	16		KIIICK 7 C	, ,,,,,,,	Juicera	printing	1	+			0.67	_		T i	veril		5 cpu16	<u> </u>		N 64K		N 3	32	8		2021		no LUT RAM, uses block RAM	Altera register file
rwan	псерз.// Орепсо	stable	Zainalabedin Navabi	accum	8		kintex-7-3	lame	or Brakof	157	-	+	425	## 14				5 X			16 par beh	V voc	N		4K	v .	,,,	٥	1995				of AKA cpu8, both vhdl & verilog versions
rwan		stable	Zainalabedin Navabi	accum	8	0	kintex-7-3					+		## 14								Y yes	N		4K	v	_		1995				of AKA cpu8, both vhdl & verilog versions
150		010-0-0		CISC	8	8	kintex-7-3	_			_	+-		## 14				0 ^	veril		3 w450	i yes	IN		256	Y		4			Zilu ur ili uli ectoi		3 versions of w450, used latest, patches
	https://openco	errors	Zeus Marmoleio	x86	16									## 14				2 1/	veril					N 1M	1M	7	٥	4	2008		https://github.cor	appears to be class project	
t86	https://openco	alpha					kintex-7-3	Jame	es Braket	3642	ь	1	68	## 14	/ 0.6	/ 2.0) Б.	2 X			32 fpga_zet_					Y	_	-					Zet The x86 (IA-32) open implementatio
0800		stable	Zoltan Pekic	TMS0800	_	12		_	-		-	+		_	+	+	-	-	vhdl			Y yes		Y 12	512	_	+	\vdash	2019			calculator chip, both TI Datamath a	
9080	https://github.o	stable	Zoltan Pekic	8080	8	8		_				-				_			vhdl	_	15 sys9080	Y yes	N	N 64K	64K	Υ	_			2018	https://opencores	8-bit 8080 CPU based on 29XX bit-	lice series of devices AMD 1978 51 pge ap
!	https://hackada	stable		RISC	16		cyclone-4		es Braket			1 12	62	## q17				4 I	veril		top_a2z									2018			
!	https://hackada	errors		RISC	16	24	kintex-7-3	3 Jame	es replac	e Altera I	6			14	7 0.67	7 1.)	- 1	veril	log									2016	2018		runs on Cyclone IV	
	https://hackada	errors		RISC	16	24	zu-2e	Jame	es area c	pt	6			## v20	1 0.67	7 1.0)	- 1	veril	log									2016	2018		runs on Cyclone IV	
r	https://github.o	errors		lisp			kintex-7-3	3 Jame	es missin	g files	6			## 14	7 0.33	3 1.0)		vhdl	1 2	25 leval								2010	2010		IGOR - A microprogrammed LISP m	ac two versions, spartan3 LUT4
tant-soc	https://www.fp	beta		risc-v	32	32					П	1						1	vhdl				N	4G	4G	Υ		32		2020			& perpherials, unused instructions omitted
cpu	https://electror	untested		accum	8						П							1	vhdl				N	32	32	Υ	8			2017			1
v humming	https://github.o	stable		risc-v	32		kintex-7-3	3 Jame	s too m	any los	6			## 14	7 1.00	0 1.)	1	veril		41 e203 cpu	Y ves	N	4G	4G	Y		32	2016	2018		e200 has opensource	also have a chip
v hummine	https://github.o	stable		risc-v			kintex-7-3				6	32		## 14				4 X	veril		41 e203_soc				4G	Y		32		2018		e200 has opensource	also have a chip
v humming	https://github.o	untested		risc-v	32						Ť	+		1	1	1	1	1 "	veril			Y ves	N	4G	4G	Y		32		2018		AKA e200, Chinese	software tools take 80MB
v shakti	https://bitbuck	untested		risc-v		32		_	_	—	\vdash	_		_	+-	+	1	1	1	-6		Y yes		4G	4G	Y	+	32	12017	2020			500MB download
v sifive	https://www.si	asic		risc-v	32			_	_			+		_	+	+	+		nron	orietary		Y ves	N	4G	4G	Ÿ	_	32	_		https://www.sifive	ASIC IP house, 32-bit "freedom" co	
v sifive	https://www.si	asic		risc-v		32		+	+	-	\vdash	+		_	+-	+	+	1	P - P	orietan		Y ves	N	_		Y	+	32	_	\vdash		ASIC IP house, 64-bit "freedom" co	
			nt.com/2017/01/verilog	MIPS	16			_	-		\vdash	+		_	+	+	+	-	veril		2 single cyc		- N	64K		-	+	32	-	1		4student.com/p/verilog-project.htr	
gie_cyc_mip nlib			ic.com/2017/01/verilog	SPARC	32		kintex-7-3	lar.	or Brokes	3730	-	_	111	## 14	7 100	0 1	29.	0 v	veril		2 single_cyc_ 48 fpu simple		Υ		4G	Υ	+	64	2012	2015			
	http://temlib.or				_			_				7														-	+					copywrite: experimental use	options for fltg-pt, pipeline, mul & div co
nlib	http://temlib.or	stable		SPARC	32		kintex-7-3					32		## 14							48 mcu_simple	e		N 4G	46	Υ	\perp	64		2015		copywrite: experimental use	has caches
talcpu	https://openco	alpha		RISC	12+	12	kintex-7-3	3 Jame	es Braket	229	6	1	149	## 14	7 0.33	3 3.0	71.	7 X	veril	log 1	10 cpu		N					16	2007	2009		data width 12 bits and up, no data	memory
	1	1	1		1	1	l	- 1	1	1	1 I	1				1	1	1	1 1	- 1	1 1	1	1 1	- 1	ı I	1	1 1		1	1		i	1

106 # usable(beta, st	1	18	70	192	blank	493	#	466	#	29	318 verilog	340	
49 "B" or "X" of lim	1		777	591	a						589 vhdl	308	
MIPS/MHz Pro-rating for data si	ize:			28	zu-2e						sys verile	35	
1-bit 0.04		16-bit	0.67	64-bit		2.00					propriet	35	
4-bit 0.17		24-bit	0.80	Silicon Ar	ea equiva	lents					scala	11	
8-bit 0.33		32-bit	1.00	LUTS/DSP	48	16:1							
12-bit 0.40		48-bit	1.50	LUTS/Bloo	ck RAM	32:1							
Under the assumption that the c	ore is c	anable of one in	nstruction per clock										

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_uP_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version

 		
104	Web page DMIPS p en.wikipedia.org/wiki/Instructio	ns_per_community.freesc_www.eembc.org/coremark/index.php
10	DMIPS per clock for many microprocessors:	http://en.wikipedia.org/wiki/Instructions_per_second

74	_paper_only	L
58	educational	ĺ
25	_weak_start	ı
6	_up_cores	
5	in limbo	ı
11	planning	ı
44	simulation	ľ
573	main+sim	ı
529	net main	
650	total	ĺ

asm forth

259	VHDL
277	Verilog
26	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
35	proprietary
13	other
3	Schematic
634	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)

_uP_all_soft	opencores or	status	author	style /	data inst	FPGA	repor	com	LUTs P	<u>. 2</u>	blk	F	್ಲ too	MIPS c	ks/ K	(IPS \	ven 🛭	src	#src		2 5	fltg	-5 m	ax ma	x byte	ışt	adr #	, pip	start las	t second	lary web
folder	prmary link	status	autnor	clone	size size	FPGA	ter	ents	ALUT	김	ram	max	පි ver	/inst i	nst /L	LUT	dor S	code	files	top me	9 0	pt	E C	at ins	tadrs	# r	nod re	g	year rev	is li	ink
tool ver		Altera (C	Quartus), Xilinx (ISE, Viv	/ado), Latti	ce Semicond	uctor(D ian	nond) or	MicroS	emi(L ibero) too	l versio	on numl	ber																		
MIPS /inst		prorated	DMIPS per instruction	n, reduced	for data wor	d sizes und	der 32-bi	its, great	er than or	ne for	multip	ole issue	process	ors																	
clks/ inst		number	of clocks per instruction	n, typically	y 1.0 for mod	ern pipelir	ned proc	essors,	ubjective	for o	lder uP)																			
KIPS /LUT		figure of	merit, does not includ	le effects o	f memory ca	pacity, floa	ating poi	int or ins	truction s	et qu	ality																				
Vendor	Libero, Intel(Alt	era): Quar	tus; Latticesemi: Diam	ond & iCEo	ube, Xilinx: I	SE & Vivad	lo																								
Prog File	(n, Vn, Zn; A: M	n, Arn, Cn,	Stn; M: Tn, Pf, Fn; L: E	n, Mhn, St	on, Xpn; n is	amily gene	eration #	#																							
SOC	ections or mem	ory access	delay), Y: System on a	Chip (has	peripherals)																										
src code			tic or gates or Propriet		a etc																										
# src files			ile, place, route & timii																												
top file			le versions of same de	sign disting	guished here																										
doc		mentation																													
tool chain			er provided or available																												
fltg pt			ng run include floating																4												
Hav'd			s, M: MMU, N: von Ne	uman (sing	le memory b	us)																									
max data		num data																	_												
max inst			on address																-												
byte adrs		addressing			territoria.														_												
# inst # adr modes			t as one instruction, so			/dramata and													-												
			(indir), (indir++), (indi	r), (indexe	a), abs-snort	direct pag	ge, scale	а											-												
# reg pipe len		registers i	n register file																-												
start year		first desig																	-												
last revis			web page updates																-												
secondary we		idary web																	-												
note worthy		,	address ut the design																-												
note worthy	ariytning s	pecial abol	ut trie design																												

note worthy

comments