

up_all_soft	opencores or primary link	status	author	style / clone	data type	inst type	FPGA	repor ter	com ents	LUTs ALUT	Off	LUTs mults	blk ram	F max	data type	tool ver	MIPS /inst	clks /inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chain	flg pt	max dat	max inst	byte adrs	# inst	# reg	pip e	start year	last revis	secondary web link	note worthy	comments		
Small soft core uP Inventory																																							
Opencore and other soft core processors																																							
totalcpu	https://opencor	alpha	Dmytro Senyakin	RISC	124	12	kintex-7-3	James Braker	229	6	1	149	##	14.7	0.33	3.0	71.7	X	verilog	10	cpu	OneV	Y	asm	N	Y	4G	4G			16	2007	2009				data width 12 bits and up, no data memory		
odess	https://opencor	stable	Dmytro Senyakin	RISC	##	16	stratix-5	Dmytro Seny	32978	A	72	112	192	##	q17.1	4.00	1.0	23.3	I	system	27	CoreOneV	Y	asm	Y	4G	4G			16	2017	2017	https://opencore	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p				
odess	https://opencor	stable	Dmytro Senyakin	RISC	##	16	stratix-5	Dmytro Seny	148078	A	72	122	184	##	q17.1	4.00	0.3	19.9	I	system	27	CoreQuad	Y	asm	Y	4G	4G			16	2017	2017	https://opencore	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p				
odess	https://opencor	stable	Dmytro Senyakin	RISC	##	16	stratix-5	Dmytro Seny	50814	A	72	112	184	##	q17.1	4.00	1.0	14.1	I	system	27	CoreOneV	Y	asm	Y	4G	4G			16	2017	2017	https://opencore	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p				
odess	https://opencor	stable	Dmytro Senyakin	RISC	##	16	cyclone-5	James/reduc	35984	A	72	112	103	##	q18.0	4.00	1.0	11.4	I	system	27	CoreOneV	Y	asm	Y	4G	4G			16	2017	2017	https://opencore	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p				
odess	https://opencor	stable	Dmytro Senyakin	RISC	##	16	cyclone-5	James	50135	A	72	112	90	##	q18.0	4.00	1.0	7.2	I	system	27	CoreOneV	Y	asm	Y	4G	4G			16	2017	2017	https://opencore	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p				
ARM_Cortex_A	https://develop	ASIC	ARM	ARM A53	64	32	asic	Xilinx	6000	A		1500			2.00	0.5	1000	X	asic			Y	yes	Y			Y						https://en.wikiped	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches				
legv8	https://github.c	stable	Warren Seto	AA64	64	32	kintex-7-3	James Braker	731	6	2	154	##	14.7	1.00	1.0	210.5	X	B verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10	32	2018	2019				pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A				
legv8	https://github.c	stable	Warren Seto	AA64	64	32	kintex-7-3	James Braker	884	6	2	137	##	14.7	1.00	1.0	155.0	X	B verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10	32	2018	2019				inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, B				
legv8	https://github.com/mattc	stable	Matthew Olsson	AA64	64	32	kintex-7-3	James Braker	884	6	2	137	##	14.7	1.00	1.0	155.0	X	verilog			Y	yes	N	4G	4G	Y	10	32	2018	2019				another implementation				
kcp53000	https://github.com/mattc	simulation	Samuel Falvo II	risc-v	64	32	kintex-7-3	James Braker	2455	6	175	##	14.7	2.00	1.0	142.9	X	B verilog	4	polaris	Y	yes	N	Y	16E	16E	Y	32	2016	2017	https://github.com	kestrel #3, basic 64-bit RISC-V	uses state machine RTL generator						
cray1	http://www.chrisfento	alpha	Christopher Fenton	CRAV1	64	16	kintex-7-3	James Braker	13463	6	19	10	127	##	14.7	6.00	1.0	56.6	X	B verilog	46	cray_sys	Y	yes	Y	N	4M	4M	N	128	536	2010	2015	http://www.chrfi	hombrebrew Cray1	24-bit address registers			
fisc	https://github.c	stable	Miguel Santos	RISC	64	32	cyclone-4	James Braker	5036	4	21	66	##	q18.0	2.00	1.0	26.1	I	system	13	fisc_core	Y	yes	Y	N	4M	4M	Y	85	6	32	5	2018	2018	http://www.archfi	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, altere		
fisa64	https://github.c	beta	Robert Finch	RISC	64	32	kintex-7-3	James Braker	10404	6	12	7	65	##	14.7	1.50	1.0	9.4	X	verilog	1	FISA64	Y	yes	N	Y										need to use multi-cycle on mult			
forwardcom	https://github.c	stable	Agner Fog	cisc	64	32	atrx-7	Agner Fog	21121	7392	6	65	##	v20.1	2.00	1.0	5.3	X	system	18	top	Y	asm	Y	Y	64K	32K	Y	64	2016	2023	https://www.forw	x86 like, complete ISA, MMX & vector	x86 adr modes, vector inst use width of vect re					
flgmixmap	https://github.c	stable	Tommy Thorn	MMIX	64	32	aria-2	James Braker	11605	A	8	10	94	##	q13.1	1.50	4.0	3.0	I	system	3	core	Y	yes	Y	Y	16Q	16Q	Y	256	288	2006	2014	https://en.wikiped	clone of Knuth's MMIX	micro-coded			
senior-sagn-1	https://opencor	stable	Fabrizio Fazzino etal	SPARC	64	32	kintex-7-3	James Braker	52845	6	8	59	56	##	v14.1	2.00	1.0	2.1	IX	verilog	136	s1_top	Y	yes	N	4G	4G	Y	137	32	2007	2012	https://en.wikiped	reduced version of OpenSPARC T1	Vivado run				
percen-sagn-1	https://github.c	simulation	Niranjan Ramadas	RISC	64	32	kintex-7-3	James way to	135009	6	32	75	##	14.7	1.00	1.0	0.6	X	verilog	28	pipeline			N	Y			Y	137	32	4-8	2012	2012	http://nramadas.appr	university ASIC project, read PDF	64-bit data paths, superscalar, branch analy			
riscv_percival	https://github.com/artec	simulation	ArTeCS (Un Madrid)	risc-v	64	32	kintex-7-3	ArTeCS	57129	27996	6	50	##	v20.2	1.00	2.0	0.4	X	system	60		Y	yes	N	16E	16E	Y	32	2017	2022	https://github.com	Open-Sorce Post RISC-V Core with Quire	Quire Capability, cav6(AKA Ariane) derivative						
ks10	http://www.tec	alpha	Rob Doyle	PDP10	36	36	spartan-6	Rob Doyle	4427	6	15	50	##	14.7	1.00	2.0	5.6	X	verilog	39	esm_ks10	Y	yes	Y	N			N			2011	2014				36-bit accum & 18-bit adrs	ucf file, most tests pass		
microblaze	https://www.xiln	proprietary	Xilinx	uBlaze	32	32	virtex-ultr	Xilinx	563	6	1	682	##	1.03	1.0	1248	X	proprietary			Y	yes	opt		4G	4G	Y	86	32	3	2002		https://en.wikiped	MicroBlaze MCS, smallest configurat	70 configuration options, MMU optional				
riscv_GRVI-ph	http://tpga.org	beta	Jan Gray	risc-v	32	32	virtex-ul2	Jan Gray	320	6	1	375	##	v16.4	1.00	1.0	117.2	X	proprietary			Y	yes	N	4G	4G	Y	45	32	3	2015	2018	https://www.you	hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P				
microblaze	https://www.xiln	proprietary	Xilinx	uBlaze	32	32	virtex-ul2	Xilinx	546	6	1	320		1.03	1.0	603.7	X	proprietary			Y	yes	opt		4G	4G	Y	86	32	3	2002		https://www.you	MicroBlaze MCS, smallest configurat	70 configuration options, MMU optional				
ARM_Cortex_A	https://develop	ASIC	ARM	ARM A9	32	16	aria-V	altera	4500	A	10	104	##	14.7	1.00	1.0	409.2	X	asic			Y	yes	Y	4G	4G	Y	80	16	10	2012		https://en.wikiped	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches				
mips_cpu	https://github.c	alpha	Jeremiah Mahler	MIPS	32	32	kintex-7-3	James added	596	6	1	244	##	14.7	1.00	1.0	409.2	X	verilog	15	cpu	Y	yes	Y	4G	4G	Y	32	5	2017	2017				Very early stage project, only implem	no outputs, missing in data bt			
amic-o	https://github.c	stable	Alberto Moriconi	stack	32	8	zu-3e	James vivado	622	357	6	250	##	v21.1	1.00	1.0	401.9	X	vhdl	8	processor	Y	yes	N	4G	4G										uCode, usually Java virtual machine			
I1a32	http://www.excamera	stable	James Bowman	forth	32	16	kintex-7-3	James DFF ex	930	6	358	##	14.7	1.00	1.0	384.4	X	verilog	3	j1	Y	forth	N	64K	64K		20	2	2006	2017	https://en.wikiped	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks						
riscv_niosv	https://www.intrprietar	Intel	risc-v	32	32	agilex	intel fastest	1509	A	2	566	##	q21.3	1.00	1.0	375.2	I	proprietary			Y	yes	N	4G	4G	Y	32	5	2021							free license, small inst & data men			
riscv_vexriscv	https://github.c	beta	Charles Papon	risc-v	32	32	artix-7	Charles Papon	481	6	269	##	1.00	1.0	367.0	ALMX	X	scal			Y	yes	N	4G	4G	Y	32	5	2021							performance #s for 8 configurations			
riscv_rudolf	https://github.com/bobbi	beta	Jörg Mische	risc-v	32	32	kintex-7-3	Jörg Mische	545	6	200	##	1.00	1.0	367.0	ALMX	X	verilog	4	pipeline	Y	yes	N	4G	4G	Y	32	5	2021							RISC-V processor for real-time system			
riscv_picov32	https://github.c	beta	Clifford Wolf	risc-v	32	32	xcu3p-3	Clifford small	761	442	6	269	##	v16.2	1.00	3.0	336.8	X	verilog	1	picov32	Y	yes	N	4G	4G	Y	32	5	2016	2022	https://github.c	minimal features, soc options	designed for minimum LUTs					
an-noc-mpsoc	https://opencor	mature	Alireza Monemi	uBlaze	32	32	zu-3e	James vivado	1079	6	3	133	##	v21.1	1.00	1.0	308.9	X	Y	verilog	90	aEMB_top	Y	yes	N	4G	4G	Y	32	5	2014	2019				choice of Im32, aEMB, mor1kx or orl	full system has network of cores		
cpugen	https://opencor	stable	Giovanni Ferrante	RISC	32	16	kintex-7-3	James Braker	474	6	192	##	14.7	0.67	1.0	271.8	IX	vhdl	14	cpu	Y	asm	N</																

[illegible]

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst type	FPGA	report ter	com ents	LUTs ALUT	Off	LUT?	mults	blk ram	F max	g tag	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max data	max instr	byte adrs	adr /inst	# reg	pip e	start year	last revis	secondary web link	note worthy	comments		
leiscompatble	https://opencores.org/view/leiscompatble	beta	Andre Soares	RISC	32	32	kintex-7-3	James set IO	2167			6	1	145	##	14.7	1.00	3.0	22.3	X	vhdl	12	riscompat	Y	yes	N	Y	4G	4G	Y		16	2014			based on NISCO processor by Junqueira & Suzim 1993			
riscomp2	https://github.com/riscomp2	stable	Jiri Gaisler	SPARC	32	32	kintex-7-3	James Brakef	5992			6	1	12	133	##	14.7	1.00	1.0	22.3	X	vhdl	82	leon	Y	yes	Y	4G	4G	Y		64	5	1999	2003	https://en.wikipedia.org/wiki/LEON3	large config file, rad-hard asic version	https://www.gaisler.com/index.php/products/leons	
amber	https://opencores.org/view/amber	stable	Conor Santifort	ARM7	32	32	kintex-7-3	James Brakef	6103			6	18	127	##	v18.2	1.05	1.0	21.8	ILX	verilog	25	a25s core	Y	yes	Y	4G	4G	Y	80	16	3	2010	2017	https://en.wikipedia.org/wiki/Amber	no MMU			
miniscos	https://opencores.org/view/miniscos	stable	Raul Fajardo et al	OpenRISC	32	32	kintex-7-3	James Brakef	4945			6	4	8	107	##	14.7	1.00	1.0	21.7	ILX	Y	verilog	88	ori1200	Y	yes	Y	M	4G	4G	Y	32	2009	2013	https://github.com/miniscos	minimal OR1200, vendor neutral, has caches		
mips32r1	https://opencores.org/view/mips32r1	stable	Grant Ayers	MIPS	32	32	aria-2	James Brakef	3716			4	8	79	##	q13.1	1.00	1.0	21.3	IX	verilog	20	processor	Y	yes	Y	N	4G	4G	Y	32	5	2012	2015	https://github.com/mips32r1	Harvard arch, custom uarch for the ARMv4 ISA on course work, top level is schematic	complete software tool chain		
altium/TSK300	http://techdocs.altium.com/view/altium/TSK300	proprietary	Altium	RISC	32	32	spartan-3	Altium	2426			4	4	50	##	q18.0	1.00	1.0	20.6	AIIX	proprietary	Y	yes	N	N	4G	4G	Y	16	2017	2022	https://github.com/altium/TSK300	CR0140.pdf, http://www.altium.com/TSK300	default clock: 50MHz, opt mult/div has cache & mmu					
zap	https://opencores.org/view/zap	alpha	Revanth Kamaraj	ARM7	32	32	kintex-7-3	James Brakef	7558			6	1	9	135	##	14.7	1.00	1.0	17.9	X	verilog	37	zap_top	Y	yes	N	N	4G	4G	Y	16	2017	2022	https://github.com/zap	ARMv4t & Thumbv1			
armv4_uarch	https://github.com/armv4_uarch	alpha	Grant Wilk	ARM9	32	32	max10	Grant Wilk	2860			4					14.7	1.00	1.0	17.5	A	vhdl	18		Y	yes	N	4G	4G	Y	16	2020		https://github.com/armv4_uarch	custom uarch for the ARMv4 ISA on course work, top level is schematic				
risc5	http://www.risc5.com	beta	Niklaus Wirth	RISC	32	32	atrix7-35	James Brakef	2913			6	48	50	##	v20.1	1.00	1.0	17.2	ILX	verilog	8	RISC5Top	Y	yes	Y	4G	4G	Y	16	2013	2018	https://people.inf.ethz.ch/wirth/	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry				
i68	https://code.google.com/p/i68/	stable	Frederic Requin	68000	32	16	stratix-2	Frederic Requin	1900			4	4	4	180	##	14.7	1.00	1.0	6.0	15.8	I	verilog	1	i68	Y	yes	N	4G	4G	Y	16	2009	2014	https://code.google.com/p/i68/	for use with Minimig	micro-coded on stack machine		
piropiro	https://github.com/piropiro	stable	pandora2000	RISC	32	32	kintex-7-3	James port m	7491			4	11	1	118	##	14.7	1.00	1.0	15.7	X	vhdl	42	top	Y	yes	Y	N	64K	64K	Y	32	2010	2011	https://github.com/piropiro	five variants	no doc, xilinx constraint file		
riscv_microsen	https://github.com/riscv_microsen	stable	Microsemi	risc-v	32	32	polarfire	microsemi	8614			4	2	10	122	##	111.8	1.00	1.0	14.2	X	proprietary	Y	yes	N	4G	4G	Y	32	2016	2018	https://www.microsemi.com	is encrypted IP	has caches					
kic32	https://opencores.org/view/kic32	planning	Robert Finch	RISC	32	32	kintex-7-3	James Brakef	3790			6	4	1	203	##	14.7	1.00	4.0	13.2	X	Y	vhdl	25	KLC32	Y	yes	N	4G	4G	Y	32	2011	2012	https://github.com/kic32	single ported block RAM register file	heavy use of includes		
zpuino	http://zpuino.com	stable	Alvaro Lopes	forth	32	8	spartan6	James Brakef	2547			6	4	12	126	##	14.7	1.00	4.0	12.3	X	Y	vhdl	38	papilio_pr	Y	yes	N	4G	4G	Y	37	2008	2012	https://github.com/zpuino	SoC version of modified ZPU	pipelined, removed ucf file		
nyuzi_gpu	https://github.com/nyuzi_gpu	stable	Jeff Bush	GGPU	32	32	cyclone-4	Jeff Bush	74000			4		54	##	q18.0	16.00	1.0	11.7	X	system_v	70	nyuzi	Y	yes	Y	4G	4G	Y	80	64	2015	2022	https://github.com/nyuzi_gpu	32 scalar & 32 vector reg				
flexrip	http://www.ecs.yorku.ca/flexrip	paper	Klaus Schleisiek	forth	32	8	XP2	Klaus Schleisiek	2864			4		33	##	3.12	1.00	1.0	11.5	AIIX	vhdl	38	ucore	Y	yes	Y	3K	8K	Y	84	1999	2023	http://www.ecs.yorku.ca/flexrip	easy to add op-codes, fltg-pt opt., sh	12, 16, 27 & 32 bit data sizes				
mipsfpga	https://www.mipsfpga.com	stable	MIPS Technologies	MIPS	32	32	atrix-7	James Brakef	72649			6	##	119	100	##	14.7	1.00	0.1	11.0	X	Y	vhdl	46	gpgpu_m1505	top level	Y	yes	N	4G	4G	Y	32	2014	2018	https://www.yourmips.com	easy to add op-codes, fltg-pt opt., sh	requested & received source files	
xulahl25soc	https://opencores.org/view/xulahl25soc	stable	Matthias Gaisler	RISC	32	32	spartan6	James Brakef	7936			6	4	25	87	##	14.7	1.00	1.0	11.0	X	Y	verilog	193	mfp_system	Y	yes	N	4G	4G	Y	20	16	5	2015		https://www.yourmips.com	M14K core & mipsfpga-plus	DRAM interface, I&D caches. 8789 FF
zipcpu	https://opencores.org/view/zipcpu	stable	Conor Santifort	ARM7	32	32	aria-2	James high D	10284			4	2	38	111	##	q18.0	1.00	1.0	10.8	X	verilog	37	zip_top	Y	yes	N	N	4G	4G	Y	16	2017	2022	https://github.com/zipcpu	has cache & mmu			
amber	https://opencores.org/view/amber	stable	Conor Santifort	ARM7	32	32	kintex-7-3	James Brakef	6409			6	2	82	##	14.7	0.75	1.0	9.6	ILX	verilog	25	a23s core	Y	yes	N	4G	4G	Y	80	16	3	2010	2017	https://en.wikipedia.org/wiki/Amber	no MMU, shared cache	2048 LUTs used as single port RAM		
riscv_rv01_core	https://opencores.org/view/riscv_rv01_core	stable	Stefano Tonello	risc-v	32	32	kintex-7-3	James Brakef	13997			6	4	62	130	##	14.7	1.00	1.0	9.3	X	vhdl	65	rv01_selft	Y	yes	N	4G	4G	Y	32	2015	2017	https://github.com/riscv_rv01_core	all files in one directory	two self test tops			
mist1032	https://github.com/mist1032	stable	Takahiro Ito	RISC	32	32	aria_2	James altera	10801			4	A	125	98	##	q18.0	1.00	1.0	9.1	X	system_v	50	mist32e12	Y	yes	N	4G	4G	Y	64	2014		https://github.com/mist1032	mist32 up: embedded version				
m32632	https://opencores.org/view/m32632	stable	Udo Moeller	N32032	32	8	kintex-7-3	James Brakef	10167			6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	Y	4G	4G	Y	200	24	3	2009	2019	http://cpu-n32k.net/	21.97 VAX Mips at 50MHz (Cyclone IV)	
leon2	https://github.com/leon2	stable	Jiri Gaisler	RISC	32	32	cyclone-1	Klas Westerlin	7554			4	42	50	##	##	1.00	1.0	6.6	I	vhdl	90	leon	Y	yes	Y	4G	4G	Y	64	5	1999	2003	https://en.wikipedia.org/wiki/LEON2	LUT #s from Nios vs Leon2 compariso	https://www.gaisler.com/index.php/products/leons			
forwardcom	https://github.com/forwardcom	stable	Agner Fog	cisc	32	32	atrix-7	Agner Fog	13248	4990		6		64	##	v20.1	1.00	1.0	4.8	X	system_v	18	top	Y	yes	Y	asm	Y	64K	32K	Y	64	2016	2023	https://www.forwardcom.com	x86 like, complete ISA, MMX & vector	also have a chip		
riscv_humming	https://github.com/riscv_humming	stable	Udo Moeller	risc-v	32	32	cyclone-1	James Brakef	14119			6	32	62	##	14.7	1.00	1.0	4.4	X	Y	verilog	141	e203_soc	Y	yes	N	4G	4G	Y	32	2016	2022	https://github.com/riscv_humming	e200 has opensource				
af65k	https://github.com/af65k	alpha	Andre Fachat	6502	32	8	kintex-7-3	James Brakef	4424			6		69	##	14.7	1.00	4.0	3.9	X	vhdl	13	gecko65k	Y	N	N	N	N	N	N	N	2011	2019	http://www.6502.org	extended 6502 AKA 65K with 16, 32 or 64 bit data				
af65k	https://github.com/af65k	alpha	Andre Fachat	6502	32	8	zu-3e	James vivado	4424			6		69	##	v21.1	1.00	4.0	3.9	X	vhdl	13	gecko65k	Y	N	N	N	N	N	N	N	2011	2019	http://www.6502.org	extended 6502 AKA 65K with 16, 32 or 64 bit data				
rft65002	https://opencores.org/view/rft65002	beta	Robert Finch	accum	32	8	kintex-7-3	James Brakef	11216			6	4	6	123	##	v14.1	0.67	2.0	3.7	X	Y	verilog	10	rft65002u2	Y	yes	N	4G	4G	Y	16	2013	2013	https://github.com/rft65002	32-bit 6502 + 6502 emulation	"proven"		
riscv_picov32	https://github.com/riscv_picov32	stable	Clifford Wolf	risc-v	32	32	GW1NR-9	Jean-Lsmall	2764	1833		4	8	27	##	##	1.00	3.0	3.3	X	Y	verilog	1	picov32	Y	yes	N	4G	4G	Y	32	2016	2022	https://github.com/riscv_picov32	minimal features, soc options	https://github.com/speed/TangNano-9K-exam			
riscv_rsd	https://github.com/riscv_rsd	stable	Susumu Mashimo	risc-v	32	32	zynq	Susumu Mash	28166			6	90	##	##	1.00	1.0	3.2	X	system_v	verilog	Y	yes	N	4G	4G	Y	32	2020		https://www.rsd-project.org	RISC-V out-of-order superscalar proc	can be synthesized for small FPGAs						
ztapchip	https://github.com/ztapchip	stable	Vuony Nguyen	MIPS	32	32	cyclone5	James Brakef	31331			4	A3	578	100	##	q18.0	1.00	1.0	3.2	I	Y	vhdl	53	ztachip	Y	yes	N	4G	4G	Y	2015	2015		multi-core with MIPS master	files no longer available, was under developme			
kpu	https://github.com/kpu	alpha	Andrea Corallo	RISC	32	32	kintex-7-3	James missin	6178			6	3	19	##	14.7	1.00	1.0	3.0	X	Y	verilog	19	kpu	Y	yes	N	Y	4G	4G	Y	32	2016	2018	http://andrea-corallo.github.io/kpu/	KPU is a minimal system on chip written us	as testbench for the KPU core		
milkymist	https://github.com/milkymist	stable	Sebastian Bourdeaudou	LM32	32	32	spartan-6	James failed	13531			6	31	78	50	##	14.7	0.80	1.0	3.0	X	Y	verilog	169	system	Y	yes	N	4G	4G	Y	32	6	2007	2014	https://github.com/milkymist	uses LM32, risc, Spartan-6 IO	failed in mapper	
riscv_fwirsc	https://github.com/riscv_fwirsc	untested	Matthew Balance	risc-v	32	32	lgloo2	Matthew Bal	1060			4	20	##	##	1.00	6.7	2.8	AL	X	system_v	8	fwirsc_fpg	Y	yes	N	4G	4G	Y	45	32	2018	2018	https://opencores.org/view/riscv_fwirsc	featherweight entry 2018 RISC-V com	0.15 DMIPS/MHz			
v586	https://opencores.org/view/v586	beta	Jose Risetto	x86	32	8	kintex-7-3	James Brakef	22282			6	12	16	102	##	14.7	1.00	2.0	2.3	X	verilog	22	v586	Y	yes	N	1M	1M	Y	2014	2016	https://github.com/v586	MMU & caches, branch cache	www.youtube.com/channel/UCNbm88ah54cv				
edge	https://opencores.org/view/edge	beta	Hesham ALMATary	MIPS	32	32	spartan-6	James Brakef	5345			6	7	1	8	##	14.7	1																					

_up_all_soft folder	opencores or primary link	status	author	style / clone	data date	inst date	FPGA	repor ter	com ents	LUTs ALUT	Off	LUT? mults	blk ram	F tag	tag ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max inst	byte adrs	adr /md	# reg	pip e	start year	last revis	secondary web link	note worthy	comments				
atlas_core	https://opencor	beta	Stephan Nolting	RISC	16	16	zu-3e	James vivado	611	285	6	1	333	##	v21.1	0.80	1.0	436.4	IX	vhdl	1	ATLAS_CP	Y	asm	N	Y	64K	64K	Y	80	8	2013	2015		ARM thumb like inst set	non-MMU version			
j11	http://www.excamera	stable	James Bowman	forth	16	16	kinext-7-3	James Braker	335	6	1	1	180	##	14.7	0.80	1.0	431.0	X	vhdl	1	j1	Y	forth	N	N	64K	64K	Y	20	2	2006	2015	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks			
fpga4_mips16	http://www.fpga	stable	Van Loi Le	RISC	16	16	kinext-7-3	James Braker	352	6			213	##	14.7	0.67	1.0	405.0	X	vhdl	8	mips_vhdl	N	N	65K	65K	Y	8	8	2017	2017		educational, no block RAM inferred	actual prog sz=16, actual data mem sz=256					
fpga4_mips16	http://www.fpga	stable	Van Loi Le	RISC	16	16	kinext-7-3	James Braker	369	6			200	##	14.7	0.67	1.0	363.1	X	verilog	8	mips_vhdl	N	N	65K	65K	Y	13	8	2017	2017		educational, no block RAM inferred	same prog & data mem and alu as mips16					
micro16b	http://members	beta	John Kent	accum	16	16	kinext-7-3	James Braker	205	6			434	##	14.7	0.33	2.0	349.0	X	vhdl	1	u16bcpu	Y	asm	N	N	64K	4K	Y	8	2002	2008	http://members	very limited inst set	MIPS/clk adj'd, 2 cks/inst				
alwcpu	https://opencor	alpha	Andreas Hilvarsson	RISC	16	16	kinext-7-3	James Braker	377	6			194	##	14.7	0.67	1.0	345.5	ILX	vhdl	7	top_pme	N	N	64K	64K	Y	8	16	2009	2010		lightweight CPU	maximal features					
risc_core_i	https://opencor	planning	Manuel Imhof	RISC	16	16	kinext-7-3	James Braker	349	6	1		526	##	14.7	0.67	3.0	336.8	X	B_vhdl	13	CPU	Y	asm	N	N	1K	1K	Y	8	4	2001	2009		Harvard arch, thesis project	derived clocks: estimated derating			
ncore	https://opencor	alpha	Stefan Istvan	accum	16	8		James Braker	223	6			105	##	14.7	0.67	1.0	316.3	X	verilog	3	nCore	Y	N	N	128K	64K	Y	16	16	2006	2018		This is a little-tile processor core					
atlas_core	https://opencor	beta	Stephan Nolting	RISC	16	16	kinext-7-3	James Braker	559	6	1		200	##	v14.1	0.80	1.0	286.2	IX	vhdl	8	ATLAS_CP	Y	asm	N	Y	64K	64K	Y	80	8	2013	2015		ARM thumb like inst set	non-MMU version			
hamblen_scom	http://hamblen	beta	James O. Hamblen	accum	16	16	cyclone-1	James altera	196	4	1	1	166	##	q18.0	0.67	2.0	283.5	I	verilog	2	DE2_TOP	N	N	256	256	N	4		2008		http://hamblen.e	This is a little-tile processor core	tiny edu, high IO count					
raptor16	www.spacewire	stable	Steve Haywood	CISC	16	16	kinext-7-3	James Braker	590	6			319	##	14.7	1.40	2.7	280.2	X	vhdl	1	raptor16	Y	yes	N	N	64K	64K	N			2004			8 data & 8 adr regs	no multiply, 8 adr modes			
dbg16	see FISA64	stable	Robert Finch	RISC	16	16	kinext-7-3	James Braker	780	6			1	297	##	14.7	0.67	1.0	246.3	X	vhdl	11	cpu	Y	asm	N	Y	8K	8K	Y	26	8			https://github.com	inside FISA64 project	debug up for fisa64		
yaif	https://github.c	alpha	Tim Wawrzynczak	forth	16	16	kinext-7-3	James Braker	617	6			4	247	##	14.7	0.67	1.0	268.5	X	vhdl	20	cpu	Y	asm	N	Y	8K	8K	Y	26	8				influenced by J1, F16 & C18			
diogenes	https://github.c	beta	Fekknifer	RISC	16	16	kinext-7-3	James Braker	807	6	1		1	297	##	14.7	0.67	1.0	246.3	X	vhdl	11	cpu	Y	asm	N	Y	8K	8K	Y	26	8				"student RISC system"			
digital_up	https://github.com/hneer	Helmut Neemann	mips	16	16	zu-5e	James clock	709	310	6	1	250	##	v22.1	0.67	1.0	236.2	X	schematic	46	processorHD	asm	N	Y	64K	64K	Y	60	16	2008	2009				uCode inst, dual port block RAM	has assembler and ISA pdf, 2Kx16 RAM?			
sayeh_process	https://opencor	stable	Alireza Haghdoust, Arr	RISC	16	16	kinext-7-3	James Braker	479	6	1		1	164	##	14.7	0.67	1.0	229.7	X	verilog	13	Sayeh	Y	N	N	64K	64K	Y	32	2008	2009		haghdoust.persiangi.com	simple RISC				
opc-opc3cpu	https://github.com/revaidinh	stable	revaidinh	accum	16	16	kinext-7-3	James reduc	174	6			526	##	14.7	0.30	4.0	226.9	X	verilog	2	opc3cpu	Y	asm	N	N	64K	64K	N	13	3	2017	2021		OPC3 16-bit OPC1, for XC95144 CPLD	see hackaday One Page Computing Challenge			
moncky	https://github.com/bag-ba	stable	Kris Demuynek	RISC	16	16	zu-3e	James no me	768	280	6		250	##	v21.1	0.67	1.0	218.1	X	verilog	36	Moncky3	Y	yes	N	N	64K	64K	N	32	16	2017	2021				also has verilog		
table887	https://github.c	alpha	Robert Finch	RISC	16	16	kinext-7-3	James Braker	643	6	2		208	##	14.7	0.67	1.0	217.1	X	verilog	2	table887	Y	N	N	64K	64K	Y	28	8	2014	2016				included with Table888 source code			
ep16	https://github.c	beta	C.H. Ting	forth	16	5	kinext-7-3	James Braker	837	6			254	##	14.7	0.67	1.0	203.6	X	vhdl	5	ep16	Y	yes	N	N	32K	32K	N	32	2005	2012				5-bit instructions			
pancake	https://people.c	stable	Bruce Land	stack	16	5	kinext-7-3	James bypass	431	6	1	1	128	##	14.7	0.67	1.0	194.8	X	verilog	7	de2_minik	Y	yes	N	N	4K	4K	Y	31	2010	2014		http://www.cs.hi		initialized Lattice memory blocks			
atlas_2K	https://opencor	beta	Stephan Nolting	RISC	16	16	zu-3e	James vivado	1222	1160	6	1	5	262	##	v21.1	0.80	1.0	171.1	ILX	vhdl	19	ATLAS_2K	Y	asm	N	Y	64K	64K	M	80	8	2013	2015				The Pancake Stack Machine derived f	
digital_up	https://github.com/hneer	Helmut Neemann	mips	16	16	spartan7	James clock	716	309	6	1	1	182	##	v22.1	0.67	1.0	170.4	X	schematic	46	processorHD	asm	N	Y	64K	64K	Y	60	16	2016	2022				ARM thumb like inst set	has MMU & full SOC features		
yasep	https://hackade	alpha	Yann Guidon	RISC	16	32	kinext-7-3	James reduc	632	6			215	##	114.7	1.00	2.0	170.0	AX	vhdl	3	microYAE	Y	asm	N	N	2G	2G	Y	51	16	2005	2018				uCode inst, dual port block RAM	has assembler and ISA pdf, 2Kx16 RAM?	
opc-opc6cpu	https://github.c	stable	revaidinh	RISC	16	16	kinext-7-3	James Braker	450	6			222	##	14.7	0.67	2.0	165.4	X	verilog	2	opc6cpu	Y	asm	N	N	64K	64K	N	27	4	2017	2021				OPC6Script generated VHDL, revisions ongoing		
b16	http://www.bernd-pay	stable	Bernd Paysan	forth	16	5	spartan-6	James Braker	554	6			134	##	14.7	0.67	1.0	161.7	IX	verilog	15	b16	Y	yes	N	N	64K	64K	N	27	4	2002	2017				JavaScript generated VHDL, revisions ongoing		
kestrel-2	https://github.c	stable	Samuel Falvo II	forth	16	16	kinext-7-3	James Braker	735	6		8	172	##	14.7	0.67	1.0	157.2	X	Y	verilog	27	M_kestrel	Y	yes	N	N	64K	64K	Y	20	2	2012	2015				OPC6Script generated VHDL, revisions ongoing	
mcip_open	https://opencor	beta	Mezzah Ibrahim	PIC18	16	24	kinext-7-3	James Braker	881	6	1	200	##	14.7	0.67	1.0	152.1	X	vhdl	23	MCIOopen	Y	yes	N	Y	4K	1M	Y	Y	2014	2015				two versions: one/15 source files, derived from c18				
ensilica	http://www.engoprietar	ensilica.com	ensilica.com	eS1-1600	16	16	virtex-5	ensilica	1100	6			160	##	1.00	1.00	14.55	IX	verilog	2	eS1-1600	Y	yes	N	Y	64K	64K	Y	92	10	16	5	2001	2016				light version of PIC18	
ensilica	http://www.engoprietar	ensilica.com	ensilica.com	eS1-1600	16	16	virtex-5	ensilica	1100	6			160	##	1.00	1.00	14.55	IX	verilog	2	eS1-1650	Y	yes	N	Y	64K	64K	Y	92	10	16	5	2001	2016				verilog source included with license	
opc-opc5lscpu	https://github.c	stable	revaidinh	RISC	16	16	kinext-7-3	James Braker	383	6			247	##	14.7	0.67	3.0	144.0	X	verilog	2	opc5lscpu	Y	asm	N	N	64K	64K	N	18	4	2017	2021				room for 90 user inst, also as ASIC		
opc-opc5cpu	https://github.c	stable	revaidinh	RISC	16	16	kinext-7-3	James reduc	273	6			294	##	14.7	0.40	3.0	143.6	X	verilog	7	opc5cpu	Y	asm	N	N	64K	64K	N	15	4	2017	2021				room for 90 user inst, also as ASIC		
ejrh_cpu	https://github.c	stable	Edmund Horner	RISC	16	16	kinext-7-3	James Braker	928	6	1	2	196	##	14.7	0.67	1.0	141.6	X	verilog	17	machine	Y	yes	N	N	64K	64K	Y	20	2	2015	2015				see web archive for doc		
dragonfly	http://www.lego	beta	LEOEX team	MISC	16	8	kinext-7-3	James Braker	788	6			164	##	14.7	0.67	1.0	139.3	X	vhdl	6	dgf_core	Y	yes	N	N	256	2K	Y	33	2001	2021				unusual, uses FIFOs			
verilog-65C02	https://github.c	alpha	Arlot Ottens	6502	16	8	zu-3e	James vivado	327	98	6		370	##	v21.1	0.33	3.0	124.6	X	verilog	26	cpu	Y	yes	N	N	64K	64K	Y	Y	2011	2021				used in 100MHz 6502 DIP module	rewritten for 6LUTs, spartan6 version has bld		
minicpu-cu	https://github.c	stable	Michael Morris	stack	16	8	kinext-7-3	James Braker	147	6			741	##	14.7	0.67	28.0	120.6	X	verilog	2	both	Y	yes	N	N	64K	64K	Y	33	2012	2013				separate source for each CPLD chip,	fits (2) XC9500 CPLD @ 71.4 MHz		
tiigi_cpu	https://github.c	stable	Cleiton Juffo	RISC	16	16	kinext-7-3	James Braker	636	6			455	##	14.7	0.67	4.0	119.7	X	verilog	24	cpu	Y	yes	N	Y	64K	64K	Y	16	2013	2013				course project, not pipelined	no LUT RAM for reg file		
hpc-16	https://opencor	beta	Umar Siddiqui	RISC	16	16	kinext-7-3	James Braker	871	6			152	##	14.7	0.67	1.0	116.6	X	vhdl	20	cpu	Y	asm	N	N	64K	64K	Y	16	2005	2015							
minicpu	http://www.cs.f	stable	Hirotsugu Nakano	stack	16	5	kinext-7-3	James lots of	433	6	1	1	128	##	14.7	0.33	1.0	97.7	X	verilog	7	minicpu	Y	yes	N	N	4K	4K	N	26	2008	2018				same as tiny-cpu	uses Flex, Bison & Perl to create gcc compiler		
lem16_18	https://github.c	alpha	James Brakefield	accum	16	18	kinext-7-3	James Braker	483	6	1	294	##	14.5	0.16	1.0	97.4	X	vhdl	2	lem16_18m	Y	asm	N	N	256	1K	Y	77	1	2010	2018				variable bit-length memory read/writ	op-codes coded, untested		
multicycle_risc	https://github.c	stable	Yash Sanjay Bhalgat	RISC	16	16	kinext-7-3	James Braker	1470	6			213	##	14.7	0.67	1.0	97.0	X	verilog	62	risc	Y	asm	N	N	64K	64K	Y	15	8	2015	2015				multi-cycle IIT-8-RISC15 ISA	developed on Altera, course project	
C16to0	https://www.sc	stable	Cole Design and Devel																																				

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst size	FPGA	repor ter	com ents	LUTs ALUT	Off	LUT? mults	blk ram	F max	g tag	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chai	flg pt	max dat	max ins	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments			
marca	https://opencor	stable	Wolfgang Puffitsch	RISC	16	16	arria-2	James Brakef	1763		A	22	157	##	q13.1	0.67	6.0	10.0	1	vhdl	40	marca	Y	N	N	8K	16K		75	16	4	2007	2009		serial multiply & divide	clks/inst is approx			
rt8088	https://opencor	planning	Robert Finch	x86	16	16	kintex-7-	James Brakef	4514			6	4	174	##	q13.1	0.67	3.0	8.6	X	verilog	57	rt8088	Y	yes	N	1M	1M	Y			10	2012	2013	https://github.com	8-bit memory data, e.g. 8088			
ao68000	https://opencor	beta	Aleksander Osman	68000	16	16	arria-2	James Brakef	3479		A	6	169	##	q13.1	0.67	4.0	8.1	1	Y	verilog	1	ao68000	bm	yes	N	4G	4G	Y				2010	2018		uses microcode, instruction prefetch buffer			
i68	https://github.com/fredre	stable	Frédéric Requin	68000	16	16	cyclone3	Frédéric Requin	1900			4	9	90		1.00	6.0	7.9			verilog	38	soc_j68	Y	yes	N	64K	64K	Y		16		2010	2018		A Size-Optimized Microcoded 68000	Stack based CPU with Forth-like microcode		
zet86	https://opencor	alpha	Zeus Marmolejo	x86	16	8	kintex-7-	James Brakef	3642			6	1	68	##	q13.1	0.67	2.0	6.2	X	verilog	32	ipga_zet	Y	yes	N	1M	1M	Y				2008	2018	https://github.com	equivalent to 80186, boots MS-DOS	2et The x86 (IA-32) open implementation		
moncky	https://github.com/bq-ba	stable	Kris Demuynck	RISC	16	16	artix-7	Kris Demuynck	1376			6	33	10	##	q21	0.67	1.0	4.9	X	X	schematic	36	top	Y	yes	N	64K	64K	N	32	16		2020	2021	https://hackaday	intended as educational, all original	IO: VGA, PS/2, SPI, SD	
tg68	https://opencor	stable	Tobias Gubener	68000	16	16	kintex-7-	James Brakef	2331			6	44	##	q13.1	0.67	4.0	3.2	X	vhdl	2	TG68	fast	Y	yes	N	4G	4G	Y		16		2007	2012		uses with Minimizing			
pop11-40	http://www.ip-arch	simulation	Nachiko Shimizu	PDP11	16	16	ep1K	Nachiko Shimizu	2687			4	20	##	q13.1	0.67	2.0	2.5	1	NSL	17	top	Y	yes	N	64K	64K	Y	70	13	8	2009		www.ip-arch.jp/	Boots UNIX	various papers, no verilog or vhd			
ke8	https://opencor	alpha	Shawn Tan	PDP11	16	16	kintex-7-	James Brakef	2392				24	##	q13.1	0.67	4.0	1.3	X	verilog	15	ke8	cpu	Y	yes	N	4K	4G	Y		16		2003	2013		68K binary compatible			
suska-III	http://www.ext	beta	Wolfgang Forster	68000	16	16	arria-2	James Brakef	7388			A	55	##	q13.1	0.67	4.0	1.3	1	vhdl	11	wf68000j	Y	yes	N	4G	4G	Y		16		2010	2011		for use as an Atari ST				
aoocs	https://github.com	beta	Aleksander Osman	68000	16	16	arria-2	James Brakef	17852		A	2	43	57	##	q18.0	0.67	4.0	0.5	1	Y	verilog	22	aoOCS	bm	yes	N	4G	4G	Y				2010	2011		uses ao68000 core, Amiga chip set	Wishbone Amiga OCS SoC	
aoocs	https://github.com	beta	Aleksander Osman	68000	16	16	cyclone-1	James Brakef	26009		A	2	67	45	##	q18.0	0.67	4.0	0.3	1	Y	verilog	22	aoOCS	bm	yes	N	4G	4G	Y				2010	2011		uses ao68000 core, Amiga chip set	Wishbone Amiga OCS SoC	
acc	https://github.com	stable	Juan Gonzalez-Gomez	accum	15	15	kintex-7-	James rom &	88			6	1	227	##	q13.1	0.67	2.0	865.2	IX	verilog	1	acc2	Y	yes	N		4K					2016	2016	https://github.com	26 chptr course using Apollo Commat	??why LUT count different from agcnorm		
agcnorm	https://opencor	stable	Dave Roberts	accum	15	15	spartan-3	James Brakef	3732			4	2	20	##	q13.1	0.66	1.0	3.5	X	vhdl	5	AGC	Y	N	Y	4K	72K	N	11	1		1962	2012	http://klabs.org/h	Apollo Guidance Computer via 3-input NOR gate emulation			
cardiac	https://opencor	mature	Al Williams	accum	13	13	spartan-3	James Brakef	557			4		71	##	q13.1	0.30	1.0	38.5	X	verilog	16	vtach	Y	asm	N	100	100	N	10			2013	2019	https://www.cs.d	CARDboard Illustrative Aize to Comput	3 digit BCD arithmetic		
wd4pb	https://opencor	stable	Stefan Fischer	picoBlaze	13	13	spartan-3	Stefan Fische	309			4	1	102	##	q13.1	0.33	3.0	36.2	X	Y	vhdl or	14	picoBlaze	Y	asm	N	100	100	N	10			2010	2013	https://en.wikiped	software add-on for picoblaze format	kcsmp3 only works for Spartan 3	
usimplez	https://opencor	stable	Pablo Salvaedeo etal	accum	12	12	stratix-2	Pablo Salvaed	48			4		134	##	q9.1	0.17	2.0	237.9	1	vhdl	3	usimplez	cpu	N		512	512		8			2011		http://www.gti.de	part of university course, simplez+I4 has an index register			
pdp8verilog	www.heetoe.com	stable	Brad Parker	PDP8	12	12	kintex-7-	James Brakef	505			6		396	##	q13.1	0.50	2.0	181.3	X	verilog	18	pdp8	Y	yes	N	32K	32K			8		2005	2010		boots & runs TSS/8.8 Basic			
microcore	http://www.pld	stable	Klaus Schiesiek	forth	12	8	kintex-7-	James Brakef	399				1	294	##	q13.1	0.40	2.0	147.4	X	vhdl	30	open110	Y	asm	N	Y	512	2K				1999	2023	www.microcore.de	indexing into return stack, auto inc/d	only one block RAM? simplest core		
the12X_12uP	https://opencor	alpha	James Brakefield	stack/acc	12	12	kintex-7-	James Brakef	972			6	1	1	123	##	q13.1	0.50	1.0	63.3	X	vhdl	2	the12x_12	Y	Y	N	4K	4K	N	54	64	1	2015			combo stack/accumulator design	load/store arch, not optimized	
pdp8	https://opencor	alpha	Joe Manojlovick, Rob	PDP8	12	12	kintex-7-	James Brakef	1219			6	1	183	##	q13.1	0.50	2.0	37.5	X	Y	vhdl	55	cpu	Y	yes	N	32K	32K				2012	2016		PDP-8 Processor Core and System	Boots OS/8, runs apps, several variants		
pdp8l	https://opencor	beta	Ian Schofield	PDP8	12	12	cyclone-3	James Brakef	1088			4	48	63	##	q13.1	0.50	2.0	14.4	1	vhdl	11	top	Y	yes	N	4K	4K				2013	2013		Minimal PDP8/L implementation with	4K disk monitor system			
rf6809	https://opencor	beta	Robert Finch	6809	12	12	artix-7	Robert Finch	6500			6	5	120	##	q21.2	0.50	4.0	2.3	X	Y	system	21	rf6809	Y	asm	N	64G	64G	Y	44	13	8	2022	2022	http://www.finitr	Different from rtf6809: 36-bit adrs, 0	12-bit version, has inst. Cache	
eric5	http://www.ent	roprietar	Thomas Entner	forth	9	8	cyclone-4	entner-electr	110			4	opt	60			0.42	1.0	229.1	1		proprietary					512	1K				3-4		2005	2011		25 MIPS: ERIC5s, ERIC5Q		
ssbcc	https://opencor	stable	Rodney Sinclair	forth	8	9	kintex-7	Rodney Sincl	196			6		474	##	q13.1	0.33	1.0	797.9	ILX	verilog	3	core	Y	asm	N	Y	1K	8K	Y	41	3		2012	2020	https://github.com	Python program generates the Verilog	inst after branch/call/rtn always execs	
non-von-1	https://www.ch	stable	Christopher Fenton	accum	8	8	kintex-7-	James Brakef	230			6		556	##	q13.1	0.33	1.0	797.1	1	verilog	1	nonvontop	N	N		64		Y	30			2010	2010		SIMID in tree structure	A & B regs, instructions broadcast		
avr8	https://opencor	beta	Nick Kovach	AVR	8	16	kintex-7-	James Brakef	174			6		418	##	q13.1	0.33	1.0	792.2	X	verilog	1	RAVR	Y	yes	N	64K	64K	Y	17	4		2010	2010		Reduced AVR Core for CPLD	not a full clone, doc is opencores page		
8bit_chapman	http://www.ece	beta	Rob Chapman, Steven	forth	8	8	zu-3e	James vivaddo	132	63				305	##	q21.1	0.33	1.0	762.2	ILX	vhdl	10	stack_pro	Y	N	256	256	Y	24			1998	1998		course work				
mcipu	https://opencor	stable	Tim Boscke	accum	8	8	spartan-6	James Brakef	41			6		384	##	q13.1	0.08	1.0	749.0	X	vhdl	1	tb02cpu2	Y	asm	N	64	64	Y	4			2007	2018	https://github.com	MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst		
mr0ell_cpu	https://bitbucke	stable	Matthias Roell	accum	8	8	kintex-7-	James added	185					357	##	q13.1	0.33	1.0	637.1	X	vhdl	8	cpu	Y	N					10			2014	2016		university course project			
myrisc1	https://opencor	stable	Muza Byte	RISC	8	8	arria-2	James Brakef	121		A	2	231	##	q13.1	0.33	1.0	628.7	1	Y	verilog	1	myRISC1	Y	N	Y	256	256	Y	16	4		2011	2011	https://en.wikiped	Verilog source included in PDF file	AKA MAND Machine, LPM macros		
riscuav1	https://www.sci	stable	S. de Pablo	picoBlaze	8	14	kintex-7-	James Brakef	109			6		230	##	q13.1	0.33	2.0	560.7	X	verilog	1	riscuav1	bm	N	Y	256	1K	Y	35			2006	2006	https://github.com	Verilog source included in PDF file	also VHDL version by Bikash Gogoi with identit		
lwirisc	https://opencor	stable	Li Wu	accum	8	12	arria-2	James Brakef	88		A	1	230	##	q13.1	0.17	1.0	443.6	1	X	verilog	9	risc_core	Y	asm	N	Y	256	2K	Y	16			2008	2009		CLAIRISC simplified PIC, 4 reg rtn stack	absolute addressing only, lowered MIPS/clk	
popcorn	http://www.fpg	stable	Jeung Joon Lee	accum	8	8	kintex-7-	James Brakef	267			6		347	##	q13.1	0.33	1.0	428.4	X	verilog	4	psc	Y	N	N	64K	64K	Y	43			1998	2000		small 8 bit up			
td4	https://github.com	beta	Cleio ee	accum	8	8	spartan-3	James Brakef	102					200	##	q13.1	0.20	1.0	392.2	X	verilog	5	td4	top	Y	N		16	Y				2012	2015		very small up			
cosmac	https://github.com	beta	Eric Smith	1802	8	8	kintex-7-	James Brakef	244					270	##	q13.1	0.33	1.0	365.5	X	vhdl	1	cosmac	Y	asm	N	64K	64K	Y	100	16		2009	2020		AKA COSMAC ELF of 1976	Fmax is for bare core, runs CamelForth		
mcu8	https://opencor	alpha	Dino Pepelyashev	accum	8	8	kintex-7-	James Brakef	274			6		289	##	q13.1	0.33	1.0	360.1	X	vhdl	16	processor	Y	asm	N	256	256	Y	17			2008	2009		asm, simulated, builds?			
picoblaze	https://github.com	stable	Ken Chapman	picoBlaze	8	18	kintex-7-	James Brakef	110			6		217	##	q13.1	0.33	2.0	325.5	X	vhdl	1	kcsmp1	Y	asm	N	256	2K	Y				2003		https://en.wikiped	minimal & complete	this is the original picoblaze author		
nocpu	https://github.com	stable	Dmitry Tzouneravski	RISC	8	8	kintex-7-	James Brakef	175					243	##	q13.1	0.33	1.5	306.1	X	verilog	5	cpu	N	No	N	256	256	Y			4			2018			minimal & complete	8 ALU inst, 3 port reg file
ahmes	https://github.com	stable	Rob Chapman	accum	8	8	kintex-7-	James Brakef	186					476	##	q13.1	0.33	3.0	281.6	X	B	vhdl	3	ahmes	N	N	256	256	Y	15	1		2016	2017	http://embeddedsys	also zip8h starting point, PhD thesis	subset of 6502		
8bit_chapman	http://www.ece	beta	Rob Chapman, Steven	forth	8	8	kintex-7-	James Brakef	176			6		131	##	q13.1	0.33	1.0	245.5	ILX	vhdl	10	stack_pro																

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst bits	FPGA	report ter	com ent	LUTs ALUT	Off	LUT? mults	blk ram	F max	sig tag	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max data	max inst	byte addr	adr mod	# reg	pip e	start year	last rev	secondary web link	note worthy	comments		
fpga4_8bit_up	http://www.fpga4.com	stable	Van Loi Le	accum	8	8	kintex-7-3	James Braker	258		6		1	200	##	14.7	0.33	3.0	85.3	X	vhdl	1	computer	yes	N	96	128	Y	10		2	2016	2016	book: LaMeres Info	educational	16 input & 16 output ports fill out 256 byte address		
verilog-6502	https://github.com	stable	Ariet Ottens	6502	8	8	zu-3e	James Vivado	475	112	6			333	##	v21.1	0.33	3.0	77.2	X	verilog	2	cpu	yes	N	64K	64K	Y				2007	2018	http://ladybug.xs4all.nl/ariet/fpga/6502/		sync memory, e.g. use block RAM		
ae18	https://github.com	stable	Shawn Tan	PIC18	8	16	zu-3e	James Vivado	954	501	6			208	##	v21.1	0.33	1.0	72.1	ILX	verilog	1	ae18_core	yes	N	Y	4K	1M				2003	2009	https://hackaday.com	not 100% compatible	negative edge reset "clock"		
risec8	https://web.archive.org	stable	Tom Coonan	PIC16	8	12	kintex-7-3	James Braker	355		6			154	##	v14.7	0.33	2.0	71.5	X	verilog	8	cpu	yes	N	Y	256	2K	Y			1999	1999	https://github.com	excellent HTML doc	directory contains derivative design by another		
navre	https://opencores.org	stable	Sébastien Bourdeaudoux	AVR	8	16	kintex-7-3	James Braker	990		6			104	##	v14.7	0.33	1.0	69.0	AIILX	verilog	1	softbus_n	yes	N	64K	64K	Y	72		32	2	2010	2013	https://www.milkymist.org	AVR core, part of www.milkymist.org		
mature	https://opencores.org	stable	Daniel Roggen	accum	8	16	kintex-7-3	James Braker	441		6			207	##	v14.7	0.33	3.0	67.4	X	vhdl	14	cpu	yes	N	256	4K	Y	3	4	2014	2017		US6 Educational Processor	Inspired by x86 ISA			
laticsemico8	http://www.microware.com	stable	Lattice Semiconductor	RISC	8	16	LFE2-10	Lattice Semic	265	4	1			104	##	v14.7	0.33	2.0	64.4	ILX	verilog	1	mc165	yes	N	64K	64K	Y	32		2005	2010	https://www.wikiwand.com/en/Verilog	16 deep call stack, four configuration microcoded, cycle exact	tool kits: LMS for Diamond3.10			
mc165	https://github.com	stable	Ted Fried	6502	8	8	arria-7-3	Ted Fried	252		6			196	##	v14.7	0.33	4.0	64.2	X	verilog	1	mc165	yes	N	64K	64K	Y			2017	2021	https://github.com	two report PDFs & one Verilog file	excellent micro-coding LUT counts			
erp	https://opencores.org	stable	Shahzadik	RISC	8	16	spartan-3	James Braker	366		4	1	1	70	##	v14.7	0.33	1.0	63.5	X	verilog	1	ERPverilog	Y	N				15	6	2004	2014						
ae18	https://opencores.org	beta	Shawn Tan	PIC18	8	16	arria-2	James Braker	1084		A	1		207	##	v13.1	0.33	1.0	63.1	ILX	verilog	1	ae18_core	yes	N	Y	4K	1M				2003	2009	https://hackaday.com	not 100% compatible	negative edge reset "clock"		
mx65	https://github.com/SteveMorrison	stable	Steve Teal	6502	8	8	zu-3e	James Braker	485	148	6			2	370	##	v21.2	0.33	4.0	63.0	X	vhdl	5	apple1	Y	yes	N	64K	64K	Y			2022	2022		cycle accurate, passes Klaus Dorman 6502 functional tests, has uart		
minicpu_morris	https://github.com/Morrison	stable	Michael Morris	6502	8	8	spartan-6	Michael Morr	276		6			104	##	v14.7	0.33	2.0	62.2	X	verilog	15	minicpu_c	Y	N	64K	64K	Y	31		2017	2017		simplified 6502, see m65c02a	RE: 8-bit CPU challenge of Ariet Ottens			
e28	https://github.com	stable	Howard Mao	accum	8	16	kintex-7-3	James Braker	644		6			2	333	##	v14.7	0.33	2.0	59.6	X	verilog	13	e28_cpu	Y	N	256	4K	Y			2014	2014	http://zhehaomao.com/		not sure inferred RAM correct?		
light8080	https://opencores.org	stable	Jose Ruiz, Moti Litcher	8080	8	8	kintex-7-3	James Braker	154		6			247	##	v14.7	0.33	9.0	58.9	IX	verilog	5	i8080sc	Y	yes	N	64K	64K	Y			2007	2019	https://github.com	targeted to area, includes UART, inter	older versions have both VHDL & Verilog		
copyblaze	https://opencores.org	stable	Abdallah Ellbrahimi	picoblaze	8	18	kintex-7-3	James Braker	622		6			217	##	v14.7	0.33	2.0	57.5	IX	vhdl	16	cpu	yes	N	256	2K	Y			2011	2016		wishbone extras				
minirisc	https://opencores.org	stable	Rudolf Usselman	PIC16	8	14	spartan-3	Rudolf Usselm	460		4			89	##	v14.7	0.33	1.0	57.4	X	verilog	7	risc_core	Y	yes	N	Y	256	4K	Y			2001	2012				
tinyvliw8	https://opencores.org	stable	Alfred Stecklina	VLIW	8	32	kintex-7-3	James Braker	895		6			140	##	v14.7	0.33	1.0	55.0	X	vhdl	19	sysarch	Y	N	Y	256	1K	Y			2013	2020		tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs		
avrxinyx16core	https://opencores.org	beta	Andreas Hellvarsson	AVR	8	16	kintex-7-3	James Braker	1243		6			194	##	v14.7	0.33	1.0	51.5	X	vhdl	1	mcu_core	yes	N	64K	128K	Y	72	32	2008	2009						
avr_core	https://opencores.org	stable	Ruslan Lepetenk	AVR	8	16	zu-3e	James Vivado	1624	519	6			250	##	v21.1	0.33	1.0	50.8	X	verilog	70	avr_core	Y	yes	N	64K	128K	Y	72	32	2002	2017		VHDL core also			
babysisc	http://www.sandstorm.org	stable	John Ribble	RISC	8	16	kintex-7-3	James Braker	468		6			141	##	v14.7	0.33	2.0	49.7	X	verilog	1	q55_m1x	Y	N	64K	64K	Y	15	8	1997	1999	http://www.sandstorm.org	part of a three class course	memory rd/wt & ALU per clock			
mc165	http://www.microware.com	stable	Ted Fried	6502	8	8	kintex-7-3	James Braker	326		6			2	196	##	v14.7	0.33	4.0	49.6	X	verilog	1	mc165	Y	yes	N	64K	64K	Y			2017	2021		microcoded, cycle exact	excellent micro-coding LUT counts	
alzip/aizip_se	https://github.com	stable	Yamin Li, Wanming Ch	RISC	8	16	kintex-7-3	James Braker	136		6			313	##	v14.7	0.17	8.0	48.1	IX	vhdl	1	cpu	asm	N	64K	64K	Y	16	4	1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst			
cosmac	https://github.com	beta	Eric Smith	6502	8	8	kintex-7-3	James Braker	198		6			17	87	##	v14.7	0.33	1.0	48.0	X	X	vhdl	14	elf	Y	asm	N	64K	64K	Y	100	16	2009	2020		uses PIXIE graphics core	modified to use block RAM
1802-pico-basi	https://github.com	beta	Steve Teal	1802	8	8	zu-3e	James area o	247	136	6			2	427	##	v21.1	0.33	12.0	47.6	IX	vhdl	6	pico_basi	Y	yes	N	64K	64K	Y	52	16	2016	2016	https://wiki.forth.org	VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, Interrupts & DMA not imple	
avr_hc	https://opencores.org	stable	Strauch Tobias	AVR	8	16	kintex-7-3	James Braker	1554		6			223	##	v14.7	0.33	1.0	47.4	X	vhdl	10	avr_core	yes	N	64K	128K	Y	72	32	2010	2012		hyperl pipelined (eg barrel) AVR				
next80	https://opencores.org	stable	Nicolas Dumitracu	280	8	8	kintex-7-3	James Braker	854		6			119	##	v14.7	0.33	1.0	46.0	X	B	verilog	3	Next280C	Y	yes	N	64K	64K	Y			2011	2019			claim of 700 LUTs in Spartan-3 probably wrong	
ax8	https://opencores.org	stable	Nicolas Dumitracu	AVR	8	16	spartan-6	James Braker	1549		6			1	213	##	v14.7	0.33	1.0	45.3	X	vhdl	14	A9051200	Y	yes	N	64K	128K	Y	72	32	2002	2010		both A9051200 & A9052313	inserted fake inst ROM	
attiny_atmega	https://opencores.org	beta	Georgiulian	AVR	8	16	zu-3e	James Vivado	1366	116	6			179	##	v21.1	0.33	1.0	43.1	X	Y	verilog	1	mega_cor	Y	yes	N	64K	128K	Y	72	32	2018	2019	https://git.morgo.net	configurable AVR processor w/8 configurations		
micro8a	http://members.farnborough.com	stable	John Kent	accum	8	16	kintex-7-3	James Braker	531		6			204	##	v14.7	0.33	3.0	42.3	X	vhdl	11	Micro8	Y	N	2K	2K	Y			2002	2002	http://members.farnborough.com	derived from Tim Boscke's mcpu	also micro8 and micro8b variants			
t65	https://github.com	stable	Daniel Wallner	6502	8	8	kintex-7-3	James Braker	575		6			291	##	v14.7	0.33	4.0	41.7	IX	vhdl	7	T65	Y	yes	N	64K	64K	Y			2002	2010		6502, 65C02 & 65C816; wide use			
verilog-6502	https://github.com	stable	Ariet Ottens	6502	8	8	kintex-7-3	James Braker	407		6			200	##	v14.7	0.33	4.0	40.6	X	verilog	2	cpu	yes	N	64K	64K	Y			2007	2018	http://ladybug.xs4all.nl/ariet/fpga/6502/					
bc6502	http://finitron.com	beta	Zainalabedin Navabi	6502	8	8	zu-3e	James Vivado	583		6			286	##	v21.1	0.33	4.0	40.4	X	verilog	18	bc6502	yes	N	64K	64K	Y			1992	1992		2nd up in director	from VHDL: Analysis and Modeling of AKA cpu8, both vhdl & verilog versions			
parwan	https://opencores.org	stable	Ulrich Riedel	6805	8	8	zu-3e	James Vivado	1106	117	6			485	##	v21.1	0.33	4.0	36.2	X	vhdl	1	6805	yes	N	64K	64K	Y			2007	2009		68C05 & 68C08 very different Fmax				
68hc05	https://opencores.org	stable	Georgiulian	AVR	8	16	kintex-7-3	James Braker	1116		6			120	##	v14.7	0.33	1.0	35.6	X	verilog	34	mega_cor	Y	yes	N	64K	128K	Y	72	32	2017	2018	https://git.morgothdisk.com/VERILOG/VERILOG	8 AVR cores, 4 sets LUT counts posted			
dr8051	https://www.digchip.com	proprietary	Digital Core Design	8051	8	8	virtex-5	Digital Core D	1699		6			200	##	v14.7	0.30	1.0	35.3	ILX	proprietary		Y	yes	N	64K	64K	Y			1999	1999		full system with RAM				
mcp	http://vectorblox.com	stable	VectorBlox Computing	vect	8	32	zynq45-7	vectorblox	39856		6	64	81	175	##	v17.2	1.00	0.1	35.1	X	proprietary		Y	yes	N	64K	64K	Y			2012	2017	http://www.ecu-europe.com	MXP Matrix Processor is a scalable SoC	LUT count for 8 lanes with custom inst			
v6502	https://github.com	untested	Ryu Kojiro	6502	8	8	zu-3e	James Braker	868	131	6			175	##	v21.1	0.33	3.0	31.7	X	vhdl	23	v6502	Y	yes	N	64K	64K	Y			2019	2020	https://opencores.org	6502 with extras: 16-bit stack pointer	www.youtube.com/watch?v=K3JH-f_r8OE		
natalius_8bit	https://github.com	stable	Fabio Guzman	RISC	8	16	kintex-7-3	James Braker	232		6			1	250	##	v14.7	0.11	3.0	27.7	X	verilog	12	natalius_g	Y	asm	N	Y	256	2K	Y	29	8	2012	2012		return stack & register file	3 clocks/inst
bc6502	http://finitron.com	beta	Robert Finchen	6502	8	8	kintex-7-3	James Braker	619		6			197	##	v14.7	0.33	4.0	26.2	X	verilog	18	bc6502	yes	N	64K	64K	Y			2012	2012			bare source			
avr_fpga	https://opencores.org	stable	Juergen Sauermann	AVR	8	16	kintex-7-3	James Braker	1606		6	1	6	120	##	v14.7	0.33	1.0	24.7	X	vhdl	20	cpu_core	Y	yes	N	64K	128K	Y	72	32	2009	2010		extended lecture on FPGA up design			
free6502	http://web.archive.org	stable	David Kessner	6502	8	8	kintex-7-3	James Braker	646		6			193	##	v14.7	0.33	4.0	24																			

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	reporter	comments	LUTs ALUT	Off	LUT?	mults	blk ram	F max	tag	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments				
bfcpu	http://www.cliff	stable	Clifford Wolf	Turing	8	3	zu-3e	James Vivado	387	6					500	##	v21.1	0.02	4.0	6.5	X	B	vhdl	4	cw6671	Y	yes	N	64K	64K	Y	8			2003	2003	https://en.wikipedia	no accum, data pointer and brackete	internal 1-byte data cache doubles performanc		
atmega8_pong	https://fr.wikiv	stable	Juergen Sauermann	AVR	8	16	spartan-3	James Brakerf	2767	4	1	10	53	##	14.7	0.33	1.0	6.3	X	Y	vhdl	37	avr_fpga	Y	yes	N	64K	64K	Y	17		4		2007	2017		several projects using avr core	uses Sauermann core			
ts1	https://opencor	stable	Andreas Voggeneder	8051	8	8	kintex-7-	James Brakerf	1942	6	1		147	##	14.7	0.33	4.0	6.2	IX		vhdl	17	T8032	Y	yes	N	64K	64K	Y				2002	2010		8052 & 8032	8032 SoC				
pulserain	https://github.c	stable	PulseRain Tech LLC	8051	8	8	arria-2	James some	2376	A	2	41	130	##	q18.0	0.33	3.0	6.0	I		system v	25	FP51_fast	Y	yes	N	Y	64K	64K	Y				2017	2018	https://www.puls	1 clk/inst, intended for Max10				
atmega8_pong	https://fr.wikiv	stable	Juergen Sauermann	AVR	8	16	spartan-3	James clodk c	2898	4	1	11	53	##	14.7	0.33	1.0	6.0	X	Y	vhdl	37	pacman	Y	yes	N	64K	64K	Y	17		4		2017	2017		several projects using avr core	uses Sauermann atmega16 core			
system09	https://opencor	stable	John Kent, David Burn	6809	8	8	kintex-7-	James Brakerf	1631	6	41	88	##	14.7	0.33	3.0	6.0	IX	Y	vhdl	40	cpu09l	Y	yes	N	64K	64K	Y	44	13	8		2003	2021	http://members.o	from John Kent web page	opencores download URL incorrect, use col E				
fpge-64	http://www.syn	stable	Peter Wendrich	6502	8	8	kintex-7-	James Brakerf	2210	6		2	156	##	14.7	0.33	4.0	5.8	X	Y	vhdl	26	fpge64 cq	Y	yes	N	64K	64K	Y		26		2005	2008		Rendition of Commodore 64	altera top level schematic				
turb8051	https://opencor	beta	Dinesh Annaya	8051	8	8	kintex-7-	James Brakerf	1985	6	1		127	##	14.7	0.33	4.0	5.3	IX		verilog	74	oc8051 tq	Y	yes	N	64K	64K	Y				2011	2016		includes peripherals					
ep8080	https://github.c	beta	K. H. Ting	8080	8	8	kintex-7-	James Brakerf	1276	6			184	##	14.7	0.33	9.0	5.3	X		vhdl	4	ep80	Y	yes	N	64K	64K	Y				2002	2016		8080 data sheets	initialized Lattice memory blocks				
8051	https://opencor	alpha	Simon Teran, Jakas	8051	8	8	kintex-7-	James tunrec	1744	6	1	111	##	14.7	0.33	4.0	5.3	ILX		verilog	32	oc8051 tq	Y	yes	N	64K	64K	Y				2001	2016		8051 core includes several on-chip peripherals, like timers and counters	work related to eP16					
mycpu	http://www.my	mature	Dennis Kuschel	accum	8	8	kintex-7-	James Brakerf	3428	6	1	155	##	14.7	0.33	3.0	5.0	X		vhdl	28	cpu_top	Y	yes	N	64M	64M	Y				2010	2023	http://mynor.org	originally in TTL, avail. as a kit	myth: micro-coded, bit serial, runs Forth					
cast_8051	http://www.cast	proprietary	CAST Inc	8051	8	8	virtex-6	CAST 1820 sl	1800			2	81	##	12.1	0.33	3.0	5.0	X		proprietary			Y	yes	N	64K	64K	Y		32		2010	2016	http://www.cast	Cast has up related IP	several versions, FPGA kits				
hc11core	http://www.gni	stable	Green Mountain Com	68HC11	8	8	kintex-7-	James Brakerf	2190	6			127	##	14.7	0.33	4.0	4.8	X		vhdl	1	hc11rtl	Y	yes	?	N	64K	64K	Y	53		8	2	2000	2000		restricted use license, with corrections			
z3	https://opencor	stable	Charles Cole	CISC	8	8	arria-2	James Brakerf	3495	A	2		141	##	q18.0	0.33	3.0	4.4	I		verilog	3	boss	Y	yes	N	128K	128K					2014	2014	https://en.wikiped	Infocom Z-Machine V3, youtube vide	http://inform-fiction.org/zmachine/standards				
oms8051mini	https://opencor	alpha	Simon Teran, Dinesh A	8051	8	8	kintex-7-	James Brakerf	1991	6	1	32	133	##	14.7	0.33	5.0	4.4	X	Y	verilog	66	digital cov	Y	yes	N	64K	64K	Y				2000	2018		8051 digital cov					
bfcpu	http://www.cliff	stable	Clifford Wolf	Turing	8	3	zu-3e	James Vivado	303	6			500	##	v21.1	0.01	4.0	4.1	X	B	vhdl	4	cw6670	Y	yes	N	64K	64K	Y	8			2003	2003	https://en.wikiped	no accum, data pointer and brackete	first implementation, no data cache				
df805	www.hitechglob	stable	Hitech Global	6805	8	8	stratix-1	Hitech Global	1690	4			83	##	14.7	0.33	4.0	4.1	I		proprietary			Y	yes	N	64K	64K	Y				2000	2018		no accum, data pointer and brackete					
soc280	http://sowerbutts	stable	Will Sowerbutts	280	8	8	spartan-6	James constr	2568	6	15	93	##	14.7	0.33	3.0	4.0	X		vhdl	25	top level	Y	yes	N	64K	64K	Y				2013	2014		based on Daniel Wallner's T80, for Papilio Pro board						
system6801	https://opencor	stable	Michael L. Hasenfratz	6801	8	8	cyclone-3	James Brakerf	1507	4		3	73	##	14.7	0.33	4.0	4.0	I		vhdl	15	wb cyclor	Y	yes	N	64K	64K	Y				2003	2009	http://members.o	based on John Kent's 6801	tested on Apex20K, Cyclone & Strai boards				
68hc08	https://opencor	stable	Ulrich Riedel	6808	8	8	kintex-7-	James Brakerf	2290	6			101	##	14.7	0.33	4.0	3.6	X		vhdl	1	v68ur08	Y	yes	N	64K	64K	Y				2007	2009							
lattice6502	https://opencor	beta	Ian Chapman	6502	8	8	kintex-7-	James Brakerf	4942	6			214	##	14.7	0.33	4.0	3.6	X		vhdl	3	ghdl proc	Y	yes	N	64K	64K	Y				2010	2010		targeted to LCMX02280					
z80soc	https://opencor	stable	Ronivon Costa	280	8	8	spartan3	James Brakerf	2474	4	2	19	78	##	14.7	0.33	3.0	3.4	IX	Y	vhdl	19	top_s3e	Y	yes	N	64K	64K	Y				2008	2016		based on Daniel Wallner's T80	directory disappeared				
j8051	https://opencor	stable	Tony Givargis	8051	8	8	kintex-7-	James Brakerf	2690	6	1	1	105	##	14.7	0.33	4.0	3.2	X		vhdl	9	j8051_all	Y	yes	N	64K	64K	Y				1999	1999		author has book & course	Embedded System Design: A Unified Hardware				
cpu86	http://www.ht-i	beta	Hans Tiggeler	x86	8	8	kintex-7-	James Brakerf	3421	6	1		127	##	14.7	0.17	2.0	3.1	X		vhdl	23	cpu86_top	Y	yes	N	1M	1M	Y				2002	2018	http://www.ht-lab	8088 clone	ht-labs offers several up cores				
a-z80	https://github.c	stable	Goran Devic	280	8	8	cyclone-2	Goran Devic	2084	4	29	19	##	q11.1	0.33	1.0	3.0	IX		verilog	24	z80_top_c	Y	yes	N	64K	64K	Y				2014	2020	https://github.co	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spec					
rf6809	https://opencores.org/pr	stable	Robert Finch	6809	8	8	artix-7	Robert Finch	4200	6	4	120	##	14.7	0.33	4.0	2.4	X	Y	system v	21	rf6809	Y	yes	N	16M	16M	Y	44	13	8		2022	2022	http://www.finitr	Different from rtf6809: 24-bit adrs, 0	8-bit version, has inst. Cache				
mc8051	http://www.ore	stable	Helmut Mayrhofer	8051	8	8	kintex-7-	James Brakerf	3022	6	1		83	##	14.7	0.33	4.0	2.3	X		vhdl	49	mc8051cc	Y	yes	N	256	64K	Y				1999	2013	https://en.wikiped	fast 8051, version available with floating-point by David Lundgren					
bfium/TSK80x	http://techdocs	proprietary	Altium	280	8	8	spartan-3	Altium	2558	4					0.33	3.0	2.2	AIUX			proprietary			Y	yes	N	64K	64K	Y				2004	2017	http://www.finitr	frozen, asm, C, C++, schem, VHDL & V	default clock speed is 50MHz				
bfcpu	http://www.cliff	stable	Clifford Wolf	Turing	8	3	kintex-7-	James Brakerf	422	6			345	##	14.7	0.01	4.0	2.0	X	B	vhdl	4	cw6671	Y	yes	N	64K	64K	Y	8			2003	2003		no accum, data pointer and brackete	current version & earlier version				
hd63701	https://opencor	planning	Tsuyoshi Hasegawa	6801	8	8	spartan-6	James Brakerf	1412	6	1	3	31	##	14.7	0.33	4.0	1.8	X		verilog	6	HD63701	CORE	Y	yes	N	64K	64K	Y				2014			Used in Atari game console, 6801 clone?				
system68	https://opencor	stable	John Kent, David Burn	6801	8	8	spartan-3	James Brakerf	2235	4		4	36	##	14.7	0.33	4.0	1.7	X	Y	vhdl	21	cpu68	Y	yes	N	64K	64K	Y				2003	2009	http://members.optushome.com.au/lekent/	6502 with extras: 16-bit stack pointer	https://www.youtube.com/watch?v=K3JH-				
m2cpu	https://github.com/ZakSN	cisc	Zakary Nafziger	cisc	8	8	max10	Zakary Nafziz	3504	1058	4		56	106	##	q22.1	0.33	6.0	1.7	I		vhdl	27	m2cpu_top	Y	asm	N	64K	64K	Y	75	4	7	2016	2018		micro-coded 8-bits with 75 instruct	Quartus project files, vga output			
v65c816	https://github.com/RyukG	stable	Valerio Venturi	6502	8	8	cyclone-IV	Valerio Venturi	1693	4			25			0.33	3.0	1.6	I		vhdl	26	v68ur08	Y	yes	N	64K	64K	Y				2011	2023	https://opencores	6502 with extras: 16-bit stack pointer					
altium/TSK51A	http://techdocs	proprietary	Altium	8051	8	8	spartan-3	Altium	1890	4	1		50			0.33	6.0	1.5	AIUX			proprietary			Y	yes	N	64K	64K	Y				2004	2017	http://www.finitr	frozen, asm, C, C++, schem, VHDL & V	default clock speed is 50MHz			
rtf6809	https://github.c	alpha	Robert Finch	6809	8	8	kintex-7-	James many	7506	6	1	2	106	##	14.7	0.33	4.0	1.2	X		verilog	4	rtf6809	Y	yes	N	4G	4G	Y	44	13	8		2012	2015		6809 with 32-bit "FAR" addressing	see also rtf6809 variant			
cpu65c02_true	https://opencor	stable	Jens Gutschmidt	6502	8	8	spartan-6	James latch v	4794	6			47	##	14.7	0.33	4.0	0.8	X		vhdl	8	core	yes	yes	N	64K	64K	Y				2008	2021		cycle accurate					
lem4_9ptr	https://opencor	beta	James Brakefield	accum	4	9	zu-2e	James 1 stag	210	6		0	397	##	v20.1	0.24	1.0	453.5	IX		vhdl	2	lem1_9ptr	Y	N	Y	512	2K	N	24			1	2016			binary & BCD digit addition, speed m	4 index registers: (ix),(-ix),(ix++),(ix-off)			
lem4_9ptr	https://opencor	beta	James Brakefield	accum	4	9	kintex-7-	James 1 stag	151	6	1	151	##	14.5	0.24	1.0	240.0	IX			vhdl	2	lem1_9ptr	Y	N	Y	512	2K	N	24			1	2016			binary & BCD digit addition, speed m	4 index registers: (ix),(-ix),(ix++),(ix-off)			
lem4_9	https://opencor	beta	James Brakefield	accum	4	9	kintex-7-	James 1 stag	144	6	1	195	##	14.5	0.16	1.0	216.7	IX			vhdl	1	lem1_9	Y	N	Y	32	2K	N	24			1	2016			binary & BCD digit addition, speed mode				
jane_nn	https://opencor	stable	Suresh Devanathan	RISC	4	8	kintex-7-	James Brakerf	723	6			178	##	14.7	0.33	1.0	81.4	X		vhdl	3	Processor	Y						27		16	2002			neural network microprocessor, specialized registers					
mcs-4	https://opencor	alpha	Reece Pollack	4004	4	4	kintex-7-	James Brakerf																																	

[illegible]