

| up_all_soft | opencores or | status | author | style / | data | inst | FPGA | report | com | LUTs | Dff | LUT? | mults | blk | F | date | tool | MIPS | clks/ | KIPS | ven | SOC | src | #src | top file | tool | flg | max | max | byte | # inst | adr | # | pip | start | last | secondary web | note worthy | comments | | | |
|-----------------------------------------|-----------------------------------------------------------------|-------------|-----------------------|---------|------|------|-------------|---------------|---------------|--------|-----|------|-------|------|-------|-------|-------|-------|-------|------|-------------|---------|-----------|----------|----------|------|-----|-----|------|------|--------|-----|------|------|-------|-----------------------------------------------------|-------------------------------------------------------------|-----------------------------------------------------|-----------------------------------------------------------------------------------------|-----------------------------------------------------|----------------------------------------------|----------------------------------------|
| folder | primary link | | | clone | size | size | | ter | ents | ALUT | | | | ram | max | ver | /inst | /inst | /LUT | don | | code | files | | doc | chai | pt | dat | inst | adrs | # | reg | line | year | revis | link | | | | | | |
| Small soft core uP Inventory | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Opencore and other soft core processors | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| totalcpu | https://opencor | alpha | RISC | 128 | 124 | 12 | kintex-7-3 | James Brakef | 229 | | 6 | 1 | 149 | ## | 14.7 | 0.33 | 3.0 | 71.7 | X | | verilog | 10 | cpu | Y | asm | N | | | | | | | 16 | 2007 | 2009 | | data width 12 bits and up, no data memory | | | | | |
| odess | https://opencor | stable | Dmytro Senyakin | RISC | 128 | 128 | 16 | stratix-5 | Dmytro Seny | 32978 | | A | 72 | 112 | 192 | ## | q17.1 | 4.00 | 1.0 | 23.3 | I | system | 27 | CoreOneV | Y | asm | Y | 4G | 4G | | | | | 16 | 2017 | 2017 | https://opencor | Altera prop, Multicore, P&R results at | 37-bit adr, quad issue, caches, 32-64-128 flt-g-p | | | |
| odess | https://opencor | stable | Dmytro Senyakin | RISC | 128 | 128 | 16 | stratix-5 | Dmytro Seny | 148078 | | A | 72 | 122 | 184 | ## | q17.1 | 4.00 | 0.3 | 19.9 | I | system | 27 | CoreQuad | Y | asm | Y | 4G | 4G | | | | | 16 | 2017 | 2017 | https://opencor | Altera prop, Multicore, P&R results at | 37-bit adr, quad issue, caches, 32-64-128 flt-g-p | | | |
| odess | https://opencor | stable | Dmytro Senyakin | RISC | 128 | 128 | 16 | stratix-5 | Dmytro Seny | 50814 | | A | 72 | 112 | 180 | ## | q17.1 | 4.00 | 1.0 | 14.1 | I | system | 27 | CoreOneV | Y | asm | Y | 4G | 4G | | | | | 16 | 2017 | 2017 | https://opencor | Altera prop, Multicore, P&R results at | 37-bit adr, quad issue, caches, 32-64-128 flt-g-p | | | |
| odess | https://opencor | stable | Dmytro Senyakin | RISC | 128 | 128 | 16 | cyclone-5 | James/reduc | 35984 | | A | 72 | 112 | 103 | ## | q18.0 | 4.00 | 1.0 | 11.4 | I | system | 27 | CoreOneV | Y | asm | Y | 4G | 4G | | | | | 16 | 2017 | 2017 | https://opencor | Altera prop, Multicore, P&R results at | 37-bit adr, quad issue, caches, 32-64-128 flt-g-p | | | |
| odess | https://opencor | stable | Dmytro Senyakin | RISC | 128 | 128 | 16 | cyclone-5 | James/slow t | 50135 | | A | 72 | 112 | 90 | ## | q18.0 | 4.00 | 1.0 | 7.2 | I | system | 27 | CoreOneV | Y | asm | Y | 4G | 4G | | | | | 16 | 2017 | 2017 | https://opencor | Altera prop, Multicore, P&R results at | 37-bit adr, quad issue, caches, 32-64-128 flt-g-p | | | |
| ARM_Cortex_A | https://develop | ASIC | ARM | ARM A53 | 64 | 32 | asic | Xilinx | 6000 | | A | | | 1500 | | 2.00 | 0.5 | 1000 | | | asic | | | Y | yes | Y | | | | | | | | | | https://en.wikiped | uses pro-rated LC area | dual issue, includes flt-g-pt & MMU & caches | | | | |
| legv8 | https://github.c | stable | Warren Seto | AA64 | 64 | 32 | kintex-7-3 | James Brakef | 731 | | 6 | 2 | 154 | ## | 14.7 | 1.00 | 1.0 | 210.5 | X | B | verilog | 2 | arm_cpu | Y | yes | N | 4G | 4G | Y | 10 | | 32 | 2018 | 2019 | | coursework, limited ISA, 3 versions | pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A | | | | | |
| legv8 | https://github.c | stable | Warren Seto | AA64 | 64 | 32 | kintex-7-3 | James Brakef | 884 | | 6 | 2 | 137 | ## | 14.7 | 1.00 | 1.0 | 155.0 | X | B | verilog | 2 | arm_cpu | Y | yes | N | 4G | 4G | Y | 10 | | 32 | 2018 | 2019 | | coursework, limited ISA, 3 versions | inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, B | | | | | |
| legv8 | https://github.com/mattc | stable | Matthew Olsson | AA64 | 64 | 32 | kintex-7-3 | James Brakef | 884 | | 6 | 2 | 137 | ## | 14.7 | 1.00 | 1.0 | 155.0 | | | verilog | | | Y | yes | N | 4G | 4G | Y | 10 | | 32 | 2018 | 2019 | | another implementation | legv8 from Patterson & Hennessy 2017 | | | | | |
| kcp53000 | https://github.c | simulation | Samuel Falvo II | risc-v | 64 | 32 | kintex-7-3 | James Brakef | 2455 | | 6 | | 175 | ## | 14.7 | 2.00 | 1.0 | 124.9 | X | B | verilog | 4 | polaris | Y | yes | N | Y | 16E | 16E | Y | 10 | | 32 | 2016 | 2017 | https://github.com | kestrel #3, basic 64-bit RISC-V | uses state machine RTL generator | | | | |
| cray1 | https://www.chrisfento | alpha | Christopher Fenton | CRA1Y | 64 | 16 | kintex-7-3 | James Brakef | 13463 | | 6 | 19 | 10 | 127 | ## | 14.7 | 6.00 | 1.0 | 56.6 | X | B | verilog | 46 | cray_sys | Y | yes | Y | N | 4M | 4M | N | 128 | | 536 | 2010 | 2015 | https://www.chrisfento | homebrew Cray1 | 24-bit address registers | | | |
| fisc | https://github.c | stable | Miguel Santos | RISC | 64 | 32 | cyclone-4 | James Brakef | 5036 | | 4 | 21 | 66 | ## | q18.0 | 2.00 | 1.0 | 26.1 | I | | system | 13 | fisc_core | Y | yes | Y | N | | | | 85 | 6 | 32 | 5 | 2018 | 2018 | http://www.archi | Flexible Instruction Set Computer | caches, VHDL & System Verilog versions, alter- | | | |
| fisa64 | https://github.c | beta | Robert Finch | RISC | 64 | 32 | kintex-7-3 | James Brakef | 10404 | | 6 | 12 | 7 | 65 | ## | 14.7 | 1.50 | 1.0 | 9.4 | X | | verilog | 1 | FISA64 | Y | N | Y | | | | | | | | | | | | | | | |
| forwardcom | https://github.c | stable | Agner Fog | cisc | 64 | 32 | atrx-7 | Agner Fog | 12026 | | | | 70 | ## | v20.1 | 1.00 | 1.0 | 5.8 | X | | system | 18 | top | Y | asm | Y | 64K | 32K | Y | | | 64 | | | 2016 | 2021 | https://github.c | x86 like, complete ISA, MMX & vector | 16-bit compressed inst, x86 adr modes | | | |
| fp1 | https://github.c | stable | Tommy Thörn | MMIX | 64 | 32 | aria-2 | James Brakef | 11605 | | 6 | 8 | 10 | 94 | ## | q13.1 | 1.50 | 4.0 | 3.0 | I | | system | 3 | core | Y | yes | Y | 16Q | 16Q | Y | 256 | | 288 | | | | 2006 | 2014 | https://en.wikiped | clone of Knuth's MMIX | micro-coded | |
| ig_core | https://opencor | stable | Fabrizio Fazzino etal | SPARC | 64 | 32 | kintex-7-3 | James Brakef | 52845 | | 6 | 8 | 59 | 56 | ## | v14.1 | 2.00 | 1.0 | 2.1 | IX | | verilog | 136 | s1_top | Y | yes | Y | N | 4G | 4G | Y | | | 32 | | | 2007 | 2012 | https://en.wikiped | reduced version of OpenSPARC T1 | Vivado run | |
| senior-sagm-1 | https://github.c | simulation | Niranjan Ramadas | RISC | 64 | 32 | kintex-7-3 | James Brakef | way to 135009 | | 6 | 32 | 75 | ## | 14.7 | 1.00 | 1.0 | 0.6 | X | | system | 28 | pipeline | N | Y | | | | | Y | 137 | | 32 | 4-8 | 2012 | 2012 | nramadas.apex | Open-Source ASIC project, read PDF | 64-bit data paths, superscalar, branch analysis | | | |
| riscv_percival | https://github.com/artec | stable | ArTeCs (Un Madrid) | riscv | 64 | 32 | kintex7 | ArTeC | largest 57129 | 27996 | | | | 50 | ## | v20.2 | 1.00 | 2.0 | 0.4 | X | | system | "60 | | Y | yes | N | 16E | 16E | Y | | | 32 | | | 2017 | 2022 | https://github.c | University ASIC Project, RISC-V Core with Cache Capability, cav6(AKA Ariane) derivative | | | |
| classic_HP_cal | https://www.tect | stable | Brian Nemetz | accum | 56 | 10 | kintex-7-3 | James Brakef | 1750 | | 6 | 3 | 233 | ## | 14.7 | 0.17 | 10.0 | 2.2 | X | | vhdl | 15 | classichp | Y | N | N | 30 | 4K | N | 40 | | 7 | | | 2012 | | | processor & ROMs for HP-55, 45 & 35 | Includes LED display driver & UART, for Papi | | | |
| ks10 | http://www.tect | stable | Rob Doyle | PDPIO | 36 | 10 | spartan-6 | Rob Doyle | 4427 | | 6 | 15 | 50 | ## | 14.7 | 1.00 | 2.0 | 5.6 | X | | verilog | 39 | ess_ks10 | Y | yes | N | | | | | | | | | | | | | | | | |
| mb-lite_plus | http://www.late | stable | Huib Arriens | uBlaze | 32 | 32 | kintex-7-3 | James Brakef | 244 | | 6 | 2 | 319 | ## | 14.7 | 1.00 | 1.0 | 1308 | X | B | vhdl | 34 | tumbl | Y | yes | N | 4G | 4G | Y | | | | | | | | | | | | | |
| microblaze | https://www.xiln | proprietary | Xilinx | risc-v | 32 | 32 | virtex ulto | Xilinx | 523 | | 6 | 1 | 682 | ## | 1.03 | 1.00 | 1.0 | 117.2 | X | | proprietary | | | Y | yes | opt | 4G | 4G | Y | 86 | | 32 | | | 3 | 2002 | | https://en.wikiped | MicroBlaze MCS, smallest configurati | 70 configuration options, MMU optional | | |
| riscv_GRVN-phaze | https://www.xiln | stable | Ian Gray | uBlaze | 32 | 32 | kintex-7-3 | Xilinx | 546 | | 6 | 1 | 320 | ## | v16.4 | 1.03 | 1.00 | 603.7 | X | | proprietary | | | Y | yes | opt | 4G | 4G | Y | 86 | | 32 | | | 3 | 2015 | 2018 | https://www.you | Hand fitted & placed | "Hoptile" router, 1680 cores in XCVU9P | | |
| ARM_Cortex_A | https://develop | ASIC | ARM | ARM A9 | 32 | 16 | aria-v | altera | 4500 | | A | | | 1050 | | 2.50 | 1.0 | 583.3 | | | asic | | | Y | yes | Y | N | 4G | 4G | Y | 80 | | 16 | | | 10 | | 2012 | | https://en.wikiped | MicroBlaze MCS, smallest configurati | 70 configuration options, MMU optional |
| mips-cpu | https://github.c | stable | Jeremiah Mahler | MIPS | 32 | 32 | kintex-7-3 | James added | 596 | | 6 | 1 | 244 | ## | 14.7 | 1.00 | 1.0 | 409.2 | X | | verilog | 15 | cpu | Y | yes | Y | N | 4G | 4G | Y | | | 32 | | | 5 | 2017 | 2017 | https://en.wikiped | uses pro-rated LC area | dual issue, includes flt-g-pt & MMU & caches | |
| amic-0 | https://www.excamer | stable | Alberto Moriconi | stack | 32 | 8 | zu-3e | James/vivado | 622 | 357 | 6 | | 250 | ## | v21.1 | 1.00 | 1.0 | 401.9 | X | | vhdl | 8 | processor | Y | forth | N | 64K | 64K | | | | | | | | | | | | | | |
| l1a32 | https://www.excamer | stable | James Bowman | forth | 32 | 16 | kintex-7-3 | James DFF | ex 930 | | 6 | | 358 | ## | 14.7 | 1.00 | 1.0 | 384.4 | X | | verilog | 3 | j1 | Y | forth | N | 64K | 64K | | | | | | | | | | | | | | |
| riscv_niosv | https://www.inoprietary | stable | Charles Papan | risc-v | 32 | 32 | agilex | intel fastest | 1509 | | 6 | 2 | 566 | ## | q21.3 | 1.00 | 1.0 | 375.2 | I | | proprietary | | | Y | yes | N | 4G | 4G | Y | | | | | | | | | | | | | |
| riscv_vexriscv | https://github.c | beta | Charles Papan | risc-v | 32 | 32 | artix-7 | Charles Papan | 481 | | 6 | | 346 | ## | 0.52 | 1.00 | 1.0 | 374.1 | X | | scala | | | Y | yes | N | 4G | 4G | Y | | | | | | | | | | | | | |
| riscv_rudolf | https://github.c | stable | Jörg Mische | risc-v | 32 | 32 | kintex-7-3 | Jörg Mische | 545 | | 6 | | 200 | ## | 1.00 | 1.00 | 1.0 | 367.0 | ALMX | | verilog | 4 | picorv32 | Y | yes | N | 4G | 4G | Y | | | | | | | | | | | | | |

| _up_all_soft folder | opencores or primary link | author | style / clone | data type | inst type | FPGA | report type | com ent | LUTs ALUT | Diff | LUT? LUT | blk ram | F max | data type | tool ver | MIPS /inst | clks/ inst | KIPS /LUT | ven dor | src code | #src files | top file | tool chai | flg pt | flg pt | max dat | max inst | byte adrs | # inst | adr mod | # reg | pip e | start year | last revis | secondary web link | note worthy | comments | | |
|------------------------|-------------------------------------------------------------------------|--------------------------|------------------|--------------|--------------|------------|----------------|------------|--------------|------|-------------|------------|----------|--------------|-------------|---------------|---------------|--------------|------------|-------------|---------------|-----------|--------------|-----------|-----------|------------|-------------|--------------|-----------|------------|----------|----------|---------------|---------------|---------------------------------------------------------------------------------------------|---------------------------------------------------|------------------------------------------------------|----------------------------------------|--------------------------------|
| eight32 | https://github.com/robins | Alastair M. Robinson | accum | 32 | 8 | cyclone-4 | Alastair | approx | 1300 | | 4 | | 133 | | | 1.00 | 1.0 | 102.3 | X | vhdl | 17 | efth32 | Y | yes | N | 500M | 500M | Y | 28 | | 8 | | 2019 | 2021 | https://retrotronic | 5-bit op-code & 3-bit reg # | full tool set, see github page for ISA description | | |
| forth_kf532 | https://github.com/robins | Tarasov Vilia | forth | 32 | 8 | xintex-7-3 | James Brakef | no "c | 1719 | | 6 | 4 | 172 | ## | 14.7 | 1.00 | 1.0 | 100.3 | X | vhdl | 1 | kf532 | N | N | N | Y | 1K | 16K | | | | | 2013 | 2013 | | no trace of source code on web | | | |
| sweet32 | https://opencores.org/robins | Valentin Angelovski | MIPS | 32 | 16 | xintex-7-3 | James Brakef | | 1177 | | 6 | 1 | 116 | ## | 14.7 | 1.00 | 1.0 | 98.8 | X | B | vhdl | 2 | Sweet32 | Y | yes | N | 4G | 4G | Y | 26 | | 16 | | 2014 | 2015 | | targets MACHXO2, no RAM | | |
| cpugen | https://opencores.org/robins | Giovanni Ferrante | RISC | 32 | 16 | xintex-7-3 | James Brakef | | 1597 | | 6 | 8 | 154 | ## | 14.7 | 1.00 | 1.0 | 96.3 | IX | vhdl | 14 | cpucv | Y | asm | N | N | | | | | | | 2003 | 2009 | | x86_exe generates VHDL RISC uP | using 32 bit example | | |
| ucore | https://opencores.org/robins | Whitehill | MIPS | 32 | 32 | xintex-7-3 | James Brakef | | 2469 | | 6 | | 231 | ## | 14.7 | 1.00 | 1.0 | 93.5 | X | verilog | 25 | ucore | Y | yes | N | 4G | 4G | Y | | | 32 | 6 | 2005 | 2010 | | MMU & caches | | | |
| m1_core | https://opencores.org/robins | Fabrizio Fazzino, Albert | MIPS? | 32 | 32 | arria-2 | James Brakef | | 2101 | | 6 | | 190 | ## | 14.1 | 1.00 | 1.0 | 90.6 | IX | verilog | 9 | m1_core | Y | yes | N | 4G | 4G | Y | | | 32 | 6 | 2007 | 2012 | | GCC target? | | | |
| maiss | https://opencores.org/robins | Bene Doss | MIPS | 32 | 32 | xintex-7-3 | James Brakef | | 2760 | | 6 | 4 | 245 | ## | 14.7 | 1.00 | 1.0 | 89.7 | X | vhdl | 22 | MAIS soc | Y | yes | N | 4G | 4G | Y | | | 32 | 5 | 2013 | | | register forwarding around ALU | license req'd for commercial use | | |
| risc5 | http://www.prs | Niklaus Wirth | RISC | 32 | 32 | zu-3e | James Brakef | | 2001 | 392 | 6 | 4 | 177 | ## | 20.1 | 1.00 | 1.0 | 88.3 | ILX | verilog | 8 | RISC5 | Y | yes | Y | 4G | 4G | Y | | | 16 | | 2013 | 2017 | http://www.astro | minimalist Wirth, part of Project Oberon | 32x32 multiplier, wikipedia entry | | |
| openfire2 | https://github.com/robins | Antonio Anton | uBlaze | 32 | 32 | xintex-7-3 | James Brakef | | 1201 | | 6 | 3 | 2 | 105 | ## | 14.7 | 1.00 | 1.0 | 87.4 | X | Y | verilog | 27 | openfire | Y | yes | N | 4G | 4G | Y | | | 32 | 2007 | 2013 | | "FPGA Proven" | derived from Stephen Craven's OpenFire | |
| arm_russian | https://github.com/robins | ruslan | arm | 32 | 32 | zu-3e | James Brakef | LUT RA | 2360 | 4815 | 6 | | 200 | ## | 21.1 | 1.00 | 1.0 | 84.7 | X | system | 6 | ARM Mul | Y | yes | Y | 4G | 4G | Y | | | 16 | | 2019 | | | from "Digital design and computer architecture" | single cycle | | |
| mor1kx | https://github.com/robins | Julius Baxter | OpenRISC | 32 | 32 | xintex-7-3 | James Brakef | | 2718 | | 6 | 3 | 3 | 217 | ## | 14.7 | 1.00 | 1.0 | 80.0 | X | verilog | 48 | mor1kx | Y | yes | N | 4G | 4G | Y | | | 32 | 2012 | 2021 | https://www.your | lots of configuration parameters | considered best openisc design | | |
| riscv_taiga | https://github.com/robins | Eric Matthews | risc-v | 32 | 32 | zynq | | | 1551 | | 6 | | 123 | ## | | 1.00 | 1.0 | 79.3 | IX | system | 46 | | Y | yes | N | 4G | 4G | Y | | | 32 | 2017 | 2022 | | TAIGA: A new RISC-V soft-processor IP | 33% smaller & 39% faster than LEON3 | | | |
| hf-risc | https://github.com/robins | Sergio Johann Filho | MIPS | 32 | 32 | xintex-7-3 | James Brakef | | 1446 | | 6 | 4 | 115 | ## | 14.7 | 1.00 | 1.0 | 79.2 | X | vhdl | 9 | spartan3e | Y | yes | N | 4G | 4G | Y | 41 | | 32 | 2016 | | | | MIPS1 subset, no multiplier | | | |
| tarihi | https://github.com/robins | Dagavadori Galbadrak | RISC | 32 | 32 | xintex-7-3 | James Brakef | eveny | 396 | | 6 | 1 | 123 | ## | 14.7 | 1.00 | 1.0 | 77.9 | X | verilog | 4 | tarihi | Y | yes | N | 16M | 16M | N | 11 | | 4 | | 2013 | 2013 | | no doc, extremely small RISC | difficulty with timing, try 7.0ns | | |
| storm_core | https://opencores.org/robins | Stephan Nolting | ARM7 | 32 | 32 | xintex-7-3 | James Brakef | | 2312 | | 6 | 3 | 179 | ## | 14.7 | 1.00 | 1.0 | 77.4 | IX | vhdl | 16 | core | Y | yes | N | 4G | 4G | Y | | | 32 | 8 | 2011 | 2014 | | Storm Core (ARM7 compatible) | 1 & D caches not compiled | | |
| altor32 | https://opencores.org/robins | Ultra Embedded | OpenRISC | 32 | 32 | xintex-7-3 | James Brakef | | 2505 | | 6 | 5 | 192 | ## | 14.7 | 1.00 | 1.0 | 76.8 | ILX | verilog | 16 | altor32 | Y | yes | N | 4G | 4G | Y | | | 32 | 8 | 2012 | 2015 | https://openisc | simplified OpenRISC 1000 | xilinx S3 primitives | | |
| sc20 | http://www.forth | Brad Eckert | forth | 32 | 8 | virtex-6 | Brad Eckert | | 1977 | | 6 | | 150 | ## | | 1.00 | 1.0 | 75.9 | X | proprietary | | | Y | yes | N | 4G | 4G | Y | | | | | 2010 | | | PDF file, Forth Inc. | | | |
| myforthproces | https://opencores.org/robins | Gerhard Hohner | forth | 32 | 8 | SP-kintex | James Brakef | | 2959 | | 6 | | 223 | ## | 14.7 | 1.00 | 1.0 | 75.3 | X | vhdl | 58 | mycpu | Y | yes | N | 64M | 64M | Y | 96 | | | | 2004 | 2012 | | DPANS'94 32-bit Forth, masters thesis | 25.15 Whetstones | | |
| nios2 | https://opencores.org/robins | Altera | Nios II | 32 | 32 | stratix-5 | Altera | crisis | 584 | | A | | 420 | ## | 16.0 | 0.10 | 1.0 | 71.9 | I | proprietary | | | Y | yes | opt | 4G | 4G | Y | | | 32 | 2004 | 2004 | | flg-nt, caches & MMU options | Nios II/e: min LUTs version, DMIPS adj, 1.68 Cc | | | |
| aspida | https://opencores.org/robins | Sotiriou | DLX | 32 | 32 | xintex-7-3 | James Brakef | | 3586 | | 6 | | 257 | ## | 14.7 | 1.00 | 1.0 | 71.7 | X | verilog | 10 | dlx | Y | yes | N | 4G | 4G | Y | | | | | 2002 | 2009 | | DLX | compiled sync version | | |
| riscv_clarvi | https://github.com/robins | Robert Eady | risc-v | 32 | 32 | arria-2 | James Brakef | Altera | 2616 | | A | | 178 | ## | 14.8 | 1.00 | 1.0 | 68.2 | I | B | system | 7 | clarvi | Y | yes | N | 4G | 4G | Y | | | 32 | 6 | 2016 | 2017 | https://www.cad | educational simple RISC-V implement | doesn't make use of block RAM RTL | |
| zpu | https://github.com/robins | Oyvind Harboe | forth | 32 | 8 | xintex-7-3 | James Brakef | | 1073 | | 6 | 3 | 283 | ## | 14.7 | 1.00 | 1.0 | 65.9 | X | vhdl | 23 | zpu | Y | yes | N | 4G | 4G | Y | | | 37 | | 2008 | 2009 | | zpu: 16 & 32 bit versions, code size | ZPU the worlds smallest 32 bit CPU with GCC t | | |
| riscv_steel | https://opencores.org/robins | | risc-v | 32 | 32 | atrx-7-3 | James Brakef | | 1784 | | 6 | | 116 | ## | 19.2 | 1.00 | 1.0 | 65.0 | | vhdl | 21 | steel | Y | yes | N | 4G | 4G | Y | | | 32 | 3 | 2020 | | https://github.com/robins | github version has vivado proj | under grad thesis | | |
| leon3 | http://www.gaisler | Jiri Gaisler, Jan Anders | SPARC | 32 | 32 | xintex-7-3 | Jiri Gaisler | | 2920 | | 6 | | 183 | ## | | 1.00 | 1.0 | 62.7 | AIIX | Y | vhdl | 100s | leon3 | Y | yes | N | 4G | 4G | Y | | | 64 | 7 | 2003 | 2021 | https://en.wikipe | customized for ~50 FPGA boards, | xls with utilization for all targets | |
| risc0 | https://sourcefor | Niklaus Wirth | RISC | 32 | 32 | xintex-7-3 | James Brakef | | 1186 | | 6 | 4 | 110 | ## | 14.7 | 0.67 | 1.0 | 61.9 | X | vhdl | 8 | RISC0 | Y | yes | N | 4G | 4G | Y | | | | | 2011 | | | minimalist Wirth, education tool | | | |
| altor32_lite | https://opencores.org/robins | Ultra Embedded | OpenRISC | 32 | 32 | xintex-7-3 | James Brakef | | 1928 | | 6 | | 236 | ## | 14.7 | 1.00 | 2.0 | 61.3 | ILX | verilog | 7 | altor32 | Y | yes | N | 4G | 4G | Y | | | | | 2012 | 2014 | https://openisc | simplified OpenRISC 1000, no pipeline | xilinx S3 primitives | | |
| sofpc | https://github.com/robins | Michael S | Nios II | 32 | 32 | cyclone-1 | Michal block | | 613 | | 4 | 1 | 180 | ## | 17.1 | 1.00 | 5.0 | 58.9 | | vhdl | 13 | nios2ee | Y | yes | opt | 4G | 4G | Y | | | 32 | | 2019 | | | nine variations in attempt to improve | 16-bit ALU | | |
| opensecale | http://www.lirmm | Lyonel Barthe | uBlaze | 32 | 32 | spartan-3 | Lyonel Barthe | | 1563 | | 4 | | 91 | ## | 12.1 | 1.00 | 1.0 | 58.2 | X | Y | vhdl | 26 | sb | core | Y | yes | N | 4G | 4G | Y | 86 | | 32 | 5 | 2010 | 2012 | www.lirmm.fr/AD | NoC secretblaze | data is for single secretblaze |
| secretblaze | http://www.lirmm | Lyonel Barthe | uBlaze | 32 | 32 | spartan-3 | Lyonel Barthe | | 1563 | | 4 | | 91 | ## | 12.1 | 1.00 | 1.0 | 58.2 | X | Y | vhdl | 26 | sb | core | Y | yes | N | 4G | 4G | Y | 86 | | 32 | 5 | 2010 | 2012 | www.lirmm.fr/AD | NoC secretblaze | data is for single secretblaze |
| or1k | https://opencores.org/robins | Julius Baxter, Stefan Kl | OpenRISC | 32 | 32 | xintex-7-3 | James Brakef | | 3299 | | 6 | 3 | 3 | 189 | ## | 14.7 | 1.00 | 1.0 | 57.3 | IX | verilog | 39 | mor1kx | Y | yes | N | 4G | 4G | Y | | | 32 | 2001 | 2018 | https://opencores | no longer supported, see mor1kx | capuccino ALU | | |
| laticemico32 | http://www.latt | Yann Siommeau, Mich | LM32 | 32 | 32 | arria-2 | James Brakef | | 2166 | | A | 4 | 30 | 149 | ## | 13.1 | 0.80 | 1.0 | 55.0 | ILX | verilog | 24 | lm32_cpu | Y | yes | N | 4G | 4G | Y | | | 32 | 6 | 2006 | 2017 | https://en.wikipe | optional data & inst caches | Diamond3.10; see lm32 & misc folders | |
| yari | https://github.com/robins | Tommy Thron | MIPS | 32 | 32 | xintex-7-3 | James Brakef | | 3610 | | 6 | 15 | 189 | ## | 14.7 | 1.00 | 1.0 | 52.3 | X | Y | verilog | 8 | top | Y | yes | N | 2M | 2M | Y | | | 32 | 2004 | 2008 | | subset of MIPS R3000 | | | |
| ymips32 | https://opencores.org/robins | Jin Jifang | MIPS | 32 | 32 | xintex-7-3 | James Brakef | | 3696 | | 6 | 8 | 192 | ## | 14.7 | 1.00 | 1.0 | 52.0 | X | verilog | 17 | pipelined | Y | yes | N | 4G | 4G | Y | | | 32 | 5 | 2017 | | | vivado project | "classic MIPS" | | |
| oberon_sdram | http://projectob | Nicolas Dumitrache | RISC | 32 | 32 | xintex-7-3 | James Brakef | | 2103 | | 6 | 1 | 104 | ## | 14.7 | 1.00 | 1.0 | 49.5 | X | verilog | 16 | risc5 | Y | yes | Y | 4G | 4G | Y | | | 16 | | 2013 | 2017 | | minimalist Wirth, part of Project Oberon | modified to use DRAM, serial mult | | |
| moxielite | https://github.com/robins | Anthony Green | RISC | 32 | 32 | xintex-7-3 | James Brakef | | 3159 | | 6 | 3 | 152 | ## | 14.7 | 1.00 | 1.0 | 48.0 | X | vhdl | 11 | moxielite | Y | yes | N | 4G | 4G | Y | | | 16 | | 2009 | 2017 | https://github.com/atgreen/moxie-cores | minimalist Wirth, part of Project Oberon | | | |
| table888 | https://github.com/robins | Robert Finch | RISC | 32 | 16 | xintex-7-3 | James Brakef | | 5756 | | 6 | 9 | 6 | 137 | ## | 14.7 | 2.00 | 1.0 | 47.6 | X | verilog | 3 | table888 | Y | yes | N | 4G | 4G | Y | 130 | | 8 | 2014 | 2016 | | 2016 version gives same results as 200 | code for cache & mmu incomplete | | |
| s6soc | https://opencores.org/robins | Dan Gisselquist | RISC | 32 | 32 | spartan-6 | James Brakef | sparta | 2820 | | 6 | 1 | 10 | 133 | ## | 14.7 | 1.00 | 1.0 | 47.3 | X | Y | verilog | 31 | toplevel | Y | yes | N | 4G | 4G | N | 20 | | 16 | 5 | 2015 | | | ARMv4-compatible CPU core | uses ZIP CPU |
| riscv_potato | https://github.com/robins | Kristian Skordal | risc-v | 32 | 32 | xintex-7-3 | James Brakef | | 2467 | | 6 | | 116 | ## | 14.7 | 1.00 | 1.0 | 47.1 | X | B | vhdl | 24 | pp | core | Y | yes | N | 4G | 4G | Y | 30 | | 32 | 2014 | 2020 | | risc-v interger only, no mult | "rocket-core" version at risc.org | |
| coen_316_cpu | https://github.com/robins | G.K Yvann Monny | RISC | 32 | 32 | xintex-7-3 | James Brakef | does r | 867 | | 6 | | 127 | ## | 14.7 | 1.00 | 3.0 | 47.0 | X | Y | vhdl | 8 | cpu_dp | Y | yes | N | 32 | 32 | N | 20 | | 32 | 2018 | 2018 | | MIPS based, simulation DO files, i&D | very small caches do not infer any RAM | | |
| grisc32 | https://opencores.org/robins | Vlacheslav | RISC | 32 | 32 | arria-2 | James Brakef | | 3075 | | A | 4 | 144 | ## | 13.1 | 1.00 | 1.0 | 46.9 | I | system | 8 | grisc32 | Y | yes | N | 4G | 4G | Y | | | 32 | 4 | 2010 | | | | | | |

| _up_all_soft folder | opencores or primary link | status | author | style / clone | data type | inst type | FPGA | report ter | com ents | LUTs ALLUT | Dff | LUT? ? | mem ram | blk ram | F max | tag | tool ver | MIPS /inst | clks/ inst | KIPS /LUT | ven dor | src code | #src files | top file | tool chain | flg pt | max dat | max inst | byte adrs | inst mod | adr mod | # reg | pip e | start year | last revis | secondary web link | note worthy | comments | |
|------------------------|---------------------------------------------------------------------------------------------|-------------|-----------------------|------------------|--------------|--------------|------------|------------------|-------------|---------------|-----|-----------|------------|------------|----------|-------|-------------|----------------|---------------|--------------|------------|-------------|---------------|--------------|---------------|-----------|------------|-------------|-----------------------------------------------------|-------------------------------------------|---------------------------------------------------------|---------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|------------------------------------------|-----------------------------------------------------------------------------------------------------|
| leon2 | https://github.com | stable | Jiri Gaisler | SPARC | 32 | 32 | kintex-7-3 | James Brakefield | 5992 | 6 | 1 | 12 | 133 | ## | 14.7 | 1.00 | 1.0 | 22.3 | X | vhdl | 82 | leon | 2 | rois24_24min | Y | yes | Y | 4G | 4G | Y | 80 | 16 | 64 | 5 | 1999 | 2003 | https://en.wikipedia.org/wiki/Leon2 | large config file, rad-hard asic version | https://www.gaisler.com/index.php/products |
| amber | https://opencores.org | stable | Conor Sanfitor | ARM7 | 32 | 32 | kintex-7-3 | James Brakefield | 6103 | 6 | 4 | 18 | 127 | ## | 14.7 | 1.05 | 1.0 | 21.8 | ILX | Y | verilog | 25 | a25_core | Y | yes | N | 4G | 4G | Y | 80 | 16 | 3 | 2010 | 2017 | https://en.wikipedia.org/wiki/Amber2 | no MMU | | | |
| miniscos | https://opencores.org | stable | Raul Fajardo et al | OpenRISC | 32 | 32 | kintex-7-3 | James Brakefield | 4945 | 6 | 4 | 8 | 107 | ## | 14.7 | 1.00 | 1.0 | 21.7 | ILX | Y | verilog | 88 | or1200_20 | Y | yes | Y | M | 4G | 4G | Y | 80 | 32 | 3 | 2009 | 2013 | https://github.com | minimal OR1200, vendor neutral, has caches | | |
| miss32r1 | https://opencores.org | stable | Grant Ayers | MIPS | 32 | 32 | arria-2 | James Brakefield | 3746 | A | 8 | 79 | ## | 13.1 | 1.00 | 1.0 | 21.3 | IX | Y | verilog | 20 | processor | Y | yes | N | Y | 4G | 4G | Y | 80 | 32 | 5 | 2012 | 2015 | https://github.com | Harvard arch | complete software tool chain | | |
| allium/TSK300 | http://techdocs.opencores.org | proprietary | Altium | RISC | 32 | 32 | spartan-3 | Altium | 2426 | A | 4 | 4 | 50 | ## | 14.7 | 1.00 | 1.0 | 20.6 | ALLX | Y | verilog | 37 | zap_top | Y | yes | N | 4G | 4G | Y | 80 | 16 | 2004 | 2017 | https://github.com | frozen, asm, C++, schem, VHDL & default clock: 50MHz, opt mult/div | | | | |
| armv4_uarch | https://opencores.org | alpha | Revanth Kamraj | ARM7 | 32 | 32 | kintex-7-3 | James Brakefield | 7558 | 6 | 1 | 9 | 135 | ## | 14.7 | 1.00 | 1.0 | 17.9 | X | verilog | 37 | zap_top | Y | yes | N | 4G | 4G | Y | 80 | 16 | 2017 | 2022 | https://github.com | ARMv4T & Thumbv1 | has cache & mmu | | | | |
| armv4_uarch | https://github.com/grantwilk | alpha | Grant Wilk | ARM9 | 32 | 32 | max10 | James Brakefield | 2860 | 4 | 4 | 50 | ## | 14.7 | 1.00 | 1.0 | 17.5 | A | vhdl | 18 | Y | verilog | 8 | RISC5top | Y | yes | N | 4G | 4G | Y | 80 | 16 | 2020 | 2020 | https://github.com | current uarch for the ARMv4 ISA on course work, top level is schematic | | | |
| risc5 | http://www.prc-beta.com | beta | Nedra Wirth | RISC | 32 | 32 | atrx37-35 | James Brakefield | 2913 | 6 | 4 | 48 | 50 | ## | 14.7 | 1.00 | 1.0 | 17.2 | ILX | Y | verilog | 8 | RISC5top | Y | yes | Y | 4G | 4G | Y | 80 | 16 | 2013 | 2014 | http://www.astro.com | minimalist Wirth, part of Project Oberon | 32x32 multiplier, wikipedia entry | | | |
| j68 | https://code.google.com/p/robertfinch/ | stable | Frederic Requin | 68000 | 32 | 16 | stratix-2 | Frederic Requin | 1900 | 4 | 4 | 4 | 180 | ## | 14.7 | 1.00 | 1.0 | 15.8 | I | verilog | 1 | j68 | Y | yes | N | 4G | 4G | Y | 80 | 16 | 2009 | 2014 | http://www.astro.com | for use with Minimig | micro-coded on stack machine | | | | |
| piropiro | https://github.com | stable | pandora2000 | RISC | 32 | 32 | kintex-7-3 | James Brakefield | 7491 | 6 | 11 | 1 | 118 | ## | 14.7 | 1.00 | 1.0 | 15.7 | X | vhdl | 42 | top | Y | yes | Y | N | 64K | 64K | Y | 80 | 32 | 2010 | 2011 | https://github.com | five variants | no doc, xilinx constraint file | | | |
| riscv_microse | https://github.com | stable | Microsemi | risc-v | 32 | 32 | polaris | microsemi | 8614 | 4 | 2 | 10 | 122 | ## | 14.7 | 1.00 | 1.0 | 14.2 | X | proprietary | Y | yes | N | 4G | 4G | Y | 80 | 32 | 2016 | 2018 | https://www.mips.com | is encrypted IP | has caches | | | | | | |
| klc32 | https://opencores.org | planning | Robert Finch | RISC | 32 | 32 | kintex-7-3 | James Brakefield | 3790 | 6 | 4 | 1 | 200 | ## | 14.7 | 1.00 | 1.0 | 13.2 | X | verilog | 25 | KL32 | Y | yes | N | 4G | 4G | Y | 80 | 32 | 2011 | 2012 | https://github.com | single ported block RAM register file | heavy use of includes | | | | |
| zpuino | http://alvie.com | alpha | Alvaro Lopes | forth | 32 | 32 | spartan-6 | James Brakefield | 2547 | 6 | 4 | 12 | 126 | ## | 14.7 | 1.00 | 1.0 | 12.3 | X | Y | vhdl | 13 | papilio_pt | Y | yes | N | 4G | 4G | Y | 37 | 2008 | 2012 | https://github.com | SoC version of modified ZPU | pipelined, removed ucf file | | | | |
| flexiprg | http://www.ecs.pitt.edu | paper | Kevin Andryc | GGPU | 32 | 32 | atrx-7 | James Brakefield | 72649 | 6 | 156 | 119 | 100 | ## | 14.7 | 1.00 | 0.1 | 11.0 | X | vhdl | 46 | gpgpu_m505 | top level | Y | yes | N | 4G | 4G | Y | 80 | 32 | 2013 | 2016 | http://www.ecs.pitt.edu | eight GPU processors | requested & received source files | | | |
| mipsfpga | https://www.mips.com | stable | MIPS Technologies | MIPS | 32 | 32 | atrx-7-3 | James Brakefield | 10692 | 6 | 4 | 47 | 118 | ## | 14.7 | 1.00 | 1.0 | 11.0 | X | Y | verilog | 193 | mfp_systd | Y | yes | N | 4G | 4G | Y | 80 | 32 | 2014 | 2018 | https://www.youmips.com | M14K core & mipsfpga-plus | DRAM interface, I&D caches. 8789 FF | | | |
| kulak25soc | https://opencores.org | mature | Dan Gisselquist | RISC | 32 | 32 | spartan-6 | James Brakefield | 7936 | 6 | 4 | 25 | 87 | ## | 14.7 | 1.00 | 1.0 | 11.0 | X | Y | verilog | 20 | topelev | Y | yes | N | 4G | 4G | Y | 80 | 16 | 5 | 2015 | 2015 | https://github.com | uses ZIP CPU | | | |
| zap | https://opencores.org | alpha | Revanth Kamraj | ARM7 | 32 | 32 | arria-2 | James Brakefield | 10284 | A | 2 | 38 | 111 | ## | 14.7 | 1.00 | 1.0 | 10.8 | X | Y | verilog | 37 | zap_top | Y | yes | N | 4G | 4G | Y | 80 | 16 | 2017 | 2022 | https://github.com | ddio100e_armv1-ARMv4T & Thumbv1 | has cache & mmu | | | |
| amber | https://opencores.org | stable | Conor Sanfitor | ARM7 | 32 | 32 | kintex-7-3 | James Brakefield | 6409 | 6 | 2 | 82 | ## | 14.7 | 0.75 | 1.0 | 9.6 | ILX | Y | verilog | 25 | a23_core | Y | yes | N | 4G | 4G | Y | 80 | 16 | 3 | 2010 | 2017 | https://en.wikipedia.org/wiki/Amber2 | no MMU, shared cache | 2048 LUTs used as single port RAM | | | |
| riscv_rv01_core | https://opencores.org | stable | Stefano Tonello | risc-v | 32 | 32 | kintex-7-3 | James Brakefield | 13997 | 6 | 4 | 62 | 130 | ## | 14.7 | 1.00 | 1.0 | 9.3 | X | vhdl | 65 | rv01_selfi | Y | yes | N | 4G | 4G | Y | 80 | 32 | 2015 | 2017 | https://en.wikipedia.org/wiki/Amber2 | all files in one directory | two self test tops | | | | |
| mist1032 | https://github.com | stable | Takahiro Ito | RISC | 32 | 32 | arria-2 | James Brakefield | 10801 | A | 4 | 125 | 98 | ## | 14.7 | 1.00 | 1.0 | 9.1 | X | system v | 50 | mist32e1p | Y | yes | Y | 4G | 4G | Y | 80 | 64 | 2014 | 2014 | https://github.com | mist32 UP: embedded version | | | | | |
| ms32632 | https://opencores.org | stable | Udo Moeller | N32032 | 32 | 32 | kintex-7-3 | James Brakefield | 10167 | 6 | 19 | 16 | 83 | ## | 14.7 | 1.00 | 1.0 | 8.2 | IX | verilog | 18 | example1 | Y | yes | Y | 4G | 4G | Y | 200 | 24 | 3 | 2009 | 2019 | http://cpu-n32k.net/ | LUT #s from Nios vs Leon2 comparison | https://www.gaisler.com/index.php/products | | | |
| leon2 | https://github.com | stable | Jiri Gaisler | SPARC | 32 | 32 | cyclone-1 | Klas Westerlind | 7554 | 4 | 4 | 42 | 50 | ## | 14.7 | 1.00 | 1.0 | 6.6 | I | vhdl | 90 | leon | Y | yes | Y | 4G | 4G | Y | 80 | 64 | 5 | 1999 | 2003 | https://en.wikipedia.org/wiki/Leon2 | LUT #s from Nios vs Leon2 comparison | https://www.gaisler.com/index.php/products | | | |
| riscv_hummingbird | https://github.com | stable | RISC-V | risc-v | 32 | 32 | kintex-7-3 | James Brakefield | 14119 | 6 | 32 | 62 | ## | 14.7 | 1.00 | 1.0 | 4.4 | X | verilog | 141 | e203_soc | Y | yes | N | 4G | 4G | Y | 80 | 32 | 2016 | 2018 | https://en.wikipedia.org/wiki/Leon2 | e200 has openiscure | also have a chip | | | | | |
| af65k | https://github.com | alpha | Andre Fachat | 6502 | 32 | 8 | kintex-7-3 | James Brakefield | 4424 | 6 | 69 | ## | 14.7 | 1.00 | 1.0 | 4.0 | 3.9 | X | vhdl | 13 | gecko65k | Y | N | N | N | N | N | N | N | N | 2011 | 2019 | http://www.6502.org | extended 6502 AKA 65K with 16, 32 or 64 bit data | | | | | |
| af65k | https://github.com | alpha | Andre Fachat | 6502 | 32 | 8 | zu-3e | James Brakefield | 4424 | 6 | 69 | ## | 14.7 | 1.00 | 1.0 | 4.0 | 3.9 | X | vhdl | 13 | gecko65k | Y | N | N | N | N | N | N | N | N | 2011 | 2019 | http://www.6502.org | extended 6502 AKA 65K with 16, 32 or 64 bit data | | | | | |
| rtf65002 | https://opencores.org | alpha | Robert Finch | accum | 32 | 8 | kintex-7-3 | James Brakefield | 11216 | 6 | 4 | 6 | 123 | ## | 14.7 | 1.00 | 1.0 | 3.7 | X | verilog | 10 | rtf65002d | Y | yes | N | 4G | 4G | Y | 80 | 16 | 2013 | 2013 | https://github.com | 32-bit 6502 + 6502 emulation | "proven" | | | | |
| riscv_rsd | https://github.com/rsd-d | stable | Susumu Mashimo | risc-v | 32 | 32 | zynq | Susumu Mashimo | 28166 | 6 | 90 | ## | 14.7 | 1.00 | 1.0 | 3.2 | X | system verilog | Y | yes | N | 4G | 4G | Y | 80 | 32 | 2020 | 2020 | https://github.com | RISC-V out-of-order superscalar processor | can be synthesized for small FPGAs | | | | | | | | |
| ztapchip | https://github.com | stable | Vuony Nguyen | MIPS | 32 | 32 | cyclone-5 | James Brakefield | 31331 | A | 43 | 578 | 100 | ## | 14.7 | 1.00 | 1.0 | 3.2 | I | Y | vhdl | 53 | ztapchip | Y | yes | N | 4G | 4G | Y | 80 | 16 | 2015 | 2015 | https://github.com | multi-core with MIPS master | files no longer available, was under development | | | |
| kpu | https://github.com | alpha | Andrea Corallo | RISC | 32 | 32 | kintex-7-3 | James Brakefield | 6178 | 6 | 3 | 19 | ## | 14.7 | 1.00 | 1.0 | 3.0 | X | Y | vhdl | 19 | kpu | Y | yes | N | 4G | 4G | Y | 80 | 32 | 2016 | 2018 | http://andrea-corallo.com | KPU is a minimal system on chip written as testbench for the KPU core | | | | | |
| milkymist | https://github.com | stable | Sebastien Bourdeaudou | LM32 | 32 | 32 | spartan-6 | James Brakefield | 13531 | 6 | 31 | 78 | 50 | ## | 14.7 | 1.00 | 1.0 | 3.0 | X | Y | system v | 169 | system | Y | yes | N | 4G | 4G | Y | 80 | 32 | 6 | 2007 | 2014 | https://github.com | uses LM32, uses Spartan-6 IO | failed in mapper | | |
| riscv_fwisc | https://github.com | untested | Matthew Balance | risc-v | 32 | 32 | lgloo2 | Matthew Balance | 1060 | 6 | 20 | ## | 14.7 | 1.00 | 1.0 | 6.7 | 2.8 | AL | system v | 8 | fwisc_fpg | Y | yes | N | 4G | 4G | Y | 45 | 32 | 2018 | 2018 | https://opencores.org | featherweight entry 2018 RISC-V contest | 0.15 DMIPS/MHz | | | | | |
| v586 | https://opencores.org | beta | Joe Rissetto | x86 | 32 | 8 | kintex-7-3 | James Brakefield | 22282 | 6 | 12 | 16 | 102 | ## | 14.7 | 1.00 | 1.0 | 2.3 | X | verilog | 22 | v586 | Y | yes | N | 1M | 1M | Y | 80 | 32 | 2014 | 2016 | https://github.com | MMU & caches, branch cache | www.youtube.com/channel/UCNbm8B8ah54cv | | | | |
| edge | https://opencores.org | alpha | Hesham ALMatary | MIPS | 32 | 32 | spartan-6 | James Brakefield | 5345 | 6 | 7 | 1 | 8 | ## | 14.7 | 1.00 | 1.0 | 1.5 | X | verilog | 30 | edge_core | Y | yes | N | 4G | 4G | Y | 80 | 32 | 5 | 2014 | 2014 | https://github.com | Edge Processor (MIPS) | MIPS1 clone | | | |
| aa0486 | https://opencores.org | beta | Aleksander Osman | x86 | 32 | 8 | cyclone-4 | James Brakefield | 36094 | 4 | 4 | 47 | 46 | ## | 14.7 | 1.00 | 1.0 | 1.3 | I | Y | system v | 85 | aa0486 | Y | yes | N | 4G | 4G | Y | 80 | 32 | 2014 | 2014 | https://www.stu.nl | complete 486, SoC configuration | Henry Wong thesis at U.Toronto, also youtube | | | |
| leimberg | https://opencores.org | stable | Wolfgang Pufftsch | VLWU | 32 | 32 | cyclone-4 | James Brakefield | 37459 | 4 | 25 | 54 | 43 | ## | 14.7 | 1.00 | 1.0 | 1.1 | I | Y | vhdl | 57 | core | Y | yes | Y | 4G | 2M | Y | 80 | 32 | 4 | 2011 | 2011 | http://www.w2imr.com | up to 4 inst/clock | LPN mem & floating point | | |
| sp-i586 | https://github.com | stable | Lini Mestari | x86 | 32 | 8 | kintex-7-3 | James Brakefield | 32144 | 6 | 4 | 28 | 73 | ## | 14.7 | 1.00 | 1.0 | 1.1 | X | verilog | 37 | top_sys | Y | yes | Y | 4G | 4G | Y | 80 | 32 | 2016 | 2016 | http://imeshon.com | gate level dsyn, vivado project also | http://img.youtube.com/vi/2W1guyhCufE/0.jpg | | | | |
| mist1032 | https://github.com | errors | Takahiro Ito | RISC | 32 | 32 | cyclone-1 | James Brakefield | 33251 | 4 | 4 | 138 | 32 | ## | 14.7 | 1.00 | 1.0 | 1.0 | X | verilog | 100 | mist1032isa | Y | yes | N | 4G | 4G | Y | 80 | 64 | 2015 | 2015 | https://github.com | mist32 UP: inductor version | high pin count | | | | |
| rois | https://opencores.org | alpha | James Brakefield | RISC | 24 | 24 | zu-2e | James Brakefield | 627 | 6 | 382 | ## | 14.7 | 0.83 | 1.0 | 507.1 | X | vhdl | 2 | rois24_24min | N | 16M | 16M | N | 30 | 64 | 1 | 2016 | 2 | | | | | | | | | | |

| _up_all_soft folder | opencores or primary link | status | author | style / clone | data date | inst date | FPGA | report ter | com ent | LUTs ALUT | Diff | LUT? ? | mem ram | blk ram | F max | tag tag | tool ver | MIPS /inst | clks/ /inst | KIPS /LUT | ven dor | src code | #src files | top file | tool chai | flg pt | max dat | max inst | byte adrs | inst /inst | adr mod | pip e | start year | last revis | secondary web link | note worthy | comments | | | |
|------------------------|-------------------------------------------------------------------|-------------|-----------------------|------------------|--------------|--------------|------------|---------------|------------|--------------|------|-----------|------------|------------|----------|------------|-------------|---------------|----------------|--------------|------------|-------------|---------------|------------|--------------|-----------|------------|-------------|--------------|---------------|------------|----------|---------------|-------------------------------------------------|---------------------------------------------------|-------------------------------------------------|-----------------------------------------------------|-------------------------------------------------|----------------------------------------------|-------------------------------------------|
| atlas_core | https://opencor | beta | Stephan Nolting | RISC | 16 | 16 | kintex-7-3 | James Braker | 559 | | | 6 | 1 | | | 200 | ## | 0.80 | 1.0 | 286.2 | IX | vhdl | 8 | ATLAS_CP | Y | asm | N | Y | 64K | 64K | Y | 80 | 8 | | 2013 | 2015 | | ARM thumb like inst set | non-MMU version | |
| hamblen_scom | http://hamblen | stable | James O. Hamblen | accum | 16 | 16 | cyclone-1 | James Braker | 196 | | | 4 | | 1 | 166 | ## | q18.0 | 0.67 | 2.0 | 283.5 | I | verilog | 2 | DEZ_TOP | N | asm | N | Y | 256 | 256 | N | 4 | | 2008 | | http://hamblen | from Hamblen 2008 "Rapid prototy | tiny edu, high IO count | | |
| rapto16 | www.spacewire | stable | Steve Haywood | CISC | 16 | 16 | kintex-7-3 | James Braker | 590 | | | 6 | | | 319 | ## | 14.7 | 1.40 | 2.7 | 280.2 | X | vhdl | 1 | rapto16 | Y | yes | N | 64K | 64K | N | | | 2004 | | | 8 data & 8 adr regs | no multiply, 8 adr modes | | | |
| dgbl16 | see FISA64 | stable | Robert Finch | RISC | 16 | 16 | kintex-7-3 | James Braker | 780 | | | 6 | | | 313 | ## | 14.7 | 1.0 | 269.0 | X | verilog | 1 | dgbl16 | N | asm | N | Y | Y | | | | 8 | | | | includes FISA64 project | debug up for fisa64 | | | |
| yalic | https://github.c | alpha | Tim Wawrzynczak | forth | 16 | 16 | kintex-7-3 | James Braker | 617 | | | 6 | 4 | 247 | ## | 14.7 | 0.67 | 1.0 | 268.5 | X | vhdl | 20 | cpu | Y | asm | N | Y | 8K | 8K | 26 | | | 2014 | | | | influenced by J1, F16 & C18 | | | |
| diogenes | https://opencor | beta | Fekhnifer | RISC | 16 | 16 | kintex-7-3 | James Braker | 807 | | | 6 | 1 | 297 | ## | 14.7 | 0.67 | 1.0 | 246.3 | X | vhdl | 11 | cpu | Y | asm | N | Y | 1K | 1K | | | | 2008 | 2009 | | "student RISC system" | | | | |
| digital_up | https://github.c | alpha | Helmut Neemann | mips | 16 | 16 | zu-5e | James Braker | 709 | 310 | | 6 | 1 | 250 | ## | v22.1 | 0.67 | 1.0 | 236.2 | X | schemat | 46 | processorH | asm | N | Y | 64K | 64K | 60 | | | 2016 | 2022 | https://github.c | up implemented as schematic | has assembler and ISA pdf, 2Kx16 RAM? | | | | |
| sayeh_process | https://opencor | stable | Alireza Haghdost, Arr | RISC | 16 | 16 | kintex-7-3 | James Braker | 479 | | | 6 | 1 | 164 | ## | 14.7 | 0.67 | 1.0 | 229.7 | X | verilog | 13 | Sayeh_Y | asm | N | Y | 64K | 64K | | | | 32 | | 2008 | 2009 | https://github.c | haghdost.persiangig.com | simple RISC | | |
| opc.opc3cpu | https://github.c | stable | revaldinho | accum | 16 | 16 | cyclone-3 | James Braker | 174 | | | 6 | | | 526 | ## | 14.7 | 0.30 | 4.0 | 226.9 | X | verilog | 2 | opc3cpu | Y | asm | N | Y | 64K | 64K | N | 13 | 3 | | 2017 | 2019 | https://github.c | OPC3 16-bit OPC1, for XC95144 CPLD | see hackaday One Page Computing Challenge | |
| moncky | https://gitlab.com/big-ba | beta | Kris Demuynck | RISC | 16 | 16 | zu-3e | James Braker | 768 | 280 | | 6 | | | 250 | ## | v21.1 | 0.67 | 1.0 | 218.1 | X | X | schemat | 36 | Moncky3p | Y | yes | N | 64K | 64K | N | 32 | 16 | | 2020 | 2021 | | bare CPU | also has verilog | |
| table887 | https://github.c | alpha | Robert Finch | RISC | 16 | 16 | kintex-7-3 | James Braker | 643 | | | 6 | 2 | 208 | ## | 14.7 | 0.67 | 1.0 | 217.1 | X | verilog | 2 | table887 | Y | asm | N | Y | 64K | 64K | | | | 8 | | 2014 | 2016 | | included with Table888 source code | | |
| ep16 | https://github.c | beta | C.H. Ting | forth | 16 | 16 | kintex-7-3 | James Braker | 837 | | | 6 | | | 254 | ## | 14.7 | 0.67 | 1.0 | 203.6 | X | vhdl | 5 | ep16.vhd | Y | yes | N | 32K | 32K | N | 32 | | | 2005 | 2015 | | 5-bit instructions | | | |
| pancake | https://people.e | stable | Bruce Land | stack | 16 | 16 | kintex-7-3 | James Braker | 441 | | | 6 | 1 | 128 | ## | 14.7 | 0.67 | 1.0 | 194.8 | X | verilog | 7 | de2_mini4 | Y | yes | N | 4K | 4K | | | | 31 | | 2010 | 2014 | http://www.cs.h | The Pancake Stack Machine derived | has MMU & full SOC features | | |
| atlas_2K | https://opencor | beta | Stephan Nolting | RISC | 16 | 16 | zu-3e | James Braker | 1222 | 1160 | | 6 | 1 | 5 | 262 | ## | v21.1 | 0.80 | 1.0 | 171.4 | ILX | vhdl | 19 | ATLAS_2K | Y | asm | N | Y | 64K | 64K | M | 80 | 8 | | 2013 | 2015 | | ARM thumb like inst set | | |
| digital_up | https://github.c | alpha | Helmut Neemann | mips | 16 | 16 | spartan7 | James Braker | 716 | 309 | | 6 | 1 | 182 | ## | v22.1 | 0.67 | 1.0 | 170.1 | X | schemat | 46 | processorH | asm | N | Y | 64K | 64K | 60 | | | 2016 | 2022 | https://github.c | up implemented as schematic | has assembler and ISA pdf, 2Kx16 RAM? | | | | |
| yasep | https://hackada | alpha | Yann Guidon | RISC | 16 | 16 | kintex-7-3 | James Braker | 632 | | | 6 | | | 215 | ## | 14.7 | 1.00 | 2.0 | 170.0 | AX | vhdl | 3 | microVAE | Y | asm | N | 2G | 2G | | | | 51 | 16 | | 2005 | 2018 | https://github.c | JavaScript generated VHDL, revisions ongoing | |
| opc.opc5cpu | https://github.c | stable | revaldinho | RISC | 16 | 16 | kintex-7-3 | James Braker | 450 | | | 6 | | | 222 | ## | 14.7 | 0.67 | 2.0 | 165.4 | X | verilog | 2 | opc5cpu | Y | asm | N | Y | 64K | 64K | N | 27 | 4 | 16 | | 2017 | 2019 | https://github.c | OPC6 based on OPC5LS, more inst | see hackaday One Page Computing Challenge |
| b16 | http://www.bernd-pa | stable | Bernd Paysan | forth | 16 | 16 | spartan-6 | James Braker | 554 | | | 6 | | | 134 | ## | 14.7 | 0.67 | 1.0 | 161.7 | IX | verilog | 15 | b16 | Y | yes | N | 64K | 64K | N | | | | 2002 | 2017 | https://github.c | two versions: one/15 source files, derived from c18 | | | |
| kestrel-2 | kestrrelcomputer | stable | Samuël Falvo II | forth | 16 | 16 | kintex-7-3 | James Braker | 735 | | | 6 | 8 | 172 | ## | 14.7 | 0.67 | 1.0 | 157.2 | X | Y | verilog | 27 | M_kestrel | Y | yes | N | 64K | 64K | N | 20 | 2 | 2 | 2012 | 2015 | https://github.c | J1 with wishbone bus | room for 90 user inst, also as ASIC | | |
| mcip_open | https://opencor | beta | Mezzah Ibrahim | PIC18 | 16 | 24 | kintex-7-3 | James Braker | 881 | | | 6 | 1 | 200 | ## | 14.7 | 0.67 | 1.0 | 152.1 | X | vhdl | 23 | MCIOopen | Y | yes | N | Y | 4K | 1M | Y | | | | 2014 | 2015 | | light version of PIC18 | M_1a runs at 244MHz & 368 LUTs | | |
| ensilica | http://www.engr | proprietary | ensilica.com | eS1-1600 | 16 | 16 | virtex-5 | ensilica | 1100 | | | 6 | | | 160 | | 1.00 | 1.00 | 145.5 | IX | verilog | 2 | eS1-1600 | Y | yes | N | 64K | 64K | Y | 92 | 10 | 16 | 5 | 2001 | 2016 | | verilog source included with license | room for 90 user inst, also as ASIC | | |
| ensilica | http://www.engr | proprietary | ensilica.com | eS1-1600 | 16 | 16 | virtex-5 | ensilica | 1100 | | | 6 | | | 160 | | 1.00 | 1.00 | 145.5 | IX | verilog | 2 | eS1-1650 | Y | yes | N | 64K | 64K | Y | 92 | 10 | 16 | 5 | 2001 | 2016 | | verilog source included with license | room for 90 user inst, also as ASIC | | |
| opc.opc5lscpu | https://github.c | stable | revaldinho | RISC | 16 | 16 | kintex-7-3 | James Braker | 383 | | | 6 | | | 247 | ## | 14.7 | 0.67 | 3.0 | 144.0 | X | verilog | 2 | opc5lscpu | Y | asm | N | Y | 64K | 64K | N | 18 | 4 | 16 | 2017 | 2019 | https://github.c | OPC5LS OPCs with predicate inst | see hackaday One Page Computing Challenge | |
| opc.opc5cpu | https://github.c | stable | revaldinho | RISC | 16 | 16 | kintex-7-3 | James Braker | 273 | | | 6 | | | 294 | ## | 14.7 | 0.40 | 3.0 | 143.6 | X | verilog | 7 | opc5cpu | Y | asm | N | Y | 64K | 64K | N | 15 | 4 | 16 | 2017 | 2019 | https://github.c | OPC5 RR inst, ISA similar to OPC1 | see hackaday One Page Computing Challenge | |
| ejrh_cpu | https://github.c | stable | Edmund Horner | RISC | 16 | 16 | kintex-7-3 | James Braker | 928 | | | 6 | 1 | 2 | 196 | ## | 14.7 | 0.67 | 1.0 | 141.6 | X | verilog | 17 | machine_Y | asm | N | Y | 64K | 64K | N | | | 16 | 2015 | 2015 | | see web archive for doc | | | |
| dragonfly | http://www.leo | beta | LEOx team | MISC | 16 | 16 | kintex-7-3 | James Braker | 788 | | | 6 | | | 164 | ## | 14.7 | 0.67 | 1.0 | 139.3 | X | vhdl | 6 | dgf_core_Y | asm | N | Y | 256 | 2K | | | | | 2001 | | | unusual, uses FIFOs | | | |
| verilog-65C02 | https://github.c | alpha | Arlot Ottens | 6502 | 16 | 16 | zu-3e | James Braker | 327 | 98 | | 6 | | | 370 | ## | v21.1 | 0.33 | 3.0 | 124.6 | X | verilog | 26 | cpu_Y | yes | N | Y | 64K | 64K | Y | | | | 2011 | 2021 | https://github.c | used in 100MHz 6502 DIP module | rewritten for 6LUTs, spartan6 version has bld | | |
| minicpu-c | https://github.c | stable | Michael Morris | stack | 16 | 16 | kintex-7-3 | James Braker | 147 | | | 6 | | | 741 | ## | 14.7 | 0.67 | 28.0 | 120.6 | X | verilog | 2 | both_Y | asm | N | Y | 64K | 64K | | | | 33 | | 2012 | 2013 | | separate source for each CPLD chip, | fits (2) XC9500 CPLD | |
| tigli_cpu | https://github.c | stable | Cleiton Juffo | RISC | 16 | 16 | kintex-7-3 | James Braker | 636 | | | 6 | | | 455 | ## | 14.7 | 0.67 | 4.0 | 119.7 | X | verilog | 24 | cpu_Y | asm | N | Y | 64K | 64K | | | | 16 | 2013 | 2013 | | course project, not pipelined | no LUT RAM for reg file | | |
| hpc-16 | https://opencor | beta | Umar Siddiqui | RISC | 16 | 16 | kintex-7-3 | James Braker | 871 | | | 6 | | | 152 | ## | 14.7 | 0.67 | 1.0 | 116.6 | X | vhdl | 20 | cpu_Y | asm | N | Y | 64K | 64K | | | | 16 | 2005 | 2015 | | | | | |
| minicpu | http://www.cs.l | stable | Hirotsugu Nakano | stack | 16 | 16 | kintex-7-3 | James Braker | 433 | | | 6 | 1 | 1 | 128 | ## | 14.7 | 0.33 | 1.0 | 97.7 | X | verilog | 7 | minicpu | Y | yes | N | 4K | 4K | N | 26 | | | 2008 | 2018 | | same as tiny-cpu | uses Flex, Bison & Perl to create gcc compiler | | |
| lem16_18 | https://github.c | alpha | James Brakefield | accum | 16 | 18 | kintex-7-3 | James Braker | 483 | | | 6 | | | 294 | ## | 14.5 | 0.16 | 1.0 | 97.4 | X | vhdl | 2 | lem16_18m | Y | asm | N | 256 | 1K | | | | 77 | 1 | 2010 | 2018 | | variable bit-length memory read/writ | op-codes coded, untested | |
| multicycle_risc | https://github.c | stable | Yash Sanjay Bhalgat | RISC | 16 | 16 | kintex-7-3 | James Braker | 1470 | | | 6 | | | 213 | ## | 14.7 | 0.67 | 1.0 | 97.0 | X | verilog | 62 | risc15_Y | asm | N | Y | 64K | 64K | | | | 15 | 8 | 2015 | 2015 | | multi-cycle IIT-8-RISC15 ISA | developed on Altera, course project | |
| c16too | https://www.sc | stable | Cole Design and Devel | RISC | 16 | 16 | kintex-7-3 | James Braker | 510 | | | 6 | | | 271 | ## | 14.7 | 0.67 | 4.0 | 88.9 | X | vhdl | 1 | core_Y | asm | N | Y | 64K | 64K | N | 20 | 8 | 2003 | | http://www.lem16 | graphics capability | clock/2 and six phases | | | |
| dcu16 | https://github.c | beta | Shawn Tan, Marcus Pe | RISC | 16 | 16 | kintex-7-3 | James Braker | 662 | | | 6 | 1 | 318 | ## | 14.7 | 0.67 | 4.0 | 80.4 | X | vhdl & v | 5 | dcu16_c | Y | asm | N | Y | 64K | 64K | N | 37 | 8 | 2009 | 2012 | https://en.wikipe | for the OX10c game | 4+ addressing modes, 4 & 5-bit reg /modefield | | | |
| atlas_2K | https://opencor | beta | Stephan Nolting | RISC | 16 | 16 | kintex-7-3 | James Braker | 1595 | | | 6 | 5 | 151 | ## | 14.7 | 0.80 | 1.0 | 75.9 | ILX | vhdl | 19 | ATLAS_2K | Y | asm | N | Y | 64K | 64K | M | 80 | 8 | 2013 | 2015 | | ARM thumb like inst set | has MMU & full SOC features | | | |
| ep994a | https://github.c | stable | Erik Piehl | 9900 | 16 | 16 | kintex-7-3 | James Braker | 1340 | | | 6 | 5 | 286 | ## | 14.7 | 0.83 | 3.0 | 59.0 | X | vhdl | 10 | ep994a_Y | yes | N | Y | 64K | 64K | Y | | | 16 | 2016 | 2019 | https://hackada | TI 9900 emulation | also tms9902 (uart) core by Paul Urbanus? | | | |
| verilog-65C02 | https://github.c | alpha | Arlot Ottens | 6502 | 16 | 16 | kintex-7-3 | James Braker | 599 | | | 6 | 2 | 204 | ## | 14.7 | 0.67 | 4.0 | 57.1 | X | verilog | 5 | gop16_Y | yes | N | Y | 4G | 4G | | | | | 2011 | 2018 | http://forum.6502 | 16-bit data RAM "bytes" | boot ROM mapped to LUTs? | | | |
| oc54x | https://opencor | beta | Richard Hervelle | DSP | 16 | 16 | kintex-7-3 | James Braker | 2225 | | | 6 | 1 | 180 | ## | 14.7 | 0.67 | 1.0 | 54.1 | X | verilog | 10 | oc54_cpu_Y | yes | N | Y | 64K | 64K | | | | | 2002 | 2009 | | 40-bit accumulator, barrel shifter | C54x clone | | | |
| forth-cpu/h2 | https://opencor | beta | Richard Howe | forth | 16 | 16 | kintex-7-3 | James Braker | 1858 | | | 6 | 9 | 149 | ## | 14.7 | 0.67 | 1.0 | 53.8 | X | Y | vhdl | 11 | top | asm | | | | | | | | | | | | | | | |

| _up_all_soft folder | opencores or primary link | status | author | style / clone | data type | inst type | FPGA | report ter | com ents | LUTs ALLUT | Diff | LUT? num | blk ram | F max | tag | tool ver | MIPS /inst | clks/ inst | KIPS /LUT | ven dor | src code | #src files | top file | tool chai | flg pt | max dat | max inst | byte adrs | # inst | adr mod | # reg | pip e | start year | last revis | secondary web link | note worthy | comments | | | |
|------------------------|-------------------------------------------------------------------------------------------------------------------|-------------|----------------------|------------------|--------------|--------------|------------|----------------|-------------|---------------|------|-------------|------------|----------|-------|-------------|---------------|---------------|--------------|-------------|-------------|-------------------|-----------|--------------|-----------|------------|-------------|--------------|--------|------------|----------|----------|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|-------------------------------------------------------------|----------------------------------------|
| k68 | https://www.opencores.org/view/2392/ | alpha | Shawn Tan | 68000 | 16 | 16 | kintex-7-3 | James Brake | 2392 | 6 | | | | 24 | ## | 14.7 | 0.67 | 4.0 | 1.7 | X | verilog | 15 | k68_cpu | Y | yes | N | N | 4K | 4G | Y | | 16 | | 2003 | 2009 | | 68K binary compatible | | | |
| suska-III | https://www.explicit.com/view/7388/ | beta | Wolfgang Forster | 68000 | 16 | 16 | arria-2 | James Brake | 7388 | | | | | 55 | ## | q13.1 | 0.67 | 4.0 | 1.3 | I | vhdl | 11 | wf68k00ip | Y | yes | N | N | 4K | 4G | Y | | 16 | | 2003 | 2013 | | for use as an Atari ST | | | |
| aoocs | https://github.com/JamesBrake/aoocs | beta | Aleksander Osman | 68000 | 16 | 16 | arria-2 | James Brake | 17852 | A | 2 | 43 | 57 | ## | q18.0 | 0.67 | 4.0 | 0.5 | I | Y | verilog | 22 | aoOCS | Y | yes | N | N | 4G | 4G | Y | | | | 2010 | 2011 | | uses ao68000 core, Amiga chip set | Wishbone Amiga OCS SoC | | |
| aoocs | https://github.com/JamesBrake/aoocs | beta | Aleksander Osman | 68000 | 16 | 16 | cyclone-1 | James Brake | 26009 | A | 2 | 67 | 45 | ## | q18.0 | 0.67 | 4.0 | 0.3 | I | Y | verilog | 22 | aoOCS | Y | yes | N | N | 4G | 4G | Y | | | | 2010 | 2011 | | uses ao68000 core, Amiga chip set | Wishbone Amiga OCS SoC | | |
| acc | https://github.com/JamesBrake/acc | stable | Juan Gonzalez-Gomez | accum | 15 | 15 | kintex-7-3 | James Brake | 88 | 6 | 1 | 227 | ## | 14.7 | 0.67 | 2.0 | 865.2 | IX | | verilog | 1 | acc2 | Y | yes | N | | | | | | | | | 2016 | 2016 | https://github.com/JamesBrake/acc | 26 chptr course using Apollo Commar??why LUT count different from agcnorm | | | |
| agcnorm | https://github.com/JamesBrake/agcnorm | beta | Dave Roberts | accum | 15 | 15 | spartan-3 | James Brake | 3732 | 4 | 2 | 20 | ## | 14.7 | 0.66 | 1.0 | 3.5 | X | | verilog | 5 | AGC | Y | yes | N | Y | 4K | 72K | N | 11 | 1 | | 1962 | 2012 | http://klabs.org/h/Apollo-Guidance-Computer-via-3-input-NOR-gate-emulation | Apollo Guidance Computer via 3-input NOR gate emulation | | | | |
| cardiac | https://github.com/JamesBrake/cardiac | mature | Al Williams | accum | 13 | 12 | spartan-3 | James Brake | 557 | 4 | | 71 | ## | 14.7 | 0.30 | 1.0 | 38.5 | X | | verilog | 16 | vtach | Y | asm | N | 100 | 100 | N | 10 | | | 2013 | 2019 | https://www.cs.du.edu/~carbondoc/illustrative-ADI-to-Computus-3-digit-BCD-arithmetic | CARDboard illustrative ADI to Computus 3 digit BCD arithmetic | | | | | |
| wb4pb | https://github.com/JamesBrake/wb4pb | stable | Stefan Fischer | picoBlaze | 13 | 13 | spartan-3 | Stefan Fische | 309 | 4 | | 102 | ## | 14.7 | 0.33 | 3.0 | 36.2 | X | Y | vhdl or | 14 | picoBlaze_wb_uart | Y | yes | N | | | | | | | | | 2010 | 2013 | https://en.wikipedia.org/wiki/IC68009 | software add-on for picoBlazeSoftware kpcsm3 only works for Spartan 3 | | | |
| usimplez | https://github.com/JamesBrake/usimplez | stable | Pablo Salvadeo et al | accum | 12 | 12 | stratix-2 | Pablo Salvadeo | 48 | 4 | | 134 | ## | q9.1 | 0.17 | 2.0 | 237.9 | I | | vhdl | 3 | usimplez_cpu | Y | yes | N | 512 | 512 | | | | | | | 2011 | | http://www.gti.de | part of university course, simplez+4 has an index register | | | |
| pdp8verilog | http://www.heeltoe.com | stable | Brad Parker | PDP8 | 12 | 12 | kintex-7-3 | James Brake | 505 | 6 | | 366 | ## | 14.7 | 0.50 | 2.0 | 181.3 | X | | verilog | 18 | pdp8 | Y | yes | N | N | 32K | 32K | | | | | 8 | | 2005 | 2010 | | boots & runs TSS/8 & Basic | | |
| microcore | http://www.pld.com | beta | Klaus Schleisiek | forth | 12 | 8 | kintex-7-3 | James Brake | 399 | 6 | 1 | 294 | ## | 14.7 | 0.40 | 2.0 | 147.4 | X | | vhdl | 30 | ucore110 | Y | asm | N | Y | 512 | 2K | | | | | | | 1999 | 2022 | www.microcore.com | indexing into return stack, auto inc/decr | only one block RAM? simplest core | |
| the12X 12Up | | alpha | Joe Manojlovic, Rob | stack/acc | 12 | 12 | kintex-7-3 | James Brake | 972 | 6 | 1 | 123 | ## | 14.7 | 0.50 | 1.0 | 63.3 | X | | vhdl | 2 | the12x 12 | Y | yes | N | Y | 4K | 4K | N | 54 | 64 | 1 | 2015 | | | | | combio stack/accumulator design | load/store arch, not optimized | |
| pdp8l | https://github.com/JamesBrake/pdp8l | beta | Jan Schofield | PDP8 | 12 | 12 | cyclone-3 | James Brake | 1219 | 6 | 1 | 183 | ## | 14.7 | 0.50 | 2.0 | 37.5 | X | Y | vhdl | 55 | cpu | Y | yes | N | N | 32K | 32K | | | | | | | 2013 | 2016 | | PDP-8 Processor Core and System | Boots OS/8, runs apps, several variants | |
| pdp8l | https://github.com/JamesBrake/pdp8l | beta | Jan Schofield | PDP8 | 12 | 12 | cyclone-3 | James Brake | 1088 | 4 | | 48 | 63 | ## | q13.1 | 0.50 | 2.0 | 14.4 | I | | vhdl | 11 | cpu | Y | yes | N | 4K | 4K | | | | | | | 2013 | 2013 | | Minimal PDP8/L implementation with 4K disk monitor system | | |
| rf6809 | https://opencores.org/view/6809/ | stable | Robert Finch | 6809 | 12 | 12 | artix-7 | Robert Finch | 6500 | 6 | | 5 | 120 | ## | v21.2 | 0.50 | 4.0 | 2.3 | X | Y | system | 21 | rf6809 | Y | asm | N | 64G | 64G | Y | 44 | 13 | 8 | | | 2022 | 2022 | http://www.finito.net | Different from rf6809: 36-bit adrs, of 12-bit version, has inst. Cache | | |
| eric5s | http://www.en.wikipedia.org/wiki/ERIC5s | proprietary | Thomas Entner | forth | 9 | 8 | cyclone-4 | entner-electr | 110 | 4 | opt | 60 | | | 0.42 | 1.0 | 229.1 | I | | proprietary | | | | | | 512 | 1K | | | | | 3-4 | | 2005 | 2011 | | 25 MIPS: ERIC5s, ERIC5s | | | |
| sbccc | https://github.com/JamesBrake/sbccc | stable | Rodney Sinclair | forth | 9 | 8 | kintex-7 | Rodney Sincl | 196 | 6 | | 474 | ## | 14.7 | 0.33 | 1.0 | 797.9 | ILX | | verilog | 3 | core | Y | asm | N | Y | 1K | 8K | Y | 41 | 3 | | 2012 | 2014 | https://github.com/JamesBrake/sbccc | Python program generates the Verilo | inst after branch/call/rtn always execs | | | |
| non-von-1 | https://www.chipmunk.com | stable | Christopher Fenton | accum | 8 | 8 | kintex-7-3 | James Brake | 230 | 6 | | 556 | ## | 14.7 | 0.33 | 1.0 | 797.1 | | | verilog | 1 | nonvontop | no | | N | 64 | Y | 30 | | | | | | | | | | SIMID in tree structure | A & B regs, instructions broadcast | |
| avr8 | https://github.com/JamesBrake/avr8 | beta | Nick Kovach | AVR | 8 | 16 | kintex-7-3 | James Brake | 174 | 6 | | 418 | ## | 14.7 | 0.33 | 1.0 | 792.2 | X | | verilog | 1 | rAVR | Y | yes | N | 64K | 64K | Y | 17 | 4 | | | | 2010 | 2010 | | Reduced AVR Core for CPLD | not a full clone, doc is opencores page | | |
| 8bit_chapman | http://www.ece.utexas.edu | beta | Rob Chapman, Steven | forth | 8 | 8 | zu-3e | James Brivad | 132 | 63 | 6 | 305 | ## | v21.1 | 0.33 | 1.0 | 762.2 | ILX | | vhdl | 10 | stack_pro | Y | asm | N | 256 | 256 | Y | 24 | | | | | 1998 | 1998 | | course work | | | |
| mcpu | https://github.com/JamesBrake/mcpu | stable | Tim Boscke | accum | 8 | 8 | spartan-6 | James Brake | 41 | 6 | | 384 | ## | 14.7 | 0.08 | 1.0 | 749.0 | X | | vhdl | 1 | tb02cpu2 | Y | asm | N | 64 | 64 | Y | 4 | | | | | 2007 | 2018 | https://github.com/JamesBrake/mcpu | MCPU A minimal CPU for a CPLD | reduced MIPS/clk due to only 4 inst | | |
| mroell_cpu | https://bitbucket.org/mroell/cpu | stable | Matthias Roell | accum | 8 | 8 | kintex-7-3 | James added | 185 | 6 | | 357 | ## | 14.7 | 0.33 | 1.0 | 637.1 | X | | vhdl | 8 | cpu | Y | yes | N | | | | | | | | | 2014 | 2016 | | university course project | | | |
| myrisc1 | https://github.com/JamesBrake/myrisc1 | stable | Muza Byte | RISC | 8 | 8 | arria-2 | James Brake | 121 | A | 2 | 231 | ## | q13.1 | 0.33 | 1.0 | 628.7 | I | | verilog | 1 | myRISC1 | Y | asm | N | Y | 256 | 256 | Y | 16 | 4 | | | 2011 | 2011 | https://en.wikipedia.org/wiki/MyRISC1 | Verilog source included in PDF file | AKA Mano Machine, LPM macros | | |
| ricuvu1 | https://www.scribd.com/document/110961096/ricuvu1 | stable | S de Pablo | picoBlaze | 8 | 14 | kintex-7-3 | James Brake | 109 | 6 | | 370 | ## | 14.7 | 0.33 | 2.0 | 560.7 | X | | verilog | 1 | ricuvu1 | pme | asm | N | Y | 256 | 1K | Y | 35 | | | | | 2006 | 2006 | https://github.com/JamesBrake/ricuvu1 | also VHDL version by Bikash Gogoi with ident | | |
| lwrisc | https://github.com/JamesBrake/lwrisc | stable | Li Wu | accum | 8 | 12 | arria-2 | James Brake | 88 | A | 1 | 230 | ## | q13.1 | 0.17 | 1.0 | 443.6 | I | | verilog | 9 | risc_core | asm | asm | N | Y | 256 | 2K | Y | 16 | | | | | 2008 | 2009 | | ClairISC simplified PIC, 4 reg rtn stack | absolute addressing only, lowered MIPS/clk | |
| popcorn | http://www.fpgadepot.com | stable | Jung Joon Lee | accum | 8 | 8 | kintex-7-3 | James Brake | 267 | 6 | | 347 | ## | 14.7 | 0.33 | 1.0 | 428.4 | X | | verilog | 4 | pc | Y | yes | N | 64K | 64K | Y | 43 | | | | | 1998 | 2000 | | | | | |
| td4 | https://github.com/JamesBrake/td4 | stable | Cleung ee | accum | 8 | 8 | spartan-3 | James Brake | 102 | 6 | | 200 | ## | 14.7 | 0.20 | 1.0 | 392.2 | X | | verilog | 5 | td4_top | | | N | 16 | Y | | | | | | | | | 2012 | 2015 | | very small uP | |
| cosmac | https://github.com/JamesBrake/cosmac | beta | Erik Smith | 1802 | 8 | 8 | kintex-7-3 | James Brake | 244 | 6 | | 270 | ## | 14.7 | 0.33 | 1.0 | 365.5 | X | | vhdl | 1 | cosmac | Y | asm | N | 64K | 64K | Y | 100 | | | | | 16 | | 2009 | 2020 | | AKA COSMAC ELF of 1976 | Fmax is for bare core, runs Camelforth |
| mcu8 | https://github.com/JamesBrake/mcu8 | alpha | Dimo Papeyashv | accum | 8 | 8 | kintex-7-3 | James Brake | 274 | 6 | | 299 | ## | 14.7 | 0.33 | 1.0 | 360.1 | X | | vhdl | 16 | processor | E | asm | N | 256 | 256 | Y | 17 | | | | | 2008 | 2009 | | asm, simulated, builds? | | | |
| picoBlaze | https://www.xilinx.com | stable | Ken Chapman | picoBlaze | 8 | 18 | kintex-7-3 | James Brake | 110 | 6 | 2 | 217 | ## | 14.7 | 0.33 | 2.0 | 325.5 | X | | vhdl | 1 | kcpmp6 | Y | asm | N | 256 | 2K | Y | | | | | | 2003 | | https://en.wikipedia.org/wiki/PicoBlaze | 2 clocks/inst, no prog ROM | this is the original picoBlaze author | | |
| nocpu | https://github.com/JamesBrake/nocpu | RISC | John Tzonevraakis | RISC | 8 | 8 | kintex-7-3 | James Brake | 175 | 6 | | 243 | ## | 14.7 | 0.33 | 1.5 | 306.1 | X | | verilog | 5 | cpu | N | no | N | 256 | 256 | Y | | | | | 4 | | | | | minimal & complete | 8 ALU inst, 3 port reg file | |
| ahmes | https://github.com/JamesBrake/ahmes | stable | Fabio Pereira | accum | 8 | 8 | kintex-7-3 | James Brake | 186 | 6 | | 476 | ## | 14.7 | 0.33 | 3.0 | 281.6 | X | B | vhdl | 3 | ahmes | N | no | N | 256 | 256 | Y | 15 | 1 | | | | 2016 | 2017 | http://embeddedsystems.io/ahmes-a-simple-8-bit-cpu/ | course work | | | |
| 8bit_chapman | http://www.ece.utexas.edu | beta | Rob Chapman, Steven | forth | 8 | 8 | kintex-7-3 | James Brake | 176 | 6 | | 131 | ## | 14.7 | 0.33 | 1.0 | 245.5 | ILX | | vhdl | 10 | stack_pro | Y | asm | N | 256 | 256 | Y | 24 | | | | | 1998 | 1998 | | | | | |
| dazip8 | https://github.com/ehsan/dazip8 | stable | Ehsan Ali | picoBlaze | 8 | 18 | zu-5e | Ehsan convet | 305 | 49 | 6 | 224 | ## | v22.1 | 0.33 | 1.0 | 242.4 | X | | vhdl | 20 | top | Y | asm | N | 256 | 2K | Y | | | | | | 2022 | | | Deterministic Branch Prediction for R | also zip8 starting point, PhD thesis | | |
| tinycpu | https://github.com/JamesBrake/tinycpu | alpha | Jordan Earls | RISC | 8 | 8 | arria-2 | James Brake | 136 | A | | 384 | ## | q13.1 | 0.17 | 2.0 | 235.5 | IX | | vhdl | 2 | tinycpu | asm | asm | N | 1K | 1K | | | | | | | 2012 | 2012 | | subset of 6502 | MIPS/inst reduced due to few inst | | |
| parwan | https://github.com/JamesBrake/parwan | stable | Zainalabedin Navabi | accum | 8 | 8 | kintex-7-3 | James Brake | 157 | 6 | | 435 | ## | 14.7 | 0.33 | 4.0 | 228.5 | X | | verilog | 16 | par_beh | Y | yes | N | 4K | 4K | Y | | | | | | 1995 | 1997 | | 2nd uP in director | from VHDL: Analysis and Modeling of AKAs cpu8, both vhd1 & verilog versions | | |
| gumnut | http://digitaldesigndepot.com | stable | Peter Ashenden | RISC | 8 | 18 | kintex-7-3 | James Brake | 388 | 6 | | 259 | ## | 14.7 | 0.33 | 1.0 | 220.7 | IX | | verilog | 6 | gumnut-r | Y | asm | N | Y | 256 | 4K | Y | | | | | 8 | | 2007 | 2019 | https://github.com/JamesBrake/gumnut | see Digital Design: An Embedded Systems Approach Using VHDL | |
| p16C5x | https://github.com/JamesBrake/p16C5x | mature | Michael Morris | PIC16 | 8 | 14 | kintex-7-3 | James Brake | 378 | 6 | | 252 | ## | 14.7 | 0.33 | 1.0 | 220.2 | IX | | verilog | 3 | P16C5x | Y | yes | N | Y | 256 | 4K | Y | | | | | | 2013 | 2014 | | | | |
| dfp | https://github.com/JamesBrake/dfp | stable | Ron Chapman | forth | 8 | 8 | kintex-7-3 | James Brake | 297 | 6 | | 192 | ## | 14.7 | 0.33 | 1.0 | | | | | | | | | | | | | | | | | | | | | | | | |

| id | up_all | opencores | status | author | style / clone | size | pgga | report | 2 com | LUTs | Diff | LUT7 | mults | blk ram | F max | date | tool ver | MIPS inst | clks/ inst | KIPS/ LUT | ven | SOC | src code | #src files | top file | doc | tool chain | flg pt | max inst | byte adr | # net | adr mod | # reg | start year | last revis | secondary web link | note worthy | comments | | |
|----------------|---------------------------------------------------------------------|-----------------------------------------------|-------------|------------------------|---------------|------|------|-----------|----------------|-------|------|------|-------|---------|-------|-------|----------|-----------|------------|-----------|-------------|-------------|-------------|------------|----------|-----------|------------|--------|----------|----------|-------|---------|-------|------------|---------------------------------------------------------------------------------------------------|---------------------------------------------------------|---------------------------------------------------|-----------------------------------------------|----------------------------------------|-------------|
| erp | all | https://opencor | stable | Shahzadij | RISC | 8 | 16 | spartan-3 | James Brakel | 366 | | 4 | 1 | 1 | 70 | ## | 14.7 | 0.33 | 1.0 | 63.5 | X | verilog | 1 | ERPerVilg | 1 | ERPerVilg | Y | yes | N | Y | 4K | 1M | | 15 | 8 | 2004 | 2014 | | two report PDFs & one Verilog file | |
| ae18 | https://opencor | | stable | Shawn Tan | PIC18 | 8 | 16 | arria-2 | James Brakel | 1084 | | A | 1 | | 207 | ## | q13.1 | 0.33 | 1.0 | 63.1 | ILX | verilog | 1 | ae18_core | Y | yes | N | Y | 4K | 1M | | | | 2003 | 2009 | https://hackaday | not 100% compatible | negative edge reset "clock" | | |
| mx65 | https://github.com/Steve | | stable | Steve Teal | 6502 | 8 | 16 | z-u3e | James Brakel | 485 | 148 | 6 | | 2 | 307 | ## | v21.2 | 0.33 | 4.0 | 63.0 | | vhdl | 5 | apple18 | Y | yes | N | N | 64K | 64K | Y | | | 2002 | 2022 | | cycle accurate, passes Klaus Dormann | 6502 functional tests, has uart | | |
| minicpu_morri | https://github.com/Morri | | stable | Michael Morris | 6502 | 8 | 16 | spartan-3 | Michael Morr | 276 | | 6 | | | 104 | ## | | 0.33 | 2.0 | 62.2 | X | verilog | 15 | minicpu_cp | Y | yes | N | N | 64K | 64K | Y | 31 | | 2017 | | | RE: 8-bit CPU challenge of Arlet Ottens | | | |
| ez8 | https://github.c | | stable | Howard Mao | accum | 8 | 16 | kintex-7 | James replac | 644 | | 6 | | 2 | 233 | ## | 14.7 | 0.33 | 2.0 | 59.6 | X | verilog | 13 | ez8_cpu | Y | yes | N | N | 256 | 4K | | | | 2014 | 2014 | http://zhehaomao.com | simplified 6502, see m65C02a | not sure inferred RAM correct? | | |
| light8080 | https://opencor | | stable | Jose Ruiz, Moti Litoch | 8080 | 8 | 16 | kintex-7 | James Brakel | 154 | | 1 | 247 | | 147 | ## | 14.7 | 0.33 | 2.0 | 58.9 | IX | verilog | 5 | i80sc | Y | yes | N | N | 64K | 64K | Y | | | 2007 | 2019 | https://github.c | targeted to area, includes UART, inter | older versions have both VHDL & Verilog | | |
| copyblaze | https://opencor | | stable | Abdallah Elbrahim | pic0blaze | 8 | 18 | kintex-7 | James missin | 622 | | | | 217 | ## | 14.7 | 0.33 | 2.0 | 57.5 | IX | vhdl | 16 | cp_copybl | Y | yes | N | N | 256 | 2K | | | | 2011 | 2016 | | wishbone extras | | | | |
| minirisc | https://opencor | | stable | Rudolf Usselemann | PIC16 | 8 | 14 | spartan-3 | Rudolf Ussele | 460 | | 4 | | | 80 | | | 0.33 | 1.0 | 57.4 | X | verilog | 7 | risc_core | Y | yes | N | Y | 256 | 4K | | | | 2001 | 2012 | | | | | |
| tinyvliw8 | https://opencor | | stable | Oliver Stecklina | VLIW | 8 | 32 | kintex-7 | James Brakel | 895 | | | | 149 | ## | 14.7 | 0.33 | 1.0 | 55.0 | X | vhdl | 19 | ysysarch | Y | yes | N | Y | 256 | 1K | Y | | | 2013 | 2020 | | tinyVLIW8 soft-core processor | bare core, Altera LPM for RAMs | | | |
| avrtiny16C0re | https://opencor | | stable | Andreas Hilvarsson | AVR | 8 | 16 | kintex-7 | James Brakel | 1243 | | | | 194 | ## | 14.7 | 0.33 | 1.0 | 51.5 | X | vhdl | 1 | mcu_core | Y | yes | N | N | 64K | 128K | Y | 72 | 32 | 2008 | 2009 | | | | | | |
| avr_core | https://opencor | | stable | Ruslan Lepetenko | AVR | 8 | 16 | z-u3e | James vivado | 1624 | 519 | 6 | | | 250 | ## | v21.1 | 0.33 | 1.0 | 50.8 | X | verilog | 70 | avr_core | Y | yes | N | N | 64K | 128K | Y | 72 | 32 | 2002 | 2017 | | VHDL core also | | | |
| babylisc | http://www.san | | stable | John Rible | RISC | 8 | 16 | kintex-7 | James Brakel | 468 | | | | 141 | ## | 14.7 | 0.33 | 2.0 | 49.7 | X | verilog | 1 | q55_mix | Y | yes | N | N | 64K | 64K | Y | 15 | 8 | 1997 | 1999 | http://www.sand | part of a three class course | memory rd/wt & ALU per clock | | | |
| mc65 | http://www.mic | | stable | Ted Friede | 6502 | 8 | 16 | kintex-7 | James inserte | 326 | | | | 2 | 196 | ## | 14.7 | 0.33 | 4.0 | 49.6 | X | verilog | 1 | mc65 | Y | yes | N | N | 64K | 64K | Y | | | 2017 | 2021 | | microcoded, cycle exact | excellent micro-coding LUT counts | | |
| ai | https://ai.cit.cornell.edu | | stable | Yamin Li, Wanming Ch | RISC | 8 | 16 | kintex-7 | James Brakel | 136 | | | | 313 | ## | 14.7 | 0.17 | 8.0 | 48.1 | IX | vhdl | 1 | cpu | Y | yes | N | N | 64K | 64K | Y | 16 | 4 | 1996 | 1998 | | used in Cornell EE475 course | MIPS/inst reduced due to few inst | | | |
| cosmac | https://github.c | | stable | Eric Smith | 1802 | 8 | 8 | kintex-7 | James inferre | 598 | | 17 | 87 | ## | 14.7 | 0.33 | 1.0 | 48.0 | X | X | vhdl | 14 | elf | Y | yes | N | N | 64K | 64K | Y | 100 | 16 | 2009 | 2020 | | uses PXIIE graphics core | modified to use reduced RAM | | | |
| 1802-pico-basi | https://github.c | | stable | Steve Teal | 1802 | 8 | 8 | z-u3e | James area o | 247 | 136 | 6 | 2 | 427 | ## | v21.1 | 0.33 | 12.0 | 47.6 | IX | vhdl | 6 | pico_basi | Y | yes | N | N | 64K | 64K | Y | 52 | 16 | 2016 | 2018 | https://wiki.forth | VHDL 1802 core with tinyBASIC | tiny Basic in ROM, Interrupts & DMA not imple | | | |
| avr_hp | https://opencor | | stable | Strauch Tobias | AVR | 8 | 16 | kintex-7 | James J | 1554 | | 6 | | 223 | ## | 14.7 | 0.33 | 1.0 | 47.4 | X | vhdl | 10 | avr_core_b | Y | yes | N | N | 64K | 128K | Y | 72 | 32 | 2010 | 2012 | | HPH2 pieped (eg barrel) AVR | | | | |
| next80 | https://opencor | | stable | Nicolas Dumitrac | Z80 | 8 | 8 | kintex-7 | James Brakel | 854 | | 6 | | 119 | ## | 14.7 | 0.33 | 1.0 | 46.0 | X | B | verilog | 3 | Next80BC | Y | yes | N | N | 64K | 64K | Y | | | 2011 | 2019 | | both A9051200 & A9052313 | claim of 700 LUTs in Spartan-3 probably wrong | | |
| ax8 | https://opencor | | stable | Daniel Wallner | AVR | 8 | 16 | spartan-6 | James missin | 1549 | | 6 | 1 | 213 | ## | 14.7 | 0.33 | 1.0 | 45.3 | X | vhdl | 14 | A9051200 | Y | yes | N | N | 64K | 128K | Y | 72 | 32 | 2002 | 2010 | | configured from Tim Boscor's mcpu | also micro8 and micro8B variants | | | |
| attiny_atmega | https://opencor | | stable | Georgiuh Iulian | AVR | 8 | 16 | z-u3e | James vivado | 1366 | 116 | 6 | | 179 | ## | v21.1 | 0.33 | 1.0 | 43.3 | X | Y | verilog | 9 | micro8 | Y | yes | N | N | 64K | 128K | Y | 72 | 32 | 2018 | 2019 | https://git.morgo | configurable AVR processor w/8 configurations | | | |
| micro8a | https://members | | stable | John Kent | accum | 8 | 16 | kintex-7 | James Brakel | 531 | | 6 | | 204 | ## | 14.7 | 0.33 | 3.0 | 42.1 | X | vhdl | 11 | MegaCoF | Y | yes | N | N | 2K | 2K | Y | | | 2002 | 2002 | https://members.o | derived from Tim Boscor's mcpu | also micro8 and micro8B variants | | | |
| t65 | https://opencor | | stable | Daniel Wallner | 6502 | 8 | 8 | kintex-7 | James Brakel | 575 | | 6 | | 291 | ## | 14.7 | 0.33 | 4.0 | 41.7 | IX | vhdl | 7 | T65 | Y | yes | N | N | 64K | 64K | Y | | | 2002 | 2010 | | 6502, 65C02 & 65C816; wide use | | | | |
| verilog-6502 | https://github.c | | stable | Arlot Ottens | 6502 | 8 | 8 | kintex-7 | James Brakel | 407 | | 6 | | 200 | ## | 14.7 | 0.33 | 4.0 | 40.6 | X | verilog | 2 | cpu | Y | yes | N | N | 64K | 64K | Y | | | 2007 | 2018 | http://ladybug.xs4all.nl/artie/fpga/6502/ | | | | | |
| bc6502 | http://fintron.c | | stable | Robert Finch | 6502 | 8 | 8 | z-u3e | James vivado | 583 | | 6 | | 286 | ## | v21.1 | 0.33 | 4.0 | 40.4 | X | verilog | 18 | bc6502 | Y | yes | N | N | 64K | 64K | Y | | | 2012 | 2012 | | | | bare source | | |
| parwan | https://opencor | | stable | Zainalabedin Navabi | accum | 8 | 8 | kintex-7 | James Brakel | 161 | | 6 | | 76 | ## | 14.7 | 0.33 | 4.0 | 38.8 | X | vhdl | 2 | parwan | Y | yes | N | N | 4K | 4K | Y | | | 1995 | 1997 | | 2nd up in director | from VHDL: Analysis and Modeling of | | | |
| 68hc05 | https://opencor | | stable | Ulrich Riedel | 6805 | 8 | 8 | z-u3e | James vivado | 1106 | 117 | 6 | | 485 | ## | v21.1 | 0.33 | 4.0 | 36.2 | X | vhdl | 1 | 6805 | Y | yes | N | N | 64K | 64K | Y | | | 2007 | 2009 | | 68C05 & 68C08 very different Fmax | | | | |
| xmega_core | https://opencor | | stable | Georgiuh Iulian | AVR | 8 | 16 | kintex-7 | James Brakel | 1116 | | 6 | | 120 | ## | 14.7 | 0.33 | 1.0 | 35.6 | X | verilog | 34 | Mega cor | Y | yes | N | N | 64K | 128K | Y | 72 | 32 | 2017 | 2018 | https://git.morgo | 8 AVR cores, 4 sets LUT counts posted | | | | |
| d8051 | https://www.dcpo | | proprietary | Digital Core Design | 8051 | 8 | 8 | virtex-5 | Digital Core D | 1699 | | 6 | | 200 | ## | 14.7 | 0.33 | 1.0 | 35.3 | ILX | proprietary | proprietary | Y | yes | N | N | 64K | 64K | Y | | | 1999 | 1999 | | | | full system with RAM | | | |
| mcp | https://vectorblo | | stable | VectorBlock Computing | vect | 8 | 8 | zynq457 | VectorBlock | 39856 | | 6 | 64 | 81 | 175 | ## | v17.2 | 1.00 | 0.1 | 35.1 | X | proprietary | proprietary | Y | yes | N | N | 64K | 64K | Y | | | 2012 | 2017 | http://www.ece.u | MXP Matrix Processor is a scalable so | LUT count for 8 lanes with custom inst | | | |
| v6502 | https://github.c | | untested | Daniel Loggfen | 6502 | 8 | 8 | z-u3e | James bare c | 868 | 131 | 6 | | 250 | ## | v21.1 | 0.33 | 3.0 | 31.7 | X | vhdl | 23 | v6502 | Y | yes | N | N | 64K | 64K | Y | | | 2019 | 2020 | https://opencor | 5602 with extras: 16-bit stack pointer | youtube.com/watch?v=K3H-f_r0E | | | |
| natalius_8bit | https://opencor | | stable | Fabio Guzman | RISC | 8 | 16 | kintex-7 | James Brakel | 232 | | 6 | 1 | 175 | ## | 14.7 | 0.11 | 3.0 | 27.7 | X | verilog | 12 | natalius_8 | Y | yes | N | N | 256 | 2K | Y | 29 | 8 | 2012 | 2012 | | return stack & register file | 3 clocks/inst | | | |
| bc6502 | http://fintron.c | | stable | Robert Finch | 6502 | 8 | 8 | kintex-7 | James Brakel | 619 | | 6 | | 197 | ## | 14.7 | 0.33 | 4.0 | 26.2 | X | verilog | 18 | bc6502 | Y | yes | N | N | 64K | 64K | Y | | | 2012 | 2012 | | | | bare source | | |
| avr_fpga | https://opencor | | stable | Juergen Sauermann | AVR | 8 | 16 | kintex-7 | James Brakel | 1606 | | 6 | 1 | 6 | 120 | ## | 14.7 | 0.33 | 1.0 | 24.7 | X | vhdl | 20 | cpu_core | Y | yes | N | N | 64K | 128K | Y | 72 | 32 | 2009 | 2010 | | extended lecture on FPGA uP design | | | |
| free6502 | http://web.arch | | stable | David Kessner | 6502 | 8 | 8 | kintex-7 | James Brakel | 646 | | 6 | | 193 | ## | 14.7 | 0.33 | 4.0 | 24.6 | X | vhdl | 5 | free6502 | Y | yes | N | N | 64K | 64K | Y | | | 1999 | 2000 | http://www.spro | micro-coded | | | | |
| md51 | http://www.mic | | stable | Ted Friede | 8051 | 8 | 8 | artix-7.3 | Ted Fried | 312 | | 6 | 2 | 180 | ## | 14.7 | 0.33 | 8.0 | 23.8 | X | verilog | 3 | md51_TG | Y | yes | N | N | 64K | 64K | Y | | | 2016 | 2021 | https://github.c | micro-coded | | | | |
| 68hc05 | https://opencor | | stable | Ulrich Riedel | 6805 | 8 | 8 | kintex-7 | James Brakel | 1112 | | 6 | | 300 | ## | 14.7 | 0.33 | 4.0 | 22.2 | X | vhdl | 1 | 6805 | Y | yes | N | N | 64K | 64K | Y | | | 2012 | 2015 | | | | 6309 op-codes not implemented | does not match timing results of zynq+ | |
| 6809_6309 | https://opencor | | stable | Alejandro Paz Schmidt | 6809 | 8 | 8 | z-u3e | James vivado | 1690 | 367 | 6 | | 333 | ## | v21.1 | 0.33 | 3.0 | 21.2 | ALIX | B | verilog | 5 | MC6809 | Y | yes | N | N | 64K | 64K | Y | | | 2019 | 2019 | | | | also m65C02a version | micro-coded |
| mcu6502 | https://opencor | | mature | Michael Morris | 6502 | 8 | 16 | spartan-6 | James Brakel | 466 | | 6 | 3 | 118 | ## | 14.7 | 0.33 | 2.0 | 20.8 | X | Y | verilog | 13 | M65C02 | Y | yes | N | N | 64K | 64K | Y | | | 2013 | 2020 | https://github.c | also a tutorial on uCPIVhdl | using muCPIV2. 1 of 3 upwards compatible de | | |
| upcuvhd | https://github.c | | stable | Reed Foster | RISC | 8 | 16 | kintex-7 | James S12 LL | 933 | | 6 | | 118 | ## | 14.7 | 0.33 | 2.0 | 20.8 | X | vhdl | 29 | core | Y | yes | N | N | 256 | 64K | Y | 12 | 2 | 7 | 2016 | 2017 | https://github.c | extended lecture on FPGA uP design | missing module in atmega64_pong_vga | | |
| avr_fpga | https://opencor | | stable | Juergen Sauermann | AVR | 8 | 16 | kintex-7 | James Brakel | 1877 | | 6 | 1 | 6 | 115 | ## | 14.7 | 0.33 | 1.0 | 20.2 | X | Y | vhdl | 20 | avr_fpga | Y | yes | N | N | 64K | 128K | Y | 72 | 32 | 2009 | 2010 | https://fr.wikiwe | extended lecture on FPGA uP design | | |
| system05 | https://opencor | | stable | John Kent, David Burn | 6805 | 8 | 16 | kintex-7 | James Brakel | 834 | | 6 | | 204 | ## | 14.7 | 0.33 | 4.0 | 20.2 | X | Y | vh | | | | | | | | | | | | | | | | | | |

| | | | | | | | | | | | | | | |
|-------------------------------------------|------|--------|------|---------------------------------|-----|---|------|---|---|-------------|-----|-----------|-----|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 107 # usable(beta, st | 0 | 13 | 30 | 12 blank | 517 | ≡ | 517 | ≡ | 8 | 11 verilog | 237 | non-blank | 392 | 39 |
| 41 "B" or "X" of lim | 0 | | 516 | 517 a | | | | | | 517 vhd1 | 219 | asm | 77 | Web page DMIPS p en.wikipedia.org/wiki/instructions_per_community_freesc www.eembc.org/coremark/index.php |
| MIPS/MHz Pro-rating for data size: | | | | 48 zu-3e | | | | | | sys verilog | 22 | forth | 6 | DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/instructions_per_second |
| 1-bit | 0.04 | 16-bit | 0.67 | 64-bit | | | 2.00 | | | proprietary | 21 | | | |
| 4-bit | 0.17 | 24-bit | 0.80 | Silicon Area equivalents | | | | | | scala | 4 | | | |
| 8-bit | 0.33 | 32-bit | 1.00 | LUTS/DSP48 | | | 16:1 | | | schematic | 5 | | | |
| 12-bit | 0.40 | 48-bit | 1.50 | LUTS/Block RAM | | | 32:1 | | | | | | | |

Under the assumption that the core is capable of one instruction per clock

| Column Titles | Details |
|---------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| "A" | A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original |
| "B" | used to indicate best KIPS/LUT for a given design, usually using fast FPGA family |
| cat | main, educational, planning, simulation, paper, in limbo or weak |
| _up_all_soft folder | if opencores design is their folder name, otherwise my folder name |
| opencores or primary link | about 200 designs in open cores, about 100 in github |
| status | ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation |
| author | First Name, Last Name or university or corporation |
| style / clone | part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip |
| data size | data register size in bits |
| inst size | shortest instruction size in bits |
| FPGA | FPGA family for compile, place, route & timing, usually using fastest part grade |
| reporter | First Name, Last Name |
| comments | compile, place, route & timing problems |
| LUTs ALUT | total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable |
| Dff | total number of DFFs |
| LUT? | 4-LUT, 6-LUT, Altera ALUT, Actel Tile |
| mults | total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up |
| blk RAM | total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up |
| Fmax | maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp |
| date | date of compile, place & route; serves to identify source version |
| tool ver | Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor (Diamond) or MicroSemi (Libero) tool version number |
| MIPS /inst | quoted DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors |
| clks / inst | number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP |
| KIPS /LUT | figure of merit, does not include effects of memory capacity, floating point or instruction set quality |
| Vendor | Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus, Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado |
| SOC | B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals) |
| src code | VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc |
| # src files | number of source files for compile, place, route & timing; includes test benches |
| top file | top file for compile, place, route & timing run, multiple versions of same design distinguished here |
| doc | is documentation provided? |
| tool chain | is there a compiler or assembler provided or available |

| | | | |
|-----|-------------|-----|----------------|
| 75 | paper only | 353 | VHDL |
| 60 | educational | 399 | Verilog |
| 25 | weak start | 51 | System Verilog |
| 8 | up_cores | 11 | Spinal/Scala |
| 5 | in limbo | 7 | VHDL & Verilog |
| 10 | planning | 3 | MyHDL |
| 52 | simulation | 36 | proprietary |
| 573 | main+sim | 13 | other |
| 521 | net main | 4 | Schematics |
| 644 | total | 877 | total |

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs)
385 designs with best FOM (likely true measure of # of usable designs)

[illegible]