					т							,				TOOL								Π	
_uP_all_soft folder	opencores or prmary link status	author	style /	sz sz nst sz	FPGA	repor com ter ents	LUTs Dff	LUT?	blk F	tool Mi	PS clks/ nst inst			ode files	top file		fltg -2		ax byte		ndr # pip		secondary web	note worthy	comments
	core uP Inventory	രാവാ	5 James B	rakofiold		ter ents	71201		. Iram max	- vc. /		720.	00.	ouc mes			Pt I	. uut II	oc dais	+=	iou reg ie	. year revis		<u>l</u>	
	d other soft core processo		Janies D	iakeilelu																					
swssp	https://www.ipcpatente	od Othman Ahmad	RISC	8+ 8+	T .			Т Т			_		scl	hematic	1	vI I	ΙY	1		1 1	8+	2014 2021	https://groups.go	natent "simplest scalable" data/inst	a template for dsgn configuration of uP
totalcpu	https://opencor_alpha		RISC		kintex-7-3	James Braket	229	6	1 149 #	# 14.7 0	.33 3.0	71.7		rilog 10	con		N				16	2007 2009	ntcps.//groups.go	data width 12 bits and up, no data m	
odess		Dmytro Senyakin	RISC			Dmytro Seny	32978		2 112 192 #		.00 1.0				CoreOneV	Y asm	Υ	4G 4	G		16	2017 2017	https://opencore		37-bit adr, quad issue, caches, 32-64-128 fltg-p
ARM Cortex	Ahttps://develope ASIC	ARM	ARM A5	3 64 32	asic	Xilinx	6000	Α	1500	2	.00 0.5	5 1000	asi	ic		Y ves	Υ		Y				https://en.wikipe	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
risc63	https://github.com/don	ir Dominik Salvet	RISC	64 16	kintex7	James Braket	2103 108	0 6	240 #	# 14.7 2	.00 1.0	227.8	X vh	dl 16	risc63	γ /	N	256K 25	6K Y	39	16	2020 2024		tightly packed 16-bit ISA, no mult, no	
legv8	https://github.co stable	Warren Seto	AA64	64 32	kintex-7-3	James Braket		0 6	2 156 #	# 14.7 1	.00 1.0	215.1	X B ve	rilog 2	arm cpu	Y yes	N	4G 4	G Y	9	32	2018 2019		coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A
legv8	https://github.co stable	Warren Seto	AA64	64 32	kintex-7-3	James Braket	884	6	2 137 #	# 14.7 1	.00 1.0	155.0	X B ve	rilog 2	arm_cpu	Y yes	N	4G 4	G Y	9	32	2018 2019		coursework, limited ISA, 3 versions	inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, B
legv8	https://github.com/mat	tc Matthew Olsson	AA64	64 32	kintex-7-3	James Braket	884	6	2 137 #	# 14.7 1	.00 1.0	155.0	ve	rilog		Y yes	N	4G 4	G Y	9	32	2018 2019		another implementation	legv8 from Patterson & Hennessy 2017
kcp53000	https://github.com/sam	-f Samuel Falvo II	risc-v	64 32	kintex-7-3	James trimm	2455	6	175 #	# 14.7 2	.00 1.0	142.9	X B ve	rilog 4	polaris	Y yes	N Y	16E 1	6E Y		32	2016 2017	https://github.com	kestrel #3, basic 64-bit RISC-V	uses state machine RTL generator
cray1	www.chrisfento alpha	Christopher Fenton	CRAY1	64 16	kintex-7-3	James Braket	13463 735	8 6 1	9 10 127 #	# 14.7 6	.00 1.0	56.6	X ve	rilog 46	cray_sys_:	Y yes	Y N	4M 4	M N	128	536	2010 2015	https://www.chri	homebrew Cray1	24-bit address registers
fisc	https://github.co stable	Miguel Santos	RISC	64 32	cyclone-4	James Braket	5036	4	21 66 #	# q18.0 2	.00 1.0	26.1	A sys	stem 13	fisc_core	Y yes	Y N		Y	85	6 32	5 2018 2018	http://www.archi	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, altera
mecrisp-ice	https://sourceforge.net	/p Matthias Koch	forth	64 16	spartan7	James Brakef	6372 886	0 6 1	6 16 63 #	# v23.2 2	.00 2.0	9.8	LX Y ve	rilog 48	j1a	Y forth	N	16E 1	6E Y			2011 2023		64-bit data size, some comments in	G distinct j1a.v for each data size
fisa64	https://github.co beta	Robert Finch	RISC	64 32	kintex-7-3	James Braket	10404	6 1	2 7 65 #	# 14.7 1	.50 1.0	9.4	X ve	rilog 1	FISA64	Y	N Y					2015 2015	https://github.com	n/robfinch/Cores	need to use multi-cycle on mult
forwardcom	https://github.co stable	Agner Fog	cisc	64 32	atrix-7	Agner Fog	21121 739	2 6	56 #	# v20.1 2	.00 1.0	5.3	X sys	stem 18	top	Yasm	Υ	64K 3	2K Y		64	2016 2023	https://www.forv	x86 like, complete ISA, MMX & vecto	x86 adr modes, vector inst use width of vect re
fpgammix	https://github.co stable	Tommy Thorn	MMIX	64 32	arria-2	James Braket	11605	Α	8 10 94 #	# q13.1 1	.50 4.0	3.0	A sys	stem 3	core	Y yes	ΥY	16Q 1	6Q Y	256	288	2006 2014	https://en.wikipe	clone of Knuth's MMIX	micro-coded
s1_core	https://opencor stable	Fabrizio Fazzino etal	SPARC	64 32	kintex-7-3	James Braket	52845	6	8 59 56 #	# v14.1 2	.00 1.0	2.1	AX ve	rilog 136	s1_top	Y yes	Y N	4G 4	G Y		32	2007 2012	https://en.wikipe	reduced version of OpenSPARC T1	Vivado run
btsr1arch	https://github.co alpha	Brendan Bohannon	CISC	64 16	artix-7	James Brakef	29964 1582	3 6 2	6 108 58 #	# v24.2 1	.00 2.0	1.0	X ve	rilog 149	topunit	Y yes	Y N	256T 25	6T Y	64	32	2018 2024	https://www.you	64-bit regs, 16x inst, 48-bit VM	BJX2 is superset of BtSR1, 4 data sizes
btsr1arch	https://github.co alpha	Brendan Bohannon	CISC	64 16	artix-7	James Brakef	55967 2376	7 6 5	2 112 75 #	# v23.2 1	.00 2.0	0.7	X ve	rilog 149	topunit	Y yes	Y N	256T 25	6T Y	64	32	2018 2024	https://www.you	64-bit regs, 16x inst, 48-bit VM	BJX2 is superset of BtSR1, 4 data sizes
riscv_percival	https://github.com/arte	cs ArTeCS (Un Madrid)	risc-v	64 32	kintex7	ArTeC larges	57129 2799	6 6	50	v20.2 1	.00 2.0	0.4	X sys	stem ~60		Y yes	N	16E 1	6E Y		32	2017 2022	https://github.com	Open-Source Posit RISC-V Core with	Quire Capability, cav6(AKA Ariane) derivative
desire up a	the time to the		-					6								\mathbf{I}				40					
classic_HP_ca	https://github.co stable	Brian Nemetz	accum	56 10	kintex-/-3	James Braket	1750	ь	3 233 #	# 14.7 0	.17 10.0) 2.2	X vh	idi 15 i	classichp_	Y	N	30 4	K N	40	- 1	2012		processor & ROMs for HP-55, 45 & 3	includes LED display driver & UART, for Papilio
ks10	http://www.tecl alpha	Rob Doyle	PDP10	36 36	spartan-6	Rob Doyle	4427	6	15 50 #	# 14.7 1	.00 2.0	5.6	X ve	rilog 39	esm_ks10	Y yes	Y N		N			2011 2014		36-bit accum & 18-bit adrs	ucf file, most tests pass
mb-lite plus	http://www.late_stable	Huib Arriens	uBlaze	22 22	kintov 7 3	James Braket	244	6	2 319 #	# 14.7 1	.00 1.0	1308	X B vh	dl 34 f	tumbl	Y ves	N	4G 4	G Y	+	32	2010 2012		Delft Un. Of Tech. course work	use inferred RAM
microblaze	https://www.xilpropriet		uBlaze		virtex ultr		563	6			.00 1.0			oprietary		y ves	opt Y		G Y	06	32	3 2002	https://op.wikipo		ii 70 configuration options, MMU optional
riscy GRVI-pl			risc-v		virtex-u-2		320	6			.00 1.0	_	_	oprietary		Y yes	N I		G Y		32	3 2015 2018		hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P
nios-v	https://www.intel.com/		riscv			Altera comp	421	A			.00 1.0		· Pi	oprietary		Y yes	opt		G Y	43	32	2021 2024			ALM mystery: off by 2X? No FF counts
nios2	propriet		Nios II			Altera consis		A				719.2		oprietary		Y yes	opt		G Y		32	2004	inttps://www.inte	fltg-pt, caches & MMU options	Nios II/e: min LUTs version, DMIPS adi, 1.68 Cc
microblaze	https://www.xilpropriet		uBlaze		kintex-7		546	6	1 320		.03 1.0			oprietary		Y yes	opt Y		G Y	86	32	3 2002			i 70 configuration options, MMU optional
ARM Cortex	Ahttps://developi ASIC		ARM AS			altera	4500	Δ.	1050			583.3	asi			Y yes	γ		G Y		16 1		https://en.wikipe	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
egpu	https://arxiv.org/pdf/24		risc	32 40		Langhi no RT		8 A 3	2 259 771 #			576.6	Α α σ	~		,,,,,	Y		G I	63	32	2024		800MHz in Agilex FPGA, word size ar	
mips-cpu	https://github.cc alpha		MIPS			James added		6			.00 1.0		X ve	rilog 15	cnu	Y ves	N N		G Y	1 33		5 2017 2017	riceps.// ar siv.idus.	Very early stage project, only implen	
J1a32		James Bowman	forth			James DFF ex		6				384.4		rilog 3		Y forth	N	64K 6		20		2 2006 2023	https://pythonl	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
riscy niosy	https://www.intropriet		risc-v			intel fastes		A				375.2		oprietary		Y yes	N		G Y		32	5 2021			RV32IA spec, M20K for reg file, interrupts
riscy vexriscy			risc-v			Charles Papo		6	346			374.1	X sca	,		Y ves	Ë		M Y	+	72	2023		preformance #s for 8 configurations	
riscy rudoly	https://github.com/bob		risc-v			Jörg Mische	545	6	200 #				ALMX ve			Y yes	N		G Y	+	32	5 2021		RISC-V processor for real-time system	
			1130-0	32 32		6 141130110	3.5	-1 -1	200 7			307.0	VC	8	p.pe.me	,,,,,,	 	1	- '	+ +		1 2023			

odess	ittps://opericol stable	Diliyu o Seliyakili	NISC ##	10 Stratix-	5 Dillyti 0 3ei	ye 32370	N /2 112	152 ## 417.1	4.00	23.3	^ 3)	stein 27 Coreone	v i asiii	$+\cdot+$	40	40	+-+	10	2017 2017	nttps://opencores	Altera proj, Multicore, Fox results at 37-bit aur, quau issue, caches, 32-04-128 litg
ARM_Cortex_A	https://develope ASIC	ARM	ARM A53 64	32 asic	Xilinx	6000) A	1500	2.00	0.5 1000	a	ic	Y ves	Υ		Y				https://en.wikipe	uses pro-rated LC area dual issue, includes fltg-pt & MMU & caches
risc63	https://github.com/domir	Dominik Salvat		16 kintex7	James Brak	ef 2103	3 1080 6	240 ## 14.7	2.00 1	.0 227.8	X vi	ndl 16 risc63	v /	N	256K	256K V	30	16	2020 2024		tightly packed 16-bit ISA, no mult, no BS thesis in Chech
													++				35				
legv8		Warren Seto			7-3 James Brak			156 ## 14.7		1.0 215.1		erilog 2 arm_cpu			4G		9	32			coursework, limited ISA, 3 versions pipelined, inst: LDUR, STUR, ADD, SUB, ORR,
legv8	https://github.co stable	Warren Seto	AA64 64	32 kintex-7	7-3 James Brak	ef 884	4 6 2	137 ## 14.7	1.00	1.0 155.0	X B v	erilog 2 arm_cpu	Y yes	N	4G	4G Y	9	32	2018 2019		coursework, limited ISA, 3 versions inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ,
legv8	https://github.com/mattc	Matthew Olsson	AA64 64	32 kintex-7	7-3 James Brak	ef 884	4 6 2	137 ## 14.7	1.00 1	.0 155.0	V	rilog	Y yes	N	4G	4G Y	9	32	2018 2019		another implementation legv8 from Patterson & Hennessy 2017
kcp53000	https://github.com/sam-f	Samuel Falvo II			7-3 James trim		5 6	175 ## 14.7		.0 142.9	Y B	erilog 4 polaris	Y yes					32		https://github.com	kestrel #3, basic 64-bit RISC-V uses state machine RTL generator
	neeps.//grendb.com/sum i	Christopher Fenton	CRAY1 64		7-3 James Brak			127 ## 14.7	6.00 1				1 yes	1,4	100	100 1	128	536		inceps.//stendb.com	and the same of th
cray1		оттолориот готтот										erilog 46 cray_sys									
fisc	https://github.ci stable	Miguel Santos	RISC 64	32 cyclone	-4 James Brak	ef 5036	5 4 21	66 ## q18.0	2.00	1.0 26.1		stem 13 fisc_core				Y	85	6 32	5 2018 2018	http://www.archf	Flexible Instruction Set Computer caches, VHDL & System Verilog versions, alte
mecrisp-ice	https://sourceforge.net/p	Matthias Koch	forth 64	16 spartan	7 James Brak	ef 6372	2 8860 6 16 16	63 ## v23.2	2.00 2	2.0 9.8	LX Y ve	erilog 48 j1a	Y forth	n N	16E	16E Y			2011 2023		64-bit data size, some comments in G distinct j1a.v for each data size
fisa64	https://github.co beta	Robert Finch	RISC 64					65 ## 14.7		1.0 9.4	X V	erilog 1 FISA64		N Y					2015 2015	https://github.com	n/robfinch/Cores need to use multi-cycle on mult
forwardcom	https://github.c stable		cisc 64			2112		56 ## v20.1		1.0 5.3		stem 18 top	Y asm	_	64K	32K Y	+	64		https://gitridb.com	x86 like, complete ISA, MMX & vector x86 adr modes, vector inst use width of vect
		Agner Fog			Agner Fog															ittps://www.iorw	
fpgammix	https://github.co stable	Tommy Thorn	MMIX 64		James Brak			0 q-0				stem 3 core	Y yes				256	288		https://en.wikiper	clone of Knuth's MMIX micro-coded
s1_core	https://opencor stable	Fabrizio Fazzino etal	SPARC 64	32 kintex-7	7-3 James Brak	ef 52845	5 6 8 59	56 ## v14.1	2.00	1.0 2.1	AX v	erilog 136 s1_top	Y yes	Y 1	N 4G	4G Y		32	2007 2012	https://en.wikiper	reduced version of OpenSPARC T1 Vivado run
btsr1arch	https://github.co alpha	Brendan Bohannon	CISC 64	16 artix-7	James Brak	ef 29964	4 15823 6 26 108	58 ## v24.2	1.00 2	2.0 1.0	X v	rilog 149 topunit	Y ves	Y 1	N 256T	256T Y	64	32	2018 2024	https://www.vout	64-bit regs, 16x inst, 48-bit VM BJX2 is superset of BtSR1, 4 data sizes
btsr1arch	https://github.co alpha	Brendan Bohannon	CISC 64		James Brak					2.0 0.7	X v	rilog 149 topunit	Y yes				64	32		https://www.vout	64-bit regs, 16x inst, 48-bit VM BJX2 is superset of BtSR1, 4 data sizes
riscy percival		ArTeCS (Un Madrid)						50 v20.2				stem ~60		_	16E			32			Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative
riscv_percival	nttps://github.com/artecs	Arrecs (on Madrid)	risc-v 64	32 Kintex/	Arrecharge	5 5/12	9 2/990 0	50 V20.2	1.00 2	2.0 0.4	^ 5	stem on	Y yes	IN	100	10E 1	+	32	2017 2022	nttps://gitnub.com	Open-source Posit Risc-v Core with Quire Capability, Cavo(AKA Ariane) derivative
classic HP cale	https://github.co.stable	B. Co. M. Co.	56	40 1244				233 ## 14.7	0.47 46	0.0 2.2	X vi	ndl 15 classich	-	N	30	4K N	40	-	2012		0 004 (
CIASSIC_HP_CAIC	https://github.c	Brian Nemetz	accum 56	10 kintex-7	7-3 James Brak	ef 1750	J 0 3	233 ## 14.7	0.17 10	0.0 2.2	^ VI	idi 15 ciassicni	Υ	IN	30	4K N	40	/	2012		processor & ROMs for HP-55, 45 & 35 includes LED display driver & UART, for Papil
ks10	http://www.tecl_alpha	D. I. D. I.	PDP10 36	26	C Dala Da Ja	440		50 ## 14.7	4.00	0.0 5.6	X v		2 1/	V 8		 	+ +	_	2044 2044		26 12 2 40 12 -1
K210	nttp://www.teci aipna	Rob Doyle	PDP10 36	36 spartan	-6 Rob Doyle	4427	/ 0 15	50 ## 14.7	1.00 2	2.0 5.6	A V	erilog 39 esm_ks1	u y yes	TI	N	N	+		2011 2014		36-bit accum & 18-bit adrs ucf file, most tests pass
and the state	harrier and the second	11. 16. 4	ni.	22 11 1			. . .	240 1111	4.00		V .		+,-	+ +	+	4.0	+		20:5		D. IS U. OLT . I
mb-lite_plus		Huib Arriens	uBlaze 32		7-3 James Brak			319 ## 14.7		1.0 1308	X B vi		Y yes	N	4G		+	32			Delft Un. Of Tech. course work use inferred RAM
microblaze	https://www.xilbroprietar	Xilinx	uBlaze 32	32 virtex u	ltr Xilinx	563	3 6 1	682 ##	1.03 1	1.0 1248	X p	oprietary	Y yes	opt 1	Y 4G	4G Y	86	32	3 2002	https://en.wikiper	MicroBlaze MCS, smallest configurati 70 configuration options, MMU optional
riscv_GRVI-pha	http://fpga.org/ beta	Jan Gray	risc-v 32	32 virtex-u	-2 Jan Gray	320	0 6 1	375 ## v16.4	1.00 1	1.0 1172	X p	oprietary	Y yes	N	4G	4G Y	45	32	3 2015 2018	https://www.yout	hand fitted & placed "Hoplite" router, 1680 cores in XCVU9P
nios-v	https://www.intel.com/co				Altera com			442 ## g24.2	1.00			oprietary		opt	4G		1 1	32			requires Quartus Prime Pro? Ashling ALM mystery: off by 2X? No FF counts
nios2	proprietar		Nios II 32		Altera cons			420 ## q16.0		1.0 719.2	P.	oprietary	Y yes		4G		+	32			fltg-pt, caches & MMU options Nios II/e: min LUTs version, DMIPS adj, 1.68
											· · · · · · · · · · · · · · · · · · ·						+ + +				
microblaze	https://www.xil		uBlaze 32			546		320		1.0 603.7		oprietary	Y yes				86	32			MicroBlaze MCS, smallest configurati 70 configuration options, MMU optional
ARM_Cortex_A	https://developi ASIC	ARM	ARM A9 32	16 arria V	altera	4500	D A	1050	2.50	1.0 583.3	a:	ic	Y yes	Y	4G	4G Y	80	16	10 2012	https://en.wikiper	uses pro-rated LC area dual issue, includes fltg-pt & MMU & caches
egpu	https://arxiv.org/pdf/240:	Martin Langhammer	risc 32	40 agilex	Langhano R	TL 10697	7 26618 A 32 259	771 ## q22.4	8.00 1	.0 576.6	Α			Y	4G	4G	63	32	2024	https://ar5iv.labs.	800MHz in Agilex FPGA, word size and ISA configured for each task
mips-cpu		Jeremiah Mahler	MIPS 32					244 ## 14.7		1.0 409.2	X v	erilog 15 cpu	Y yes	N	4G			32		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Very early stage project, only implem no outputs, missing im_data.txt
																	20	32		had a self-self-self-self-self-self-self-self-	
J1a32		James Bowman	forth 32		7-3 James DFF					1.0 384.4		erilog 3 j1	Y forth		64K		20		2 2006 2023	https://pythonli	uCode inst, dual port block RAM DFF used for 18 deep data & return stacks
riscv_niosv	https://www.intproprietar	Intel	risc-v 32	32 agilex	intel faste	st 1509		566 ## q21.3	1.00	1.0 375.2		oprietary	Y yes	N	4G	4G Y		32			free license, small inst & data men RV32IA spec, M20K for reg file, interrupts
riscv_vexriscv	https://github.co beta	Charles Papon	risc-v 32	32 artix-7	Charles Pap	o 48:	1 6	346	0.52	.0 374.1	X so	ala smallest	Y yes		4M	4M Y			2023	https://riscv.org/2	preformance #s for 8 configurations ("Briey" is SOC variant
riscy rudoly	https://github.com/bobbl	Jörg Mische	risc-v 32		7-3 Jörg Mische		5 6	200 ##	1.00 1	.0 367.0	ALMX V	rilog 4 pipeline			46	4G Y		32			RISC-V processor for real-time system 34 clock mult & divide
riscv_picorv32	https://github.c beta	Clifford Wolf	risc-v 32		3 Cliffor smal			769 ## v16.2		3.0 336.8	X v				4G			32	2016 2022	haran Hairbach and	mimimal features, soc options designed for minimum LUTs
																	+	32		nttps://github.com	
an-noc-mpsoc		Alireza Monemi	uBlaze 32		James viva			. 333 ## v21.1		1.0 308.9	X Y V	erilog 90 aeMB_t			4G	4G Y			2014 2023		choice of lm32, aeMB, mor1kx or or1 full system has network of cores
cpugen	https://opencor stable	Giovanni Ferrante	RISC 32	16 kintex-7	7-3 James Brak	ef 474	4 6	192 ## 14.7		1.0 271.8	AX vI	ndl 14 cpu	Y asm	N 1	N				2003 2009		x86 .exe generates VHDL RISC uP using 16 bit example
nios2	proprietar	Altera	Nios II 32	32 stratix-3	Altera cons	is 1020) A	290 ## q13.1	0.90	.0 255.9	A p	oprietary	Y yes	opt	4G	4G Y		32	2004		fltg-pt, caches & MMU options Nios II/f: fastest version, DMIPS adj, 2.15 Cor
aeMB	https://opencor beta	Shawn Tan	uBlaze 32	32 zu-3e	James Brak		7 434 6 3	250 ## v21.1		.0 250.8		erilog 7 aeMB_c			4G				2004 2009		not 100% compatable
xthundercore		maiordomo	RISC 32		7-3 James Brak			193 ## 14.7		1.0 243.7								16		http://www.xthur	
		-,											om yes			40	+				Gadget Factory Forum thread in debug, no comments, mostly in simulation
opc.opc7cpu	https://github.co stable	revaldinho	RISC 32	16 kintex-7	7-3 James Brak	ef 624	4 6	303 ## 14.7	1.00 2	2.0 242.8	X ve	rilog 2 opc7cpu	Y asm	N 1	N 1M	1M N	32	5 16	2017 2021	https://revaldinho	OPC7 32bit, based on OPC5LS, more i see hackaday One Page Computing Challeng
mblite	https://opencor beta	Tamar Kranenburg	uBlaze 32	32 kintex-7	7-3 James Brak	ef 94:	1 6 2	227 ## 14.7	1.00	1.0 240.9	AX vi	ndl 18 core_wb	Y yes	N	4G	4G Y	86	32	2009 2017		not all instructions implemented moved everything to work library
riscy niosy	https://www.introprietar	Intel	risc-v 32	32 stratix-1	10 intel faste	st 1580	0 A 2	362 ## q21.3	1.00 1	.0 229.1	A D	oprietary	Y yes	N	46	4G Y		32	5 2021		free license, small inst & data men RV32IA spec, M20K for reg file, interrupts
J1b_16	www.excamera. stable	James Bowman	forth 32		7-3 James DFF			355 ## 14.7					Y forth				20		2 2006 2023		uCode inst, dual port block RAM DFF used for 16 deep data & return stacks
			risc-v 32					306 ## g21.3									20				
riscv_niosv								000 400.0		1.0 222.3		oprietary	Y yes		4G			32			free license, small inst & data men RV32IA spec, M20K for reg file, interrupts
riscv_orca	https://github.co beta	VectorBlox	risc-v 32	32 stratix-5	vectorblox	1082	2 A ?	244 ## 14.7	0.98	1.0 221.0	A vi	ndl 13 orca	Y yes	N	4G	4G Y		32	2016		*, /, fltg-pt all optional RV32IM
riscv_dark	https://github.co beta	Marcelo Samsoniuk	risc-v 32	32 kintex-7	7-3 Marcelo Sa	n: 1000	6	220 ## v20.1	1.00 1	1.0 220.0	XL v	erilog 4 darkrisc	Y yes	N	4G	4G Y	45	32	2 2018 2024	https://opencores	written in one night, low line count ku040 overclock 400MHz, builds for 18 fpga
mips linder		Michael Linder	MIPS 32		7-3 James Brak			238 ## 14.7	1.00		B vi		Y yes		4G		1 1	32			masters thesis no LUT RAM, source code in PDF
riscy vexriscy	рере:							295		1.0 210.9	X Y so		c Y yes		4G		+	32			
	https://github.co scala	Charles Papon															+				
core_arm	https://opencor beta	Konrad Eisele	ARM 32				, , ,	250 ## 14.7		1.0 201.8		ndl 151 arm_pro			256N	1256M	\bot	16		http://cfw.source	very large project with many unused missing files found in sourceforge dir, very lit
hive	https://opencor stable	Eric Wallin	stack 32	16 arria-2	James Brak	ef 1420	O A 8 24	283 ## q13.1	1.00 1	1.0 199.4	ALX v	rilog hive_co	e Y	N		N	40	10			4 symetrical stacks, eight threads via pipeline barrel
riscv_picorv32	https://github.co beta	Clifford Wolf	risc-v 32	32 kintex-l	J-: Cliffor smal	I 76:	1 442 6	454 ## v16.2	1.00	3.0 198.9	X v	rilog 1 picorv32	Y yes	N	4G	4G Y	\Box	32	2016 2022		mimimal features, soc options LUTs & Fmax for Kintex, Virtex & Ultrascale+
arm9-soft-cpu	https://github.com/risclite	Li Xinhing	ARM9 32		James Brak			357 ## v21.1		.0 197.6		erilog 4 risclite_i			4G				2020		ARMv4-compatible CPU core no mult, interrupts or reg banks
microblaze-v		Xilinx	riscv 32		Jlt Xilinx ucor			426 ## v24.1		1.0 193.5		oprietary		opt 1			0.0	32		https://docs.amd	in Vivado at no extra cost 535Mhz max, numbers for 11 diff devices
											т. р.						80	32		nttps://docs.amd.	
lxp32		Alex Kuznetsov	RISC 32		James Brak					2.0 186.9		ndl 20 lxp32u_1			N 4G		30	256	3 2016 2022	https://lxp32.gith	register file in block RAM vendor neutral source code
ensilica	http://www.ensproprietar	ensilica.com	eSi-3200 32	16 stratix-4	4 ensilica	2200) A	200	2.00 1	.0 181.8	AX v	erilog eSi-325	Y yes		4G	4G Y	104	10 16	5 2001 2016		verilog source included with license room for 90 user inst, also as ASIC
f32c	https://github.co beta	marko zec, vordah, Da	risc-v 32	32 atrix-7-3	3 zec & vorda	h 1048	8 6 4 33	185 ## 14.7	1.00 1	.0 176.5		ndl 50	Y yes		Y 4G	4G Y	30	32	5 2014 2019	http://www.nxlab	MIPS or RISC-V ISA, Arduino support https://www.youtube.com/watch?v=55MzN
mecrisp-quintu		Matthias Koch	riscv 32					100 ## v23.2		1.0 174.8		erilog 24 FemtoR		N	4G		+	32			based on femtorv32, some comment uls3s.v adds memory to femtorv32
						1800		200						+"+			104				
ensilica	http://www.ensproprietar		00.0200 02		4 ensilica					1.0 166.7			Y yes	+	4G		104	10 16			verilog source included with license room for 90 user inst, also as ASIC
an-noc-mpsoc	https://opencor mature	Alireza Monemi	uBlaze 32	32 kintex-7	7-3 James Brak	ef 1164	4 6 3 1	192 ## i14.7	1.00	1.0 165.2	X Y v	rilog 90 aeMB	Y yes	N	4G	4G Y			2014 2023		choice of lm32, aeMB, mor1kx or or1 full system has network of cores
mips_up_vhdl	https://github.com/cm42.	Chandra Mettu	mips 32	32 spartan	7 James no L	J 1744	4 2311 6	250 ## v23.2	1.00 1	1.0 143.3	vl	ndl 10 NYU646	I Y yes	N	4G	4G Y		32	2020		simple MIPS with comparison to RC5 considerable mapping of memory to logic?
p-vex	https://github.com/tvana:	Thiis van As	VLIW 32		7-3 James bypa			233 ## 14.7		.0 140.1		ndl 26 system	Y ves		1		73	32		http://www.vliw/	1, 2 or 4 issue VLIW, uses HP VEX too probable degeneracy, LUT RAM for program
		Valentin Angelovski	MIPS 32		7-3 James Brak			143 ## 14.7		.0 135.1	X B vi		/	_	N 4G	4G Y	26	16			targets MACHXO2, no RAM
	https://oponcor_alaha							142 ## 14./							46	46 Y	20	16			
sweet32	https://opencor alpha		RISC 32					160 ## 14.7		0.1 134.8		erilog 9 top	Y yes		1	\vdash	\bot		2014		eight propellers, clocking from ucf file several FPGA card build files
sweet32 propeller_p8x3	https://www.pa stable	Chip Gracey					R 844 6 4 1.5	250 ## v21.1	1.00	2.0 131.9	AIX vi	ndl 20 lxp32u_t	y asm	N I	N 4G	4G Y	30	256	3 2016 2022	https://lxp32.gith	register file in block RAM vendor neutral source code
sweet32		Chip Gracey Alex Kuznetsov	RISC 32	32 zu-3e	James Brak	ef 948								١ ١	Y 4G	4G		32	2000 2000		dead weblink high number of DFF
sweet32 propeller_p8x3 lxp32	https://www.pa stable	Alex Kuznetsov	RISC 32					208 ## 14.7	1.00 1	1.0 129.9	X v	ndl 13 cpu∩1									
sweet32 propeller_p8x3 lxp32 sayuri_cpu	https://www.pa stable https://opencor beta http://www.mo stable	Alex Kuznetsov Toyoaki Sagawa	RISC 32	32 kintex-7	7-3 James Brak	ef 1604	4 6			1.0 129.9		ndl 13 cpu01	v	N I			35			http://zincou.com	
sweet32 propeller_p8x3 lxp32 sayuri_cpu zipcpu	https://www.pa stable https://opencor beta http://www.mo stable https://github.c stable	Alex Kuznetsov Toyoaki Sagawa Dan Gisselquist	RISC 32 RISC 32	32 kintex-7	7-3 James Brak 7-3 James Brak	ef 1604 ef 1687	4 6 7 6 2	218 ## 14.7	1.00	1.0 128.9	AX v	rilog 7 zipcpu	Y		N 4G	4G Y	35	16	5 2015 2024	http://zipcpu.com	ISA has chnaged, multiple instruction support for several FPGA boards
sweet32 propeller_p8x3 lxp32 sayuri_cpu zipcpu aeMB	https://www.pa stable https://opencor beta http://www.mo stable https://github.c stable https://opencor beta	Alex Kuznetsov Toyoaki Sagawa Dan Gisselquist Shawn Tan	RISC 32 RISC 32 uBlaze 32	32 kintex-7 32 kintex-7 32 kintex-7	7-3 James Brak 7-3 James Brak 7-3 James Brak	ef 1604 ef 1687 ef 1018	4 6 7 6 2 8 354 6 3	218 ## 14.7 131 ## 14.7	1.00 1 1.00 1	1.0 128.9 1.0 128.5	AX ve	erilog 7 zipcpu erilog 7 aeMB_c		N	N 4G 4G	4G Y	35	16	5 2015 2024 2004 2009	http://zipcpu.com	ISA has chnaged, multiple instruction support for several FPGA boards not 100% compatable
sweet32 propeller_p8x3 lxp32 sayuri_cpu zipcpu	https://www.pa stable https://opencor beta http://www.mo stable https://github.c stable	Alex Kuznetsov Toyoaki Sagawa Dan Gisselquist	RISC 32 RISC 32	32 kintex-7 32 kintex-7 32 kintex-7	7-3 James Brak 7-3 James Brak 7-3 James Brak	ef 1604 ef 1687 ef 1018	4 6 2 7 6 2 8 354 6 3 9 1085 6	218 ## 14.7	1.00 1 1.00 1	1.0 128.9	AX ve	erilog 7 zipcpu erilog 7 aeMB_c erilog 1 picorv32	Y yes	N N	N 4G 4G 4G	4G Y 4G Y 4G Y	35	16	5 2015 2024 2004 2009 2016 2022	http://zipcpu.com	ISA has chnaged, multiple instruction support for several FPGA boards
sweet32 propeller_p8x3 lxp32 sayuri_cpu zipcpu aeMB	https://www.pa stable https://opencor beta http://www.mo stable https://github.c stable https://opencor beta	Alex Kuznetsov Toyoaki Sagawa Dan Gisselquist Shawn Tan	RISC 32 RISC 32 uBlaze 32	32 kintex-7 32 kintex-7 32 kintex-7	7-3 James Brak 7-3 James Brak 7-3 James Brak 3 Cliffor large	ef 1604 ef 1683 ef 1018 e 2019	4 6 2 7 6 2 8 354 6 3 9 1085 6	218 ## 14.7 131 ## 14.7	1.00 1 1.00 1 1.00 3	1.0 128.9 1.0 128.5	AX ve	erilog 7 zipcpu erilog 7 aeMB_c erilog 1 picorv32	Y yes	N N	N 4G 4G	4G Y 4G Y 4G Y	35	16	5 2015 2024 2004 2009 2016 2022	http://zipcpu.com	ISA has chnaged, multiple instruction support for several FPGA boards not 100% compatable
sweet32 propeller_p8x3 lxp32 sayuri_cpu zipcpu aeMB riscv_picorv32 mips789	https://www.pa stable https://opencor beta https://opencor stable https://github.c beta https://opencor beta https://opencor stable	Alex Kuznetsov Toyoaki Sagawa Dan Gisselquist Shawn Tan Clifford Wolf Li Wei	RISC 32 RISC 32 uBlaze 32 risc-v 32 MIPS 32	32 kintex-7 32 kintex-7 32 kintex-7 32 xcku3p- 32 kintex-7	7-3 James Brak 7-3 James Brak 7-3 James Brak 3 Cliffor large 7-3 James Brak	ef 1604 ef 1683 ef 1018 e 2019 ef 1433	4 6 2 7 6 2 8 354 6 3 9 1085 6 2 6 1	218 ## 14.7 131 ## 14.7 769 ## v16.2 171 ## 14.7	1.00 1 1.00 1 1.00 3 1.00 1	1.0 128.9 1.0 128.5 3.0 127.0 1.0 119.1	AX ve	erilog 7 zipcpu erilog 7 aeMB_c erilog 1 picorv32 erilog 10 mips_co	Y yes	N N	N 4G 4G 4G 4G	4G Y 4G Y 4G Y 4G Y	35	32 32	5 2015 2024 2004 2009 2016 2022 5 2007 2014	http://zipcpu.com	ISA has chnaged, multiple instruction support for several FPGA boards not 100% compatable minimal features, soc options supports most MIPSI instructions
sweet32 propeller_p8x3 lxp32 sayuri_cpu zipcpu aeMB riscv_picorv32	https://www.pa stable https://opencor beta http://www.mo stable https://github.c stable https://opencor beta https://github.c beta	Alex Kuznetsov Toyoaki Sagawa Dan Gisselquist Shawn Tan Clifford Wolf Li Wei Graeme Smecher	RISC 32 RISC 32 uBlaze 32 risc-v 32	32 kintex-7 32 kintex-7 32 kintex-7 32 xcku3p- 32 kintex-7 16 KU060	7-3 James Brak 7-3 James Brak 7-3 James Brak -3 Cliffor large 7-3 James Brak Graeme Sm	ef 1604 ef 1683 ef 1018 e 2019 ef 1433 e 423	4 6 2 7 6 2 8 354 6 3 9 1085 6 2 6 1 3 61 6	218 ## 14.7 131 ## 14.7 769 ## v16.2	1.00 1 1.00 3 1.00 3 1.00 1	1.0 128.9 1.0 128.5 3.0 127.0 1.0 119.1 1.0 118.2	AX vi	erilog 7 zipcpu erilog 7 aeMB_c erilog 1 picorv32	Y yes Y yes Y yes	N N N	N 4G 4G 4G	4G Y 4G Y 4G Y 4G Y 4G Y	35	16	5 2015 2024 2004 2009 2016 2022 5 2007 2014 2022 2023	https://github.com	ISA has chnaged, multiple instruction support for several FPGA boards not 100% compatable designed for minimum LUTs

See Numbers of Mr. And Peterson (1987) Mr. An	_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA repor com	LUTs ALUT	Dff 2 a blk F ram max	g tool eb ver	MIPS clks/ KIPS /inst inst /LUT	ven o src #sr dor code file	top file	tooi chai		nax byte inst adrs #		# pipe start reg len year		secondary web	note worthy	comments
Column C	riscv_dark	https://github.c	alpha	Marcelo Samsoniuk	risc-v	32 32	kintex-7-3 James Brake	ef 1422	6 1 167	## 14.7	1.00 1.0 117.2	XL verilog 2	darksocv	Y yes	N 4G	4G Y 45		32 2 2018	2024 h	nttps://blog.hacks	written in one night, low line count	readme is descriptive, uses cache
The contract and production and production and production of the contract of t		www.excamera	stable	James Bowman		32 16				## 14.7	1.00 1.0 115.5	X verilog 3	j1	Y forth	N 64K)					DFF used for 32 deep data & return stacks
Martine Mart	lxp32	https://opencor																		nttps://lxp32.githu		
Section (1984) The control of the co	jam	https://github.c																				
March Marc		https://github.c								## v21.1		verilog 4	risclite_m	Yyes	Y 4G							
Columbia		https://github.c				-				44 147		X scala 3.			1.0							
Column C		https://github.c									1.00 1.0 111.0											
The product of the		http://www.pro				_						Al X V verilog 8	PISCS		1				_	otto://www.actro		
Part Company		https://opencor												1,703	1.0					iccp.,,, www.usu.o	, , ,	
Margin Column C	ion	https://opencor			MIPS	32 32		ef 1533	6 163	## 14.7	1.00 1.0 106.0			Y yes	N 4G	4G Y		32 2011	2018 h	nttps://github.cor	new version: moving to MIPS32r1	new version not ready, keeping old numbers
Proc. Proc	simplecpucore	https://github.c	om/Karan	Karang	arm	32 32	kintex-7-3 James bare	c 946	309 6 100	## v24.1	1.00 1.0 105.7		l arm_core	Y yes	N 4G						CPU core for ARMv3, educational	no RTL comments, shows ASIC layout
Section Sect	ARM_Cortex_N	http://www.arn	proprietar	ARM .	ARM M1	32 16	virtex-5 ARM 65nr	n 1900	6 200				у	Y yes	N 4G	4G Y		16 3 2007	h	nttps://en.wikiped	ARM Cortex M0, M1 & M3 avail for FI	see xilinx Xcell64
Part	jam	https://github.c	stable	Johan Thelin etal	RISC	32 32	kintex-7-3 James Brake	ef 1369								128K					serial multiply & divide	
March Marc		https://opencor			_					## 14.7											,	
March Marc		https://github.c	,						155					Yyes						https://retroramb		full tool set, see github page for ISA description
Part		riceps.//grandb.c	Judic							## 14.7				N								
Second S		nttps://opencor	_		_											46 Y 26	1					inn 22 bit augusta
March Marc		https://opencor				_						Y verileg 3	Lucoro			46 V					MMALL & cachos	using 32 bit example
Math		https://opencor																				
No. Image: Control Process P		ps.// openicor																		ise MIPS tools		license reg'd for commercial use
Secondary Seco		http://www.pro	0.00.0.0					_												nttp://www.astro		
Martine Mart															1.0							
Proc. Proc		http://forth.org										X vhdl 7	ep32	Y forth	N 4G							
March Marc		https://github.c			_	-						system 6	ARM_Mu	l Y yes	Y 4G						from "Digital design and computer ar	
Part		https://github.c	Judic		- p		kintex-7-3 James Brake			## 14.7			mor1kx	Y yes	N 4G					nttps://www.yout		
Part		https://gitlab.co	0.10-0.0			32 32	zynq						5	Y yes	N 4G				2022			33% smaller & 39% faster than LEON3
Tempor Stage Sta		https://opencor				_											-		<u>h</u>	nttps://github.cor	,	
## PROFESSION 18 18 18 18 18 18 18 1		https://github.c																				
Part		https://opencor								## 14./				Y yes	N 4G	4G Y						I & D caches not compiled
Martin Control Contr		http://www.ior								++ 147				Vivos	N GAM	5484 06						2E 1E Whatstones
Mathematical Authors		https://opencor										ALX verilog 1	altor32			5-1111	+			nttns://onenrisc.ic		
Part Mary Column Mary		https://github.c															1			nttps://www.vout		
Mary		https://opencor	stable	Sotiriou					6 257	## 14.7	1.00 1.0 71.7				4G	4G				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
Internal Continue Sept. Approximation Sept.	riscv_clarvi	https://github.c	stable	Robert Eady	risc-v	32 32	arria-2 James Alter	a 2616	A 178							4G Y		32 6 2016 2	2017 h	nttps://www.cl.ca	educational simple RISC-V implement	
The content The properties of the properties	amic-0	https://github.c	stable	Alberto Moriconi	stack	32 8	zu-3e James vivad	lo 622				X vhdl 1	2 processor			4G Y		2010	2021 h	nttps://en.wikiped	based on mic-1 by Andrew Tanenbau	36-bit uCode, usually Java virtual machine
Each		necps.//grendb.c	Judic																		zpu4: 16 & 32 bit versions, code size {	ZPU the worlds smallest 32 bit CPU with GCC
State Column State Column State Column State S						-		_		## v19.2							-		_	-1-11-11-11-11-11-11-11-11-11-11-11-11-	0	
altor 2 litely 1 https://peercot. 5 abite 18th or //peercot. 5 abite 1		http://www.gai															\vdash		_	nttps://en.wikiped		
Proc. Proc		https://sourcefo				32 32					0.0.			Y yes	N 4G		\vdash			https://people.inf		
Processive International Processive Intern		nttps://opencor				32 32													_	https://openrisc.id		
Secretable Mary Common State Secretable Mary Common State Secretable Mary Secretable M												vhdl 1	nios2ee							ittp://iaus.uuiiip		
Exercision Institution I		necps.//grendb.c	Jonny an eac						1 100					ves	4G					vww.lirmm.fr/AD		
https://peepered. http									4 91	i12.1												
Section Sect	or1k	https://opencor	stable	Julius Baxter, Stefan Kı	OpenRISC				6 3 3 189			AX verilog 39	mor1kx			4G Y			2018 h	nttps://opencores	no longer supported, see mor1kx	cappuccino ALU
Finest Finest Septembal State Septembal Noting Finest State Septembal Noting Finest Septembal Noting Finest State State Finest		http://www.latt	stable	Yann Siommeau, Mich	LM32				71 4 30 143	## q13.1				Y yes	N Y 4G			32 6 2006 2		nttps://en.wikiped	optional data & inst caches	Diamond3.10; see lm32 & misoc folders
Part State		https://github.c																				
missal_frame_mode miss	riscv_neorv32													Y yes						nttps://opencores		minimal configuration, minimal riscv
Deconsider Dec	yari	https://github.c												l.l								llata et a supell
Fist No. Ministry		nttps://opencor				32 32						A verilog 1	pipelinem		1.0	,						***************************************
Fiscy Percent Percen		https://github.c				32 32		-		14./										ottos://arviv.org/e		, , , , , , , , , , , , , , , , , , , ,
modelite musps/getub.clc sable Anthony Green RSC 32 28 kintex-7-3 lames Brakef 3159 6 3 152 at 147 120 10 10 48.0 X vhdl 11 modelite wb 40 40 40 Y 10 10 2009 2011 beta 2015 201		https://github.c	. ,																			https://github.com/jammiturai/jammiturai
Exposition Exp		https://github.c									2.00									nttps://github.com	/atgreen/moxie-cores	
Second Intros://gothout.com/stable Dan Gisselequist RISC 32 32 Separtan-Dalmes[sparta 2820 6 1 10 133 ## 14.7 10.0 10 47.3 X Verlog 31 toplevel N N 46. 46 N 20 1.6 5 2015 Community Com				,		_					2.00 1.0 47.6						-		_		2016 version gives same reults as 201	code for cache & mmu incomplete
Fiscy potato https://github.c beta Kristan Skordal riscv 32 32 kintex-7-3 ames Brakef 2467 6 16 ## 4.7 1.00 3.0 47.0 X b. b. b. b. b. b. b.	s6soc	https://opencor	stable	Dan Gisselquist							1.00 1.0 47.3	X Y verilog 3:	L toplevel			4G N 20		16 5 2015				
https://github.com/ros/lake average Manning risc 32 32 saparan sa		https://github.c					kintex-7-3 James Brake	ef 2467			1.00 1.0 47.1	X B vhdl 24	pp_core	Y yes)	32 2014				
https://pencor stable https://pencor stable hellwing Geisse RISC 32 32 kintex-7- James Brakef 2381 785 6 2 10 4 # v3.2 1.00 1.0 45.7 X vholid 36 value val		https://github.c	e-pe											\Box	52							
https://opencor beta Stephan Nolting ARM7 32 32 kintex-7-2 James Brakef 2339 6 1 1.00 ## 1.47 1.00 1.0 45.5 ALX V verilog 14 Cpu V yes N 512M/256M V 61 32 2003 2022 https://github.cor MIPS Ike, slow mul & div Stephan Nolting ARM7 32 32 kintex-7-2 James Brakef 3479 6 3 2 152 ## 1.47 1.00 1.0 43.7 X verilog 1 FISA32 V N V M 40 40 40 40 40 40 40		https://opencor													40	70 .						
Storm		https://github.c																				VGA pattern generator youtube video
https://github.c beta Robert Finch RISC 32 32 kintex-7-; James Brakef 3479 6 3 2 152 ## 14.7 1.00 1.0 43.7 X verilog 1 FISA32 Y N V V		https://opencor			Moc	_		2000	- 1 100				t cpu	ryes	N 512M2							cacho & no poriphorals
Emilib http://pithub.com/riscitit Uxining ARM9 32 32 kintex-7-5 James Brakef 2579 6 32 11 #f 1,7 1,00 1,0 42,1 X verilog 32 32 wards 32		https://github.c											FISA32	y yes	N V	4U I				nttns://github.com	/rohfinch/Cores	cache & no periprierais
armg-soft-cpu <a href="https://github.com/riscility/inhub.com/risc</td><td></td><td>http://temlih.or</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>4G Y</td><td></td><td></td><td></td><td>ps.//Bitridb.com</td><td>copywrite: experimental use</td><td>has caches</td></tr><tr><td> Bot 2000 https://goencor beta Aleksander Osman MIPS 32 32 22 32 32 almes hips F 4199 250 6 4 8 135 ## v2.1 1.00 1.0 41.8 AX verilog 29 30 3000 Y vs. Verilog 29 30 3000 Y vs. Verilog 20 30 3000 Y vs. Vs. Verilog 20 30 3000 Y vs. Vs. </td><td></td><td></td><td></td><td>Li Xinbing</td><td></td><td>_</td><td></td><td>_</td><td>1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td><td></td><td></td><td></td><td></td><td></td><td>1.0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td> State Intos://jeithub.cs State U. Berkeley risc-v 32 32 kintex-7-5 ames Brakef 3072 6 1.27 #f 1.47 1.00 1.0 41.2 X verilog 23 vscale, core N Verilog 23 vscale, core N Verilog 23 vscale, core N Verilog 24 Verilog 25 23 vscale, core N Verilog 25 24 24 Verilog 25 25 25 25 25 25 25 2</td><td>aor3000</td><td>https://opencor</td><td></td><td></td><td>MIPS</td><td>-</td><td></td><td></td><td></td><td></td><td></td><td>AX verilog 19</td><td>aoR3000</td><td>Y yes</td><td>N 4G</td><td>4G Y</td><td>LŤ</td><td></td><td></td><td></td><td></td><td>,</td></tr><tr><td> Square S</td><td></td><td>https://github.c</td><td></td><td></td><td>risc-v</td><td>32 32</td><td></td><td></td><td></td><td>## 14.7</td><td>1.00 1.0 41.2</td><td>X verilog 2</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>depreciated: not up to date (risc-v)</td></tr><tr><td>amber https://open.cor stable Conor Santifort ARM7 32 32 2v-3e James Jame		https://opencor	stable	Thorn Aitch								ALX verilog 2:	L top	Y yes						nttp://0pf.org/j-co		project seems to have stalled
bst-cpu https://github.c stable Vichun Ma RISC 32 32 arria-2 James Brakef 1439 A 2 58 ## q18.0 1.00 1.0 40.2 A verilog 26 sc_computer N 4 G 4G 32 2 2016 2016 learning, single cycle uP 150 proprietar CAST Inc RISC 32 32 inches. PGA kits First-James Brakef 2939 1886 6 8 118 ## 14.7 1.00 1.0 40.1 X vhdl 12 minimips Y yes N 4 G 4G 32 5 2004 2018 based on MIPS 1 based		https://github.c	JUITONDSC																			multi-cycle
Inter-//www.cast Samuel Hangouet RISC 32 32 Kintex-7-5 James Brakef 2939 1886 6 8 118 ## 1.7 1.00 1.0 40.1 X while 1.2 minimips V yes N N 46 46 3.2 5 20.04 20.18 based on MIPS Based on MIPS Minimips V yes N 4.5		https://opencor	0100.0																	nttps://en.wikiped		
Cast_ba22		nttps://github.c				_																
riscv_lattice https://www.lat stable Lattice Semi risc-v 32 32 machXO3 Lattice Semic 1507 4 4 60 ## 1.00 1.0 39.8 L Y verilog		http://opencor								+# 14.7									:018	tto://www		coveral versions EDGA lists
The state in the state of the s																			n21	ittp://www.cast-i		
	plasma	https://onepcor	0.10.0.0						7 7 00 .											nttn://nlasmacnu		

_uP_all_soft folder		ncores or mary link	status	author	style /	data sz	inst sz	FPGA repor com ter ents	LUTs ALUT	Dff 5	blk F E ram ma	a tool	MIPS clk	s/ KIPS st /LUT	ven dor	osrc code	#src files		tooi fi	tg -/ar	nax n	nax byte inst adrs			e start last n year revi		comments
riscv_reonv	https	s://github.c	om/lcbcFo	Lucas Castro	risc-v	/ 32	32	spartan6 Wajih Youss	e 3370	6	13	3	1.00	1.0 39.4				Υ	yes I	N	4G	4G Y	45	32	2018	https://www.hind Lightweight Cryptographic Instruc	tior risc-v version on Leon3 tools
latticemico32	http:/	//www.lat	stable	Yann Siommeau, Mich	LM32	2 32	32	ECP3 Lattice Semi		4			0.80	1.0 38.8			24	lm32_cpu Y	yes I	N Y	4G	4G Y		32	6 2006 2017	https://en.wikiped optional data & inst caches	Diamond3.10; see lm32 & misoc folders
supersmall	http:/	//www.ee	stable	Michael Ritchie		32		stratix_3 Michael Ritc		А		6 ## q9.0	1.00 16		Α.					$\perp \downarrow \downarrow$	_				2005 2009	2-bit serial, Mostly MIPS-I complia	
risc5	http:/	//www.pro		Niklaus Wirth		32		kintex-7-3 James Brake		2382 6		2 ## 14.7				Y verilog			,	-	_	4G		16 16	2013 2013		Obei 32x32 multiplier, wikipedia entry
amber mipsr2000	https	://opencoi	stable	Conor Santifort Lazaridis Dimitris	MIPS			zu-3e James area o kintex-7-3 James Brake		2382 6		5 ## v21.1 1 ## 14.7		1.0 36.4 1.0 36.2					,	-	4G	4G Y	80		5 2010 2013 5 2012 2016		::
maxicore32	httns	s://opencol		Lawrence Manning	risc			spartan7 James Brake		209 6		3 ## v23.2		1.0 35.8	_			maxicore32	,	-	4G	4G T	12	16	2 2012 2010	supports almost all instructions of standard risc	minimal ISA
moxielite	https	://github.c	stable	Anthony Green	RISC	_		arria-2 James Brake		A		3 ## a18.0	1.00					moxielite	usiii i		_	4G Y		16	2009 201	https://github.com/atgreen/moxie-cores	
asip38	https	://aaltodo	c.aalto.fi/b	Lauri Isola	accum	n 32	38	zu-3e James xilinx	1 2962	1056 6	4 35 10	0 ## v22.2		1.0 33.8	X	Y vhdl	14	top Y	asm I	N Y	16K	16K N	31 4	4	2018 202:	http://www.kolun Application-Specific Instruction se	t Pr missing prog & data mem, missing mult
asip38	https	://aaltodo				n 32		zu-3e James xilinx				0 ## v22.2		1.0 33.8		Y vhdl			asm I				31 4	4	2018 202:	http://www.kolun Application-Specific Instruction se	t Pr missing prog & data mem, missing mult
or1200_hp	https	s://opencoi	stable	Strauch Tobias		ISC 32		virtex-5 Strauc 3 slot		6	18				. Х			or1200_ic Y		Y M				32	2010 2013	https://openrisc.ic 3 slot barrel version of OR1200	numbers from published paper
eco32f		://github.c		Stefan Kristiansson		32		kintex-7-3 James Brake		6		3 ## 14.7						eco32f Y				56M Y	61		6 2014 2014	pipelined version of the eco32 CP	
riscv_serv riscv_vanilla				Olof Kindgren Ben Marshall		/ 32		vu37p Olof Kindgre artix-7 Ben Marshal		164 6	0.5 12			2.0 31.3 2.0 31.0				serv_top Y			4G 4G	4G Y	45	32 32	2018 2023	https://riscv.org/2 6K cores in vu37p, reg-file in blk-F	
dlx_chiara	https	:://github.c	stable		DLX	_		kintex-7-3 James Brake		6		0 ## 14.7		1.0 30.9		verilog	32	frv_cpu_a Y a-dlx Y			4G 4G			32	5 2017 2013	Course project, no RTL comments	B
temlib	http:/	//temlib.or	stable	Alessandro Di Ciliara		C 32	-	kintex-7-3 James Brake		6		1 ## 14.7	1.00	1.0 29.8			48	fpu_simple	yes i	Y N				64	2013 201	copywrite: experimental use	options for fltg-pt, pipeline, mul & div configu
ора	https	://github.c	stable	Wesley W. Terpstra	RISC	32		cyclone-5 Wesle larges		A	12				Α		1	1,50_0		Ħ				32	2013 2016		
riscv_naxriscv	https	://github.c		Charles Papon?	risc-v	/ 32		artix7 Charle AKA s		10300 6			1.00	0.4 29.1		scala		Υ	yes I	N	4G	4G Y		32	2024		uperscalar(2 decode, 3 execution units, 2 retire), 2
eco32	https	://openco	stable	Hellwing Geisse	RISC			kintex-7-3 James Brake	f 3367	6	5 14	7 ## 14.7	1.00	1.5 29.1	ALX	Y verilog		eco32 Y	yes I	N 5	12M 2	56M Y	61	32	2003 2022	homepages.thm.d MIPS like, slow mul & div	
yarvi	https	://github.c	beta	Tommy Thorn	risc-v			kintex-7-3 James Brake		6	17 12			2.0 28.3	X			yarvi_soc Y		\rightarrow		4G		32	3 2016	no multiply or divide	simple implementation of RISC-V
riscv_rv32soc	https	://github.c		tom verbeure		32		spartan3 James Brake				0 ## 14.7		1.0 28.0	-	*CI IIOS			7-0-		4G			32	2018		A I near infinite amount of configuration options
nige_machine		://github.c		Andrew Read		32	-	kintex-7-3 James Brake		6	0 55 12	3 ## 14.7		1.0 24.5					,		16M 1		512	512	2014	standalone Forth system	https://www.youtube.com/watch?v=PRItE8qi
tridora-cpu	https	://gitlab.co		Sebastian Lederer		32		artix-7 James incon kintex-7-3 James Brake		362		0 ## v24.2	1.00	1.0 24.5	X	Y verilog	20	top Y				4G Y	\vdash	22	5 2014 201	https://hackaday.i 32-bit stack machine, Wirth pasca MIPS R3000A compatible, has MN	
aor3000 aquarius	https	://opencoi	stable	Aleksander Osman Thorn Aitch	14111 5	1-2 32	52	kintex-7-3 James Brake kintex-7-3 James Brake		ь в		9 ## 14.7 7 ## 14.7						aoR3000 Y				4G Y	\vdash	32	2003 201	http://opf.org/i-cc/clone of Hitachi SH-2	project seems to have stalled
btsr1arch	https	s://opencol		Brendan Bohannon		32		kintex-7-3 James Brake		6		7 ## 14.7 7 ## 14.7		1.5 23.3				bsrexunit Y		-	64K		64	32	2018 2024		
mips_fault_tol		://onenco		Lazaridis Dimitris		32		kintex-7-3 James Brake		6	4 6 4	5 ## 14.7	1.00	1.0 22.5	X	vhdl	40	main Y	ves I	N N	4G	4G Y	0.1	-	5 2013 2013	arithmetic includes fault detection	
or1200		://github.c	stable	Damjan Lampret		ISC 32		kintex-7-3 James Brake		6		8 ## 14.7	1.00		Х	verilog	78	or1200_tc Y	yes '	у м		4G Y		32	2010 201	https://openrisc.ic best older openrisc implementati	
or1200mp	https	s://github.c	stable	Stefan Wallentowitz	OpenRI			kintex-7-3 James Brake		6	4 8 11	1 ## 14.7	1.00	1.0 22.4				or1200_tc Y		Y M	4G	4G Y		32	2012 2012		2
riscompatible	https	s://openco	beta	Andre Soares	RISC	32	32	kintex-7-3 James set IC	2167	6	1 14	5 ## 14.7	1.00	3.0 22.3	Х	vhdl	12	riscompat Y	yes I	N Y	4G	4G Y		16	2014	based on RISCO processor by June	ueira & Suzim 1993
leon2	https	:://github.c	stable	Jiri Gaisler	SPARO			kintex-7-3 James Brake			1 12 13			1.0 22.3	X		82		,			4G Y		64	5 1999 2003	https://en.wikiped large config file, rad-hard asic ver	sion https://www.gaisler.com/index.php/products
amber	https	s://opencoi	stable	Conor Santifort		7 32		kintex-7-3 James Brake		6		7 ## v18.2		1.0 21.8			25	a25_core Y	yes I			4G Y	80	16	3 2010 2017	https://en.wikiper no MMU	
minsoc	https	://openco	0.00.0	Raul Fajardo etal	OpenRI			kintex-7-3 James Brake		6		7 ## 14.7						or1200_tc Y		Y M				32	2009 2013	https://github.cor minimal OR1200, vendor neutral,	
mips32r1	https	://opencoi	stable	Grant Ayers Matthias Koch		32		arria-2 James Brake spartan7 James Brake		2384 6		9 ## q13.1						processor Y		N Y		4G Y		32	5 2012 201	https://github.cor Harvard arch	complete software tool chain
mecrisp-ice zap	nttps	://sourcen	0-0-0-1	Revanth Kamaraj	ARM			kintex-7-3 James Brake		2384 6		3 ## v23.2 5 ## 14.7		1.0 17.9							4G 4G	4G Y		16	2011 2023	https://github.cor ARMv4T & Thumbv1	in G distinct j1a.v for each data size
armv4_uarch	https	://opencol		Grant Wilk	ARMS		52	max10 Grant Wilk	2860	4		0 ## q18.0			A			zap_top Y				4G Y		16	2017 2022	https://grantwilk.icustom uarch for the ARMv4 ISA	has cache & mmu on II course work, top level is schematic
risc5	http:/	//www.nrc		Niklaus Wirth		32		atrix7-35 James Brake		6								RISC5Top Y			4G			16	2013 2018		Obei 32x32 multiplier, wikipedia entry
j68	https	://code.go		Frederic Requin	68000			stratix-2 Freder speed		4	4 18				A						4G	4G Y		16	2009 2014	for use with Minimig	micro-coded on stack machine
piropiro	https	://github.c	stable	pandora2000	RISC	32	32	kintex-7-3 James port r		6 1	1 1 11	8 ## 14.7	1.00	1.0 15.7	X					Y N	64K	64K Y		32	2010 201:	five variants	no doc, xilinx constraint file
altium/TSK300		//techdocs	proprietar		RISC		32	spartan-3 Altium	3326			~	1.00		ALX	proprie	etary	, Y	yes I	N N		4G Y			2004 2017	CR0140.pdf, http://frozen, asm, C, C++, schem, VHDL	& V clock: 50MHz, opt mult/div, #s for other fpgas
riscv_microsen	https	:://github.c		Microsemi	risc-v			polarfire microsemi	8614		2 10 12			1.0 14.2	!	proprie						4G Y		32	2016 2018	https://www.micr is encrypted IP	has caches
klc32	https	://openco		Robert Finch		32		kintex-7-3 James Brake		6	4 1 20			1.0 13.2	. X						4G	_		32	2011 2012	https://github.cor single ported block RAM register	
mangomips32	_	s://github.c		Ricky Tino		32		spartan7 James Brake			- 10	0 ## v23.2 6 ## 14.7	1.00	1.0 12.6 1.0 12.3		Y vhdl			,	-	4G	4G Y	100	32	5 2019 2023	cache support, runs linux	very percise specs, 100MHz on Artix7-2
zpuino cpus-caddr		//alvie.con		Alvaro Lopes Brad Parker		32		spartan6- James Brake spartan6 Brad P ran h								verilog		papilio_pr Y	,	N Y		4G Y	3/		2008 2018	https://github.cor https://dspace.mi https://dspace.mi	pipelined, removed ucf file
nyuzi gpu		://github.c		Jeff Bush	GPGPU			cvclone-4 Jeff Bush	74000	2/54 0	102 5		16.00			Y system						4G Y	80	64	2015 2024	https://github.cor/32 scalar & 32 vector reg	i vases 46-bit a-code, mattiple clocks
microcore	httns	://github.c	beta	Klaus Schleisiek		32		XP2 Klaus Schleis		4		3 ## 3.12	1.00		AILX				asm I			8K Y	84	04	1999 2023		, sir 12, 16, 27 & 32 bit data sizes
flexgrip	http:/	//www.ecs		Kevin Andryc		U 32		atrix-7 James Brake		6 #		0 ## 14.7	1.00	0.1 11.0	x	vhdl	46	gpgpu_ml50	5 top le	vel	-	-	-		2013 2016	http://www.ecs.u eight GPU processors	requested & received source files
mipsfpga	https	://www.m		MIPS Technologies	MIPS	32	32	atrix-7-3 James Brake	f 10692	6	47 11	8 ## 14.7	1.00		X	Y verilog	193	mfp_syste Y	yes I		4G	4G Y		32	2014 2018	https://www.yout M14K core & mipsfpga-plus	DRAM interface, I&D caches. 8789 FF
xulalx25soc	https	://openco		Dan Gisselquist		32		spartan6- James Spart		6		7 ## 14.7	1.00	1.0 11.0	X	Y verilog		toplevel	- 1	N N		4G N	20	16	5 2015		uses ZIP CPU
zap	https	s://openco	alpha	Revanth Kamaraj		7 32		arria-2 James high I				1 ## q18.0	1.00		X				/	N N		4G Y		16	2017 2022		has cache & mmu
riscv_serv	https	://github.c	om/olofk/	Olof Kindgren	risc-v			cyclone1(Olof Kindgre			0.5 8	0 ##	1.00 3		A	verilog						4G Y	45	32	2018 2023	https://riscv.org/2 smallest risc-v core, many boa	
amber riscy ry01 cor	https	://opencoi	stable	Conor Santifort		7 32		kintex-7-3 James Brake kintex-7-3 James Brake		2351 6	2 8			1.0 9.6	ALX	verilog					_	4G Y	80	16 32	2010 2013	https://en.wikiper no MMU, shared cache	2048 LUTs used as single port RAM
lgp30		://opencoi	stable	Stefano Tonello Stanlev Frankel		/ 32 n 32		kintex-7-3 James Brake spartan6 Stanle sever			4 OL 13	0 ## 14.7 0 ## 14.7	1.00			Y vhdl		rv01_selft Y LGP-30 Y				4G Y 4K N	\vdash	32	2015 201	all files in one directory	two self test tops puter, also LGP21, RPC4000, 65F02
mist1032		://www.e-b s://github.c	0.00.0	Stanley Frankel Takahiro Ito		n 32		arria_2 James altera				0 ## 14.7 8 ## a18.0						mist32e10 Y	,			4K N	\vdash	64	201	FPGA version of LGP30 drum com mist32 uP: embedded version	puter, aisO LGPZ1, RPC4000, b5F02
amber	https	://onenco	stable	Conor Santifort		7 32		kintex-7-3 James Brake				8 ## 416.0		1.0 8.2								4G Y	80	16	3 2010 201	https://en.wikiper.no.MMU	4330 LUTs used as RAM
m32632	https	://opencoi	stable	Udo Moeller	32032			kintex-7-3 James Brake		6 1		3 ## 14.7		1.0 8.2			,		7	-		4G Y	200	24	3 2009 2019	http://cpu-ns32k.net/	21.97 VAX Mips at 50MHz (Cyclone IV)
cmips	https	://github.c		Roberto Hexsel		32		cyclone4 Roberto Hex		2596 4		0 ##	1.00			Y vhdl			yes I	-	_	_			5 2017 2019	http://www.inf.uf 5-stage pipeline, MIPS32r2 core	
riscv_swerv	https	s://github.c	om/chips	Western Digital		/ 32		ZCU102 Weste high I		6		0		0.5 6.6				veer_wrag Y				4G Y			9 2019 2022	https://blog.weste 9 stage pipe, dual issue	risc-v SoC for fpga, riscv_swerv_eh1_fpga now
leon2		s://github.c		Jiri Gaisler	_	C 32		cyclone-1 Klas Westerl	u 7554	4		0 ##		1.0 6.6	A	vhdl	90	leon Y	yes '			4G Y		_	5 1999 2003	https://en.wikiped LUT #s from Nios vs Leon2 compa	
riscv_serv	https	s://github.c	,,	Olof Kindgren		/ 32	_	ice40 Olof Kindgre				2 ##	1.00 32		-			serv_top Y		·· —		4G Y	45	32	2018 2023	https://riscv.org/2 RISC-V contest prize, 1-bit ALU	https://github.com/olofk/corescore
forwardcom	https	://github.c	stable	Agner Fog	cisc			atrix-7 Agner Fog	13248			4 ## v20.1		1.0 4.8	_	system						32K Y	\Box	64	2016 2023	https://www.forw.x86 like, complete ISA, MMX & ve	
ktc32	https	://github.c	stable	kinpoko	risc	32		spartan7 James spart		6554 6	44 12	5 ## v23.2 2 ## 14.7		1.0 4.6							4G		37	32 32	2022 2023	full basic ISA, hobby 32-bit CPU	see also zktc, xdc file, 16 & 32-bit insts
riscv_humming af65k	nttps	.//github.c	stable	Andre Fachat	risc-v 6502			kintex-7-3 James Brake kintex-7-3 James Brake				2 ## 14.7 9 ## 14.7	1.00					l e203_soc_Y gecko65k Y		N N	4G	4G Y	\vdash	52	2016 2022	https://github.cor e200 has opensource http://www.6502.extended 6502 AKA 65K with 16.	also have a chip
rtf65002	https	s://github.c s://opencoi		Robert Finch		n 32		kintex-7-3 James Brake kintex-7-3 James Brake			-	9 ## 14.7 3 ## v14.1			X			rtf65002d Y		-	4G	4G Y	\vdash	16	2011 2019	http://www.6502_extended 6502 AKA 65K with 16, https://github.cor 32-bit 6502 + 6502 emulation	"proven"
riscv_picorv32		s://opencol		Clifford Wolf		/ 32		GW1NR-9 Jean-L small		1833 4		7 ## V14.1	1.00		_						4G		\vdash	32	2016 2022	https://www.cnx- mimimal features, soc options	https://github.com/sineed/TangNano-9K-evan
riscv_rsd	https	://github.c	DCtu	Susumu Mashimo		/ 32		zynq Susumu Mas		6	9			1.0 3.2		system			,			4G Y		32	2020	RISC-V out-of-order superscalar p	roce can be synthesized for small FPGAs
ztapchip	https	://github.c		Vuony Nguyen	MIPS	32	32	cyclone5 James Brake		A 4		0 ## q18.0				Y vhdl			ľ	\top	\dashv			П	2015 2015	multi-core with MIPS master	files no longer available, was under developm
kpu	https	s://github.c		Andrea Corallo	RISC	32		kintex-7-3 James missi		6		9 ## 14.7		1.0 3.0		Y verilog			yes I	N Y	4G	4G		32	2016 2018	http://andreacora KPU is a minimal system on chip w	written used as testbench for the KPU core
milkymist	https	://github.c		Sebastien Bourdeaudu		2 32		spartan-6 James failed	13531	6 3		0 ## 14.7	0.80	1.0 3.0		Y verilog				N Y	4G	4G Y		32	6 2007 2014	uses LM32, uses Spartan-6 IO	failed in mapper
riscv_fwrisc	https	s://github.c		Matthew Balance		/ 32		igloo2 Matthew Ba		4		0 ##	1.00					fwrisc_fpg Y				4G Y	45	32	2018 2018	https://opencores featherweight entry 2018 RISC-V	oni 0.15 DMIPS/MHz
v586	https	://openco	beta	Jose Rissetto	x86		-	kintex-7-3 James Brake		6 1		2 ## 14.7		2.0 2.3	_							1M Y	$\perp \perp$	\Box	2014 2016	https://github.cor MMU & caches, branch cache	www.youtube.com/channel/UCNbm8Bah54cv
edge	https	://opencoi	alpha	Hesham ALMatary	MIPS			spartan-6 James Brake		6		8 ## 14.7		1.0 1.5			30	edge_core Y	yes I		4G		\vdash	32	5 2014 2014	Edge Processor (MIPS)	MIPS1 clone
ao486 lemberg	https	://opencoi		Aleksander Osman		32		cyclone-4 James Brake		4 2		6 ## q13.1				Y system		ao486 Y	yes	-	4G		\vdash	32	2014 2014		Henry Wong thesis at U.Toronto, also youtube
ieiineig	nttps	://github.c	stable	Wolfgang Puffitsch	VLIW	32	32	cyclone-4 James Brake	ıj 3/459	4 2	4 24 د	3 ## q13.1	1.00	1.1	А	vhdl	5/	core Y	yes '	- 1 1	46	∠IVI Y		52	4 2011	http://www2.imm upto 4 inst/clock	LPM mem & floating point

_uP_all_soft folder	opencores or status	author	style /	data sz	nst sz	FPGA repor com LUTs	Dff 5	blk F a too	MIPS o	lks/ KIPS	ven dor	o src	#src files top file	tooi fltg	max dat	max byt	te te adr		start last	secondary web note worthy	comments
sp-i586	nttps://github.cc stable	Lini Mestar	x86	32	8 k	kintex-7-3 James Brakef 3214	4 6	4 28 73 ## 14.	7 1.00	2.0 1.1	х	verilog	37 top_sys	Y yes Y	4G	i 4G Y			2016 2016	http://lmeshoo.ne gate level dsgn, vivado project als	http://img.youtube.com/vi/2W1guyhCJuE/0.j
riscv_picorv32	nttps://github.c beta	Clifford Wolf		32		GW1NR-9 Jean-L large 859			1.00	3.0 1.0		Y verilog	1 picorv32	Y yes N	4G			32	2016 2022	https://www.cnx-mimimal features, soc options	inclueds all peripherals
mist1032		Takahiro Ito		32		cyclone-1 James altera 3325		4 138 32 ## q18.				verilog	100 mist1032is	3		4G Y		64	2015	mist32 uP: inorder version	high pin count
nyuzi_gpu	https://github.co.stable	Jeff Bush	GPGPU	J 32	32 a	artix7 James missin 8276	7 38457 6	54 17 50 ## v23.	2 1.00	1.0 0.6	AX	Y system	70 nyuzi	Y yes Y	4G	4G Y	80	64	2015 2024	https://github.cor 32 scalar & 32 vector reg	should run on either altera or xilinx
mimafpga	https://github.c	Manuel Killinger	accum	1 24		artix7 James IP problems	6	## 14.	7 0.80	1.0			32 mimaenvi		1N	1 1M	19		2019 2021	Minimal Machine processor taugh	t at has testbench
rois	о.р	James Brakefield				zu-2e James no blk 62		382 ## v19.					2 rois24_24n			/ 16M N			2016 2017	single pipe stage, passes simulation	
rois		James Brakefield	RISC			kintex-7-3 James Brakef 38							2 rois24_24n			и 16M N		64 1	2016 2017	single pipe stage, passes simulation	
mimafpga		Manuel Killinger James Brakefield		24		spartan7 James Brakef 27 kintex-7-3 James Brakef 38		125 ## v23.		1.0 363.6 1.0 261.7			32 mimaproc 2 rois24 24u			1 1M // 16M Y	19	64 1	2019 2021 L 2016 2017	Minimal Machine processor taugh single pipe stage, pre simulation s	
rois opc.opc8cpu	https://github.ci beta			24		kintex-7-3 James no tes 51		323 ## 14.		2.0 250.1			1 opc8cpu					16	2017 2021	https://revaldinhc OPC8 24bit, based on OPC5LS, mo	
ep24	stable			24		kintex-7-3 James substit 102		3 167 ## 14.	7 0.83	1.0 135.6	Х	vhdl	1 ep24	Y asm N		4K	27	10	2002 2002	room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz
24bit_up		Harshal Mittal				zu-3e James area o 353							17 processor	N		/ 16M N	17	32	2019 2019	basic 24-bit RISC, course work	big Dff count, multiple writes to register file
p24e		C.H. Ting				spartan_: James Brakef 117		16 51 ## 14.		1.0 36.0				Y asm N			28		2000	part of eForth?	data width can be expanded
rois	https://opencor alpha	James Brakefield	RISC	24	24 z	zu-2e James huge I 900	0 6	150 ## v19.	2 0.83	1.0 13.9	Х	vhdl	2 rois24_24u	p N	161	/ 16M Y	55	64 1	2016 2017	single pipe stage, pre simulation s	tagi 8, 16 & 24-bit load/store
kraken16	https://people.e stable	Bruce R. Land	RISC	18	18 k	kintex-7-3 James Brakef 28	1 6	1 278 ## 14.	7 0.67	1.0 662.3	Х	verilog	1 DE2_TOP	Y asm N	N 256	5 256 N	1 22	16	2008	https://people.eci Cornell course material	
spartanmc	http://www.spa stable	Falk Hassler	RISC	18		kintex-7-3 James Brakef 85		1 2 120 ## 14.					38 spartanme						2012 2014	SPARC like register windows	
chad	https://github.com/brac			18		zu-3e James Brakef 219		5 250 ## v21.		1.0 91.1	AXML	verilog	33 mcu_arty	Y yes N	641			16	2021	verilog, .f &.c code; fpga project fi	
chad chad	https://github.com/brac					atrix-7-3 James option 197		3 196 ## v21.						Y yes N	641	C 64K N		16	2021	verilog, .f &.c code; fpga project fi	les min SOC, -3 speed grade
chad	https://github.com/brac https://github.com/brac			18		atrix-7-3 James DFF ex 199 atrix-7-1 James DFF ex 198		5 175 ## v21. 5 127 ## v21.			AXML		33 mcu_arty			C 64K N		16 16	2021	verilog, .f &.c code; fpga project fi verilog, .f &.c code; fpga project fi	
pdp1		Yann Vernier		18		spartan-3 James Brakef 139		6 138 ## 14.				vhdl	15 top	Y yes N					2011 2017	http://pdp-1.com/PDP-1 descended from MIT TX-0	uses Minimal UART from opencores
a2z aoocs	https://hackada errors https://github.co beta		RISC 68000	10	24 k	kintex-7-3 James replace Altera cyclone-2 Aleksander 0 2622	RAM wi 6	2 65 ## q10.	, 0.0,	1.0	A	verilog	22 aoOCS	m yes N	40	4G Y	+		2016 2018 2010 2011	runs on Cyclone IV uses ao68000 core, Amiga chip se	on Wichbong Amiga OCC 5-C
aoocs	https://github.co beta			16		kintex-7-3 James altera pimitiv			7 1.00					myes N myes N		4G Y	++-	_	2010 2011	uses ao68000 core, Amiga chip se uses ao68000 core, Amiga chip se	
artemis		ei Sudharshan Sundara		16		zu-3e James incomplete so		## v21.			<u> </u>		9 main_test			HG I		8	2018 2020	https://www.yout simple, educational uP with decer	
b16	www.bernd-pay stable	Bernd Paysan	forth	16	5	James Brakefield	6		0.67	1.0	AX	verilog	1 b16-small			(64K N			2002 2019	https://github.cor two versions: one/15 source files,	derived from c18
bit-serial	https://github.com/how		accum	16	16 s	spartan7 James errors init bkf		## v23.			Х		6 top	Y N		2K N	15		2020 2024	https://hackaday.i bit serial, 16-bit uP, very simple	supports Forth
bit-serial	https://github.com/how		accum	_	_	zu-3e James errors init bkf		## v21.			Х		6 top	Y N					2020 2024	https://hackaday.i bit serial, 16-bit uP, very simple	supports Forth
blue_fpga	https://github.com/Gec	kc Jaime Centeno	accum	_	_	spartan7 James need to run V spartan3 Ivan Sovic 58		## v24.			X		49 system	Y N		4K N	18 22	2 8	2020 2023	gate level png's, simulator exe	
c3pu copro6502	https://github.com/isov	ic, Ivan Sovic David Banks	accum x86	16		spartan3 Ivan Sovic 58 kintex7-3 James bare core	0 208 4	## 14.	6 0.67 7 0.67			viia.	17 mc3pu erilog x86.xise	Y asm N	641	C 64K Y	. 22	8	2013 2015	Spartan3: 268FF, 580 4LUT; 22 ins https://stardot.org 80286	t, 8 reg, 3ciks/inst, 65k was, asm
dataflow_chap	778	Rob Chapman, Steve		16		kintex-7-3 James file WebCase		14.			^		27 DataFlowi		256				2003	course work	
ep994a/icy99	https://github.cc stable	,		16			Topic I		0.83		L		29 tms9900			C 64K Y	.	16	2016 2023	https://hackaday.i TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
fpag4_risc16_1		Van Loi Le	RISC			kintex-7-3 James degenerate d	esign 6	## 14.				verilog	15 Risc_16_b	Y N	Y 641		13 4	16	2017 2017	similar to mips16_16_1cycl	incomplete Risc_16_bit module
fpgacomputer		Milan Vidakovic	RISC			arria-2 James errors	A	## q18.					10 computer				25	8	2018 2018	https://mvidakovi 16-bit CPU, 64KB, UART (115200 b	
fpgacomputer hack		Milan Vidakovic		16		kintex-7-3 James erros Wu Han 26	7 152 4	4 ## 14.	7 0.67 0.67				10 computer	Y asm N Y asm N				8	2018 2018	https://mvidakovi 16-bit CPU, 64KB, UART (115200 b	
jpu16		Joksan Alvarado	RISC	16		kintex-7-3 James missing RAM			7 0.67		L			Yasm N Yasm N			18	16	2012	32 deep call stack, 8 addressing m	book: Elements of Computing Systems
k1	http://mcforth.net/	Klaus Kohl-Schoepe	forth	_		Kilitex-7-5 James Imissing ItAIVI	illes 0	## v23.			Α			Y forth N			24	10	2020	based on J1. Quartus project file	bues
lc-2	http://www.cs.u matur	e Eric Frohnhoefer	CISC	16	16 k	kintex-7-3 James gate level prir	mitives 6	## 14.		2.0				Y yes N		(64K N	1 16	8	2002 2002		tt { educational, compiled via Synopsys
mano_machine		Susam Pal		16		kintex-7-3 James needs 36			7 0.67			vhdl	5 microproc	Y N		4K N			2005 2016	https://en.wikiped course project, bidir mem data	for XC9572 CPLD, large # of latches
mera400f	https://github.com/jaku			16		spartan7 James syntax errors	6	## v23.					77 mera400f						2020	reimplementation of MERA-400 C	
micro_nating microcore	https://github.co mature	e Geoff Natin Klaus Schleisiek		16		spartan7 James patched FS,SA zu5e James find the corre		## v23.	2 0.67 1 1.00		x		56 processor 38 ucore		N 641	4K N	10	9	2016 2016 1999 2023	microcoded instruction set proces	sor, educational
mini16sc_cpu		a4 miya	risc			kria260 miya	6	400 ## v24.			x	viia.	13 top	T dSIII IN	1 4K	4K	++-		2023	Very small and high performance	CPL single cycle variant
mips_16		Doyya Doyya	RISC			kintex-7-3 James collapsed in c	ompile 6	14.					12 mips_16_	y N	641	C 64K	13	8 5	2012 2013	Educational 16-bit MIPS Processor	
misc16	https://github.com/Stev	re: Steve Teal	accum		16 z	zu-3e James Altera mem	6	## v21.	2 0.22	1.0	Α	Y vhdl	9 misc_fortl	Y yes N	641	(64K N	10		2021	16-bit minimal CPU which only ha	a single instruction 'mov'
mproz		K. Lee		16	_	kintex-7-3 James Brakefield	6		7 1.00			schema		Y asm N	_	32K	$\perp \perp$		1999 2007	https://groups.go/ little documentation, CPLD impler	
next186_soc_p next186mp3		Nicolae Dumitrache	x86	16		kintex-7-3 James translate erro			7 0.67			Y verilog	40 ddr_186		N 1N	1 1M Y			2013 2019	SoC version of next186	boots DOS, does video games & sound
next186mp3 niloofar1		Nicolae Dumitrache Mahdi Amiri	x86 RISC	16 16	-	kintex-7-3 kintex-7-3 James ran out of me	mory 6	1 ## 14.			-		16 ddr_186 3 nf1	Y yes N	N 1N	1 1M Y		_	2013 2014	SoC version of next186 derived from risc-16	boots DOS, has DSP core, no x86 source ASIC, uses Leonardo for synthesis
nova1bach	https://github.com/iade	ls Jan Adelsbach	nova	16	_	spartan7 James multiply drive			2 0.67		H		10 nova_cpu	Y yes N	641	C 64K		7	2016	implementation of a DataGeneral	
nova-soc	https://github.com/scot	tll Scott Baker	nova	16	16 z	zu-3e James no mem init f		## v21.	2 0.67	2.0		Y vhdl	14 soc	Y yes N		64K		7	2016 2020	Nova CPU + RAM + UART + Timer	
nybbleForth		Lars Brinkhoff		16	_	kintex-7-3 James missing init fil		## 14.			ш			Y yes	4K		11		2017 2017	empty design, no init file	tiny
p16 pdp11-soc	http://www.ultratechno	Don Golding	forth pdp11	16	5 k	kintex-7-3 James bad syntax zu-3e James no mem init f	6	14.	7 0.67	1.0	\vdash	vhdl	1 p16	N N	641	K 64K	70 40		2000	http://ftp.forth.org/svfig/kk/11-2021-Golding.pdf	imer + I/O Ports, Sierra Circuit Design now open s
rise	https://github.com/scot	Jlechner etal	RISC		16 k	kintex-7-3 James missing black	hoves 6	1 14.	7 0.67	1.0	x	vhdl	26 rise	Y asm N	6/1	C 64K	70 13	16 5	2016 2020	en.wikiversity.org, ARM style register usage	infer + 1/O Ports, Sierra Circuit Design flow open s
rtf68ksys		Robert Finch		16	16 5	spartan-3 James need t 1363			7 0.67				49 rtf68kSys	Y yes N			++-	16	2011 2011	https://github.cor based on Tobias Gubener's TG68	
sayeh_cpu	https://github.com/arm			16		1303			0.67			vhdl	Sayeh	Y asm N	641	(64K		64	2017	16-bit MIPS, data flow schematic	64 word reg file?
scarts	https://opencor beta	Jlechner, Martin Wal			16 k	kintex-7-3 James missing signal	l declarat 6	14.					18 scarts	yes N			122	16 4	2011 2012	Scarts Processor	GCC compiler
tg68kc	https://opencor stable		68000		_	kintex-7-3 James Brakefield			0.67		Х	vhdl		Y yes N			\perp	16	2013 2021	68020 ISA (68000, 68010 & 68020	
tiny_cpu ucode cpu	http://www.cs.h errors http://minnie.tu stable		stack RISC	_	_	kintex-7-3 James multiple assig atrix-7-3 James 4K LUI 674		1 1 ## 14.			AX A		11 DE2_TINY	Y yes N	_	4K K 64K N		16	2007 2009	http://www.cs.hir different from tinycpu	uses Flex, Bison & Perl to create gcc comp
ucoae_cpu urisc	http://minnie.tu stable		RISC		_	atrix-7-3 James 4K LU 6/4 kintex-7-3 James missing modu	-	1 1 ## 14.	7 0.67		Α.		16 cpu 31 urisc	v 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	N 641			10	2012 2015 1987 2012	https://cs.uwater/ Ultimate Reduced Inst Set Compu	originally schematic based (Logisim)
verilog-harvard	https://github.com/iavv	vo Jae-Won Chung	RISC	16	16 z	zu-3e James multi-driven r	net 6	## 14. ## v21.	1 0.67	1.0	Х	verilog	7 cpu03	Y N		64K N	1 23	4	2019 2019	multi-driven nets	5-stage pipelined CPU, same for cpu4 thru cpu
verilog-harvard	nttps://github.com/jayv	vo Jae-Won Chung	RISC	16	16 z	zu-3e James multi-driven r	net 6	## v21.	1 0.67	1.0	Х	verilog	7 cpu04	Y N	Y 641	(64K N	1 23	4	2019 2019	multi-driven nets	Data forwarding from the ALU
verilog-harvard	nttps://github.com/jayv	vo Jae-Won Chung	RISC	16	16 z	zu-3e James multi-driven r	net 6	## v21.	1 0.67	1.0	Х	verilog	7 cpu05	Y N	Y 641	64K N	23	4 5	2019 2019	multi-driven nets	Branch prediction with a BTB with 2-bit satura
verilog-harvard	nttps://github.com/jayv	vo Jae-Won Chung	RISC		16 z	zu-3e James multi-driven r	net 6	## v21.	1 0.67	1.0	Х	verilog	7 cpu06	Y N	Y 641	(64K N	23	4 5	2019 2019	multi-driven nets	tournament branch predictor
	nttps://github.com/jayv	vo Jae-Won Chung vo Jae-Won Chung	RISC		16 z	zu-3e James multi-driven r zu-3e James multi-driven r	100	## v21.	1 0.67	1.0	X	verilog	7 cpu07 8 cpu08	Y N Y N	Y 641	(64K N	23	4 5	2019 2019	multi-driven nets multi-driven nets	Memory latency parameter
verilog-harvard	Salana Halaba I		RISC	16	16 Z	zu-3e James multi-driven r		## v21.	1 0.67	1.0	X	verilog	,	Y N	1 64	64K N	23	4 5	2019 2019	multi-driven nets multi-driven nets	instruction cache and data cache
verilog-harvard	https://github.com/jayw		DICC	16	16 ~	711-30 James multi-drives r										C GAK N					
	https://github.com/jayw https://github.com/jayw https://github.com/jayw	vo Jae-Won Chung	RISC	16 16	16 z	zu-3e James multi-driven r zu-3e James multi-driven r		## v21.	1 0.67	1.0	X	verilog	9 cpu09 10 cpu10	y N	Y 641	(64K N	1 23	4 5	2019 2019	multi-driven nets	DMA module and its interrupt mechanism DMA interleaved with instructions that access
verilog-harvard	https://github.com/jayw	vo Jae-Won Chung vo Jae-Won Chung		16 16 16	16 z 16 z		net 6	## v21. ## v21. ## q18.	1 0.67 1 0.67 0 0.67	1.0	Х	verilog verilog vhdl		Y N	Y 641	64K N		4 5	2019 2019 2014 2014		DMA interleaved with instructions that access
verilog-harvard verilog-harvard verilog-harvard	https://github.com/jayw https://github.com/jayw https://github.com/iayw	vo Jae-Won Chung vo Jae-Won Chung	RISC RISC RISC	16 16 16	16 k	zu-3e James multi-driven r	net 6 emory A	## v21. ## v21. ## q18. ## 14.	7 0.67	1.0	X		10 cpu10 10 processor 10 processor	Y N Y N Y N	Y 641 N 641 N 641	64K N 64K N 64K N		4 5 16 16	2014 2014	multi-driven nets	DMA interleaved with instructions that access ogic based on Gray's xsoc
verilog-harvard verilog-harvard verilog-harvard vhdl-simple-up	https://github.com/jayw https://github.com/jayw https://github.comteste https://github.comteste	yo Jae-Won Chung yo Jae-Won Chung ed Pietro Lorefice ed Pietro Lorefice Herbert Kleebauer	RISC RISC RISC CISC	16 16 16	16 k	zu-3e James multi-driven r arria-2 James ran out of me	emory A emory 6		7 0.67	1.0	X		10 cpu10 10 processor 10 processor tic	Y N Y N Y N	Y 641	64K N 64K N 64K N				multi-driven nets simple processor using VHDL for l	DMA interleaved with instructions that access ogic based on Gray's xsoc

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz inst sz	FPGA repor co	om LUTs		blk F g tool	MIPS clk	s/ KIPS st /LUT	ven osrc #sr dor code file	top file	र्हे chai	fitg > max max byte			oipe start last len year revis	secondary web link	note worthy	comments
XSOC	http://www.fpg	stable	Jan Gray	RISC	16 16	kintex-7-3 James ve	ry sl 37	1 6	## 14.7	0.67 1	1.0	X verilog 1	5 xsoc	Y yes	N N 64K 64K Y	16 4	16	2000 2001	https://github.com	very compact, bare core	similar to xr16
yfcpu			Cory Walker	RISC	16 16	kintex-7-3 James de			## 14.7			verilog 2		Υ	N N 256 256 Y	5 1	16		Colin Mackenzie?	Educational	very simple
mini16_cpu	https://github.c		, .	risc	16 16		18		710	0.67 1		X verilog 1						7 2024		Very small and high performance CPL	
verilog-harvard	https://github.c		Jae-Won Chung	RISC	16 16				357 ## v21.1	0.67 1		X verilog 5		Y	N N O O N	23	4	2019 2019		multi-driven nets	single cycle CPU that has an IPC of 1
pumpkin leros	https://github.c	r stable	Steve Teal Martin Schoeberl	accum		zu-3e James Br			625 ## v21.2	0.67 2	2.0 1261 1.0 1089	AX vhdl 5	hello_wor	r Y asm Y ves	N 4K 4K N Y 256 64K	14	2	2020	haanaa //aiahaahaana	scalable, 16-bit, 16 instruction soft CF 256 word data RAM. PIC like	short LUT inst ROM
11	www.excamera		James Bowman	forth		zu-2e James ar			1 336 ## v20.1		1.0 1069	X vhdl 1			N 64K 64K	20	- 2	2 2006 2023	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks
verilog-harvard	https://github.c			RISC		zu-3e James m			250 ## v21.1		1.0 1015		cpu02	Y	N N 64K 64K N	23	4	2019 2019	nteps.//gitriubico	multi-driven nets	multi cycle CPU that has an IPC of 1
Lutiac		custom	David Galloway, David	reg	16 NA	stratix-4 David Ga	low 14	0 A 4	198	0.67	1.0 947.6	A vhdl, verile	og		64 N	64	32	3 2010	Talks at Un. Toror	synthesis maps PC into ucode	no inst mem: small state machine, ~200 inst
hamblen_scom	http://hamblen	. stable	James O. Hamblen	accum	16 16	cyclone-1 James alt			1 204 ## q18.0		2.0 852.7	A verilog 1			N N 256 256 N			2008		from Hamblen 2008 "Rapid prototypi	tiny edu, high IO count
iDEA	https://github.c	e.pe	Hui Yan Cheah etal	RISC	16 32				2 405 13.2		1.0 845.3		2 cpu_top		N Y 64K 64K N		32	9 2011 2016			from GitHub, rq'd NOPs lower actual results
octavo cpu16	http://fpgacpu.	beta	Charles LaForest	reg		stratix-4 Charles L			550 364 ## 14.7		1.0 737.0	A verilog 1		Y asm		14	16	10 2012 2019	https://github.com	8 core barrel, adjustable data width	~= performance across word sizes, no call/rti
pumpkin	http://www.ult https://github.o		C.H. Ting Steve Teal	accum		kintex-7-3 James Br			1 450 ## v21.2	0.07	1.0 702.1 2.0 656.1		тусо	Y asm	N N 64K 64K N N 4K 4K	14		2000 2000		scalable, 16-bit, 16 instruction soft CF	CPU24.vhd with width=16 emulates Mvco. forced block RAM
p16b	ittps://gitilub.t		C.H. Ting	forth	16 5	kintex-7-3 James ca			355 ## 14.7			X vhdl 1		Yasm		28		2000		part of eForth?	data width can be expanded
xr16	https://github.c		Jan Gray	RISC	16 16	kintex-7-3 James Br			263 ## 14.7		.0 644.8			Υ	N 64K 64K		16	1999 2001	https://github.com	handcrafted instruction set	tool FPGA P&R, speed mode better
dspuva16	http://www.DT	stable	Santiago de Pablo	DSP	16 16	kintex-7-3 James Br	akef 33	2 6	317 ## 14.7	0.67	1.0 640.7		dspuva16		N Y 256 4K	40	16	2001 2004	www.1-core.com	16 bit data memory, 24 bit regs	broken web link
J1a	www.excamera		James Bowman	forth	16 16				412 ## 14.7			X verilog 3		Y forth		20		2 2006 2023	https://github.com	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
s16x4a	https://github.c	stable	Samuel Falvo II	forth	16 4	kintex-7-3 James Br			476 ## 14.7		1.0 620.7		s16x4a	Y	N N 64K 64K Y	12		2012 2017		kestrel #2, byte & word data	derived from Myron Plichota's design (stream
ippro msl16	nitps://github.c	beta	Fahad Siddiqui Philip Leong, Tsang, Le	risc forth	16 32 16 4	virtex-7 Fahad Sic kintex-7-3 James Br			1 372 ## 256 ## 14.7		LO 566.4	X verilog 3 X vhdl 1		Y asm	N 64K 64K	30 16	32	5 2013 2023 2001	 	16-bit RISC using DSP48 CPLD prototype	image processing, several publications
misc16	https://github.c	com/Steve	Steve Teal	accum		zu-3e James Br			500 ## 14.7	0.0.		X B vhdl 1	misc	Y yes		10	\vdash	2001	https://github.com	16-bit minimal CPU, has a single instr	Luction 'mov' & eforth
xr16	https://github.c	stable	Jan Gray	RISC		zu-2e James ne			282 ## v20.1		1.0 547.0	X verilog 4		Υ , , , ,	N 64K 64K		16	1999 2001	ps.j/gitilab.col	handcrafted instruction set	tool FPGA P&R, speed mode better
хисри	https://opencor		Jurgen Defurne	RISC		spartan6- James Br	akef 35	6 6	4 187 ## 14.7	1.00 1	1.0 524.8	X Y vhdl 2	5 system_4		4K 4K			2015 2017		Experimental Unstable CPU	
limen	https://github.c	com/domi	Dominik Salvet	RISC	16 16				1 250 ## v23.2			X vhdl 1	2 limen_sys	s Y	N Y 256 256 N		8	2018 2023		highschool thesis in Czech	limen_alpha is dual core version
streamer16	http://www.ult		Myron Plichota	forth	16 3	kintex-7-3 James Br			417 ## 14.7				streamer		N N 64K 64K N			2001 2001	http://www3.sym	MIPS/inst reduced	2nd web adr non-functional
alwcpu atlas_core	https://opencor		Andreas Hilvarsson Stephan Nolting	RISC		kintex-7-3 James Br			194 ## 14.7		L.0 437.1 L.0 436.4	ALX vhdl 7	top ATLAS CF		N N 64K 64K Y N Y 64K 64K Y		8	2009 2010 2013 2015	 	lightweight CPU ARM thumb like inst set	minimal features, uses generics for configu non-MMU version
atias_core	www.excamera	r beta	James Bowman	forth	16 16				1 180 ## 14.7			X vhdl 1		Y forth		20	8	2 2006 2023	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks
fpga4 mips16	http://www.fne		Van Loi Le	RISC	16 16				213 ## 14.7				mips_vhd		N 65K 65K	8	8	2017 2017	nttps://gitilub.com	educational, no block RAM inferred	actual prog sz=16, actual data mem sz=256
fpga4_mips16	http://www.fpg	stable	Van Loi Le	RISC	16 16	kintex-7-3 James Br			200 ## 14.7		1.0 363.1		mips 16	Ϊ	N 65K 65K	13	8	2017 2017		educational, no block RAM inferred	same prog & data mem and alu as mips16 16
micro16b	http://member	beta	John Kent	accum	16 16	kintex-7 James Br	akef 20	5 6	434 ## 14.7				u16bcpu	Y asm	N N 64K 4K Y	8		2002 2008	http://members.c	very limited inst set	MIPS/clk adj'd, 2 clks/inst
alwcpu	https://opencor	r alpha	Andreas Hilvarsson	RISC	16 16				194 ## 14.7	0.0.	1.0 345.5	ALX vhdl 7		some	N N 64K 64K Y		16	2009 2010		lightweight CPU	maximal features (additional inst)
risc_core_i	https://opencor		Manuel Imhof	RISC	16 16				526 ## 14.7			11101	3 CPU	Y asm			8	4 2001 2009		Havard arch, thesis project	derived clocks: estimated derating
ncore atlas_core	https://opencor		Stefan Istvan	accum RISC					105 ## 14.7 200 ## v14.1		1.0 316.3 1.0 286.2	X verilog 3 AX vhdl 8	nCore ATLAS CF		N 128K 64K N Y 64K 64K Y	16	16	2006 2018 2013 2015	h.u	This is a little-little processor core ARM thumb like inst set	non-MMU version
hamblen scom	https://opencol	beta stable	Stephan Nolting James O. Hamblen	accum	16 16 16 16	cyclone-1 James alt			1 166 ## q18.0		2.0 283.5		DE2 TOP		N N 256 256 N		8	2013 2015	https://www.allal	from Hamblen 2008 "Rapid prototypi	tiny edu, high IO count
raptor16	www.spacewire		Steve Haywood			kintex-7-3 James Br		0 7							N N 64K 64K N			2004	nttp.//nambien.e	8 data & 8 adr regs	no multiply, 8 adr modes
dgb16	see FISA64	stable	Robert Finch	RISC	16 16	kintex-7-3 James Br			313 ## 14.7			X verilog 1		Υ	N Y		8		https://github.com	inside FISA64 project	debug uP for fisa64
yafc	https://github.o	alpha	Tim Wawrzynczak	forth	16	kintex-7-3 James Br			4 247 ## 14.7			X vhdl 2		asm	N Y 8K 8K	26		2014			influenced by J1, F16 & C18
diogenes	https://opencor	r beta	Fekknhifer	RISC	16 16				1 297 ## 14.7	0.0.	1.0 246.3	X vhdl 1		Y asm				2008 2009		"student RISC system"	
digital_up	https://github.c	com/hneer	Helmut Neemann	mips RISC	16 16 16 8	zu-5e James clo			250 ## v22.1		1.0 236.2		5 processor	rHD asm	N Y 64K 64K N 64K 64K	60	16 32	2016 2022		uP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?
sayeh_process opc.opc3cpu	https://opencol	stable	Alireza Haghdoost, Arr revaldinho	KISC		kintex-7-3 James Br			164 ## 14.7 526 ## 14.7		1.0 229.7	X verilog 1	opc3cpu	Y acm		13 3	32	2008 2009	haghdoost.persia		simple RISC see hackaday One Page Computing Challenge
moncky	https://gitlab.co	Jubic	Kris Demuynck	RISC		zu-3e James no			250 ## 14.7	0.00	.0 218.1	X X schem 3			N 64K 64K N		16	2020 2021	https://hackaday.		also has verilog
table887	https://github.c		Robert Finch	RISC	16 16			3 6	2 208 ## 14.7	0.67	1.0 217.1	X verilog 2			N N 64K 64K	28	8	2014 2016			included with Table888 source code
troc16_16	https://github.c	*****	James Brakefield	risc	16 16				1 74 ## v24.2		1.0 212.8	X vhdl 5	troc16_16	6 Y	N 64K 64K N		32	2025			ce for full TROC ISA; no shift, extract or divide a
ep16	https://github.c	<u>c</u> beta		forth	16 5	kintex-7-3 James Br			254 ## 14.7		1.0 203.6		ep16		N N 32K 32K N	32		2005 2012	PDF files	initialized Lattice memory blocks	5-bit instructions
pancake	https://people.	e stable	Bruce Land	stack	16 5	kintex-7-3 James by			1 128 ## 14.7						N 4K 4K	31		2010 2014	http://www.cs.hi	The Pancake Stack Machine dervied f	Cornell ECE5760
c3pu atlas_2K	https://github.c https://opencor		Ivan Sovic Stephan Nolting	accum RISC	16 16	kintex7 James no zu-3e James 40			250 ## 14.7 4.5 262 ## v21.1		3.0 184.3 1.0 171.4		7 Cpu_blact 9 ATLAS 2k		N 64K 64K N Y 64K 64K M	22 80	8	2013 2015 2013 2015	 	large state enumeration ARM thumb like inst set	uses internal tri-states has MMU & full SOC features
digital_up			Helmut Neemann	mips	16 16				4.5 262 ## V21.1 182 ## v22.1		1.0 171.4		processor			60	16	2013 2015	https://github.com	uP implemented as schematic	has assembler and ISA pdf. 2Kx16 RAM?
yasep	https://hackada	alpha	Yann Guidon	RISC	16 32	kintex-7-3 James re			215 ## 114.7		2.0 170.0	AX vhdl 3			N N 2G 2G	51	16	2005 2018	www.youtube.co	JavaScript generated VHDL, revisions	,
troc16_16	https://github.c		James Brakefield	risc	16 16	spartan7 James ar	ea o 28	5 50 6 1	1 71 ## v24.2	0.67	1.0 167.9		troc16_16		N 64K 64K N		32	2025	https://events.vto		half word aligned, 4 tag bits, signed mult
opc.opc6cpu	https://github.c	stable	revaldinho	RISC	16 16			-	222 ## 14.7	0.0.	2.0 165.4					27 4	16	2017 2021			see hackaday One Page Computing Challenge
b16	www.bernd-pay		Bernd Paysan	forth	16 5				134 ## 14.7			AX verilog 1		Y yes		1 20	\vdash	2002 2017		two versions: one/15 source files, de	
kestrel-2 mcip open	kestrelcompute	stable beta	Samuel Falvo II Mezzah Ibrahim	forth PIC18		kintex-7-3 James Br			8 172 ## 14.7 200 ## 14.7		1.0 157.2				N 64K 64K N Y 4K 1M Y	20	\vdash	2 2012 2015	nttps://hackaday.	J1 with wishbone bus light version of PIC18	M_j1a runs at 244MHz & 368 LUTs
mcip_open ensilica	http://www.co			eSi-1600	16 24 16 16	virtex-5 ensilica	110		160	0.0.	1.0 152.1	AX verilog	MCIOope eSi-1600	Y yes	N Y 4K 1M Y 64K 64K Y	92 10	16	5 2001 2016	1	verilog source included with license	room for 90 user inst, also as ASIC
ensilica				eSi-1600	_	virtex-5 ensilica	110		160		1.0 145.5	AX verilog	eSi-1650		64K 64K Y	92 10	_	5 2001 2016		verilog source included with license	room for 90 user inst, also as ASIC
mano-compute	https://github.c			accum	16 16				71 ## v23.2		1.0 144.1	vhdl 1	sayeh	Υ	N 4K 4K N	25		2020	https://en.wikipe	Mano uP implementation, course pro	different use of sayeh: simple & yet enough
opc.opc5lscpu	https://github.c		revaldinho	RISC		kintex-7-3 James Br			247 ## 14.7		3.0 144.0				N N 64K 64K N		16	2017 2021		OPC5LS OPC5 with predicate inst	see hackaday One Page Computing Challenge
opc.opc5cpu	https://github.c	0100.0	revaldinho	RISC	_	kintex-7-3 James re			294 ## 14.7		3.0 143.6			Y asm	N N 64K 64K N	15 4		2017 2021	https://revaldinho	OPC5 RR inst, ISA similar to OPC1	see hackaday One Page Computing Challenge
ejrh_cpu	https://github.c	stable		RISC	16 16	kintex-7-3 James Br			2 196 ## 14.7		1.0 141.6		7 machine	Y	N N Cay Cay	+	16	2015 2015	harrie Market	see web archive for doc	
verilog-65C02 minicpu-s	https://github.c	alpha	Arlet Ottens Michael Morris	6502 stack	16 8 16 8	zu-3e James Br. kintex-7-3 James Br.			370 ## v21.1		3.0 124.6	X verilog 2 X verilog 2			N N 64K 64K Y	33	\vdash	2011 2021	nttps://github.com	used in 100MHZ 6502 DIP module separate source for each CPLD chip. I	rewritten for 6LUTs, spartan6 version has bla fits (2) XC9500 CPLD @ 71.4 MHz
	nctps.//gitriub.0	stable	Cleiton Juffo	RISC	16 8				455 ## 14.7	0.0.		X verilog 2		l'	N Y 64K 64K	16	16	2012 2013	 	course project, not pipelined	no LUT RAM for reg file
Itigli cou		r beta	Umair Siddiqui	RISC	16 16				152 ## 14.7			X vhdl 2		Yasm	N 64K 64K		16	2005 2015		project not pipemed	
tigli_cpu hpc-16	https://opencor		Jecel de Assumpção	risc	16 16	gowin Jecel de A	Assu 28	2 33 4	95 ##	0.67 2	2.0 112.9	AGLX schem 8	drv16.v	Υ	N 64K 64K		16	2024	https://www.mdp	educational, LUT count comparisons	Digital schematic, RISC-V 16-bit ISA
	https://opencor https://github.c	com/jecelji			16 8	kintex-7-3 James Br	akef 110		171 ## 14.7		1.0 104.1		7 ucore120		N Y 4K 4K			1999 2023			no block RAM?, uses tri-state signals
hpc-16 drv16 microcore		beta	Klaus Schleisiek	forth				3 6 1	1 128 ## 14.7	0.33 1	0 077	X verilog 7	Iminicou	Yves	N I 4K 4K N	26	1	2008 2018	I		
hpc-16 drv16 microcore minicpu	https://github.c	beta stable	Hirotsugu Nakano	stack	16 5	kintex-7-3 James lo									14 48 48 14	+ + + + +	\rightarrow			same as tiny-cpu	uses Flex, Bison & Perl to create gcc compiler
hpc-16 drv16 microcore minicpu lem16_18	https://github.o http://www.pld	beta stable alpha	Hirotsugu Nakano James Brakefield	stack accum	16 5 16 18	kintex-7-3 James Io	akef 48	3 6	1 294 ## 14.5	0.16 1	1.0 97.4	X vhdl 2	lem16_18		N 256 1K	77		1 2010 2018		variable bit-length memory read/writ	op-codes coded, untested
hpc-16 drv16 microcore minicpu lem16_18 multicycle_risc	https://github.c http://www.pld http://www.cs. https://github.c	beta stable alpha stable	Hirotsugu Nakano James Brakefield Yash Sanjay Bhalgat	stack accum RISC	16 5 16 18 16 16	kintex-7-3 James Io kintex-7-3 James Br kintex-7-3 James Br	akef 48 akef 147	6 6	1 294 ## 14.5 213 ## 14.7	0.16 1	1.0 97.4 1.0 97.0	X vhdl 2 X verilog 6	lem16_18 2 risc15	3m Y	N 256 1K N 64K 64K	15	8	1 2010 2018 2015 2015	coledd com/ol	variable bit-length memory read/writ multi-cycle IIT-B-RISC15 ISA	op-codes coded, untested developed on Altera, course project
hpc-16 drv16 microcore minicpu lem16_18 multicycle_risc c16too	https://github.o http://www.pld	beta stable alpha stable stable	Hirotsugu Nakano James Brakefield Yash Sanjay Bhalgat Cole Design and Devel	stack accum RISC RISC	16 5 16 18 16 16 16 16	kintex-7-3 James Br kintex-7-3 James Br kintex-7-3 James Br kintex-7-3 James Br	akef 48 akef 147 akef 51	6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	1 294 ## 14.5 213 ## 14.7 271 ## 14.7	0.16 1 0.67 1 0.67 4	1.0 97.4 1.0 97.0 1.0 88.9	X vhdl 2 X verilog 6 X vhdl 1	lem16_18 2 risc15 core	Y Y asm	N 256 1K N 64K 64K N 64K 64K N	15	8 8	1 2010 2018 2015 2015 2003	coledd.com/elect	variable bit-length memory read/writ multi-cycle IIT-B-RISC15 ISA graphics capability	op-codes coded, untested developed on Altera, course project clock/2 and six phases
hpc-16 drv16 microcore minicpu lem16_18 multicycle_risc	https://github.c http://www.pld http://www.cs. https://github.c	beta stable alpha stable	Hirotsugu Nakano James Brakefield Yash Sanjay Bhalgat	stack accum RISC	16 5 16 18 16 16	kintex-7-3 James Io kintex-7-3 James Br kintex-7-3 James Br	akef 48 akef 147 akef 51 Nolti 40	6 0 6 0 6 0 6 0 6 0 6 0 6 0 6 0 6 0 6 0	1 294 ## 14.5 213 ## 14.7	0.16 1 0.67 1 0.67 4	1.0 97.4 1.0 97.0 1.0 88.9 1.0 85.0	X vhdl 2 X verilog 6 X vhdl 1 ALX Y vhdl 1	lem16_18 2 risc15 core 9 neo430_t	Y asm	N 256 1K N 64K 64K N 64K 64K N N 28K 32K Y	15 20	8 8 16 8	1 2010 2018 2015 2015	coledd.com/elect https://github.com/https://en.wikipe	variable bit-length memory read/writ multi-cycle IIT-B-RISC15 ISA graphics capability website has detailed resource untiliza	op-codes coded, untested developed on Altera, course project clock/2 and six phases minimal configuration
hpc-16 drv16 microcore minicpu lem16_18 multicycle_risc c16too neo430	https://github.c http://www.pld http://www.cs. https://github.c	beta beta beta beta beta beta beta beta	Hirotsugu Nakano James Brakefield Yash Sanjay Bhalgat Cole Design and Devel Stephan Nolting	stack accum RISC RISC MSP430	16 5 16 18 16 16 16 16 16 16 16 16 16 16	kintex-7-2 James Br kintex-7-2 James Br kintex-7-2 James Br kintex-7-2 James Br virtex-6 Stephan	akef 48 akef 147 akef 51 Nolti 40 akef 66 akef 78	6 0 6 0 6 0 0 6 0 0 6 0 0 0 0 6 0 0 0 0	1 294 ## 14.5 213 ## 14.7 271 ## 14.7 2 204 ## 14.7	0.16 1 0.67 1 0.67 4 0.67 4 0.67 4	1.0 97.4 1.0 97.0 1.0 88.9 1.0 85.0 1.0 80.4 1.0 77.5	X vhdl 2 X verilog 6 X vhdl 1 ALX Y vhdl 1 X vhdl, v 5 X vhdl 1	lem16_18 risc15 core neo430_t dcpu16_c c cpu	Y Y asm	N 256 1K N 64K 64K N 64K 64K N N 28K 32K Y	15 20 37	8 8 16 8	1 2010 2018 2015 2015 2003 2015 2021	https://github.com https://en.wikipe http://www.aholi	variable bit-length memory read/writ multi-cycle IIT-B-RISC15 ISA graphics capability	op-codes coded, untested developed on Altera, course project clock/2 and six phases minimal configuration 4+ addressing modes, 4 & 5-bit reg /modefiel

_uP_all_soft folder	opencores or	status	author	style /	data sz nst sz	FPGA repor com	LUTs ALUT	Dff 5	blk F g	tool	MIPS clks/		ven osrc #si		tooi e chai	fitg > max max byt		# p	oipe start last	secondary web	note worthy	comments
cpu-16-bit	https://github.co	om/Vedar	Vedang Asgaonkar	risc	16 16			195 6	147 ##	v23.2	0.67 3.0	_		сри	Y	N 64K 64K N	17	8	2022		ld/st multiple & predication insts	trimming of inst reg
ep994a	https://github.co			9900	16 16	a particular a service a service			5 286 ##		0.83 3.0		X vhdl 10		Y yes	N N 64K 64K Y		16	2016 2019	https://hackaday.	TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
verilog-65C02	https://github.co	alpha	Arlet Ottens	6502	16 8	kintex-7-3 James remo	v 599	6	2 204 ##	14.7	0.67 4.0	57.1	verilog 5		ves	N N 4G 4G			2011 2018	http://forum.650	16-bit data RAM "bytes"	boot ROM mapped to LUTs?
oc54x	https://opencor	beta	Richard Herveille	DSP	16 16	kintex-7-3 James Brake	f 2225	6	1 180 ##	14.7	0.67 1.0	54.1	X verilog 10	oc54_cpu	Y yes	N Y 64K 64K			2002 2009		40-bit accumulator, barrel shifter	C54x clone
forth-cpu/h2	https://opencor	stable	Richard Howe	forth	16 16				9 149 ##		0.0.			l top	Υ	N 64K 64K	25		2017 2020	https://github.com	H2 Forth SoC, VHDL reads *.hex & *.l	derived from J1, hex & bin files in 2/16/2018
cole_c16	https://www.sci	beta	Cole Design & Develop	RISC	16 16	spartan-6 James Brake			298 ##					core		N 64K 64K N	20	8	2002 2012	.,, . ,,	(7) clks per inst, complete SOC	
uTTA			Hans Tiggeler	TTA	16 16				2 3, 111		0.67 1.0		X vhdl 2							http://www.ht-la	time triggered arch	bad weblink
c-nit	http://www.c-ni	0.00.0	Sumit	RISC	16 16				3 100 ##		0.0.		X verilog 6		om asm		22	15	2003 2004		RISC with several load/store modes	
bobcat	https://gitlab.co		Stan Drey Kris Demuynck	DSP		kintex-7-3 James Brake zu-3e James clock					0.67 1.0 0.67 1.0		X vhdl 30 X X schem 30	bobcat_co		N 64K 64K N 64K 64K N	22	16	1998 2000 2020 2021	https://backaday	from 16x65K to 64KB RAM	dead web links two phase clock, ALU & mem have own phas
moncky blue	https://gitidb.co		Al Williams	accum	16 16				63 ##				X Y verilog 1		v	N 4K 4K N		2	2020 2021	nttps://nackaday.	derived from Caxton Foster's Blue	http://www.voutube.com/watch?v=dt4zezZF
cd16	http://anycnu.or	stable	Brad Eckert	forth	16 16			4	83 ##	14.7	0.0.			cd16	H	N 128K 8M	10	-	2003 2003	http://web.archiv	Spartan-3 block RAM	bare core
basic-simd-up	https://github.co	stable	Tingyuan Liang	RISC	16 18			259 6	71 ##	_				cputop	Υ	N Y 1K 1K	47	8	2018 2022		simple SIMD processor in Verilog	compiled via Cadence to ASIC layout
xgate	https://opencor		Robert Hayes	RISC	16 16				159 ##	14.7				xgate_top		N	42	16	2009 2013		high pin count	Freescale XGATE co-processor compatible
neo430	https://opencor		Stephan Nolting	MSP430	16 16	artiix-7 James chan	947	659 6	2.5 215 ##	14.7				neo430_t		N 28K 32K Y		16	2015 2024	https://github.com	edit neo430_sysconfig.vhd to set opt	ons
aap	https://github.co	stable	Simon Cook	RISC	16 16	arria-2 James Brake					0.67 1.0		A verilog 7			Y 64K 16M Y		64	2015 2016	http://www.emb	includes Altera project	4 to 64 reg, 24-bit pc, no status reg
neo430	https://opencor		occondit Holding	MSP430	16 16				6 122 ##				ALX Y vhdl 19	neo430_t	Y yes	N 28K 32K Y		16	2015 2024	https://github.com	website has detailed resource un	
mecrisp-ice	https://sourcefo		Matthias Koch	forth	16 16				1 4 100 ##				LX Y verilog 4			N 64K 64K Y	\perp		2011 2023		16-bit data size, some comments in 0	
jop	https://opencor		Martin Schoeberl etal	forth	16 16	.,					0.67 1.0		A vhdl 1:		Y yes				2004 2014		https://github.com/jop-devel/jop	java app builds some source code files
neo430 openmsp430	nttps://opencor			MSP430 MSP430		artiix-7 Stephan Nol			1 100 ##	v19.2	0.67 4.0		ALX Y vhdl 19			N 28K 32K Y	++	16 16	2015 2024	nttps://github.com	edit neo430_sysconfig.vhd to set opt near cycle accurate	minimal configuration performance spreadsheet
w11	https://opencor		Walter Mueller			kintex-7-3 James Brake			1 1 147 ##	14.7	0.0.					N N 4M 4M Y	70 13		2010 2023	https://github.com	Boots UNIX, has MMU & cache, retro	
a2z	https://backada	stable	ter ivideller	RISC	16 24					_	0.67 2.0		A verilog	top_a2z	yes		70 13	°	2010 2023	cps.//gitilub.COI	Socia divin, nas ivilvid & cacile, fetto	. 5. 12/10 Ci 0 Core and 30C
atlas_core	https://opencor	beta	Stephan Nolting	RISC	16 16	spartan3 Stephan No			1 11 81 ##	4				ATLAS_2K	Y asm	N Y 64K 64K N	80	8	2013 2015	https://www.allal	ARM thumb like inst set	has MMU & full SOC features
atlas_core	https://opencor		Stephan Nolting	RISC	16 16	cyclone4 Stephan Nol		1364 4	1 32 99 ##	q18.0	0.80 1.0			ATLAS_2K		N Y 64K 64K N	80	8	2013 2015		ARM thumb like inst set	has MMU & full SOC features
t180-cpu			Leonard Brandwein	accum	16 8	kintex-7-3 James bypa	s 709		83 ##	14.7	0.67 3.0	26.2	X vhdl 2	Cpu	Υ	N N 64K 64K Y	182		2016 2016	https://www.vtto	8-bitter with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller
stack_machine	http://people.ed		Bruce R. Land	forth	16 5	cyclone1(James Brake	f 5101		0 20 00 00				X verilog 9	VGA_sran	Y asm	N N 64K 4K N			2009 2011	https://people.ec	(3) uP cores, Cornell course material	7_1
sifp	https://github.co		Zoltan Pekic	misc	_	spartan3- James Brake			3 123 ##				X vhdl 3	mercury	Υ	N 64K 64K	30	4	2023 2024	https://hackaday.	"Single Instruction Format Processor	
msp430_vhdl	https://opencor			MSP430		kintex-7-3 James Brake					0.67 2.0		AX vhdl 9	cpu	Y yes	N 64K 64K Y	\perp	16	2014 2017		Comprehensive verification was not	
dme	https://github.co		ErwinM	RISC	16 16	kintex-7-3 James Brake			53 ##				X verilog 49		Y yes	N 64K 64K Y	40	8	2016 2017		based on magic-16	computer & computer2 null dsgns: no output
sub86 mcl86	https://opencor		Jose Rissetto Ted Fried	x86 x86	16 8	kintex-7-3 James Brake kintex-7-3 Ted Fried	f 1916 308		4 180	14./	0.67 3.0 0.67 20.0					N N 64K 64K Y N N 1M 1M Y	+	/	2012 2013	http://www.embe	very small x86 subset core microcoded, meets original 8088 tim	no segment registers, limited op-codes
аар	https://github.co		Simon Cook	RISC	16 16				306 ##	a18 0	0.67 20.0			de0 nano		Y 64K 16M Y		64	2016 2021		includes Altera project	4 to 64 reg, 24-bit pc, no status reg
cd16	http://anycou.or		Brad Eckert	forth		spartan-3 James Brake			7 31 ##	4-0.0				demosoce		N 128K 8M		04	2003 2003	http://web.archiv	Spartan-3 block RAM	includes stack RAMs & some inst RAM
pdp11-34verild	www.heeltoe.co		Brad Parker	PDP11		arria-2 James Brake			126 ##							N N 64K 64K	70 13	8	2009	,,,	boots & runs RT-11, EIS inst & MMU	
s430	https://www.p-c	stable	Paul Taylor	MSP430	16 16	artix-7 Paul Taylor	449	6	100		0.67 9.0	16.6		s430	Ħ	64K 64K Y			2019 2019		msp430 subset with 8-bit alu	coded for size & not for speed
neo430	https://opencor	alpha	Stephan Nolting	MSP430	16 16	artiix-7 Stephan Nol	ti 1036	1144 6	2.5 100 ##	v19.2	0.67 4.0	16.2		neo430_t	Yyes	N 28K 32K Y		16	2015 2024	https://github.com	edit neo430_sysconfig.vhd to set opt	default config, includes true RNG
bit-serial	https://github.co	, , , , , ,	Richard Howe	accum	16 16				100 ##	14.7				cpu		N 2K 2K N			2020 2024	https://hackaday.	bit serial, 16-bit uP, very simple	supports Forth
v1_coldfire	https://www.sih			68000		cyclone-3 freescale	5000		80	l	0.89 1.0		A verilog		Y yes	N N 4G 4G Y		16	2008		free for Altera	3500 LUTs on Stratix-III
pdp2011	http://pdp2011.		Sytse van Slooten Nicolae Dumitrache	PDP11 x86		kintex-7-3 James Brake arria-2 James Brake					0.67 2.0 0.67 2.0				Y yes	Y N 64K 64K	70 13	8	2008 2019	http://pdp2011.sv	SoC, build files for A&X boards boots DOS	complete impl including orig IO devices
next186 s80186	https://opencor		lamie lles	x86	16 8 16 8	cyclone-V James Brake	1750		60	q13.1	0.67 2.0		AX Verilog 4		y yes	N N 1M 1M Y	++-		2012 2013	https://www.iam	80186 binary compatible core	implementing the full 80186 ISA
microcore	https://github.co	0.00.0	Klaus Schleisiek	forth	16 8	XP2 Klaus Schleis		4	33 ##	3.12	0.67 1.0		AILX vhdl 3		Y asm	N Y 4K 8K Y			1999 2023	ittps://www.jaiii	easy to add op-codes, fltg-pt opt., si	
neo430	https://opencor			MSP430	16 16			1137 4	8 121 ##	_			ALX Y vhdl 19					16	2015 2024	https://github.com	website has detailed resource unt	
c16	https://opencor		Jsauermann	accum	16 8	spartan-3 James Brake			16 57 ##	14.7	0.33 1.0			Board_cp				5	2003 2012		8080 derivative, optional UART, 8-bit	
fx68k	http://fx68k.fxat		Jorge Cwik	68000	-	spartan7 James Brake		1504 6	1 100 ##	_			-,	fx68k	Y yes	N 4G 4G Y		16	2018 2021	https://github.com	Cycle accurate, see http://atari-forun	.com/viewtopic.php?f=28&t=34730#p358139
s4pu	https://baioc.git		Gabriel de Sant'Anna	forth		cyclone2 Gabriel de S		1622 4	86 50 ##				A vhdl 1		Y asm		32		2017 2020	https://gitlab.com		in Portuguese
marca	https://opencor		Wolfgang Puffitsch	RISC	16 16				22 157 ##					marca	Y	N 8K 16K	75	16	4 2007 2009		serial multiply & divide	clks/inst is approx
bit-serial	https://github.co		Richard Howe	accum	16 16	.,			100 ##	_				cpu		N 2K 2K N			2020 2024	https://hackaday.	bit serial, 16-bit uP, very simple	supports Forth
copro6502 rtf8088	https://github.co		David Banks Robert Finch	pdp11 x86	16 16 16 8			1587 6	1 204 ##	_			X Y vhdl, Veril			N N 1M 1M Y		8	2014 2019	https://stardot.or	PDP11	
ao68000	https://opencor		Aleksander Osman	68000		arria-2 James Brake			6 169 ##				A Y verilog 5	2068000	nm ves	N 4G 4G Y	+	++	2012 2013	nttps.//github.COI	8-bit memory data, e.g. 8088 uses microcode, instruction prefetch	L buffer
j68	https://github.co		Frédéric Requin	68000		cyclone3 Frédéric Rec			9 90	425.1	1.00 6.0		verilog 3			N N 64K 64K Y		16	2010 2012			Stack based CPU with Forth-like microcode
EC16_on_ICE			Edgar Conzen	accum	16 16				1 20	r23.1			L Y vhdl 54	ec16_top	Υ / -	N 64K 64K	50	T	2023 2024		designed FPGA board, Lattice Radian	
zet86	https://opencor	alpha	Zeus Marmolejo	x86	16 8	kintex-7-3 James Brake			1 68 ##		0.0.		X verilog 3	fpga_zet_	Y yes	N N 1M 1M Y			2008 2018	https://github.com	equivalent to 80186, boots MS-DOS	Zet The x86 (IA-32) open implementation
hack	https://github.co		Philip Zucker	accum	16 16	spartan7 James block			82 ##				X verilog 2	computer		N Y 32K 32K N	18	2	2021	https://www.nan		of the Nand 2 Tetris course using Coq
bit-serial	https://github.co		Richard Howe	accum		spartan6 James area			8 100 ##		0.0.	0.0		top	Y	N 2K 2K N	15	\sqcup	2020 2024	https://hackaday.	bit serial, 16-bit uP, very simple	supports Forth
hack	https://github.co			accum		spartan7 James block			83 ##	v23.2	0.67 2.0	0.0	X verilog 2			N Y 32K 32K N	18	2	2016	https://www.nan	CPU used to run Tetris	book: Elements of Computing Systems
moncky bit-serial			Kris Demuynck Richard Howe	RISC		artix-7 Kris Demuyr spartan6 James Brake			33 10 ## 8 100 ##	_	0.67 1.0 0.67 51.0		X X schem 30		Y yes	N 64K 64K N N 2K 2K N		16	2020 2021	https://hackaday.	intended as educational, all original bit serial. 16-bit uP. very simple	IO: VGA, PS/2, SPI, SD supports Forth
tg68	https://gitridb.co	-	Tobias Gubener	68000	16 16	.,			8 100 ##		0.0.			TG68 fast	Y VAC	N N 4G 4G Y		16	2020 2024	пирѕ://паскабау.	TG68 - execute 68000 Code	for use with Minimig
copro6502	https://github.co	stable	David Banks	pdp11	16 16	spatan6-9 James Brake			1 16 33 ##		0.67 4.0		X Y vhdl, Veril			64K 64K Y		10	2007 2012	https://stardet.or	PDP11	max'd out block RAM
neo430	https://opencor			MSP430		ice40 Stephan No			6 20 ##							N 28K 32K Y		16	2015 2024	https://github.com	website has detailed resource unt	minimal configuration
k68	https://opencor		Shawn Tan	68000	16 16	kintex-7-3 James Brake			24 ##	14.7	0.67 4.0			k68_cpu		N N 4K 4G Y		16	2003 2009		68K binary compatible	-
suska-III	http://www.exp	beta	Wolfgang Forster	68000	16 16	arria-2 James Brake			55 ##		0.67 4.0		A vhdl 1:	wf68k00ip	Y yes	N N 4G 4G Y		16	2003 2013		for use as an Atari ST	
neo430	https://opencor			MSP430		ice40 Stephan No		1923 4	6 20 ##		0.67 4.0					N 28K 32K Y		16	2015 2024	https://github.com	website has detailed resource unt	
aoocs	https://github.co	beta	Aleksander Osman	68000	16 16				2 43 57 ##				A Y verilog 2				\perp	\sqcup	2010 2011		uses ao68000 core, Amiga chip set er	
aoocs	https://github.co	beta	Aleksander Osman	68000	16 16	cyclone-1 James Brake	t 26009	4	2 67 45 ##	q18.0	0.67 4.0	0.3	A Y verilog 2	aoOCS	om yes	N 4G 4G Y	++	\vdash	2010 2011		uses ao68000 core, Amiga chip set er	Wishbone Amiga OCS SoC
acc	https://github.co	stable	Juan Gonzalez-Gomez	accum	15 15	kintex-7-3 James rom	ß 89	96 6	1 227 ##	14.7	0.67 2.0	855.5	AX verilog 1	acc2	Y yes	N 4K			2016 2016	https://github.com	26 chptr course using Apollo Comma	??why LUT count different from agcnorm
agcnorm	https://opencor	beta	Dave Roberts	accum	15 15	kintex7-3 James Brake		1110 6	2 32 ##	_	0.66 1.0			AGC	Υ	N Y 4K 72K N	11	1	1962 2012	http://klabs.org/h	Apollo Guidance Computer via 3-inpu	
agcnorm	https://opencor		Dave Roberts	accum	15 15			1115 4	2 20 ##	14.7				AGC	Υ	N Y 4K 72K N	11	1	1962 2012	http://klabs.org/h	Apollo Guidance Computer via 3-inpu	
wb4pb	https://opencor			picoBlaze		kintex-7-3 James incor			##	_			Y vhdl, v 1						2010 2013		software addon for picoBlazeSoftwar	
cardiac	https://opencor		Al Williams	accum	13 12						0.30 1.0		X verilog 1	vtach	Yasm	N 100 100 N	10		2013 2019	https://www.cs.d	CARDboard Illustrative Aid to Compu	
wb4pb	https://opencor	stable	Stefan Fischer	picoBlaze	13 13	spartan-3 Stefan Fisch	e 309	4	1 102 ##	14.7	0.33 3.0	36.2	X Y vhdl, v 1	picoblaze	_wb_uart	Y	+	\vdash	2010 2013	https://en.wikipe	software addon for picoBlazeSoftwar	kcpsm3 only works for Spartan 3
microcore	http://www.pld	beta	Klaus Schleisiek	forth	12 8	kintex-7-3 James Brake	f 513	75 6	336 ##	14.7	0.40 1.0	261.9	X vhdl 30	ucore110	Y asm	N Y 512 2K			1999 2023	www.microcore.c	indexing into return stack, auto inc/d	only one block RAM? simplest core
usimplez	https://opencor		Pablo Salvadeo etal	accum		stratix-2 Pablo Salvac			134		0.17 2.0		A vhdl 3			N 512 512	8		2011		part of university course, simplez+i4	

Prop. Prop		ppencores or prmary link	author	style / e	sz inst sz	FPGA repor com ter ents	LUTs ALUT	Dff LOT?	blk F g tool MIP	S clks/ KIPS st inst /LUT	ven dor	osrc #	top file	tool chai		max byte		# pipe	start last year revis	secondary web link note worthy	comments
Second S	dp8verilog wv	ww.heeltoe.cc stable	Brad Parker	PDP8 12	2 12	kintex-7-3 James Brakef	505	6	366 ## 14.7 0.5	0 2.0 181.3	Х	verilog	18 pdp8 Y					8	2005 2010	boots & runs TSS/8 & Basic	
March March Anthony	implecpu12 htt	.tps://github.com/jason	Jan Sommer	accum 12	2 12	spartan6 Jan Sommer	498	212 6						N Y	Y 4K	4K N	32 3		2020	educational, has stack pointer	looks like an accumulator dsgn
See				0100.17.000							Х	vhdl	2 the12x_12 Y				54				load/store arch, not optimized
Mary Control 100 and Septimal Programmer of the Programmer of the Programmer of the American Septimal					_						Х	Y vhdl						_			
March Marc																		8			
Second column																					
Column C																	44 13				
No. Control	10809 <u>ntt</u>	tps://opencores.org/pr	Kobert Finch	6809 12	2 12	artix-/ Kobert Finch	6500	0	5 120 ## V21.2 U.	00 4.0 2.3	-	r system	21 IT6809 Y	asm in	646	64G Y	44 13	8	2022 2024	http://www.finitri Different from rtf6809: 36-bit adrs	, of 12-bit version, has inst. Cache
Section 1.	ric5 htt	tp://www.entproprieta	Thomas Entner	forth 9	8 (cyclone-4 entner-electr	110	4 opt	60 0.4	1.0 229.1	Α	propriet	ary		512	1K		3-4	2005 2011	25 MIPS: ERIC5xs, ERIC5Q	
1905 1906	at a second										41.7/										
March Marc		ttps://opencor	,								ALX						41	3			
No. Property Service Prope					16				000 0		v							4			not a full clone, doc is opencores page
See					9 10																not a full clotte, doc is opericores page
March Marc					8 8			30 6			Х		1 tb02cpu2 Y								reduced MIPS/clk due to only 4 inst
March Marc					8 8		185			3 1.0 637.1	Х	vhdl	8 cpu Y	-	1					111111111111111111111111111111111111111	
Section (1986) (stable	Muza Byte	RISC 8	8 8									N Y	Y 256	256 Y	16	4		https://en.wikiped Verilog source included in PDF file	AKA Mano Machine, LPM macros
March Marc				picoBlaze 8	14			6	370 ## 14.7 0.3	33 2.0 560.7	Х	verilog	1 riscuva1 pr	ne N	Y 256	1K Y	35				
See	wrisc htt	.tps://opencor stable	Li Wu	accum 8	12	arria-2 James Brakef	88		1 230 ## q13.1 0.:	1.0 443.6	Α			asm N Y	Y 256	2K Y	16		2008 2009	ClaiRISC simplified PIC, 4 reg rtn st	ack absolute addressing only, lowered MIPS/clk
The content of the co	opcorn <u>htt</u>	.tp://www.fpg stable	Jeung Joon Lee	accum 8	8x	kintex-7-3 James Brakef		6						N	64K	64K Y	43			small 8 bit uP	
Section Company Application Applicat	u	tps://github.c stable	cielo_ee											$oxed{\Box}$							
Mathematical Section		1,19			, 0	0											$\sqcup \sqcup$				
Section Sect									2.0 2 0									16			Fmax is for bare core, runs CamelForth
Section Sect					8 8		27-1		200 2								17				de traba de la contrata del la contrata de la contr
Part		77		p.002.020	18			6			_							-			this is the original picoBlaze author
March Marc					8 8			100 6	2.0 2 0								15 1	4		minimai & complete	
Empton State Ministry Min		1.770			Ţ													_		nttp://embeddedsystems.io/anmes-a-simple-a-bit-cp	u-i bare CPO with no RAM
Margin M					, ,												24			555.55	r P also zini8 starting point PhD thessis
Second Process Proce					_												12	4			MIPS/inst reduced due to few inst
Second Column Second Colum					8 8				435 ## 14.7 0.3	33 4.0 228.5	Х										
Decided Processor Material Methods More Met	umnut htt	tp://digitaldes stable	Peter Ashenden		18		388	6								4K Y		8			
Processing content Security Processing Security		tps://opencor mature	Michael Morris	PIC16 8	14	kintex-7-3 James Brakef	378	6											2013 2014		
Part	lfp <u>htt</u>	.tps://opencor stable	Ron Chapman	forth 8	8	kintex-7-3 James Brakef	297	6	192 ## 14.7 0.3	33 1.0 213.2	Х	vhdl	25 DataFlowl Y						2003 2009	8-bitter, generates a custom VHDL	stack machine, compiler is in Forth
Septiment Sept	bit-verilog_mcu	stable	Josh Friend	accum 8	8 8	zu-2e James timing	392	6	1 500 ## v20.1 0.3	33 2.0 210.5	Х	verilog	11 cpu		512	512 Y	16		2012 2012		PB clock, students to add features
### State St			revaldinho		16	kintex-7-3 James reduce	_						2 opccpu Y			2K Y	13 3		2017 2021	https://revaldinhc OPC1 one page computer for CPLE	see hackaday One Page Computing Challe
September Sept					16												16	4			MIPS/inst reduced due to few inst
Secondary Control Co					14												1	_			
Procedure Transport Tran					, 10												10	8			
Second S					, 10																
Sept Control Sept Sept Control Sept S		7,7						-													this is the original picoBlaze author
Part																	9 3	16			
Simply Plantack Care Stable Vamin L. Warming Care Vamin L. Wa	ic coonan				14			6					7 piccpu Y							8	risc8 by Tom Coonan also a PIC uP
Design D	izup/aizup_pi ins	struct1.cit.com stable	Yamin Li, Wanming Ch	RISC 8	16		198	52 6									16	4	1996 1998	used in Cornell EE475 course	MIPS/inst reduced due to few inst
Inst St. proce struct/Jopenese Delta Vincent Carbetree accum 8 8 8 Airces 7.3 ames Brakel 155 6 6 1 37 ## 147 03.3 10 147.1 X 1 wholf 1 TisC		.tps://opencor beta	Aleksander Kaminski	mem 8	3	kintex-7-3 James Brakef	110	6				verilog	1 brainfuck_c				8	0		http://www.cliffor Touring machine like, 2ndary link i	s al adj prog & data mem size, terrible name
Inst. Stap Core https://generoge planning Mahesh Pale accum 8 15 Instra-7-james justing 786 6 1 340 8# 147 0.33 1.0 15.5 X Vering 34 top Y N 1.28 X 2.2	lassy_core_17 htt	.tps://github.com/class	Andreas Schweizer	AVR 8	16	spartan-3 Andreas Schv	358	4	164 ## 14.7 0.3	33 1.0 151.2		vhdl	8 top Y	yes N	64K	128K Y	72	32	2019	https://blog.classy adjuct to some custom logic	Implementing a CPU in VHDL parts 13
Complete Bull History / West Bull Vanished	isc <u>htt</u>	tps://opencor beta	Vincent Crabtree	accum 8	8 8													2		Tiny Instruction Set Computer	minimal accumulator machine
Supple Supple Supple Supple Supple Supple Migray Supple S				accum 8	15			-									32			pipelined, state machine	UART, SPI & timer included
Find Septem Nothing REG Septem Nothin		7 - 77		8	8																memory_unit uses block RAM, IO ports prune
find co. https://peemoor siphs Septem Nothing Risc S 12 (Intrees, -) James Braker 56 4 381 ## 47 0.33 10 13.7 X verified 17 Fluid-Core N V V V V V V V V V					12								7 synpic12 Y	yes N N	V 256					http://projects.nb CHDL to verilog	bad weblink
Description		ttps://web.are														4K Y	+			https://web.archive.org/web/20120309123835/http:	//www.mindspring.com/~tcoonan/index.html
Dytemachine Intexts://Euribub.c mature (Opperdragon Forth 8 8 Kintex-7-2 James Brakef 319 6 1 250 #ft 147 0.33 2.0 12.93 AX whole 7 0.9 0.			,												_	ov	40 3	8		7,	2020 version requires registration
Second S					_													_			results are for 2016 bare core
Deep No. Inters / John Deep No. Inters /					16													4			MIPS/inst reduced due to few inst
reflet https://github.com/Artae Maxime Boulliot accum 8 16 Spartan7 James Brakef 688 411 6 128 ## 24.1 0.67 1.0 124.6 X virile 9 reflet, cpu sm N 648 648 V 3 2 200 2000 2000 bbre core, prog size 44 fas 4a size adj most opstopring to provide the proving by https://popen.org stable Makesh Sukhdee Pakh RISC 8 16 kintex-7-3 James Brakef 87 67 6 6 1 370 ## 14.7 0.33 1.0 116.4 X virile 3 this proving by the provin					8 8													8			
Inter_//www.det stable Santiago de Pablo RISC 8 16 Kintex-7-3 lames Brakef 220 6 246 4ff 1.47 0.33 3.0 122.0 X whd 3 up1232a N 64K 64K Y 33 2 32 2000 2000 bare core, prog size 4K to 64K description in source weriogboy https://phencor stable Mahesh Sukhdeo Palw RISC 8 18 kintex-7-3 lames Brakef 872 60 6 1 370 #ff 1.47 0.33 1.0 116.4 X verilog 28 top Y V V V V V V V V V					16					7 1.0 124.6			9 reflet_cpu	asm N				16			most ops between accumulator & register, ris
Nerrigodor Netros://hackada alpha Wenting Zhang risc	p1232 htt	tp://www.dte stable	Santiago de Pablo	RISC 8	16	kintex-7-3 James Brakef	220	6	244 ## 14.7 0.3	3.0 122.0	Х	vhdl	3 up1232a	N			33 2	32	2000 2000	bare core, prog size 4K to 64K	description in source files
Sait_pieg_ prd https://github.com/takag https://git	erilogboy <u>htt</u>	.tps://hackada alpha	Wenting Zhang	risc-v 8	8	zu-3e James Brakef	872	608 6	313 ## v21.1 1.0	00 3.0 119.5	Х	verilog	36 vbh Y	yes N N	N 64K	64K Y			2019		18: uses riscv_picorv32 core
Name					16		10-13										20			https://github.cor uses Perl as assembler	use Perl to generate ROM file
Shit_piped_pred https://giphub.com/cash Mahesh Sukhdeo Palw RISC	1				15			1017 6									16	16			not much documentation
PacoBalze Marwy Dispersion Marty Pablo Kocik Dispersion Dispersion PacoBalze Marty Pablo Kocik Dispersion Dispe				p	18			6							256	2K Y	$\sqcup \sqcup$				
immy https://github.com/tuash Eduardo Corpeño RISC 8 8 artix7 James Brakef 382 120 125 ## \cdot \cdot 2 125 ## \cdot 2 125 #	bit_piped_pro				, 10								LO LOP I		1	 	20	16			use Perl to generate ROM file
Sap https://github.cs stable Ahmed Shahein accum 8 8 Rintex-7- James In CLU 48 6 200 ## 4.7 0.10 4.0 104.2 X vhdl 15 mp_struct N 0 16 16 Y 5 2012 202 https://shirishkoii Simple as Possible Computer from M. https://www.youtule sap https://github.cs/like				p.002.020		-p								usiii			3,	2			a lander as test as well as
sap https://github.c stable Federico Zotti accum 8 8 kintex-7-stable James Brakef 317 6 2 00 ## 1.47 0.10 4.0 104.2 G vhdl 9 sap-1-TOP N 1 6 1 200 ## 1.47 0.33 2.0 101.6 X Y Y 2003 https://en.wikipei.2 2004 kitrs-//en.wikipei.2 2003 https://en.wikipei.2 2003	,				-												_	4			
picoblaze https://www.sil stable Ken Chapman picoBlaze 8 18 kintex-7-3 James Brakef 317 6 2 105 ## 1.47 0.33 2.0 101.6 X Y vhdl 19 kc705 kcg Y asm N 2 56 2K Y 2 2003 https://en.wikiped 2 clocks/inst this is the original picoble per pi					8 0												5				
ben_eater_up https://github.com/xarkl. Ken Jordan accum 8 8 8 spartan? James Brakef 164 137 6 100 ## v23.2 0.33 v.0 100.6 x v.dl 6 system y asm N 2.56 16 y v.dl 2015 2019 https://eater.net/ Ben Eater's 8-bit breadboard computer qs5-rible https://www.an stable John Rible RISC 8 16 kintex-73 James Brakef 468 6 1.35 ## 1.47 0.33 1.0 95.3 x v.dl 0.5 kinter-73 James Brakef 4.5 kintex-73 James Brakef 4.5 kintex-74 James Brakef 4	- 1				19												-	_			this is the original picoBlaze author
qs5-rible http://www.sar stable John Rible RISC 8 16 kintex-7-s James Brakef 468 6 6 135 ## 14.7 0.33 1.0 95.3 X verilog 1 qs5-mix N 256 32K Y 1 1998 1999 used in his class, also uses eP32 turlyfga https://github.cd. stable Ken Jordan accum 8 8 kintex-7-s James Brakef 185 6 1 175 ## 14.7 0.33 1.0 95.3 X verilog 1 qs5-mix N N 16 16 Y 10 2017 2017 2017 2017 2017 2017 2017 2					_										_	-	+	_			
tinyfigga https://github.c stable Ken Jordan Accum 8 8 Kintex-7- James Brakef 185 6 1 175 ## 14.7 0.33 3.6 86.9 X vhdl 12 System N N 16 16 V 10 2017 2017 educational 8-bitter with 4-bit addres why use block RAM/figga4_8bit_up https://www.fgg stable Van Loi Le Accum 8 8 Kintex-7- James Brakef 258 6 1 200 ## 14.7 0.33 3.0 85.3 X vhdl 9 computer_me N 96 128 V 10 2 2016 2					, ,																
fgga4_8bit_up http://www.fgg stable Van Loi Le accum 8 8 8 kintex-7-5 James Brakef 258 6 1 1 200 ## 14.7 0.33 3.0 #8.3 X vhdl 9 computer me N 9 6 128 Y 10 2 2016 2016 book: LaMeres Int deucational 16 input & 16 output baby8 https://github.com/jecelig/lecel de Assumpcao Ir risc 8 8 gowin Jecel de Assum 25					8 8				200 2 0								10		2000 2000		res why use block RAM?
baby8 https://github.com/jecell/ lecel de Assumpcao Ir risc 8 8 cyclones lecel de Assumpcao Ir each de Assumpcao Ir risc 8 8 cyclones lecel de Assumpcao Ir risc 8 8 cyclones lecel de Assumpcao Ir risc 8 8 gowin Jecel de Assum Jecel de Assumpcao Ir risc 8 8 gowin Jecel de Assum Jecel de Assumpcao Ir risc 8 8 spartan Jecel de Assum Jecel de As	s5-rible <u>htt</u>	tps://github.ci stable				Linker 7 1 James Beelief	258	6	1 200 ## 14.7 0.3		Х	vhdl	9 computer or	ne N	96	128 Y	10	2	2016 2016	book: LaMeres Int educational	16 input & 16 output ports fill out 256 byte ad
baby8 https://github.com/jecelig/ Jecel de Assumpcao Jr risc 8 8 spartan7 Jecel de Assu 31 6 4 58 ## 0.17 4.0 79.1 AGUX schem 17 baby8cpu V asm N 64K 64K V 16 2024 https://mdpi-res.dininimal 8-bit uP with 16-bit addrs stats for several soft	s5-rible htt inyfpga htt		Van Loi Le	accum 8	8 8	Kintex-7-2 James Braker															
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	s5-rible htt inyfpga htt pga4_8bit_up_htt aby8 htt	ttp://www.fpg stable	Jecel de Assumpcao Jr		8 8	cyclone5 Jecel de Assu	29		16 58 ## 0.:			schem	17 baby8cpu Y							https://mdpi-res.c minimal 8-bit uP with 16-bit adrs	schematic, verilog & system verilog
Verilog-6502 Inters://github.cl. stable Arlet Ottens 6502 8 8 7u-3e Iames Brakeff 475 112 6 333 ## v21.1 0.33 3.0 77.2 X	s5-rible htt inyfpga htt pga4_8bit_up htt aby8 htt lrv16/ncpu htt	ttp://www.fpg stable	Jecel de Assumpcao Jr	risc 8	8 8	cyclone5 Jecel de Assu	29 264	182 4	16 58 ## 0.: 127 ## 0.:	33 2.0 79.4	AGLX	schemat schemat	17 baby8cpu Y tic Y	N	256	256		16	2024	https://www.mdpi.com/2674-0729/3/4/20	schematic, verilog & system verilog
Sylic intensity C.S. u	s5-rible	ttp://www.fpg stable ttps://github.com/jecelj ttps://github.com/jecelj ttps://github.com/jecelj	Jecel de Assumpcao Jr Jecel de Assumpção Jecel de Assumpcao Jr	risc 8 risc 8 risc 8	8 8	cyclone5 Jecel de Assu gowin Jecel de Assu spartan7 Jecel de Assu	29 264 31	182 4	16 58 ## 0.3 127 ## 0.3 4 58 ## 0.3	33 2.0 79.4 17 4.0 79.1	AGLX AGLX	schemat schemat	17 baby8cpu Y tic Y 17 baby8cpu Y	asm N	256 64K	256 64K Y		16	2024 2024	https://www.mdpi.com/2674-0729/3/4/20 https://mdpi-res.c minimal 8-bit uP with 16-bit adrs	schematic, verilog & system verilog stats for several soft uP 4 FPGA/ASIC versions

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz inst sz	FPGA repor	com LUTs		blk F p too	MIPS c	lks/ KIPS	ven dor	src #src code files	top file	tool chai	fltg P max max byte			pe start last en year revis	secondary web	note worthy	comments
kiwih	https://github.c	om/kiwih,	Hammond Pearce	accum	8 8	artix-7 James h	as AS 26	55 173 6	100 ## v23.	2 0.20	1.0 75.5	Х	verilog 8	kiwih tt t	Y asm	N 32 256 Y	20		2023	https://github.cor	uP design via chatGPT4, ASIC gate list	study using chatGPT4 for hdware synthesis
ae18	https://opencor	beta	Shawn Tan	PIC18	8 16	zu-3e James v	ivado 95	54 501 6	208 ## v21.	1 0.33	1.0 72.1	ALX				N Y 4K 1M			2003 2009		not 100% compatable	negative edge reset "clock"
risc8	https://web.arc		Tom Coonan	PIC16	8 12	kintex-7-3 James B		55 6	154 ## 14.				verilog 8	cpu	Y yes	N Y 256 2K Y			1999 1999	https://github.com	excellent HTML doc	directory contains derivative design by another
navre	https://opencor	stable	Sebastien Bourdeaudu	AVR	8 16	kintex-7-3 James B			207 ## 14.	7 0.33	1.0 69.0	ALX	verilog 1	softusb_n	Y yes	N 64K 64K Y	72	32	2 2010 2013	https://www.milk	AVR clone, part of www.milkymist.org	3
dragonfly	http://www.leo	beta	LEOX team	MISC	8 16				164 ## 14.		1.0 68.6	Х	vhdl 6	dgf_core	Y asm	N Y 256 2K Y	42 6	7	2001 2003		unusual, uses FIFOs	
uos	https://opencor		Daniel Roggen	accum	8 16	kintex-7-3 James B			270 ## 14.				vhdl 14		Υ		3	4	2014 2017		UoS Educational Processor	inspired by x86 ISA
latticemico8	http://www.latt		Lattice Semiconductor	RISC	_	3 LFE2 Lattice S			1 104				vhdl 10				\vdash	32	2005 2010		16 deep call stack, four configurations	
mcl65	http://www.mic		Ted Fried	6502	8 8	atrix-7-3 Ted Frie			2 196 ## 14.				verilog 1	mcl65	Y yes	N N 64K 64K Y		_	2017 2021	https://github.com	microcoded, cycle exact	excellent micro-coding LUT counts
erp	https://opencor	stable beta	Shahzadjk Shawn Tan	RISC PIC18	8 16	spartan-3 James B arria-2 James B			1 1 70 ## 14. 1 207 ## q13.		1.0 63.5			ERPverilog		N Y 4K 1M	15	6	2004 2014 2003 2009	haran Mandada -	two report PDFs & one Verilog file	and the second s
ae18 mx65	https://opencor		Steve Teal	6502	8 8	zu-3e James B			1.5 370 ## 413.				verilog 1 vhdl 5				+	_	2022 2022	nttps://nackaday.	not 100% compatable cycle accurate, passes Klaus Dormann	negative edge reset "clock"
minicpu morri	https://github.c		Michael Morris	6502	8 8	spartan-6 Michael			104	0.33			verilog 15			N 64K 64K Y	31		2022 2022		simplified 6502, see m65c02a	RE: 8-bit CPU challenge of Arlet Ottens
ez8	https://github.c	-	Howard Mao	accum	8 16				2 233 ## 14		2.0 59.6		verilog 13		H	256 4K	31	+	2014 2014	httn://zhehaomao	com/	not sure inferred RAM correct?
light8080	https://opencor		Jose Ruiz, Moti Litoche	8080	8 8	kintex-7-3 James B			1 247 14						Y ves	N N 64K 64K Y		-	2007 2019	https://github.com	targeted to area, includes UART, inter	older versions have both VHDL & Verilog
copyblaze	https://opencor			picoBlaze	8 18	kintex-7-3 James r			217 ## 14.			AX	vhdl 16	cp copybl	Y asm	N 256 2K Y			2011 2016		wishbone extras	
minirisc	https://opencor		Rudolf Usselmann	PIC16	8 14				80		1.0 57.4					N Y 256 4K Y			2001 2012			
tinyvliw8	https://opencor	alpha	Oliver Stecklina	VLIW	8 32	kintex-7-3 James h	acker 89	95 6	149 ## 14.	7 0.33	1.0 55.0	Х	vhdl 19	sysarch		N Y 256 1K Y			2013 2020		tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs
avrtinyx61core	https://opencor		Andreas Hilvarsson	AVR	8 16			13 6	194 ## 14.	7 0.33	1.0 51.5	Х	vhdl 1	mcu_core	yes	N 64K 128K Y	72	32	2008 2009			
baby8	https://github.c	om/jecelji	Jecel de Assumpcao Jr	risc	8 8	gowin Jecel de		18 4	4 58 ##				schem 17					16	2024	https://mdpi-res.c	minimal 8-bit uP with 16-bit adrs	micro-coded; mcpu has best figure of merit
avr_core	https://opencor		Rusian Lepetenok	AVR	8 16	zu se sumes e			250 ## v21		1.0 50.8		verilog 70				72	32	2002 2017		VHDL core also	
babyrisc	http://www.san	stable	John Rible	RISC	8 16	kintex-7-3 James B			141 ## 14.				verilog 1			N 64K 64K Y		8	1997 1999	http://www.sandp	part of a three class course	memory rd/wt & ALU per clock
mcl65	http://www.mic	stable	Ted Fried	6502	8 8	kintex-7-3 James i			2 196 ## 14.				verilog 1		Y yes	N N 64K 64K Y			2017 2021	http://www.micro	microcoded, cycle exact	excellent micro-coding LUT counts
aizup/aizup_se	instruct1.cit.cor		Yamin Li, Wanming Ch	RISC	8 16	Killica 7 Coulifes E			313 ## 14.	, 0.1,			vhdl 1			N N 64K 64K Y	10	4	1996 1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
aizup/simple_8 cosmac	instruct1.cit.cor		Yamin Li, Wanming Ch	RISC	8 8	kintex-7-3 James B		36 55 6 98 6	313 ## 14.				vhdl 1			N N 64K 64K Y		16	1996 1998	-	used in Cornell EE475 course	similar to mica
cosmac 1802-pico-basi	https://github.c		Eric Smith Steve Teal	1802 1802	8 8	kintex-7-3 James i			17 87 ## 14.		1.0 48.0	A X	vhdl 14 vhdl 6	eir nico hacir	r asm	N N 64K 64K Y		16 16	2009 2020	https://wiki.forth	uses PIXIE graphics core VHDL 1802 Core with TinyBASIC	modified to use block RAM tiny Basic in ROM. Interrupts & DMA not impl
avr_hp	https://opencor	stable	Strauch Tobias	AVR	8 14	kintex-7-3 James 2			2 427 ## V21		10 47.6	X	vhdl 10	avr core	nmyes	N 64K 64K Y	72	32	2016 2016	recps.// wiki.iorth-	hyper pipelined (eg barrel) AVR	tany basic in Noivi, interrupts & DiviA flot Impli
nextz80	https://opencor		Nicolae Dumitrache	Z80	8 8	kintex-7-3 James B										N N 64K 64K Y	1'4	32	2010 2012		1.7pe. pipelined (eg parrei) AVK	claim of 700 LUTs in Spartan-3 probably wrong
ax8	https://opencor		Daniel Wallner	AVR	0	spartan-6 James r			1 213 ## 14	7 0.33	1.0 45.3	x	vhdl 14	A90S1200	ves	N 64K 128K Y	72	32	2002 2010		both A90S1200 & A90S2313	inserted fake inst ROM
copro6502	https://github.c		David Banks	6502	8 8			6 144 6	258 ## 14.						Y yes	64K 64K Y			2014 2019	https://stardot.or	65C102	
attiny_atmega	https://opencor		Gheorghiu Iulian	AVR	8 16											N 64K 128K Y	72	32	2018 2019	https://git.morgot	configurable AVR processor w/8 conf	gurations
micro8a	http://members	beta	John Kent	accum	8 16	kintex-7 James B			204 ## 14.				vhdl 11	Micro8	Υ	N N 2K 2K Y			2002 2002		derived from Tim Boscke's mcpu	also micro8 and micro8b variants
t65	https://opencor	stable	Daniel Wallner	6502	8 8	kintex-7-3 James B	rakef 57	75 6	291 ## 14.	7 0.33	4.0 41.7		vhdl 7	T65	Y yes	N N 64K 64K Y			2002 2010		6502, 65C02 & 65C816; wide use	
verilog-6502	https://github.c	stable	Arlet Ottens	6502	8 8	kintex-7-3 James B			200 ## 14.					cpu	yes	N N 64K 64K Y			2007 2018	http://ladybug.xs4	lall.nl/arlet/fpga/6502/	
bc6502	http://finitron.c		Robert Finch	6502	8 8				286 ## v21	2 0.55			verilog 18			N N 64K 64K Y			2012 2012			bare source
parwan			Zainalabedin Navabi	accum	8 8	kintex-7-3 James B			76 ## 14.		4.0 38.8		vhdl 2	parwan	Y yes	N N 4K 4K Y			1995 1997	2nd uP in director	from VHDL: Analysis and Modeling of	AKA cpu8, both vhdl & verilog versions
68hc05	https://opencor		Ulrich Riedel	6805	8 8	zu-3e James v			485 ## v21.				vhdl 1	6805	yes	N N 64K 64K Y			2007 2009			68c05 & 68c08 very different Fmax
xmega_core	https://opencor		Gheorghiu Iulian	AVR	8 16	kintex-7-3 James B			120 ## 14.					mega_cor	Y yes	N 64K 128K Y	72	32	2017 2018	https://git.morgot	8 AVR cores, 4 sets LUT counts poster	https://git.morgothdisk.com/VERILOG/VERILO
dp8051	https://www.dc		Digital Core Design	8051	8 8	virtex-5 Digital C			200 ## 14. 64 81 175 ## v17.		1.0 35.3	ALX	proprietary		Y yes	N 64K 64K			1999 1999 2012 2017	hata. //	also PIC, HC11, 68000, 680x, d32pro MXP Matrix Processor is a scalable so	full system with RAM LUT count for 8 lanes with custom inst
mxp chip_6502	http://www.aho		VectorBlox Computing Andrew Holme	vect 6502	8 8	zynq45-7 vectorb spartan7- James B			200 ## v23			v v	proprietary verilog 5	chin CEO3	Vivos	N 64K 64K Y	+	-	2012 2017	http://www.ece.u	cycle accurate generated from transis	also author of two Forth TTL machines
baby8			Jecel de Assumpção Jr	risc	8 8	ecp5 Jecel de		77 4	4 58 ##				schem 17				\vdash	16	2010	https://mdpi-res.c	minimal 8-bit uP with 16-bit adrs	relatively low uniform Fmax
v6502	https://github.c			6502	8 8	zu-3e James b										N N 64K 64K Y		10	2019 2020			www.youtube.com/watch?v=K3jH-f_r80E
sbc6502			Dave Nardella	6502	8 8	artix7 James v			12 42 ## v23	2 0.80	1.0 31.3		verilog 19		Y yes	N 256 256 Y	+	+	2013 2020		linked in page has full description	web page also has soft 6502 for Gowin, Xilinx
natalius_8bit_r	https://opencor		Fabio Guzman	RISC	8 16	kintex-7-3 James B			1 175 ## 14		3.0 27.7		verilog 12			N Y 256 2K Y	29	8	2012 2012	neeps,//www.minee	return stack & register file	3 clocks/inst
bc6502	http://finitron.c		Robert Finch	6502	8 8	kintex-7-3 James B			197 ## 14.			_				N N 64K 64K Y			2012 2012			bare source
avr_fpga	https://opencor	stable	Juergen Sauermann	AVR	8 16	kintex-7-3 James B	rakef 160	06 6	1 6 120 ## 14.	7 0.33	1.0 24.7					N 64K 128K Y		32	2009 2010		extended lecture on FPGA uP design	
free6502	http://web.arch	stable	David Kessner	6502	8 8	kintex-7-3 James B	rakef 64	16 144 6	193 ## 14.	7 0.33	4.0 24.6					N N 64K 64K Y			1999 2000	http://www.sprov	microcoded	
mcl51	http://www.mic	stable	Ted Fried	8051	8 8	artix-7-3 Ted Frie			2 180							N N 64K 64K Y			2016 2021	https://github.cor	micro-coded	
6809_6309	https://opencor	beta	Alejandro Paz Schmidt	6809	8 8	zu-3e James v			370 ## v21.				verilog 5	MC6809_0		N N 64K 64K Y			2012 2015		6309 op-codes not implemented	does not match timing results of zynq+
68hc05	https://opencor		Ulrich Riedel	6805	8 8	kintex-7-3 James B			300 ## 14.			Х	vhdl 1	6805		N N 64K 64K Y			2007 2009			
m65c02	https://opencor		Michael Morris	6502	8 8	spartan-6 James B			3 118 ## 14.							N N 64K 64K Y			2013 2020	778	also a m65c02a version	micro-coded via F9408 soft sequencer
ucpuvhdl	https://github.c		Reed Foster	RISC AVR	8 16	kintex-7-3 James 5			118 ## 14.				vhdl 29			N 256 64K Y		7 32	2016 2017		six tutorials on uCPUvhdl	using muCPUv2_1 of 3 upwards compatible do
avr_fpga svstem05	https://opencor		Juergen Sauermann John Kent, David Burn	6805	8 16	kintex-7-3 James B			1 6 115 ## 14.		4.0 20.2					N N 64K 128K Y N N 64K 64K Y		32	2009 2010		extended lecture on FPGA uP design	missing module in atmega8_pong_vga
altium/TSK165:	http://techdoss	proprietar		PIC16	8 12	spartan-3 Altium	1 dKei 83		50		2.0 19.8		proprietary	Systemios		N Y 256 4K Y	++	+	2003 2009	nttp.//members.c	frozen, asm. C. C++, schem, VHDL & V	clock is 50MHz. #s for other force
avr core	https://onencor		Rusian Lepetenok	AVR	8 16	kintex-7-3 James B			127 ## 14.	7 0.33				avr core		N 64K 128K Y	72	32	2004 2017	C.10140.pui, CR01	VHDL core also	Clock is Solville, #3 for other tyges
pet_fpga	https://github.c		Thomas Skibo	6502	8 8				242 ## 14.							N N 64K 64K Y			2007 2011	https://github.com	for Commodore PET	
m65	www.ip-arch.jp/	0.00.0.0	Naohiko Shimizu	6502	8 8	arria-2 James B			110 ## q13.				sfl & TI 8	m65cpu	Y yes	N N 4K 4K Y			2001 2002			
ladybug	https://github.c			6502	8 8	spartan7 James s			4 106 ## v23.				verilog 2		yes	N N 64K 64K Y			2016	http://ladybug.xs4	lall.nl/arlet/fpga/6502/	
ag_6502	https://opencor	beta	Oleg Odintsov	6502	8 8	kintex-7-3 James B			176 ## 14.		4.0 17.7	ALX	verilog 2	ag_6502	yes	N N 64K 64K Y			2012 2012		verilog code generation, "phase level	accurate"
tv80	https://opencor		Guy Hutchison, Howar	Z80	8 8	kintex-7-3 James B			182 ## 14.		3.0 16.6	AX	verilog 6	tv80n	Y yes	N N 64K 64K Y			2004 2020	https://github.com	derived from Daniel Wallner's T80, As	SIC implementations
pavr	https://opencor		Doru Cuturela	AVR	8 16	kintex-7-3 James B						Х	vhdl 18	pavr_cont	Y yes	N Y 4K 4M Y		32	6 2003 2009		superset of AVR	
m16c5x	https://opencor	mature	Michael Morris	PIC16	8 14	- ретенти			3 60 ##			ΧY	verilog 3		Y yes	N Y 256 4K Y			2013 2014		SOC LUT count	
mx65	https://github.c	om/Steve	Steve Teal	6502	8 8	k7-3 James 5			0.5 207 ## 14.					apple1	Y yes	N 64K 64K Y	++		2022 2022		cycle accurate, passes Klaus Dormann	
jca iop16b	tores destrict		John Cronin	RISC	8 32								verilog 17			N av av	1 40	16	2024 2022	to the second second	has VGA controller, plays Pong	altera memories
	https://github.c		Doug Gilliland	RISC	8 16			-	2 50 ##	0.33				cpu_top	r asm	N N 64K 64K Y	18	8	2021 2022	https://hackaday.i	,	full set of perpherals, 2022 version is huge
z80control 8051	https://opencor	alpha alpha	Tyler Pohl Simon Teran, Jakas	Z80 8051	8 8	kintex-7-3 James B zu-3e James a			189 ## 14. 242 ## v21.							N N 64K 64K Y N 64K 64K Y	++		2010 2012 2001 2016		Microprocessor targeting embedded 8051 core includes several on-chip pe	interfaces to DRAM, based on T80 core
6809 6309	https://opencor		Aleiandro Paz Schmidt	6809	8 8	kintex-u3 James v			242 ## V21							N N 64K 64K Y	++	+	2001 2016		6309 op-codes not implemented	does not match timing results of zyng+
apple2fpga	http://www.rs.r		Stephen A Edwards	6502	8 8	zu-3e James v			7 195 ## v21			AX Y	vhdl 19	de2 ton	Y Ves	N Y 64K 64K Y	++	-+	2012 2013		emulation of Apple II computer	replaced Altera PLL with stub
t80	https://opencor		Daniel Wallner	Z80	8 8	kintex-7-3 James 2			163 ## 14.					T80a	Y yes	N N 64K 64K Y	++	-	2007 2022		Z80, 8080 & gameboy inst sets, seven	
dalton_8051	www.cs.ucr.edu		Tony Givargis	8051	8 8	kintex-7-3 James s			1 0.5 105 ## 14.							N N 64K 64K Y			1999 2003	https://ics.uci.edu		¥ -
6809_6309	https://opencor		Alejandro Paz Schmidt	6809	8 8	kintex-u3 James v		6 367 6	185 ## v23.	2 0.33	3.0 12.3	ALX B	verilog 5			N N 64K 64K Y			2012 2015		6309 op-codes not implemented	does not match timing results of zynq+
	https://github.c	om/nanar	nanamake Nanamaru	avr	8 16	cyclone4 nanama			1 64 ## q14.							N 64K 128K Y	72	32	2018		quartus project & report files	2nd version with data & prog mems
avr_cpu	iittps.//gitiiub.c																					
gup	https://opencor	0100.0		68HC11	8 8	arria-2 James B							vhdl 25	gator_upr	Y yes	N N 64K 64K Y			2008 2011	https://www.mil.u	top level is schematic	
gup r8051 verilogboy	https://opencor https://github.c	stable		8051	8 8	kintex-7-3 James B	rakef 103		1 139 ## 14.	7 0.33	4.0 11.1	Х	verilog 2	r8051	Y yes	N N 64K 64K Y N N 64K 64K Y N N 64K 64K Y			2008 2011 2015 2019 2019			also https://github.com/neildryan/GBA

_uP_all_soft folder	opencores or prmary link	status	author styl		sz inst sz	FPGA repor com ter ents	LUTs ALUT	Dtt CT.	blk F	a tool	MIPS clk /inst in	s/ KIPS st /LUT	ven dor	src #src code files	top file	tool Chai	fitg P max max byte			pe start last en year revis	secondary web link	note worthy	comments
system11	https://opencor	alpha	John Kent, David Burne 68H	IC11	8 8	kintex-7-3 James Brakef	f 1218	8 6	153	3 ## 14.7	0.33 4	1.0 10.3	ΧΥ	vhdl 17	cpu11	Y yes	N N 64K 64K Y			2003 2009	http://members.c	known bugs & untested instructions	
6809_6309	https://opencor		Alejandro Paz Schmidt 68		8 8	kintex-7-3 James Brakef				## 14.7							N N 64K 64K Y		8	2012 2015		6309 op-codes not implemented	
6809_6309	https://opencor			,05	8 8	arria-2 James Brakef		-		## q18.0		3.0 9.5	ALX E				N N 64K 64K Y		8	2012 2015		6309 op-codes not implemented	
cpu8080 apple2fpga	http://opencor			080	8 8	kintex-7-3 James Brakef kintex7-3 James Brakef				9 ## 14.7 9 ## 14.7							N N 64K 64K Y N Y 64K 64K Y		-	2006 2016 2007 2022		includes VGA display generator, three emulation of Apple II computer	replaced Altera PLL with stub
c88	https://github.c				8 8	kintex-7-3 James Brakef				7 ## 14.7	0.33 2			vhdl 25			N 8 256 Y		8	2015 2015	https://www.vout	only 8 memory locations	used 3658 Dff, doesn't infer block or LUT RAP
kiwih	https://github.co				8 8	artix-7 James no LUT		0 2167 6		## v23.2	0.20 1			verilog 14						2023	https://efabless.c	uP design via chatGPT4, ASIC gate list	
turbo9	https://github.co	WIP	Kevin Phillipson 68	309	8 8	artix-7 James no tim	n 1428	8 530 6	8 117	2 ## v23.2	0.33	8.0 8.6	ΧΥ	verilog 96				44 13	8	6 2024	https://hackaday.		masters thesis, full testbench, ucoded
baby8	https://github.co	om/jecelji	Jecel de Assumpcao Jr ri		8 8	ice40 Jecel de Assu			50	3 ##	0.17 4			Jenem 17					16	2024	https://mdpi-res.o	minimal 8-bit uP with 16-bit adrs	ASIC & FPGA stats for risc-v, baby8 & soft uP
6809_6309	https://opencor	beta		309	8 8	stratix-5 James Brakef				3 ## q14.0		8.6			MC6809_0				8	2012 2015		6309 op-codes not implemented	
turbo9	https://github.co			303	8 8	artix-7 Kevin Phillips kintex-7-3 James Brakef			8 112	2 ## v22.2 1 ## 14.7	0.33 3						N 64K 64K Y		8	6 2024 2012 2018	https://www.yout	competes well against other 8-bitters	four videos, see github page
light52 wb_z80	https://opencor				8 8	kintex-7-3 James Brakef kintex-7-3 James Brakef				1 ## 14.7	0.00						N N 64K 64K Y N N 64K 64K Y			2012 2018		targeted to balanced derived from Guy Hutchison TV80	~ 6 clocks/inst Wishbone High Performance Z80
cpu6502_true_	https://opencor	0.00.0			8 8	kintex-7-3 James Brakef				9 ## 14.7							N N 64K 64K Y		_	2004 2012		cycle accurate	web page update only
a-z80	https://opencor				8 8	zu-3e James timing				l ## v21.1			AX	verilog 24	z80 top (Y ves	N N 64K 64K Y			2014 2020	https://github.cor	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spe
68hc08	https://opencor	stable	Ulrich Riedel 68	808	8 8	zu-3e James vivado	0 1875	5 128 6		1 ## v21.1				vhdl 1	x68ur08	yes	N N 64K 64K Y			2007 2009			68c05 & 68c08 very different Fmax
6809_6309	https://opencor	beta	Alejandro Paz Schmidt 68	309	8 8	spartan7- James vivado	1592			## v23.2				verilog 5	MC6809_0	Y yes	N N 64K 64K Y			2012 2015		6309 op-codes not implemented	does not match timing results of zynq+
a-z80	https://opencor			-	8 8	kintex-7-3 James Brakef				1 ## 14.7							N N 64K 64K Y			2014 2020		gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spe
c88	https://github.co				8 8	spartan-3 James Dff gei				1 ## 14.7	0.33 1					Y asm		10	8	2015 2015	https://www.yout	only 8 memory locations	used 3785 Dff, doesn't infer block or LUT RAN
t48	https://opencor				8 8	cyclone-1 Arnim Laeuge			1 59		0.33 4		AX	vhdl 70					+	2004 2022	haran Harris 11	T48 uController	used in several projects
bfcpu atmega8_pong	http://www.cliff https://fr.wikive	stable stable	Clifford Wolf Tui Juergen Sauermann A	8	8 3	zu-3e James Brakef spartan-3 James clock of				0 ## v21.1 3 ## 14.7	0.02 4	1.0 6.5 1.0 6.3			cw6671 avr_fpga_		N N 64K 64K Y N 64K 64K Y		4	2003 2003	https://en.wikipe	no accum, data pointer and brackete several projects using avr core	internal 1-byte data cache doubles performa uses Sauermann core
t51	https://onepcor		Andreas Voggeneder 80		8 8	kintex-7-3 James Brakef				7 ## 14.7	0.33						N N 64K 64K Y	1/	4	2017 2017		8052 & 8032	8032 SoC
pulserain	https://github.co				8 8	arria-2 James some	_) ## q18.0	0.33 2						N Y 64K 64K Y	+ + +		2017 2018	https://www.puls	1 clk/inst, intended for Max10	5552 550
copro6502	https://github.co				8 8	kintex7-3 James bare o				7 ## 14.7				vhdl, Verilog		Y yes	64K 64K Y			2014 2019	https://stardot.or	. , .,	
atmega8_pong	https://fr.wikive	stable	Juergen Sauermann A	VR	8 16	spartan-3 James clock o	2898	8 4 :	1 11 53	8 ## 14.7	0.33 1	1.0 6.0		/ vhdl 37			N 64K 64K Y	17	4	2017 2017		several projects using avr core	uses Sauermann atmega16 core
system09	https://opencor		John Reine, Barra Barri	,05	8 8	Killick 7 Coulines Braker	1001			3 ## 14.7			AX \	vhdl 40	cpu09l	Y yes	N N 64K 64K Y	44 13	8	2003 2021	http://members.c	from John Kent web page	opencores download URL incorrect, use col E
fpga-64	http://www.syn			02	8 8	kintex-7-3 James Brakef				5 ## 14.7				vhdl 26	fpga64_cc	Y yes	N N 64K 64K Y		26	2005 2008		Rendition of Commodore 64	altera top level schematic
mc6803	https://opencor			,05	8 8	spartan7 James Brakef		8 1223 6		3 ## v23.2	0.33	3.0 5.7	Х				N N 64K 64K Y	<u> </u>		1999			John E. Kent, translated CPU core from VHDL
coco3fpga turbo8051	https://github.co			,05	8 8	spartan7 James Kent's kintex-7-3 James Brakef				8 ## v23.2 7 ## 14.7	0.33 3		AX	verilog 39	cpu09I_12	Y yes	N 64K 64K	44 13	8	2007 2015 2011 2016	http://www.dave	uses John Kent's 6809 & adds color co	altera project with 6809 & 6502 uPs
ep8080	https://opencor https://github.ci				8 8	kintex-7-3 James Braket kintex-7-3 James Brakef			1 12,	/ ## 14./ 1 ## 14.7	0.33 4			verilog /4 vhdl 4	oc8051_tc	Y yes	N N 64K 64K Y N N 64K 64K Y				9090 data shoots	includes perpherials initialized Lattice memory blocks	work related to eP16
8051	https://gitilub.ci			-	8 8	kintex-7-3 James tunred		-		## 14.7	0.33 4			verilog 32					_	2002 2010	8080 data sileets	8051 core includes several on-chip pe	
i8086up	https://github.co	om/fallah:		86	8 8	spartan3 Ali Fallah	3132		1 12 98	3 ## 14.7		1.0 5.2			processor				7	2019		simple x86 with VGA, SD, part	case stmt. one branch per inst. xilinx IP
mycpu	http://www.my	mature	Dennis Kuschel acc	um	8 8	kintex-7-3 James Brakef				## 14.7	0.33		Х	vhdl 28	cpu_top	Υ	N 64M 64M Y			2010 2023	http://mynor.org/	originally in TTL, avail. as a kit	my4th: micro-coded, bit serial, runs Forth
cast_8051	http://www.cas	proprietar	CAST Inc 80)51	8 8	virtex-6 CAST I 820 sli	li 1800	0 6	2 81	1 ## 12.1	0.33			proprietary		Y yes	N 64K 64K Y		32		http://www.cast-i	Cast has uP related IP	several versions, FPGA kits
hc11core	http://www.gm	0.00.0.0	Green Mountain Come 68H		8 8	kintex-7-3 James Brakef				7 ## 14.7	0.33 4			vhdl 1		Y yes	? N 64K 64K N	53	8	2 2000	6811 data sheets	restricted use license, with correction	
z3	https://opencor		Charles Cole CI	_	8 8	arria-2 James Brakef			-	l ## q18.0				verilog 3		Υ	128K 128K		_	2014 2014	https://en.wikipe	Infocom Z-Machine V3, youtube vide	http://inform-fiction.org/zmachine/standard
oms8051mini bfcpu	https://opencor		Simon Teran, Dinesh A 80 Clifford Wolf Tu	051 ring	8 8	kintex-7-3 James Brakef zu-3e James Brakef				3 ## 14.7 0 ## v21.1	0.33 5	5.0 4.4 1.0 4.1	X	verilog 66 3 vhdl 4	digital_co	Y yes	N N 64K 64K Y			2000 2018 2003 2003		no accum, data pointer and brackete	Control of the contro
df6805	http://www.cliff			ring 805	8 3	zu-3e James Brakef stratix-1 Hitech Global			83		0.01 4			proprietary	CW6670		N N 64K 64K Y N N 64K 64K Y	8		2003 2003	https://en.wikiper 6805 data sheets	no accum, data pointer and brackete	first implementation, no data cache
socz80	httn://sowerhut				8 8	spartan-6 James constr		-		3 ## 14.7	0.33				ton level		N N 64K 64K Y		_	2013 2014	0803 data sileets	based on Daniel Wallner's T80, for Pa	I Inillio Pro hoard
system6801	https://opencor		Michael L. Hasenfratz 68		8 8	cyclone-3 James Brakef				3 ## 14.7	0.33 4						N N 64K 64K Y			2003 2009	http://members.c	based on John Kent's 6801	tested on Apex20K. Cyclone & Straix boards
68hc08	https://opencor	stable	Ulrich Riedel 68	808	8 8	kintex-7-3 James Brakef	f 2290	0 6	101	1 ## 14.7	0.33 4				x68ur08		N N 64K 64K Y			2007 2009	,		, , , , , , , , , , , , , , , , , , , ,
lattice6502	https://opencor	beta			8 8	kintex-7-3 James Brakef			214	1 ## 14.7	0.33 4						N N 64K 64K Y			2010 2010		targeted to LCMXO2280	
z80soc	https://opencor	stable	Ronivon Costa Z		8 8	spartan3e James Brakef			2 23 70	3 ## 14.7	0.33						N N 64K 64K Y			2008 2016		based on Daniel Wallner's T80	directory disappeared
i8080-vhdl	https://github.co	om/bfenn		080	8 8	kintex7 James Brakef				## 14.7	0.33 8				cpu8080_	Y yes			_	2018		implemented invaders game	
jtkcpu i8051	https://github.co	stable		000	8 8	cyclone3 Jose Tejada G kintex-7-3 James see da				0 ## q18.0	0.33 3	3.0 3.4 1.0 3.2					N N 64K 64K Y N 64K 64K Y		8	2023 2024 1999 2016		gaming uP, compatible with Konami's author has book & course	docs have ISA comparison 6809/6309/this Embedded System Design: A Unified Hardwa
cpu86	https://gitnub.co	0100.0			8 8	kintex-7-3 James Brakef			1 0.5 105	7 ## 14.7	0.33 2				cpu86_tor		N N 1M 1M Y	+	-	2002 2018	http://www.ht-lal		ht-labs offers several uP cores
a-z80	https://opencor				8 8	cyclone-2 Goran Devic				9 ## q11.1s							N N 64K 64K Y	+++		2014 2020		gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spe
rf6809	https://opencore				8 8	artix-7 Robert Finch) ## V21.2	0.33 4			system 21	rf6809	Y yes	N 16M 16M Y	44 13	8	2022 2024		Different from rtf6809: 24-bit adrs, o	
mc8051	http://www.ore	stable	Helmut Mayrhofer 80	051	8 8	kintex-7-3 James Brakef	f 3022	2 6	1 87	3 ## 14.7	0.33 4		Х	vhdl 49	mc8051cc	Y yes	N N 256 64K Y			1999 2013	www.oreganosyst	fast 8051, version available with float	ing-point by David Lundgren
altium/TSK80x		proprietar		00	8 8	spartan-3 Altium	2558		50	-	0.33			proprietary		Y yes	N N 64K 64K Y			2004 2017	CR0140.pdf, CR01	frozen, asm, C, C++, schem, VHDL & \	clock is 50MHz, #s for other fpgas
bfcpu	http://www.cliff				8 3	kintex-7-3 James Brakef				## 14.7	0.01 4						N N 64K 64K Y	8		2003 2003	https://en.wikiper	no accum, data pointer and brackete	
i8051	https://github.co)51	8 8	spartan7 James see da		0 1339 6		3 ## v24.1	0.33 4				i8051_all		N 64K 64K Y	$\sqcup \sqcup$	_	1999 2016	https://ics.uci.edu	author has book & course	Embedded System Design: A Unified Hardwa
hd63701 system68	https://opencor		,	_	8 8	spartan-6 James Brakef				1 ## 14.7	0.33 4			verilog 6 vhdl 21			N N 64K 64K Y N N 64K 64K Y	+++	-	2014 2003 2009	http://massharra	Used in Atari game console, 6801 clo	ne?
m2cpu	https://opencor https://github.co	0.00.0	,	isc SO1	8 8	spartan-3 James Braket max10 Zakary Nafzig		-		5 ## 14.7 5 ## q22.1		5.0 1.7	A		cpu68 m2cpu_to	Y yes Y asm	N N 64K 64K Y	75 A	7	2003 2009	ncp://members.c	micro-coded 8-bitter with 75 instruct	Quartus project files year output
v65c816				_	8 8	cyclone-I\ Valerio Ventu			25			3.0 1.6	A	vhdl 26		Y asm Y ves		/3 4	-	2016 2018	https://opencores		https://www.youtube.com/watch?v=K3jH-
altium/TSK51A		proprietar		_	8 8	spartan-3 Altium	1890		1 50		0.33			proprietary			N N 64K 64K Y	+++	-	2004 2017	CR0140.pdf. CR01	frozen, asm, C, C++, schem, VHDL & \	
rtf6809	https://github.co			_	8 8	kintex-7-3 James many	7506	5 6	1 2 106	## 14.7	0.33			verilog 4		Y yes	N N 64K 64K Y		8	2012 2015		6809 with 32-bit "FAR" addressing	see also rf6809 variant
cpu65c02_true	https://opencor	stable			8 8	spartan-6 James latch v			47	7 ## 14.7				vhdl 8			N N 64K 64K Y			2008 2018		cycle accurate	
nanoprocessor	https://github.co		Yasantha Niroshan ri		4 12	artix7 James no LUT	37	7 50 6	1 35.	1 ## v24.1	0.10	1.0 687.2	х	vhdl 5	nanonrea	V	N 8		$-\mathbb{F}$	2024		educational: 4 insts MOV. ADD. NEG	0. I7D
lem4 9ptr	https://gitiidb.co						_			7 ## v20.1					nanoproci lem1 9pti	Ÿ	N Y 512 2K N	24	+	1 2016			4 index registers: (ix),(ix),(ix++),(ix+off)
nibblercpu	https://eist.eithu		erin candescent acc		4 8	spartan7 James Brakef				## V20.1		2.0 410.3	^^		nibblercou		N Y 4K 4K	27	\dashv	2010	https://www.bign	4-bit CPU in VHDL	seondary web link has documentation
lem4_9ptr	https://opencor			_	4 9	kintex-7-3 James 1 stage			1 151			1.0 240.0	AX		lem1_9pti		N Y 512 2K N	24		1 2016			4 index registers: (ix),(ix),(ix++),(ix+off)
lem4_9	https://opencor			um	4 9	kintex-7-3 James 1 stage	144	4 6		5 ## 14.5	0.16 1	1.0 216.7	AX	vhdl 2	lem1_9		N Y 32 2K N			1 2016		binary & BCD digit addition, speed m	
jane_nn		stable	Suresh Devanathan RI		4 8	kintex-7-3 James Brakef				3 ## 14.7	0.33 1	1.0 81.4	Х		Processor	Υ		27	16	2002		neural network microprocessor, spec	
mcs-4	https://opencor					kintex-7-3 James Brakef				5 ## 14.7				verilog 7			N 4K 4K N			2012 2012		4004 was multi-chip	4004 CPU & MCS-4
tinycomputer	https://github.co													vhdl 29			N 256	20	16	2017		4-bit Up via 2901 slice & micro code	
t400	https://opencor	stable	Arnim Laeuger COF	400	4 8	spartan-2 Arnim Laeuge	643	3	2 60	4	0.16 4	1.0 3.7	AX	vhdl 36	t400_core	Y yes	N Y 64 1K Y	$\sqcup \sqcup$	_	2006 2009		implementation of National's 4-bit CC	DP400 microcontroller
lem1 9min	https://opencor	stable	James Brakefield acc	um	1 9	kintex-7 James 1 stage	63	3 6	1 358	3 ## 14.5	0.04 1	1.0 227.2	ALX	vhdl 3	lem1 9mi	Y asm	N Y 64 2K N	8	64	1 2003 2009		logic emulation machine	
				_	_	kintex-7-3 James 1 stage			1 171	1 ## 14.5		.0 91.2			lem1_9		N Y 32 2K N			1 2016 2017		single bit at a time, absolute adrs	
lem1_9	https://opencor	alpha	James Brakeneiu acc	um	1 9	KILITEX-1-3 James I Stable	7.3	7 101															
	https://opencor https://opencor		James Brakefield acc		1 9	kintex-7-3 James 1 stage				5 ## 14.5		1.0 72.0			lem1_9pti		N Y 512 2K N			1 2016			4 index registers: (ix),(ix),(ix++),(ix+off)

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	iA repo	r com ents	LUTs ALUT	Dff	mults	k F m max		tool ver	MIPS cli		ven dor				chai	fltg P, Ag		max by						second li	ary web nk
121	# usable(beta, sta	ble or m	14	45	2	L blank	:	635		#	628	#	41			73 verilog	309		non-blanl	505	41		4	22 40		26				
47	"B" or "X" of limit	ed interest		686	68	0									6	86 vhdl	293		asm	112	Web pa	ge DN	IIPS p <u>en</u>	.wikipe	dia.org	/wiki/	Instruct	ions pe	commun	nity.freesc
MIPS/MHz Pro	o-rating for data si	ze:			6	zu-3e									sy	s verilog	26		forth	11	DMIPS	per clo	ck for m	any mi	cropro	essor	s:	http:	//en.wikir	oedia.org/v
1-bit	0.04	16-bi	it	0.67	64-bi	:		2.00							pro	prietary	23	_												
4-bit	0.17	24-bi	it	0.80	Silico	n Area eq	uivalent	s 6LUT o	r ALUT 1	= 1.5 4LU	T					scala	6	ſ	77	_paper_c	only		417 VH	-IDL						
8-bit	0.33	32-bi	it	1.00	LUTS	DSP48		16:1							sc	hematic	16	I	60	educatio	nal		450 Ve	erilog						
12-bit	0.40	48-bi	it	1.50	LUTS	Block RAM	v1	32:1							vhd	l, verilog	9	ĺ	25	_weak_s	tart		82 Sy	stem V	erilog					
Under the assu	umption that the co	ore is capable	of one instuction	n per clock					430	Unique fo	lders in	this s	sheet	:				ĺ	8	_up_core	es es		17 Sp	inal/Sc	ala			https	://github.	.com/fayal

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_uP_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulatio
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
fltg pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++,indir; (indir), (indir++), (indir), (indexed), abs-short/direct page, scaled
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions or web page updates
secondary web link	secondary web address
note worthy	anything special about the design

•	non-blank	505 41		422	40	26			
3	asm forth					a.org/wiki/In oprocessors:	structions_pei_community.freesc_www.eembc.org/coremark/index.php http://en.wikipedia.org/wiki/Instructions_per_second		
	77	_paper_only	4	417 VHD	L				
	60	educational	4	450 Veri	og				
	25	_weak_start		82 Syst	em Veri	ilog			
	8	_up_cores		17 Spin	al/Scala	1	https://github.com/fayalalebrun/awesome-spinalhdl (17) scala/spinal CPUs		
	27	in limbo		19 VHD	L, Verile	og			
7	10	planning		3 MyH	MyHDL				
		simulation main+sim		36 prop	proprietary other				
				14 othe					
	497	net main		29 Sche	matics				
	644	total	1	067 tota					

note worthy

comments

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)