

id	url	opencores or primary link	status	author	style / clone	year	inst #	PGA	reporter	com ents	LUTs ALUT	Dff	LUT? multi	bik ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chain	flg pt	flg HwV	max data	byte inst	max adrs	# inst	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments	
Small soft core up IP inventory																																									
Opencore and other soft core processors																																									
1410	https://github.com/cube1	alpha	Simon Teran, Jakas	1401	6	6x			James area o	1424	645	6						##	v21.1	0.33	4.0	14.0	ILX	vhdl	700	Y	N	16K	16K	Y						2019	2021	https://www.com	superset of IBM1401, gate level vhdl, was student at UW		
8051	https://opencor	alpha	Simon Teran, Jakas	8051	8	8			z-u3e	1444	645	6	1					212	##	v21.1	0.33	4.0	5.3	ILX	verilog	32	oc8051.t	Y	yes	N	64K	64K	Y				2001	2016		8051 core includes several on-chip peripherals, like timers and counters	
8051	https://opencor	alpha	Simon Teran, Jakas	8051	8	8			z-u3e	1744	645	6	1					141	##	v21.1	0.33	4.0	5.3	ILX	verilog	32	oc8051.t	Y	yes	N	64K	64K	Y				2001	2016		8051 core includes several on-chip peripherals, like timers and counters	
160it_processor	https://github.com/grant	beta	MD Baduzzaman Pran	MIPS	16	16			James area o	1607	367	6						223	##	v21.1	0.33	3.0	21.7	AILX	B verilog	5	MC6809	Y	yes	N	64K	64K	Y				2018	2018	https://pranto	course project, schematics only	simple up with well done schematics
1802-pico-bas	https://github.c	beta	Steve Teal	1802	8	8			z-u3e	1497	136	6	2					427	##	v21.1	0.33	12.0	47.6	LX	vhdl	6	pico_basi	Y	yes	N	64K	64K	Y	52	16		2016	2016	https://wiki.f	VHDL 1802 Core by TinyBASIC	tiny Basic in ROM, Interrupts & DMA not imple
24bit_up_ctr	https://github.c	alpha	Harshal Mittal	RISC	24	24			z-u3e	3535	2166	6	1					187	##	v21.1	0.80	1.0	42.2	X	verilog	17	processor	Y	yes	N	16M	16M	N	17	32		2019	2019		basic 24-bit RISC, course work	big diff count, multiple writes to register file
32-bit MIPS	https://sourcef	beta	Cairo University	MIPS	32	32			James area o	very slow synthesis			6	1				100	##	v21.1	1.00	1.0			vhdl	18	mips_mod	Y	yes	N	4G	4G	Y				2011	2018		Cairo University EE dept	stopped run in synthesis
6809_6309	https://opencor	beta	Alejandro Paz Schmidt	6809	8	8			z-u3e	1606	367	6						233	##	v21.1	0.33	3.0	21.7	AILX	B verilog	5	MC6809	Y	yes	N	64K	64K	Y				2012	2015		6309 op-codes not implemented	does not match timing results of zyng+
6809_6309	https://opencor	beta	Alejandro Paz Schmidt	6809	8	8			stratix-5	1711	171	A						223	##	v21.1	0.33	3.0	21.7	AILX	B verilog	5	MC6809	Y	yes	N	64K	64K	Y				2012	2015		6309 op-codes not implemented	
6809_6309	https://opencor	beta	Alejandro Paz Schmidt	6809	8	8			stratix-5	1711	171	A						223	##	v21.1	0.33	3.0	21.7	AILX	B verilog	5	MC6809	Y	yes	N	64K	64K	Y				2012	2015		6309 op-codes not implemented	
6809_6309	https://opencor	beta	Alejandro Paz Schmidt	6809	8	8			stratix-5	1711	171	A						223	##	v21.1	0.33	3.0	21.7	AIL																	

_up_all_soft folder	opencores or primary link	status	author	style / clone	year first	year last	FPGA	reporter	com ments	LUTs /LUT	DFF	LUTs /DFF	mults	blk ram	F max	date	tool ver	MIPS /inst	dkls/ inst	KIPS /LUT	ven dor	SOC	src code	#src files	top cpu	tool chal	flg pt	max dat	max inst	byte adrs	#inst	adr mod	# pip	start year	last year	secondary web link	note worthy	comments		
armv4	https://opencores.org/projects/leon4	stable	Jonathan Masur	ARM9	32	32	zu-3e	James altera	primitives	6						##	211.1	1.00	1.0	A	vhdl	13	cpu	Y	yes	Y	4G	4G	Y	80	16	2014	2014			ARMv3 ISA, clones early ARM processors in functionality				
armv4_uarch	https://github.com/grantwilk/armv4_uarch	stable	Grant Wilk	ARM9	32	32	max10	Grant Wilk	2860	4					50	##	q180.0	1.00	1.0	17.5	A	vhdl	18		Y	yes	N	4G	4G	Y		16	2020	2020	https://grantwilk.github.io/	custom arch for the ARMv4 ISA on FPGAs	course work, top level is schematic			
armv4_uarch	https://github.com/grantwilk/armv4_uarch	stable	Grant Wilk	ARM9	32	32	zu-3e	James vivado	defaults	4						##	211.1	1.00	1.0	A	vhdl	18		Y	yes	N	4G	4G	Y		16	2020	2020	https://grantwilk.github.io/	custom arch for the ARMv4 ISA on FPGAs	course work, Quartus project				
arm9-soft-cpu	https://github.com/riscvite/linxing	stable	Li Xinbing	ARM9	32	32	zu-3e	James vivado	3914	1257	6	4			167	##	211.1	1.00	1.0	42.6	verilog	4	arm9-cores	Y	yes	Y	4G	4G	Y					2020	2020			ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz	
arm9-soft-cpu	https://github.com/riscvite/linxing	stable	Li Xinbing	ARM9	32	32	zu-3e	James vivado	2098	778	6	4			238	##	211.1	1.00	1.0	113.5	verilog	4	riscvite-core	Y	yes	Y	4G	4G	Y					2020	2020			ARMv4-compatible CPU core	no interrupts or reg banks	
arm9-soft-cpu	https://github.com/riscvite/linxing	stable	Li Xinbing	ARM9	32	32	zu-3e	James vivado	1807	736	6				357	##	211.1	1.00	1.0	197.6	verilog	4	riscvite-core	Y	yes	Y	4G	4G	Y					2020	2020			ARMv4-compatible CPU core	no mults, interrupts or reg banks	
artemis	https://github.com/simulatio	stable	Sudharshan Sundaram	RISC	16	16	zu-3e	James vivado	incomplete source code							##	211.1	1.00	1.0		verilog	9	main-test	Y	asm	N			N	18	8	2018	2020	https://www.youfi.org/		simple, educational up with decent video project				
aspidia	https://opencores.org/projects/aspidia	stable	Sotriou	DLX	32	32	zu-2e	James vivado	dated xilinx primitives	6						##	202.1	1.00	1.0		X	verilog	10	DLX_top	Y	yes	Y	4G	4G					2002	2009			DLX	compiled sync version	
aspidia	https://opencores.org/projects/aspidia	stable	Sotriou	DLX	32	32	kintex-7-3	James vivado	dated	3586	6				257	##	14.7	1.00	1.0	71.7	X	verilog	10	DLX_top	Y	yes	Y	4G	4G					2002	2009			DLX	compiled sync version	
atlas_2K	https://opencores.org/projects/atlas_2K	beta	Stephan Nolting	RISC	16	16	zu-3e	James vivado	1222	1160	6	1	5	262	##	211.1	0.80	1.0	171.4	ILX	vhdl	19	ATLAS_2K	Y	asm	N	Y	64K	64K	M	80	8	2013	2015			ARM thumb like inst set	has MMU & full SOC features		
atlas_2K	https://opencores.org/projects/atlas_2K	beta	Stephan Nolting	RISC	16	16	kintex-7-3	James vivado	1595		6	1	5	151	##	14.7	0.80	1.0	75.9	ILX	vhdl	19	ATLAS_2K	Y	asm	N	Y	64K	64K	M	80	8	2013	2015			ARM thumb like inst set	has MMU & full SOC features		
atlas_core	https://opencores.org/projects/atlas_core	beta	Stephan Nolting	RISC	16	16	zu-3e	James vivado	611	285	6	1		333	##	211.1	0.80	1.0	436.4	ILX	vhdl	8	ATLAS_CP	Y	asm	N	Y	64K	64K	Y	80	8	2013	2015			ARM thumb like inst set	non-MMU version		
atlas_core	https://opencores.org/projects/atlas_core	beta	Stephan Nolting	RISC	16	16	kintex-7-3	James vivado	559		6	1		200	##	214.1	0.80	1.0	286.2	ILX	vhdl	8	ATLAS_CP	Y	asm	N	Y	64K	64K	Y	80	8	2013	2015			ARM thumb like inst set	non-MMU version		
atmega8_pong	https://fr.wikivisr.com/wiki/Atmega8_pong	stable	Juergen Sauermann	AVR	8	16	spartan-3	James clock	2767		6	1	10	53	##	14.7	0.33	1.0	6.3	X	Y	vhdl	37	avr_fpga	Y	yes	N	64K	64K	Y	17	4	2017	2017			several projects using avr core	uses Sauermann core		
atmega8_pong	https://fr.wikivisr.com/wiki/Atmega8_pong	stable	Juergen Sauermann	AVR	8	16	spartan-3	James clock	2898		6	1	11	53	##	14.7	0.33	1.0	6.0	X	Y	vhdl	37	pacman	Y	yes	N	64K	64K	Y	17	4	2017	2017			several projects using avr core	uses Sauermann atmega16 core		
attiny_atmega	https://github.com/attiny_atmega	beta	Georgiulian Iulian	AVR	8	16	zu-3e	James vivado	1366	116	6			179	##	211.1	0.33	1.0	43.1	X	Y	verilog	9	mega-cor	Y	yes	N	64K	128K	Y	72	32	2018	2019	https://jit.morger.com/	configurable AVR processor w/8 configurations				
avr_core	https://opencores.org/projects/avr_core	stable	Ruslan Lepetenko	AVR	8	16	zu-3e	James vivado	2424	519	6			250	##	211.1	0.33	1.0	50.8	X	verilog	70	avr_core	Y	yes	N	64K	128K	Y	72	32	2002	2017			VHDL core also				
avr_core	https://opencores.org/projects/avr_core	stable	Ruslan Lepetenko	AVR	8	16	kintex-7-3	James vivado	2135		6			127	##	14.7	0.33	1.0	19.7	X	verilog	15	avr_core	Y	yes	N	64K	128K	Y	72	32	2002	2017			VHDL core also				
avr_fpga	https://opencores.org/projects/avr_fpga	stable	Juergen Sauermann	AVR	8	16	kintex-7-3	James vivado	1606		6	1	6	120	##	14.7	0.33	1.0	24.7	X	vhdl	20	cpu_core	Y	yes	N	64K	128K	Y	72	32	2009	2010			extended lecture on FPGA up design				
avr_fpga	https://opencores.org/projects/avr_fpga	stable	Juergen Sauermann	AVR	8	16	kintex-7-3	James vivado	1877		6	1	6	115	##	14.7	0.33	1.0	20.2	X	Y	vhdl	20	avr_fpga	Y	yes	N	64K	128K	Y	72	32	2009	2010	https://fr.wikivisr.com/wiki/avr_fpga	extended lecture on FPGA up design	missing module in atmega8_pong_vga			
avr_fpga	https://opencores.org/projects/avr_fpga	stable	Juergen Sauermann	AVR	8	16	zu-3e	James vivado	1606		6	1	6		##	211.1	0.33	1.0		X	vhdl	20	cpu_core	Y	yes	N	64K	128K	Y	72	32	2009	2010			extended lecture on FPGA up design				
avr_fpga	https://opencores.org/projects/avr_fpga	stable	Juergen Sauermann	AVR	8	16	zu-3e	James vivado	1877		6	1	6		##	211.1	0.33	1.0		X	Y	vhdl	20	avr_fpga	Y	yes	N	64K	128K	Y	72	32	2009	2010	https://fr.wikivisr.com/wiki/avr_fpga	extended lecture on FPGA up design	missing module in atmega8_pong_vga			
avr_hp	https://opencores.org/projects/avr_hp	stable	Strach Tobias	AVR	8	16	kintex-7-3	James 2slot	1554		6			223	##	14.7	0.33	1.0	47.4	X	vhdl	10	avr_core	Y	asm	N	64K	128K	Y	72	32	2010	2012			hyper pipelined (eg barrel) AVR				
avr8	https://opencores.org/projects/avr8	beta	Nick Kovach	AVR	8	16	kintex-7-3	James vivado	174		6			418	##	14.7	0.33	1.0	792.2	X	verilog	1	rAVR	Y	yes	N	64K	64K	Y	17	4	2010	2010			Reduced AVR core for CPLD	not a full clone, doc is opencores page			
avr-cpu	https://github.com/avr-cpu	stable	Sung Hoon Choi	AVR	8	16	zu-3e	James vhdl	2008 usage		6				##	211.1	0.33	1.0		X	vhdl	15	avr_cpu	Y	yes	N	64K	128K	Y	72	32	2019	2019							
avrtinyv1core	https://github.com/avrtinyv1core	beta	Andreas Hilarsson	AVR	8	16	kintex-7-3	James vivado	1243		6			194	##	14.7	0.33	1.0	51.5	X	vhdl	1	mcu_core	Y	yes	N	64K	128K	Y	72	32	2008	2009							
ax8	https://opencores.org/projects/ax8	stable	Daniel Wallner	AVR	8	16	spartan-6	James missin	1549		6			213	##	14.7	0.33	1.0	45.3	X	vhdl	14	A9051200	Y	yes	N	64K	128K	Y	72	32	2014	2020	https://github.com/ax8		both A9051200 & A9052313	inserted fake inst ROM			
a-z80	https://opencores.org/projects/a-z80	stable	Goran Devic	AVR	8	16	spartan-6	James missin	1819		6			24	##	14.7	0.33	1.0	6.8	ILX	verilog	24	z80_top	Y	yes	N	64K	64K	Y					2014	2020	https://github.com/a-z80	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spect		
a-z80	https://opencores.org/projects/a-z80	stable	Goran Devic	AVR	8	16	kintex-7-3	James vivado	1186		6			24	##	14.7	0.33	1.0	6.8	ILX	verilog	24	z80_top	Y	yes	N	64K	64K	Y					2014	2020	https://github.com/a-z80	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spect		
a-z80	https://opencores.org/projects/a-z80	stable	Goran Devic	AVR	8	16	zu-3e	James timing	1761	365	6			41	##	211.1	0.33	1.0	7.7	ILX	verilog	24	z80_top	Y	yes	N	64K	64K	Y					2014	2020	https://github.com/a-z80	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spect		
a-z80	https://opencores.org/projects/a-z80	stable	Goran Devic	AVR	8	16	cyclone-2	Goran Devic	2084		6	4	29	19	##	q111.1	0.33	1.0	3.0	ILX	verilog	24	z80_top	Y	yes	N	64K	64K	Y					2014	2020	https://github.com/a-z80	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spect		
b16	http://www.bernd-paysan.de	stable	Bernd Paysan	forth	16	5	spartan-6	James vivado	554		6			134	##	14.7	0.67	1.0	161.7	ILX	verilog	15	b16	Y	yes	N	64K	64K	N					2002	2017	https://github.com/b16	two versions: one/15 source files, derived from c18			
b16	http://www.bernd-paysan.de	stable	Bernd Paysan	forth	16	5	spartan-6	James vivado	554		6			134	##	14.7	0.67	1.0	161.7	ILX	verilog	15	b16	Y	yes	N	64K	64K	N					2002	2017	https://github.com/b16	two versions: one/15 source files, derived from c18			
babyrisc	http://www.sandor.net	stable	John Ribble	RISC	8	16	kintex-7-3	James vivado	468		6			141	##	14.7	0.33	2.0	49.7	X	verilog	1	q55_misx	Y	yes	N	64K	64K	Y	15	8	1997	1999	http://www.sandor.net	part of a three class course	memory rd/wt & ALU per clock				
babyrisc	http://www.sandor.net	stable	John Ribble	RISC	8	16	zu-3e	James vivado	249		6			286	##	211.1	0.33	2.0	189.3	X	verilog	1	q55_misx	Y	yes	N	64K	64K	Y	15	8	1997	1999	http://www.sandor.net	part of a three class course	memory rd/wt & ALU per clock				
basic-cpu	http://embedd.com	stable	Justin Rajewski	RISC	8	16	zu-3e	James syntax errors			6				##	211.1	0.33	2.0		X	verilog	1		Y	yes	N	64K	64K	Y	15	8	2018	2018			16 inst, scrapped web page, 98 lines of verilog, no call/rtn, bare core, excellent example				
bc6502	http://dmitron.com	beta	Robert Finch	bc6502	8	8	kintex-7-3	James vivado	619		6			197	##	14.7	0.33	4.0	26.2	X	verilog	18	bc6502	Y	yes	N	64K	64K	Y					2012	2012			bare source		
bc6502	http://dmitron.com	beta	Robert Finch	bc6502	8	8	zu-3e	James vivado	583		6			286	##	211.1	0.33	4.0	40.4	X	verilog	18	bc6502	Y	yes	N	64K	64K	Y					2012	2012			bare source		

url	opencores or primary link	status	author	style / clone	date	inst	FPGA	reporter	com	LUTs ALUT	Dff	MUX	bkm ram	F max	date	tool ver	MIPS /inst	clks /inst	KIPS /LUT	ven dor	SOC	src code files	#src files	top layer	tool chain	flg pt	HVer/V	max inst	byte adrs	# inst	adr mod	# reg	pip e size	start year	last review	secondary web link	note worthy	comments	
cowgirl	https://opencores.org/view/cowgirl	errors	Thebekeeper	RISC	16	16	kintex-7:3	James Brakel	incomplete source co	6						14.7	0.67	1.0			vhdl	14 cowgirl B system verilog	Y	N	N	4K	4K	64K			8	2006	2009			incomplete source code for course, SystemVerilog HDL - Exam	possibly same as simplecpu		
cpu_mcnally	https://www.socopt.com/mcnally/	untested	Iain McNally	accum	16	16															verilog	3 cpu	Y	N	N	4K	4K							2016	2011				
cpu_takagi	https://github.com/takagimasaaki/cpu_takagi	untested	Masayuki Takagi	RISC	16	16															verilog	3 cpu	Y	N	N	4K	4K		16					2016	2016			2 versions, PDP-11 up reverse engineer	USSR up no DEC prototype, proprietary die
cpu11	https://github.com/yaozhuo/CPU11	untested	POR11	C.H.	16	16															verilog	1 cpue16	Y	N	N	64K	64K	Y	70	13	8		2020	2020			P16 in VHDL	CPU24.vhd with width=16	
cpu16	https://www.ultisynth.com/project/16-bit-CPU	stable	Yao Zhuo	RISC	16	16	kintex-7:3	James Brakel	347	6				364	##	14.7	0.67	1.0	702.1	X	verilog	5 cpue16	Y	N	N	64K	64K	N	32	8		2019	2021			no LUT RAM	Altera register file		
cpus502_true	https://opencores.org/view/cpus502_true	stable	Jens Gutschmidt	6502	8	8		James Brakel	1678	6				159	##	14.7	0.33	4.0	7.8	X	vhdl	7 r502c_tc	Y	N	N	64K	64K	Y				2008	2018			cycle accurate			
cpus6502_cpu	https://opencores.org/view/cpus6502_cpu	stable	Jens Gutschmidt	6502	8	8	spartan-6:3	James Brakel	4794	6				47	##	14.7	0.33	4.0	0.8	X	vhdl	8 core	Y	N	N	64K	64K	Y				2008	2021			cycle accurate			
cpu8080	https://github.com/robertfinch/8080	stable	Scott Moore	8080	8	8	kintex-7:3	James Brakel	1179	6				299	##	14.7	0.33	9.0	9.3	X	verilog	1 m8080	Y	N	N	64K	64K	Y				2006	2016			includes VGA display generator, three variants			
cpu86	http://www.ht-lab.net/projects/86bit.html	beta	Hans Tigelaar	x86	8	8	kintex-7:3	James Brakel	3421	6	1			127	##	14.7	0.17	2.0	3.1	X	vhdl	23 cpue86_top	Y	N	N	1M	1M	Y				2002	2018			ht-labs offers several up cores			
cpu-arm	https://github.com/techajit/anikit-solkani-arm	ARM	Ankit Solanki	ARM	32	32															vhdl	18 processor	Y	N	N	4G	4G	Y	80	16		2018				Design, implementation and simulation	probably coarse work		
cpugen	https://opencores.org/view/cpugen	stable	Giovanni Ferrante	RISC	32	16	kintex-7:3	James Brakel	474	6				192	##	14.7	0.67	1.0	271.8	IX	vhdl	14 cpu	Y	N	N							2013	2009			x86 exe generates VHDL RISC up	using 16 bit example		
cpugen-caddr	https://opencores.org/view/cpugen-caddr	untested	Giovanni Ferrante	RISC	32	16	kintex-7:3	James Brakel	1597	6	8			154	##	14.7	1.00	1.0	96.3	IX	vhdl	14 cpuc	Y	N	N							2013	2009			x86 exe generates VHDL RISC up	using 32 bit example		
cpus-pdp11	https://github.com/bradparker/pdp11	untested	Brad Parker	lisp	32	48															vhdl	14 pdp11	Y	N	N	16M	16K					2011	2016			VHDL FPGA re-implementation of M	uses 48-bit code		
cpus-pdp8	https://github.com/bradparker/pdp8	untested	Brad Parker	PDP11	12	16															vhdl	14 pdp8	Y	N	N	64K	64K	Y				2006	2016			A working PDP-11 cpu with an RK11 die emulator which uses an IDE disk as a backing s			
cpic	http://www.0002.christof-fenton.com	stable	Sumio Morioka	PIC16	8	14	aria-2	James Brakel	1557	4				##	q13.1	0.67	1.0			X	Y	verilog	15 top	Y	N	N	4K	4K					2004	2016			A working PDP-8/1 cpu with an RF08 die emulator which uses an IDE disk as a backing s		
cray1	http://www.christof-fenton.com	alpha	Christopher Fenton	CRAY1	64	16		James Brakel	13463	6	19	10	127	##	q13.1	6.00	1.0	56.6	X		Y	verilog	46 cray sys	Y	N	N	4M	4M	N	128	536		2010	2015			homework Cray1	24-bit address registers	
cray2	http://www.christof-fenton.com	alpha	Christopher Fenton	CRAY2	64	16		James Brakel	11510	6	13	1	##	q13.1	6.00	1.0			X		Y	verilog	46 cray sys	Y	N	N	4M	4M	N	128	536		2010	2015			homework Cray1	24-bit address registers	
cray2_reboot	https://github.com/bradparker/pdp8	beta	John Kulu	CRAY2	64	16		James Brakel	11510	6	13	1	##	q13.1	6.00	1.0			X		Y	verilog	46 cray sys	Y	N	N	4M	4M	N	128	536		2010	2015			homework Cray1	24-bit address registers	
crisv32_axis	https://github.com/bradparker/pdp8	beta	John Kulu	CRAY2	64	16		James Brakel	11510	6	13	1	##	q13.1	6.00	1.0			X		Y	verilog	46 cray sys	Y	N	N	4M	4M	N	128	536		2010	2015			homework Cray1	24-bit address registers	
crisv32_axis	https://github.com/bradparker/pdp8	beta	John Kulu	CRAY2	64	16		James Brakel	11510	6	13	1	##	q13.1	6.00	1.0			X		Y	verilog	46 cray sys	Y	N	N	4M	4M	N	128	536		2010	2015			homework Cray1	24-bit address registers	
dalton_8051	https://www.cs.ucr.edu	stable	Tony Givargis	8051	8	8	kintex-7:3	James Brakel	2725	6	1	1	105	##	14.7	0.33	1.0	12.7	X		vhdl	7 i8051 all	Y	N	N	64K	64K	Y				1999	2003			ASIC			
darksircv	https://github.com/bradparker/pdp8	alpha	Marcelo Samsoniuk	risc-v	32	32	kintex-7:3	James Brakel	1422	6	1	1	167	##	14.7	1.00	1.0	17.2	X		vhdl	2 darkscov	Y	N	N	4G	4G	Y				32	2	2018	2018			Written in one night, low line count	readme is descriptive, uses cache
dataflow_chap	https://opencores.org/view/dataflow_chap	alpha	Brad Chapman, Steven	RISC	16	16	kintex-7:3	James Brakel	662	6	1		318	##	14.7	0.67	4.0	80.4	X		vhdl	7 v5	Y	N	N	64K	64K	N	37	8	2009	2012			for the OX10C game	4+ addressing modes, 4 & 5-bit reg /modefields			
dcpu16	https://github.com/bradparker/pdp8	beta	Shawn Tan, Marcus Pe	RISC	16	16	kintex-7:3	James Brakel	662	6	1		318	##	14.7	0.67	4.0	80.4	X		vhdl	7 v5	Y	N	N	64K	64K	N	37	8	2009	2012			for the OX10C game	4+ addressing modes, 4 & 5-bit reg /modefields			
df6805	https://www.hitechglobal.com	proprietary	Hitech Global	6805	8	8	stratix-1	Hitech Global	1690	4			83	##	14.7	0.33	4.0	4.1	I		proprietary	Y	N	N	64K	64K	Y				2003	2009			6805 data sheets	8-bitter, generates a custom VHDL stack machine, compiler is in Forth			
dip	https://github.com/bradparker/pdp8	beta	Rob Chapman	RISC	16	16	kintex-7:3	James Brakel	297	6			192	##	14.7	0.33	1.0	213.2	X		vhdl	25 DataFlowV	Y	N	N	64K	64K	Y				2003	2009			6805 data sheets	8-bitter, generates a custom VHDL stack machine, compiler is in Forth		
dbg16	https://github.com/bradparker/pdp8	beta	Robert Finch	RISC	16	16	kintex-7:3	James Brakel	780	6			313	##	14.7	0.67	1.0	269.0	X		vhdl	1 dbg16	Y	N	N	Y						2003	2009			6805 data sheets	8-bitter, generates a custom VHDL stack machine, compiler is in Forth		
diogenes	https://github.com/bradparker/pdp8	stable	Fekknihfer	RISC	16	16	kintex-7:3	James Brakel	807	6			1	297	##	14.7	0.67	1.0	246.3	X		vhdl	11 cpu	Y	N	N	Y						2008	2009			inside FSA64 project	debug up for fisa64	
dlx	https://github.com/bradparker/pdp8	errors	Martin Gumm	DLX	32	32	kintex-7:3	James Brakel	780	6			1	297	##	14.7	0.67	1.0	246.3	X		vhdl	11 cpu	Y	N	N	Y						2008	2009			inside FSA64 project	debug up for fisa64	
dlx_calvino	https://github.com/bradparker/pdp8	errors	Alessandro Calvino	DLX	32	32	kintex-7:3	James Brakel	780	6			1	297	##	14.7	0.67	1.0	246.3	X		vhdl	11 cpu	Y	N	N	Y						2008	2009			inside FSA64 project	debug up for fisa64	
dlx_chiara	https://github.com/bradparker/pdp8	stable	Alessandro Calvino	DLX	32	32	kintex-7:3	James Brakel	780	6			1	297	##	14.7	0.67	1.0	246.3	X		vhdl	11 cpu	Y	N	N	Y						2008	2009			inside FSA64 project	debug up for fisa64	
dlx_nicola	https://github.com/bradparker/pdp8	stable	Nicola Vianello	DLX	32	32	kintex-7:3	James Brakel	780	6			1	297	##	14.7	0.67	1.0	246.3	X		vhdl	11 cpu	Y	N	N	Y						2008	2009			inside FSA64 project	debug up for fisa64	
dlx_palmero	https://github.com/bradparker/pdp8	stable	Christian Palmerio	DLX	32	32	kintex-7:3	James Brakel	780	6			1	297	##	14.7	0.67	1.0	246.3	X		vhdl	11 cpu	Y	N	N	Y						2008	2009			inside FSA64 project	debug up for fisa64	
dlx_superscala	https://www.rs.rs	errors	Joachim Horch	DLX	32	32	kintex-7:3	James Brakel	780	6			1	297	##	14.7	0.67	1.0	246.3	X		vhdl	11 cpu	Y	N	N	Y						2008	2009			inside FSA64 project	debug up for fisa64	
dme	https://github.com/bradparker/pdp8	stable	ErwinM	RISC	16	16	kintex-7:3	James Brakel	1755	6			53	##	14.7	0.67	1.0	20.4	X		vhdl	49 cpu	Y	N	N	64K	64K	Y	40	8	2016	2017			based on magic-16	computer & computer2 net dsgns: no outputs			
dp32	https://github.com/bradparker/pdp8	errors	Peter Ashenden	RISC	32	32	kintex-7:3	James Brakel	1755	6			53	##	14.7	0.67	1.0	20.4	X		vhdl	49 cpu	Y	N	N	64K	64K	Y	40	8	2016	2017			based on magic-16	computer & computer2 net dsgns: no outputs			
dp8051	https://www.digchip.com	proprietary	Digital Core Design	8051	8	8	virtex-5	Digital Core Design	1699	6			200	##	14.7	0.33	1.0	35.3	ILX		proprietary	Y	N	N	64K	64K					2001	2001			book, CDROM	timing delays in source code			
dragonfly	http://www.lewog.com	beta	LEOG team	MISC	16	16	kintex-7:3	James Brakel	788	6			164	##	14.7	0.67	1.0	139.3	X		vhdl	6 dgf core	Y	N	N	256	2K					2001	2001			unusual, uses FIFOs			
dsuval16	http://www.DTS.com	stable	Santiago de Pablo	DSP	16	16	kintex-7:3	James Brakel	332	6			317	##	14.7	0.67	1.0	640.7	X		verilog	1 dsuval16	Y	N	N	256	4K		40	16	2001	2004			16 bit data memory, 24 bit reg	broken web link			
ec032	https://github.com/bradparker/pdp8	stable	Hellwing Geisse	RISC	32	32	kintex-7:3	James Brakel	3367	6			160	##	14.7	0.67	1.0	145.5	ILX		verilog	12 ec032	Y	N	N	512M	256M	Y	61	32	2003	2014			MIPS like, slow mul & div	family of parallel processors			
ec032f	https://github.com/bradparker/pdp8	stable	Hellwing Geisse	RISC	32	32	kintex-7:3	James Brakel	3367	6			160	##	14.7	0.67	1.0	145.5	ILX		verilog	12 ec032f	Y	N	N	512M	256M	Y	61	32	2003	2014			MIPS like, slow mul & div	family of parallel processors			
ec032f	https://github.com/bradparker/pdp8	stable	Stefan Kristianson	RISC	32	32	kintex-7:3	James Brakel	3367	6			160	##	14.7	0.67	1.0	14																					

uP, all soft folder	opencores or primary link	status	author	style / clone	year	bits	type	FPGA	reporter	comments	LUTs ALUT	DFF	LUT7	mults	blk ram	k max	date	tool ver	MIPS /inst	dkls /inst	KIPS /LUT	ven dor	src code	#src files	top file	tool op	tool chal	flg pt	max dat	max inst	byte adrs	#inst	# reg	pip e line	start year	last revs	secondary web link	note worthy	comments			
fpagcomputer	https://github.com	errors	Milan Vidakovic	RISC	16	8	arria-2	James errors					A				##	q18.0	0.67	4.0			Y	verilog	10	computer	Y	asm	N	64K	64K	Y	25	8	2018	2018	https://mvidakovic.github.io	16-bit CPU, 64KB, UART (115200 bps), and VGA				
fpagcomputer	https://github.com	errors	Milan Vidakovic	RISC	16	8	arria-2	James errors					A				##	q14.7	0.67	4.0			Y	verilog	10	computer	Y	asm	N	64K	64K	Y	25	8	2018	2018	https://mvidakovic.github.io	16-bit CPU, 64KB, UART (115200 bps), and VGA				
fpagmmix	https://github.com	stable	Tommy Thorn	MMIX	64	32	arria-2	James Brakel	11605							8	10	94	##	q13.1	1.50	4.0	3.0	I	system	3	core	Y	asm	N	16K	16K	Y	256	288	2006	2014	https://en.wikipedia.org/wiki/Arria-2	clone of Knuth's MMIX	micro-coded		
fpaz8	https://opencore.org	stable	Fabio Pereira	Z8	8	8	cyclone-4	James Brakel	5184				4	1	16		##	14.7	0.33	4.0			I	vhdl	4	fpz8_cpu	Y	N	Y	2K	16K	Y			2016	2016		Zilog Z8 encore (e28) 8-bit core	Altera megafuncions (mem)			
free_risc8	https://web.archive.org/web/20120309123835/http://www.mindspring.com/~tcoonan/index.html	stable	Thomas Coonan	PIC16	8	14	intex-7-3	James Brakel	355							142	##	14.7	0.33	1.0	132.2	X	verilog	8	cpu	Y	yes	N	25K	4K	Y			2002	2011							
free6502	http://web.archive.org/web/20120309123835/http://www.mindspring.com/~tcoonan/index.html	stable	David Kessner	6502	8	8	intex-7-3	James Brakel	646							193	##	14.7	0.33	4.0	24.6	X	vhdl	5	free6502	Y	yes	N	64K	64K	Y			1999	2000	http://www.sprockel.com	microcoded					
f64	https://github.com	alpha	Robert Finch	RISC	64	32																		verilog		FT64v3b	Y	yes	N	16K	16K	Y			2017	2018	https://www.ams.com	4th attempt at 64-bit core (raptor64)	amazon kindle book, L1 & L2 caches & L1 dca			
fx68k	http://fx68k.fra	untested	Jorge Cwik	68000	16	16																		system	3	fx68k	Y	yes	N	4K	4K	Y			2018	2021	https://github.com	Cycle accurate, see http://atariforum.com/viewtopic.php?f=28&t=34730#p358139				
g85	http://samlab.ca	stable	Alex Miczo	8085	8	8	intex-7-3	James Brakel		gate level design			6					14.7	0.33	4.0		X	vhdl	1	i8085	Y	yes	N	64K	64K	Y			1993		http://www.fpga	also a TTL implementation in VHDL					
gpu	https://opencore.org	stable	Diego A. Idarraga				intex-7-3	James Brakel		errors in source							##	14.7	1.00	1.0				vhdl	21	gpu	Y	asm	N	Y	25K	4K	Y			2015	2015		graphic processing unit	coding errors		
gumnut	https://opencore.org	stable	Peter Ashenden	RISC	8	18	arria-2	James Brakel	388				6			259	##	14.7	0.33	1.0	220.7	IX	verilog	6	gumnut-r	Y	asm	N	Y	25K	4K	Y			2007			see Digital Design: An Embedded Systems Approach Using VHDL				
gup	https://opencore.org	stable	Kevin Phillipson	68HC11	8	8	arria-2	James Brakel	925				A	1	1	127	##	q13.1	0.33	4.0	11.3	I	vhdl	25	gator_upr	Y	yes	N	64K	64K	Y			2008	2011	https://www.mil	top level is schematic					
hag	https://github.com/x6531	stable	Igor van Oordop	accum	16	16																		system verilog		Y	N	Y	32K	32K	N			2	2016		https://www.nam	SystemVerilog version of the course materials on hardware design				
hack	https://github.com/ibnag	stable	Michael Schroder	accum	16	16																		verilog	24	cpu	Y	N	Y	32K	32K	N			2	2016		https://www.nam	CPU used to run Tetris	book: Elements of Computing Systems		
hack	https://github.com/ibnag	stable	Peter Clarke	accum	16	16																		verilog	22	cpu	Y	N	Y	32K	32K	N			2	2016		https://www.nam	CPU used to run Tetris	book: Elements of Computing Systems		
hack	https://github.com/ibnag	stable	Philip Zucker	accum	16	16																		verilog		Y	N	Y	32K	32K	N			2	2021			educational formally verified version of the Nand 2 Tetris course using Coq				
hack	https://github.com/wuhah	stable	Wu Han	accum	16	16																		L	verilog	22	hack	Y	N	Y	32K	32K	N			2	2020		https://www.nam	CPU used to run Tetris	book: Elements of Computing Systems	
hamblen_scor	http://hamblen.com	stable	James O. Hamblen	accum	16	16	cyclone-1	James altera	80				4			204	##	18.0	0.67	2.0	852.7	I	verilog	1	scomp	Y	N	N	25K	25K	N	4			2008		http://hamblen.com	from Hamblen 2008 "Rapid prototyping"	tiny edu, high IO count			
hamblen_scor	http://hamblen.com	stable	James O. Hamblen	accum	16	16	cyclone-1	James altera	196							166	##	q18.0	0.67	2.0	283.5	I	verilog	2	DE2_TOP	Y	N	N	25K	25K	N	4			2008		http://hamblen.com	from Hamblen 2008 "Rapid prototyping"	many source files			
harvard_arch	https://github.com/omarehdehaby	stable	Omarehdehaby	RISC	32	32																		vhdl	135	harvard_procasm	N	Y								2021			restricted use license, with corrections			
hc11core	http://www.ams.com	stable	Green Mountain Com	68HC11	8	8	intex-7-3	James Brakel	2190				6			127	##	14.7	0.33	4.0	4.8	X	vhdl	1	hc11rtl	Y	yes	?	N	64K	64K	N	53			8	2	2004			6811 data sheets	
hd63701	https://github.com	planning	Tsuyoshi Hasegawa	6801	8	8	spartan-3	James Brakel	1412				6	1	3	31	##	14.7	0.33	4.0	1.8	X	verilog	6	HD63701_CORE	N	N	N	64K	64K	Y				2014			Used in Atari game console, 6801 clone?				
hf-risc	https://opencore.org	stable	Sergio Johann Filho	MIPS	32	32	intex-7-3	James Brakel	1446				6	4	115	##	14.7	1.00	1.0	79.2	X	vhdl	9	spartan3_nev	N	N	N	4G	4G	Y	41			32	2016		https://github.com	MIPS I subset, no multiplier				
hivce	https://opencore.org	stable	Harald Manske, Gund	RISC	32	32	intex-7-3	James Brakel		complier errors			6					14.7	1.00	1.0				vhdl	28	cpu	Y	asm	N							2008	2010		hybrid scalar & vector processor			
hive	https://opencore.org	stable	Eric Wallin	capricorn	32	16	arria-2	James Brakel	1420				A	8	24	283	##	q13.1	1.00	1.0	199.4	ILX	verilog		hive_core	Y	N					N	40		10	8	2013	2015		4 symmetrical stacks, eight threads via pipeline barrel		
hpb6	https://github.com	stable	Oliver De Smet	RISC	16	16	spartan-3	James Brakel		unresolved vlnx inter			4					14.7	0.33	2.0				verilog	85	cpu	Y	N	Y	32K	32K	N			64	2010			uses PicoBlaze, emulates HPB6	picoBlaze uart uses LUT4s		
hp-16	https://github.com	stable	Umar Siddiqui	RISC	16	16	intex-7-3	James Brakel	871				6			152	##	14.7	0.67	1.0	116.6	X	verilog	20	cpu	Y	asm	N	64K	64K				16	2005	2015						
hrm-cpu	https://github.com	untested	Alexandre Dumont	accum	8	16																		verilog		Y	N				Y	16			2018	2019		modelled on "Human Resource Machine"				
i8051	https://github.com	stable	Tony Givargis	8051	8	8	intex-7-3	James Brakel	2690				6	1	1	105	##	14.7	0.33	4.0	3.2	X	vhdl	9	i8051_all	Y	yes	N	64K	64K	Y			1999	1999		author has book & course	Embedded System Design: A Unified Hardware				
icm360-30	https://github.com/bmb2	stable	Lawrence Wilkinson	360	8	16	zu-3e	James errors									##	v21.1	1.00	20.0		X	vhdl	72	bm2030	Y	yes		24M	24M	Y	160		16	2012	2021	https://www.lw	gate level clone, emulation only?	original 4Kx55 microcode, 8K RAM			
ice_mk2	https://github.com	alpha	Mario Hoffmann	RISC	16	16																		verilog	8	top	Y	N	4K	4K	N	16			2020	2020	https://hackaday.io/project/174049-ice-cpu-mk-2	variant of fpga4student				
IDEA	https://github.com	alpha	Hui Yan Cheah et al	RISC	16	32	virtex-6	Li Chu	unab	321			6	1	2	405		13.2	0.67	1.0	845.3	X	verilog	22	cpu_top	Y	yes	N	Y	64K	64K	N	24	32	9	2011	2016		The IDEA DSP Block	uses DSP slice in barrel mode for ALU		
ignite_ptsc	https://github.com	stable	George Shaw	forth	32	8																		proprietary		Y	N	4K	4K						1995	2002		PTSC web site had full documentation				
igor	https://github.com	errors	igor	lisp			intex-7-3	James	missing files															vhdl	25	level	Y	N							2010	2010		IGOR - A microprogrammed LISP mac	two versions, spartan3 LUT4			
litb-proc	https://github.com/preeti	stable	Preetam Pinnada	RISC	16	16																		vhdl	17	litb_proc	Y	N								2020			core project for EE224 @EE.iITB, but very little doc, sizeable state machine			
inst_list_proc	https://github.com	planning	Mallesh Palve	accum	8	15	intex-7-3	James	using x	786			6	1	340	##	14.7	0.33	1.0	142.6	X	verilog	34	top	Y	N	128	1K			32		2014			pipelined, state machine	UART, SPI & timer included					
instant-soc	https://www.fpga	stable	Rose Ruiz	MIPS	32	32	intex-7-3	James Brakel	1533				6			163	##	14.7	1.00	1.0	106.0	IX	vhdl	12	mips_soc	Y	yes	N	4G	4G	Y			32	2011	2018	https://github.com	converts C++ into VHDL, risc-v CPU & peripherals, unused instructions omitted	new version not ready, keeping old numbers			
ion	https://opencore.org	mature	Jose Ruiz	MIPS	32	32	intex-7-3	James Brakel	1533				6			163	##	14.7	1.00	1.0	106.0	IX	vhdl	12	mips_soc	Y	yes	N	4G	4G	Y			32	2011	2018	https://github.com	new version: moving to MIPS32r1	new version not ready, keeping old numbers			
io16b	https://github.com	alpha	Doug Gilliland	RISC	8	16																		vhdl		Y	asm	N	4K	4K	Y	11		8	2021		https://hackaday.io	I/O Processor with minimal instruction set				
j1	http://www.excamera.com	stable	James Bowman	forth	16	16	zu-2e	James area	0				6	1	336	##	v20.1	0.80	1.0	#####	X	vhdl	1	j1	Y	forth	N	64K	64K	20			2	2006	2015	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks				
j1	http://www.excamera.com	stable	James Bowman	forth	16	16	intex-7-3	James Brakel	335				6	1	180	##	14.7	0.80	1.0	431.0	X	vhdl	1	j1	Y	forth	N	64K	64K	20			2	2006	2015	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks				
j1a	http://www.excamera.com	stable	James Bowman	forth	16	16	intex-7-3	James Brakel	518				6			412	##	14.7	0																							

id	url	opencores or primary link	status	author	style / clone	data date	size	FPGA	report test	com ents	LUTs ALUTs	Dff	MUX	bkm ram	F max	date	tool ver	MIPS inst	clks/inst	KIPS LUTs	ven dor	SOC	src code files	#src files	top file	tool chain	flg pt	Hw/VHDL	max inst	byte adrs	# inst	adr mod	# reg	pip e	start year	last rev	secondary web link	note worthy	comments		
leros	https://opencores.org/view/leros	stable	Martin Schoeberl	accum	clone	16	spartan-6	Martin Schoeberl	112	6			1	182		0.67	1.0	#####	IX	vhdl	5	leros	Y	yes	N	Y	256	64K				2	2	2008	2020	https://github.com/leros-project/leros	256 word data RAM, PIC like	short LUT inst ROM			
lgp30	https://www.e-bits.org/lego30	beta	Rainer Frankel	accum	clone	32														Y	vhdl	42	LG-P30	Y	yes	N	4K	4K	N		3				2017			FPGA version of LGP30 drum computer, also LPG21, RPC4000, 65F02 targeted to balanced	"6 clocks/instr"		
light52	https://opencores.org/view/light52	stable	Jose Ruiz, Moti Litocher	8080	8	8	kintex-7	James Braker	1022	6	1		154	##	14.7	0.33	6.0	8.3	IX	vhdl	8	light52_m	Y	yes	N	N	64K	64K	Y							2012	2018		targeted to area, includes UART, inter teenager, highschool tech	older versions have both VHDL & Verilog	
lighthouse80	https://opencores.org/view/lighthouse80	stable	Dominik Salvat	RISC	16	16	kintex-7	James Braker	154	6	1		247		14.7	0.33	9.0	58.9	IX	verilog	5	i80soc	Y	yes	N	N	64K	64K	Y							2007	2019	https://github.com/dsalvat/lighthouse80	targeted to area, includes UART, inter teenager, highschool tech	older versions have both VHDL & Verilog	
limen	https://github.com/dsalvat/limen	stable	Theodoulos Lontakis	RISC	16	16														I	vhdl	7	lionsysnet	Y	yes	N	64K	64K	Y							2015	2019	https://hackaday.io/project/14444-limen	custom gaming CPU, mem segments	software in C#, has BASIC new directory, same RTL, Mister project	
lion	https://github.com/dsalvat/ion	stable	Theodoulos Lontakis	RISC	16	16														I	vhdl	7	lionsysnet	Y	yes	N	64K	64K	Y							2015	2021	https://users.sch.gr/~dion/lion	custom gaming CPU, mem segments	new directory, same RTL, Mister project	
lipi	https://opencores.org/view/lipi	stable	Martin Schoeberl	accum	8	8	cyclone4e	Martin Schoeberl	162	4	1		162		0.17	1.0	167.0			scale_2	Y	verilog	10	ulisp	Y	yes	N	64K	64K	Y		9	3	16	2017	2019	https://github.com/m-schoeberl/lipi	goal is 100 LUTs, program mapped to a very thin processor"	"Lipsi, a program hax missing		
lispmicrocron	https://github.com/m-schoeberl/lispmicrocron	errors	Jeff Bush	lisp	32	32	kintex-7	James Braker	missing inst	162	6				##	14.7	1.00	1.0			verilog	10	ulisp	Y	yes	N	64K	64K	Y												
lm32	https://github.com/m-schoeberl/lm32	mature	Sebastian Bourdeaudou	LM32	32	32															vhdl	24	lm32-top	Y	yes	N	4G	4G	Y						32	6	2014			cleaned up lattice micro32, see milkymist	
lutiac	https://github.com/m-schoeberl/lutiac	custom	David Galloway, David reg	16	16	16	stratic-4	David Galloway	140	A			4		198		0.67	1.0	947.6	I	vhdl	&	verilog		Y	yes	N	64	N	64					32	3	2010	Talks at Un. Toronto	no inst mem: small state machine, ~200 inst op		
lwirc32	https://opencores.org/view/lwirc32	stable	Li Wu	accum	8	8	arria-2	James Braker	88	A	1		230	##	q13.1	0.17	1.0	443.6	I	verilog	9	risc_core	asm	N	Y	256	2K	Y		16					2008	2009		CairISRC simplified PIC, 4 rgn rtn stack	absolute addressing only, lowered MIPS/clk		
lxp32	https://opencores.org/view/lxp32	beta	Alex Kuznetsov	RISC	32	32	kintex-7	James Braker	850	6	3		196	##	14.7	1.00	2.0	115.4	AIX	vhdl	20	lxp32u_top	asm	N	Y	4G	4G	Y		30	256	3	2016	2021	https://hps32.github.io	register file in block RAM	vendor neutral source code, no div inst				
lxp32	https://opencores.org/view/lxp32	beta	Alex Kuznetsov	RISC	32	32	arria-2	James Braker	948	6	4		250	##	v21.1	1.00	2.0	131.9	AIX	vhdl	20	lxp32u_top	asm	N	Y	4G	4G	Y		30	256	3	2016	2021	https://hps32.github.io	register file in block RAM	vendor neutral source code, no div inst				
ml_core	https://opencores.org/view/ml_core	beta	Fabrizio Fazzino, Albert	MIPS?	32	32	arria-2	James Braker	2101	A			290	##																											
m16c5x	https://opencores.org/view/m16c5x	mature	Michael Morris	PIC16	8	14	spartan-3	Michael Morris	1217	4	3		60	##	0.33	1.0	16.3	X	Y	verilog	3	m16c5x	Y	yes	N	Y	256	4K	Y							2013	2014		SOC LUT count		
m16c5x	https://opencores.org/view/m16c5x	mature	Michael Morris	PIC16	8	12	spartan-3	James Braker	1217	4	3		60	##	0.33	1.0	16.3	X	Y	verilog	32	m16c5x	Y	yes	N	Y	256	4K	Y							1998	2018		pipelined and non-pipelined versions		
m17	https://users.ece.utexas.edu/~m17	asic	Philip Koopman	stack																proprietary																					
m23632	https://opencores.org/view/m23632	stable	Hide Woeller	stable			N32032	32	8	kintex-7	James Braker	10167	6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	N	4G	4G	Y	200	24	3	2009	2019	https://users.ece.utexas.edu/~m23632	chapter 4.3 in Koopman	6600 gate ASIC		
m65	www.in-arch.jp/~m65	stable	Naohiko Shimizu	6502	8	8	arria-2	James Braker	483	A			110	##	q13.1	0.33	4.0	18.8	X	vhdl	8	m65cpu	Y	yes	N	4K	4K	Y							2001	2002	http://cpu-ns32k.net/~m65	21.97 VAX Mips at 50MHz (Cyclone IV)			
m65c02	https://opencores.org/view/m65c02	mature	Michael Morris	6502	8	8	spartan-6	James Braker	466	6	3		118	##	14.7	0.33	4.0	20.8	X	Y	verilog	13	M65C02A	Y	yes	N	64K	64K	Y							2013	2020	https://github.com/m-morris/m65c02	also a m65c02a version	micro-coded via f9408 soft sequencer	
m65c02a	https://github.com/m-morris/m65c02a	stable	Michael Morris	6502	8	8	z-u3e	James Braker	portmap mismatch	6					##	v21.1	0.33	4.0			verilog	61	M65C02A	Y	yes	N	64K	64K	Y							2021			enhanced 8/16-bit version of 65c02	PDFs on its F9408 for M65C02A	
m68k	https://github.com/usukol/m68k	stable	Salvador Garcia	68000	32	16														vhdl	13	cpu3017	Y	yes	N	8K	16K	N		75	16	4	2007	2009				micro-coded via f9408 soft sequencer			
mais	https://github.com/usukol/mais	stable	Rene Doss	MIPS	32	32	kintex-7	James Braker	2760	6	4		5	245	##	14.7	1.00	1.0	88.7	X	vhdl	22	MAIS_soc	Y	yes	N	4G	4G	Y						32	5	2013	2018		use MIPS tools	
magic-1	http://www.homebrew.cc/magic-1	stable	Bill Buzbee	accum	8	8														schematics			Y	yes	N	2M	2M	Y	256	5	7	2004	2014	https://hackaday.io/project/14444-magic-1	TTL computer, 6809ihs, schematics of core support, runs linux	magic-16 planning, 200 TTL chips					
magomips32	https://github.com/magomips32	stable	Ricky Tino	MIPS	32	32	kintex-7	James Braker	2760	6	4		5	245	##	14.7	1.00	1.0	88.7	X	vhdl	22	MAIS_soc	Y	yes	N	4G	4G	Y						32	5	2013	2018		use MIPS tools	
manik	https://www.ds-manik.com	stable	Sandeep Dyta	RISC	32	32	kintex-7	James Braker	2760	6	4		5	245	##	14.7	1.00	1.0	88.7	X	vhdl	22	MAIS_soc	Y	yes	N	4G	4G	Y						32	5	2013	2018		use MIPS tools	
mano_machin	https://github.com/mano_machin	stable	Susan Pal	accum	16	16	kintex-7	James Braker	2760	6	4		5	245	##	14.7	1.00	1.0	88.7	X	vhdl	22	MAIS_soc	Y	yes	N	4G	4G	Y						32	5	2013	2018		use MIPS tools	
marca	https://opencores.org/view/marca	stable	Wolfgang Pufitsch	RISC	16	16	arria-2	James Braker	1763	A			22	157	##	q13.1	0.67	6.0	10.0	I	vhdl	40	marca	Y	yes	N	8K	16K	N		75	16	4	2007	2009				system multiply & divide		
mark_ii	https://opencores.org/view/mark_ii	stable	Vladislav Mlejnecky	risc	32	32	kintex-7	James Braker	244	6			2	327	##	14.7	1.00	1.0	240.9	IX	Y	vhdl	18	core_wb	Y	yes	N	4G	4G	Y	86	32				2017	2018		serial on chip written in VHDL	custom PCB with MAX10	
mbile	https://www.latech.edu/~mbile	beta	Tamir Krieger	uBlaze	32	32	kintex-7	James Braker	941	A	6		2	327	##	14.7	1.00	1.0	240.9	IX	Y	vhdl	18	core_wb	Y	yes	N	4G	4G	Y	86	32				2017	2018		not all instructions implemented	moved everything to work library	
mb-lite_plus	https://opencores.org/view/mb-lite_plus	stable	Duke	6803	8	8														system verilog			Y	yes	N	64K	64K	Y							1999			based on System88 and System01	John E. Kent, translated CPU core from VHDL to C		
mc6803	https://opencores.org/view/mc6803	stable	Greg Miller	6809	8	8														vhdl	26	core_6809	Y	yes	N	64K	64K	Y							2016	2017	https://shop.trekk.com/mc6803	Cycle Accurate MC6809 core			
mc6809	https://opencores.org/view/mc6809	beta	Flint Weller	6809	8	8	kintex-7	James Braker	2760	6	4		5	245	##	14.7	1.00	1.0	88.7	X	vhdl	22	MAIS_soc	Y	yes	N	4G	4G	Y						32	5	2013	2018	https://www.links.com/mc6809	course work, ASIC orientation	
mc68k0ds	https://sites.google.com/view/mc68k0ds	beta	Oliver De Smet	68000	32	16	kintex-7	James Braker	4617	6					##	14.7	1.00	8.0		Y	vhdl	10	mc68k0ds	Y	yes	N	256	64K	Y							1999	2013		SOC for HP9816 computer emulation		
mc8051	http://www.oregonstate.edu/~mc8051	stable	Helmut Mayrhofer	8051	8	8	kintex-7	James Braker	3022	6	1		83	##	14.7	0.33	4.0	2.3	X	Y	vhdl	49	mc8051cd	Y	yes	N	256	64K	Y							1999	2013	www.oregonstate.edu/~mc8051	Fast 8051, 1981 compatible with floating-point by David Lundgren		
mcip_open	https://opencores.org/view/mcip_open	stable	Mozzab Ibrahim	PIC18	16	24	kintex-7	James Braker	881	6	1		200	##	14.7	0.67	1.0	152.1	X	Y	vhdl	23	MCIOpen	Y	yes	N	4K	1M	Y						2014	2015		light version of PIC18			
mcD51	http://www.microware.com/mcD51	stable	Ted Fried	8051	8	8	arrix-7-3	Ted Fried	312	6	2		180	##	14.7	0.33	8.0	23.8	X	proprietary			Y	yes	N	64K	64K	Y							2016			micro-coded			
mcD65	http://www.microware.com/mcD65	stable	Ted Fried	6502	8	8	arrix-7-3	Ted Fried	3252	6	2		196	##	14.7	0.33	4.0	46.2	X	Y	verilog	1	mcD65	Y	yes	N	64K	64K	Y							2017			microcoded, cycle exact	excellent micro-coding LUT counts	
mcD65	http://www.microware.com/mcD65	stable	Ted Fried	6502	8	8	kintex-7	James Braker	3022	6	1		83	##	14.7	0.33	4.0	2.3	X	Y	vhdl	49	mc8051cd	Y	yes	N	256	64K	Y							1999	2013	www.oregonstate.edu/~mc8051	Fast 8051, 1981 compatible with floating-point by David Lundgren		
mcD65	http://www.microware.com/mcD65	stable	Ted Fried	6502	8	8	arrix-7-3	Ted Fried	3252	6	2		196	##	14.7	0.33	4.0	46.2	X	Y	verilog	1	mcD65	Y	yes	N	64K	64K	Y							2017			microcoded, cycle exact	excellent micro-coding LUT counts	
mcD65	http://www.microware.com/mcD65	stable	Ted Fried	6502	8	8	kintex-7	James Braker	3022	6	1		83	##	14.7	0.33	4.0	2.3	X	Y	vhdl	49	mc8051cd	Y	yes	N	256	64K	Y							1999	2013	www.oregonstate.edu/~mc8051	Fast 8051, 1981 compatible with floating-point by David Lundgren		
mcD65	http://www.microware.com/mcD65	stable	Ted Fried	6502	8	8	arrix-7-3	Ted Fried	3252	6	2		196	##	14.7	0.33	4.0	46.2	X	Y	verilog	1	mcD65	Y	yes	N	64K	64K	Y							2017			microcoded, cycle exact	excellent micro-coding LUT counts	
mcD65	http://www.microware.com/mcD65	stable	Ted Fried	6502	8	8	kintex-7	James Braker	3022	6	1		83	##	14.7	0.33	4.0	2.3	X	Y	vhdl	49	mc8051cd	Y	yes</																

uP, alt, soft folder	opencores or primary link	status	author	style / clone	year first	year last	year first	year last	FPGA	reporter	com ments	LUTs ALUT	DFF	LUT7	mults	blk ram	F max	date	tool ver	MIPS /inst	dkls/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chal	flg pt	max dat	max inst	byte adrs	adr first	# reg	pip e	start year	last year	secondary web link	note worthy	comments		
mist1022	https://github.com/Takahiro-ito/mist1022	errors	Takahiro Ito	RISC	32	32	32	32	arria-2	James altera	alum			A							1.0	1.0			verilog	87	mist1022sa			4G	4G	Y	64			2014			mist32 uP: out of order version	missing cache .ram .16entury .512bit.v	
mist1032	https://github.com/Takahiro-ito/mist1032	stable	Takahiro Ito	RISC	32	32	32	32	arria-2	James altera	10801			A	4	125	98	###	1.0	1.0	1.0	9.1			verilog	50	mist32a1t1			4G	4G	Y	64			2014			mist32 uP: embedded version		
mist1032	https://github.com/Takahiro-ito/mist1032	errors	Takahiro Ito	RISC	32	32	32	32	cyclone-1	James altera	33251			A	4	138	32	###	1.0	1.0	1.0	1.0			verilog	100	mist1032sa			4G	4G	Y	7			2015			mist32 uP: in order version	high pin count	
mitkep	https://github.com/JeffBush/mitkep	untested	Jeff Bush	accum	8	11																						N	Y	256	Y	7			2017	2017		only 7 inst, also: RISC-Processor, ChiselGPU, LspMicrocontroller, PASC & NyuziProc			
mike-fpga	https://opencores.org/view/alpha/mike-fpga	alpha	Michael Schroeder	accum	31	31																		verilog	29	mix	Y	Y	4K	4K	N	49	4	8		2021	https://en.wikipedia.org/wiki/ChiselGPU	binary version of the MIX-Computer as described in "The Art of Computer Programming"			
mocha	https://github.com/SanjayGupta/mocha	stable	Sanjay Gupta	accum	8	8																		vhdl	29	processor	Y	asm	N	64K	64K	Y	31			2018			8-bit microcontroller developed at NIIT University, course materials include full RTL & intended as educational, all original	IO: VGA, PS/2, SPI, SD	
monkey	https://github.com/KrisDemuncny/monkey	stable	Kris Demuncny	RISC	16	16	16	16	artix-7	Kris Demuncny	1376			6		33	10	###	v21	0.67	1.0	4.9	X	X	verilog	36	top	Y	yes	N	64K	64K	N	32	16		2020	2021	https://hackaday.com/2020/02/02/monkey-cpu/	bare CPU	
monkey	https://github.com/KrisDemuncny/monkey	stable	Kris Demuncny	RISC	16	16	16	16	zu-3e	James no clock	768			6		250	###	v21.1	0.67	1.0	218.1	X	X	verilog	36	Moncky3	Y	yes	N	64K	64K	N	32	16		2020	2021	https://hackaday.com/2020/02/02/monkey-cpu/	from 16x65K to 64K RAM	two phase clock, ALU & mem have own phase	
monkey	https://github.com/KrisDemuncny/monkey	stable	Kris Demuncny	RISC	16	16	16	16	zu-3e	James no clock	1196			523	6	33	78	###	v21.1	0.67	1.0	43.8	X	X	verilog	36	top	Y	yes	N	64K	64K	N	32	16		2020	2021	https://hackaday.com/2020/02/02/monkey-cpu/	lots of configuration parameters	considered best openisc design
mor1kx	https://github.com/JuliusBaxter/mor1kx	stable	Julius Baxter	OpenRISC	32	32	32	32	kintex-7-3	James Braker	2718			6	3	3	217	###	14.7	1.00	1.0	80.0	X	verilog	48	mor1kx	Y	yes	N	4G	4G	Y	32	2012	2021	https://www.youfi.com/2021/02/02/mor1kx/	lots of configuration parameters	four read, two write register file missing			
moxie	https://github.com/AnthonyGreen/moxie	stable	Anthony Green	RISC	32	32	32	32	arria-2	James missing module				A										verilog	16	moxie	Y	yes	N	4G	4G	Y	16	2009	2017	https://github.com/atergreen/moxie-cores	university course project				
moxieite	https://github.com/AnthonyGreen/moxieite	stable	Anthony Green	RISC	32	32	32	32	kintex-7-3	James Braker	3159			6	3	152	###	14.7	1.00	1.0	48.0	X	vhdl	11	moxieite	Y	yes	N	4G	4G	Y	16	2009	2017	https://github.com/atergreen/moxie-cores	Perlgen * .xmp, .mhs, .mss & .ucf files					
moxieite	https://github.com/AnthonyGreen/moxieite	stable	Anthony Green	RISC	32	32	32	32	arria-2	James Braker	2696			A	4	93	###	14.0	1.00	1.0	34.6	X	vhdl	11	moxieite	Y	yes	N	4G	4G	Y	16	2009	2017	https://github.com/atergreen/moxie-cores	Perlgen * .xmp, .mhs, .mss & .ucf files					
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m4/	Soft MultiP processor on FPGA				
mp2m4	https://opencores.org/view/alpha/mp2m4	stable	K. Lee	uBlaze	32	32	32	32	kintex-7-3	James Brakerfield				6									Y	peril	13	moxieite	Y	yes	N	4G	4G	Y	32	2006	2009	https://www.blogs.cba.hawaii.edu/2006/09/08/mp2m					

uP, all soft folder	opencores or primary link	status	author	style / clone	year	inst	FPGA	reporter	com	com	LUTs	Diff	LUT7	mults	blk ram	F max	date	tool ver	MIPS /inst	dkls /inst	KIPS /LUT	ven dor	src code	#src files	top file	tool ch	flg pt	max dat	max inst	byte adrs	adr #	# reg	pip e ins	start year	last ver	secondary web link	note worthy	comments		
or1200	https://github.com	stable	Damjan Lampret	OpenRISC	32	22	kintex-7-3	James Brakel			5231		6	4	8	118	##	14.7	1.00	1.0	22.5	X	verilog	78	or1200.t	Y	yes	Y	M	4G	4G	Y	32	2010	2015	https://opencores.org	best older openrisc implementation	no LUT RAM for reg file		
or1200_hp	https://opencores.org	stable	Strauch Tobias	OpenRISC	32	32	kintex-7-3	Strauch Tobias			5602		6	4	8	185	##	14.7	1.00	1.0	33.1	X	verilog	39	or1200.ic	Y	yes	Y	M	4G	4G	Y	32	2010	2013	https://opencores.org	3 slot barrel version of OR1200	numbers from published paper		
or1200_soc	https://opencores.org	stable	beta	OpenRISC	32	32	cyclone-2	James Brakel					4	4	8	111	##	14.7	1.00	1.0	22.4	X	verilog	39	top	Y	yes	Y	M	4G	4G	Y	32	2011	2011	https://opencores.org	OpenRISC on Terasic DE1 board			
or1200mp	https://github.com	stable	Stefan Wallentowitz	OpenRISC	32	32	kintex-7-3	James Brakel			4960		6	4	8	111	##	14.7	1.00	1.0	22.4	X	verilog	104	or1200.t	Y	yes	Y	M	4G	4G	Y	32	2012	2012	https://opencores.org	multiprocessor variant, single core			
or1k	https://github.com	stable	Julius Baxter, Stefan Kr	OpenRISC	32	32	kintex-7-3	James Brakel			3299		6	3	3	189	##	14.7	1.00	1.0	57.3	IX	verilog	39	mor1kx	Y	yes	Y	M	4G	4G	Y	32	2001	2018	https://opencores.org	no longer supported, see mor1kx	cappuccino ALU		
or1k_moroch	https://github.com	stable	Andrey Bacharov	RISC	32	32																verilog			Y	yes	Y	M	4G	4G	Y	32	2012	2019	https://github.com	continuous regression tests	implements a variant of Tomasulo algorithm			
or1k_soc	https://opencores.org	mature	Xianfeng Zeng	OpenRISC	32	32	arria-2	James Brakel					6				##	14.80	1.00	1.0		I	verilog	194	or1k_soc	Y	yes	Y	4G	4G	Y	32	2009	2010	https://opencores.org	SoC using OpenRISC 1200	huge tar file			
or1k-cf	https://opencores.org	alpha	Kenr	OpenRISC	32	32																confluence			Y	yes	Y	4G	4G	Y	32	2004	2009							
osu8	https://www.digipic.com	alpha	Paul Stoffregen	accum	8	8																schematics			Y	asm	N	N	64K	64K	Y	24	1994	2005	https://github.com	OSU8 Microprocessor Project "instruc	*.1 schematics, doc at web page, currently acti			
p16	http://www.ultraelectronics.com	untested	Don Golding	forth	16	5	kintex-7-3	James Brakel					6					14.7	0.67	1.0			vhdl	1	p16	Y	asm	N	N	64K	64K	Y	24	2000	2000					
p16b	https://github.com	stable	C.H. Ting	forth	16	5	kintex-7-3	James Brakel			367		6			355	##	14.7	0.67	1.0	648.1	X	vhdl	1	cpu16	Y	asm	N	N	64K	64K	Y	28	2000	2000					
p16c5x	https://opencores.org	mature	Michael Morris	PIC16	8	14	kintex-7-3	James Brakel			378		6			252	##	14.7	0.33	1.0	220.2	IX	verilog	3	P16C5x	Y	asm	N	Y	256	4K	Y	72	2013	2014					
p24e	https://github.com	stable	C.H. Ting	PIC16	16	16							4	16	51	##	14.7	0.83	1.0	36.0	X	vhdl	1	p24e	Y	asm	N	Y	2K	2K	Y	28	2000	2000						
pacoblaze	www.beyer.org	mature	Pablo Kocik	picoBlaze	8	18	spartan-3	James Brakel			1175		4	1	1	117	##	14.7	0.33	2.0	109.1	X	verilog	18	pacoblaze	Y	asm	N	256	2K	Y	57	2	2006	2006					
pancake	https://people.eecs.berkeley.edu	stable	Bruce Land	stack	16	5	kintex-7-3	James Brakel			441		6	1	1	128	##	14.7	0.67	1.0	194.8	X	verilog	7	de2_miniv	Y	yes	N	4K	4K	Y	31	2010	2014	http://www.cs.berkeley.edu	The Pancake Stack Machine derived fr	Cornell ECE5760			
parwan	https://github.com	stable	Zainalabedin Navabi	accum	8	8	kintex-7-3	James Brakel			157		6			435	##	14.7	0.33	4.0	228.5	X	verilog	16	par_bah	Y	yes	N	N	4K	4K	Y	1995	1997						
parwan	https://github.com	stable	Zainalabedin Navabi	accum	8	8	kintex-7-3	James Brakel			161		6			76	##	14.7	0.33	4.0	38.8	X	vhdl	2	parwan	Y	yes	N	N	4K	4K	Y	1995	1997						
pasc	https://github.com	untested	Jeff Bush	RISC	16	16																verilog			Y	asm	N	N	64K	64K	N	20	2	8	2017	2019	https://github.com	16 RISC cores		
patmos	https://github.com	stable	Martin Schoeberl	RISC	32	32																scala			Y	asm	N	256	2K	Y	2015	2021	http://patmos.computer.dtu.dk/		http://www.t-crest.org/					
pauloblaze	https://github.com	mature	Paul Genssler	picoBlaze	8	18																vhdl	7	pauloblaz	Y	asm	N	256	2K	Y	72	32	6	2003	2009					
pavr	https://opencores.org	alpha	Doru Cuterlea	AVR	8	16	kintex-7-3	James Brakel			2630		6	1	132	##	14.7	0.33	1.0	16.5	X	vhdl	18	pavr_cont	Y	yes	N	Y	4K	4M	Y	32	2013	2021						
pcycle	https://github.com	stable	Dominik Salvet	accum	4	8																vhdl	5	pcycle	Y	asm	N	Y	16	128	Y	12	2015	2021						
pdp1	https://github.com	alpha	Yann Vernier	PDP1	18	18	spartan-3	James Brakel			1390		4	6	138	##	14.7	0.50	10.0	5.0	X	vhdl	15	top	Y	yes	N	N	4K	4K	Y	28	2011	2017	http://pdp-1.com	PDP-1 descended from MIT TX-0	uses Minimal UART from opencores			
pdp11-34verilog	https://github.com	stable	Brad Parker	PDP11	16	16	arria-2	James Brakel			2532		4	126	##	14.7	0.67	2.0	16.7	IX	X	verilog	24	pdp11	Y	yes	N	N	64K	64K	Y	70	13	8	2009	2021				
pdp11_reduce	https://github.com	stable	Mohamed Omran	PDP11	16	16																vhdl	9	system	Y	yes	N	N	64K	64K	Y	24	10	8	2009	2021				
pdp2011	https://pdp2011.com	stable	Sybe van Slooten	PDP11	16	16	kintex-7-3	James Brakel			5060		6	1	205	##	14.7	0.67	2.0	13.6	IX	X	vhdl	3	cpu	Y	yes	N	Y	64K	64K	Y	70	13	8	2008	2019	http://pdp2011.com	ISA identical to PDP-10	complete impl including orig IO devices
pdp6	https://github.com	stable	Michael Morris	PDP6	36	36																verilog	16	pdp6	Y	yes	N	256K	256K	Y	8	2012	2016	https://www.wikipedia.org	PDP-8 Processor Core and System	Boots OS/8, runs apps, several variants				
pdp8	https://opencores.org	alpha	Joe Manolovick, Rob	PDP8	12	12	kintex-7-3	James Brakel			1219		6	1	183	##	14.7	0.50	2.0	37.5	X	Y	vhdl	55	cpu	Y	yes	N	N	32K	32K	Y	8	2012	2016					
pdp8-soc	https://github.com	stable	Scott Baker	PDP8	12	12																Y	vhdl	15	soc	Y	yes	N	N	4K	4K	Y	2016	2020						
pdp8l	https://github.com	stable	Ian Schofield	PDP8	12	12	cyclone-3	James Brakel			1088		4	48	63	##	14.7	0.50	2.0	14.4	I	vhdl	11	top	Y	yes	N	N	4K	4K	Y	2013	2013							
pdp8verilog	https://github.com	stable	Brad Parker	PDP8	12	12	kintex-7-3	James Brakel			505		6			366	##	14.7	0.50	2.0	181.3	X	verilog	18	pdp8	Y	yes	N	N	32K	32K	Y	8	2005	2010					
pet_fpga	https://github.com	stable	Thomas Skibo	6502	8	8	kintex-7-3	James Brakel			1052		6			242	##	14.7	0.33	4.0	19.0	X	verilog	1	cpu6502	Y	yes	N	N	64K	64K	Y	40	5	8	2007	2021	https://github.com	for Commodore PET	
pet-on-a-chip	https://github.com	stable	Era Thomas	RISC	8	16																Y	verilog	19	top	Y	asm	N	Y	64K	64K	Y	40	5	8	2021	2021	https://ezrasrobotics.com	robot controller, senior design project	cust pcb & uP, derivative of tiny_soc
pic_coonan	https://github.com	alpha	Tom Coonan	PIC16	8	14	kintex-7-3	James Brakel			328		6	1	165	##	14.7	0.33	1.0	166.1	X	verilog	7	piccpu	Y	yes	N	Y	256	4K	Y	1999	1999							
pic-16c5x	https://tams-wiki.com	errors	Ernesto Romani	PIC16	8	12	kintex-7-3	James Brakel					6			##	14.7	0.33	2.0			vhdl	16	pic_core	Y	yes	N	Y	256	4K	Y	1998	2002							
picoBlaze	https://www.xilinx.com	stable	Ken Chapman	picoBlaze	8	18	spartan-3	James Brakel			110		6	2	217	##	14.7	0.33	2.0	325.5	X	vhdl	1	kcsmp6	Y	asm	N	256	2K	Y	2003	2003	https://en.wikipedia.org	2 clocks/inst, no prog ROM	this is the original picoBlaze author					
picoBlaze	https://www.xilinx.com	stable	Ken Chapman	picoBlaze	8	18	spartan-3	James Brakel			178		6	1	182	##	14.7	0.33	2.0	168.9	X	vhdl	1	kcsmp3	Y	asm	N	256	2K	Y	2003	2003	https://en.wikipedia.org	2 clocks/inst, no prog ROM	this is the original picoBlaze author					
picropro	https://github.com	stable	Ken Chapman	picoBlaze	8	18	kintex-7-3	James Brakel			317		6	2	195	##	14.7	0.33	2.0	101.6	X	Y	vhdl	9	kc705_kc	Y	asm	N	N	64K	64K	Y	2003	2003	https://en.wikipedia.org	five variants	no doc, xilinx constraint file			
plasma	https://github.com	stable	Pandora2000	RISC	32	32	kintex-7-3	James Brakel			7491		6	11	118	##	14.7	1.00	1.0	15.7	X	vhdl	42	top	Y	yes	N	Y	64K	64K	Y	32	2010	2011	https://github.com	wide outside use, opencores page has list of related publications				
plasma_cortex	https://github.com	stable	Steve Rhoads	MIPS	32	32	kintex-7-3	James Brakel			2462		6	3	97	##	14.7	1.00	1.0	39.5	X	vhdl	22	plasma	Y	yes	N	Y	4G	4G	Y	32	2001	2016	https://hackaday.io/project/160180-plasma-cortex-open-source-cpu-in-vhdl	based on Plasma by Steve Rhoads				
plasma_fpu	https://github.com	stable	Dylan Brophy	RISC	32	32																X	vhdl	4	cpu	Y	yes	N	Y	4G	4G	Y	8	2015	2018					
plasma_fpu	https://github.com	stable	Maximilian Reuter	MIPS	32	32	kintex-7-3	James Brakel					6			##	14.7	1.00	1.0			vhdl	20	plasma	Y	yes	Y	4G	4G	Y	32	2015	2015	https://www.youfi.com	plasma with FPU	based on Plasma by Steve Rhoads				
pm85	https://github.com	stable	PetrM1	8080	8	8																Y	system	27	sys_top	Y	yes	N	64K	64K	Y	2021	2021							

[illegible]

_up_all_soft folder	opencores or primary link	status	author	style / clone	target year	target date	FPGA	reporter	comments	LUTs ALUT	DFF	LUT7	mults	blk ram	F max	date	tool ver	MIPS /inst	clks /inst	KIPS /LUT	vendor	src code	#src files	top file	tool chain	flg pt	flg pt	max dat	max inst	byte adrs	adr #inst	# reg	pip #inst	start year	last year	secondary web link	note worthy	comments					
rtf64	https://github.com/robertfinch/rtf64	alpha	Robert Finch	RISC	64	8				11216		6	4	6	123	##	v14.1	0.67	2.0	3.7	X	system	3	rtf64	Y	yes	Y	N	4G	4G	Y		32	2020	2021		variable length instructions	Posit support, glossary & references					
rtf65002	https://opencores.org/oc/sources/rtf65002	alpha	Robert Finch	accum	32	8															X	verilog	10	rtf65002.v	Y	yes	N	4G	4G	Y		16	2013	2013	https://github.com/robertfinch/rtf65002	32-bit 6502 + 6502 emulation	"proven"						
rtf6809	https://github.com/robertfinch/rtf6809	alpha	Robert Finch	6809	8	8				7506		6	1	2	106	##	14.7	0.33	4.0	1.2	X	verilog	4	rtf6809	Y	yes	N	N	4G	4G	Y		8	2012	2015	http://www.fimtrg.com/rtf6809	6809 with 32-bit "FAR" addressing	probably for simulation?					
rtf68kxsys	https://opencores.org/oc/sources/rtf68kxsys	alpha	Robert Finch	68000	16	16				13639		4	12	17	##	##	14.7	0.67	4.0		X	Y	verilog	49	rtf68kxsys	Y	yes	N	N	4G	4G	Y		16	2011	2011	https://github.com/robertfinch/rtf68kxsys	based on Tobias Gubener's T6868					
rtf8088	https://github.com/robertfinch/rtf8088	planning	Robert Finch	x86	16	16				4514		6	4	174	##	##	14.7	0.67	3.0	8.6	X	Y	verilog	57	rtf8088	Y	yes	N	N	1M	1M	Y		2012	2013	https://github.com/robertfinch/rtf8088	8-bit memory data, e.g. 8088						
rtx2000	http://www.msc-asinc.com/rtx2000	asic	Tom Hard	forth	16	16																														Harris Corp., FPGA version at MPEforth							
s1_core	https://github.com/robertfinch/s1_core	stable	Fabrizio Fazzino et al	SPARC	64	32				52845		6	8	59	56	##	v14.1	2.00	1.0	2.1	IX	verilog	136	s1_top	Y	yes	Y	N	4G	4G	Y		32	2007	2012	https://en.wikipedia.org/wiki/S1_core	reduced version of OpenPARC T1	Vivado run					
s16k4a	https://github.com/robertfinch/s16k4a	stable	Samuel Falvo II	forth	16	4				514		6			476	##	14.7	0.67	1.0	6207	X	B	verilog	1	s16k4a.v	Y	yes	N	N	64K	64K	Y	12	2012	2017		kestril #2, byte & word data	derived from Myron Plichota's design (streamlined)					
s4pu	https://baioic.github.io/no-p-c/s4pu	stable	Gabriel de Sant'Anna	forth	16	16				3306	1622	4	86	50	##	q13.1	0.67	1.0	10.1	1	X	Y	vhdl	17	s4pu	Y	asm	N	N	64K	64K	Y	32	2017	2020	https://github.com/baioic/s4pu	in Portuguese						
s430	https://www.p-c-s.com/s430	stable	Paul Taylor	MSP430	16	16				449		6			100	##		0.67	9.0	16.6																msp430 subset with 8-bit alu	coded for size & not for speed						
s64k7	https://github.com/robertfinch/s64k7	stable	Samuel Falvo II	forth	64	8																														64-bit simple Forth engine	very little doc						
s600c	https://opencores.org/oc/sources/s600c	stable	Dan Gisselquist	RISC	32	32				2820		6	1	10	133	##	14.7	1.00	47.3	X	Y	verilog	31	hoplevel	Y	yes	N	4G	4G	N	20	16	5	2015				uses ZIP CPU					
s80186	https://github.com/robertfinch/s80186	stable	Jamie Iles	accum	8	8				1750		A			60	##		0.67	2.0	11.5	I	Y	system	50	core	Y	yes	N	1M	1M	Y						2017	2021	https://www.jamieiles.com/s80186	80186 binary compatible core	implementing the full 80186 ISA		
sap	https://opencores.org/oc/sources/sap	stable	Ahmed Shahein	accum	8	8				48					200	##	14.7	0.10	4.0	104.2	X		system	15	mp_struct	Y	yes	N	16	16	Y	5					2012	2017	https://shirishkumar.com/sap	Simple as Possible Computer from Magma			
sardmips	https://github.com/robertfinch/sardmips	systemC	Igor Loi	MIPS	32	32																														synthesizable parametric IP core supporting full MIPS R2000 ISA							
sayeh_cpu	https://github.com/robertfinch/sayeh_cpu	untested	Armin Kazemi	RISC	16	16												0.67	1.0																	16-bit MIPS, data flow schematic	64 word reg file?						
sayeh_process	https://opencores.org/oc/sources/sayeh_process	stable	Alireza Haghdoust, Armin Kazemi	RISC	16	8				479		6	1	164	##	##	14.7	0.67	1.0	229.7	X	verilog	13	Sayeh_Y	Y	yes	N	64K	64K	Y		32	2008	2009					haghdoust.persiangroup.com	simple RISC			
sayuri_cpu	http://www.mno-net.com/sayuri_cpu	stable	Toyooki Sagawa	RISC	32	32				1604		6			208	##	14.7	1.00	1.0	129.9	X	vhdl	13	cpu01	Y	yes	Y	4G	4G			32	2000	2000					dead weblink	high number of DFF			
sc20	http://www.forth.com/sc20	proprietary	Brad Eckert	forth	32	8				1977		6			150	##		1.00	1.0	75.9	X																PDF file, Forth Inc.						
scamp-cpu	https://github.com/robertfinch/scamp-cpu	stable	James Stanley	accum	16	16																															TTL & Verilog home built, has OS	pictures of TTL version					
scarts	https://github.com/robertfinch/scarts	beta	llechner, Martin Walte	RISC	16	16						6						14.7	0.67	1.0																		Scarts Processor	GCC compiler				
schoolmips	https://github.com/robertfinch/schoolmips	systemC	Andrea Guerrieri	RISC	32	32																															small MIPS CPU core originally based on LRM	smallMIPS has several versions					
secretblaze	http://www.lirmm.fr/secretblaze	beta	Lyonel Barthe	uBlaze	32	32				1563		4			91	##	12.1	1.00	1.0	58.2	X	vhdl	26	sb_core	Y	yes	Y	4G	4G	Y	86	32	5	2010	2012	http://www.lirmm.fr/ADAC	university ASIC project, read PDF	64-bit data paths, superscalar, branch analysis					
senior-sagm-1	https://github.com/robertfinch/senior-sagm-1	simulation	Niranjan Ramadas	RISC	64	32				135009		6	32	75	##	##	14.7	1.00	1.0	0.6	X	verilog	28	pipeline	N	Y		Y	137	32	4-8	2012	2012					Armadadas' app					
single_cyc_mip	https://www.fogalstud.com/2017/01/verilog-single-cyc-mip/	untested	Michael Freeman	RISC	32	32																															Educational, also a version 2 with VHDL						
single-cyc-cpu	https://github.com/robertfinch/single-cyc-cpu	mature	Victor A Pajaro	MIPS	16	16																															both mips & riscv RTL						
socd8b	https://github.com/robertfinch/socd8b	beta	Folke Will	PDP8	12	12																															single cycle mips						
soc280	http://sowerbutts.com/soc280	stable	Will Sowerbutts	Z80	8	8				2568		6	15	93	##	##	14.7	0.33	3.0	4.0	X	vhdl	25	top_level	Y	yes	N	N	64K	64K	Y		32	2019	2019					AlvarezPajaro - single cycle mips			
softravcore	https://opencores.org/oc/sources/softravcore	stable	Andras Pal	AVR	8	16																															SoC implementation of a PDP-8/I for i960	includes extended ALU					
softrc-core	https://github.com/robertfinch/softrc-core	stable	Aymen Sekhri	RISC	32	16																															based on Daniel Walner's T80, for Papilio Pro board						
softrc-fpc	https://github.com/robertfinch/softrc-fpc	stable	Michael S	Nios II	32	32				613		4	1	180	##	##	14.7	1.00	5.0	58.9	I	vhdl	13	nios2ee	Y	yes	opt	4G	4G	Y		32	2019	2019					full implementation of AVR 2-state peripherals: VR2, AVR2.5, AVR3, AVR4 & AVR5				
sparc64soc	https://opencores.org/oc/sources/sparc64soc	alpha	Dmitry Rozhdenskiy	SPARC	64	32						6						q17.1	2.00	1.0		Y	verilog	263	W1	N	Y											core project, seven "x86" registers, 32-bit immediates, multi-cycle design					
spartanMC	http://www.spa-mips.com/spartanMC	stable	Falk Hassler	RISC	18	18				853		6	1	2	120	##	##	14.7	0.67	1.0	94.6	X	Y	verilog	38	spartanmc	Y	asm	Y	yes	Y	4G	4G	Y		2012	2014					nine variations in attempt to improve	16-bit ALU
sp-i586	https://github.com/robertfinch/sp-i586	stable	Lini Mestara	x86	32	8				32144		6	4	28	73	##	##	14.7	1.00	2.0	1.1	X	verilog	37	top_sys	Y	yes	Y	4G	4G	Y		2016	2016					high source file count	work in progress with no progress			
spu-mark-ii	https://github.com/robertfinch/spu-mark-ii	WIP	Felix Quellner	hybrid	16	16																															SPARC like register windows						
src	https://github.com/robertfinch/src	untested	Heuring & Jordan	RISC	32	32																															gate level dsqn, vivado project also	http://img.youtube.com/vi/W19uVhCJuf0/10p					
srbcc	https://opencores.org/oc/sources/srbcc	stable	Rodney Sinclair	forth	16	16				196		6			474	##	14.7	0.33	1.0	797.9	IX	verilog	3	core	Y	asm	N	Y	1K	8K	Y	41	3	2012	2014					SPU Mark II instruction set architecture, RISCVish cpu that uses the stack machine approach			
stack_machine	https://github.com/robertfinch/stack_machine	stable	Bruce R. Land	stack	16	16				5101		4	6	29	66	##	##	14.80	0.67	0.3	25.9	X	verilog	2	cpu	Y	asm	N	64K	4K	N	23								book by Heuring & Jordan	also Kilts cpt1 Adv FPGAs dsqn		
stack_cpu	https://people.ece.cmu.edu/~ajayk/stack_cpu	stable	Ariel Ottens	stack	16	16																															Python program generates the Verilog	inst after branch/call/rtn always execs					
storm_core	https://opencores.org/oc/sources/storm_core	beta	Stephan Nolting	ARM7	32	32				2312		6	3	179	##	##	14.7	1.00	1.0	77.4	IX	vhdl	16	core	Y	yes	N	4G	4G	Y		32	8	2011	2014					3 or 4 stacks, load/store with stack de/alloc	3 or 4 stacks, load/store with stack de/alloc		
storm_soc	https://opencores.org/oc/sources/storm_soc	beta	Stephan Nolting	ARM7	32	32				3514		6	3	4	159	##	##	14.7	1.00	1.0	103.1	X	Y	vhdl	40	storm_top	Y	yes	N	4G	4G	Y		32	8	2012	2015					Storm Core (ARM7 compatible)	cache & no peripherals
streamer16	http://www.ultra-software.com/streamer16	stable	Myron Plichota	forth	16	3				143		6			417	##	##	14.7	0.20	1.2	485.6	X	vhdl	8	streamer	Y	yes	N	64K	64K	N	8	2	2001	2001					2nd web adr non-functional			
sub86																																											

[illegible]

114 # usable(beta, set 0	20	86	218 blank	545	##	513 ##	13	378 verilog	391	non-blank	617	78
50 "B" or "X" of lim 1		881	668 a					667 vhdl	343	asm	121	Web page DMIPS per en.wikipedia.org/wiki/instructions_per_community_freec www.eembc.org/coremark/index.php
MIPS/MHz Pro-rating for data size:			79 zu-3e					sys verilog	46	forth	10	DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/instructions_per_second
1-bit	0.04	16-bit	0.67	64-bit	2.00			proprietary	38			
4-bit	0.17	24-bit	0.80	Silicon Area equivalents				scala	11			
8-bit	0.33	32-bit	1.00	LUTS/DSP48	16:1							
12-bit	0.40	48-bit	1.50	LUTS/Block RAM	32:1							
Under the assumption that the core is capable of one instruction per clock												

75	paper only	259	VHDL
60	educational	277	Verilog
25	weak start	26	System Verilog
8	up cores	11	Spinal/Scala
5	in limbo	7	VHDL & Verilog
10	planning	3	MyHDL
52	simulation	35	proprietary
573	main+sim	13	other
521	net main	4	Schematics
644	total	635	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs)
385 designs with best FOM (likely true measure of # of usable designs)