

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	report ter	com ents	LUTs ALUT	LUTs mult	blk ram	F max	data rate	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pp e	start year	last revis	secondary web link	note worthy	comments
------------------------	------------------------------	--------	--------	------------------	--------------	--------------	------	---------------	-------------	--------------	--------------	------------	----------	--------------	---------------	---------------	--------------	------------	-------------	---------------	----------	-----	---------------	-----------	------------	-------------	--------------	--------	------------	----------	---------	---------------	---------------	-----------------------	-------------	----------

Small soft core uP Inventory

©2021 James Brakefield

Opencore and other soft core processors

totalcpu	https://opencore.org/	alpha	RISC	124	12	kintex-7-3	James Brakefield	229	6	1	149	##	14.7	0.33	3.0	71.7	X	verilog	10	cpu	CoreOneY	asm	N							16	2007	2009		data width 12 bits and up, no data memory					
odess	https://opencore.org/	stable	Dmytro Senyakin	RISC	128	16	stratix-5	Dmytro Senyakin	32978	A	72	112	192	##	q17.1	4.00	1.0	23.3	I	system	27	CoreOneY	asm	N	4G	4G					16	2017	2017	https://opencore.org/	Altera proj, Multicore, P&R results at 37-bit adr, quad issue, caches, 32-64-128 flt-g				
legv8	https://github.com/	stable	Warren Seto	AA64	64	32	kintex-7-3	James Brakefield	731	6	2	154	##	14.7	1.00	1.0	210.5	X	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10	32	2018	2019		coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A					
legv8	https://github.com/	stable	Warren Seto	AA64	64	32	kintex-7-3	James Brakefield	884	6	2	137	##	14.7	1.00	1.0	155.0	X	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10	32	2018	2019		coursework, limited ISA, 3 versions	inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, B					
legv8	https://github.com/mattc/	stable	Matthew Olsson	AA64	64	32	kintex-7-3	James Brakefield	884	6	2	137	##	14.7	1.00	1.0	155.0	X	verilog			Y	yes	N	4G	4G	Y	10	32	2018	2019		another implementation	legv8 from Patterson & Hennessy 2017					
kcp53000	https://github.com/	simulation	Samuel Falvo II	risc-v	64	32	kintex-7-3	James Brakefield	2455	6		175	##	14.7	2.00	1.0	142.9	X	B	verilog	4	polaris	Y	yes	N	Y	16E	16E	Y		32	2016	2017	https://github.com/	kestrel #3, basic 64-bit RISC-V	uses state machine RTL generator			
fisc	https://github.com/	stable	Miguel Santos	RISC	64	32	cyclone-4	James Brakefield	5036	4		21	66	##	q18.0	2.00	1.0	26.1	I	system	13	fisc_core	Y	yes	Y	N			Y	85	6	32	5	2018	2018	http://www.archf/	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, alter	
fisa64	https://github.com/	beta	Robert Finch	RISC	64	32	kintex-7-3	James Brakefield	10404	6	12	7	65	##	14.7	1.50	1.0	9.4	X	verilog	1	FISA64	Y	N	Y			Y								https://github.com/robfinch/Cores	need to use multi-cycle on mult		
fpammix	https://github.com/	stable	Tommy Thorn	MMIX	64	32	aria-2	James Brakefield	11605	A	8	10	94	##	q13.1	1.50	4.0	3.0	I	system	3	core	Y	yes	Y	Y	16Q	16Q	Y	256	288	2006	2014	https://en.wikipedia.org/	clone of Knuth's MMIX	micro-coded			
cray1	http://www.chrisfento.com/	alpha	Christopher Fenton	CRAY1	64	16	kintex-7-3	James Brakefield	13463	6	19	10	127	##	14.7	6.00	1.0	56.6	X	verilog	46	cray_sys	Y	yes	Y	N	4M	4M	N	128	536	2010	2015	https://github.com/	homebrew Cray1	24-bit address registers			
s1_core	https://opencore.org/	stable	Fabrizio Fazzino et al	SPARC	64	32	kintex-7-3	James Brakefield	52845	6	8	59	56	##	v14.1	2.00	1.0	2.1	IX	verilog	136	s1_top	Y	yes	N	4G	4G	Y		32	2007	2012	https://en.wikipedia.org/	reduced version of OpenSPARC T1	Vivado run				
senior-sagn-1	https://github.com/	simulation	Niranjan Ramadas	RISC	64	32	kintex-7-3	James Brakefield	135009	6	32		75	##	14.7	1.00	1.0	0.6	X	verilog	28	pipeline	Y	asm	N	Y			Y	137	32	4-8	2012	2012	nrb/amadas_apps	university ASIC project, read PDF	64-bit data paths, superscalar, branch analysis		
thor	https://github.com/	mature	Robert Finch	RISC	64	32		Robert Finch	210000																									Thor-2: L1 & L2 caches, GP float & vector regs					
classic_HP_cal	https://github.com/	stable	Brian Nemetz	accum	56	10	kintex-7-3	James Brakefield	1750	6		3	233	##	14.7	0.17	10.0	2.2	X	vhdl	15	classichp	Y	N	30	4K	N	40		7	2012				processor & ROMs for HP-55, 45 & 35	includes LED display driver & UART, for Papilio			
ks10	http://www.tech	alpha	Rob Doyle	PDP10	36	36	spartan-6-2	Rob Doyle	4427	6		15	50	##	14.7	1.00	2.0	5.6	X	verilog	39	esm_ks10	Y	yes	Y	N										36-bit accum & 18-bit adrs	ucf file, most tests pass		
supersmall	http://www.etc	stable	Michael Ritchie	RISC	32	32	stratix-3	Michael Ritchie	207	A	248	126	##	##	q9.0	1.00	16.0	38.1	I	verilog															2-bit serial, Mostly MIPS-1 compliant	Copyright 2005,2006,2009 Jonathan Rose, and			
mb-lite_plus	http://www.etc	stable	Huib Ariens	uBlaze	32	32	kintex-7-3	James Brakefield	244	6		2	319	##	14.7	1.00	1.0	1308.1	X	B	vhdl	34	tumbler	Y	yes	N	4G	4G	Y		32	2010	2012	https://opencore.org/	Delft Un. Of Tech. course work	use inferred RAM			
riscv_engine-v	https://github.com/	untested	Antti Lukats	risc-v	32	32			306	4						1.00	6.7		AL	verilog	11		Y	yes	N	4G	4G	Y	45	32	2018	2018	https://riscv.org/	RISC-V contest 2nd place, 8-bit ALU	no source for xilinx, no implementation docs				
riscv_GRVI-ph3	https://github.com/	beta	Jan Gray	risc-v	32	32	virtex-u-2	Jan Gray	320	6		1	375	##	v16.4	1.00	1.0	1171.9	X	proprietary			Y	yes	N	4G	4G	Y	45	32	3	2015	2018	https://www.you	hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P			
tarihi	https://github.com/	alpha	Dagvadorj Galbadakh	RISC	32	32	kintex-7-3	James Brakefield	396	6		1	123	##	14.7	1.00	4.0	77.9	X	verilog	4	tarihi_controller	Y	yes	N	16M	16M	N	11	4	2013	2013				no doc, extremely small RISC	difficulty with timing, try 7.0ns		
cpugen	https://opencore.org/	stable	Giovanni Ferrante	RISC	32	16	kintex-7-3	James Brakefield	474	6			192	##	14.7	0.67	1.0	271.8	IX	vhdl	14	cpu	Y	asm	N	N										x86.exe generates VHDL RISC up	using 16 bit example		
riscv_vexriscv	https://github.com/	beta	Charles Papon	risc-v	32	32	artix-7	Charles Papon	481	6			346	##	0.52	1.0	374.1	X	scala		smallest	Y	yes	N	4M	4M	Y									performance #s for 8 configurations	"Briey" is SOC variant		
riscv_rudolf	https://github.com/bobbi/	stable	Jörg Mische	risc-v	32	32	kintex-7-3	Jörg Mische	545	6			200	##	1.00	1.00	367.0	ALMX	verilog	4	pipeline	Y	yes	N	4G	4G	Y			32	5	2021				RISC-V processor for real-time system	34 clock mult & divide		
microblaze	https://www.xilinx.com/	proprietary	Xilinx	uBlaze	32	32	kintex-7-3	Xilinx	546	6			1	320	##	1.03	1.0	603.7	X	proprietary			Y	yes	opt	4G	4G	Y	86	32	3	2002				MicroBlaze MCS, smallest configurati	70 configuration options, MMU optional		
microblaze	https://www.xilinx.com/	proprietary	Xilinx	uBlaze	32	32	virtex ultra	Xilinx	563	6			1	682	##	1.03	1.0	1247.7	X	proprietary			Y	yes	opt	4G	4G	Y	86	32	3	2002				MicroBlaze MCS, smallest configurati	70 configuration options, MMU optional		
nios2	https://github.com/	proprietary	Altera	Nios II	32	32	stratix-5	Altera	584	A			420	##	q16.0	0.10	1.0	71.9	I	proprietary			Y	yes	opt	4G	4G	Y		32	2004				Nios II/e: min LUTs version, DMIPS adj, 1.68 cc				
mips-cpu	https://github.com/	alpha	Jeremiah Mahler	MIPS	32	32	kintex-7-3	James Brakefield	596	6			1	244	##	14.7	1.00	1.0	409.2	X	verilog	15	cpu	Y	yes	N	4G	4G	Y		32	5	2017	2017				Very early stage project, only implem	no outputs, missing im_data.txt
softpc	https://github.com/alraex/	stable	Michael S	Nios II	32	32	cyclone-10	Michael S	613	4			1	180	##	q17.1	1.00	5.0	58.9	X	vhdl	13	nios2ee	Y	yes	opt	4G	4G	Y		32							nine variations in attempt to improve	16-bit ALU
opc.opc7cpu	https://github.com/	stable	revaldinh	RISC	32	16	kintex-7-3	James Brakefield	624	6			303	##	14.7	1.00	2.0	242.8	X	verilog	2	opc7cpu	Y	asm	N	1M	1M	N	32	5	16	2017	2019	https://revaldinh	OPC7 32bit, based on OPC5LS, more	see hackaday One Page Computing Challenge			
riscv_picov32	https://github.com/	beta	Clifford Wolf	risc-v	32	32	xcu3p-3	Clifford Wolf	761	6			769	##	v16.2	1.00	3.0	336.8	X	Y	verilog	1	picov32	Y	yes	N	4G	4G	Y		32	2016	2020				minimal features, soc options	designed for minimum LUTs	
riscv_picov32	https://github.com/	beta	Clifford Wolf	risc-v	32	32	kintex-U-3	Clifford Wolf	761	6			454	##	v16.2	1.00	3.0	198.9	X	Y	verilog	1	picov32	Y	yes	N	4G	4G	Y		32	2016	2020				minimal features, soc options	LUTs & Fmax for Kintex, Virtex & Ultrascale+	
xthundercore	http://forum.xt	alpha	MajorJomo	RISC	32	16	kintex-7-3	James Brakefield	793	6		2	193	##	14.7	1.00	1.0	243.7	X	vhdl	49	xtc	Y	yes	N	Y	4G	4G	Y		16	5	2014				Gadget Factory Forum thread	in debug, no comments, mostly in simulation	
riscv_neorv32	https://github.com/	stable	Stephan Nolting	risc-v	32	32	cyclone-IV	Stephan Nolting	848	4			111	##	q19.1	1.00	4.0	32.7	AL	Y	verilog	25	neorv32	Y	yes	N	4G	4G	Y		32	2020	2021	https://www.xth	very well documented, customiza	many peripherals, LUT counts for all variat			
lxp32	https://opencore.org/	beta	Alex Kuznetsov	RISC	32	32	kintex-7-3	James Brakefield	850	6	3	1	196	##	14.7	1.00	2.0	115.4	AIX	vhdl	20	lxp32u	Y	asm	N	4G	4G	Y	30	256	3	2016	2019	https://lxp32.gith	register file in block RAM	vendor neutral source code, no div inst			
tiny64	https://opencore.org/	stable	Ulrich Riedel	RISC	32	32	kintex-7-3	James Brakefield	874	6			189	##	14.7	1.00	2.0	107.9	X	vhdl	6	tinyx				64K	64K		14	8	2004	2007				data size from 32 to 64 bits	micro-coded sub-ops		

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	reporter	com ents	LUTs ALUT	LUT mult	blk ram	F max	data rate	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	u doc	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	# e	start year	last rev	secondary web link	note worthy	comments	
zipcpu	https://github.com/zipcpu/zipcpu	stable	Dan Gisselquist	RISC	32	32	kintex-7-3	James Brakef	1687	6	4	2	218	##	14.7	1.00	1.0	128.9	X	verilog	7	zipcpu	Y	N	N	4G	4G	Y	35	16	5	2015	2020	www.librecores.org	ISA has chnaged, multiple instruction	http://zipcpu.com/zipcpu/2018/01/01/zipcpu/		
forth_kf532	https://github.com/forth_kf532	stable	Tarasov Vilia	RISC	32	32	kintex-7-3	James Brakef	1719	6	4	4	172	##	14.7	1.00	1.0	100.3	X	vhdl	1	kf532	Y	N	Y	1K	16K	Y		32	3	2020	2013		no trace of source code on web			
riscv_steel	https://opencores.org/pr/riscv_steel	stable	Rafael Calçada	risc-v	32	32	zu2-2	James Brakef	1775	6	4		208	##	v19.2	1.00	1.0	117.4	X	verilog	21	steel_top	Y	yes	N	4G	4G	Y		32	3	2020	2020	https://github.com/forth_kf532	github version has vivado proj	under grad thesis		
riscv_steel	https://opencores.org/pr/riscv_steel	stable	Rafael Calçada	risc-v	32	32	atrix-7-3	James Brakef	1784	6	4		116	##	v19.2	1.00	1.0	65.0	X	verilog	21	steel_top	Y	yes	N	4G	4G	Y		32	3	2020	2020	https://github.com/forth_kf532	github version has vivado proj	under grad thesis		
sweet32	https://opencores.org/pr/sweet32	alpha	Valentin Angelovski	MIPS	32	16	kintex-7-3	James Brakef	1797	6	1	2	185	##	14.7	1.00	1.0	103.1	X	vhdl	28	sweet32	Y	yes	N	4G	4G	Y	26	16	2014	2015		Targets MACHXO2, DDR RAM	clock divider to Sweet32_v1_core			
cast_ba22	http://www.casproprietar.com	proprietary	CAST inc	RISC	32	16	spartan-6	CAST inc	1800	6	3		72	##	1.00	1.00	1.0	40.0	X	proprietary		cast	Y	yes	N	4G	4G	Y	32	32				Cast has up related IP	several versions, FPGA kits			
ensilica	http://www.ensilica.com	proprietary	ensilica.com	eSi-3200	32	16	stratix-4	ensilica	1800	4			200	##	1.50	1.00	1.0	166.7	IX	verilog		eSi-3200	Y	yes	N	4G	4G	Y	104	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC	
ARM_Cortex_M	http://www.arm.com	proprietary	ARM	ARM M3	32	16	virtex-5	ARM	65nm	1900	6		200	##	1.00	1.00	1.0	105.3	IX	proprietary			Y	yes	N	4G	4G	Y	16	3	2007			ARM Cortex M0, M1 & M3 avail for F	see xilinx Xcell64			
minimig	https://code.google.com/p/minimig/	stable	Frederic Requin	68000	32	16	stratix-2	Fredejspeed	1900	4	4		180	##	1.00	6.0	15.8	1	verilog	1	j68	Y	yes	N	4G	4G	Y	16	2009	2014				for use with Minimig	micro-coded on stack machine			
altor32_lite	https://opencores.org/pr/altor32_lite	stable	Ultra Embedded	OpenRISC	32	32	kintex-7-3	James Brakef	1928	6			236	##	14.7	1.00	2.0	61.3	ILX	verilog	7	altor32	Y	yes	N	Y	4G	4G	Y							simplified OpenRISC 1000, no pipelin	xilinx S3 primitives	
mipsr2000	https://opencores.org/pr/mipsr2000	stable	Lazaridis Dimitris	MIPS	32	32	kintex-7-3	James Brakef	1971	6	4	6	71	##	14.7	1.00	1.0	36.2	X	vhdl	35	Dm	Y	yes	N	4G	4G	Y	32	5	2012	2016				supports almost all instructions of m	course project	
sc20	http://www.forth.com	proprietary	Brad Eckert	forth	32	8	virtex-6	Brad Eckert	1977	6			150	##	1.00	1.00	1.0	75.9	X	proprietary			Y	yes	N	4G	4G	Y							PDF file, Forth Inc.			
risc5	http://www.forth.com	beta	Niklaus Wirth	RISC	32	32	zu-2e	James Brakef	2001	6	4		177	##	v20.1	1.00	1.0	88.3	ILX	verilog	8	RISC5	Y	yes	Y	4G	4G	Y		16	2013	2017	http://www.astro	minimalist Wirth, part of Project Obe	32x32 multiplier, wikipedia entry			
mips_fault_tol	https://opencores.org/pr/mips_fault_tol	stable	Lazaridis Dimitris	MIPS	32	32	kintex-7-3	James Brakef	2017	6	4	6	45	##	14.7	1.00	1.0	22.5	X	vhdl	40	main	Y	yes	N	4G	4G	Y	32	5	2013	2013				arithmetic includes fault detection	no external memory port?	
m1_core	https://opencores.org/pr/m1_core	beta	Fabrizio Fazzino, Albert	MIPS?	32	32	aria-2	James Brakef	2101	4			190	##	q13.1	1.00	1.0	90.6	IX	verilog	9	m1_core	Y	yes	N	4G	4G	Y	32	2007	2012				GCC target?			
oberon_sdram	http://projectoberon.com	stable	Nicolas Dumittrache	RISC	32	32	kintex-7-3	James Brakef	2103	6			104	##	14.7	1.00	1.0	49.5	X	verilog	16	risc5	Y	yes	Y	4G	4G	Y	16	2013	2017				Minimalist Wirth, part of Project Obe	modified to use DRAM, serial mult		
yarvi	https://github.com/yarvi/yarvi	stable	Tommy Thörn	risc-v	32	32	kintex-7-3	James Brakef	2152	6			122	##	14.7	1.00	2.0	28.3	X	verilog	3	yarvi_soc	Y	yes	N	4G	4G	Y	32	3	2016					no multiply or divide	simple implementation of RISC-V	
latticecmico32	http://www.latticesemi.com	stable	Yann Sionmeau, Mich	LM32	32	32	aria-2	James Brakef	2166	4	4	30	149	##	q13.1	0.80	1.0	55.0	ILX	verilog	24	lm32_cpu	Y	yes	N	Y	4G	4G	Y	32	6	2006	2017	https://en.wikipedia.org/wiki/Minimig	optional data & inst caches	see xilinx Xcell64		
riscompatible	https://opencores.org/pr/riscompatible	stable	Andre Soares	RISC	32	32	kintex-7-3	James Brakef	2167	6	1		145	##	14.7	1.00	3.0	22.3	X	vhdl	12	riscompatib	Y	yes	N	Y	4G	4G	Y	16	2014					based on RISC0 processor by Junqueira & Suzim 1993		
ensilica	http://www.ensilica.com	proprietary	ensilica.com	eSi-3200	32	16	stratix-4	ensilica	2200	4			200	##	2.00	1.00	1.0	181.8	IX	verilog		eSi-3250	Y	yes	N	4G	4G	Y	104	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC	
yacc	https://opencores.org/pr/yacc	stable	Tak Sugawara	MIPS	32	32	kintex-7-3	James Brakef	2220	6	6			##	14.7	1.00	1.0		IX	verilog	10	yacc2	Y	yes	N	4G	4G	Y	32	5	2005	2009				derived from, but independent of pla	YACC Yet Another CPU CPU	
storm_core	https://opencores.org/pr/storm_core	beta	Stephan Nolting	ARM7	32	32	kintex-7-3	James Brakef	2312	6	3		179	##	14.7	1.00	1.0	77.4	IX	vhdl	16	core	Y	yes	N	4G	4G	Y	32	8	2011	2014				Storm Core (ARM7 compatible)		
eco32	https://opencores.org/pr/eco32	stable	Hellwing Geisse	RISC	32	32	kintex-7-3	James Brakef	2339	6	1		160	##	14.7	1.00	1.5	45.5	ILX	Y	verilog	14	cpu	Y	yes	N	512M	256M	Y	61	32	2003	2014	homepages.thm.de	MIPS like, slow mult & div			
latticecmico32	http://www.latticesemi.com	stable	Yann Sionmeau, Mich	LM32	32	32	ECP3	Lattice Semic	2370	4	4	30	115	##	0.80	1.00	1.0	38.8	ILX	verilog	24	lm32_cpu	Y	yes	N	Y	4G	4G	Y	32	6	2006	2017	https://en.wikipedia.org/wiki/Minimig	optional data & inst caches	Diamond3.10; see lm32 & misc folders		
altium/TSK300	http://techdocs.altium.com	proprietary	Altium	RISC	32	32	spartan-3-S	Altium	2426	4	4		50	##	1.00	1.00	1.0	20.6	ALIX	proprietary			Y	yes	N	4G	4G	Y							CR0140.pdf, http://www.astro	frozen, asm, C++, schem, VHDL &	default clock: 50MHz, opt mult/div	
risc5	http://www.forth.com	beta	Niklaus Wirth	RISC	32	32	spartan-3-S	James Brakef	2441	6	4		92	##	14.7	1.00	1.0	37.8	ILX	verilog	8	RISC5	Y	yes	Y	4G	4G	Y	16	2013	2017	http://www.astro	minimalist Wirth, part of Project Obe	32x32 multiplier, wikipedia entry				
plasma	https://opencores.org/pr/plasma	stable	Steve Rhoads	MIPS	32	32	kintex-7-3	James Brakef	2462	6	3	97	##	##	14.7	1.00	1.0	39.5	X	vhdl	22	plasma	Y	yes	N	4G	4G	Y	32	2001	2016				wide outside use, opencores page has	list of related publications		
riscv_potato	https://github.com/riscv_potato	beta	Kristian Skordal	risc-v	32	32	kintex-7-3	James Brakef	2467	6			116	##	14.7	1.00	1.0	47.1	X	B	vhdl	24	pp_core	Y	yes	N	4G	4G	Y	30	32	2014	2020	http://plasmacpu.org	risc-V integer only, no mult	"rocket-core" version at risc.org		
uore	https://opencores.org/pr/uore	stable	Whitewill	MIPS	32	32	kintex-7-3	James Brakef	2469	6	1		231	##	14.7	1.00	1.0	93.5	X	verilog	25	uore	Y	yes	N	4G	4G	Y	32	6	2005	2010				MMU & caches		
altor32	https://opencores.org/pr/altor32	stable	Ultra Embedded	OpenRISC	32	32	kintex-7-3	James Brakef	2505	6			5	192	##	14.7	1.00	1.0	76.8	ILX	verilog	16	altor32	Y	yes	N	Y	4G	4G	Y							simplified OpenRISC 1000	xilinx S3 primitives
zpuino	http://alvie.com	alpha	Alvaro Lopes	forth	32	8	spartan-6	James Brakef	2547	6	4	12	126	##	14.7	1.00	4.0	12.3	X	Y	vhdl	11	papilio	Y	yes	N	4G	4G	Y	37		2008	2012				SoC version of modified ZPU	pipelined, removed ucf file
temlib	http://temlib.org	stable	James Bowman	SPARC	32	32	kintex-7-3	James Brakef	2579	6	3		311	##	14.7	1.00	1.0	43.1	X	vhdl	48	mcsu_simple	Y	yes	N	4G	4G	Y	64	2013	2015				copywrite: experimental use	has caches		
11b	http://www.excamera.com	stable	James Bowman	forth	32	16	kintex-7-3	James Brakef	2612	6			302	##	14.7	1.00	1.0	115.5	X	verilog	3	11	Y	forth	N	64K	64K	Y	20	2	2006	2017				uCode inst, dual port block RAM	DFP used for 32 deep data & return stacks	
riscv_clarvi	https://opencores.org/pr/riscv_clarvi	stable	Robert Eady	risc-v	32	32	aria-2	James Brakef	2616	4			178	##	q18.0	1.00	1.0	68.2	I	B	system	7	clarvi	Y	yes	N	4G	4G	Y	32	6	2016	2017	https://www.cl.cam.ac.uk	educational simple RISC-V implement			
moxielite	https://github.com/moxielite	stable	Anthony Green	RISC	32	32	aria-2	James Brakef	2696	4	4		93	##	q18.0	1.00	1.0	34.6	X	vhdl	11	moxielite	Y	yes	N	4G	4G	Y	16	2009	2017	https://github.com/atgreen/moxie-cores	lots of configuration parameters	considered best openisc design				
mor1kx	https://github.com/mor1kx	stable	Julius Baxter	OpenRISC	32	32	kintex-7-3	James Brakef	2718	6	3	3	217	##	14.7	1.00	1.0	80.0	X	verilog	48	mor1kx	Y	yes	N	4G	4G	Y	32	2012	2018	https://www.youlinux.com	register forwarding around ALU	uses ZIP CPU				
maais	https://opencores.org/pr/maais	stable	Rene Doss	MIPS	32	32	kintex-7-3	James Brakef	2760	6	4	5	245	##	14.7	1.00	1.0	88.7	X	Y	vhdl	22	MAIS_soc	Y	yes	N	4G	4G	Y	32	5	2013					use MIPS tools	
s6osoc	https://www.s6osoc.com	stable	Dan Gisselquist	RISC	32	32	spartan-6	James Brakef	2820	6	1	10	133	##	14.7	1.00	1.0	47.3	X	Y	verilog	31	toplevel	Y	yes	N	4G	4G	Y	16	5	2015						
leona	https://www.leona.com	beta	Niklaus Wirth	RISC	32	32	atrix-7-3	James Brakef	2913	6	48	50	##	##	v20.1	1.00	1.0	17.2	ILX	verilog	8	RISC5Top	Y	yes	Y	4G	4G	Y	16	2013	2017	http://www.astro	minimalist Wirth, part of Project Obe	32x32 multiplier, wikipedia entry				
leona_chiara	https://github.com/leona_chiara	stable	Alessandro Di Chiara	DLX	32	32	kintex-7-3	James Brakef	2915	6			90	##	14.7	1.00	1.0	30.9	X	vhdl	32	d-3lx	Y	yes	N</													

[illegible]

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	repor ter	com ents	LUTs ALUT	LUT mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pp e	start year	last revis	secondary web link	note worthy	comments							
raptor16	www.spacewire	stable	Steve Hayward	CISC	16	16	kintex-7-3	James Brakef	590	6			319	##	14.7	1.40	2.7	280.2	X	vhdl	1	raptor16	Y	yes	N	64K	64K	N					2004			8 data & 8 adr regs	no multiply, 8 adr modes						
verilog-65C02	https://github.com	alpha	Arlert Ottens		6502	16	8	kintex-7-3	James[remov	599	6	2	204	##	14.7	0.67	4.0	57.1		verilog	5	gop16	Y	yes	N	4G	4G						2011	2018	http://forum.6502	16-bit data RAM "bytes"	boot ROM mapped to LUTs?						
yafic	https://github.com	alpha	Tim Wawrzynczak		forth	16		kintex-7-3	James Brakef	617	6	4	247	##	14.7	0.67	1.0	268.5	X	vhdl	16	cpu	asm	N	Y	8K	8K		26				2013	2014			Influenced by J1, F16 & C18						
cd16	http://anycpu.org	stable	Brad Eckert		forth	16	16	spartan-3-5	James Brakef	618	4	7	31	##	14.7	0.67	2.0	16.9	IX	Y	vhdl	20	demosext	N	N	128K	8M						2003	2003			includes stack RAMs & some inst RAM						
neo430	https://opencore	alpha	Stephan Nolting	MSP430	16	16	cyclone-4	Stephan Nolt	626	6	2	117	##	14.7	0.67	8.0	15.7	IX	vhdl	19	neo430	Y	yes	N	28K	32K	Y					2013	2020			Spartan-3 block RAM	website has detailed resource un						
yasep	news.yaep.org	alpha	Yann Guidon	RISC	16	32	kintex-7-3	James[reduc	632	6			215	##	14.7	1.00	2.0	119.7	AX	vhdl	3	microYAE	Y	asm	N	2G	2G		51	16			2005	2018			minimal configuration						
tgli_cpu		stable	Cleiton Juffo	RISC	16	16	kintex-7-3	James Brakef	636	6			455	##	14.7	0.67	4.0	119.7	X	verilog	24	cpu	Y	N	Y	64K	64K		16	16			2013	2013			YASEP talk at www.youtube.com/watch?v=bw						
table887	https://github.com	alpha	Robert Finch	RISC	16	16	kintex-7-3	James Brakef	643	6	2	208	##	14.7	0.67	1.0	217.1	X	verilog	2	table887	Y	N	N	64K	64K		28	8			2014	2016			no LUT RAM for reg file							
dcup16	https://github.com	beta	Shawn Tan, Marcus Pe	RISC	16	16	kintex-7-3	James Brakef	662	6	1	318	##	14.7	0.67	4.0	80.4	X	vhdl	5	dcup16	Y	asm	N	64K	64K	N	37	8				2009	2012			included with Table888 source code						
cd16	http://anycpu.org	stable	Brad Eckert		forth	16	16	spartan-3-5	James Brakef	681	4			83	##	14.7	0.67	2.0	41.0	IX	vhdl	16	cd16	Y	N	128K	8M						2003	2003			4+ addressing modes, 4 & 5-bit reg /modefield						
1180-cpu		stable	Leonard Brandwein	accum	16	8	kintex-7-3	James[bypas	709	6			83	##	14.7	0.67	3.0	26.2	X	vhdl	23	cpu	Y	N	64K	64K	Y	182					2016	2016			based on Viktor Toth's 4 bit microcontroller						
kestrel-2	kestrcomputer	stable	Samuel Falvo II		forth	16	16	kintex-7-3	James Brakef	735	6	8	172	##	14.7	0.67	1.0	157.2	X	Y	verilog	27	M kestrel	Y	yes	N	64K	64K		20	2			2012	2015			J1 with wishbone bus					
c-nit		stable	Sumit	RISC	16	16	spartan-3-5	James[willin	752	4	3	100	##	14.7	0.67	2.0	44.5	X	verilog	6	soc	asm	N	64K	64K	Y	22	15				2003	2004			RISC with several load/store modes							
dgb16	see FISA64	stable	Robert Finch	RISC	16	16	kintex-7-3	James Brakef	780	6			313	##	14.7	0.67	1.0	269.0	X	verilog	1	dbg16	Y	N	Y										2003	2004			debug up for fisa64				
dragonfly	http://www.leo	beta	LEOX team	MISC	16	16	kintex-7-3	James Brakef	788	6			164	##	14.7	0.67	1.0	139.3	X	vhdl	6	dgc core	Y	N	256	2K						2001				unusual, uses FIFOs							
diogenes	https://opencore	beta	Fekknifer	RISC	16	16	kintex-7-3	James Brakef	807	6	1	297	##	14.7	0.67	1.0	246.3	X	vhdl	11	cpu	Y	asm	N		1K							2008	2009			"student RISC system"						
uTTA		stable	Hans Tiggeier	TTA	16	16	kintex-7-3	James Brakef	810	6	1	57	##	14.7	0.67	1.0	47.4	X	vhdl	23	uTTA struc	Y	asm	N													time triggered arch						
ep16	https://github.com	beta	C.H. Ting		forth	16	5	kintex-7-3	James Brakef	837	6			254	##	14.7	0.67	1.0	203.6	X	vhdl	5	ep16.vhd	Y	yes	N	32K	32K	N	32				2005	2012			initialized Lattice memory blocks					
hpc-16	https://github.com	beta	Umais Siddiqui	RISC	16	16	kintex-7-3	James Brakef	871	6			152	##	14.7	0.67	1.0	116.6	X	vhdl	20	cpu	Y	asm	N	64K	64K			16				2005	2015			5-bit instructions					
mcip_open	https://opencore	beta	Mezzah Ibrahim	PIC18	16	24	kintex-7-3	James Brakef	881	6	1	200	##	14.7	0.67	1.0	152.1	X	vhdl	23	MCIOpen	Y	yes	N	Y	4K	1M	Y									light version of PIC18						
ejr_cpu	https://github.com	stable	Edmund Horner	RISC	16	16	kintex-7-3	James Brakef	928	6	1	2	196	##	14.7	0.67	1.0	141.6	X	verilog	17	machine	Y	yes	N										2015	2015			see web archive for vhd				
neo430	https://opencore	alpha	Stephan Nolting	MSP430	16	16	artix-7	James[chang	947	6	2	203	##	14.7	0.67	8.0	17.9	IX	Y	vhdl	19	neo430	Y	yes	N	28K	32K	Y						2015	2020			8+ clocks for R-R inst					
blue	https://opencore	stable	Al Williams	accum	16	16	spartan-3-5	James[remov	1025	4			63	##	14.7	0.67	1.0	41.1	X	verilog	16	topbox	web	N	4K	4K										2009	2010						
ensilica	http://www.ensilica.com	proprietary	ensilica.com	esi-1600	16	16	virtex-5	ensilica	1100	6			160	##	1.00	1.00	145.5	IX	verilog	4K	esi-1600	Y	yes	N	64K	64K	Y	92	10	16	5			2001	2016			derived from Caxton Foster's Blue					
ensilica	http://www.ensilica.com	proprietary	ensilica.com	esi-1600	16	16	virtex-5	ensilica	1100	6			160	##	1.00	1.00	145.5	IX	verilog	4K	esi-1650	Y	yes	N	64K	64K	Y	92	10	16	5			2001	2016			verilog source included with license					
microcore120	http://www.plo	beta	Klaus Schliesiek		forth	16	8	kintex-7-3	James Brakef	1101	6			168	##	14.7	0.67	2.0	51.1	X	vhdl	17	ucore	Y	asm	N	Y	4K	4K						1999	2004			verilog source included with license				
openmsp430	https://github.com	stable	Oliver Girard	MSP430	16	16	stratix-3-2	Oliver Girard	1147	6	1	98	##	14.7	0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y									2009	2018			indexing into return stack, auto inc/d			
atlas_2K	https://github.com	stable	Stephan Nolting	RISC	16	16	zu-2e	James[area o	1169	6	1	5	252	##	v20.1	0.80	1.0	172.2	ILX	vhdl	19	ATLAS_2K	Y	asm	N	Y	64K	64K	M	80	8					2013	2015			near cycle accurate			
ep994a	https://github.com	stable	Erl Piehl		9900	16		kintex-7-3	James Brakef	1340	6			286	##	14.7	0.83	3.0	59.0	X	vhdl	10	ep994a	Y	yes	N	64K	64K	Y									ARM thumb like inst set					
multicycle_risc	https://github.com	stable	Yash Sanjay Bhalgat	RISC	16	16	kintex-7-3	James Brakef	1470	6			213	##	14.7	0.67	1.0	97.0	X	verilog	62	rs1954	Y	N	N	64K	64K		15	8						2016	2019			performance spreadsheet			
a2z	https://hackaday	stable	Stan Drey	OSP	16	24	kintex-7-3	James Brakef	1622	6	1	107	##	14.7	0.67	1.0	44.0	X	vhdl	19	ATLAS_2K	Y	asm	N	Y	64K	64K	M	80	8							2013	2015			also tms9902 (uart) core by Paul Urbanus?		
atlas_2K	https://hackaday	stable	Stan Drey	OSP	16	24	kintex-7-3	James Brakef	1622	6	1	107	##	14.7	0.67	1.0	44.0	X	vhdl	19	ATLAS_2K	Y	asm	N	Y	64K	64K	M	80	8							2013	2015			developed on Altera, core project		
bobcat	https://github.com	beta	Peter Szabo	MSP430	16	16	kintex-7-3	James Brakef	1735	6			127	##	14.7	0.67	2.0	24.5	IX	vhdl	9	cpu	Y	yes	N	64K	64K	Y									2014	2017			ARM thumb like inst set		
msp430 vhdl	https://github.com	beta	Liam Iles	x86	16	8	cyclone-V	Liam Iles	1750	A			60	##	14.7	0.67	2.0	11.5	Y	system	50	core	Y	N	1M	1M	Y										2017	2021			has MMU & full SOC features		
80186	https://github.com	stable	Isaueermann	C	16	8	spartan-3-5	James Brakef	1751	4			16	57	##	14.7	0.33	1.0	10.7	X	vhdl	22	Board	cmplies	N	64K	64K	Y									2003	2012			also tms9902 (uart) core by Paul Urbanus?		
c16	https://github.com	stable	ErwinM	RISC	16	16	kintex-7-3	James Brakef	1755	6			53	##	14.7	0.67	1.0	20.4	X	verilog	49	cpu	Y	yes	N	64K	64K	Y	40	8							2016	2017			dead web links		
dme	https://github.com	alpha	Walter Mueller	PDP11	16	16	kintex-7-3	James Brakef	1760	6	1	1	147	##	14.7	0.67	2.0	28.0	X	Y	vhdl	118	pdp11_co	Y	yes	N	4M	4M	Y	70	13	8						2010	2019			complies on cyclone II	
marca	https://github.com	stable	Wolfgang Puffitsch	RISC	16	16	aria-2	James Brakef	1763	A			22	157	##	q13.1	0.67	6.0	10.0	Y	vhdl	40	marca	Y	N	8K	16K	75										2007	2009			implementing the full 80186 ISA	
forth-cpu/h2	https://github.com	stable	Richard Howe	forth	16	16	kintex-7-3	James Brakef	1858	6			9	149	##	14.7	0.67	1.0	53.8	X	Y	vhdl	11	top	Y	N	64K	64K		25								2017	2020			8080 derivative, optional UART, 8-bit	
sub86	https://github.com	alpha	Jose Rissetto	x86	16	8	kintex-7-3	James Brakef	1916	6			172	##	14.7	0.67	3.0	20.1	X	verilog	1	sub86	Y	yes	N	64K	64K	Y										2012	2013			computer & computer2 null dsngs: no outputs	
next186	https://github.com	stable	Nicolas Dumettrache	x86	16	16	aria-2	James Brakef	1966	A	2		77	##	q13.1	0.67	2.0	13.1	IX	verilog	4	Next186	Y	yes	N	1M	1M	Y										2012	2013			based on magic-16	
jop	https://github.com	stable	Martin Schoe	forth	16	16	yclone-1																																				

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	reporter	com ents	LUTs ALUT	LUTs	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src loc	src code	#src files	top file	top file	tool chain	flg pt	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	# lea	start year	last revis	secondary web link	note worthy	comments				
opc.opccpu	https://github.com/revaldinho/opc.opccpu	stable	revaldinho	accum	8	16	kintex-7-3	James Brakel	reduced	101	6				526	##	14.7	0.15	4.0	195.4	X	verilog	2	opccpu	Y	asm	N	N	256	2K	Y	13	3				2017	2019	https://revaldinho.github.io/	OPC1 one page computer for CPLD	see hackaday One Page Computing Challenge			
td4	https://github.com/revaldinho/td4	stable	cielo_ee	accum	8	8	spartan-3	James Brakel	beta	102	6				206	##	14.7	0.20	1.0	392.2	X	verilog	5	td4_top	Y	asm	N	N	256	16	Y					2012	2015			very small up				
riscuva1	https://www.scirp.org/journal/abstract.php?paperid=11111	stable	S. de Pablo	picoBlaze	8	14	kintex-7-3	James Brakel	beta	109	6				370	##	14.7	0.33	2.0	560.7	X	verilog	1	riscuva1	Y	asm	N	N	256	1K	Y	35				2006	2006	https://github.com/revaldinho/riscuva1	Verilog source included in PDF file	also VHDL version by Bikash Gogoi with identical				
brainfuckcpu	https://github.com/revaldinho/brainfuckcpu	stable	Aleksander Kaminski	mem	8	3	kintex-7-3	James Brakel	beta	110	6				432	##	14.7	0.08	2.0	157.2	X	verilog	1	brainfuck	Y	asm	N	N	256	1K	Y	8	0				2014	2015	http://www.cliffol.com/brainfuckcpu/	Touring machine like, 2ndary link is a	adj prog & data mem size, terrible name			
picoBlaze	https://www.xilinx.com/products/fpga/picoBlaze.html	stable	Ken Chapman	picoBlaze	8	18	kintex-7-3	James Brakel	beta	110	6				217	##	14.7	0.33	2.0	325.5	X	vhdl	1	kscpm6	Y	asm	N	N	256	2K	Y						2003		https://en.wikipedia.org/wiki/PicoBlaze	2 clocks/inst, no prog ROM	this is the original picoBlaze author			
opc.opc2cpu	https://github.com/revaldinho/opc.opc2cpu	stable	revaldinho	accum	8	16	kintex-7-3	James Brakel	reduced	117	6				556	##	14.7	0.15	4.0	178.1	X	verilog	2	opc2cpu	Y	asm	N	N	256	1K	Y	12	3				2017	2019	https://revaldinho.github.io/	OPC2 revised OPC1, for XC9572 CPLD	see hackaday One Page Computing Challenge			
aiuzip/aiuzip	https://github.com/revaldinho/aiuzip/aiuzip	stable	Yamin Li, Wanming Ch	RISC	8	16	aria-2	James Brakel	beta	121	A				298	##	q13.1	0.17	2.0	205.4	IX	vhdl	1	cpu	Y	asm	N	N	64K	64K	Y	16	4				1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst			
myrisc1	https://github.com/revaldinho/myrisc1	stable	Muza Byte	RISC	8	8	aria-2	James Brakel	beta	121	A				231	##	q13.1	0.33	1.0	638.7	I	verilog	1	myRISC1	Y	asm	N	N	256	256	Y	16	4				2011	2011		Verilog source included in PDF file	LPM macros			
8bit_chapman	http://www.ecs.yorku.ca/~chapman/8bit_chapman/	beta	Rob Chapman, Steven	forth	8	8	zu-2e	James Brakel	beta	122	6				305	##	v20.1	0.33	1.0	824.7	ILX	vhdl	10	stack_pro	Y	asm	N	N	256	256	Y	24				1998	1998		course work					
aiuzip/aiuzip	https://github.com/revaldinho/aiuzip/aiuzip	stable	Yamin Li, Wanming Ch	RISC	8	16	kintex-7-3	James Brakel	beta	136	6				313	##	14.7	0.17	8.0	48.1	IX	vhdl	1	cpu	Y	asm	N	N	64K	64K	Y	16	4				1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst			
tinycpu	https://github.com/revaldinho/tinycpu	stable	aria-2	RISC	8	8	aria-2	James Brakel	beta	136	A				384	##	q13.1	0.17	2.0	235.5	IX	vhdl	2	tinycpu	Y	asm	N	N	1K	1K	Y	12	4				2012	2012		subset of 6502	MIPS/inst reduced due to few inst			
aiuzip/aiuzip	https://github.com/revaldinho/aiuzip/aiuzip	stable	Yamin Li, Wanming Ch	RISC	8	16	kintex-7-3	James Brakel	beta	138	6				318	##	14.7	0.17	3.0	128.3	IX	vhdl	1	cpu	Y	asm	N	N	64K	64K	Y	16	4				1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst			
light8080	https://opencores.org/viewsvn/viewsvn.php?rev=10808	stable	Jose Ruiz, Moti Litoch	8080	8	8	kintex-7-3	James Brakel	beta	154	6				1	247	##	14.7	0.33	9.0	58.9	IX	verilog	5	i8080c	Y	yes	N	N	64K	64K	Y						2007	2019	https://github.com/revaldinho/light8080	targeted to area, includes UART, inte	older versions have both VHDL & Verilog		
parwan	https://github.com/revaldinho/parwan	stable	Zainalabedin Navabi	accum	8	8	kintex-7-3	James Brakel	beta	157	6				435	##	14.7	0.33	4.0	228.5	X	verilog	16	par_beh	Y	yes	N	N	4K	4K	Y							1995	1997		from VHDL: Analysis and Modeling of	AKA cpu8, both vhdl & verilog versions		
parwan	https://github.com/revaldinho/parwan	stable	Zainalabedin Navabi	accum	8	8	kintex-7-3	James Brakel	beta	161	6				76	##	14.7	0.33	4.0	38.8	X	vhdl	2	parwan	Y	yes	N	N	4K	4K	Y							1995	1997		from VHDL: Analysis and Modeling of	not a full clone, doc is opencores page		
lipis	https://github.com/revaldinho/lipis	stable	Martin Schoeberl	accum	8	8	cyclone4	Martin Schoeberl	beta	162	4				1	162	##	14.7	0.17	1.0	167.0	X	scala	2	Y	Y	N	N	64K	64K	Y	9	3	16				2017	2019	https://github.com/revaldinho/lipis	goal is 100 LUTs, program mapped to	"Lipsi, a very tiny processor"		
avr8	https://opencores.org/viewsvn/viewsvn.php?rev=10808	stable	Nick Kovach	AVR	8	16	kintex-7-3	James Brakel	beta	174	6				418	##	14.7	0.33	1.0	792.2	X	verilog	1	RAVR	Y	yes	N	N	64K	64K	Y	17	4				2010	2010		Reduced AVR Core for CPLD	not a full clone, doc is opencores page			
nocpu	https://github.com/revaldinho/nocpu	beta	John Tzonevskis	RISC	8	8	kintex-7-3	James Brakel	beta	175	6				243	##	14.7	0.33	1.5	306.1	X	verilog	5	cpu	N	no	N	N	256	256	Y										8 ALU inst, 3 port reg file			
8bit_chapman	http://www.ecs.yorku.ca/~chapman/8bit_chapman/	beta	Rob Chapman, Steven	forth	8	8	kintex-7-3	James Brakel	beta	176	6				131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	asm	N	N	256	256	Y	24						1998	1998		course work			
picoBlaze	www.bleyer.org	mature	Pablo Kocik	picoBlaze	8	18	spartan-3	Pablo Kocik	beta	177	4				1	117	##	14.7	0.33	2.0	109.1	X	verilog	18	picoBlaze	Y	asm	N	N	256	2K	Y	57				2		2006			3 versions, behavioral coding		
picoBlaze	https://en.wikipedia.org/wiki/PicoBlaze	stable	Ken Chapman	picoBlaze	8	18	spartan-3-4	James Brakel	beta	178	4				1	182	##	14.7	0.33	2.0	168.9	X	vhdl	1	kscpm3	Y	asm	N	N	256	2K	Y							2003		https://en.wikipedia.org/wiki/PicoBlaze	2 clocks/inst, no prog ROM	this is the original picoBlaze author	
mmroell_cpu	https://bitbucket.org/revaldinho/mmroell_cpu	stable	Matthias Roell	accum	8	8	kintex-7-3	James Brakel	beta	185	6				357	##	14.7	0.33	1.0	637.1	X	vhdl	8	cpu	Y	asm	N	N	16	16	Y	10						2014	2016		university course project			
tinyfpga	https://github.com/revaldinho/tinyfpga	stable	Ken Jordan	accum	8	8	kintex-7-3	James Brakel	beta	185	6				1	175	##	14.7	0.33	3.6	86.9	X	vhdl	12	system	Y	yes	N	N	16	16	Y	10						2017	2017	https://github.com/revaldinho/tinyfpga	educational 8-bit with 4-bit address	why use block RAM?	
ahmes	https://github.com/revaldinho/ahmes	stable	Fabio Pereira	accum	8	8	kintex-7-3	James Brakel	beta	186	6				476	##	14.7	0.33	3.0	281.6	X	B	vhdl	3	ahmes	Y	yes	N	N	256	256	Y	15	1				2016	2017	http://embeddedsystems.io/ahmes-a-simple-8-bit-cpu/	minimal accumulator machine	bare CPU with no RAM		
ssbcc	https://github.com/revaldinho/ssbcc	stable	Vincent Crabtree	accum	8	8	kintex-7-3	James Brakel	beta	195	6				87	##	14.7	0.33	1.0	147.1	X	vhdl	1	TISC	Y	yes	N	N	256	1K	Y							2009	2009		Tiny Instruction Set Computer	minimal accumulator machine		
aiuzip/aiuzip	https://github.com/revaldinho/aiuzip/aiuzip	stable	Rodney Sinclair	forth	8	9	kintex-7	Rodney Sinclair	beta	196	6				474	##	14.7	0.33	1.0	797.9	ILX	verilog	3	core	Y	asm	N	N	1K	8K	Y	41	3				2012	2014	https://github.com/revaldinho/aiuzip/aiuzip	Python program generates the Verilog	inst after branch/call/rtn always execs			
vhdl_cpu	https://github.com/revaldinho/vhdl_cpu	stable	Yamin Li, Wanming Ch	RISC	8	16	kintex-7-3	James Brakel	beta	198	6				375	##	14.7	0.17	2.0	157.9	IX	vhdl	1	cpu	Y	asm	N	N	64K	64K	Y	16	4						1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst	
complete_8bit	https://www.dte.com/complete_8bit	stable	Charles Grassin	accum	8	16	spartan-3	Charl	beta	203	4						14.7	0.20	2.0		X	vhdl	6	computer	Y	asm	N	N	256	256	N	14						2017	2020	http://charleslabs.com/complete_8bit	educational, very simple	case statement program		
up1232	http://www.dte.com/up1232	stable	Van-Lei Le	accum	8	8	kintex-7-3	James Brakel	beta	208	6				1	260	##	14.7	0.33	3.0	137.5	X	vhdl	6	computer	N	N	N	96	128	Y							2016			memory unit uses block RAM, IO ports pruned			
non-ven-1	http://www.chr.com/non-ven-1	stable	Santiago de Pablo	RISC	8	16	kintex-7-3	James Brakel	beta	220	6				244	##	14.7	0.33	3.0	122.0	X	vhdl	3	up1232a	Y	asm	N	N	64K	64K	Y	30	2	32				2000	2000		bare core, prog size 4K to 64K	description in source files		
natalius_8bit	https://github.com/revaldinho/natalius_8bit	stable	Christopher Fenton	accum	8	8	kintex-7-3	James Brakel	beta	230	6				556	##	14.7	0.33	1.0	79.7	X	verilog	1	nonvontop	no	N	N	64	Y	Y	33												SIMD in tree structure	A & B regs, instructions broadcast
1802-pico-basi	https://github.com/revaldinho/1802-pico-basi	beta	Fabio Guzman	RISC	8	16	kintex-7-3	James Brakel	beta	232	6				1	175	##	14.7	0.11	3.0	27.7	X	verilog	12	natalius	Y	asm	N	N	256	2K	Y	29	8				2012	2012		return stack & register file	3 clocks/inst		
cosmac	https://github.com/revaldinho/cosmac	beta	Steve Teal	accum	8	8	zu-2e	James Brakel	beta	241	6				2	427	##	v20.1	0.33	12.0	48.8	ILX	vhdl	6	pico_basi	Y	yes	N	N	64K	64K	Y	52	16				2016	2016	https://wiki.forth.org/VHDL_1802_Core_with_TinyBASIC	VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, Interrupts & DMA not imple		
nanoblaze	https://github.com/revaldinho/nanoblaze	beta	Eric Smith	1802	8	8	kintex-7-3	James Brakel	beta	244	6				270	##	14.7	0.33	1.0	365.5	X	vhdl	1	cosmac	Y	asm	N	N	64K	64K	Y	100	16				2009	2020		AKA COSMAC ELF of 1976	Fmax is for bare core, runs Camelforth			
mc65	http://www.microware.com/mc65	stable	Francis Cortney	picoBlaze	8	18	kintex-7-3	James Brakel	beta	247	6				1	169	##	14.7	0.33	2.0	113.2	X	vhdl	12	nanoblaze	asm	N	N	256	2K	Y							2015	2015		nanoblaze compatible, adjustable data width			
mc65	http://www.microware.com/mc65	stable	Ted Fried	6502	8	8	atrx-7-3	Ted Fried	beta	252	6				2	19																												

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	repor ter	com ents	LUTs 933	LUT mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	u core	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	# lea	start year	last rev	secondary web link	note worthy	comments	
ucpuvhd	https://github.com	stable	Reed Foster	RISC	8	16	kintex-7-3	James Brakel	512 LUTs	933	6		118	##	14.7	0.33	2.0	20.8	X	vhdl	29	core	Y	asm	N	Y	256	64K	Y	12	2	7	2016	2017	https://github.com	six tutorials on uCPUvhd	using muCPUv2_1 of 3 upwards compatible de	
fluid_core	https://opencores.org	alpha	Azmathmoosa	RISC	8	12	kintex-7-3	James Brakel	956	4			381	##	14.7	0.33	1.0	131.7	X	verilog	17	FluidCore	N	Y	N	Y	64K	64K	Y	72	32	2	2010	2015		data width adj., mem sizes adj.		
navre	https://opencores.org	stable	Sebastien Bourdeaudou	AVR	8	16	kintex-7-3	James Brakel	990	6			207	##	14.7	0.33	1.0	69.0	ILX	verilog	1	softhus	N	Y	yes	N	64K	64K	Y	72	32	2	2010	2013	https://www.milkymist.org	AVR clone, part of www.milkymist.org		
light52	https://opencores.org	beta	Jose Ruiz	8051	8	8	kintex-7-3	James Brakel	1022	6	1	1	154	##	14.7	0.33	6.0	8.3	IX	Y	vhdl	8	light52	N	Y	yes	N	64K	64K	Y				2012	2018		targeted to balanced	~ 6 clocks/inst
r8051	https://github.com	stable	Li Ximbing	8051	8	8	kintex-7-3	James Brakel	1031	6	1	1	139	##	14.7	0.33	4.0	11.1	X	verilog	2	r8051	Y	yes	N	N	64K	64K	Y				2013	2019				
8bit_piped_per_fpga	https://opencores.org	stable	Shash Sakhdeo Palv	RISC	8	16	kintex-7-3	James Brakel	1049	6	1	1	370	##	14.7	0.33	1.0	116.4	X	verilog	28	top	Y	yes	N	64K	64K	Y	20		16	2013	2017	https://github.com	uses Perl as assembler	use Perl to generate ROM file		
ae18	https://opencores.org	stable	Thomas Skibo	6502	8	8	kintex-7-3	James Brakel	1052	6			242	##	14.7	0.33	4.0	19.0	X	verilog	1	cpu6502	Y	yes	N	64K	64K	Y				2007	2011	https://github.com	for Commodore PET			
apple2fpga	http://www.cs.cmu.edu	stable	Shawn Tan	PIC18	8	16	arria-2	James Brakel	1084	6	1	207	##	q13.1	0.33	1.0	63.1	ILX	verilog	1	ae18_core	Y	yes	N	Y	4K	1M						2003	2009	https://hackaday.com	not 100% compatible	negative edge reset "clock"	
68hc05	https://opencores.org	stable	Stephen A Edwards	6502	8	8	zu-2e	James Brakel	1095	6		8	195	##	v20.1	0.33	4.0	14.7	IX	Y	vhdl	19	de2_top	Y	yes	N	Y	64K	64K	Y				2007	2009		emulation of Apple II computer	replaced Altera PLL with stub room for still better fmax
68hc05	https://opencores.org	stable	Ulrich Riedel	6805	8	8	zu-2e	James Brakel	1096	6			485	##	v20.1	0.33	4.0	36.5	X	vhdl	1	6805	yes	N	N	64K	64K	Y				2007	2009					
68hc05	https://opencores.org	stable	Ulrich Riedel	6805	8	8	kintex-7-3	James Brakel	1112	6			300	##	14.7	0.33	4.0	22.2	X	vhdl	1	6805	yes	N	N	64K	64K	Y				2007	2009					
xmega_core	https://opencores.org	beta	Georgiuh Moore	AVR	8	16	kintex-7-3	James Brakel	1116	6			120	##	14.7	0.33	1.0	35.6	X	verilog	34	mega_core	Y	yes	N	64K	128K	Y	72	32			2017	2018	https://github.com	8 AVR cores, 4 sets LUT counts posted	https://github.com	
cpu8080	https://opencores.org	stable	Scott Moore	8080	8	8	kintex-7-3	James Brakel	1179	6			299	##	14.7	0.33	9.0	9.3	X	verilog	1	m8080	Y	yes	N	64K	64K	Y				2006	2016					
a-z80	https://opencores.org	stable	Goran Devic	280	8	8	kintex-7-3	James Brakel	1186	6			24	##	14.7	0.33	1.0	6.8	IX	verilog	24	z80_top	Y	yes	N	64K	64K	Y				2014	2020	https://github.com	gate level reverse eng'd z80	Complete implementation of a Sinclair ZX Spec		
tv80	https://opencores.org	mature	Guy Hutchison, Howar	280	8	8	kintex-7-3	James Brakel	1207	6			182	##	14.7	0.33	3.0	16.6	IX	verilog	6	tv80n	Y	yes	N	64K	64K	Y				2004	2018					
m16c5x	https://opencores.org	mature	Michael Morris	PIC16	8	14	spartan-3	Michael Morris	1217	4	3	60	##	##	14.7	0.33	1.0	16.3	X	Y	verilog	3	m16c5x	Y	yes	N	Y	256	4K	Y				2013	2014			
system11	https://opencores.org	stable	John Kent, David Burn	68HC11	8	8	kintex-7-3	James Brakel	1218	6			153	##	14.7	0.33	4.0	10.3	X	Y	vhdl	17	cpu11	Y	yes	N	64K	64K	Y				2003	2009	http://members.cba.hawaii.edu	SOC LUT count	core at P16CSX	
8bit_piped_per_fpga	https://opencores.org	stable	Mallesh Sukhdeo Palv	RISC	8	16	zu-2e	James Brakel	1227	6	1	410	##	##	v20.1	0.33	1.0	110.2	X	verilog	28	top	Y	yes	N	64K	64K	Y	20		16	2013	2017	https://github.com	uses Perl as assembler	use Perl to generate ROM file		
avrtinyx61core	https://opencores.org	beta	Andreas Hilarsson	AVR	8	16	kintex-7-3	James Brakel	1243	6			194	##	14.7	0.33	1.0	51.5	X	vhdl	1	mcu_core	yes	N	N	64K	128K	Y	72	32			2008	2009				
ep8080	https://github.com	stable	C.H. Ting	8080	8	8	kintex-7-3	James Brakel	1276	6			184	##	14.7	0.33	9.0	5.3	X	vhdl	4	ep8080_vhd	Y	yes	N	64K	64K	Y				2002	2016					
t80	https://opencores.org	beta	Daniel Wallner	280	8	8	kintex-7-3	James Brakel	1389	6			163	##	14.7	0.33	3.0	12.9	X	vhdl	5	t80a	Y	yes	N	64K	64K	Y				2002	2018					
hd63701	https://opencores.org	planning	Tsuyoshi Hasegawa	6801	8	8	spartan-3	James Brakel	1412	6	1	3	31	##	14.7	0.33	4.0	1.8	X	verilog	6	HD63701_CORE	N	Y	yes	N	64K	64K	Y				2014					
apple2fpga	http://www.cs.cmu.edu	stable	Stephen A Edwards	6502	8	8	kintex-7-3	James Brakel	1417	6		9	159	##	14.7	0.33	4.0	9.2	IX	Y	vhdl	19	de2_top	Y	yes	N	Y	64K	64K	Y				2007	2009			
8051	https://opencores.org	alpha	Simon Teran, Jakas	8051	8	8	zu-2e	James Brakel	1482	6			242	##	v20.1	0.33	4.0	13.4	ILX	verilog	32	oc8051_top	Y	yes	N	64K	64K	Y				2001	2016					
z80Control	https://opencores.org	alpha	Tyler Pohl	280	8	8	kintex-7-3	James Brakel	1483	6			189	##	14.7	0.33	3.0	14.0	X	Y	verilog	55	top	Y	yes	N	64K	64K	Y				2010	2012				
system6801	https://opencores.org	stable	Michael L. Hasenfratz	6801	8	8	cyclone-3	James Brakel	1507	4	3	73	##	##	14.7	0.33	4.0	4.0	I	Y	vhdl	15	wb_cyclone3	Y	yes	N	64K	64K	Y				2003	2009	http://members.cba.hawaii.edu	Microprocessor targeting embedded based on John Kent's 6801	tested on Apex20K, Cyclone & Strai boards	
ax8	https://opencores.org	stable	Daniel Wallner	AVR	8	16	spartan-6	James Brakel	1549	6	1	213	##	##	14.7	0.33	1.0	45.3	X	vhdl	14	A9051200	yes	N	64K	128K	Y	72	32			2002	2010					
avr_hp	https://opencores.org	stable	Strauch Tobias	AVR	8	16	kintex-7-3	James Brakel	1554	6			223	##	14.7	0.33	1.0	47.4	X	vhdl	10	avr_core	yes	N	64K	128K	Y	72	32			2010	2012					
avr_fpga	https://opencores.org	stable	Juergen Sauer mann	AVR	8	16	kintex-7-3	James Brakel	1606	6	1	6	120	##	14.7	0.33	1.0	24.7	X	vhdl	20	cpu_core	Y	yes	N	64K	128K	Y	72	32			2009	2010				
6809_6309	https://opencores.org	beta	Alejandro Paz Schmidt	6809	8	8	zu-2e	James Brakel	1624	6			282	##	v20.1	0.33	3.0	19.1	ILX	Y	verilog	5	MC6809	Y	yes	N	64K	64K	Y				2012	2015				
system609	https://opencores.org	stable	John Kent, David Burn	6809	8	8	kintex-7-3	James Brakel	1631	6	41	88	##	##	14.7	0.33	3.0	6.0	IX	Y	vhdl	40	cpu091	Y	yes	N	64K	64K	Y				2003	2021	http://members.cba.hawaii.edu	6309 op-codes not implemented	does not match timing results of zynq+ opencores download URL incorrect, use col E	
6809_6309	https://opencores.org	beta	Alejandro Paz Schmidt	6809	8	8	zynq+	James Brakel	1676	6			323	##	v18.2	0.33	3.0	21.2	ILX	Y	verilog	5	MC6809	Y	yes	N	64K	64K	Y				2012	2015				
cpu6502_true	https://opencores.org	stable	Jens Gutschmidt	6502	8	8	kintex-7-3	James Brakel	1678	6			159	##	14.7	0.33	4.0	7.8	X	vhdl	7	r6502_top	Y	yes	N	64K	64K	Y				2008	2018					
6809_6309	https://opencores.org	beta	Alejandro Paz Schmidt	6809	8	8	arria-2	James Brakel	1680	4			145	##	q18.0	0.33	3.0	9.5	ILX	Y	verilog	5	MC6809	Y	yes	N	64K	64K	Y				2012	2015				
df6805	www.hitechglobal.com	proprietary	Hitech Global	6805	8	8	stratix-1	Hitech Global	1690	4			83	##	##	0.33	4.0	4.1	I	Y	proprietary	Y	yes	N	64K	64K	Y				2002	2010						
6809_6309	https://opencores.org	beta	Alejandro Paz Schmidt	6809	8	8	stratix-5	James Brakel	1711	4			223	##	q14.0	0.33	3.0	14.3	ILX	Y	verilog	5	MC6809	Y	yes	N	64K	64K	Y				2012	2015				
8051	https://opencores.org	alpha	Simon Teran, Jakas	8051	8	8	kintex-7-3	James Brakel	1744	6	1		111	##	14.7	0.33	4.0	5.3	ILX	verilog	32	oc8051_top	Y	yes	N	64K	64K	Y				2001	2016					
68hc08	https://opencores.org	stable	Ulrich Riedel	6808	8	8	zu-2e	James Brakel	1796	6			143	##	v20.1	0.33	4.0	6.5	X	vhdl	1	x68ur08	yes	N	64K	64K	Y				2007	2009						
cast_8051	http://www.cast.com	proprietary	CAST Inc	8051	8	8	virtex-6	CAST 820i SL	1800	6	2	81	##	##	12.1	0.33	3.0	5.0	X	proprietary	Y	yes	N	64K	64K	Y				32			2014	2020	http://www.cast.com	Cast has up related IP	several versions, FPGA kits	
a-z80	https://opencores.org	stable	Goran Devic	280	8	8	spartan-6	Goran Devic	1819	6	8		##	##	14.7	0.33	1.0		IX	verilog	24	z80_top	Y	yes	N	64K	64K	Y				2014	2020					
avr_fpga	https://opencores.org	stable	Juergen Sauer mann	AVR	8	16	kintex-7-3	James Brakel	1877	6	1	6	115	##	14.7	0.33	1.0	20.2	X	Y	vhdl	20	avr_fpga	Y	yes	N	64K	128K	Y	72	32			2009	2010			
altium/TSKS1A	http://techdocs.altium.com	proprietary	Altium	8051																																		

