

uP_all_soft folder	opencores or primary link	status	author	style / clone	year first	2nd inst	FPGA	report ter	com ents	LUTs ALUT	Diff	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chai	fltg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments			
Small soft core uP Inventory ©2025 James Brakefield																																									
Opencore and other soft core processors																																									
totalcpu	https://opencor	alpha		RISC	12h	12	kinext-7-3	James Brakef	229			6	1	149	##	14.7	0.33	3.0	71.7	X	verilog	10	cpu			N							16	2007	2009		data width 12 bits and up, no data memory				
odess	https://opencor	stable	Dmytro Senyakin	RISC	##	16	stratix-5	Dmytro Seny	32978			A	72	112	192	##	q17.1	4.00	1.0	23.3	A	system	27	CoreOneV	Y	asm	Y	4G	4G				16	2017	2017	https://opencores	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p			
odess	https://opencor	stable	Dmytro Senyakin	RISC	##	16	cyclone-5	James/reduc	35984			A	72	112	103	##	q18.0	4.00	1.0	11.4	A	system	27	CoreOneV	Y	asm	Y	4G	4G				16	2017	2017	https://opencores	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p			
odess	https://opencor	stable	Dmytro Senyakin	RISC	##	16	cyclone-5	James/slow t	50135			A	72	112	90	##	q18.0	4.00	1.0	7.2	A	system	27	CoreOneV	Y	asm	Y	4G	4G				16	2017	2017	https://opencores	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p			
odess	https://opencor	stable	Dmytro Senyakin	RISC	##	16	stratix-5	Dmytro Seny	50814			A	72	112	180	##	q17.1	4.00	1.0	14.1	A	system	27	CoreOneV	Y	asm	Y	4G	4G				16	2017	2017	https://opencores	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p			
odess	https://opencor	stable	Dmytro Senyakin	RISC	##	16	cyclone-5	James/too big	130160			A	##	462	##	q18.0	4.00	0.3		A	system	27	CoreQuad	Y	asm	Y	4G	4G				16	2017	2017	https://opencores	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p				
odess	https://opencor	stable	Dmytro Senyakin	RISC	##	16	stratix-5	Dmytro Seny	148078			A	72	122	184	##	q17.1	4.00	0.3	19.9	A	system	27	CoreQuad	Y	asm	Y	4G	4G				16	2017	2017	https://opencores	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p			
thelia_gpu	https://opencor	beta	Diego Valverde	RISC	96	64	kinext-7-3	James/huge +	934049			6	##	##	##	14.7	0.40	1.0			GPU	verilog	32	thelia										2009	2012		Ray Cast Programmable graphic Proces	four cores, huge LUT count, 2/3rds LUT RAM			
legv8	https://github.c	stable	Warren Seto	AA64	64	32	kinext-7-3	James Brakef	723	280	6	2	156	##	14.7	1.00	1.0	215.1	X	B	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	9	32	2018	2019		coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A					
legv8	https://github.c	stable	Warren Seto	AA64	64	32	kinext-7-3	James Brakef	884		6	2	137	##	14.7	1.00	1.0	155.0	X	B	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	9	32	2018	2019		coursework, limited ISA, 3 versions	inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, B					
legv8	https://github.com/matte		Matthew Olsson	AA64	64	32	kinext-7-3	James Brakef	884		6	2	137	##	14.7	1.00	1.0	155.0			verilog			Y	yes	N	4G	4G	Y	9	32	2018	2019		another implementation	legv8 from Patterson & Hennessy 2017					
risc63	https://github.com/domin		Dominik Salvat	RISC	64	16	kinext7	James Brakef	2103	1080	6	240	##	14.7	2.00	1.0	227.8	X		vhdl	16	risc63	Y	yes	N	Y	256K	256K	Y	39	16	2020	2024		tightly packed 16-bit ISA, no mult, no	BS thesis in Czech					
kcp53000	https://github.com/sam-f		Samuel Falvo II	risc-v	64	32	arria-2	James Brakef	2455		6	175	##	14.7	2.00	1.0	142.9	X	B	verilog	4	polaris	Y	yes	N	Y	16E	16E	Y	256	32	2016	2017	https://github.com	kestrel #3, basic 64-bit RISC-V	uses state machine RTL generator					
fisc	https://github.c	stable	Miguel Santos	RISC	64	32	cyclone-4	James Brakef	5036		4	21	66	##	q18.0	2.00	1.0	26.1	A	system	13	fisc_core	Y	yes	Y	N	16E	16E	Y	85	6	32	5	2018	2018	http://www.archi	Flexible instruction Set Computer	uses state machine RTL generator			
ARM_Cortex	https://develop	ASIC	ARM	ARM A53	64	32	asic	Xilinx	6000		A	1500				2.00	0.5	1000			asic		Y	yes	Y	Y	Y	Y	Y	Y							24-bit address registers				
mcrcipr-ice	https://sourceforge.net/g		Matthias Koch	forth	64	16	spartan7	James Brakef	6372	8860	6	16	16	63	##	v23.2	2.00	2.0	9.8	LX	Y	verilog	48	1ja	Y	forth	N	16E	16E	Y						2011	2023	https://en.wikiped	64-bit data size, some comments in G	distinct 1ja.v for each data size	
fisa64	https://github.c	beta	Robert Finch	RISC	64	32	kinext-7-3	James Brakef	10404		6	12	7	65	##	14.7	1.50	1.0	9.4	X		verilog	1	FISA64	Y	N	Y										2015	2015	https://github.com/robfinh/Cores	need to use multi-cycle on mult	
cray1	http://www.chrisfento	alpha	Christopher Fenton	CRAV1	64	16	zu-3e	James unde	11510		6	15	1	##	v21.1	6.00	1.0		X		verilog	46	cray_sys	Y	yes	Y	N	4M	4M	N	128	536	2010	2015		CRAY data sheets	homebrew Cray1				
cray1	http://www.chrisfento	alpha	Christopher Fenton	CRAV1	64	16	spartan7	James unde	11554	8305	6	15	1	##	v24.1	6.00	1.0		X		verilog	46	cray_sys	Y	yes	Y	N	4M	4M	N	128	536	2010	2015		CRAY data sheets	homebrew Cray1				
fpagmmix	http://www.christophe	stable	Tommy Thörn	MMIX	64	32	arria-2	James Brakef	11005		A	8	10	94	##	q13.1	1.50	4.0	3.0	A	system	3	core	Y	yes	Y	Y	160	160	Y	256	288	2006	2014	https://en.wikiped	clone of Knuth's MMIX	micro-coded				
cray1	http://www.christophe	alpha	Christopher Fenton	CRAV1	64	16	kinext-7-3	James Brakef	13463	7358	6	19	10	127	##	14.7	6.00	1.0	56.6	X		verilog	46	cray_sys	Y	yes	Y	N	4M	4M	N	128	536	2010	2015	https://www.chris	homebrew Cray1	24-bit address registers			
forwardcom	https://github.c	stable	Agner Fog	cisc	64	32	atrx-7	Agner Fog	21121	7392	6	##	##	##	v20.1	2.00	1.0	5.3	X		system	18	top	Y	asm	Y	64K	32K	Y	64	64	2016	2023	https://www.fowx	x86 like, complete ISA, MMX & vector	x86 adr modes, vector inst use width of vect re					
bs1arch	https://github.c	alpha	Brendan Bohannon	CISC	64	16	artix-7	James Brakef	29964	15823	6	26	108	58	##	v24.2	1.00	2.0	1.0	X		verilog	149	topunit	Y	yes	Y	N	256T	256T	Y	64	32	2018	2024	https://www.youtu	64-bit riscv, 16x inst, 48-bit VM	BIJ2 is superset of BISR1, 4 data sizes			
cs1_core	https://opencor	stable	Fabrizio Zavan et al	SPARC	64	32	kinext-7-3	James Brakef	52845		6	8	59	56	##	v14.1	2.00	1.0	2.1	AX		verilog	136	sl_top	Y	yes	N	4G	4G	Y	45	32	2007	2012	https://en.wikiped	reduced version of OpenSPARC T1	Vivado run				
bts1arch	https://github.c	alpha	Brendan Bohannon	CISC	64	16	artix-7	James Brakef	55967	23767	6	52	112	75	##	v23.2	1.00	2.0	0.7	X		verilog	149	topunit	Y	yes	Y	N	256T	256T	Y	64	32	2018	2024	https://www.youtu	64-bit riscv, 16x inst, 48-bit VM	BIJ2 is superset of BISR1, 4 data sizes			
riscv_pervical	https://github.com/artec	stable	ArTeCS (Un Madrid)	risc-v	64	32	kinext7	ArTeC(larges	57129	27996				50	##	v20.2	1.00	2.0	0.4	X	system	60		Y	yes	N	16E	16E	Y	45	32	2017	2022	https://github.co	Open-Source Posit RISC-V Core with	Quire Capability, cav6(AKA Ariane) derivative					
riscv_serv	https://github.com/olofk		Olof Kindgren	risc-v	32	32	vu37p	Olof Kindgren	125	164	6	0.5	125	##	1.00	32.0	31.3		X		verilog	63	serv_top	Y	yes	N	4G	4G	Y	45	32	2018	2023	https://riscv.org/2	RISC-V contest prize, 1-bit ALU	https://github.com/olofk/corescore					
supersmall	http://www.eec	stable	Michael Ritchie	RISC	32	32	stratix-3	Michael Ritc	207		A	248	126	##	q9.0	1.00	16.0	38.1	A		verilog			Y	yes	N	4G	4G	Y	45	32	2005	2009		2-bit serial, Mostly MIPS-1 compliant	Copyright 2005,2006,2009 Jonathan Rose, and					
riscv_serv	https://github.com/olofk		Olof Kindgren	risc-v	32	32	cyclone10t	Olof Kindgren	239	164	4	0.5	80	##	1.00	32.0	10.5		A		verilog	63	serv_top	Y	yes	N	4G	4G	Y	45	32	2018	2023	https://riscv.org/2	smallest riscv-core, many boards	https://github.com/olofk/corescore					
mb-lite_plus	http://www.lats	stable	Huib Ariens	uBlaze	32	32	kinext-7-3	James Brakef	244		6	2	319	##	14.7	1.00				X	B	verilog	34	tumbli	Y	yes	N	4G	4G	Y	45	32	2010	2012		Delft Un Of Tech, course work	use inferred RAM				
riscv_enginev8	https://github.com/micro		Antti Lukats	risc-v	32	32			306					##	1.00	6.7				A	vhdl	11	top	Y	yes	N	4G	4G	Y	45	32	2018	2018	https://riscv.org/2	RISC-V contest 2nd place, 8-bit ALU	no source for xilinx, no implementation docs					
riscv_GRVL-phs	http://fpga.org/	beta	Jan Gray	risc-v																																					

uP_all_soft folder	opencores or primary link	status	author	style / clone	date inst 2	FPGA	repor ter	com ents	LUTs ALUT	Diff	LUT? mults	bik ram	F max	date data	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven der	src code	srcs files	top file	doc	tool chai	flg pt	max dat	max inst	byte adrs	# int	adr mod	# reg	pipe len	start year	last year	secondary web link	note worthy	comments		
ep32	http://fortn.org	mature	CH. Ting	forth	32	5	spartan7	James Braker	1147	2309	6	1	100	##	v23.2	1.00	1.0	87.2	X	vhdl	7	ep32	Y	forth	N	4G	4G	Y	29				2012	2012		has eForth binary & source	now free		
an-noc-mpsoc	https://opencores.org	mature	Alireza Monemi	ublaze	32	32	kintex-7	James Braker	1164		6	3	1	192	##	14.7	1.00	1.0	165.2	X	verilog	40	aeM8	Y	yes	N	4G	4G	Y	12				2014	2023		choice of lm32, aeM8, mor1kx or or1k	full system has network of cores	
maxcore32	https://github.com	WIP	Lawrence Manning	risc	32	32	spartan7	James Braker	1165	209	6	2	1	83	##	v23.2	0.50	1.0	35.8	LX	verilog	42	maxcore32	asm	N	4G	4G	Y	21				2024	2024		standard risc	minimal ISA		
sweet32	https://opencores.org	alpha	Valentin Angelovski	MIPS	32	16	kintex-7	James Braker	1177		6	1	116	##	14.7	1.00	1.0	98.8	X	B vhdl	2	Sweet32	Y	yes	N	4G	4G	Y	26				2014	2015		targets MACHXO2, no RAM			
risc0	https://sourceforge.net	beta	Niklaus Wirth	RISC	32	32	kintex-7	James Braker	1186		6	4	6	110	##	14.7	0.67	1.0	61.9	X	verilog	8	RISC0	Y	yes	N	4G	4G	Y					2011	2018	https://people.inf.ethz.ch/wirth/Lola/ind	minimalist Wirth, education tool	Lola: https://people.inf.ethz.ch/wirth/Lola/ind	
openfire2	https://opencores.org	beta	Antonio Antón	ublaze	32	32	kintex-7	James Braker	1201		6	3	2	105	##	14.7	1.00	1.0	87.4	X	verilog	27	openfire	Y	yes	N	4G	4G	Y					2007	2012		"FPGA Proven"	derived from Stephen Craven's OpenFire	
riscv_neorv32	https://opencores.org	stable	Stephan Nolting	risc-v	32	32	cyclone-10	Steph1rt fpg	1223	607	4			130	##	q19.1	1.00	2.0	53.1	ALX	Y vhdl	25	neorv32	Y	yes	N	4G	4G	Y					2020	2024	https://opencores.org	very well documented, customiza	minimal configuration, minimal riscv	
core_arm	https://opencores.org	beta	Konrad Eisele	ARM	32	16	kintex-7	James Braker	1239		6	3	250	##	14.7	1.00	1.0	201.8	X	Y vhdl	151	arm_proc	Y	yes	N	256M	256M	Y					2004	2009	http://clw.sourceforge.net	very large project with many unused	missing files found in sourceforge dir, very little		
eight32	https://github.com	stable	Alastair M. Robinson	accum	32	8	cyclone-4	Alastair M. Robinson	1300		6	1	133	##	14.7	1.00	1.0	102.3		Y vhdl	17	eightthirty	Y	yes	N	500M	500M	Y	28				2019	2023	https://retromarm.com	5-bit op-code & 3-bit reg #	full tool set, see github page for ISA description		
jam	https://github.com	stable	Johan Thelin et al	RISC	32	32	kintex-7	James Braker	1369		6			143	##	14.7	1.00	1.0	104.2	X	Y vhdl	17	cpu	Y	yes	N	128K	128K	Y					2002	2014		serial multiply & divide		
riscv_niosv	https://www.impropietari.com	Intel	risc-v	32	32	arria-10	Intel	fastest	1375		A	2	306	##	q21.3	1.00	1.0	222.3	A	proprietary			Y	yes	N	4G	4G	Y					2021	2021		free license, small inst & data mem	RV32iA spec, M20K for reg file, interrupts		
jam	https://github.com	stable	Johan Thelin et al	RISC	32	32	kintex-7	James Braker	1396		6			159	##	14.7	1.00	1.0	113.7	X	Y vhdl	17	cpu_sys	Y	yes	N	128K	128K	Y					2002	2014		serial multiply & divide	took out clock divider	
riscv_vexriscv	https://github.com	stable	Johan Thelin et al	risc-v	32	32	atrix-7.3	Charles Papon	1399		6			295	##	14.7	1.00	1.0	210.9	X	Y	scala		Y	yes	N	4G	4G	Y					2023	2023		performance #s for 8 configurations	"Briey" is SOC variant	
microblaze-v	https://www.aduioeng.in	adiuv	risc-v	32	32	spartan7	adiuvd	MCS v	1402	1046	6			140	##	v24.1	1.00	1.0		X			Y	yes	opt	Y	4G	4G	Y	86				2023	2024	https://docs.amd.com	using their Embedded Sys Dev Board	tightly configured, fixed peripherals	
hive	https://github.com	stable	Eric Wallin	stack	32	16	arria-2	James Braker	1420		A	8	24	283	##	q13.1	1.00	1.0	199.4	ALX	verilog		Y	yes	N	4G	4G	Y					2013	2015		4 symetrical stacks, eight threads via pipeline barrel			
riscv_dark	https://github.com	alpha	Marcelo Samsoniuk	risc-v	32	32	kintex-7	James Braker	1422		6	1	167	##	14.7	1.00	1.0	117.2	XL	verilog	2	darksovc	Y	yes	N	4G	4G	Y	45				2018	2020	https://blog.hackm0r.com	written in one night, low line count	readme is descriptive, uses cache		
kgp-risc	https://github.com	stable	Kiran & Aluru	MIPS	32	32	spartan7	James Braker	1428	1572	6			##	v23.2	0.33	1.0		X	verilog	25	topmodul	Y	yes	N	4G	4G	Y					2018	2020		only two register fields + shift amount	need to use inferred block RAM		
mips789	https://opencores.org	stable	LJ Wei	MIPS	32	32	kintex-7	James Braker	1432		6	1	171	##	14.7	1.00	1.0	119.1	AX	verilog	10	mips_core	Y	yes	N	4G	4G	Y					2007	2014		supports most MIPS instructions			
bst-cpu	https://github.com	stable	Niklaus Ma	RISC	32	32	arria-2	James Braker	1439		A	2	58	##	q18.0	1.00	1.0	40.2	A	verilog	26	scs_computer	Y	yes	N	4G	4G	Y					2016	2016		learning, single cycle uP			
riscv_processor	https://github.com	stable	Jeff Bush	RISC	32	32	kintex-7	James Braker	1445		6	1	46	##	14.7	1.00	1.0	111.5	X	verilog	22	gate_top	Y	yes	N	4G	4G	Y	21				2008	2019	https://github.com	two designs with same name			
hf-risc	https://opencores.org	stable	Sergio Johann Filho	MIPS	32	32	kintex-7	James Braker	1446		6	4	115	##	14.7	1.00	1.0	79.2	X	Y vhdl	9	spartan3e	Y	yes	N	4G	4G	Y	41				2016	2016	https://github.com	MIPS1 subset, no multiplier			
riscv_lattice	https://www.lattice.com	stable	Lattice Semi	risc-v	32	32	machXO3	Lattice Semi	1507		4			60	##	14.7	1.00	1.0	39.8	LX	Y verilog		Y	yes	N	4G	4G	Y					2021	2021		RV32i ISA, 5 stage pipeline, configured & generated using Lattice Propel			
riscv_niosv	https://www.impropietari.com	Intel	risc-v	32	32	agilex	intel	fastest	1509		A	2	566	##	q21.3	1.00	1.0	375.2	A	proprietary		Y	yes	N	4G	4G	Y					2021	2021		free license, small inst & data mem	RV32iA spec, M20K for reg file, interrupts			
ion	https://github.com	mature	Jose Ruiz	MIPS	32	32	kintex-7	James Braker	1533		6			163	##	14.7	1.00	1.0	106.0	AX	Y vhdl	12	mips_soc	Y	yes	N	4G	4G	Y					2011	2018	https://github.com	new version: moving to MIPS32r1	new version not ready, keeping old numbers	
riscv_taiga	https://github.com	stable	Eric Matthes	risc-v	32	32	zynq		1551		1	123			##	14.7	1.00	1.0	79.3	AX	system	46	sb_core	Y	yes	N	4G	4G	Y					2017	2022		TAIGA: A new RISC-V soft-processor	33% smaller & 39% faster than LEON3	
opencsable	http://www.lirmm.fr	stable	Lyonel Barthe	ublaze	32	32	spartan-3	Lyonel Barthe	1563		4	91	i12.1	##	14.7	1.00	1.0	58.2	X	Y vhdl	26	sb_core	Y	yes	N	4G	4G	Y	86				2010	2012	www.lirmm.fr/AD	NoC secretblaze	data is for single secretblaze		
secretblaze	http://www.lirmm.fr	beta	Lyonel Barthe	ublaze	32	32	spartan-3	Lyonel Barthe	1563		4	91	i12.1	##	14.7	1.00	1.0	58.2	X	Y vhdl	26	sb_core	Y	yes	N	4G	4G	Y	86				2010	2012	www.lirmm.fr/AD	NoC secretblaze	data is for single secretblaze		
riscv_niosv	https://www.impropietari.com	Intel	risc-v	32	32	stratix-10	Intel	fastest	1580		A	2	362	##	q21.3	1.00	1.0	229.1	A	proprietary		Y	yes	N	4G	4G	Y					2021	2021		free license, small inst & data mem	RV32iA spec, M20K for reg file, interrupts			
j1b_16	http://www.excamera.com	stable	James Bowman	forth	32	16	kintex-7	James DFF	1588		6	355	##	14.7	1.00	1.0	223.4	X	verilog	3	j1	Y	forth	N	64K	64K	Y	20				2	2006	2023		uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks		
cpugen	https://opencores.org	stable	Giovanni Ferrante	RISC	32	32	kintex-7	James Braker	1597		6	8	154	##	14.7	1.00	1.0	96.3	AX	Y vhdl	14	cpuc	Y	asm	N	4G	4G	Y					2003	2009		x86_ave generates VHDL RISC uP	using 32 bit example		
sayuri_cpu	http://www.m0r.com	stable	Toyooki Sagawa	RISC	32	32	kintex-7	James Braker	1604		6	208	##	14.7	1.00	1.0	129.9	X	Y vhdl	13	cpu01	Y	yes	N	4G	4G	Y					2000	2000		dead weblink				
riscv_fwrisv	https://github.com	stable	Matthew Bal	risc-v	32	32	ice40	Matthew Bal	1653		4			##	14.7	1.00	1.0	6.7	AL	system	8	fwrisv_fpg	Y	yes	N	4G	4G	Y	45				2018	2018	https://opencores.org	featherweight entry 2018 RISC-V con	0.15 DMIPS/MHz		
p-vex	https://github.com	stable	Thijs van Vliuw	RISC	32	##	kintex-7	James Braker	1660		6	1	233	##	14.7	1.00	1.0	140.1	X	Y vhdl	26	system	Y	yes	N	4G	4G	Y	73				2005	2015	http://www.vliw.v	1, 2 or 4 issue VLIW, uses HP VEX tool	probable degeneracy, LUT RAM for program m		
zipcpu	https://github.com	stable	Dan Gisselequist	RISC	32	32	kintex-7	James Braker	1687		6	2	218	##	14.7	1.00	1.0	128.9	AX	verilog	7	zipcpu	Y	yes	N	4G	4G	Y	35				16	5	2015	2024	http://zipcpu.com	ISA has changed, multiple instruction	support for several FPGA boards
forth_kf532	https://github.com	stable	Tarasov Vili	forth	32	6	kintex-7	James Braker	1719		6	4	4	172	##	14.7	1.00	1.0	100.3	X	Y vhdl	1	kf532	N	yes	N	4G	4G	Y					2013	2013		no trace of source code on web		
riscv_wildcat	https://github.com	stable	Thomas Schoeberl	risc-v	32	32	cyclone4	Martin Sch	1727	452	4			85	##	14.7	1.00	1.0	48.9	A	Y vhdl	1	scylac	Y	yes	N	4G	4G	Y					2016	2016	http://zipcpu.com	comparison of 3, 4 & 5 stage pipeline		
mips_up_vhdl	https://github.com	cm42	Chandra Mettu	mips	32	32	spartan7	James Braker	1744	2311	6			250	##	v23.2	1.00	1.0	143.3	X	Y vhdl	10	NYU6463	Y	yes	N	4G	4G	Y					2020	2020	https://arxiv.org/	simple MIPS with comparison to RC5	papers show 3 & 5 stage pipelines	
riscv_steel	https://github.com	stable	Rafael Calada	risc-v	32	32	zu-2e	James Braker	1775		6	208	##	v19.2	1.00	1.0	117.4	X	verilog	21	steel_top	Y	yes	N	4G	4G	Y					2020	2024	https://github.com	github version has vivado proj	under grad thesis, under grad thesis			
riscv_steel	https://opencores.org	stable	Rafael Calada	risc-v	32	32	atrix-7.3	James Braker	1784		4			116	##	v19.2	1.00	1.0	65.0	verilog	21	steel_top	Y	yes	N	4G	4G	Y					2020	2024	https://github.com	github version has vivado proj	under grad thesis, several web locations		
riscv_rv32sc	https://github.com	stable	tomve	riscv	32	32	spartan3	James Braker	1787	843	4	4	6	50	##	14.7	1.00	1.0	28.0	AX	Y verilog	18	top	Y	yes	N	4G	4G	Y										

uP_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst. #	PPGA	report com. ent	LUTs ALUT	Diff	LUT? mults	bik ram	F max	data type	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	src files	top file	doc	tool chai	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pipe len	start rev	last rev	secondary web link	note worthy	comments	
armv4_uarch	https://github.com/grantwilk	stable	Grant Wilk	ARM9	32	32	max10	Grant Wilk	2860	4	4	50	##	q18.0	1.00	1.0	17.5	A	vhdl	18	yes	N	Y	4G	4G	Y	84	16	16	2020	https://grantwilk.github.io	custom uarch for the ARMv4 ISA on	course work, top level is schematic					
microcore	https://github.com/GrantWilk	beta	Klaus Schleisiek	forth	32	32	xP2	Klaus Schleisiek	2864	4	4	33	##	3.12	1.00	1.0	11.5	ALX	vhdl	38	uore	Y	asm	N	Y	3K	8K	Y	84	16	1999	2023	https://people.inf.ethz.ch/GrantWilk/	easy to add op-codes, flg-pt opt., sh	12, 16, 27 & 32 bit data sizes			
riscv	https://www.ece.cmu.edu/~jwong/	stable	Niklaus Wirth	RISC	32	32	artix-7-35	James Brakef	2913	6	6	48	50	##	v20.1	1.00	1.0	17.2	ALX	verilog	8	RISCvTop	Y	yes	Y	4G	4G	Y	16	2013	2018	https://people.inf.ethz.ch/GrantWilk/	minimalist Wirth, part of Project Obelisk	32x32 multiplier, wikipedia entry				
dlc_chiara	https://github.com/chiara	stable	Alessandro Di Chiara	DLX	32	32	kintex-7-3	James Brakef	2915	6	6	90	##	14.7	1.00	1.0	30.9	X	vhdl	32	a-dlx	Y	yes	N	4G	4G	Y	32	5	2017	2017	https://people.inf.ethz.ch/GrantWilk/	Custom project, no RTL comments, VHDL via instructor?	customized for "50 FPGA boards, xls with utilization for all targets				
leon3	http://www.gaisler.com	stable	Jiri Gaisler, Jan Anders	SPARC	32	32	kintex-7-3	James Brakef	2920	6	6	183	##	1.00	1.00	1.0	62.7	ALX	vhdl	100s	leon3x	Y	yes	Y	4G	4G	Y	64	7	2003	2021	https://en.wikipedia.org/wiki/Leon3	based on MIPS I					
minimips	https://openocd.org	stable	Samuel Hanguet	RISC	32	32	kintex-7-3	James Brakef	2939	1886	6	8	118	##	14.7	1.00	1.0	40.1	X	vhdl	12	minimips	Y	yes	N	4G	4G	Y	32	5	2004	2018	https://en.wikipedia.org/wiki/Minimips	DPANS'S94 32-bit Forth, masters thesis	25.15 Whetstones			
myforthprocess	https://openocd.org	stable	Gerhard Hohner	forth	32	32	SP-kintex	James Brakef	2959	6	6	223	##	14.7	1.00	1.0	75.3	X	vhdl	58	mycpu	Y	yes	N	64M	64M	Y	96	4	2004	2012	https://en.wikipedia.org/wiki/MyForthProcess	Application-Specific Instruction set	missing prog & data mem, missing mult				
asip38	https://aaltodoc.aalto.fi/	stable	Lauri Isola	accum	32	38	zu-3e	James xilimix	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	vhdl	14	top	Y	asm	N	Y	16K	16K	N	31	4	4	2018	2021	http://www.koluri.fi	Application-Specific Instruction set	missing prog & data mem, missing mult
asip38	https://aaltodoc.aalto.fi/	stable	Lauri Isola	accum	32	38	zu-3e	James xilimix	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	vhdl	14	asip38	Y	asm	N	Y	16K	16K	N	31	4	4	2018	2021	http://www.koluri.fi	Application-Specific Instruction set	missing prog & data mem, missing mult
octagon	https://openocd.org	beta	Jon Pry	MIPS	32	32	kintex-7-3	James Brakef	3021	6	4	9	333	##	14.7	1.00	1.0	110.2	X	vhdl	46	octagon	asm	asm	4G	4G	Y	32	2015	2015	https://github.com	8 thread barrel processor, largely MIPS compatible						
vscale	https://github.com	stable	Colin Berkeley	risc-v	32	32	kintex-7-3	James Brakef	3072	6	12	127	##	14.7	1.00	1.0	41.2	X	verilog	23	vscale	core	N	Y	4G	4G	Y	32	2016	2017	https://github.com	risc-v RV32IM vscale processor, depr	deprecated: not up to date (risc-v)					
qrisc32	https://openocd.org	alpha	Viacheslav	RISC	32	32	arria-2	James Brakef	3075	6	4	144	##	q13.1	1.00	1.0	46.9	A	system	8	qrisc32	Y	yes	N	4G	4G	Y	32	4	2010	2011	https://en.wikipedia.org/wiki/QRISC32	qrisc32 wishbone compatible risc cor	for PhD thesis				
amber	https://openocd.org	stable	Conor Santifort	ARM7	32	32	zu-3e	James Brakef	3105	1857	6	10	168	##	v21.1	0.75	1.0	40.7	ALX	verilog	25	a23	core	Y	yes	N	4G	4G	Y	80	16	3	2010	2017	https://en.wikipedia.org/wiki/Amber	no MMU, shared cache		
moxielite	https://github.com	stable	Anthony Green	RISC	32	32	kintex-7-3	James Brakef	3159	6	3	152	##	14.7	1.00	1.0	48.0	X	vhdl	11	moxielite	wb	Y	yes	N	4G	4G	Y	16	2009	2017	https://github.com	Series of 16 tutorials on uP design, w	RPU uP, TPU now discarded				
riscv_rpu	https://github.com	untested	Colin Riley	risc-v	32	32	artix-7	Colin Riley	3291	1156	6	12	1	200	##	14.7	1.00	1.0	60.8	X	vhdl	14	core	Y	yes	N	4G	4G	Y	32	2015	2020	https://github.com	no longer supported, see morlxx	cappuccino ALU			
orlik	https://openocd.org	stable	Julius Baxter, Stefan K	OpenRISC	32	32	kintex-7-3	James Brakef	3299	6	3	3	189	##	14.7	1.00	1.0	57.3	ALX	verilog	39	morlxx	Y	yes	N	4G	4G	Y	32	2001	2018	https://openocd.org	no longer supported, see morlxx	cappuccino ALU				
altium/TSK3000	http://techdocs.altium.com	proprietary	Altium	RISC	32	32	spartan-3	Altium	3326	1776	4	4	50	##	1.00	1.00	1.0	15.0	ALX	proprietary	9	proprietary	Y	yes	N	4G	4G	Y	61	2004	2017	http://CR0140.pdf	frozen, asm, C, C++, schem, VHDL &	clock: 50MHz, opt mul/div, #s for other fpgas				
ecoz32	https://openocd.org	stable	Hellwing Geisse	RISC	32	32	kintex-7-3	James Brakef	3367	6	5	147	##	14.7	1.00	1.5	29.4	X	verilog	24	ecoz32	Y	yes	N	512M	256M	Y	61	32	2003	2022	homepages.thm.de	MIPS like, slow mul & div					
ep32	https://www.andiprictor.com	stable	C.H. Ting	RISC	32	32	sp2	C.H. Ting	3368	4	4	133	##	1.00	1.00	1.0	39.1	L	proprietary	9	proprietary	Y	yes	N	4G	4G	Y	45	32	2007	2018	https://www.andiprictor.com	Lightweight Cynoptographic Instru	RTL: \$25 from C.H. Ting				
riscv_reonv	https://github.com	beta	Robert Finch	RISC	32	32	kintex-7-3	James Brakef	3479	6	3	2	152	##	14.7	1.00	1.0	43.7	X	verilog	1	FISA32	Y	yes	N	4G	4G	Y	32	2014	2014	https://github.com	Storm SoC	cache & no peripherals				
storm_soc	https://openocd.org	beta	Stephan Nolting	ARM7	32	32	kintex-7-3	James Brakef	3514	6	3	4	159	##	14.7	1.00	1.0	45.2	X	vhdl	40	storm	top	Y	yes	N	4G	4G	Y	32	8	2012	2015	http://Opf.org	32-bit CPU with x86 inst. format	readme has screen shots, very readable RTL		
cpu_basic	https://github.com/vhdlit	stable	Thorin Aitch	SuperH-2	16	16	zu-3e	James vivado	3563	1384	6	2	16	147	##	v21.1	1.00	1.0	41.2	ALX	verilog	21	top	Y	yes	N	4G	4G	Y	26	16	2020	2020	http://Opf.org	clone of Hitachi SH-2	project seems to have stalled		
aquarius	https://github.com/bx055	stable	Lucas Castro	arm	32	32	zu-3e	James LUT RA	3563	6	147	##	v21.1	1.00	1.0	41.2	system	verilog	ARM	Sing	Y	yes	Y	4G	4G	Y	16	2019	2019	https://github.com	from "Digital design and computer ar	multi-cycle						
aspidia	https://openocd.org	stable	Sotiriou	DLX	32	32	kintex-7-3	James Brakef	3586	6	257	##	14.7	1.00	1.0	71.7	X	verilog	10	DLX	top	Y	yes	Y	4G	4G	Y	32	2002	2009	https://github.com	DLX	compiled syn version					
yari	https://github.com	stable	Tommy Frank	MIPS	32	32	kintex-7-3	James Brakef	3610	6	15	189	##	14.7	1.00	1.0	52.3	X	Y	verilog	8	top	Y	yes	N	2M	2M	Y	32	2004	2008	https://github.com	subset of MIPS R3000					
lgp30	http://www.e-b	stable	Stanley Thron	accum	32	32	spartan6	Stanley severa	3646	1411	6	1	15	100	##	14.7	1.00	3.0	9.1	X	vhdl	42	LGp-30	Y	yes	N	4K	4K	N	3	2017	2017	https://github.com	FPGA version of LGP30 drum computer, also LGP21, RPC4000, 65F02	"classic MIPS"			
mips32	https://openocd.org	stable	Jin Jifang	MIPS	32	32	kintex-7-3	James Brakef	3696	6	8	192	##	v17.4	1.00	1.0	52.0	X	verilog	17	pipelinem	Y	yes	N	4G	4G	Y	57	32	5	2017	2021	https://github.com	Harvard arch	complete software tool chain			
mips32r1	https://openocd.org	stable	Grant Ayers	MIPS	32	32	arria-2	James Brakef	3716	A	8	79	##	q13.1	1.00	1.0	21.3	ALX	vhdl	48	fpu	simple	Y	yes	N	4G	4G	Y	64	2013	2015	https://github.com	copywrite: experimental use	options for flg-pt, pipeline, mul & div configur				
temlib	http://temlib.or	stable	Robert Finch	SPARC	32	32	kintex-7-3	James Brakef	3730	6	5	111	##	14.7	1.00	1.0	29.8	X	vhdl	25	KLC32	Y	asm	N	4G	4G	Y	32	2011	2012	https://github.com	single ported block RAM register file	heavy use of includes					
kic32	https://github.com	planning	Robert Finch	RISC	32	32	kintex-7-3	James Brakef	3790	6	4	1	200	##	14.7	1.00	4.0	33.2	X	verilog	12	ecoz32f	Y	yes	N	512M	256M	Y	61	32	6	2014	2014	https://github.com	pipelined version of the eco32 CPU	cache & mmu		
ecoz32f	https://github.com	stable	Stefan Kristiansson	RISC	32	32	zu-3e	James Brakef	3845	6	3	4	163	##	14.7	1.00	1.0	32.1	X	verilog	12	ecoz32f	Y	yes	N	512M	256M	Y	61	32	6	2014	2014	https://github.com	ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz		
armv8-soft-cpu	https://github.com/riscvite	stable	X Linbing	ARM9	32	32	zu-3e	James Brakef	3914	1257	6	4	127	##	v21.1	1.00	1.0	42.6	verilog	4	armv8	com	Y	yes	Y	4G	4G	Y	57	32	5	2017	2021	https://github.com	clone of Hitachi SH-2	project seems to have stalled		
aquarius	https://openocd.org	stable	Thorn Aitch	SuperH-2	16	16	zu-3e	James Brakef	4071	6	2	10	97	##	14.7	1.00	1.0	23.7	ALX	verilog	23	top	Y	yes	N	4G	4G	Y	32	5	2014	2015	http://Opf.org	MIPS R3000A compatible, has MMU	uses 48-bit u-code, multiple clocks			
cpu-caddr	https://github.com/lispe	stable	Brad Parker	lisp	32	32	spartan6	Brad Fran	4123	2794	6	102	50	##	14.7	1.00	1.0	11.8	X	verilog	70	top	Y	yes	N	16M	16K	Y	2011	2019	http://www.6502	extended 6502 AK65 with 16, 32 or 64 bit data	dual issue, includes flg-pt & MMU & caches					
af65k	https://develops	alpha	Andre Fachat	6502	32	32	kintex-7-3	James Brakef	4424	873	6	69	##	14.7	1.00	4.0	3.9	X	vhdl	13	gecko65k	Y	yes	N	4G	4G	Y	80	16	10	2012	2012	https://en.wikipedia.org/wiki/AF65K	uses pro-rated LC area	SOC for HP9861 computer emulation			
ARM_Cortex	https://sites.god	beta	Oliver De Smet	ARM	32	32	kintex-7-3	James Brakef	4617	6	10	167	##	14.7	1.00	1.0	25.3	X	vhdl	10	mc68k0ds	Y	yes	Y	4G	4G	Y	64	32	2018	2024	https://github.com	IS BtSR1, msp430 like, flg-pt defined	3 data sizes, no (R++) or (-R) modes				
mc68k0ds	https://sites.god	beta	Oliver De Smet	ARM	32	32	kintex-7-3	James Brakef	4617	6	10	167	##	14.7	1.00	1.0	25.3	X	vhdl	10	mc68k0ds	Y	yes	Y	4G	4G	Y	64	32	2018	2024	https://github.com	IS BtSR1, msp430 like, flg-pt defined	3 data sizes, no (R++) or (-R) modes				
btsr1arch	https://openocd.org	stable	Brendan Bohannon	CISC	32	32	kintex-7-3	James Brakef	4762	6	4	8	107	##	14.7	1.00	1.0	22.4	X	verilog	88	or1200	top	Y	yes	M	4G	4G	Y	32	2009	2013	https://github.com	minimal OR1200, vendor neutral, has caches				
minisc	https://openocd.org	stable	Rafal Fajardo etal	OpenRISC	32	32	kintex-7-3	James Brakef	4945	6	4	8	111	##	14.7	1.00	1.0	2																				

uP_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst size	FPGA	report text	com ments	LUTs ALUT	Diff	LUT? mults	bik ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chai	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments	
nyuzi_gpu	https://github.com/nyuzi/nyuzi_gpu	stable	Jeff Bush	GGPU	32	32	cyclone-4	Jeff Bush	74000											11.7	AX	Y	system	70	nyuzi	Y	yes	Y	4G	4G	Y	80		64	2015	2024	https://github.com/nyuzi/nyuzi_gpu	32 scalar & 32 vector reg	
nyuzi_gpu	https://github.com/nyuzi/nyuzi_gpu	stable	Jeff Bush	GGPU	32	32	artix7	James Braker	82767	38457	6	64	17	50	##	v23.2	1.00	1.0	0.6	AX	Y	system	70	nyuzi	Y	yes	Y	4G	4G	Y	80		64	2015	2024	https://github.com/nyuzi/nyuzi_gpu	32 scalar & 32 vector reg	should run on either altera or xilinx	
thor	https://opencores.org/view/nyuzi/nyuzi_gpu	mature	Robert Finch	RISC	32	32		Robert Finch	90000												Y	system	31	thor	Y	asm	Y	4G	4G	Y	64		64	2015	2023	https://github.com/nyuzi/nyuzi_gpu	Thor 2015, 2021-3 docs	variable length instructions	
riscv_pito	https://github.com/hosseini/riscv_pito	stable	Hossein Askari	risc-v	32	32	ZCU102	Hossein Askari	201079			6	##	##	250						X	system	31	rv32_core	Y	yes	N	4G	4G	Y	32	8	2020	2022	https://barinir.net/riscv_pito	RISC-V Barrel Processor for Deep Neural Networks	uses NN accelerator		
fgpu	https://github.com/fgpu/fgpu	stable	Muhammed Al Kadi	x86	32	32	zynq7045	Muhammed Al Kadi	128K			6	##	167		##	v17.2			X	vhdl	34	fgpu	Y	yes	Y	4G	4G	Y	32		32	2016	2017	https://dl.acm.org/citation.cfm?id=3111111	eight cores, reviews comparable pro	vinado fltg-pt ip, benchmarks, wikipedia: GPGPU		
minimafpga	https://github.com/minimafpga/minimafpga	stable	Manuel Killinger	RISC	24	24	spartan7	James Braker	275	288	6			125	##	v23.2	0.80	1.0	363.6	X	vhdl	32	minimafpga	Y	N	1M	1M	Y	19					2019	2021	https://github.com/minimafpga/minimafpga	Minimal Machine processor taught at	has testbench	
rois	https://opencores.org/view/rois/rois	alpha	James Braker	RISC	24	24	kintex-7-3	James Braker	382			6	1	120	##	14.7	0.83	1.0	261.7	X	vhdl	2	rois24_24up	Y	N	16M	16M	Y	55	64	1	2016	2017	https://github.com/rois/rois	single pipe stage, pre simulation stage	8, 16 & 24-bit load/store			
rois	https://opencores.org/view/rois/rois	alpha	James Braker	RISC	24	24	kintex-7-3	James Braker	384			6	1	170	##	14.7	0.83	1.0	368.8	X	vhdl	2	rois24_24min	Y	N	16M	16M	N	30	64	1	2016	2017	https://github.com/rois/rois	single pipe stage, passes simulation	24-bit word operations only			
opc.opc8cpu	https://github.com/rois/rois	beta	revaldinho	RISC	24	24	kintex-7-3	James no tes	516			6	323	##	14.7	0.80	2.0	250.1	X	verilog	1	opc8cpu	Y	asm	N	16M	16M	N	32	4	16	2017	2021	https://revaldinho.github.io/opc8cpu/	OPC8 24bit, based on OPC5LS, more	see hackaday One Page Computing Challenge			
rois	https://opencores.org/view/rois/rois	alpha	James Braker	forth	24	24	zu-2e	James no blk	627			6	382	##	v19.2	0.83	1.0	507.1	X	vhdl	2	rois24_24min	Y	N	16M	16M	N	30	64	1	2016	2017	https://github.com/rois/rois	single pipe stage, passes simulation	24-bit word operations only				
ep24	https://opencores.org/view/ep24/ep24	stable	C.H. Ting	forth	24	24	kintex-7-3	James substi	1020			6	3	167	##	14.7	0.83	1.0	135.6	X	vhdl	1	ep24	Y	asm	N	4K	4K	Y	27		2002	2002	https://github.com/ep24/ep24	room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz			
p24e	https://opencores.org/view/p24e/p24e	beta	C.H. Ting	RISC	24	24	spartan-7	James Braker	1175			4	16	51	##	14.7	0.83	1.0	36.0	X	vhdl	1	p24e	Y	asm	N	2K	2K	Y	28		2000	2000	https://github.com/p24e/p24e	part of eForth?	data width can be expanded			
24bit_up	https://github.com/24bit_up/24bit_up	alpha	Harshal Mittal	RISC	24	24	zu-3e	James area o	3535	2166	6	1	187	##	v21.1	0.80	1.0	42.2	X	verilog	17	processor	Y	asm	N	16M	16M	N	17	32		2019	2019	https://github.com/24bit_up/24bit_up	basic 24-bit RISC, course work	big DFF count, multiple writes to register file			
rois	https://opencores.org/view/rois/rois	alpha	James Braker	accum	24	24	zu-2e	James huge i	9000			6	150	##	v19.2	0.83	1.0	13.9	X	vhdl	2	rois24_24up	Y	N	16M	16M	Y	55	64	1	2016	2017	https://github.com/rois/rois	single pipe stage, pre simulation stage	8, 16 & 24-bit load/store				
kraken16	https://people.eecr.edu/~kraken16/	stable	Bruce R. Land	RISC	18	18	kintex-7-3	James Braker	281			6	1	278	##	14.7	0.67	1.0	662.3	X	verilog	1	DE2_TOPU	Y	asm	N	256	256	N	22	16		2008	2008	https://people.eecr.edu/~kraken16/	Cornell course material			
spartanmc	http://www.spartanmc.com/	stable	Robert Hassler	PDP1	18	18	kintex-7-3	James Braker	853			6	1	2	120	##	14.7	0.67	1.0	94.6	X	Y	verilog	38	spartanmc	Y	asm	N	256	256	N	22	16		2012	2014	http://www.spartanmc.com/	SPARC like register windows	
pdp1	https://opencores.org/view/pdp1/pdp1	alpha	Yann Vernier	forth	18	18	spartan-3	James Braker	1390			4	6	138	##	14.7	0.50	10.0	5.0	X	vhdl	15	top	Y	yes	N	4K	4K	Y	28		2011	2017	http://pdp1.com/	PDP-1 descended from MIT TX-0	uses Minimal UART from opencores			
chad	https://github.com/bradfordchad/chad	stable	Brad Eckert	forth	18	18	atrx-7-3	James option	1972			6	3	196	##	v21.1	0.80	1.0	79.5	AXML	verilog	33	mcu	Y	yes	N	64K	64K	N	23	16		2021	2021	https://github.com/bradfordchad/chad	Verilog, f & c code; fpga project files	min SOC, -3 speed grade		
chad	https://github.com/bradfordchad/chad	stable	Brad Eckert	forth	18	18	atrx-7-3	James DFF ex	1982			6	5	127	##	v21.1	0.80	1.0	51.4	AXML	verilog	33	mcu	Y	yes	N	64K	64K	N	23	16		2021	2021	https://github.com/bradfordchad/chad	Verilog, f & c code; fpga project files	max SOC, -1 speed grade		
chad	https://github.com/bradfordchad/chad	stable	Brad Eckert	forth	18	18	atrx-7-3	James DFF ex	1995			6	5	127	##	v21.1	0.80	1.0	70.4	AXML	verilog	33	mcu	Y	yes	N	64K	64K	N	23	16		2021	2021	https://github.com/bradfordchad/chad	Verilog, f & c code; fpga project files	max SOC, -3 speed grade		
chad	https://github.com/bradfordchad/chad	stable	Brad Eckert	RISC	18	18	zu-3e	James Braker	2196	2211	6	5	250	##	v21.1	0.80	1.0	91.1	AXML	verilog	33	mcu	Y	yes	N	64K	64K	N	23	16		2021	2021	https://github.com/bradfordchad/chad	Verilog, f & c code; fpga project files				
yfcpu	https://github.com/yfcpu/yfcpu	errors	Cory Walker	accum	16	16	kintex-7-3	James degen	18			6			##	14.7	0.67	1.0		X	verilog	2	yfcpu	Y	N	256	256	Y	5	1	16		2008	2008	https://github.com/yfcpu/yfcpu	Colin Mackenzie? Educational	very simple		
hamblien_scom	http://hamblien.com/	stable	James O. Hamblien	accum	16	16	cyclone-1	James altera	80			4	1	204	##	q18.0	0.67	2.0	852.7	A	verilog	1	scomp	Y	N	256	256	N	4			2008	2008	http://hamblien.com/	from Hamblien 2008 "Rapid prototyp	tiny edcu, high IO count			
bit-serial	https://github.com/rois/rois	stable	Richard Howe	accum	16	16	spartan6	James area o	89	66	6				##	14.7	0.67	51.0	14.8	X	vhdl	6	cpu	Y	N	2K	2K	N	15			2020	2024	https://hackaday.com/2020/07/15/bit-serial-16-bit-up-very-simple-supports-forth/	bit serial, 16-bit up, very simple	supports Forth			
leros	https://opencores.org/view/leros/leros	stable	Martin Schoeberl	accum	16	16	spartan-6	Martin Schoeberl	112			6	1	182	##	0.67	1.0	1089	AX	vhdl	5	leros	Y	yes	N	256	64K				2	2	2008	2020	https://github.com/leros/leros	256 word data RAM, PIC like	short LUT inst ROM		
bit-serial	https://github.com/rois/rois	stable	Richard Howe	reg	16	16	spartan6	James speed	137	86	6			100	##	14.7	0.67	51.0	9.6	X	vhdl	6	cpu	Y	N	2K	2K	N	15			2020	2024	https://hackaday.com/2020/07/15/bit-serial-16-bit-up-very-simple-supports-forth/	bit serial, 16-bit up, very simple	supports Forth			
lutiarc	https://github.com/rois/rois	custom	David Galloway, David	forth	16	16	stratix-4	David Galloway	140			4	A	4		198		0.0	1.0	947.6	X	vhdl, verilog					64	N	64		32	3	2001	2001	http://www3.sym.com/	Talks at Un. Toron	no inst mem: small state machine, ~200 inst of		
streamer16	http://www.ultrabit.com/	stable	Myron Plichta	stack	16	16	kintex-7-3	James Braker	143			6	4	417	##	14.7	0.20	1.2	485.6	X	vhdl	8	streamer	Y	yes	N	64K	64K	N	8	2		2001	2001	http://www3.sym.com/	MIPS/inst reduced	2nd web adr non-functional		
minicpu-s	https://github.com/minicpu-s/minicpu-s	stable	Michael Morris	RISC	16	16	kintex-7-3	James Braker	147			6	741	##	14.7	0.67	28.0	120.6	X	verilog	2	both	Y	N	4K	4K	Y	33			2012	2013	https://github.com/minicpu-s/minicpu-s	separate source for each CPLD chip,	Ufits (2) XC9500 CPLD @ 71.4 MHz				
verilog-harvard	https://github.com/rois/rois	stable	James Braker	accum	16	16	zu-3e	James multi	165	96	6			250	##	v21.1	0.67	1.0	1015	X	verilog	7	cpu02	Y	N	0	0	N	23	4		2019	2019	https://github.com/rois/rois	multi-driven nets	multi cycle CPU that has an IPC of 1			
pumpkin	https://github.com/rois/rois	stable	Steve Teal	RISC	16	16	zu-3e	James Braker	166	67	6			625	##	v21.2	0.67	2.0	1261	X	vhdl	6	hello_wor	Y	asm	N	4K	4K	N	14			2020	2020	https://github.com/rois/rois	scalable, 16-bit, 16 instruction soft	LUT RAM inferred (small size)		
verilog-harvard	https://github.com/rois/rois	stable	James Braker	accum	16	16	zu-3e	James multi	171			6		357	##	v21.1	0.67	1.0	1399	X	verilog	5	cpu01	Y	N	4K	4K	N	23	4		2019	2019	https://github.com/rois/rois	multi-driven nets	single cycle CPU that has an IPC of 1			
opc.opc3cpu	https://github.com/rois/rois	stable	revaldinho	risc	16	16	kintex-7-3	James reduc	174			6		526	##	14.7	0.30	4.0	226.9	X	verilog	2	opc3cpu	Y	asm	N	64K	64K	N	13	3		2017	2021	https://revaldinho.github.io/opc3cpu/	OPC3 16-bit OPC1, for XC95144 CPLD	see hackaday One Page Computing Challenge		
mini16_cpu	https://github.com/rois/rois	stable	myia	accum	16	16	kintexus	myia	186			6	1	716	##	14.7	0.67	1.0	255.8	X	verilog	13	top	Y	N	256	256	N	4			2024	2024	https://github.com/rois/rois	Very small and high performance CPU	data width can be expanded			
hamblien_scom	http://hamblien.com/	stable	James O. Hamblien	accum	16	16	cyclone-1	James altera	196			4	1	166	##	q18.0	0.67	2.0	283.5	A	verilog	2	DE2_TOP	Y	N	256	256	N	4			2008	2008	http://hamblien.com/	from Hamblien 2008 "Rapid prototyp	tiny edcu, high IO count			
mic16	https://github.com/rois/rois	stable	Steve Teal	accum	16	16	zu-3e	James Braker	197	78	6			500	##	v21.2	0.22	1.0	558.4	X	vhdl	1	misc	Y	yes	N	64K	64K	N	10			2021	2021	https://github.com/rois/rois	16-bit minimal CPU, has a single instruction 'mov'	micro 'mov' & iForth		
micro16																																							

_up_all_soft folder	opencores or primary link	status	author	style / clone	date	inst. #	FGPA	report ter	com ents	LUTs ALUT	Diff	LUT?	mults	blk ram	F max	data rate	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chai	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments
atlas_core	https://opencores.org/viewtopic.php?p=1000000	beta	Stephan Nolting	MSP430	16	16	kintex-7-3	James Brakef	559	269	6	1	200	##	v14.1	0.87	1.0	286.2	AX	X	vhdl	8	ATLAS_CP	Y	asm	N	Y	64K	64K	Y	80		8	2013	2015	https://www.allatlas.com	ARM thumb like inst set	non-MMU version	
neo430	https://github.com/stephan-nolting/neo430	alpha	Stephan Nolting	accum	16	16	artix-7-3	James Brakef	576	266	6	1	100	##	v19.2	0.80	1.0	29.1	ALX	Y	vhdl	19	neo430_t	Y	yes	N	Y	28K	32K	Y	22		16	2013	2015	https://github.com/stephan-nolting/neo430	edit neo430_sysconfig.vhd to set options	minimal configuration	
3cpu	https://github.com/stephan-nolting/3cpu	stable	Ivan Sovic	CISC	16	16	spartan3	Ivan Sovic	580	268	4	6	319	##	v14.1	0.67	1.0	280.2	X	X	vhdl	17	mc3cpu	Y	asm	N	Y	64K	64K	Y	22		8	2013	2015	https://github.com/stephan-nolting/3cpu	Spartan3: 268F, 580 4LUT, 22 inst, 8 reg, 3clks/inst, 65K wds, asm	no multiply, 8 adr modes	
raptor16	www.spacewinz.com/raptor16	stable	Steve Haywood	MSP430	16	16	kintex-7-3	James Brakef	590	6			6	319	##	v14.1	0.67	1.0	280.2	X	X	vhdl	1	raptor16	Y	yes	N	Y	64K	64K	Y	22		8	2004	2004	https://github.com/stephan-nolting/raptor16	8 data & 8 adr regs	minimal configuration
neo430	https://opencores.org/viewtopic.php?p=1000000	beta	Stephan Nolting	5502	16	16	cyclone4	Stephan Nolting	590	230	4	6	122	##	v17.1	0.67	1.0	34.6	ALX	Y	vhdl	19	neo430_t	Y	yes	N	Y	28K	32K	Y	22		16	2015	2024	https://github.com/stephan-nolting/neo430	website has detailed resource unit	boot ROM mapped to LUTs?	
verilog-65C02	https://github.com/stephan-nolting/verilog-65C02	alpha	Arlot Ottens	RISC	16	16	kintex-7-3	James Brakef	599	6			2	204	##	v14.1	0.67	1.0	57.1			verilog	5	gop16	Y	asm	N	Y	4G	4G	Y	26		2011	2018	https://forum.6502.org	16-bit data RAM "bytes"	non-MMU version	
atlas_core	https://opencores.org/viewtopic.php?p=1000000	beta	Stephan Nolting	forth	16	16	zu-3e	James Brakef	611	285	6	1	333	##	v21.1	0.80	1.0	436.4	AX	X	vhdl	8	ATLAS_CP	Y	asm	N	Y	64K	64K	Y	80		8	2013	2015	https://github.com/stephan-nolting/neo430	ARM thumb like inst set	influenced by J1, F16 & C18	
yd1c	https://github.com/stephan-nolting/yd1c	alpha	Tim Wawrzynczak	forth	16	16	kintex-7-3	James Brakef	617	6			4	247	##	v14.1	0.67	1.0	268.5	X	X	vhdl	20	cpu	Y	asm	N	Y	8K	8K	Y	26		2014	2014	https://github.com/stephan-nolting/neo430	Spartan-3 block RAM	includes stack RAMs & some inst RAM	
dcpu16	https://github.com/stephan-nolting/dcpu16	stable	Brad Eckert	RISC	16	16	spartan-3	James Brakef	618	4			7	31	##	v14.1	0.67	1.0	16.9	AX	X	vhdl	16	demosocet	Y	asm	N	Y	128K	8M	Y	28		2003	2003	http://web.archive.org/web/20030303080000/http://www.youtube.com/watch?v=7t8t8t8t8t8t	JavaScript generated VHDL, revisions ongoing	no LUT RAM for reg file	
yasep	https://hackaday.com/2013/08/26/yasep-a-16-bit-processor-in-fpga/	alpha	Yann Guidon	RISC	16	32	kintex-7-3	James Brakef	632	6			215	##	v14.1	1.00	2.0	170.0	AX	X	vhdl	3	microYAE	Y	asm	N	Y	2G	2G	Y	51		16	2005	2018	https://github.com/stephan-nolting/yasep	course project, not pipelined	included with Table888 source code	
ti9li cpu	https://github.com/stephan-nolting/ti9li-cpu	stable	Cleiton Juffo	RISC	16	16	kintex-7-3	James Brakef	636	6			455	##	v14.1	0.67	1.0	119.7	X	X	verilog	24	cpu	Y	asm	N	Y	64K	64K	Y	16		16	2013	2013	https://github.com/stephan-nolting/ti9li-cpu	for the 0X10c game	4+ addressing modes, 4 & 5-bit reg./modefield	
table887	https://github.com/stephan-nolting/table887	alpha	Robert Finch	RISC	16	16	kintex-7-3	James Brakef	643	6			2	208	##	v14.1	0.67	1.0	217.1	X	X	verilog	2	table887	Y	asm	N	Y	64K	64K	Y	28		8	2014	2016	https://github.com/stephan-nolting/table887	UP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?
dcpu16	https://github.com/stephan-nolting/dcpu16	stable	Shawn Tan, Marcus Pe	forth	16	16	kintex-7-3	James Brakef	662	6			1	318	##	v14.1	0.67	1.0	80.4	X	X	vhdl	5	dcpu16_c	Y	asm	N	Y	64K	64K	Y	37		2009	2012	https://en.wikipedia.org/wiki/Dcpu16	for the 0X10c game	4+ addressing modes, 4 & 5-bit reg./modefield	
cd16	http://anycpu.org/cd16	stable	Brad Eckert	mips	16	16	spartan-3	James Brakef	681	4			83	##	v14.1	0.67	1.0	41.0	AX	X	vhdl	16	cd16	Y	asm	N	Y	128K	8M	Y	28		2003	2003	http://web.archive.org/web/20030303080000/http://www.youtube.com/watch?v=7t8t8t8t8t8t	Spartan-3 block RAM	has assembler and ISA pdf, 2Kx16 RAM?		
digital up	https://github.com/stephan-nolting/digital-up	stable	Helmut Neemann	accum	16	16	zu-5e	James Brakef	709	310	6	1	250	##	v22.1	0.67	1.0	236.2	X	X	schem	46	processorHD	asm	asm	N	Y	64K	64K	Y	60		16	2016	2022	https://github.com/stephan-nolting/digital-up	UP implemented as schematic	based on Viktor Toth's 4 bit microcontroller	
t180-cpu	https://github.com/stephan-nolting/t180-cpu	stable	Leonard Brandwein	mips	16	16	kintex-7-3	James Brakef	709	6			83	##	v14.1	0.67	1.0	26.2	X	X	vhdl	23	cpu	Y	asm	N	Y	64K	64K	Y	182		2016	2016	https://github.com/stephan-nolting/t180-cpu	8-bit with cp, sp, a, b, c & d regs	has assembler and ISA pdf, 2Kx16 RAM?		
digital up	https://github.com/stephan-nolting/digital-up	stable	Helmut Neemann	forth	16	16	spartan-7	James Brakef	716	309	6	1	182	##	v22.1	0.67	1.0	170.1	X	X	schem	46	processorHD	asm	asm	N	Y	64K	64K	Y	60		16	2016	2022	https://github.com/stephan-nolting/digital-up	UP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?	
kestrel-2	https://github.com/stephan-nolting/kestrel-2	stable	Samuel Falvo II	RISC	16	16	kintex-7-3	James Brakef	735	6			8	172	##	v14.1	0.67	1.0	157.2	X	X	verilog	17	kestrel	Y	asm	N	Y	64K	64K	Y	22		2	2012	2015	https://github.com/stephan-nolting/kestrel-2	11 wishbone bus	also has verilog
c-mit	https://github.com/stephan-nolting/c-mit	stable	Samuel Falvo II	RISC	16	16	spartan-3	James Brakef	752	6			3	100	##	v14.1	0.67	1.0	44.5	X	X	verilog	6	kestrel	Y	asm	N	Y	64K	64K	Y	22		15	2003	2004	https://github.com/stephan-nolting/c-mit	100K wds with several load/store modes	also has verilog
moncky	https://github.com/stephan-nolting/moncky	stable	Kris Demumnyk	RISC	16	16	zu-3e	James Brakef	768	280	6	1	250	##	v21.1	0.67	1.0	218.1	X	X	schem	36	moncky3	Y	yes	N	Y	64K	64K	Y	32		16	2020	2021	https://github.com/stephan-nolting/moncky	bare CPU	also has verilog	
dpb16	https://github.com/stephan-nolting/dpb16	stable	Robert Finch	forth	16	16	kintex-7-3	James Brakef	780	6			313	##	v14.1	0.67	1.0	269.0	X	X	verilog	1	dpb16	Y	asm	N	Y	64K	64K	Y	32		8	2013	2024	https://github.com/stephan-nolting/dpb16	inside FISA64 project	debug up for fisa64	
forth-cpu	https://anycpu.org/forth-cpu	stable	Richard Howe	RISC	16	16	spartan3	James Brakef	782	91	4	1	2	90	##	v14.1	0.67	1.0	77.5	X	X	vhdl	10	cpu	Y	asm	N	Y	64K	64K	Y	32		2013	2024	http://www.aholm.se	forth up for GPS receiver, 32-bit stack	Spartan3 block RAM & multiplier	
diogenes	https://opencores.org/viewtopic.php?p=1000000	beta	Fekkhnefer	TTA	16	16	kintex-7-3	James Brakef	807	6			1	297	##	v14.1	0.67	1.0	246.3	X	X	vhdl	11	cpu	Y	asm	N	Y	1K					2008	2009	http://www.ht-lab.com	student triggered arch	bad weblink	
uTTA	https://github.com/stephan-nolting/uTTA	stable	Hans Tiggele	forth	16	16	kintex-7-3	James Brakef	810	6			1	57	##	v14.1	0.67	1.0	47.4	X	X	vhdl	23	utta_struct	asm	asm	N	Y	64K	64K	Y	32		2005	2012	https://github.com/stephan-nolting/uTTA	initialized Lattice memory blocks	5-bit instructions	
ep16	https://github.com/stephan-nolting/ep16	beta	C.H. Ting	RISC	16	16	kintex-7-3	James Brakef	837	6			254	##	v14.1	0.67	1.0	203.6	X	X	vhdl	5	ep16	Y	yes	N	Y	32K	32K	Y	32		2005	2012	https://github.com/stephan-nolting/ep16	PDF files	light version of PIC18		
hpc-16	https://github.com/stephan-nolting/hpc-16	beta	Umar Siddiqui	PIC18	16	16	kintex-7-3	James Brakef	871	6			152	##	v14.1	0.67	1.0	116.6	X	X	vhdl	20	cpu	Y	asm	N	Y	64K	64K	Y	32		16	2005	2015	https://github.com/stephan-nolting/hpc-16	designed FPGA board, Lattice Radiant	see web archive for doc	
mcip_open	https://opencores.org/viewtopic.php?p=1000000	beta	Mezzah Jbrahim	RISC	16	24	kintex-7-3	James Brakef	881	6			1	200	##	v14.1	0.67	1.0	152.1	X	X	vhdl	23	MCIOpen	Y	yes	N	Y	4K	1M	Y			2014	2015	https://github.com/stephan-nolting/mcip-open	light version of PIC18	see web archive for doc	
ejhr_cpu	https://github.com/stephan-nolting/ejhr_cpu	stable	Edmund Horner	accum	16	16	kintex-7-3	James Brakef	928	6			1	2	196	##	v14.1	0.67	1.0	141.6	X	X	verilog	17	machine	Y	asm	N	Y	64K	64K	Y	50		2015	2015	https://github.com/stephan-nolting/ejhr_cpu	designed FPGA board, Lattice Radiant	see web archive for doc
EC16_on_ICE	https://github.com/stephan-nolting/EC16-on-ICE	stable	Edgar Conzen	MSP430	16	16	ice40	Edgar Conzen	940	257	6	1	20	##	r23.1	0.67	2.0	7.1	L	Y	vhdl	54	ec16_top	Y	asm	N	Y	64K	64K	Y	50		2023	2024	https://github.com/stephan-nolting/EC16-on-ICE	edit neo430_sysconfig.vhd to set options	16-bit data size, some comments in distinct j1a.v for each data size		
neo430	https://opencores.org/viewtopic.php?p=1000000	alpha	Stephan Nolting	accum	16	16	artix-7	James Brakef	947	659	6	2.5	215	##	v14.1	0.67	1.0	38.0	ALX	Y	vhdl	19	neo430_t	Y	yes	N	Y	28K	32K	Y	22		16	2015	2024	https://github.com/stephan-nolting/neo430	16-bit data size, some comments in distinct j1a.v for each data size	derived from Caxton Foster's Blue	
mecrips-ice	https://sourceforge.net/projects/mecrips-ice	stable	Matthias Koch	accum	16	16	spartan7	James Brakef	990	1180	6	1	4	100	##	v23.2	0.67	1.0	33.8	LX	Y	verilog	48	j1a	Y	forth	N	Y	64K	64K	Y	18		2	2009	2010	https://github.com/stephan-nolting/mecrips-ice	derived from Caxton Foster's Blue	edit neo430_sysconfig.vhd to set options
blue	https://github.com/stephan-nolting/blue	stable	Al Williams	MSP430	16	16	spartan3	James Brakef	1025	4			63	##	v14.1	0.67	1.0	41.1	X	Y	verilog	16	topbox	Y	asm	N	Y	4K	4K	Y	18		2	2009	2010	https://github.com/stephan-nolting/blue	edit neo430_sysconfig.vhd to set options	default config, includes true RNG	
neo430	https://opencores.org/viewtopic.php?p=1000000	beta	Stephan Nolting	es1-1600	16	16	artix-7	Stephan Nolting	1036	1144	6	2.5	100	##	v19.2	0.67	1.0	16.2	ALX	Y	vhdl	19	neo430_t	Y	yes	N	Y	28K	32K	Y	22		16	2015	2024	https://github.com/stephan-nolting/neo430	edit neo430_sysconfig.vhd to set options	room for 90 user inst, also as ASIC	
ensilica	http://www.ensilica.com	proprietary</																																					

[illegible]

uP_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst type	PGA	report ter	com fries	LUTs ALUT	Diff	LUT?	mults	bik ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chai	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments			
mc51	http://www.mic	stable	Ted Fried	picoblaze	8	8	artix-7-3	Ted Fried	312	6			2	180			0.33	8.0	23.8	X	verilog	3	md51 TO	Y	yes	N	N	64K	64K	Y					2016	2021	https://github.com	micro-coded				
picoblaze	https://www.xil	stable	Ken Chapman	6502	8	8	kintex-7-3	James Brake	317	6			1	195	##	14.7	0.33	2.0	101.6	X	Y	vhdl	19	ck705 kcc	Y	asm	N	N	256	2K	Y					2003	2003	https://en.wikiped	2 clocks/inst	this is the original picoblaze author results are for 2016 bare core		
bytemachine	https://github.com	mature	Copperdragon	mc65	8	8	kintex-7-3	James Brake	319	6			1	250	##	14.7	0.33	2.0	129.3	AX	Y	vhdl	7	bytemach	Y	asm	N	N	4K	Y					2016	2017		top is Altera schematic				
mc65	http://www.mic	stable	Ted Fried	PIC16	8	8	kintex-7-3	James Brake	326	6			2	196	##	14.7	0.33	4.0	49.6		verilog	1	mc65	Y	yes	N	N	64K	64K	Y					2017	2021	http://www.micro	microcoded, cycle exact	excellent micro-coding LUT counts			
pic_coonan		stable	Tom Coonan	PIC16	8	14	kintex-7-3	James Brake	328	6			1	165	##	14.7	0.33	1.0	166.1	X	verilog	7	piccpu	Y	yes	N	Y	256	4K	Y					1999			risC8 by Tom Coonan also a PIC uP				
free_risc8	https://web.arc	stable	Thomas Coonan	PIC16	8	14	kintex-7-3	James Brake	355	118	6		142	##	14.7	0.33	1.0	132.2	X	verilog	8	cpu	Y	yes	N	Y	256	4K	Y					2002	2011	https://web.archive.org	excellent HTML doc	http://www.mindspring.com/~tcoonan/index.html				
risc8	https://github.com/classy	stable	Thomas Coonan	AVR	8	12	kintex-7-3	James Brake	355	6			154	##	14.7	0.33	2.0	71.5	X	verilog	8	cpu	Y	yes	N	Y	256	2K	Y					1999	1999	https://github.com	excellent WEB code	directory contains derivative design by another				
classy_core_1	https://github.com/classy	Andreas Schweizer	RISC	8	16	spartan-3	Andreas Schweizer	358	4				164	##	14.7	0.33	1.0	151.2		vhdl	8	cpu	Y	yes	N	Y	64K	128K	Y					2019			adjust to some custom logic	Implementing a CPU in VHDL parts 1..3				
erp	https://opencor	stable	Shahzadji	PIC16	8	16	spartan-3	James Brake	366	4	1	1	70	##	14.7	0.33	1.0	63.5	X	verilog	1	ERPVerilog	Y	asm	N	Y	256	4K	Y					6	2004	2014		two report PDFs & one Verilog file				
risc16f84	https://opencor	stable	John Clayton	PIC16	8	14	kintex-7-3	James Brake	375	6			392	##	14.7	0.33	2.0	172.5	AX	verilog	1	risc16f84	Y	yes	N	Y	256	4K	Y					2002	2018		derived from CQPIC by Sumio Morioka	other variants with RTL				
p16c5x	https://opencor	mature	Michael Morris	RISC	8	14	kintex-7-3	James Brake	378	6			252	##	14.7	0.33	1.0	220.2	AX	verilog	3	P16C5x	Y	yes	N	Y	256	4K	Y					2013	2014							
jimmy	https://github.com/kuash	Turing	Eduardo Corpeho	Turing	8	8	artix-7	James Brake	382	120			125	##	v23.2	0.33	1.0	108.0	AX	verilog	2	jimmy	Y	yes	N	Y	256	256	Y					4	2020	2022		educational, 4 regs, 8-bit adr spaces	vendor neutral source code			
bfcpu	http://www.clif	stable	Clifford Wolf	RISC	8	3	zu-3e	James Brake	387	6			500	##	v21.1	0.02	4.0	6.5	X	B	vhdl	4	cw6671	Y	yes	N	N	64K	64K	Y					2003	2003		no accum, data pointer and brackete	internal 1-byte data cache doubles performance			
gumnut	http://digitaldes	stable	Peter Ashenden	accum	8	18	kintex-7-3	James Brake	388	6			259	##	14.7	0.33	1.0	220.7	AX	verilog	6	gumnut-r	Y	asm	N	Y	256	4K	Y					8	2007			See Digital Design: An Embedded Systems Approach Using VHDL				
mocha	https://github.com	stable	Sanjay Gupta	accum	8	8	spartan7	James missin	390	329	6		##	v23.2	0.33	3.0				Y	vhdl	29	processor	Y	asm	N	N	64K	64K	Y					2018			8-bit microcontroller developed at NIIT University, course materials include full RTL & for class project, small data stack	PB clock, students to add features			
8bit-verilog_mcu		stable	Josh Friend	6502	8	8	zu-2e	James timing	392	6			1	500	##	v20.1	0.33	2.0	210.5	X	verilog	11	cpu	Y	yes	N	Y	512	512	Y					2012	2012						
verilog-6502	https://github.com	stable	Ariet Ottens	PIC16	8	8	kintex-7-3	James Brake	407	6			200	##	14.7	0.33	4.0	40.6	X	verilog	2	cpu	Y	yes	N	N	64K	64K	Y					2007	2018	http://ladybug.xs4all.nl/ariet/fpga/6502/	both 16C55 & 16F84					
ppk16	https://opencor	stable	Daniel Wallner	PIC16	8	14	kintex-7-3	James missin	409	6			238	##	14.7	0.33	1.0	192.1	X	vhdl	10	P16C55	Y	yes	N	Y	256	4K	Y					2002	2009			with fake instruction ROM				
Altium17K165	https://github.com	proprietary	Altium	Turing	8	12	spartan-3	Altium	426	211	4		416	##	14.7	0.33	2.0	19.8	AX	X	proprietary	Y	yes	N	Y	256	4K	Y					2004	2017		CR0140 pad, CR01	clock is 50MHz, #s for other fpgas					
bfcpu	http://www.clif	stable	Clifford Wolf	6502	8	3	kintex-7-3	James Brake	422	6			345	##	v17.0	0.01	4.0	2.0	X	B	vhdl	4	cw6671	Y	yes	N	N	64K	64K	Y					2003	2003		current version & earlier version	Enhanced c65 running in FPGA			
mega65	https://github.com/mega65	Paul Gardner-Stephen	accum	8	8	spartan7	James too m	431	296	6			##	v23.2	0.67	2.0				X	vhdl	114	cpu	Y	yes	N	N	64K	64K	Y					2017	2024			very large SOC with many builds & tests			
minirisc	https://opencor	mature	Daniel Roggen	PIC16	8	16	kintex-7-3	James Brake	441	6			270	##	14.7	0.33	3.0	67.4	X	vhdl	14	cpu	Y	yes	N	N	64K	64K	Y					3	4	2014	2017		UoS Educational Processor	inspired by x86 ISA		
minirisc	https://opencor	stable	Rudolf Usselman	6502	8	14	spartan-3	Rudolf Usselman	460	4			80	##	14.7	0.33	1.0	57.4	X	verilog	7	risc_core	Y	yes	N	Y	256	4K	Y					2001	2012							
m65c02	https://opencor	mature	Michael Morris	RISC	8	8	spartan-6	James Brake	466	6			3	118	##	14.7	0.33	4.0	20.8	X	Y	verilog	13	M65C02	Y	yes	N	N	64K	64K	Y					2013	2020	https://github.com	also a m65C02a version	micro-coded via F9408 soft sequencer		
q5-ribble	http://www.san	stable	John Ribble	RISC	8	16	kintex-7-3	James Brake	468	6			135	##	14.7	0.33	1.0	95.3	X	verilog	1	q55 mix	Y	yes	N	N	256	32K	Y					1998	1999		used in his class, also uses eP32					
babyrisc	http://www.san	stable	John Ribble	PIC12	8	16	kintex-7-3	James Brake	468	6			141	##	14.7	0.33	2.0	49.7	X	verilog	1	q55 mix	Y	yes	N	N	64K	64K	Y					15	8	1997	1999	http://www.sandj	part of a three class course	memory rd/wt & ALU per clock		
synchp12		stable	Miguel Angel Ajo Pelay	6502	8	12	kintex-7-3	James Brake	474	6			1	197	##	14.7	0.33	1.0	136.8	AX	vhdl	7	synchp12	Y	yes	N	N	256	2K	Y					2011	2011		CHD12 to verilog	bad weblink			
verilog-6502	https://github.com	stable	Ariet Ottens	6502	8	8	zu-3e	James Brake	475	112	6		333	##	v21.1	0.33	3.0	77.2	X	verilog	2	cpu	Y	yes	N	N	64K	64K	Y					2007	2018	http://ladybug.xs4all.nl/ariet/fpga/6502/	no use of LUT RAM or block ROM	sync memory, e.g. use block RAM				
ladybug	https://github.com/Ariet	stable	Ariet Ottens	6502	8	8	spartan7	James sparta	476	111	6		4	106	##	v23.2	0.33	4.0	18.4		2	cpu	Y	yes	N	N	64K	64K	Y					2016								
m65	www.ip-arh.jp	stable	Naohiko Shimizu	6502	8	8	arria-2	James Brake	483	4			110	##	q13.1	0.33	4.0	18.8	X	sfi & TI	8	m65cpu	Y	yes	N	N	4K	4K	Y					2001	2002			cycle accurate, passes Klaus Dornmann				
m65	https://github.com/Steve	6502	8	8	zu-3e	James Brake	485	148	6	1.5	700	##	v21.2	0.33	4.0	63.0	X	vhdl	5	apple1	Y	yes	N	N	64K	64K	Y					2022	2022			cycle accurate, passes Klaus Dornmann						
chip_6502	http://www.aholme.co.uk	Andrew Holme	accum	8	8	spartan7	James Brake	514	767	6		200	##	v23.2	0.33	4.0	32.1	X	Y	verilog	5	chip_6502	Y	yes	N	N	64K	64K	Y					2016				cycle accurate generated from transi				
micro8a	http://members.d	beta	John Kent	6502	8	16	kintex-7-3	James Brake	531	6			204	##	14.7	0.33	3.0	42.3	X	vhdl	11	Micro8	Y	yes	N	N	2K	2K	Y					2002	2002	http://members.d	derived from Tim Boscke's mcpu	also micro8 and micro8b variants				
t65	https://opencor	stable	Daniel Wallner	6502	8	8	kintex-7-3	James Brake	575	6			291	##	14.7	0.33	4.0	41.7	AX	vhdl	7	T65	Y	yes	N	N	64K	64K	Y					2002	2010							
bc6502	http://lintron.c	beta	Robert Finch	1802	8	8	zu-3e	James vivado	583	6			286	##	v21.1	0.33	4.0	40.4	X	verilog	18	bc6502	Y	yes	N	N	64K	64K	Y					2012	2012			uses PIXIE graphics core				
cosmac	https://github.com	beta	Eric Smith	8	8	8080	8	8	James infler	598	6		17	87	##	14.7	0.33	1.0	48.0	X	X	vhdl	14	elf	Y	asm	N	N	64K	64K	Y					100	16	2009	2020			modified to use block RAM
vm80a	https://github.com	untested	1801B1M1	6502	8	8	cyclone-3		607	4			4	104	##	14.7	0.33	1.0			verilog													2014	2018			two versions of Soviet 18080a reverse engineered from silicon die, 607 4LUTs, 104M				
bc6502	http://lintron.c	beta	Robert Finch	picoblaze	8	8	kintex-7-3	James Brake	619	6			197	##	14.7	0.33	4.0	26.2	X	verilog	18	bc6502	Y	yes	N	N	64K	64K	Y					2012	2012			bar source				
copyblaze	https://github.com	stable	Abdallah Ellbrahimi	6502	8	18	kintex-7-3	James missin	622	6			217	##	14.7	0.33	2.0	57.5	AX	vhdl	16	cp copyb	Y	asm	N	N	256	2K	Y					2011	2016			wishbone extras				
copro6502	https://github.com	stable	Davids Banks	RISC	8	8	kintex7-3	James bare c	636	144	6		258	##	14.7	0.33	3.0	44.7	X	Y	vhdl	Verilog	T65	Y	yes	N	N	64K	64K	Y					2014	2019	https://startdot.org	65C102				
cpu_takagi	https://github.com/takagi	stable	Masayuki Takagi	accum	8	15	spartan7	James Brake	643	1017	6		111	##	v23.2	0.67	1.0	115.8	X	verilog	3	cpu	Y	yes																		

_up_al_soft folder	opencores or primary link	status	author	style / clone	date inst	FPGA	report ter	com ent	LUTs ALUT	Diff	LUT? mults	bik ram	F max	data rate	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chai	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments	
system6801	https://opencores.org/view/18080-vhdl	stable	Michael L. Hasenfratz	8080	8	8	cyclone-3	James Brakefield	1507	4	3	73	##	14.7	0.33	4.0	4.0	4.0	A	vhdl	15	wb_cyclor	Y	yes	N	N	64K	64K	Y				2003	2009	http://members.c	based on John Kent's 6801	tested on Apex20K, Cyclone & Straix boards	
18080-vhdl	https://github.com/18080-vhdl	stable	Brendan Fennell	6809	8	8	spartan-7	James Brakefield	1508	308	6	124	##	14.7	0.33	3.0	3.4	3.4	X	vhdl	39	cpu0809	Y	yes	N	N	64K	64K	Y				2007	2015	http://www.dave	implemented invader game	altera project with 6809 & 6502 uPs	
coco3fpga	https://github.com/coco3fpga	stable	Gary Becker	6809	8	8	spartan-6	James Brakefield	1536	195	6	78	##	14.7	0.33	1.0	45.3	4.0	X	vhdl	14	A9051200	Y	yes	N	N	64K	128K	Y	44	13	8	2002	2010		both A9051200 & A9052313	inserted fake inst ROM	
avr_hp	https://opencores.org/view/avr_hp	stable	Daniel Wallner	6809	8	16	kintex-7	James Brakefield	1549	6	1	213	##	14.7	0.33	1.0	47.4	4.0	X	vhdl	10	avr_core	Y	yes	N	N	64K	128K	Y	72	32	2010	2012		hyper pipelined (eg barrel) AVR			
6809_6309	https://opencores.org/view/6809_6309	beta	Alejandro Paz Schmidt	6809	8	8	spartan-7	James Brakefield	1592	366	6	100	##	14.7	0.33	3.0	6.9	ALX	B	verilog	5	MC6809	Y	yes	N	N	64K	64K	Y				2012	2015		6309 op-codes not implemented	does not match timing results of zynq+	
6809_6309	https://opencores.org/view/6809_6309	beta	Alejandro Paz Schmidt	6809	8	8	spartan-7	James Brakefield	1595	367	6	200	##	14.7	0.33	3.0	13.8	ALX	B	verilog	5	MC6809	Y	yes	N	N	64K	64K	Y				2012	2015		6309 op-codes not implemented	does not match timing results of zynq+	
avr_fpga	https://opencores.org/view/avr_fpga	stable	Juergen Sauermann	6809	8	16	zu-3e	James Brakefield	1606	6	1	6	##	14.7	0.33	1.0	24.7	4.0	X	vhdl	20	cpu_core	Y	yes	N	N	64K	128K	Y	72	32	2009	2010		extended lecture on FPGA up design			
avr_fpga	https://opencores.org/view/avr_fpga	stable	Juergen Sauermann	6809	8	16	zu-3e	James Brakefield	1606	6	1	6	##	14.7	0.33	1.0	24.7	4.0	X	vhdl	20	cpu_core	Y	yes	N	N	64K	128K	Y	72	32	2009	2010		extended lecture on FPGA up design			
mc6803	https://opencores.org/view/mc6803	stable	Dukov	6809	8	16	spartan-7	James Brakefield	1618	1223	6	83	##	14.7	0.33	3.0	5.7	4.0	X	system	2	mc6803	Y	yes	N	N	64K	64K	Y				1999			based on System68 and System01 by John E. Kent, translated CPU core from VHDL to		
avr_core	https://opencores.org/view/avr_core	stable	Russian Lepetenok	6809	8	16	zu-3e	James Brakefield	1624	519	6	250	##	14.7	0.33	1.0	50.8	4.0	X	verilog	7	avr_core	Y	yes	N	N	64K	128K	Y	72	32	2002	2017		VHDL core also			
system09	https://opencores.org/view/system09	stable	John Kent, David Burn	6809	8	8	kintex-7	James Brakefield	1631	6	41	88	##	14.7	0.33	3.0	6.0	ALX	Y	vhdl	40	cpu09	Y	yes	N	N	64K	64K	Y	44	13	8	2003	2021	http://members.c	from John Kent web page	opencores download URL incorrect, use col E	
6809_6309	https://opencores.org/view/6809_6309	beta	Alejandro Paz Schmidt	6502	8	8	kintex-u3	James Brakefield	1656	367	6	185	##	14.7	0.33	3.0	12.3	ALX	B	verilog	5	MC6809	Y	yes	N	N	64K	64K	Y				2012	2015		6309 op-codes not implemented	does not match timing results of zynq+	
cpu6502_true	https://opencores.org/view/cpu6502_true	stable	Jens Gutschmidt	6809	8	8	kintex-7	James Brakefield	1678	6	159	##	14.7	0.33	4.0	7.8	4.0	X	vhdl	7	r6502_tc	Y	yes	N	N	64K	64K	Y				2008	2024		cycle accurate	web page update only		
6809_6309	https://opencores.org/view/6809_6309	beta	Alejandro Paz Schmidt	6805	8	8	aria-2	James Brakefield	1680	A	145	##	14.7	0.33	3.0	9.5	ALX	B	verilog	5	MC6809	Y	yes	N	N	64K	64K	Y	44	13	8	2012	2015		6309 op-codes not implemented			
df6805	www.hitechglobal.com/df6805	proprietary	Hitech Global	6502	8	8	stratix-1	Hitech Global	1690	4	23	##	14.7	0.33	4.0	4.1	4.0	X	proprietary			Y	yes	N	N	64K	64K	Y							6805 data sheets			
v65c816	https://github.com/Ryukyu/v65c816	stable	Valerio Venturi	8051	8	8	cyclone-IV	Valerio Venturi	1693	4	85	##	14.7	0.33	3.0	1.6	1.6	1.6	X	vhdl	26	v6502	Y	yes	N	N	64K	64K	Y				2011	2023	https://opencores.org/view/v65c816	6502 with extras: 16-bit stack pointer	https://www.youtube.com/watch?v=K3H-j	
dp8051	https://www.digchip.com/dp8051	proprietary	Digital Core Design	6809	8	8	virtex-5	Digital Core Design	1699	9	200	##	14.7	0.33	1.0	35.3	ALX	B	proprietary			Y	yes	N	N	64K	64K	Y				1999	1999		also PIC, HC11, 68000, 680x, d32pro	full system with RAM		
6809_6309	https://opencores.org/view/6809_6309	beta	Alejandro Paz Schmidt	6809	8	8	stratix-5	James Brakefield	1711	A	133	##	14.7	0.33	3.0	23.7	ALX	B	verilog	5	MC6809	Y	yes	N	N	64K	64K	Y	44	13	8	2012	2015		6309 op-codes not implemented			
6809_6309	https://opencores.org/view/6809_6309	beta	Alejandro Paz Schmidt	8051	8	8	zu-3e	James Brakefield	1716	367	6	270	##	14.7	0.33	3.0	3.3	ALX	B	verilog	5	MC6809	Y	yes	N	N	64K	64K	Y				2012	2015		6309 op-codes not implemented		
8051	https://opencores.org/view/8051	alpha	Simon Teran, Jakas	280	8	8	kintex-7	James Brakefield	1744	617	6	111	##	14.7	0.33	4.0	5.3	ALX	B	verilog	32	oc8051_tc	Y	yes	N	N	64K	64K	Y				2001	2016		8051 core includes several on-chip peripherals, like timers and counters		
a-80	https://opencores.org/view/a-80	stable	Goran Devic	8051	8	8	zu-3e	James Brakefield	1761	365	6	41	##	14.7	0.33	1.0	7.7	ALX	B	verilog	24	z80_top	Y	yes	N	N	64K	64K	Y				2014	2020	https://github.com/a-80	gate level reverse eng'd z80	Complete implementation of a Sinclair ZX Spec	
cast_8051	http://www.cast8051.com	proprietary	CAST Inc	280	8	8	virtex-6	CAST Inc	1800	6	2	81	##	12.1	0.33	3.0	5.0	4.0	X	proprietary			Y	yes	N	N	64K	64K	Y				32			Cast has up related IP	several versions, FPGA kits	
a-80	https://github.com/a-80	stable	Goran Devic	avr	8	8	spartan-6	Goran Devic	1819	6	8	##	14.7	0.33	1.0	1.0	1.0	1.0	X	verilog	24	z80_top	Y	yes	N	N	64K	64K	Y				2014	2020	https://github.com/a-80	gate level reverse eng'd z80	Complete implementation of a Sinclair ZX Spec	
avr_cpu	https://github.com/nanar/avr_cpu	stable	nanamake Nanamuru	6808	8	16	cyclone4	nanamake Nanamuru	1845	520	4	1	64	##	14.7	0.33	1.0	11.4	4.0	X	verilog		Y	yes	N	N	64K	128K	Y	72	32		2018			quartus project & report files	2nd version with data & prog mems	
68hc08	https://opencores.org/view/68hc08	stable	Ulrich Riedel	6808	8	16	zu-3e	James Brakefield	1845	128	6	64	##	14.7	0.33	4.0	7.2	4.0	X	vhdl	1	x68ur08	Y	yes	N	N	64K	64K	Y				2007	2009		68C05 & 68C08 very different Fmax		
avr_fpga	https://opencores.org/view/avr_fpga	stable	Juergen Sauermann	6808	8	16	zu-3e	James Brakefield	1877	6	1	6	##	14.7	0.33	1.0	20.2	4.0	X	vhdl	20	avr_fpga	Y	yes	N	N	64K	128K	Y	72	32	2009	2010	https://fr.wikivers	extended lecture on FPGA up design	missing module in atmega8_pong_vga		
av_fpga	https://opencores.org/view/av_fpga	stable	Juergen Sauermann	8051	8	16	kintex-7	James Brakefield	1877	6	1	6	##	14.7	0.33	1.0	20.2	4.0	X	vhdl	20	avr_fpga	Y	yes	N	N	64K	128K	Y	72	32	2009	2010	https://fr.wikivers	extended lecture on FPGA up design	missing module in atmega8_pong_vga		
altium/TSK51A	http://techdocs.altium.com/altium/TSK51A	proprietary	Altium	8051	8	8	spartan-3	Altium	1890	482	4	1	50	##	14.7	0.33	6.0	1.5	ALX	B	proprietary		Y	yes	N	N	64K	64K	Y				2004	2017	http://techdocs.altium.com/altium/TSK51A	frozen, asm, C, C++, schem, VHDL & Verilog	clock is 50MHz, #s for other fpgas	
t51	https://opencores.org/view/t51	stable	Andreas Voggeneder	6809	8	8	kintex-7	James Brakefield	1942	6	1	147	##	14.7	0.33	4.0	6.2	ALX	B	vhdl	17	T8032	Y	yes	N	N	64K	64K	Y				2002	2010		8052 & 8032	8032 SoC	
copro6502	https://github.com/copro6502	stable	Danik Banks	8051	8	8	kintex-7	James Brakefield	1958	206	6	107	##	14.7	0.33	3.0	6.0	4.0	X	vhdl	Verilog	cpu09	Y	yes	N	N	64K	64K	Y				2014	2019	https://startodotorg	6809		
8051	https://opencores.org/view/8051	stable	Tony Givargis	8051	8	8	spartan-7	James Brakefield	1960	1339	6	0.5	48	##	14.7	0.33	4.0	2.0	4.0	X	vhdl	9	8051_all	Y	yes	N	N	64K	64K	Y				1999	2016	https://ics.uci.edu	author has book & course	Embedded System Design: A Unified Hardware
turbo8051	https://opencores.org/view/turbo8051	beta	Dinesh Ananya	8051	8	8	kintex-7	James Brakefield	1985	6	1	127	##	14.7	0.33	4.0	5.3	ALX	B	verilog	74	oc8051_tc	Y	yes	N	N	64K	64K	Y				2011	2016		includes peripherals		
om8051mini	https://opencores.org/view/om8051mini	alpha	Simon Teran, Dinesh A	6809	8	8	kintex-7	James Brakefield	1991	6	1	32	133	##	14.7	0.33	5.0	4.4	4.0	X	verilog	66	digital_top	Y	yes	N	N	64K	64K	Y				2000	2018		6309 op-codes not implemented	
6809_6309	https://opencores.org/view/6809_6309	beta	Alejandro Paz Schmidt	280	8	8	kintex-7	James Brakefield	1996	370	6	175	##	14.7	0.33	3.0	9.7	ALX	B	verilog	5	MC6809	Y	yes	N	N	64K	64K	Y	44	13	8	2012	2015		derived from Guy Hutchinson TV80	Wishbone High Performance 280	
wb_z80	https://opencores.org/view/wb_z80	stable	Brengle Porcella	280	8	8	kintex-7	James Brakefield	2025	6	144	##	14.7	0.33	3.0	7.8	4.0	X	verilog	4	z80_core	Y	yes	N	N	64K	64K	Y				2004	2012		up design via chatGPT4, ASIC gate list	Scan (ITAG) chain of all memory & FF		
kiwhi	https://github.com/kiwhi/kiwhi	stable	Hammond Pearce	280	8	8	artix-7	James Brakefield	2030	2167	6	90	##	14.7	0.33	2.0	1.0	1.0	1.0	X	verilog	14	accumulat	Y	asm	N	N	256	256	Y	24			2023		https://efabss.com	gate level reverse eng'd z80	Complete implementation of a Sinclair ZX Spec
a-80	https://opencores.org/view/a-80	stable	Goran Devic	AVR	8	8	cyclone-2	Goran Devic	2084	4	29	19	##	14.7	0.33	1.0	3.0	ALX	B	verilog	24	z80_top	Y	yes	N	N	64K	64K	Y				2014	2020	https://github.com/a-80	VHDL core also		
avr_core	https://opencores.org/view/avr_core	stable	Russian Lepetenok	68HC11	8	16	kintex-7	James Brakefield	2135	6	127	##	14.7</																									

116 # usable(beta, stable or m	18	676	20 blank	677	634	42	60 verilog	300	non-blank	512	53	434	42	31	
43 "B" or "X" of limited interest			672				661 vhdl	285	asm	117	Web page DMIPS p	en.wikipedia.org/wiki/Instructions_per_community_freesc www.eembc.org/coremark/index.php			
MIPS/MHz Pro-rating for data size:		0.67	53 zu-3e				sys verilog	36	forth	10	DMIPS per clock for many microprocessors:	http://en.wikipedia.org/wiki/Instructions_per_second			
1-bit	0.04	16-bit	0.80	64-bit	2.00		proprietary	24				77	paper_only	417	VHDL
4-bit	0.17	24-bit	1.00	Silicon Area equivalents 6LUT or ALUT ~ 1.5 ALUT			scala	6				60	educational	450	Verilog
8-bit	0.33	32-bit	1.50	LUTS/DSP48	16:1		schematic	13				25	weak_start	82	System Verilog
12-bit	0.40	48-bit		LUTs/Block RAM	32:1		vhdl, verilog	8							

421 Unique folders in this sheet

77	paper_only
60	educational
25	weak_start
8	up_cores
27	in limbo
10	planning
76	simulation
573	main+sim
497	net main
644	total

417	VHDL
450	Verilog
82	System Verilog
17	Spinal/Scala
19	VHDL, Verilog
3	MyHDL
36	proprietary
14	other
29	Schematics
1067	total

(17) scala/spinal CPUs