

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	reporter	com ents	LUTs ALUT	LUTs mult	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pp e	start year	last revis	secondary web link	note worthy	comments
------------------------	------------------------------	--------	--------	------------------	--------------	--------------	------	----------	-------------	--------------	--------------	------------	----------	------	-------------	---------------	---------------	--------------	------------	-------------	---------------	----------	---------------	-----------	------------	-------------	--------------	--------	------------	----------	---------	---------------	---------------	-----------------------	-------------	----------

Small soft core uP Inventory

©2021 James Brakefield

Opencore and other soft core processors

totalcpu	https://opencor	alpha		RISC	12+	12	kintex-7-3	James Brakefe	229	6	1		149	##	14.7	0.33	3.0	71.7	X	verilog	10	cpu			N						16	2007	2009		data width 12 bits and up, no data memory		
odess	https://opencor	stable	Dmytro Senyakin	RISC	128	16	stratix-5	Dmytro Seny	32978	A	72	112	192	##	q17.1	4.00	1.0	23.3	I	system	27	CoreOneV	Y	asm	Y		4G	4G				16	2017	2017	https://opencore	Alterta proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p
ARM_Cortex_A	https://develop	ASIC	ARM	ARM A54	64	32	asic	Xilinx	6000	A			1500			2.00	0.5	1000.0		asic			Y	yes	Y			Y						https://en.wikipe	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches	
legv8	https://github.c	stable	Warren Seto	ARM	AA64	64	kintex-7-3	James Brakefe	731	6	2	154	##	14.7	1.00	1.0	210.5	X	B	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10	32	2018	2019	https://www.wikipe	coursework, limited ISA, 3 versions	pipelined, inst LDUR, STUR, ADD, SUB, ORR, A		
kcp53000	https://github.c	simulation	Samuel Falvo II	risc-v	64	32	kintex-7-3	James trimm	2455	6		175	##	14.7	2.00	1.0	142.9	X	B	verilog	4	polaris	Y	yes	N	16E	16E	Y		32	2016	2017	https://github.c	kestrel #3, basic 64-bit RISC-V	uses state machine RTL generator		
cray1	www.chrisfento	alpha	Christopher Fenton	CRAY1	64	16	kintex-7-3	James Brakefe	13463	6	19	10	127	##	14.7	6.00	1.0	56.6	X	verilog	46	cray_sys	Y	yes	Y	N	4M	4M	N	128	536	2010	2015	https://github.c	CRAY data sheets	homebrew Cray1	
fisc	https://github.c	stable	Miguel Santos	RISC	64	32	cyclone-4	James Brakefe	5036	4	21	66	##	q18.0	2.00	1.0	26.1	I	system	13	fisc_core	Y	yes	Y	N			Y	85	6	32	5	2018	2018	http://www.archf	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, alter
fisa64	https://github.c	beta	Robert Finch	RISC	64	32	kintex-7-3	James Brakefe	10404	6	12	7	65	##	14.7	1.50	1.0	9.4	X	verilog	1	FISA64	Y	N	Y						2015	2015	https://github.c	CRAY data sheets	needed to use multi-cycle on mult		
fgammix	https://github.c	stable	Tommy Thorn	MMIX	64	32	aria-2	James Brakefe	11605	A	8	10	94	##	q13.1	1.50	4.0	3.0	I	system	3	core	Y	yes	Y	Y	16Q	16Q	Y	256	288	2006	2014	https://en.wikipe	clone of Knuth's MMIX	micro-coded	
s1_core	https://opencor	stable	Fabrizio Fazzino etal	SPARC	64	32	kintex-7-3	James Brakefe	52845	6	8	59	56	##	v14.1	2.00	1.0	2.1	IX	verilog	136	s1_top	Y	yes	N	4G	4G	Y		32	2007	2012	https://en.wikipe	reduced version of OpenSPARC T1	Vivado run		
senior-sagn-1	https://github.c	simulation	Niranjan Ramadas	RISC	64	32	kintex-7-3	James way to	135009	6	32		75	##	14.7	1.00	1.0	0.6	X	verilog	28	pipeline		N	Y			Y	137	32	4-8	2012	2012	http://bramadas.apops	university ASIC project, read PDF	64-bit data paths, superscalar, branch analysis	
classic_HP_cal	https://github.c	stable	Brian Nemetz	accum	56	10	kintex-7-3	James Brakefe	1750	6		3	233	##	14.7	0.17	10.0	2.2	X	vhdl	15	classichp	Y	N		30	4K	N	40	7	2012				processor & ROMs for HP-55, 45 & 35	includes LED display driver & UART, for Papilio	
ks10	http://www.tec	alpha	Bob Doyle	PDP10	36	36	spartan-6-2	Rob Doyle	4427	6	15	50	##	14.7	1.00	2.0	5.6	X	verilog	39	esm_ks10	Y	yes	Y	N			N			2011	2014			36-bit accum & 18-bit adrs	ucf file, most tests pass	
mb-lite_plus	http://www.late	stable	Huib Ariens	uBlaze	32	32	kintex-7-3	James Brakefe	244	6	2	319	##	14.7	1.00	1.0	1308.1	X	B	vhdl	34	tumbli	Y	yes	N	4G	4G	Y		32	2010	2012			Delft Uv. Of Tech. course work	use inferred RAM	
microblaze	https://www.xiln	proprietary	Xilinx	uBlaze	32	32	virtex-ultra	Xilinx	563	6	1	682	##		1.03	1.0	1247.7	X	B	proprietary			Y	yes	opt			Y	86	32	3	2002		https://en.wikipe	MicroBlaze MCS, smallest configurati	70 configuration options, MMU optional	
riscv_GRVI-pha	http://fpga.org/	beta	Jan Gray	risc-v	32	32	virtex-u-2	Jan Gray	320	6	1	375	##	v16.4		1.00	1171.9	X	B	proprietary			Y	yes	N	4G	4G	Y	45	32	3	2015	2018	https://www.you	hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P	
ARM_Cortex_A	https://develop	ASIC	ARM	ARM A9	32	16	arrira-v	altera	4500	A		1050			2.50	1.0	583.3		asic			Y	yes	Y	4G	4G	Y	80	16	10	2012		https://en.wikipe	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches		
mips-cpu	https://github.c	alpha	Jeremiah Mahler	MIPS	64	32	kintex-7-3	James added	596	6	1	244	##	14.7	1.00	1.0	409.2	X	verilog	15	cpu	Y	yes	N	4G	4G	Y		32	5	2017	2017	https://en.wikipe	Very early stage project, only implem	no outputs, missing im_data.txt		
I1a32	www.excamera	stable	James Bowman	forth	32	16	kintex-7-3	James DFF ex	930	6		358	##	14.7	1.00	1.0	384.4	X	verilog	3	j1	Y	forth	N		64K	64K	Y	20	2	2006	2017			uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks	
riscv_vexriscv	https://github.c	beta	Charles Papon	risc-v	32	32	artix-7	Charles Papo	481	6		346			0.52	1.0	374.1	X	scala		smallest	Y	yes		4M	4M	Y				2018		https://riscv.org/	performance #s for 8 configurations	"briey" is SOC variant		
riscv_rudolf	https://github.c	beta	Jörg Mische	risc-v	32	32	kintex-7-3	Jörg Mische	545	6		200	##		1.00	1.0	367.0	ALMX	verilog	4	pipeline	Y	yes	N	4G	4G	Y		32	5	2021				RISC-V processor for real-time system	34 clock mult & divide	
riscv_picrov32	https://github.c	beta	Clifford Wolf	risc-v	32	32	xcu3p-3	Clifford small	761	6		769	##	v16.2	1.00	3.0	336.8	X	Y	verilog	1	picrov32	Y	yes	N	4G	4G	Y		32	2016	2020			minimal features, soc options	designed for minimum LUTs	
an-noc-mpsoc	https://opencor	stable	Alireza Monemi	uBlaze	32	32	zu-2e	James area o	968	6	3	284	##	v20.1	1.00	1.0	293.5	X	Y	verilog	90	aebm_core	Y	yes	N	4G	4G	Y		2014	2019			choice of lm32, aeMB, mor1xx or or1	full system has network of cores		
cpugen	https://opencor	stable	Giovanni Ferrante	RISC	32	16	kintex-7-3	James Brakefe	474	6		192	##	14.7	0.67	1.0	271.8	IX	vhdl	14	cpu	Y	asm	N			Y			2003	2009			x86_exe generates VHDL RISC uP	used 16 bit example		
nios2		proprietary	Altera	Nios II	32	32	stratix-3	Altera consis	1020	A		290	##	q13.1	0.90	1.0	255.9	I	proprietary			Y	yes	opt		4G	4G	Y		32	2004				fltq-pt, caches & MMU options	Nios II/F: fastest version, DMIPS adj, 2.15 Core!	
xtHundercore	http://forum.x	alpha	majordomo	RISC	32	16	kintex-7-3	James Brakefe	793	6	2	193	##	14.7	1.00	1.0	243.7	X	B	vhdl	49	xtc	Y	yes	N	4G	4G	Y		16	5	2014		http://www.xthun	Gadget Factory Forum thread	in debug, no comments, mostly in simulation	
opc.opc7cpu	https://github.c	stable	revaldinho	RISC	32	16	kintex-7-3	James Brakefe	624	6		303	##	14.7	1.00	2.0	242.8	X	verilog	2	opc7cpu	Y	asm	N	1M	1M	N	32	5	16	2017	2019	https://revaldinho	OPC7 32bit, based on OPC5LS, more	see hackaday One Page Computing Challenge		
mbelite	https://opencor	beta	Tamar Krantenburg	uBlaze	32	32	kintex-7-3	James Brakefe	941	6	2	227	##	14.7	1.00	1.0	240.9	IX	vhdl	18	core_wb	Y	yes	N	4G	4G	Y	86	32	2009	2017			not all instructions implemented	would everything to work library		
J1b_16	www.excamera	stable	James Bowman	forth	32	16	kintex-7-3	James DFF ex	1588	6		355	##	14.7	1.00	1.0	223.4	X	verilog	3	j1	Y	forth	N		64K	64K	Y	20	2	2006	2017			uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks	
riscv_orca	https://github.c	beta	VectorBlox	risc-v	32	32	stratix-5	vectorblox	1082	A	?	244	##	14.7	0.98	1.0	221.0	I	vhdl	13	orca	Y	yes	N	4G	4G	Y		32	2016				*, //, fltq-pt all optional			
riscv_darck	https://github.c	beta	Marcelo Samsoniuk	risc-v	32	32	kintex-7-3	Marcelo Sam	1000	6		220	##	v20.1	1.00	1.0	220.0		verilog	4	darckriscv	Y	yes	N	4G	4G	Y	45	32	2018	2021	https://opencore	written in one night, low line count	builds for five fpga boards			
mips_linder	https://www.sc	paper	Michael Linder	MIPS	32	32	kintex-7-3	Marcelo Sam	1100	6		238	##	14.7	1.00	1.0	216.5		B	vhdl	39	a_mips	Y	yes	N	4G	4G	Y		32	2007	2007			masters thesis	no LUT RAM, source code in PDF	
riscv_vexriscv	https://github.c	scala	Charles Papon	risc-v	32	32	artix-7-3	Charles Papo	1399	6		295	##	14.7	1.00	1.0	210.9	X	Y	vhdl	151	arm_proc	Y	yes	N	4G	4G	Y		32	2018		https://riscv.org/	performance #s for 8 configurations	"briey" is SOC variant		
core_arm	https://opencor	ARM	Konrad Eisele	ARM	32	16	kintex-7-3	James Brakefe	1239	6	3	250	##	14.7	1.00	1.0	201.8	X	Y	vhdl	151	arm_proc	Y	yes	N	256M	256M			16	2004	2009	https://cdw.source	very large project with many unused	missing files found in sourceforge dir, very litt		
hive	https://opencor	beta	Erich Wallin	stack	32	32	aria-2	James Brakefe	1420	A	8	24	283	##	q13.1	1.00	1.0	199.4	ILX	Y	verilog		hive_core	Y	N			N	40	10	8	2013	2015			4 symmetrical stacks, eight threads via	pipeline barrel
riscv_picrov32	https://github.c	stable	Clifford Wolf	risc-v	32	32																															

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	reporter	com ents	LUTs ALUT	LUTs mult	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pp e	start year	last revis	secondary web link	note worthy	comments			
risco	https://sourceforge.net/projects/risco/	beta	Niklaus Wirth	RISC	32	32	kintex-7-3	James Brakef	1186	6	4	6	110	##	14.7	0.67	1.0	61.9	X	verilog	8	RISCO	Y	yes	N	4G	4G						2011			minimalist Wirth, education tool			
altor32_lite	https://openocd.org/	stable	Ultra Embedded	OpenRISC	32	32	kintex-7-3	James Brakef	1928	6			236	##	14.7	1.00	2.0	61.3	ILX	verilog	7	altor32	Y	yes	N	4G	4G	Y						2012	2014	https://openocd.org/	simplified OpenRISC 1000, no pipeline	xilinx S3 primitives	
softpc	https://openocd.org/	stable	Michael S	Nios II	32	32	cyclone-10	Michael block	613	4		1	180	##	17.1	1.00	5.0	58.9		vhdl	13	nios2ee	Y	yes	opt	4G	4G	Y						2019			nine variations in attempt to improve	16-bit ALU	
secretblaze	http://www.lirmm.fr/ADAC	stable	Lyonel Barthe	uBlaze	32	32	spartan-3-4	Lyonel Barthe	1563	4			91	##	112.1	1.00	1.0	58.2	X	vhdl	26	sb_core	yes	yes		4G	4G	Y	86	32	5	2010	2012	www.lirmm.fr/ADAC	No secretblaze	data is for single secretblaze			
opensecale	http://www.lirmm.fr/ADAC	stable	Lyonel Barthe	uBlaze	32	32	spartan-3-4	Lyonel Barthe	1563	4			91	##	112.1	1.00	1.0	58.2	X	vhdl	26	sb_core	yes	yes		4G	4G	Y	86	32	5	2010	2012	www.lirmm.fr/ADAC	No secretblaze	data is for single secretblaze			
or1k	http://www.lirmm.fr/ADAC	stable	Julien Baxter, Stefan K	OpenRISC	32	32	kintex-7-3	James Brakef	3299	6	3	3	189	##	14.7	1.00	1.0	57.3	IX	verilog	39	mor1kx	yes	yes	N	4G	4G	Y	32	2001	2018	https://openocd.org/	no longer supported, see mor1kx	cappuccino ALU					
latticemico32	http://www.latticemicro.com/	stable	Yann Simonneau, Mich	LM32	32	32	arria_2	James Brakef	2166	4	4	30	149	##	14.7	0.80	1.0	55.0	LX	verilog	24	lm32_cpu	Y	yes	N	4G	4G	Y	32	6	2006	2017	https://en.wikipedia.org/wiki/Category:OpenRISC_processors	optional data & inst caches	Diamond3.10; see lm32 & misc folders				
yari	https://openocd.org/	stable	Tommy Thörn	MIPS	32	32	kintex-7-3	James Brakef	3610	6		15	189	##	14.7	1.00	1.0	52.3	X	verilog	8	top	Y	yes		2M	2M						2004	2008		subset of MIPS R3000			
mips32	https://openocd.org/	stable	Jin Jifang	MIPS	32	32	kintex-7-3	James Brakef	3696	6		8	192	##	14.7	1.00	1.0	52.0	X	verilog	17	pipelinem	Y	yes		4G	4G	Y	32	5	2017						"classic MIPS"		
oberon_sdram	http://projectoberon.org/	stable	Nicolae Dumitrache	RISC	32	32	kintex-7-3	James Brakef	2103	6	1	104	##	14.7	1.00	1.0	49.5	X	verilog	16	risc5	Y	yes	Y	4G	4G		16	2013	2017	https://github.com/atgreen/moxie-cores	modified to use DRAM, serial mult							
moxielite	https://github.com/atgreen/moxie-cores	stable	Anthony Green	RISC	32	32	kintex-7-3	James Brakef	3159	6	3		152	##	14.7	1.00	1.0	48.0	X	vhdl	11	moxielite_wb				4G	4G	Y	16	2009	2017								
table888	https://github.com/atgreen/moxie-cores	alpha	Robert Finch	RISC	32	32	kintex-7-3	James Brakef	5756	6	9	6	137	##	14.7	2.00	1.0	47.6	X	verilog	3	table888_pme				4G	4G	Y	130	8	2014	2016				2016 version gives same results as 201	code for cache & mmu incomplete		
s6soc	https://openocd.org/	stable	Dan Gisselquist	RISC	32	32	spartan-6-3	James sparta	2820	6	1	10	133	##	14.7	1.00	1.0	47.3	X	verilog	31	toplevel		N	N	4G	4G	N	20	16	5	2015					uses ZIP CPU		
riscv_potato	https://github.com/atgreen/moxie-cores	beta	Kristian Skordal	risc-v	32	32	kintex-7-3	James Brakef	2467	6			116	##	14.7	1.00	1.0	47.1	X	B_vhdl	24	pp_core	Y	yes	N	4G	4G	Y	30	32	2014	2020				risc-V interger only, no mult	"rocket-core" version at risc.org		
coen_316_cpu	https://github.com/atgreen/moxie-cores	alpha	G.K Yvann Monny	RISC	32	32	kintex-7-3	James Brakef	897	6			127	##	14.7	1.00	1.0	47.0	X	vhdl	8	cpu_dp	Y	yes	N	32	32	N	20	32	2018	2018				MIPS based, simulation DO files, I&D	very small caches do not infer any RAM		
qrisc32	https://openocd.org/	alpha	Viacheslav	RISC	32	32	arria-2	James Brakef	3075	4	4		144	##	14.7	1.00	1.0	46.9	X	system c	32	qrisc32	Y	yes	N	4G	4G	Y	32	4	2010	2011				qrisc32 wishbone compatible risc cor	for PHD thesis		
eco32	https://openocd.org/	stable	Hellwing Geisse	RISC	32	32	kintex-7-3	James Brakef	2339	6	1		160	##	14.7	1.00	1.5	45.5	ILX	Y	verilog	14	cpu	Y	yes	N	512M	256M	Y	61	32	2003	2014			http://homepages.thm.de/~hgeisse/	MIPS like, slow mul & div		
storm_soc	https://openocd.org/	stable	Stephan Nolting	ARM7	32	32	kintex-7-3	James Brakef	3514	6	3	4	159	##	14.7	1.00	1.0	45.2	X	Y_vhdl	40	storm_top	Y	yes	N	4G	4G	Y	32	8	2012	2015				STORM SOC	cache & no peripherals		
fisa32	https://github.com/robfinch/Cores	beta	Robert Finch	RISC	32	32	kintex-7-3	James Brakef	3479	6	3	2	152	##	14.7	1.00	1.0	43.7	X	verilog	1	FISA32_Y	Y	yes	N	Y			32	2014	2014								
temlib	http://temlib.org/	stable	SPARC	32	32	kintex-7-3	James Brakef	2579	6	32	11		111	##	14.7	1.00	1.0	43.1	X	vhdl	48	mcu_simple	Y	yes	N	4G	4G	Y	64	2013	2015				copywrite: experimental use	has caches			
amber	https://openocd.org/	stable	Conor Santifort	ARM7	32	32	zu-2e	James[area o	3145	6	10	175	##	14.7	0.75	1.0	41.8	ILX	verilog	25	a23_core	Y	yes	N	4G	4G	Y	80	16	3	2010	2017			https://en.wikipedia.org/wiki/Category:OpenRISC_processors	no MMU, shared cache			
vscale	https://github.com/atgreen/moxie-cores	stable	UC Berkeley	risc-v	32	32	kintex-7-3	James Brakef	3072	6			127	##	14.7	1.00	1.0	41.2	X	verilog	23	vscale_core		N					32	2016	2017						risc-v RV32IM vscale processor, depre	deprecated: not up to date (risc-v)	
aquarius	https://openocd.org/	stable	Thorn Aitch	SuperH-2	32	16	zu-2e	James[area o	2975	6	2	16	122	##	14.7	1.00	1.0	41.0	ILX	verilog	21	top	Y	yes	N	4G	4G	Y	32	2003	2015						clone of Hitachi SH-2	project seems to have stalled	
bst-cpu	https://github.com/atgreen/moxie-cores	stable	Yichun Ma	RISC	32	32	arria-2	James Brakef	1439	A	2	58		##	14.7	1.00	1.0	40.2	I	verilog	26	sc_computer		N	4G	4G		32	2016	2016						learning, single cycle uP			
minimips	https://openocd.org/	stable	Samuel Hanguout	RISC	32	32	kintex-7-3	James Brakef	2939	6	8	118		##	14.7	1.00	1.0	40.1	X	vhdl	12	minimips	Y	yes	N	4G	4G	Y	32	5	2004	2018				based on MIPS I			
cast_ba22	http://www.cast-ic.com/	proprietary	CAST Inc	RISC	32	16	spartan-6	CAST Inc	1800	6		32	72	##	14.7	1.00	1.0	40.0	X	proprietary			Y	yes		4G	4G		32							Cast has up related IP	several versions, FPGA kits		
riscv_lattice	https://www.lattice.com/	stable	Lattice Semi	risc-v	32	32	machXO3D	Lattice Semic	1507	4	4	60	##	##	14.7	1.00	1.0	39.8	L	Y_vhdl	22	plasma	Y	yes	N	4G	4G	Y	32	5	2021							RV32I ISA, 5 stage pipeline, configured & generated using Lattice Propel	
plasma	http://plasmacpu.org/	stable	Steve Rhoads	MIPS	32	32	kintex-7-3	James Brakef	2462	6	3	97	##	##	14.7	1.00	1.0	39.5	X	vhdl	19	aor3000	Y	yes	N	4G	4G	Y	32	5	2014	2015						wide outside use, opencores page has list of related publications	
aor3000	https://openocd.org/	beta	Aleksander Osman	MIPS	32	32	zu-2e	James[area o	4259	6	4	8	167	##	14.7	1.00	1.0	39.1	IX	verilog	35	Orn	Y	yes	N	4G	4G	Y	32	5	2014	2015						MIPS R3000A compatible, has MMU	moved declarations forward
supersmall	http://www.eec.tu.nl/~supersmall/	stable	Michael Ritchie	RISC	32	32	stratix_3	Michael Ritch	207	A	2+8	126	##	##	14.7	1.00	1.60	38.1	I	verilog									2005	2009						2-bit serial, Mostly MIPS-I compliant	Copyright 2005,2006,2009 Jonathan Rose, and core project		
mipsr2000	https://openocd.org/	stable	Lazaridis Dimitris	MIPS	32	32	kintex-7-3	James Brakef	1901	6	4	6	71	##	14.7	1.00	1.0	36.2	X	vhdl	39	Orn	Y	yes	N	4G	4G	Y	32	5	2012	2016						supports almost all instructions of m	numbers from published paper
or1200_hp	https://openocd.org/	stable	Strauch Tobias	OpenRISC	32	32	virtex-5	Strauch 3 slot	5602	6			185	##	14.7	1.00	1.0	33.1	X	verilog	35	or1200_ic	Y	yes	M	4G	4G	Y	32	2010	2013						3 slot barrel version of OR1200		
riscv_neorv32	https://github.com/robfinch/Cores	stable	Stephan Nolting	risc-v	32	32	cyclone-IV	Steph[rtl fpg	848	4			111	##	14.7	1.00	4.0	32.7	AL	Y_vhdl	25	neorv32_c	Y	yes	N	4G	4G	Y	32	2	2020	2021						very well documented, customize	many peripherals, LUT counts for all variat
eco32f	https://github.com/robfinch/Cores	stable	Stephan Kristiansson	RISC	32	32	kintex-7-3	James Brakef	3845	6	3	4	123	##	14.7	1.00	1.0	32.1	X	verilog	12	eco32f	Y	yes	N	512M	256M	Y	61	32	6	2014	2014				pipelined version of the eco32 CPU	cache & MMU	
dlx_chiara	https://openocd.org/	stable	Alessandro Di Chiara	DLX	32	32	kintex-7-3	James Brakef	2915	6			90	##	14.7	1.00	1.0	30.9	X	vhdl	32	a-dlx	Y	yes	N	4G	4G	Y	32	5	2017	2017				Course project, no RTL comments, VHDL	via instructor?		
arm4u	https://github.com/robfinch/Cores	stable	Jonathan Masur, Xav	ARM7	32	32	aria-2	James Brakef	1668	A	4	8	66	##	14.7	1.00	0.75	29.5	I	vhdl	12	cpu	Y	yes	N	4G	4G	Y	80	16	5	2013	2014				university project	altera memory	
opa	https://github.com/robfinch/Cores	stable	Wesley W. Terstra	RISC	32	32	cyclone-5	Wesley[larges	8540	A			125	##	14.7	1.00	0.5	29.3	I	vhdl									32	2013	2016						An Out-of-Order Superscalar Soft CPU	tested, incomplete	
yarvi	https://github.com/robfinch/Cores	beta	Tommy Thörn	risc-v	32	32	kintex-7-3	James Brakef	2152	6		17	122	##	14.7	1.00	2.0	28.3	X	verilog	3	yarvi_soc	Y	yes	N	4G	4G		32	3	2016							no multiply or divide	simple implementation of RISC-V
nige_machine	https://github.com/robfinch/Cores	stable	Andrew Read	forth	32	8	33	123	##	14.7	1.00	1.0	24.5	X	vhdl	29	Board	Y	yes	N	16M	16M						512	512	2014							standalone Forth system	https://www.youtube.com/watch?v=PRtE8q6	
btsr1arch	https://github.com/robfinch/Cores	beta	Brendan Bohannon	CISC	32	16	kintex-7-3	James Brakef	5033	6	8	33	123	##	14.7	1.00	1.5	23.3	X	verilog	11	brenxunit	Y	yes	N	64K	64K	Y	64	32	201								

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	repor ter	com ents	LUTs ALUT	LUT mult	blk ram	F max	data	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pp e	start year	last revis	secondary web link	note worthy	comments			
spartanMC	http://www.spa	stable	Falk Hassler	RISC	18	18	kintex-7-3	James Brakef	853	6	1	2	120	##	14.7	0.67	1.0	94.6	X	Y	verilog	38	spartanm	Y	asm	N	4K	4K					2012	2014		SPARC like register windows			
pd01	http://www.spa	alpha	Yann Vernier	PDP1	18	18	spartan-3a	James Brakef	1390	4	6	138	##	14.7	0.50	10.0	5.0	X		vhdl	15	top	Y	yes	N	4K	4K					2011	2017	http://pdp-1.com	PDP-1 descended from MIT TX-0	uses Minimal UART from opencores			
leros	https://opencor	stable	Martin Schoeberl	accum	16	16	zu-2e	Martin Schoe	112	6	1	182	##	0.67	1.0	1088.8	IX		x	vhdl	5	leros	Y	yes	N	Y	256	64K			2	2	2008	2020	https://github.com	256 word data RAM, PIC like	short LUT inst & ROM		
j1	http://www.excamera	stable	James Bowman	forth	16	16	zu-2e	James area o	253	6	1	336	##	v20.1	0.80	1.0	1061.1	X		vhdl	1	j1	Y	forth	N	Y	64K	64K	20		2	2006	2015	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks			
Lutiac		custom	David Galloway, David	reg	16	NA	stratix-4	David Gallowa	140	4	1	198	##	0.67	1.0	947.6	I			vhdl & verilog				Y	yes	N	64	N	64	32	3	2010		Un. Toron	synthesis maps PC into code	no inst mem: small state machine, ~200 inst o			
hamblien_scom	http://hamblien	stable	James O. Hamblien	accum	16	16	cyclone-10	James altera	80	4	1	204	##	q18.0	0.67	2.0	852.7	I		scomp			N	N	256	64	N	4			2008		http://hamblien.e	from Hamblen 2008 "Rapid prototyp	tiny educ, high IO count				
IDEA	https://github.c	alpha	Hui Yan Cheah et al	RISC	16	32	virtex-6	Liu Ch unabl	321	6	1	2	405	##	13.2	0.67	1.0	845.3	X		verilog	22	cpu	top	Y	yes	N	Y	64K	64K	N	24	32	9	2011	2016		The IDEA DSP Block	uses DSP slice in barrel mode for ALU
octavo	https://github.c	beta	Charles LaForest	reg	16	16	stratix-4	Charles LaFor	500	4	1	550	##	0.67	1.0	737.0	I			verilog	18	Octavo	Y	asm	N	Y	64K	64K	Y	16	10	2012	2019	https://github.com	8 core barrel, adjustable data width	~ performance across word sizes, no call/rtn i			
cpu16	http://www.ultr	stable	C.H. Ting	forth	16	5	kintex-7-3	James Brakef	347	6		364	##	14.7	0.67	1.0	702.1	X		vhdl	1	cpu16	Y	asm	N	N	64K	64K	N	28		2000	2000		P16 in VHDL	CPU24.vhd with width=16			
p16b		beta	C. H. Ting	forth	16	5	kintex-7-3	James case c	367	6		355	##	14.7	0.67	1.0	648.1	X		vhdl	1	cpu16	Y	asm	N	N	64K	64K	N	28		2000			part of eForth?	data width can be expanded			
xr16	https://github.c	stable	Jan Gray	RISC	16	16	kintex-7-3	James Brakef	273	6		263	##	14.7	0.67	1.0	644.8	X		verilog	4	xr16	Y	asm	N	N	64K	64K	N	28		1999	2001		handcrafted instruction set	tool FPGA P&R, speed mode better			
dspuva16	http://www.DT	stable	Santiago de Pablo	DSP	16	16	kintex-7-3	James Brakef	332	6		317	##	14.7	0.67	1.0	640.7	X		verilog	1	dspuva16	asm	N	Y	256	4K	40	16	2001	2004		www.1-core.com	16 bit data memory, 24 bit regs	broken web link				
j1a	http://www.excamera	stable	James Bowman	forth	16	16	kintex-7-3	James DFF ex	518	6		412	##	14.7	0.80	1.0	636.1	X		verilog	3	j1	Y	forth	N	N	64K	64K	N	20	2	2006	2017	https://github.com	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks			
s16x4a	https://github.c	stable	Samuel Falvo II	forth	16	4	kintex-7-3	James Brakef	514	6		476	##	14.7	0.67	1.0	620.7	X	B	verilog	1	s16x4a	Y	asm	N	N	64K	64K	Y	12		2012	2017		kestrel #2, byte & word data	derived from Myron Plichota's design (stream			
msl16		beta	Philip Leong, Tsang, Le	forth	16	4	kintex-7-3	James Brakef	303	6		256	##	14.7	0.67	1.0	566.4	X		vhdl	13	cpu	Y	asm	N	Y	256	4K	16		2001			CPLD prototype					
xucpu	https://opencor	alpha	Jurgen Defurne	RISC	16	16	spartan-6-3	James Brakef	356	6	4	187	##	14.7	1.00	1.0	524.8	X	Y	vhdl	25	system	4k			4K	4K				2015	2017		Experimental Unstable CPU					
streamer16	http://www.ultr	stable	Myron Plichota	forth	16	3	kintex-7-3	James Brakef	143	6		417	##	14.7	0.20	1.2	485.6	X		vhdl	8	streamer	Y	yes	N	N	64K	64K	N	8	2	2001	2001	http://www3.svm	MIPS/inst reduced	2nd web adr non-functional			
atlas_core	https://opencor	beta	Stephan Nolting	RISC	16	16	zu-2e	James area o	588	6	1	314	##	v20.1	0.80	1.0	427.3	IX		vhdl	8	ATLAS_CP	Y	asm	N	Y	64K	64K	Y	80	8	2013	2015		ARM thumb like inst set	non-MMU version			
fpga4_mips16	http://www.fpg	stable	Van Loi Le	RISC	16	16	kintex-7-3	James Brakef	352	6		213	##	14.7	0.67	1.0	405.0	X		vhdl	8	mips_vhdl	Y	asm	N	N	65K	65K		8	8	2017	2017		educational, no block RAM inferred	actual prog sz=16, actual data mem sz=256			
fpga4_mips16	http://www.fpg	stable	Van Loi Le	RISC	16	16	kintex-7-3	James Brakef	369	6		200	##	14.7	0.67	1.0	363.1	X		verilog	8	mips_16	Y	asm	N	N	65K	65K	13	8	8	2017	2017		educational, no block RAM inferred	same prog & data mem and alu as mips16_16			
micro16b	http://members	beta	John Kent	accum	16	16	kintex-7	James Brakef	205	6		434	##	14.7	0.33	2.0	349.0	X		vhdl	1	u16bcpu	Y	asm	N	N	64K	4K	Y	8	8	2002	2008	http://members.c	very limited inst set	MIPS/cik adj'd, 2 ciks/inst			
alwcpu	https://opencor	alpha	Andreas Hilvarsson	RISC	16	16	kintex-7-3	James Brakef	377	6		194	##	14.7	0.67	1.0	345.5	ILX		vhdl	7	top	ame	N	N	64K	64K	Y	16	2009	2010		lightweight CPU	maximal features					
risc_core_i	https://opencor	planning	Manuel Isthof	RISC	16	16	kintex-7-3	James Brakef	349	6	1	526	##	14.7	0.67	3.0	336.8	X	B	vhdl	13	CPU	Y	asm	N	1K	1K		8	4	2001	2009		Havard arch, thesis project	derived clocks: estimated derating				
ncore	https://opencor	alpha	Stefan Ivanov	accum	16	8	kintex-7-3	James Brakef	223	6		105	##	14.7	0.67	1.0	316.3	X		verilog	3	ncore	Y	asm	N	N	128K	64K	16	16	2006	2018		This is a little-little processor core					
raptor16	www.spacewire	stable	Steve Haywood	CISC	16	16	kintex-7-3	James Brakef	590	6		319	##	14.7	1.40	2.7	280.2	X		vhdl	1	raptor16	Y	yes	N	N	64K	64K	N		8	2004			8 data & 8 adr regs	no multiply, 8 adr modes			
dbg16	see FISA64	stable	Robert Finch	RISC	16	16	kintex-7-3	James Brakef	780	6		313	##	14.7	0.67	1.0	269.0	X		verilog	1	dbg16	Y	asm	N	Y	8K	8K		8			https://github.com	inside FISA64 project	debug up for fisa64				
yafc	https://github.c	alpha	Tim Wawrzynczak	forth	16	16	kintex-7-3	James Brakef	617	6	4	247	##	14.7	0.67	1.0	268.5	X		vhdl	20	cpu	asm	N	Y	8K	8K		26			2014					influenced by J1, F16 & C18		
diogenes	https://opencor	beta	Fekknifer	RISC	16	16	kintex-7-3	James Brakef	807	6	1	1	297	##	14.7	0.67	1.0	246.3	X		vhdl	11	cpu	Y	asm	N	1K					2008	2009		"student RISC system"				
sayeh_process	https://github.c	stable	Alireza Haghdoust, Arr	RISC	16	8	kintex-7-3	James Brakef	479	6	1	164	##	14.7	0.67	1.0	229.7	X		verilog	13	Sayeh	Y	asm	N	N	64K	64K		32	2008	2009	https://github.com	haghdoust.persiangig.com	simple RISC				
opc.opc3cpu	https://github.c	stable	revaldinho	accum	16	16	kintex-7-3	James reduco	174	6		526	##	14.7	0.30	4.0	226.9	X		verilog	2	opc3cpu	Y	asm	N	N	64K	64K	N	13	3	2017	2019	https://revaldinh	OPC3 16-bit OPC1, for XC95144 CPLD	see Hackaday One Page Computing Challenge			
table887	https://github.c	alpha	Robert Finch	RISC	16	16	kintex-7-3	James Brakef	633	6	2	208	##	14.7	0.67	1.0	217.1	X		verilog	2	table887	Y	asm	N	N	64K	64K	N	8	8	2014	2016		PDF files	initialized Lattice memory blocks			
ep16	https://github.c	beta	C.H. Ting	forth	16	5	kintex-7-3	James Brakef	837	6		254	##	14.7	0.67	1.0	203.6	X		vhdl	5	ep16_vhdl	Y	yes	N	N	32K	32K	N	32		2005	2012		5-bit instructions				
pancake	https://people.e	stable	Bruce Land	stack	16	16	kintex-7-3	James bypass	441	6	1	1	128	##	14.7	0.67	1.0	194.8	X		verilog	7	de2_miniv	Y	asm	N	Y	4K	4K	31	2010	2014		http://www.cs.hi	The Pancake Stack Machine derived i				
atlas_2K	https://opencor	beta	Stephan Nolting	RISC	16	16	zu-2e	James area o	1169	6	1	5	252	##	v20.1	0.80	1.0	172.2	ILX		vhdl	19	ATLAS_2K	Y	asm	N	N	64K	64K	M	80	8	2013	2015		ARM thumb like inst set	has MMU & full SoC features		
yasep	news.yaes.org	alpha	Yann Guidon	RISC	16	32	kintex-7-3	James reduco	632	6		215	##	114.7	1.00	2.0	170.0	AX		vhdl	3	microYAE	Y	asm	N	N	2G	2G		16	2005	2018		JavaScript generated VHDL, revisions	YASEP talk at www.youtube.com/watch?v=bw				
opc.opc6cpu	https://github.c	stable	revaldinho	RISC	16	16	kintex-7-3	James Brakef	450	6		222	##	14.7	0.67	2.0	165.4	X		verilog	2	opc6cpu	Y	asm	N	N	64K	64K	N	57	4	2017	2019	https://revaldinh	OPC6 based on OPC5LS, more inst	see Hackaday One Page Computing Challenge			
b16	http://www.bernd-pay	stable	Bernd Paysan	forth	16	5	spartan-6-3	James Brakef	554	6		134	##	14.7	0.67	1.0	161.7	IX		verilog	1	b16	Y	yes	N	Y	64K	64K	N	21	2002	2011		two versions: one/15 source files, derived from c18					
kestrel-2	kestrlcompute	stable	Samuel Falvo II	forth	16	16	kintex-7-3	James Brakef	735	6	8	172	##	14.7	0.67	1.0	157.2	X	Y	verilog	27	M_kestrel	Y	yes	N	N	64K	64K	Y	20	2	2012	2015	https://hackaday	J1 with wishbone bus	M_j1a runs at 244MHz & 368 LUTs			
mcipc_open	https://opencor	beta	Mezzan Jbrahim	PIC18	16	24	kintex-7-3	James Brakef	881	6	1	200	##	14.7	0.67	1.0	152.1	X		vhdl	23	MCIOpen	Y	yes	N	Y	4K	1M	Y		2014	2015		light version of PIC18					
ensilicia	http://www.ensilicia.com	ensilicia	ensilicia	com	eSI-1600	16	16	virtex-5	ensilicia	1100	6		160	##	1.00	1.0	145.5	IX		verilog	23	eSI-1600	Y	yes	N	Y	64K	64K	Y	92	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC	
opc.opc5lscpu	https://github.c	stable	revaldinho	RISC	16	16	kintex-7-3	James Brakef	383	6		247	##	14.7	0.67	3.0	144.0	X		verilog	2	opc5lscpu	Y	asm	N	N	64K	64K	N	18	4	2017	2019	https://revaldinh	OPC5LS OPC5 with predicate inst	see Hackaday One Page Computing Challenge			
opc.opc5cpu	https://github.c	stable	revaldinho	RISC	16	16	kintex-7-3	James reduco	273</																														

chip	up_all	opencores	status	author	style	data	inst	FPGA	report	com	LUTs	inst	emul	bik	F	g	tool	MIPS	clk	KIPS	ver	src	src	top	tool	flg	pt	max	max	byte	#net	adr	#	pip	start	last	secondary	web	note	worthy	comments			
folder	or primary	link				size					ALUT	size		ram		to	ver		/inst	/LUT	dir	code	files	file	code	pt	data	inst	inst	inst	mod	reg	loc	year	rev	link								
s80186	https://github.c	stable	Jamie Iles	x86	16	8	cyclone-V	Jamie Iles	1750	A	127	16	60		17	##	14.7	0.33	1.0	10.7	X	vhdl	22	Board_cmpl	yes	N	64K	64K	Y	75	16	5	4	2007	2012	https://www.jamie	80186 binary compatible core	implementing the full 80186 ISA						
c16	https://opencor	stable	Isaewermann	RISC	C	16	8	spartan-3	James Braker	1751	A	16	57	##	14.7	0.33	1.0	10.7	X	vhdl	22	Board_cmpl	yes	N	64K	64K	Y	75	16	5	4	2007	2012	https://opencor	8080 derivative, optional UART, 8-bit serial multiply & divide	xilinx 4K RAM primitives								
marca	https://opencor	stable	Wolfgang Puffitsch	RISC	C	16	8	aria-2	James Braker	1763	A	22	157	##	14.7	0.33	1.0	10.7	X	vhdl	40	marca	Y	N	8K	16K	Y	75	16	5	4	2007	2009	https://opencor	8-bit memory data, e.g. 8088	clk/inst is approx								
rtf8088	https://opencor	planning	Robert Finch	x86	16	8	aria-2	James Braker	4514	A	4	174	##	14.7	0.67	4.0	8.6	X	verilog	57	rtf8088	Y	yes	N	1M	1M	Y							2012	2013	https://github.c	uses microcode, instruction prefetch buffer							
ao68000	https://opencor	beta	Aleksander Osman	68000	16	8	aria-2	James Braker	3479	A	6	169	##	14.7	0.67	4.0	8.1	X	verilog	1	ao68000	Y	yes	N	1M	1M	Y							2010	2012	https://github.c	equivalent to 80186, boots MS-DOS	2et The x86 (IA-32) open implementation						
zet86	https://opencor	alpha	Zeus Marmolejo	x86	16	8	intex-7-3	James Braker	3642	A	1	68	##	14.7	0.67	2.0	6.2	X	verilog	32	fgpa_zet	Y	yes	N	1M	1M	Y							2008	2018	https://github.c	TG68 - execute 68000 Code	for use with Minimig						
tg68	https://opencor	stable	Tobias Gubener	68000	16	8	intex-7-3	James Braker	2331	A	4	##	14.7	0.67	4.0	3.2	X	vhdl	2	TG68_fast	Y	yes	N	4G	4G	Y							16	2007	2012	https://github.c	Boots UNIX	various papers, no verilog or vhdl						
pop11-40	http://www.ip-ri	simulation	Naohiko Shimizu	PDP11	16	8	ep1K	Naohiko Shimizu	2687	A	20	##	14.7	0.67	2.0	2.5	X	NSL	17	pop	Y	yes	N	64K	64K	Y	70	13	8	2009			www.ip-arch.jp/ir	68K binary compatible										
k68	https://opencor	alpha	Shawn Tan	68000	16	8	aria-2	James Braker	2392	A	24	##	14.7	0.67	4.0	1.7	X	verilog	15	k68_cpu	Y	yes	N	4K	4G	Y							16	2003	2009	https://opencor	for use as an Atari ST							
suska-iii	http://www.exp	beta	Wolfgang Forster	68000	16	8	aria-2	James Braker	7388	A	55	##	14.7	0.67	4.0	1.3	X	vhdl	11	wf68000	Y	yes	N	4G	4G	Y							16	2003	2013	https://opencor	uses ao68000 core, Amiga chip set	Wishbone Amiga OCS SoC						
aaoocs	https://github.c	stable	Aleksander Osman	68000	16	8	aria-2	James Braker	17852	A	2	43	57	##	14.7	0.67	4.0	0.5	X	verilog	22	aoOCS	Y	yes	N	4G	4G	Y							2010	2011	https://github.c	26 chpt cursor using Apollo Comma	??why LUT count different from agcnonr					
acc	https://github.c	stable	Duan Gonzalez-Gomez	accum	15	15	spartan-3a	James Braker	88	A	1	227	##	14.7	0.67	2.0	865	X	verilog	1	acc2	Y	yes	N	4K	4K	Y							2016	2016	https://github.c	Apollu Guidance Computer via 3-input NOR gate emulation							
agcnonr	https://opencor	beta	Dave Roberts	accum	15	15	spartan-3a	James Braker	3732	A	2	20	##	14.7	0.66	2.0	3.5	X	vhdl	5	agc2	Y	yes	N	Y	4K	72K	N	11	1	1962	2012	https://klabs.org/h											
cardiac	https://opencor	mature	Al Williams	accum	13	12	spartan-3-4	James Braker	557	A	4	71	##	14.7	0.30	1.0	38.5	X	verilog	16	vtach	Y	asm	N	100	100	N	10						2013	2019	https://www.cs.d	CARDboard Illustrative Aid to Comput	3 digit BCD arithmetic						
wb4dp	https://opencor	stable	Stefan Fischer	picoBlaze	13	13	spartan-3	Stefan Fische	309	A	1	102	##	14.7	0.33	3.0	36.2	X	vhdl	or 14	picoblaze_wb_uart	Y	Y	100	100	N	10						2010	2013	https://en.wikipe	software add-on for picoblazeSoftware	kcpms3 only works for Spartan 3							
uimuplez	https://opencor	stable	Pablo Salvaedo etal	accum	12	12	stratix-2	Pablo Salvaedo	48	A	134	q9.1	0.17	2.0	237.9	1	X	vhdl	3	simplexizer_cpu	Y	asm	N	512	512	Y	8						2011		http://www.eti.d	part of university course, simplexizer4 has an index register								
pdp8verilog	www.heetoe.c	stable	Brad Parker	PDP8	12	12	intex-7-3	James Braker	505	A	6	366	##	14.7	0.50	2.0	181.3	X	verilog	18	pdp8	Y	yes	N	32K	32K	Y	8						2005	2010		boots & runs TSS-8 & Basic							
microcore110	https://www.pld	beta	Klaus Schleisiek	forth	12	8	intex-7-3	James Braker	399	A	1	294	##	14.7	0.40	2.0	147.4	X	vhdl	30	core	Y	asm	N	Y	512	2K	Y							1999	2004	www.microcore.c	indexing into return stack, auto inc/d	only one block RAM? simplest core					
the12X_12uP	https://opencor	alpha	James Brakefield	stack/acc	12	12	intex-7-3	James Braker	972	A	1	123	##	14.7	0.50	1.0	63.3	X	vhdl	2	the12x_12	Y	Y	N	4K	4K	Y	54	6	1	2015						2015			combo stack/accumulator design	load/store arch, not optimized			
pdp8	https://opencor	beta	Joe Manojlovich, Rob	PDP8	12	12	intex-7-3	James Braker	1219	A	1	183	##	14.7	0.50	2.0	37.5	X	vhdl	55	cpu	Y	yes	N	32K	32K	Y							2012	2013		PDP-8 Processor Core and System	Boots OS/8, runs apps, several variants						
pdp8l	https://opencor	beta	Ian Schofield	PDP8	12	12	cyclone-3	James Braker	1088	A	4	48	63	##	14.7	0.50	2.0	14.4	X	vhdl	11	top	Y	yes	N	4K	4K	Y							2013	2013		Minimal PDP8/L implementation with	4K disk monitor system					
eric5	http://www.ent	proprieta	Thomas Entner	forth	9	8	cyclone-4-6	entner-electra	140	opt	60	0.43	1.0	229.1	1	X	proprietary															3-4	2005	2011		25 MIPS: ERIC5s, ERIC5C								
8bit5 chapman	http://www.ece	stable	Rob Chapman, Steven	forth	8	8	zu-2e	James aro	122	A	305	##	v20.1	0.32	1.0	82.4	ILX	vhdl	10	stack_pro	Y	N	256	256	Y	24							1998	1998		course work								
ssboc	https://opencor	stable	Rodney Sinclair	forth	8	9	intex-7	Rodney Sincla	196	A	474	14.7	0.33	1.0	797.9	ILX	verilog	1	core	Y	asm	N	Y	1K	8K	Y	41	3						2012	2014	https://github.c	Python program generates the Verilo	inst after branch/call/rtn always execs						
non-von-1	http://www.chr	stable	Christopher Fenton	accum	8	8	intex-7	James Braker	230	A	556	##	14.7	0.33	1.0	797.1	verilog	1	nonvontop	Y	no	N	64	Y	30														A & B regs, instructions broadcast					
avr8	https://opencor	beta	Nick Kovach	AVR	8	16	intex-7-3	James Braker	174	A	418	##	14.7	0.33	1.0	792.2	X	verilog	1	rAVR	Y	asm	N	64K	64K	Y	17	4						2010	2010		Reduced AVR core for CPLD	not a full clone, docs is opencores page						
mcpu	https://opencor	stable	Tim Boscke	accum	8	8	spartan-6-3	James Braker	41	A	384	##	14.7	0.08	1.0	749.0	X	vhdl	1	tb02cpu2	Y	yes	N	64	64	Y	4						2007	2018	https://github.c	MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst							
mmroell_cpu	https://bitbu	stable	Mathias Roell	accum	8	8	intex-7-3	James added	185	A	357	##	14.7	0.33	1.0	637.1	X	vhdl	8	cpu	Y	Y				10							2014	2016		university course project								
myrisc1	https://github.c	stable	Muza Bytte	RISC	8	8	aria-2	James Braker	121	A	2	331	##	14.7	0.33	1.0	628.7	X	verilog	1	myRISC1	Y	N	Y	256	256	Y	16	4						2011	2011		Verilog source included in PDF file	LPM macros					
riscuva1	https://www.sc	stable	S. de Pablo	picoBlaze	8	14	intex-7-3	James Braker	109	A	370	##	14.7	0.33	2.0	560.7	X	verilog	1	riscuva1	asm	N	Y	256	1K	Y	35							2006	2009	https://github.c	Verilog source included in PDF file	also VHDL version by Bikash Gogoi with identit						
lwric	https://github.c	stable	Lu Wu	intex-7-3	8	12	aria-2	James Braker	88	A	1	230	##	14.7	0.17	1.0	443.6	X	verilog	9	riscuv1	asm	N	Y	256	2K	Y	16						2006	2006		ClearISC simplified PIC, 4 reg rtrn stack	absolute addressing only, lowered MIPS/clk						
popcorn	http://www.fpg	stable	Cleung Joon Lee	accum	8	8x	intex-7-3	James Braker	267	A	347	##	14.7	0.33	1.0	428.4	X	verilog	4	pc	Y	N	64K	64K	Y	43							1998	2000		small 8 bit up								
td4	https://github.c	stable	Jeung ee	accum	8	8	spartan-3	James Braker	102	A	200	##	14.7	0.20	1.0	392.2	X	verilog	5	td4_top	Y	Y				16	Y						2012	2015		very small uP								
cosmac	https://github.c	beta	Eric Smith	1802	8	8	intex-7-3	James Braker	244	A	270	##	14.7	0.33	1.0	365.5	X	vhdl	1	cosmac	Y	asm	N	64K	64K	Y	100	16						2009	2020		AKA COSMAC ELF of 1976	Fmax is for bare core, runs Camelforth						
mcu8	https://opencor	alpha	Dimo Pepelyashev	accum	8	8	intex-7-3	James Braker	274	A	299	##	14.7	0.33	1.0	360.1	X	vhdl	16	processor	Y	asm	N	256	256	Y	17						2008	2009		asm, simulated, builds?								
picoBlaze	https://www.xil	stable	John Chapman	picoBlaze	8	18	intex-7-3	James Braker	110	A	2	217	##	14.7	0.33	2.0	325.5	X	vhdl	1	kscpm6	Y	asm	N	256	2K	Y							2003		https://en.wikipe	2 clocks/inst, no prog ROM	this is the original picoblaze author						
nocpu	https://github.c	beta	Ken Tzonaverakis	RISC	8	8	intex-7-3	James Braker	175	A	243	##	14.7	0.33	1.5	306.1	X	verilog	5	cpu	N	no	N	256	256	Y	1	4											8 ALU inst, 3 port reg file					
ahmes	https://github.c	stable	Fabio Pereira	accum	8	8	intex-7-3	James Braker	186	A	476	##	14.7	0.33	3.0	281.6	X	B	vhdl	3	ahmes	N	N	256	256	Y	15	1						2016	2017	http://embeddedse	systems.io/ahmes-a-simple-8-bit-cpu-	bare CPU with no RAM						
tinycpu	https://opencor	alpha	Jordan Earls	RISC	8	8	aria-2	James Braker	136	A	384	##	14.7	0.17	2.0	235.5	X	vhdl	2	tinycpu	asm	N	N	1K	1K	Y	12	4						2012	2012		directory contains	subset of 6502						
parwan	https://github.c	stable	Zainalabedin Navabi	accum	8	8	intex-7-3	James Braker	157	A	435	##	14.7	0.33	4.0	228.5	X	verilog	16	parwan	Y	yes	N	4K	4K	Y							1995	1997		2nd up in director	from VHDL: Analysis and Modeling of	AKA cpu8, both vhdl & verilog versions						
gunmut	http://digitaldes	stable	Peter Ashenden	RISC	8	18	intex-7-3	James Braker	388	A	259	##	14.7	0.33	1.0	220.7	X	verilog	6	gunmut-r	Y	asm	N	Y	256	4K	Y	8						2007								See Digital Design: An Embedded Systems Approach Using VHDL		
p16C5x	https://opencor	mature	Michael Morris	PIC16	8	14	intex-7-3	James Braker	378	A	252	##	14.7	0.33	1.0	220.2	X	verilog	3	P16C5x	Y	yes	N	Y	256	4K	Y							2013										

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	repor ter	com ents	LUTs ALUT	2 LUT	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	u core	tool chain	flg pt	flg pt	max inst	max inst	byte adrs	# inst	adr mod	# reg	pp e	start year	last year	secondary web link	note worthy	comments	
light8080	https://opencore	stable	Jose Ruiz, Moti Litoch	8080	8	8	kintex-7-3	James Brakef	152	6	1	247	14.7	0.33	9.0	58.9	IX	verilog	5	i80s0c	Y	yes	N	N	64K	64K	Y								2007	2015		targeted to area, includes UART, inte	older versions have both VHDL & Verilog	
copyblaze	https://opencore	stable	Abdallah Elbrahimi	picoBlaze	8	18	kintex-7-3	James missin	644	6		217	14.7	0.33	2.0	57.5	IX	vhdl	16	cp copyb	Y	asm	N	N	256	2K	Y								2011	2016		wishbone extras		
minirisc	https://opencore	stable	Rudolf Usselmann	PIC16	8	14	spartan-3	Rudolf Ussel	460	4		80	14.7	0.33	1.0	57.4	X	verilog	7	risc core	Y	yes	N	Y	256	4K	Y								2001	2012				
tinyvliw8	https://opencore	alpha	Ulver Stecklina	VLIW	8	32	kintex-7-3	James Hacke	895	6		149	14.7	0.33	1.0	55.0	X	vhdl	19	ysarch	Y	yes	N	Y	256	1K	Y								2013	2020		tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs	
avrtinyx61core	https://opencore	beta	Andreas Hilvarsson	AVR	8	16	kintex-7-3	James Brakef	1243	6		194	14.7	0.33	1.0	51.5	X	vhdl	1	mcu core	Y	yes	N	N	64K	128K	Y	72							2008	2009				
babyrisc	http://www.san	stable	John Rible	1802	8	8	kintex-7-3	James Brakef	468	6		141	14.7	0.33	2.0	49.7	X	verilog	1	q55 mix	Y	yes	N	N	64K	64K	Y	15							1997	1999	http://www.san	part of a three class course	memory rd/wt & ALU per clock	
1802-pico-basi	https://github.c	stable	Steve Teal	1802	8	8	zu-2e	James Brakef	241	6		427	14.7	0.33	12.0	48.8	IX	vhdl	1	pico basic	Y	yes	N	N	64K	64K	Y	52							2016	2016	https://wiki.forth	VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, Interrupts & DMA not imple	
aioup/aiup_ses	https://github.c	stable	Yamin Li, Wanning Ch	RISC	8	16	kintex-7-3	James Brakef	136	6		313	14.7	0.17	8.0	48.1	IX	vhdl	1	cpu	Y	asm	N	N	64K	64K	Y	16							1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to fast inst	
avr_hp	https://opencore	stable	Strauch Tobias	AVR	8	16	kintex-7-3	James Brakef	1554	6		223	14.7	0.33	1.0	47.4	X	vhdl	10	avr core	Y	yes	N	N	64K	128K	Y	72							2010	2012		hyper pipelined (eg barrel) AVR		
next280	https://opencore	stable	Nicolas Dumitrache	280	8	8	kintex-7-3	James Brakef	854	6		119	14.7	0.33	1.0	46.0	X	B verilog	3	Next280C	Y	yes	N	N	64K	64K	Y								2011	2019			claim of 700 LUTs in Spartan-3 probably wrong	
ax8	https://opencore	stable	Daniel Wallner	AVR	8	16	spartan-6-3	James missin	1549	6	1	213	14.7	0.33	1.0	45.3	X	vhdl	14	A90S1200	Y	yes	N	N	64K	128K	Y	72							2002	2010		both A90S1200 & A90S2313	inserted fake inst ROM	
micro8a	http://members.c	beta	John Kent	accum	8	16	kintex-7	James Brakef	531	6		204	14.7	0.33	3.0	42.3	X	vhdl	11	Micro8	Y	yes	N	N	2K	2K	Y								2002	2002	http://members.c	derived from Tim Boscke's mcpu	also micro8 and micro8b variants	
t65	https://opencore	stable	Daniel Wallner	6502	8	8	kintex-7-3	James Brakef	575	6		291	14.7	0.33	4.0	41.7	IX	vhdl	7	T65	Y	yes	N	N	64K	64K	Y								2002	2002		6502, 65C02 & 65C816; wide use		
verilog-6502	https://github.c	stable	Arlot Ottens	6502	8	8	kintex-7-3	James Brakef	407	6		200	14.7	0.33	4.0	40.6	X	verilog	2	cpu	Y	yes	N	N	64K	64K	Y								2007	2018		http://ladybug.xsall.ni/arlet/fpga/6502/		
68hc05	https://opencore	stable	Ulrich Riedel	6805	8	8	zu-2e	James area o	1096	6		485	14.7	0.33	4.0	36.5	X	vhdl	1	6805	Y	yes	N	N	64K	64K	Y								2007	2009			room for still better fmax	
vmega_core	https://opencore	stable	Georgiulian Iulian	AVR	8	16	kintex-7-3	James Brakef	1116	6		120	14.7	0.33	1.0	35.6	X	verilog	34	mega cor	Y	yes	N	N	64K	128K	Y	72							2017	2018	https://git.morgo	8 AVR cores, 4 sets LUT counts posted	https://git.morgothdisk.com/VERILOG/VERILO	
mvp	http://vectorblo	beta	VectorBlox Computing	vect	8	8	zynq45-7	vectorblox	39856	6	64	81	175	14.7	1.00	0.1	35.1	X	proprietary			Y	yes	N	N	64K	64K	Y							2012	2017	http://www.ecu	MXP Matrix Processor is a scalable so		
natalius_8bit	https://opencore	beta	Fabrizio Guzman	RISC	8	16	kintex-7-3	James Brakef	232	6		175	14.7	0.11	3.0	27.7	X	verilog	12	natalius_c	Y	asm	N	Y	256	2K	Y	29							8	2012	2012		return stack & register file	3 clocks/inst
bc6502	https://github.c	beta	Robert Finch	6502	8	8	kintex-7-3	James Brakef	619	6		197	14.7	0.33	4.0	26.2	X	verilog	18	bc6502	Y	yes	N	N	64K	64K	Y								2012	2012			bare source	
avr_fpga	https://opencore	stable	Juergen Sauermann	AVR	8	16	kintex-7-3	James Brakef	1606	6	1	6	120	14.7	0.33	1.0	24.7	X	vhdl	20	cpu core	Y	yes	N	N	64K	128K	Y	72							2009	2010		extended lecture on FPGA uP design	
free6502	http://web.arch	stable	David Kessner	6502	8	8	kintex-7-3	James Brakef	646	6		193	14.7	0.33	4.0	24.6	X	vhdl	5	free6502	Y	yes	N	N	64K	64K	Y								1999	2000	http://www.spro	microcoded		
mc151	http://www.mic	stable	Ted Fried	8051	8	8	artix-7-3	Ted Fried	312	6	2	180	14.7	0.33	8.0	23.8	X	proprietary			Y	yes	N	N	64K	64K	Y								2016			micro-coded		
6809_6309	https://opencore	beta	Alejandro Paz Schmidt	6809	8	8	zynq+	James fmax s	1676	6		323	14.7	0.33	3.0	21.2	ALIX	B verilog	5	MC6809	Y	yes	N	N	64K	64K	Y								2012	2015		6309 op-codes not implemented		
mc6502	https://opencore	mature	Michael Morris	6502	8	8	spartan-6-3	James Brakef	466	6	3	118	14.7	0.33	4.0	20.8	X	Y verilog	13	M65C02	Y	yes	N	N	64K	64K	Y								2013	2020	https://github.c	also a mc6502a version	micro-coded via F9408 soft sequencer	
ucpuvhdl	https://github.c	stable	Roster Foster	RISC	8	16	kintex-7-3	James Brakef	933	6		118	14.7	0.33	2.0	20.8	X	Y verilog	29	cpu	Y	asm	N	N	256	64K	Y	12	2						7	2016	2017	https://github.c	six tutorials on uCPUvhdl	using mCPUv2. 1 of 3 upwards compatible de
system05	https://opencore	beta	John Kent, David Burn	6805	8	8	kintex-7-3	James Brakef	834	6		204	14.7	0.33	4.0	20.2	X	Y vhd	10	System05	Y	yes	N	N	64K	64K	Y								2003	2009		http://members.optushome.com.au/jekent/		
altium/TSK165	http://tchdocs	proprietary	Altium	PIC16	8	12	spartan-3-5	Altium	416	4		50	14.7	0.33	2.0	19.8	ALIX	proprietary			Y	yes	N	Y	256	4K	Y								2004	2017		CR0140.pdf, CR01	default clock speed is 50MHz	
avr_core	https://opencore	stable	Russian Lepetennok	AVR	8	16	kintex-7-3	James Brakef	2135	6		127	14.7	0.33	1.0	19.7	X	verilog	15	avr core	Y	yes	N	N	64K	128K	Y	72							2002	2017				
pet_fpga	https://github.c	stable	Thomas Skibo	6502	8	8	kintex-7-3	James Brakef	1052	6		242	14.7	0.33	4.0	19.0	X	verilog	1	cpu6502	Y	yes	N	N	64K	64K	Y								2007	2011	https://github.c	for Commodore PET		
m65	www.ip-arch.jp	beta	Naohiko Shimizu	6502	8	8	aria-2	James Brakef	483	4		110	14.7	0.33	4.0	18.8	X	stf & TD	8	m65cpu	Y	yes	N	N	4K	4K	Y								2001	2002				
ag_6502	https://opencore	stable	Oleg Odintsov	6502	8	8	kintex-7-3	James Brakef	824	6		176	14.7	0.33	4.0	17.7	ILX	verilog	2	ag_6502	Y	yes	N	N	64K	64K	Y								2012	2012			verilog code generation, "phase level accurate"	
tv80	https://opencore	mature	Guy Hutchison, Howar	280	8	8	kintex-7-3	James Brakef	1207	6		182	14.7	0.33	3.0	16.6	IX	verilog	6	tv80n	Y	yes	N	N	64K	64K	Y								2004	2018	https://github.c	derived from Daniel Wallner's T80, ASIC implementations		
pavr	https://opencore	alpha	Doru Cuturela	AVR	8	16	kintex-7-3	James Brakef	2630	6	1	132	14.7	0.33	1.0	16.5	X	vhdl	18	pavr cont	Y	yes	N	Y	4K	4M	Y	72							6	2003	2009		supervised of AVR	
m16c5x	https://opencore	mature	Michael Morris	PIC16	8	14	spartan-4-3	Michael Morris	1217	4	3	60	14.7	0.33	1.0	16.3	X	Y verilog	3	m16c5x	Y	yes	N	Y	256	4K	Y								2013	2014		SOC LUT count	core at P16C5X	
ica	https://opencore	stable	John Cronin	RISC	8	32	kintex-7-3	James Brakef	3287	6	3	157	14.7	0.33	1.0	15.8	IX	Y verilog	17	soc	Y	yes	N	N	64K	64K	Y								16			has VGA controller, plays Pong	altera memories	
apple2fpga	http://www.cs.c	stable	Stephen A Edwards	6502	8	8	zu-2e	James area o	1095	6	8	195	14.7	0.33	4.0	14.7	IX	Y vhd	19	de2_top	Y	yes	N	Y	64K	64K	Y								2007	2009		emulation of Apple II computer	replaced Altera PLL with stub	
z80ctrl	https://opencore	alpha	Tyler Pohl	280	8	8	kintex-7-3	James Brakef	1483	6		189	14.7	0.33	3.0	14.0	X	Y verilog	55	top_de1	Y	yes	N	N	64K	64K	Y								2010	2012		Microprocessor targeting embedded	interfaces to DRAM, based on T80 core	
8051	https://opencore	alpha	Simon Teran, Jakas	8051	8	8	zu-2e	James area o	1482	6		242	14.7	0.33	4.0	13.4	ILX	verilog	32	oc8051_t	Y	yes	N	N	64K	64K	Y								2001	2016		8051 core includes several on-chip peripherals, like timers and counters		
t80	https://opencore	stable	Daniel Wallner	280	8	8	kintex-7-3	James Brakef	1389	6		163	14.7	0.33	3.0	12.9	X	vhdl	5	T80a	Y	yes	N	N	64K	64K	Y								2002	2018		T80, 8080 & gameboy inst sets, several usages		
galton_8051	www.cs.ucr.edu	stable	Tony Givargis	8051	8	8	kintex-7-3	James Brakef	2725	6	1	1	105	14.7	0.33	1.0	12.7	X	vhdl	7	i8051_al	Y	yes	N	N	64K	64K	Y												

88 # usable(beta, st

0

10

23

16 blank

403 #

403 #

18

15 verilog

182

non-blank

294

25

39 "B" or "X" of lim

0

402

403 a

403 vhdl

180

asm

57

Web page DMIPS p

en.wikipedia.org/wiki/Instructions_per_community_freecoremark_index_php

MIPS/MHz Pro-rating for data size:

DMIPS per clock for many microprocessors:

1-bit

0.04

16-bit

0.67

64-bit

2.00

sys veril

12

forth

5

4-bit

0.17

24-bit

0.80

Silicon Area equivalents

propriet

17

<

74	paper only
58	educational
25	weak start
6	up cores
5	in limbo
11	planning
44	simulation
573	main+sim
529	net main
650	total

259	VHDL
277	Verilog
26	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
35	proprietary
13	other
3	Schematic
634	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs)
385 designs with best FOM (likely true measure of # of usable designs)