		1	T		1 1 2	1	1 1	1				_		1				1			TOO						DID				
_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz nst si	FPGA	repor con ter ent		Dff		E ram m	ax E	tool	/inst i	lks/ nst	KIPS v	or S	src code	#src files	top file	중 chai	fltg pt	max dat	max b inst a	yte 5	adr # mod reg		start last year revis		note worthy	comments
small soft c	ore uP Inven	tory	©2022	James B	rakefield	i																									
pencore and	other soft core	processor	rs																												
m360-30	https://github.	com/ibm2	(Lawrence Wilkinson	360	8 16	zu-3e	James erro	rs		6		#1	# v21.1	1.00 2	20.0		Х	vhdl	72	ibm2030	Y yes	Т	24M	24M	Y 160	0 16		2012 2021	https://www.ljw.r	gate level clone, emulation only?	original 4Kx55 microcode, 8K RAM
10	https://github.	com/cube	1 Jay Jaeger	1401	6 6													vhdl	700		Υ	N	16K	16K	Υ			2019 2022	https://www.com	superset of IBM1401, gate level vh	dl, was student at UW
2-pico-basi	https://github.	c beta	Steve Teal	1802	8 8	zu-3e	James area	o 247	136	6	2 4	27 #	# v21.1	0.33 1	12.0	47.6 I	Х	vhdl	6	pico_basic	Y yes	N	64K	64K	Y 52	2 16		2016 2016	https://wiki.forth-	VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, Interrupts & DMA not
2-soc	https://github.	o no RTL	Scott Baker	1802	8 8												Υ	vhdl			Y yes	N	64K	64K	Y 52	2 16		2016		1802 CPU + UART + Timer + I/O Po	rts no RTL, probably uses 1802-pico-basic
mac	https://github.	c beta	Eric Smith	1802	8 8	kintex-7-	3 James Brak	ef 244	ı	6			# 14.7		1.0	365.5	Х	vhdl	1	cosmac	Y asm	N	N 64K	64K	Y 100	0 16		2009 2020	,	AKA COSMAC ELF of 1976	Fmax is for bare core, runs CamelForth
mac	https://github.	c beta	Eric Smith	1802	8 8	kintex-7-	3 James infe	re 598	1	6	17	87 #	# 14.7	0.33	1.0	48.0	х х	vhdl	14	elf	Y asm	N	N 64K	64K	Y 100	0 16		2009 2020		uses PIXIE graphics core	modified to use block RAM
macELF	https://hackad	a stable	Winston Lowe	1802	8 8									0.33	1.0		Х	scala			Y asm	N	N 64K	64K	Y 100			2020		AKA COSMAC ELF of 1976	instructions on using Scala
_180x	https://github.	com/zpeki	Zoltan Pekic	1802	8 8												Υ	vhdl	65	CDP180X	Y yes	N	64K	64K	Y 100	0 16		2020	https://hackaday.i	ucoded 1802 using mcc ucode com	pil https://github.com/zpekic/MicroCodeCo
log1802	https://github.	errors	James Bowman	1802	8 8	kintex-7-	3 James erro	rs		6		#1	# 14.7	0.33	4.0			verilog	3	cdp1802	Y yes	N	N 64K	64K	Υ			2015 2017		runs CamelForth	all except RAM in one source file
-4	https://openco	r alpha	Reece Pollack	4004	4 4		3 James Brak			6		76 #			4.0	66.0	Х	verilog	7	i4004		N	4K	4K	N			2012 2012		4004 was multi-chip	4004 CPU & MCS-4
k	https://github.	c alpha	Andre Fachat	6502	32 8	kintex-7-	3 James Brak	ef 4424		6		69 #	# 14.7	1.00	4.0	3.9	Х	vhdl	13	gecko65k	Υ	N	N					2011 2019	http://www.6502.	extended 6502 AKA 65K with 16, 3	2 or 64 bit data
ik	https://github.	cı alpha	Andre Fachat	6502	32 8	zu-3e	James viva	do 4424		6		69 #	# v21.1	1.00	4.0	3.9	Χ	vhdl	13	gecko65k	Υ	N	N					2011 2019	http://www.6502.	extended 6502 AKA 65K with 16, 3	2 or 64 bit data
6502	https://openco	r beta	Oleg Odintsov	6502	8 8	kintex-7-	3 James Brak	ef 824		6	1	76 #	# 14.7	0.33	4.0	17.7 I	LX	verilog	2	ag_6502	yes	N	N 64K	64K	Υ			2012 2012		verilog code generation, "phase lev	rel accurate"
6502	https://openco	r beta	Oleg Odintsov	6502	8 8	zu-3e	James viva	do 824		6	1	76 #	# v21.1	0.33	4.0	17.7 I	LX	verilog	2	ag_6502	yes	N	N 64K	64K	Υ			2012 2012		verilog code generation, "phase lev	vel accurate"
le2fpga	http://www.cs	.c stable	Stephen A Edwards	6502	8 8	zu-3e	James viva	do 1238	706	6	7 1	95 #	# v21.1	0.33	4.0	13.0	X Y	vhdl	19	de2_top	Y yes		Y 64K	64K	Υ			2007 2022		emulation of Apple II computer	replaced Altera PLL with stub
le2fpga	http://www.cs	.c stable	Stephen A Edwards	6502	8 8	kintex-7-	3 James unco	on 1417	'	6	9 1	59 #	# 14.7	0.33	4.0	9.2	X Y	vhdl			Y yes	N	Y 64K	64K	Υ			2007 2022		emulation of Apple II computer	replaced Altera PLL with stub
502	http://finitron.	c beta	Robert Finch	6502	8 8	kintex-7-	3 James Brak	ef 619)	6	1	97 #	# 14.7	0.33	4.0	26.2	Х	verilog	18	bc6502	yes	N	N 64K	64K	Υ			2012 2012			bare source
502	http://finitron.	c beta	Robert Finch	6502	8 8	zu-3e	James viva	do 583		6	2	86 #	# v21.1	0.33	4.0	40.4	Х	verilog	18	bc6502	yes	N	N 64K	64K	Υ			2012 2012			bare source
6502_true_	https://openco	r stable	Jens Gutschmidt	6502	8 8	kintex-7-	3 James Brak	ef 1678	:	6	1	59 #	# 14.7	0.33	4.0	7.8	Х	vhdl	7	r6502_tc	yes	N	N 64K	64K	Υ			2008 2018		cycle accurate	
65c02_true	https://openco	r stable	Jens Gutschmidt	6502	8 8	spartan-6	6 James latch	ıv 4794		6		47 #	# 14.7	0.33	4.0	0.8	Х	vhdl	8	core	yes	N	N 64K	64K	Υ			2008 2021		cycle accurate	
tronfpga	https://github.	c mature	David Banks	6502	8 8												ΧY	vhdl			Y yes	N	N 64K	64K	Υ			2014 2020	https://en.wikiped.	Acorn Electron ULA in various FPG	As uses T65 core
a-64	http://www.sy	n stable	Peter Wendrich	6502	8 8	kintex-7-	3 James Brak	ef 2210		6	2 1	56 #	# 14.7	0.33	4.0	5.8	ΧY	vhdl	26	fpga64 cc	Y yes	N	N 64K	64K	Υ	26		2005 2008		Rendition of Commodore 64	altera top level schematic
a-bbc	https://github.	unteste	Mike Stirling	6502	8 8													vhdl			ľ	N	65K	65K				2011 2016	https://www.mike	BBC micro, uses t65 uP	also ZX-spectrum retro project
6502	http://web.arc	h stable	David Kessner	6502	8 8	kintex-7-	3 James Brak	ef 646	,	6	1	93 #	# 14.7	0.33	4.0	24.6	Х	vhdl	5	free6502	Y yes	N	N 64K	64K	Υ			1999 2000	http://www.sprov	microcoded	
bug	https://github.	unteste	d Arlet Ottens	6502	8 8	1						一						verilog			yes	N	N 64K	64K	Υ			2016	http://ladybug.xs4	all.nl/arlet/fpga/6502/	
ice6502	https://openco	r beta	Ian Chapman	6502	8 8	kintex-7-	James Brak	ef 4942		6	2	14 #	# 14.7	0.33	4.0	3.6	х	vhdl	3	ghdl proc		N	N 64K	64K	Υ			2010 2010		targeted to LCMXO2280	
5	www.ip-arch.jp		Naohiko Shimizu	6502	8 8	arria-2	James Brak			Α			# q13.1		4.0		х	sfl & TDI		m65cpu	Y yes	N	N 4K	4K	Υ			2001 2002			
5c02	https://openco	mature	Michael Morris	6502	8 8	spartan-6	6 James Brak	ef 466	1	6	3 1	18 #	# 14.7	0.33	4.0	20.8	X Y	verilog	13	M65C02	Y yes	N	N 64K	64K	Υ			2013 2020	https://github.com	also a m65c02a version	micro-coded via F9408 soft sequencer
5c02a	https://github.		i Michael Morris	6502	8 8	zu-3e	James port	map mism	_	6		#	# v21.1	0.33	4.0		T	verilog	61	M65C02A	Y ves	N	N 64K	64K	Υ		1	2021		enhanced 8/16-bit version of 65c0	
65	http://www.mi		Ted Fried	6502	8 8	atrix-7-3	Ted Fried	252		6	2 1	96 #	# 14.7	0.33	4.0	64.2	х	verilog	1	mcl65	Y yes	N	N 64K	64K	Υ		1	2017 2021	https://github.com	microcoded, cycle exact	excellent micro-coding LUT counts
65	http://www.mi		Ted Fried	6502	8 8		James inse			6		96 #			4.0		X	verilog		mcl65	Y yes	$\overline{}$	N 64K	64K	Y			2017 2021		microcoded, cycle exact	excellent micro-coding LUT counts
ga65			Paul Gardner-Stephen		8 8		James bash			6		#1	# 14.7		2.0		ΧΥ				Y yes	N	N 64K	64K	Υ			2017 2022		Enhanced c65 running in FPGA	seeks high performance
ga65			Paul Gardner-Stephen	6502		1	James miss			6			# v20.1		2.0					nocpu	Y yes		N 64K		Y			2017 2022		Enhanced c65 running in FPGA	seeks high performance
			Michael Morris	6502		spartan-6	6 Michael Mo		it i	6	1	04	1		2.0					minicpu c		N	64K	_	Y 3	1	1	2017		simplified 6502, see m65c02a	RE: 8-bit CPU challenge of Arlet Ottens
		, 141011		2302	+ - · ·	-parton (1	+										spu_c		+ "	3410		- 1 -		+	2017	l		in a second second second second

1802-pico-bas		Steve Teal	1802	8 8	zu-3e	James area o 247 136 6	2 427 ## v21.1 0.3	3 12.0 47.6	LX	vhdl	6 pico_bas	ic Y yes	N 64K	64K Y	52 16	2016 2	
1802-soc	https://github.co no RTL	Scott Baker	1802	8 8						Y vhdl		Y yes	N 64K	64K Y	52 16	2	1802 CPU + UART + Timer + I/O Ports no RTL, probably uses 1802-pico-basic
cosmac		Eric Smith	1802	8 8		James Brakef 244 6	270 ## 14.7 0.3		Х		1 cosmac	Y asm	N N 64K		100 16	2009 2	
cosmac	https://github.co beta	Eric Smith	1802	8 8	kintex-7-	James inferre 598 6	17 87 ## 14.7 0.3	3 1.0 48.0	Х	X vhdl	14 elf	Y asm	N N 64K	64K Y	100 16	2009 2	020 uses PIXIE graphics core modified to use block RAM
cosmacELF	https://hackada stable	Winston Lowe	1802	8 8			0.3	3 1.0	Х		8 toplevel	Y asm	N N 64K		100 16		
sys_180x	https://github.com/zpeki	Zoltan Pekic	1802	8 8						Y vhdl	65 CDP180X	Yyes	N 64K	64K Y	100 16	2	
verilog1802	https://github.co errors	James Bowman	1802	8 8	kintex-7-	James errors 6	## 14.7 0.3	3 4.0		verilog	3 cdp1802	Y yes	N N 64K	64K Y		2015 2	7017 runs CamelForth all except RAM in one source file
mcs-4	https://opencor_alpha	Reece Pollack	4004	4 4	kintex-7-	James Brakef 228 6	376 ## 14.7 0.1	6 4.0 66.0	Х	verilog	7 i4004		N 4K	4K N		2012 2	012 4004 was multi-chip 4004 CPU & MCS-4
af65k	https://github.coalpha	Andre Fachat	6502	32 8	kintex-7-	James Brakef 4424 6	69 ## 14.7 1.0	0 4.0 3.9	Х	vhdl	13 gecko65	k Y	N N			2011 2	019 http://www.6502 extended 6502 AKA 65K with 16, 32 or 64 bit data
af65k	https://github.oalpha	Andre Fachat	6502	32 8	zu-3e	James vivado 4424 6	69 ## v21 1 1 0	0 40 39	X	vhdl	13 gecko65	e V	N N			2011 2	019 http://www.6502 extended 6502 AKA 65K with 16, 32 or 64 bit data
ag_6502	https://opencor beta	Oleg Odintsov	6502	8 8		James Brakef 824 6	176 ## 14.7 0.3	3 4.0 17.7	ILX	verilog	2 ag_6502	yes	N N 64K	64K V		2012 2	
ag_6502	https://opencor beta	Oleg Odintsov	6502	8 8	zu-3e	James vivado 824 6	176 ## v21.1 0.3	3 4.0 17.7	IIX		2 ag 6502	yes	N N 64K	64K V		2012 2	012 verilog code generation, "phase level accurate"
apple2fpga	method/jeponeo.	Stephen A Edwards	6502	0 0	zu-3e	James vivado 1238 706 6	7 195 ## v21.1 0.3		IX		19 de2 top	yes V		64K Y		2007 2	
				0 0													
apple2fpga		Stephen A Edwards	6502	8 8		James uncon 1417 6	9 159 ## 14.7 0.3		IX		19 de2_top		N Y 64K			2007 2	
bc6502	http://finitron.ca beta	Robert Finch	6502	8 8		James Brakef 619 6	197 ## 14.7 0.3		Х		18 bc6502	yes		64K Y		2012 2	
bc6502		Robert Finch	6502	8 8		James vivado 583 6	286 ## v21.1 0.3		Х		18 bc6502	yes	N N 64K			2012 2	
cpu6502_true	https://opencor stable		6502	8 8		James Brakef 1678 6	159 ## 14.7 0.3				7 r6502_tc		N N 64K			2008 2	D18 cycle accurate
cpu65c02_true	https://opencor stable		6502	8 8	spartan-6	James latch v 4794 6	47 ## 14.7 0.3	3 4.0 0.8	Х		8 core	yes		64K Y		2008 2	021 cycle accurate
electronfpga	https://github.c/ mature	David Banks	6502	8 8					IX	Y vhdl		Y yes	N N 64K	64K Y		2014 2	020 https://en.wikiped Acorn Electron ULA in various FPGAs uses T65 core
fpga-64	http://www.syn stable	Peter Wendrich	6502	8 8	kintex-7-	James Brakef 2210 6	2 156 ## 14.7 0.3	3 4.0 5.8	Х	Y vhdl	26 fpga64_c	c Y yes	N N 64K	64K Y	26	2005 2	008 Rendition of Commodore 64 altera top level schematic
fpga-bbc	https://github.countested	Mike Stirling	6502	8 8						vhdl			N 65K	65K		2011 2	016 https://www.mike BBC micro, uses t65 uP also ZX-spectrum retro project
free6502	http://web.arch stable	David Kessner	6502	8 8	kintex-7-	James Brakef 646 6	193 ## 14.7 0.3	3 4.0 24.6	Х	vhdl	5 free6502	Y yes	N N 64K	64K Y		1999 2	000 http://www.sprovmicrocoded
ladybug	https://github.countested	Arlet Ottens	6502	8 8						verilog	\neg	yes	N N 64K	64K Y		2	
lattice6502		Ian Chapman	6502	8 8		James Brakef 4942 6	214 ## 14.7 0.3	3 4.0 3.6	х		3 ghdl_pro		N N 64K			2010 2	
m65		Naohiko Shimizu	6502	8 8		James Brakef 483 A	110 ## 013.1 0.3				8 m65cpu		N N 4K			2001 2	
m65c02		Michael Morris	6502	8 8		James Brakef 466 6	3 118 ## 14.7 0.3				13 M65C02		N N 64K			2013 2	
m65c02		Michael Morris	6502	0 0	zu-3e	lames nortman mismatch 6	5 110 ## 14.7 U.3	3 4.0 20.8	+^	veriles	61 M65C02	A V voc	N N CAL	CAV V	 	2013 2	221 enhanced 8/16-bit version of 65c02 PDFs on his figForth for M65C02A
mcl65	http://www.mid stable		6502	0 8		Ted Fried 252 6	2 196 ## 14.7 0.3	3 4.0	х	verilog	1 mcl65	Y ves	N N 64K	64K Y		2017 2	
				0 0								,			-		
mcl65		Ted Fried	6502	8		James inserte 326 6	2 196 ## 14.7 0.3		X		1 mcl65	Y yes	N N 64K			2017 2	
mega65		Paul Gardner-Stephen	6502	8 8	kintex-/-		## 14.7 0.3		Х		114 machine					2017 2	
mega65		Paul Gardner-Stephen	6502	8 8		James missing file 6	## v20.1 0.3		Х		114 nocpu	Y yes	N N 64K	64K Y		2017 2	
minicpu_morr	https://github.com/Morr	Michael Morris	6502	8 8		Michael Morr 276 6	104 0.3		Х		15 minicpu_	c Y	N 64K	64K Y	31	2	
mx65	https://github.com/Steve	Steve Teal	6502	8 8	zu-3e	James Brakef 485 148 6	2 370 ## v21.2 0.3	3 4.0 63.0		vhdl	5 apple1	Y yes	N 64K	64K Y		2022 2	
pet_fpga	https://github.co stable	Thomas Skibo	6502	8 8	kintex-7-	James Brakef 1052 6	242 ## 14.7 0.3	3 4.0 19.0	Х	verilog	1 cpu6502	Y yes	N N 64K	64K Y		2007 2	011 https://github.comfor Commodore PET
t65	https://opencor stable	Daniel Wallner	6502	8 8	kintex-7-	James Brakef 575 6	291 ## 14.7 0.3	3 4.0 41.7	IX	vhdl	7 T65	Y yes	N N 64K	64K Y		2002 2	010 6502, 65C02 & 65C816; wide use
t6507lp	https://opencor beta	Gabriel Oshiro, Samue	6502	8 8	spartan-6	James errors	14.7	4.0		verilog	22 t6507lp	Y yes	N N 64K	64K Y		2009 2	010 for use in ATARI 2600
v6502		Daniel Loffgren	6502	8 8		James bare c 868 131 6	250 ## v21.1 0.3		Х		23 v6502	Y yes	N N 64K	64K Y		2019 2	
verilog-6502		Arlet Ottens	6502	8 8		James Brakef 407 6	200 ## 14.7 0.3		Х		2 cpu	yes				2007 2	
verilog-6502	https://github.cc stable		6502	8 8	zu-3e	James vivado 475 112 6	333 ## v21.1 0.3		Х		2 cpu	ves	N N 64K			2007 2	
verilog-65C02	https://github.cc alpha	Arlet Ottens	6502	16 8		James remov 599 6	2 204 ## 14.7 0.6		<u> </u>	verilog	5 gop16	ves	N N 4G	4G		2011 2	
verilog-65C02		Arlet Ottens	6502	16 8	zu-3e	James vivado 327 98 6	370 ## v21.1 0.3		Х			yes	N N 64K			2011 2	
	https://github.cr alpha			0 0					_				N N 64K			2011 2	
hd63701		Tsuyoshi Hasegawa	6801 6801	8 8		Junies Braker 1412 0 1	3 31 ## 14.7 0.3 14.7 0.3		Х	verilog	6 HD63701					2014	Used in Atari game console, 6801 clone?
system01	http://members beta	John Kent, David Burn		0 0		Junies Brakeneia					24 60	Y yes			-		
system68	https://opencor stable		6801	8 8		James Brakef 2235 4	4 46 ## 14.7 0.3		Х		21 cpu68	Y yes	N N 64K			2003 2	
system6801	https://opencor stable		6801	8 8	cyclone-3	James Brakef 1507 4	3 73 ## 14.7 0.3		- 1		15 wb_cyclo		N N 64K			2003 2	
mc6803		Dukov	6803	8 8			0.3			system ve		Y yes	N N 64K			1999	based on System68 and System01 by John E. Kent, translated CPU core from VHDL
68hc05		Ulrich Riedel	6805			James vivado 1106 117 6	485 ## v21.1 0.3		Х		1 6805	yes	N N 64K			2007 2	
68hc05		Ulrich Riedel	6805	8 8		James Brakef 1112 6	300 ## 14.7 0.3				1 6805	yes	N N 64K			2007 2	009
df6805	www.hitechglobroprieta	r Hitech Global	6805	8 8	stratix-1	Hitech Global 1690 4	83 0.3	3 4.0 4.1	- 1	proprieta	ry	Y yes	N N 64K	64K Y			6805 data sheets
system05	https://opencor beta	John Kent, David Burn	6805	8 8	kintex-7-	James Brakef 834 6	204 ## 14.7 0.3	3 4.0 20.2	Х	Y vhdl	10 System05	5 Y yes	N N 64K	64K Y		2003 2	009 http://members.optushome.com.au/jekent/
68hc08	https://opencor_stable	Ulrich Riedel	6808	8 8	zu-3e	James vivado 1875 128 6	164 ## v21.1 0.3	3 4.0 7.2	Х	vhdl	1 x68ur08	yes	N N 64K	64K Y		2007 2	009 68c05 & 68c08 very different Fmax
68hc08	https://opencor_stable	Ulrich Riedel	6808	8 8		James Brakef 2290 6	101 ## 14.7 0.3				1 x68ur08		N N 64K	64K Y		2007 2	
6809 6309	https://opencor beta	Alejandro Paz Schmidt	6809	8 8		James vivado 1690 367 6			AILX		5 MC6809		N N 64K	64K Y		2012 2	
6809_6309	https://opencor beta		6809	8 8		James Brakef 1711 A	223 ## q14.0 0.3		AILX		5 MC6809		N N 64K		44 13 8	2012 2	
6809 6309		Alejandro Paz Schmidt	6809	8 8		James Brakef 1996 370 6			AILX		5 MC6809		N N 64K		44 13 8	2012 2	
6809_6309		Alejandro Paz Schmidt		8 8		James Brakel 1996 370 6	145 ## q18.0 0.3		AILX		5 MC6809				44 13 8	2012 2	
			6809	8 8	dilla-Z	James Braker 1000 A	143 ## q10.0 0.3	3.0 9.3	MILA				N 64K			2012 2	
coco3fpga mc6809	https://github.comature			8 8	1	+ + + + + + + + + + + + + + + + + + + +	-	+	1	verilog		Y yes	N N 64K		44 13 8		
		Greg Miller	6809	8 8	1	 	 	2 2 2	1-		6 gd6809	Y yes				2016 2	
mc6809e		Flint Weller	6809	8 8		James gate level primitives er 6	14.7 0.3	0.0	L		26 core_680		N N 64K	64K Y	44 13 8	1999	https://www.linke.course.work, ASIC orientation
rf6809		Robert Finch		8 8		Robert Finch 4200 6				Y system v		Y yes	N 16M		44 13 8	2022 2	
rf6809	https://opencores.org/pr			12 12		Robert Finch 6500 6	5 120 ## v21.2 0.5			Y system v		Y asm	N 64G	64G Y	44 13 8	2022 2	
rf6809	https://opencores.org/pr	Robert Finch	6809	12 12	2 artix-7	James Brakefield 6	5 ## v21.2 0.5	0 4.0	Χ	i Systeili i	21 rf6809	Y asm	N 64G	64G Y	44 13 8	2022 2	022 http://www.finitro Different from rtf6809: 36-bit adrs, or 12-bit version, has inst. Cache
rtf6809		Robert Finch	6809	8 8		James many 7506 6 1	2 106 ## 14.7 0.3		Х		4 rtf6809	Y yes	N N 4G	4G Y	44 13 8	2012 2	
system09	https://opencor stable	John Kent, David Burn	6809	8 8	kintex-7-	James Brakef 1631 6	41 88 ## 14.7 0.3	3 3.0 6.0	IX	Y vhdl	40 cpu09l	Y yes	N N 64K	64K Y	44 13 8	2003 2	021 http://members.o from John Kent web page opencores download URL incorrect, use col E
8051	https://opencor alpha	Simon Teran, Jakas	8051	8 8	zu-3e	James area o 1424 645 6	242 ## v21.1 0.3	3 4.0 14.0	ILX		32 oc8051_t		N 64K	64K Y		2001 2	
8051		Simon Teran, Jakas	8051	8 8		James tunred 1744 6 1	111 ## 14.7 0.3		ILX		32 oc8051_t			64K Y		2001 2	
altium/TSK51A		Altium	8051	8 8	spartan-3		1 50 0.3		AILX			Y ves		64K Y		2004 2	
cast 8051	http://www.casproprieta		8051	8 0		CAST 820 sli 1800 6	2 81 ## 12.1 0.3		X			Y ves		64K Y	27	2004 2	http://www.cast-i Cast has uP related IP several versions, FPGA kits
				0 0							7 i8051 all	,			32	1000 3	
dalton_8051		Tony Givargis	8051	6 8		James Brakef 2725 6 1			X			. ,,				1999 2	
dp8051		r Digital Core Design	8051	8 8		Digital Core D 1699 6	200 ## 14.7 0.3		ILX			Y yes			\Box	1999 1	
i8051		Tony Givargis	8051	8 8		James Brakef 2690 6 1	1 105 ## 14.7 0.3		Х		9 i8051_all			64K Y		1999 1	
light52	https://opencor beta	Jose Ruiz	8051	8 8		James Brakef 1022 6 1	1 154 ## 14.7 0.3		IX		8 light52_r		N N 64K			2012 2	
mc8051	http://www.ore stable	Helmut Mayrhofer	8051	8 8	kintex-7-	James Brakef 3022 6 1	83 ## 14.7 0.3	3 4.0 2.3	Х	vhdl	49 mc8051c	c Y yes	N N 256	64K Y		1999 2	013 www.oreganosyst fast 8051, version available with floating-point by David Lundgren
	http://www.mic stable	Ted Fried	8051	8 8	artix-7-3	Ted Fried 312 6	2 180 0.3		Х		3 mcl51_T		N N 64K	64K Y		2016 2	021 https://github.commicro-coded
mcl51				8 8	bioton 7	James Brakef 1991 6 1	32 133 ## 14.7 0.3						N 64K			2000 2	
oms8051mini	https://opencor_alpha	Simon Teran, Dinesh A	8051	0 1 0													
				8 8					î								
oms8051mini	https://github.co errors	Simon Teran, Dinesh A PulseRain Tech LLC PulseRain Tech LLC	8051 8051 8051	8 8	arria-2	James missing files A	## q18.0 0.3	3 3.0		system ve	erilo PulseRair 25 FP51_fas	n Y yes	N Y 64K N Y 64K	64K Y		2017 2	018 https://www.puls intended for Max10

r8051	prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	E ram	F max	है tool	/inst ins	/ KIPS	ven dor	S code	#src files	top file	chai	pt H dat inst		adr mod i	# e	start las year revi	
	https://github.c	stable	Li Xinbing	8051	8 8	kintex-7-3	James Brakef	1031	6	1	139	## 14.7	0.33 4	0 11.1	Х	verilog	2	r8051	Y yes	N N 64K 64K				2015 201	19
t51	https://opencor		Andreas Voggeneder		8 8		James Brakef	1942	6			## 14.7	0.33 4		IX				Y yes	N N 64K 64K				2002 201	
turbo8051	https://opencor		Dinesh Annayya		8 8		James Brakef		6	1		## 14.7	0.33 4		IX			oc8051_tc		N N 64K 64K		\vdash		2011 201	
am9080	https://opencor		Moshe Shavit		8 8		James hung i					_	0.33 9	_	Х		31		Y yes			\vdash		2917 201	
am9080 cpu8080	nttps://opencor	stable	Moshe Shavit Scott Moore	8080 8080	8 8		James hung i James Brakef		s 6			## 14.7	0.33 9 0.33 9		X	Y vhdl verilog	31	m8080	y yes Y yes	N N 64K 64K N N 64K 64K	Y	+	_	2917 201 2006 201	
ep8080	https://opencor		C.H. Ting		8 8		James Braker	1276	6			## 14.7	0.33 9		X			ep80.vhd	Y yes	N N 64K 64K			_	2006 201	
light8080	https://opencor		Jose Ruiz, Moti Litoche	8080			James Brakef		6		247		0.33 9				5	i80soc	Y ves	N N 64K 64K			_	2002 201	19 https://github.com targeted to area, includes UART, inter-older versions have both VHDL & Verilog
nmd85	https://github.c	om/PetrN			8 8	KIIICCA 7 C	Junies Braker	234	-		2-17	24.7	0.55 5	50.5				sys_top	Y yes				_	202	
sys9080	https://github.c	stable	Zoltan Pekic	8080	8 8													sys9080	Y ves	N N 64K 64K	Y			2017 201	18 https://opencores 8-bit 8080 CPU based on 29XX bit-slice series of devices AMD 1978 51 pge ap not
vm80a	https://github.c	untested	1801BM1	8080	8 8	cyclone-3	3	607	4		104					verilog			İ					2014 201	Two versions of Soviet i8080a reverse engineered from silicon die, 607 4LUTs, 10
gl85	http://simlab.ed	stable	Alex Miczo	8085	8 8	kintex-7-3	James gate le	evel design	6			14.7	0.33 4	0	Х	vhdl	1	i8085	Y yes	N N 64K 64K				1993	http://www.fpga. also a TTL implementation in VHDL
my8085light			Debtanu Mukherjee	8085	8 8											verilog		my8085	Υ	N 64K 64K			8	202	
ssppu		om/redos			8 16													board	asm	N 64K 64K		-	_	202	
ep994a	https://github.c	stable	Erik Piehl Frik Piehl	9900		kintex-7-3	James Brakef	1340	6	5	286	## 14.7	0.83 3		Х				Y yes	N N 64K 64K N N 64K 64K			16	2016 201	
ep994a/icy99 ao68000	https://github.c	Stubic	Aleksander Osman	3300	16 16 16 16	arria-2	James Brakef	3479	Α.	-	160	## q13.1	0.83 3 0.67 4		L			tms9900 p	Y yes m yes	N N 64K 64K N 4G 4G		\vdash	16	2016 202 2010 201	
a008000	https://github.c		Aleksander Osman				Aleksander O		A .	2 65			0.67 4			Y verilog	22		myes	N 4G 4G		+		2010 201	
aoocs	https://github.c		Aleksander Osman	68000			James altera		6	_ =		## 14.7			i				m yes	N 4G 4G		+		2010 201	
aoocs	https://github.c		Aleksander Osman		16 16				A	2 43		## a18.0	0.67 4		i			aoOCS b	m ves	N 4G 4G				2010 201	11 uses ao 68000 core. Amiga chip set en Wishbone Amiga OCS SoC
aoocs	https://github.c	beta	Aleksander Osman		16 16		James Brakef	26009	4			## q18.0	0.67 4	0 0.3	1	Y verilog	22	aoOCS p	myes	N 4G 4G	Υ			2010 201	
apollo_68080	http://www.apo		Gunnar von Boehn	68000	8 16		Gunnar von B									vhdl			Y yes	N 4G 4G	Υ		32	2012 202	
fx68k	http://fx68k.fxa			68000												system v			Y yes	N 4G 4G				2018 202	
j68	https://github.c		Frédéric Requin	68000	16 16	cyclone3	Frédéric Requ	1900	4	9	90		1.00 6			verilog	38	soc_j68	yes	N N 64K 64K			16	201	
j68	https://code.go		Frederic Requin		32 16		Freder speed	1900	4				1.00 6	0 15.8	1		1	j68	Y yes	N 4G 4G			16	2009 201	14 for use with Minimig micro-coded on stack machine
k68	https://opencor		Shawn Tan	68000			James Brakef	2392	6	\Box	24	## 14.7	0.67 4	0 1.7	Х				Y yes	N N 4K 4G	Υ	ш	16	2003 200	
m68k	https://github.c		Salvador Garcia	68000								_		1				cpu3017	+	\longrightarrow	\vdash	\sqcup		201	
mc68kods	https://sites.go		Olivier De Smet		32 16		James errors		6	\vdash		## 14.7	1.00 8	0	ш	Y vhdl		mc68kods			L. L	\vdash		2011	SOC for HP9816 computer emulation
rf68000	https://opencor		Robert Finch		32 16		James missin			12 17		## 14.7	0.5=		ļ.,	system v		rf68000	Y yes	N N 4G 4G				2008 202	
rtf68ksys	https://opencor	0.0.0	Robert Finch				James need t		4 A		_		0.67 4	-						N N 4G 4G				2011 201	
suska-III	http://www.exp		Wolfgang Forster			arria-2	James Brakef	7388	А		55	## q13.1	0.67 4	0 1.3	1			wf68k00ir		N N 4G 4G			16	2003 201	
terracresta	https://github.c		Darren Olafson	68000		1000 7.0		2224	_		44	"" 447	0.67 4	0 22	I		50		Y yes	N 4G 4G			16	2018 202	
tg68	nttps://opencor	stable	Tobias Gubener		16 16		James Brakef		ь		44	## 14.7	0.67 4		X			TG68_fast		N N 4G 4G			16 16	2007 201	TG68 - execute 68000 Code for use with Minimig
tg68kc v1_coldfire	https://opencor		Tobias Gubener				James Brakef freescale		4		80		0.67 4				- 5		Y yes Y yes	N N 4G 4G N N 4G 4G	Y		16	2013 202 2008	21 68020 ISA (68000, 68010 & 68020 choice) https://www.silva/free for Altera 3500 LUTs on Stratix-III
whitham 68k	https://www.sii		lack Whitham		32 16		James no top		*			## 14.7		_	-	vhdl	\vdash		Y asm	4G 4G			16	2002 200	
cf_ssp	https://opencor	stable	Tom Hawkins	?	32 10	KIIICCX-7-5	James no top	module				## 14.7	0.07	_		confluer	nce		Y	N 40 40	H .	+	10	2002 200	
eup	https://opencor		Kevin Phillipson	68HC11	8 8	arria-2	James Brakef	925	A	1 1	127	## a13.1	0.33 4	0 11.3				gator upr	Y ves	N N 64K 64K	Y			2008 201	
hc11core	http://www.gm	stable	Green Mountain Comp	68HC11	8 8	kintex-7-3	James Brakef	2190	6		127	## 14.7	0.33 4	0 4.8	Х				Y yes	? N 64K 64K	N 53		8 2	2000	6811 data sheets restricted use license, with corrections
system11	https://opencor	alpha	John Kent, David Burn	68HC11	8 8	kintex-7-3			6		153	## 14.7	0.33 4	0 10.3	Х	Y vhdl		cpu11	Y yes	N N 64K 64K	Υ			2003 200	
legv8	https://github.c		Warren Seto		64 32	kintex-7-3	James Brakef		6			## 14.7	1.00 1			B verilog	2	arm_cpu	Y yes	N 4G 4G			32	2018 201	19 coursework, limited ISA, 3 versions single cycle, inst: LDUR, STUR, ADD, SUB, C
legv8			Warren Seto		64 32		James Brakef		6			## 14.7		0 210.5		B verilog				N 4G 4G				2018 201	
legv8	https://github.c	stable		70.10-1	64 32	KIIIICA / S	James Brakef	884	6	2			1.00 1		Х	B verilog	2	arm_cpu		N 4G 4G			32	2018 201	
legv8	https://github.c	om/mattc	Matthew Olsson	AA64	64 32	kintex-7-3	James Brakef	884	6	2	137	## 14.7	1.00 1	0 155.0		verilog			Y yes	N 4G 4G			32	2018 201	
legv8	https://github.c	stable	Seninha phillbush		64 32	2.		202	-		500	20.4	0.22	0 240 5	.,	verilog	28 11		Y asm	N 4G 4G	Y 10	++	32	2018 201 2012 201	
8bit-verilog_mo	https://github.c	stable	Josh Friend Juan Gonzalez-Gomez	accum	15 15	zu-2e kintex-7-3	James timing	88	6	1	227	## 14.7	0.55 2	0 865.2	IX	verilog			V	N 4K	Y 16	1	_	2012 201	12 for class project, small data stack PB clock, students to add features 16 https://github.com/ 26 chptr course using Apollo Comman ??why LUT count different from agenorm
acc	https://github.c	stable	Juan Gonzalez-Gomez	accum	15 15	zu-3e	lames DEF ex	88	6	1	221	## 14.7	0.67 2	0 805.2	IX	verilog	1	acc2	Y yes	N 4K		-		2016 201	16 https://github.com/26 chptr course using Apollo Comman ??why LUT count different from agonorm
agcnorm	https://opencor	0.00.0.0	Dave Roberts	accum	15 15		James Brakef	3732	4	2	20	## 14.7	0.66 1	0 3.5	X	vhdl	5	AGC	Y	N Y 4K 72K		+	1	1962 201	12 http://klabs.org/h Apollo Guidance Computer via 3-input NOR gate emulation
ahmes	https://github.c		Fabio Pereira		8 8		James Brakef	186	6			## 14.7				B vhdl		ahmes		N N 256 256				2016 201	
asip38	https://aaltodoo	c.aalto.fi/b	Lauri Isola	accum	32 38										Х		14		Y asm	N Y 16K 16K				2018 202	21 http://www.kolun Application-Specific Instruction set Processor, masters thesis
ben_eater_8bi			Paul Kappmeyer	accum	8 8											schemat									https://github.com/Digital schematic, Ben Eater uP
ben_eater_up			Ajith Thomas		8 8											vhdl			Y asm	N 256 16				202	
ben_eater_up			Humberto Silva Naves	accum	8 8											verilog	14	computer	asm	N 256 16				2015 201	
ben_eater_up	https://github.c	,	Ken Jordan	accum	8 8											vhdl		system	Y asm	N 256 16		$\perp \perp$		2015 201	
ben_eater_up	https://github.c	om/JetSta	XarkLabs	accum	8 8											vhdl	38	computer	Y asm	N 256 16	Υ			2015 201	
oit-serial	https://github.c	om/howe	Richard Howe	accum	16 16	zu-3e	Juliica Cirora	init bkRAN	0			## v21.1	0.67 51	0		vhdl	6	top	Υ	N 4K 4K	N 15	\perp		2020 202	21 bit serial, 16-bit uP, very simple supports Forth
blue	https://opencor	0.00.0			16 16	spartan-3	James remov	1025	4	\vdash	63	## 14.7	0.67 1	0 41.1	Х				reb	N 4K 4K	14 20		2	2009 201	
blue_fpga	https://github.c		Jaime Centeno		16 16		lamas Port 5	1754	4				0.22	0 10-	X			system	Y	N 4K 4K		4	2	2021 202	
c16 c88	https://opencor		Jsauermann Daniiel Bailey		16 8		James Brakef James Brakef	1751 3088	6			## 14.7 ## 14.7	0.33 1 0.33 2		X		22	Board_cpir	nii yes Y asm	N 64K 64K N 8 256		+	0	2003 201 2015 201	
c88	https://github.c		Daniiel Bailey Daniiel Bailey	accum	8 8		James Braket	2664	4			## 14.7			X		25		Y asm Y asm	N 8 256		+	8	2015 201	
cardiac	https://github.c		Al Williams		13 12		James Brakef		4				0.30 1						Y asm	N 100 100			٥	2013 201	
classic HP cale			Brian Nemetz		56 10		James Brakef	1750	6		_	## 14.7						classichp		N 30 4K			7	2013 201	processor & ROMs for HP-55, 45 & 35 includes LED display driver & UART, for Pag
cpu mcnally		Judic	Iain McNally		16 16	AIIILEA-7-3	James Braker	1/30	- 1	3	233	14./	0.1/ 10	2.2	^	B system v			·	N N 4K 4K	140	+		2012	
eight32	https://www.so		Alastair M. Robinson		32 8	cyclone-4	Alastai approx	1300	4		133	-	1.00 1	0 102.3				eightthirty	Y ves		1 Y 28	+	8	2019 202	
ez8	https://github.c		Howard Mao		8 16	-,	James replac	644	6			## 14.7	0.33 2		Х	verilog	13	ez8_cpu	. ,,,,,	256 4K		+	<u> </u>	2019 202	
fpga4_8bit_up	http://www.fpg		Van Loi Le	accum	8 8		James Brakef		6	1			0.33 2					computer o		N 96 128		+	2	2014 201	
fpga4_up8_12			Van Loi Le		8 12		James degen		en 6				0.33 1					microcontr		N 30 120	1 10	\vdash	_	2016 201	
hack	https://github.c		Jegor van Opdorp		16 16		23,011	1				1		1		system			Υ	N Y 32K 32K	N	\vdash	2	202	
hack	https://github.c		Peter Clarke		16 16	1								1	х	verilog	22		Y	N Y 32K 32K			2	201	
hack	https://github.c		Philip Zucker		16 16							_		1		verilog	1	.,	Y	N Y 32K 32K		\vdash	2	202	
hack	https://github.c				16 16	1	Wu Hanot co	267	4	4		1		1	L		22	hack	Υ	N Y 32K 32K		\vdash	2	202	
hack		,	Michael Schroder		16 16			-07						1		vierilog			Υ	N Y 32K 32K		\vdash	2	201	
hamblen scom			James O. Hamblen	accum		cyclone-1	James altera	80	4	1	204	## q18.0	0.67 2	0 852.7	i					N N 256 256		+	1	200	
hamblen scom	http://hamblen	stable	James O. Hamblen	accum	16 16	cyclone-1	James altera	196	4	1	166	## q18.0		0 283.5	i	verilog		DE2_TOP		N N 256 256				200	
	https://github.c		Alexandre Dumont	accum								120.0		1		verilog	ΓŤ		Υ	N 250 250	Y 16	2		2018 201	
hrm-cpu		alaaaiaa	Mahesh Palve		8 15	kintex-7-3	James using	786	6			## 14.7	0.33 1		Х	verilog			Υ	N 128 1K				2014	pipelined, state machine UART, SPI & timer included
	https://opencor	pianning										_													
hrm-cpu	https://opencor https://opencor		James Brakefield	accum	1 9	kintex-7-3	James 1 stage	75	6	1		## 14.5		0 91.2			2	lem1_9	Υ	N Y 32 2K			1	2016 201	17 single bit at a time, absolute adrs
hrm-cpu inst_list_proce	https://opencor https://opencor https://opencor	alpha stable	James Brakefield James Brakefield James Brakefield	accum	1 9	kintex-7		63	6	1	358	## 14.5		0 227.2	ILX		3	lem1_9 lem1_9mi lem1_9pti	Y asm		N 8		64 1	2016 201 2003 200 2016	

See	_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT	Dff È	£ blk	F max	e tool	MIPS clk	s/ KIPS		S src code	#src files	top file	र्हे chai		ax byte	# inst	lr # pi	start la	note worthy comments
The content of the co	lem16 18		alpha	James Brakefield	accum	16 18	kintex-7-	James Brake	f 483	6	5 1	294	## 14.5	0.16	.0 97.4	X	vhdl	2	lem16 18	n	N 256	LK	77	In	1 2010 20	018 variable bit-length memory read/writ op-codes coded, untested
The property of the property o	lem4_9	https://opencor			accum	4 9	kintex-7-3	James 1 stag	144	6	5 1	195	## 14.5	0.16	.0 216.7	7 IX		2	lem1_9	Υ	N Y 32	2K N			1 2016	binary & BCD digit addition, speed mode
See Language of the process of the p	lem4_9ptr	https://opencor			accum	4 9												2	lem1_9pti	Υ						binary & BCD digit addition, speed md 4 index registers: (ix),(ix),(ix++),(ix+off)
1	lem4_9ptr	https://opencor								6			## 14.5										24			binary & BCD digit addition, speed m(4 index registers: (ix),(ix),(ix++),(ix+off)
The control of the co		https://opencor						Martin Schoo	112	6	5 1	182		0.67	.0 ####											
The section of the control of the co		https://www.e-b				0- 0-		Martin School	162	1		162		0.17	0 167 0					v yes			0 3	_		
A. C. M. C.	lwrisc	https://onencor											## n13.1			1		_		asm				10		
The control of the co		http://www.hor	0.000.0				airia-2	James Brake	00	- '	`	230	## Q13.1	0.17	445.0	+			II3C_COTE					7		
The contract of the contract o	mano_machine	https://github.co				16 16	kintex-7-	James needs	364	6	5		## 14.7	0.67	2.0				microproc	Υ	N 4K		25			016 https://en.wikiper.course.project, bidir mem data for XC9572 CPLD, large # of latches
And Securing May 16 Personant Market May 16 Personant Market Mark	mano-compute	https://github.cr	om/Amin/	Amin Aliari	accum	16 16	5										vhdl	19	sayeh	Υ	N 4K	IK N	25		20	020 https://en.wikiped Mano uP implementation, course pro different use of sayeh: simple & yet enough
Section 1. Application 1. Applicatio	mcpu	https://opencor							f 41	6	5												4			
See		https://opencor																					17			
Trigonomy Control (1982) And the state of the property of the		http://members				16 16				6	5									Yasm			8			
See		http://members				8 16		James Brake	531	6)	204	## 14./	0.33	3.0 42.3	3 X	vhdl			Y		ZK Y	10		2002 20	002 http://members.olderived from 1 im Boscke's mcpu also micro8 and micro8b variants
The control of the co								James Brake	107	70 6		EOO	## 221.2	0.22	0 550 /							AV N				
The control of the co						16 16				76 0	,	300		0.22	0 336.4	^	V vhdl	0	misc forth	V vos	N 64K C	4K N	10		20	
The section of the property of						8 11	24-36	Janies Artere	IIICIII		,		## VZ1.Z	0.22		_	i viidi		THISC_TOTAL	1 yes	N Y 256	Y	7		2017 20	
The property of the property o		https://opencor				31 31										1	verilog	29	mix	Y	Y 4K	IK N	49 4	8		
The contract of the contract o	mocha	https://github.c													1	1				Y asm				17		
Authors (Authors and Service S	mroell_cpu	https://bitbucke					kintex-7-	James added	185	6	5	357	## 14.7	0.33	.0 637.1	Х	vhdl			Υ			10			
The contribution of the co	multicomp	http://searle.ho			accum							L				L		Ľ	L_					\perp	20	014 https://blog.gadge6502, 6800, 6809 & Z80 on Cyclone II; Basic, CamelForth and CPM; also SD card, UA
	multicomp	https://github.c			accum																				20	021 https://hackaday. 6502, 6800, 6809 & Z80 on Cyclone II console available
The first fragment of the law for	mycpu		mature	Dennis Kuschel						6	5 1							28	cpu_top	Υ					2010	originally in TTL micro-coded
Martine Mart	ncore	https://opencor					kintex-7-	James Brake	f 223	6	5	105	## 14.7	0.67	.0 316.3	3 X		3	nCore	Υ			16	16		
Control Cont				,			_				$\bot \bot $			\Box						Υ				$\perp \perp \perp$		
Proceedings																	_								20	
Company Comp		https://www.ch	0.00.0	ение риен и ениен						6	5			0.00		L										
State Control Contro		https://github.c								6	5													1		
International part of the Supersymmetry and	opc.opc3cpu	https://github.c			accum																			1		
State Cambridge The State Cambridge Cambridg	opc.opccpu	https://github.c					kintex-7-	3 James reduc	101	6	5	526	## 14.7	0.15	1.0 195.4	X			opccpu	_			13 3	1		
Process of the control of the cont		https://www.pjr				_												_					24			
Series Se	parwan				accum					6	5									Y yes						
Section Supplements by Supplements of Supplements o							kintex-7-	James Brake	f 161	6	5	76	## 14.7	0.33	1.0 38.8	3 X		_		Y yes						
Process of the control of the cont		https://github.co															_			Υ			12			
131 Imply/weeps of state 101 may / weeps of st	popcorn	http://www.fpg								-		347		0.00		X							43			
wages of the property of the p		\vdash																		Y yes						
with the complete of the compl		http://www.sing	stable							6	5					5								1		
Part		https://github.co	om/Steve-							67 6	5	625	## v21.2	0.67 2	1.0 1261			6	hello_wor	Yasm						
Second							zu-se	James Brake	230	131 t) 1	450	## V21.2	0.67	2.0 650	,			myco	Y asm	N 4K	łK.	14		20	
Magnetic		https://github.co		Maxime Boullot											-	1		+			N 22	22 V			20	incos ops between decumulator a register, r
## State Sta		https://electron		Robort Finch				Lamor Brako	11216	-		122	## \\111	0.67	0 2	, v	*****	10	r+fcEnn24	v			٥	16		
Ample of the property of the p		https://opencor							_		, 4												-	10		
Implies BL Cond. 15 1 1 1 1 1 1 1 1 1		https://opencor						anies no Lo	46		,	200	## 14.7	0.10 4	1.0 104.2	_ ^		76	fnga couir	Vacm			3			
Inter-principle Inter-prin		https://github.co	DCtu				<u>'</u>		1			1				1				1 asiii	IN D4K C	410				
180-cpc	suite-16	https://github.co														1		_							20	
## ## ## ## ## ## ## ## ## ## ## ## ##		Tetps://gianab.co					kintex-7-	James bypas	709	6	5	83	## 14.7	0.67	3.0 26.2	X			cpu	Y	N N 64K 6	4K Y	182			
Mags	td4	https://github.c				8 8			f 102			200	## 14.7	0.20	.0 392.2	2 X	verilog	5	td4 top			16 Y			2012 20	015 very small uP
Integral Perfusion Company of Integr	tiny8	https://opencor	altera dsg	Ulrich Riedel	accum	8 8	arria-2	James needs	async RC	M A	4		## q18.0								256 6	4K Y		256	2002 20	009 Altera megafunctions
State Mass/Josephson Mass Mineral Crabbres Mine	tinyfpga	https://github.co	stable	Ken Jordan		8 8		James Brake	f 185	6	5 1	175	## 14.7	0.33	86.9	X	vhdl						10			
18 18 18 18 18 18 18 18	tis-100	https://github.co	,																	Y asm			13			
Process Proc	tisc	https://opencor				_															N 256	LK Y		2		
State Patrice State Patrice		https://opencor				8 16						270		0.33	3.0 67.4	X				Υ			3	4	2014 20	
https://gettub.com/Cross_Archardes/archardes		https://people.e				43						L		0.4-		+						42	_	++	2000	
ARC												134				1							8	++		
Imm_rusian mm_rusian mm_ru									203	4	++-	+	14.7			1			computer				14	+	2017 20	
Immunistants Internation		https://aithub.co	om/panva			32 27			AM for in	st & dat 6		1	## v21 1	-	_	1			ton			_	_	16	20	021 from "Digital design and computer arisingle cycle lemoty synthesis
Immunication https://github.com/CDOS/ruslan arm 32 32 32 32 32 32 34 34		https://github.co	om/0xD50			32 32		Julies Follo	2 (14) 101 111	Jt 04 000 0		200	## v21.1			,								16	20	from "Digital design and computer ar single cycle, empty synthesis
Immunish https://github.com/00.0056 uslan arm 32 32 us-3e arm substitution		https://github.cr	om/0xD50		_	32 32			397	F	5	200			-	1				Y yes		_			20	
Immunitative Introst/Jopenous Immunitative		https://github.cr	om/0xD50			32 32			3563	6	5	147					- ,			Y yes					20	
ore_arm https://opencor beta Konrad Eisele ARM 32 16 kinex-7-3 James Brakef 1239 6 3 250 ## 14.7 1.00 1.0 2018 X Y V N 151 arm proc Y Y S N 256M/256M 16 2003 2009 https://ex.source/every large project with many unused missing associated many unused missing associated many unused missing associated missing associa		https://opencor	es.org/pro			32 32		James altera	primitive	s 6	5	T		1.00	.0	А	vhdl			Y yes	Y 4G	IG Y	80		2014 20	
ore_arm https://opencor beta Konrad Eisele ARM 32 16 kinex-7-3 James Brakef 1239 6 3 250 ## 14.7 1.00 1.0 2018 X Y V N 151 arm proc Y Y S N 256M/256M 16 2003 2009 https://ex.source/every large project with many unused missing associated many unused missing associated many unused missing associated missing associa	cbox16	https://github.cr	om/Engin	engineersbox	arm	16 16	spartan7	James errors	5	6	5		## v22.1				schema	1 10	manual_c	ou	N 64K 6	4K		8	20	022 ARMv7 / MIPS IV hybrid ISA microarc Digital schematic, VHDL & verilog
	core_arm	https://opencor	beta	Konrad Eisele				James Brake	f 1239	6	5 3	250	## 14.7	1.00	.0 201.8	3 X	Y vhdl	151	l arm_proc	Y yes	N 256M25	6M		16	2004 20	
pup-arm https://glthub.com/techd_Ankt Solanki ARM 32 32 32 32 32 32 32 3	cortex_m3	http://www.clor	proprietar	Tobias Strauch			i											tary						16		cortex M3 data sh claims to be mature various academic papers, several projects
ARM_Cortex_Attps://develop	cpu-arm	https://github.co	om/techci	Ankit Solanki													vhdl	18	processor	Y yes	Y 4G 4	IG Y	80	16	20	
RRM_Cortex_Name_Co	nnarm	ftp://ftp.gwdg.d									$\perp \perp \perp$					\Box					\Box			\perp	\perp	mentioned at https://en.wikipedia.org/wiki/Amber_(processor_core), ran afoul of
RRM_Cortex_Nttps://www.arm/roprietarl_ARM	ARM_Cortex_A	https://develope			ARM A53											*		_			Y	Υ			\perp	https://en.wikiped uses pro-rated LC area dual issue, includes fltg-pt & MMU & caches
RRM. Cortex. https://opencor stable Conor Santifort ARM/ 32 32 22 23 24 24 24 25 25 25 25 25		https://develope					arrira V	altera	4500		-	1050	$\sqcup \!\!\! \perp$										80			
ARM Corex <u>Altros://develope</u> ASIC ARM ARM RS 32 16 asic Xlinx MARM RS 32 18 asic Xlinx MARM RS 32					7 (11(14) 14) 1	J2 20	1	1011 65	4000	6	-	265	\vdash													
Inter- https://opencor stable Conor Santifort ARM7 32 32 23 23 24 James Jarea o 3015 1857 6 10 108 ## V2.1.1 0.75 1.0 40.7 1.1 V. Verilog 25 23 200 27 Ves N 46 46 V 80 16 3 2010 2017 https://en.wikiped.no.MMU, shared.cache mber https://opencor stable Conor Santifort ARM7 32 32 23 23 23 James Jarea 506 332 6 0.32 23 20 1857 6 10 108 ## V2.1.1 1.0 5 1.0 36.4 1.1 V. Verilog 25 23 200 2017 https://en.wikiped.no.MMU mber https://opencor stable Conor Santifort ARM7 32 32 kintex-7-3 James Braker 6.013 6 18 12.7 ## V1.1.1 5.0 5.0 1.0 21.8 II. Verilog 25 23 200 V. Verilog 1.0 2.0 2.0 V. Verilog 2.0 2.0 2.0 V. V. V. V. V. V. V.	AKM_Cortex_N	nttp://www.arm	proprietar	AKM					1900	6						AIX		tary							3 2007	
Imber https://opencor stable Conor Santifort ARM7 32 32 22 23 24 almes grade 566 238 6 20 175 ## V1.1 1.05 1.0 364 IX. verilog 25 25 25 200 200 V vs N 46 46 V 80 16 5 2010 2017 https://en.wikiped no MMU MU		nttps://develop			7 (1111)	3L 10	usic		2105	,	•		##24.4			, 112		125	-22	Y yes			80		2010 30	real time interrupt narraing
Imber https://opencor stable Conor Santifort ARM7 32 32 kintex-7-3 lames Braker 6.103 6 18 127 ## vis.2 1.05 1.0 2.18 I.K verilog 2.5 a2.5 core Y yes N 4.6 4.6 Y 8.0 1.6 3 2010 2017 https://en.wikiped.no MMU started cache Conor Santifort ARM7 32 32 kintex-7-3 lames Braker 6.103 6 2 8.2 ## 1.4.7 0.7 1.0 5.0 I.K verilog 2.5 a2.5 core Y yes N 4.6 4.6 Y 8.0 1.6 3 2010 2017 https://en.wikiped.no MMU, shared cache 2048 LUTs used as single port RAM control of the started lames Conor Santifort ARM7 32 32 kintex-7-3 lames Braker 2.3 at 1.4.7 0.7 1.0 5.0 I.K verilog 2.5 a2.5 core Y yes N 4.6 4.6 Y 8.0 1.6 3 2010 2017 https://en.wikiped.no MMU, shared cache 2048 LUTs used as single port RAM control of the started lames Conor Santifort ARM7 32 32 kintex-7-3 lames Braker 2.3 at 1.7 1.0 1.0 1.0 7.4 I.K verilog 2.5 a2.5 core Y yes N 4.6 4.6 Y 8.0 1.6 3 2010 2017 https://en.wikiped.no MMU, shared cache 2048 LUTs used as single port RAM control of the started lames 2.4 at 2.4		https://opencor																								
Imber https://opencor stable Conor Santifort ARM7 32 32 kintex-7-3 James Braker 6409 6 2 82 ## 14.7 0.75 1.0 9.6 IX verilog 25 a23 _core Y ves N 46 46 Y 80 16 3 2010 2017 https://opencor alpha Kongzilee ARM7 32 32 kintex-7-3 James Braker 2312 8 8 4 14.7 1.0 1.0 7.4 IX vhd 1.0 1.0 7.4 IX vhd 1.0		https://opencor	0.00.0							2382 6								20	a25_core	v yes						
hks8 https://opencor alpha Kongzilee ARM7 32 32 kintex-7-3 lames placed ofing practice 6 l ## 14.7 1.067 1.0 1.0 7.0 7.10 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0		https://opencor							E 64U0									25	a23_core	yes y yes				16	3 2010 20	017 https://en.wikipedno.MMII. shared cache 2008 IIITs used as single port PAM
torm_core https://open.cor beta Stephan Nolting ARM7 32 32 kintex-7-3 James Brakef 2312 6 3 4 59 # 1.79 # 1.79 1.00 1.		https://opencor										- 62				, ILA				V ves	N EVK C	4K V	ou	10		
torm_soc https://open.cor beta Stephan Nolting ARM7 32 32 kintex-7-3 James Brakef 3514 6 3 4 159 ## 14.7 1.00 1.0 45.2 X Y whd 40 storm_toff Y yes N 4G 4G Y 32 8 2012 2015 STORM SOC cache & no peripherals		https://opencor									3	170				l IV				yes Y yes	N AG	IG V	-	32		
an https://opencyd_alpha Revanth Kamarai ARM/ 32/32 kintex-7-llames Brakef 7558 6 1 9 135 ## 14.7 1.00 1.0 179 X verillog 37 Izan ton VIVss N N M 4C 4G V 156 2017/2022 https://deithub.co/daRMM4T&Thumbul	storm_core	https://opencor								- 6	3 4									Y VPS	N 4G	IG Y				
	zap	https://onencor																37	zap ton	Y ves	N N 4G	IG Y		16		

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	the ran	F n max	a tool	MIPS clk	KIPS t /LUT	ven dor	S src code	#src files	top file	chai	fltg P max max		adr mod	# pip	start las	note worthy comments
zap	https://openco	r alpha	Revanth Kamaraj	ARM7	32 32	arria-2	James high D	10284	А	2 3	3 111	## q18.0	1.00 1	.0 10.8			37	zap_top	Y yes	N N 4G 4G	Υ		16	2017 202	2 ddi0100e_armv1-: ARMv4T & Thumbv1 has cache & mmu
arm9-soft-cpu	https://github.c		Li Xinbing	ARM9			James vivado						1.00 1			verilog	4	arm9_con	Y yes					202	ARMv4-compatible CPU core Dhrystone value: 1.2 DMIPS/MHz
arm9-soft-cpu	https://github.c	conny mocnici	Li Xinbing		32 32		James vivado			5 4			1.00 1			verilog		risclite_m:		Y 4G 4G				202	ARMv4-compatible CPU core no interrupts or reg banks
arm9-soft-cpu	https://github.c	com/risclite	Li Xinbing Grant Wilk	_	32 32		James vivado	1807 2860	736 6				1.00 1					risclite_m:		Y 4G 4G			46	202	ARMv4-compatible CPU core no mult, interrupts or reg banks https://grantwilk.custom.uarch for the ARMv4 ISA on Il course work, too level is schematic.
armv4_uarch	https://github.c	om/granti	Grant Wilk	ARM9	32 32	max10 zu-3e	Grant Wilk	2860 defaults	4		50	## q18.0	1.00 1	.0 17.5	Α	vhdl	18		Y yes	N 4G 4G	Y	+ +	16	202	https://grantwilk.jcustom uarch for the ARMv4 ISA on Ill course work, top level is schematic
atmega8 pong	https://fr.wikive	e stable	Juergen Sauermann	AVR	8 16		James clock	2767	4	1 1	53	## 14.7	0.33 1	.0 6.3	X	Y vhdl	37	avr_fpga_	Y ves	N 64K 64K	Y 1	7	4	2017 201	7 several projects using avr core uses Sauermann core
atmega8_pong	https://fr.wikiv		Juergen Sauermann	AVR	8 16	spartan-3	James clock	2898	4	1 1	1 53	## 14.7	0.33 1	.0 6.0	Х	Y vhdl		pacman_N	Y yes	N 64K 64K	Y 1	7	4	2017 201	several projects using avr core uses Sauermann atmega 16 core
attiny_atmega	https://openco		Gheorghiu Iulian	AVR	8 16		James vivado		116 6	5	179	## v21.1	0.33 1				9	mega_cor	Y yes	N 64K 128I			32	2018 201	https://git.morgot configurable AVR processor w/8 configurations
avr_core	https://openco	stable	Rusian Lepetenok		8 16	zu-3e	James vivado	1624	519 6	5	250	## v21.1	0.33 1	.0 50.8	Х	verilog		avr_core	Y yes	N 64K 128I		2	32	2002 201	7 VHDL core also
avr_core	https://openco		Rusian Lepetenok		8 16 8 16		James Braket	2135	6	1	127	## 14.7			X			avr_core		N 64K 128I	1 1 1	2	32 32	2002 201	7 VHDL core also
avr_fpga avr_fpga	https://openco	r stable	Juergen Sauermann Juergen Sauermann	AVR	8 16	kintex-7-3	James Braket	1606 1877	6	1		## 14.7		.0 24.7		Y vhdl		cpu_core avr fpga	Y ves	N 64K 128		2	32	2009 201	extended lecture on FPGA uP design https://fr.wikivers extended lecture on FPGA uP design missing module in atmega8_pong_vga
avr fpga	https://openco	r stable	Juergen Sauermann	AVR	8 16	zu-3e	James vivado	1606	6	1	5 113	## v21.1	0.33 1	.0 20.2	Х		20	cpu core	Y yes	N 64K 128	(Y 7)	2	32	2009 201	extended lecture on FPGA uP design
avr_fpga	https://openco	r stable	Juergen Sauermann	AVR	8 16	zu-3e	James vivado	1877	6	5 1	5	## v21.1	0.33 1	.0	Χ	Y vhdl	20	avr_fpga	Y yes	N 64K 128I	Y 72	2	32	2009 201	https://fr.wikivers extended lecture on FPGA uP design missing module in atmega8_pong_vga
avr_hp	https://opencor		Strauch Tobias	/	8 16		James 2 slot		6	i i			0.33 1					avr_core_		N 64K 128I		2	32	2010 201	hyper pipelined (eg barrel) AVR
avr8	https://openco		Nick Kovach	AVR	8 16		James Braket		6	5	418	## 14.7		.0 792.2				rAVR	Y yes	N 64K 64K	-	7	4	2010 201	Reduced AVR Core for CPLD not a full clone, doc is opencores page
avr-cpu avrtinyx61core	https://github.c	stable	Andreas Hilvarsson	AVR AVR	8 16	zu-3e kintex-7-3	James vhdl 2 James Braket		6		104	## v21.1	0.00	.0 51.5		vhdl vhdl		avr_cpu mcu core	Y yes	N 64K 128I		2	32 32	2008 200	
ax8	https://openco		Daniel Wallner		8 16		James missir		6			## 14.7						A90S1200		N 64K 128			32	2008 200	both A90S1200 & A90S2313 inserted fake inst ROM
classy_core_17	https://github./		Andreas Schweizer	AVR	8 16		Andreas Sch	358	4		164	## 14.7		.0 151.2		vhdl		top	Y yes				32	201	https://blog.classy.adjuct to some custom logic Implementing a CPU in VHDL parts 13
navre		stable	Sebastien Bourdeaudu	AVR	8 16	kintex-7-3	James Braket	990	6	5	207	## 14.7	0.33 1	.0 69.0	AILX	verilog		softusb_n				2	32 2	2010 201	https://www.milk AVR clone, part of www.milkymist.org
openxir8			alorium technology	AVR		i										Y verilog								201	https://www.alori AVR clone, Sno and Hinj Arduino com https://www.youtube.com/watch?v=Drr1M9
pavr	https://openco	r alpha	Doru Cuturela	AVR	8 16	kintex-7-3	James Braket	2630	6	5	132	## 14.7	0.33 1	.0 16.5	Χ		_	pavr_cont	,	N Y 4K 4M		2	32 6	2003 200	superset of AVR
risc8softcore riscmcu	https://github.c	com/osrese r stable	Trammell Hudson		8 16 8 16	arria-2	James LPM p	aramete-	errors 4	+		## a18.0	0.33 1	0		verilog vhdl		risc8-soc	Y yes	N Y 64K 64K N Y 128 512		2	16 3	2020 202	mostly compatible with the AVR instruction set thesis added 5 inst to AVR
softavrcore	https://opencor					arria-2	Jailles LPIVI P	ai ameter	errors 4	++		## Q16.0	0.55 1	.0		Y verilog		v_riscmcu	yes V ves	N Y 128 512 N 64K 64K		4	10 3	2019 202	https://szofi.net/g full implementation of AVR 2-stage pi variants: VR2, AVR2.5, AVR3, AVR4 & AVR5
xmega core		r beta	Gheorghiu Iulian	AVR	8 16	kintex-7-3	James Braket	1116	6	, 	120	## 14.7	0.33 1	.0 35.6	X			mega_cor		N 64K 128I	Y 7:	2	32	2019 202	https://szdif.ner/grain implementation of AVR z-stage pilvariants: VR2, AVR2.5, AVR3, AVR4 & AVR5 https://git.morgot 8 AVR cores. 4 sets LUT counts poster https://git.morgothdisk.com/VERILOG/VERILOG
c2650_mister			Grabulosaure		8 8			-110	-		12.0	2-1.7		33.0	ı		39	sys_top	Υ , 23	N 32K 32K		1 1		2017 202	https://en.wikiped clone of Signetics 2650 uP based on the IBM 1130, Altera project & PLL
hp86b	https://sites.go	errors	Olivier De Smet	Capricorn	8 8	spartan-3	James unres	olved xilin	x interf 4	1		## 14.7	0.33 2	.0		verilog							64	2010	https://en.wikiped uses PicoBlaze, emualtes HP86B picoblaze uart uses LUT4s
btsr1arch	https://github.c		Brendan Bohannon	CISC	64 16	5						14.7			Х				Y yes	Y N 256T 256		4	32	2018 202	https://www.yout 64-bit regs, 16x inst, 48-bit VM BJX2 is superset of BtSR1, 4 data sizes
btsr1arch	https://github.c		Brendan Bohannon	CISC	32 16		James Braket		6	5 1	167	## 14.7	1.00 1	.5 23.3	Χ			bsrexunit	Y yes	Y N 64K 64K	Y 64	4	32	2018 202	is BtSR1, msp430 like, fltg-pt defined 3 data sizes, no (R++) or (R) modes
copro6502	778	stable om/Forwa	David Banks	0.00	8 8 64 32				each core		70	## v20.1	1.00 1	.0 5.8	х	Y VHDL &			Y	Y 64K 32K		-	64	2014 201	https://stardot.or/65C102, Z80, 80286, 6809, PDP11, ARM2 & 32016 cores selectable by DIP switch on this sylvanian with the sylvanian syl
forwardcom lc-2	http://www.cs.		Agner Fog Fric Frohnhoefer	0.00	16 16		Agner Fog James gate le		-	_	70	## V20.1	0.67 2		Х	system		lc2 all	Y asm	N 64K 64K			8	2016 202	https://github.com/xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
one-der			Al Williams	0.00	32		James missin		4			## 14.7	1.00 1					topbox	Y yes	N 04K 04K	IN II	9	0	2002 200	The One Instruction Wonder TTA
raptor16	www.spacewin		Steve Haywood				James Braket		6		319	## 14.7			Х			raptor16	Y yes	N N 64K 64K	N	+		2004	8 data & 8 adr regs no multiply, 8 adr modes
w450		errors	Ze Long		8 8		James blocki		blockin 6	5		## 14.7				verilog		w450	1	256 256		8	4 3	2012	appears to be class project 3 versions of w450, used latest, patches cause
xproz	http://www.bit		Herbert Kleebauer		16 16			atic base	d					.0		schema			Y asm	N 64K 64K				1993 199	documentation in German *.1 schematic design
z3	https://openco		Charles Cole		8 8		James Braket		A	1 2	141	## q18.0		.0 4.4					Y	128K 128I	(2014 201	https://en.wikipedInfocom Z-Machine V3, youtube videdhttp://inform-fiction.org/zmachine/standards
z-machine t400	https://github.o		Robert Baruch Arnim Laeuger	0.00	8 8		James Braket Arnim Laeuge		A 3	4	60	## q18.0	0.33 3 0.16 4	.0	IX			plugh t400 core	Y	N Y 64 1K	V			2016	http://inform-ficti Z-machine (Zork) https://www.youtube.com/watch?v=2fNBkUC
cray1	www.chrisfento	alpha	Christopher Fenton	CRAY1			James Braket		_	19 1		## 14.7		.0 56.6	X			cray_sys_:	Y ves	Y N 4M 4M		Q	536	2010 201	https://www.chris homebrew Cray1 24-bit address registers
cray1	www.chrisfent	alpha alpha	Christopher Fenton	CRAY1	64 16	zu-3e	James undef	11510	6	15	1 127	## v21.1	6.00 1	0 30.0	X	verilog		cray sys	V ves	Y N 4M 4M		8	536	2010 201	CRAY data sheets homebrew Cray1 24-bit address registers
cray2_reboot	https://openco		John Kula		64 16		Junies under	11510		13	-	IIII VEZIZ	0.00			non-EDI		te & module	Y ves	Y N 256M 256N	/ N 128	8	528	2016 201	7 Cray 1, 2 & 3 docs gate level code 32-bit address registers
aspida	https://openco	rstable	Sotiriou	DLX	32 32	zu-2e	James dated	xilinx prin	nitives 6	5		## v20.1	1.00 1	.0	Х			DLX_top		4G 4G				2002 200	DLX compiled sync version
aspida	https://openco	r stable	Sotiriou				James dated	3586	6	5	257		1.00 1		Х			DLX_top		4G 4G				2002 200	DLX compiled sync version
dlx			Martin Gumm		32 32		James errors		6	5		## 14.7	1.00 1	.0		vhdl	120		Y asm				32	1995 201	University of Stuttgart, asic dsgn case statmt others clause has problems
dlx_calvino	https://github.c	,	Alessandro Calvino		32 32											vhdl			Y yes				32	201	masters thesis also supports Synopsys Design Compiler
dlx_chiara dlx_nicola	https://github.c		Alessandro Di Chiara Nicola Vianello		32 32 32 32	kintex-/-:	James Braket	2915	6	,	90	## 14.7	1.00 1	.0 30.9	Х	vhdl vhdl		a-dlx a-dlx	Y yes Y asm	N 4G 4G N 4G 4G		-	32 5 32	2017 201	Course project, no RTL comments, VHDL via instructor? masters thesis five stage pipeline, forwarding, automatic haz
dlx_palmiero	https://github.c		Christian Palmiero		32 32	kintex-7-3	James design	heiarchy	proble 6	;		## 14.7	1.00 1	.0		vhdl		a-dix	Y yes	N 4G 4G		+ +		2015 201	Course project, VHDL to netlist (STM ASIC design
dlx_superscala	https://www.rs		Joachim Horch		32 32		James degne		6	5		## 14.7				vhdl		dlx	Y yes	N 4G 4G			32	1997 199	Course project, Two inst/clock, doc in collapses for no apparent reason
bobcat		beta	Stan Drey	DSP	16 24		James Braket	1622	6	1	107	## 14.7	0.67 1	.0 44.0	Х	vhdl	30	bobcat_cc	Υ	N 64K 64K				1998 200	dead web links
dsp16	https://github.c	com/jotego	Jose Tejada		16 16			2471	612 A	1	2				_	8		jtdsp16	Y asm	N Y 64K 64K		-	16	2020 202	compatible with ATT WE DSP16
dspuva16	http://www.DT		Santiago de Pablo		16 16		James Braket	332	6	5 4		## 14.7		.0 640.7	Х			dspuva16		N Y 256 4K		0	16	2001 200	www.1-core.com/ 16 bit data memory, 24 bit regs broken web link
oc54x ensilica	https://opencor		Richard Herveille	DSP eSi-1600	16 16		James Braket	2225 1100	6	1	180	## 14.7	0.67 1 1.00 1	.0 54.1				oc54_cpu eSi-1600		N Y 64K 64K		2 10	16	2002 200	40-bit accumulator, barrel shifter C54x clone verilog source included with license room for 90 user inst, also as ASIC
ensilica	http://www.en			eSi-1600	16 16	virtex-5	ensilica	1100	6		160			.0 145.5	IX		\vdash	eSi-1650	Y yes	64K 64K				2001 201	verilog source included with license room for 90 user inst, also as ASIC
ensilica	http://www.en			eSi-3200	32 16			2200	A	1	200			.0 181.8	IX			eSi-3250		4G 4G				2001 201	verilog source included with license room for 90 user inst, also as ASIC
ensilica	http://www.en				32 16	stratix-4		1800	А	1	200			.0 166.7		verilog		eSi-3200	Y yes	4G 4G		4 10		2001 201	verilog source included with license room for 90 user inst, also as ASIC
8bit_chapman	http://www.ec		Rob Chapman, Steven		8 8		James vivado	132	63 6	i 🗍		## v21.1		.0 762.2				stack_pro	Υ	N 256 256				1998 199	course work
8bit_chapman	http://www.ece		Rob Chapman, Steven	forth	8 8	kintex-7-3		176	6	5		## 14.7		.0 245.5	ILX			stack_pro		N 256 256		4		1998 199	course work
b16	www.bernd-pa		Bernd Paysan		16 5		James Braket	554	6		134	## 14.7							Y yes	N 64K 64K		+	+	2002 201	https://github.com two versions: one/15 source files, derived from c18
b16	www.bernd-pa		Bernd Paysan		16 5		James Braket		6			\vdash	0.67 1	.0	IX		1	b16-small		N 64K 64K			_	2002 201	https://github.com two versions: one/15 source files, derived from c18
bugs18 bytemachine	https://drive.go	- Artendaring	Myron Plichota		16 18 8 8		Myron Plicho James Braket		6	_	48	## 1/17	0.33 2	0 120 2		Y verilog vhdl		Bugs18_So			N 19	9		2016 201	Four bit op-codes, Python assembler full set of RTL SOC devices top is Altera schematic results are for 2016 bare core
cd16	http://anycou.c		cOpperdragon Brad Eckert	101111	16 16		James Braket	681	4	1		## 14.7			IX			bytemach cd16	JIII'E	N 128K 8M	. 5	1	_	2003 200	B http://web.archiv/Spartan-3 block RAM bare core
cd16	http://anycpu.c		Brad Eckert		16 16		James Braket	618	4	1			0.67 2			Y vhdl		demosoce	xt	N 128K 8M		+	-	2003 200	http://web.archiv Spartan-3 block RAM includes stack RAMs & some inst RAM
cfm	https://github.c	com/cbiffle	Cliff L. Biffle	forth	16 16	i										haskell				N 64K 64K			ᆂ	2018 201	https://clash-lang Forth-inspired processor targeting the alu inst is ucoded, some missing ops
chad	https://github.c		Brad Eckert		18 16		James DFF ex	1982	6	j .		## v21.1			XIML			mcu_arty		N 64K 64K		3	16	202	verilog, .f &.c code; fpga project files max SOC, -1 speed grad
chad	https://github.c		Brad Eckert		18 16				6	5		## v21.1			XIML			mcu_arty		N 64K 64K		3	16	202	verilog, .f &.c code; fpga project files max SOC, -3 speed grade
chad	https://github.r		Brad Eckert		18 16		James vivado	2196	2211 6			## v21.1			XIML					N 64K 64K		_	16	202	verilog, .f &.c code; fpga project files
chad	https://github.c		Brad Eckert		18 16		James option		6				0.80 1			verilog	33	mcu	Y yes	N 64K 64K		3	16	202	verilog, .f &.c code; fpga project files min SOC, -3 speed grade
cpu16	http://www.ult		C.H. Ting		16 5		James Braket		nort 6		364		0.67 1		Х			cpu16	V	N N 64K 64K		ŏ	_	2000 200	P16 in VHDL CPU24.vhd with width=16
datariow_cnap dfp	https://opencor		Rob Chapman, Steven Ron Chapman		16 16 8 8		James file W		port 6	-	192	## 14.7		.0 213.2	Х	vhdl		DataFlow		N 256 256	+	+		2003	course work
ep16	https://opencol		C.H. Ting		16 5			837	6			## 14.7		.0 213.2	X			DataFlowf ep16.vhd		N N 32K 32K	N 32	,	+	2003 200	8-bitter, generates a custom VHDL stack machine, compiler is in Forth PDF files initialized Lattice memory blocks 5-bit instructions
ep16 ep24	necps.//gitiiUD.C		C.H. Ting		24 6		James substi		6	1		## 14.7		.0 203.6					Y asm				-	2003 200	room for 37 additional op-codes removing stack clear: 503 LUT6 & 143MHz
ep32	https://www.ar				32 6		C.H. Ting	3368	4		107	## 14.7		.0 133.0	É	propriet		-pr-T	. 03111		1 1	+	+	2002 200	https://wiki.forth-kindle book & RTL available: EP32 RIS RTL: \$25 from C.H. Ting
	http://forth.org	mature	CH Ting		32 5					1 1					П	vhdl		ep32	Y forth	N		+		201	has eForth binary & source now free
,			- "	,		-					-	_					_								

uP all soft	opencores or			style /	zs zs		repor com	LUTs	0	£ PIN	F	의 tool	MIPS cl	ks/ KIPS	ven	∪ src	#src		tool	fltg 🖰 m	nax max	byte ⊈	adr	# pip	start las	st secondary web
folder	prmary link	status	author	clone	data sz inst s;	FPGA	ter ents	ALUT	Dff =	Fran	n max	g ver	/inst i	nst /LU	T dor	Scode	files	top file	용 chai	pt n	lat inst	byte #	mod r	eg e	year rev	ris link note worthy comments
eric5	http://www.ent		Thomas Entner	forth	9 8	cyclone-4	entner-electi	110	4	opt	60		0.42	1.0 229.	1 I	proprie	tary			5	12 1K		3	-4	2005 201	
f18a	http://www.gre		Chuck Moore	forth							\perp					proprie			Y yes	$\sqcup \sqcup$						AKA G144A12: 12x12 array family of parallel processors
f21 fc16	http://www.ulti	asic	Jeff Fox Richard Haskell	forth forth	21 5 16						1				-	proprie proprie				\vdash				-	1997 201	11 http://www.ultrat "machine forth", crazy address space chip & simulator, AKA MuP21 or F21 PDF papers chpt 11: VHDL By Example: Fundamentals of I
forth_cpu	https://anycou.		Richard Howe		16 16						1 1				1	vhdl		ton						-	2013 202	21 http://www.aholn.https://github.com/howerj/forth-cpu based on J1 uP, used to operate DIY GPS recie
forth_kf532	https://github.c		Tarasov Ilia		32 6	kintex-7-	James no *.c	1719	6	4 4	1 172	## 14.7	1.00	1.0 100	.3 X			kf532	N	N Y	1K 16K				2013 201	
forth-cpu/h2	https://opencor	stable	Richard Howe	forth			James Braket	1858	6		149	## 14.7		1.0 53.				top		6	4K 64K	25	;		2017 202	
ignite_ptsc			George Shaw		32 8									1.0		proprie				N 4					1995 200	
J1	www.excamera www.excamera		James Bowman James Bowman		16 16 16 16		James area o	253	6			## v20.1		1.0 ####			1	-	Y forth	N 6	4K 64K			2	2006 201 2006 201	15 https://github.com/uCode inst, dual port block RAM 16 deep data & return stacks 15 https://github.com/uCode inst. dual port block RAM 16 deep data & return stacks
J1a	www.excamera		James Bowman		16 16		James DFF e	518	6			## 14.7								N 6					2006 201	
J1a32	www.excamera	stable	James Bowman		32 16	kintex-7-	James DFF e		6			## 14.7				verilog		j1	Y forth)		2006 201	
J1b	www.excamera		James Bowman		32 16		James DFF e	2612	6			## 14.7							Y forth					2	2006 201	17 uCode inst, dual port block RAM DFF used for 32 deep data & return stacks
J1b_16	www.excamera	stable	James Bowman		32 16		James DFF e	1588	6		355	## 14.7	1.00	1.0 223.	.4 X		3		Y forth		4K 64K			2	2006 201	
j1sc j1vh	https://github.c	scala	Steffen Reith Theo Hussev		32 16 32 16					+	+	_			+-	scala vhdl	11	j1 j1vh	Y forth	N 6				-	2017 201	
jop	https://github.c	stable	Martin Schoeberl etal		16 16		Martin Schoe	2000	4		100	g10.0	0.67	1.0 33	5 1	viia.			Y yes				+	-	2004 201	
k1	http://mcforth.i	net/	Klaus Kohl-Schoepe	forth	16 16	5					100	4-0.0				verilog	11		Y forth		4K 64K				202	
kestrel-2	kestrelcompute		Samuel Falvo II	forth	16 16		James Braket	735	6			## 14.7		1.0 157.	.2 X	Y verilog	27	M_kestrel	Y yes	N 6	4K 64K	20)	2	2012 201	15 https://hackaday. J1 with wishbone bus M_j1a runs at 244MHz & 368 LUTs
microcore	http://www.pld		Klaus Schleisiek		12 8		James Braket		6			## 14.7						ucore110		N Y 5					1999 202	
microcore	http://www.pld	beta beta	Klaus Schleisiek Klaus Schleisiek	forth forth	16 8 16 8	kintex-7-	James Braket	1101	6		168	## 14.7	0.0.	2.0 51.	.1 X			ucore120 ucore	Y asm Y asm	N Y	4K 4K		-	_	1999 202	
microcore microforth	https://github.c		Jess Totorica		18 18						108	## 14.7	0.67	2.0		Y verilog		top	Y	NYE				-	2019 202	
msl16	Japan, Brando.c		Philip Leong, Tsang, Le		16 4		James Braket	303	6		256	## 14.7	0.67	1.0 566					Y asm	N 2		16	_	\top	2001	CPLD prototype
myforthproces	https://opencor	stable	Gerhard Hohner	forth	32 8	SP-kintex	James Brake	2959	6		5 223	## 14.7	1.00	1.0 75.	.3 X	vhdl	58	mycpu	Y yes	N 6	4M 64N	1 96	i		2004 201	12 DPANS'94 32-bit Forth, masters thesi 25.15 Whetstones
nc4016	https://en.wikio		Chuck Moore	forth	16					$\perp \downarrow \perp$	$oldsymbol{\sqcup}$					proprie							$\perp \perp \Gamma$			chapter in Koopman
nige_machine nybbleForth	https://github.c		Andrew Read Lars Brinkhoff		32 8 16 4		James Braket James missir		6			## 14.7		1.0 24.	.5 X	vhdl verilog	_		Y yes		6M 16N			512	2017 201	
nybbieForth p16	http://gitnub.c	0	Don Golding		16 5		James missir		- 6			14.7	0.0.	1.0	+	verilog		p16	Y yes		4K 64K		-		2017 201	17 empty design, no init file tiny
p16b	icep.//		C. H. Ting		16 5		James case of		6		355	## 14.7		1.0 648.	1 X				Y asm	N E			:		2000	part of eForth? data width can be expanded
p24e		beta	C. H. Ting	forth	24 6	spartan_	James Brake	1175	4	10	5 51	## 14.7	0.83	1.0 36.	.0 X	vhdl	1	p24c	Y asm	N :	2K 2K	28	3		2000	part of eForth? data width can be expanded
rtx2000	http://www.mp		Tom Hand	forth	16 16	i										proprie										Harris Corp., FPGA version at MPEforth
s16x4a	https://github.c		Samuel Falvo II Gabriel de Sant'Anna		16 4 16 16		James Braket	514	4622 4			## 14.7		1.0 620.		B verilog			Y asm	N N 6			-	_	2012 201	
s4pu s64x7	https://paioc.gi	_	Samuel Falvo II		64 8		Gabriel de Sa	3306	1622 4	81	50	## q13.1	0.67	1.0 10.	1 1	vhdl verilog			Ylasm		4K 64K				2017 202	
sc20	inceps.//grendb.c	0.00.0	Brad Eckert		32 8		Brad Eckert	1977	6		150		1.00	1.0 75.	.9 X			30477			OL 10L	1 30	1		201	
ssbcc	https://opencor		Rodney Sinclair		8 9		Rodney Sincl	196	6		474	14.7	0.33	1.0 797	9 ILX			core	Y asm	N Y	1K 8K	Y 41		3	2012 201	
stack_machine	http://people.e		Bruce R. Land		16 5		(James Braket		4	6 29		## q18.0		0.3 25.				VGA_sram		N N E					2009 201	11 https://people.ece (3) uP cores, Cornell course material VGA output, uses Nakano's tiny_cpu
streamer16 x32	http://www.ulti		Myron Plichota	forth	16 3 32 8		James Braket		6		_	## 14.7		1.2 485.	.6 X	vhdl vhdl	8	streamer	Y yes	N N 6	4K 64K	N 8	2	_	2001 200	
XDU	http://citeseerx	macros	Sijmen Woutersen James Bowman	forth forth	16 8		James missir James regun				+ +	## 14.7 14.7			+	vhdl		core c2a	Y yes	N A	16 46	Y	+ +		2006 200	
yafc	https://github.c		Tim Wawrzynczak		16		James Braket			1 .	1 247	## 14.7			.5 X			cpu	asm	N Y	RK 8K	26		_	2003 200	
zpu	https://github.c	_	Oyvind Harboe	forth	32 8		James Braket		6			## 14.7		4.0 65.				zpu_core	Y yes		1G 4G	Y 37	-		2008 200	
zpuflex	https://github.c	mature	Alastair M. Robinson	forth	32 8	cyclone-3	Alasta appro	1000	4							vhdl		zpu_core			1G 4G	Y 37	,		2014 201	15 https://github.com addditional instrucitons
zpuino	http://alvie.com	alpha	Alvaro Lopes	forth	32 8		(James Brake		6	, 4		## 14.7		4.0 12.		Y vhdl		papilio_pr	Y yes	N 4	1G 4G	Y 37	'		2008 201	
flexgrip	http://www.ecs	pope.	Kevin Andryc		32 32	atrix-7	James Braket	72649	6	156 119	9 100	## 14.7	1.00	0.1 11.	.0 X		46	gpgpu_ml	505_top_	level					2013 201	
flexgripplus	https://github.c		Josie Condia	GPGPU		l assis 2	lamas a mate				####	0.0 1.00	1.0		-	vhdl system			V		_			64	2015 202	
nyuzi_gpu rfPhoenix	https://github.c		Jeff Bush Robert Finch	GPGPU			James syntax	errors	A	+	####	8.0 1.00	1.0		+	system			Y yes		1G 4G	v	+ +	64	2015 202	22 32 scalar & 32 vector reg should run on either altera or xilinx 22 gpgpu Under Construction, derived from Nyuzi core by Jeff Bush
cpus-caddr	https://github.c		Brad Parker	lisp	32 48											verilog	1 03		Y lisp		6M 16K				2011 201	
igor	https://github.c	errors		lisp			James missir	ng files	6			## 14.7	0.33	1.0		vhdl	25	leval							2010 201	
lispmicrocontr	http://nyuzi.org		Jeff Bush	lisp	32 32		James missir		6			## 14.7		1.0		verilog		ulisp	Υ	N						program.hex missing
latticemico32	http://www.latt		Yann Siommeau, Mich		32 32		James Braket		Α	,		## q13.1						lm32_cpu		N Y					2006 201	
latticemico32 lm32	http://www.iatt	mature	Yann Siommeau, Mich Sebastien Bourdeaudu	LM32 LM32	32 32	ECP3	Lattice Semic	2370	4	4 30	J 115		0.80	1.0 38.	8 LX	verilog		lm32_cpu lm32-top	Y yes Y yes	N Y				32 6	2006 201	
milkymist	https://github.c	stable	Sebastien Bourdeaudu		32 32	spartan-6	James failed	13531	-	31 7	8 50	## 14.7	0.80	1.0 3.	0 X					N Y					2007 201	
t48	https://opencor		Arnim Laeuger	MCS-48			Arnim Laeug		4		1 59		0.33		.6 IX			t48_core					口力		2004 202	T48 uController used in several projects
brainfuckcpu	https://opencor		Aleksander Kaminski		8 3	kintex-7-	James Braket	110	6		432	## 14.7	0.08	2.0 157.	.2 X			brainfuck_	_	N Y		8		0	2014 201	
verysimplecpu	https://github.c	om/MC2S	Abdullah Yıldız	mem	32 32	1				+	+		\vdash		1	verilog			Y yes	N N 1	6K 16K	N 8	2	_	2014 201	
16bit_processors 32-bit_MIPS	https://github.c		Md Badiuzzaman Pran Cairo University		16 16 32 32		James very s	low syp+b	ocic 6	1	100	## v21.1	1.00	1.0	+-	schema vhdl	_	mips mod	V voc	N 4	16 46	- V	+	32	2018 201	
aor3000	https://opencor		Aleksander Osman	MIPS	32 32		James high F					## V21.1		1.0 41.	.8 IX		_	aoR3000		N 4					2011 201	
aor3000	https://opencor	beta	Aleksander Osman	MIPS	32 32		James Braket		6			## 14.7		1.0 24		verilog	19	aoR3000	Y yes					32 5	2014 201	15 MIPS R3000A compatible, has MMU moved declarations forward
beri	https://www.cl.	mature	Gregory Chadwick		64 32											bluespe	34	mipstop	Y yes					32	2012 201	17 https://github.com/Bluespec Extensible RISC Implementa CHERI (Capability Hardware Enhanced RISC In
cmips	https://github.c		Roberto Hexsel		32 32	1	I			$+$ \top	\perp		\Box		1				Y yes	N N					2017 201	
digital_up	https://github.c	om/hneer	Helmut Neemann	mips	16 16		James clocki	716 709	309 6 310 6	1		## v22.1		1.0 170				processori						16 16	2016 202	
digital_up edge	https://github.c		Helmut Neemann Hesham ALMatary		32 32		James clocki James Brake					## V22.1			.2 X			edge_core		N Y E					2016 202	
fpga4_mips_5	http://www.fpg		Van Loi Le	MIPS	32 32	kintex-7-				-		## 14.7		1.0	^	verilog	30		Y yes		1G 4G			32 5	2014 201	17 educational, full pipelined MIPS incomplete
hf-risc	https://opencor	stable	Sergio Johann Filho	MIPS	32 32	kintex-7-	James Brake	1446		<u></u>	115	## 14.7	1.00	1.0 79.		vhdl		spartan3e	n yes	N N 4	1G 4G	Y 41		32	2016	https://github.com MIPS I subset, no multiplier
ion	https://opencor	mature	Jose Ruiz		32 32	kintex-7-	James Braket	1533	6			## 14.7		1.0 106.			12	mips_soc	Y yes	N 4				32	2011 201	
mais	hattan // title 1		Rene Doss		32 32	kintex-7-	James Braket	2760	6	4 !	245	## 14.7			.7 X			MAIS_soc							2013	use MIPS tools register forwarding around ALU license req'd for commercial use
mangomips32	https://github.c	stable om/tystat	Ricky Tino Michael Volling	MIPS	32 32 32 32	1	+		\vdash	++	+	_	1.00	1.0	+	verilog myhdl	25		Y yes Y yes		1G 4G			32 5 32 5	2019 201	19 cache support, runs linux very percise specs 18 simplified MIPS CPU with pipelining, MyHDL, classic pipeline diagram
mips_cpu_blue mips_fault_tol	https://onencor	,	Lazaridis Dimitris		32 32		James Braket	2017	6	4 (5 45	## 14.7	1,00	1.0 22.	5 X	vhdl	40	main	Y yes	N A					2013 201	arithmetic includes fault detection no external memory port?
mips_linder	https://www.sc		Michael Linder	MIPS	32 32		James Braket		- 6			## 14.7		1.0 216	.5	B vhdl		a_mips	Y yes		1G 4G			32	2007 200	masters thesis no LUT RAM, source code in PDF
mips_pipeline			Mohammad Hossein Y		32 32	!											23	toplevelcii						32 5	2017 201	
mips_sc_rubio			Victor P. Rubio		32 32					$\perp \perp$	\Box				1	vhdl	١	mips_sc			1G 4G			22	2004 200	
mips_up_vhdl mips32	https://github.c	om/cm42 stable	Chandra Mettu Jin Jifang		32 32 32 32	kintov 7	James Braket	3696	-	 .	102	## v17.4	1.00	1.0 52.	0 X	vhdl verilog		NYU6463F pipelinem		N 4	1G 4G			32 5	2017	20 simple MIPS with comparison to RC5 accellerator, NYU student vivado project "classic MIPS"
mips32 mips32r1	https://opencor		Grant Avers				James Braket		Α							verilog							+	32 5	2017 2012 201	Vivado project Classic MIPS 15 https://github.cor/ Harvard arch complete software tool chain
mips789	https://opencor						James Braket				1 171	## 14.7	1.00	1.0 119	1 IX	verilog	10	mips_core	Y yes	N					2007 201	
											1				_		<u> </u>									

mipscpu h mips-cpu h mips-cpu2 h mipsfpga h mips-hls-vivad	https://github.co		style / gg clone					f E all		max e				dor S	code 1	files				inst adrs			lan /			
mips-cpu h mips-cpu2 h mipsfpga h		com/mfbsc Matheus Souza	MIPS 32	32											system v	24 cnu	N	N	4G	4G			2017 2019		MIPS like cpu, course project, VHDL v	verilog & system verilog
mips-cpu2 h mipsfpga h	https://github.co	alpha Jeremiah Mahler	MIPS 32	32	kintex-7-3 Jam	habbe sa	596	6	1	244 ##	14.7	1.00	1.0 409.2	x		15 cpu	Y yes			4G Y		32	5 2017 2017	<u> </u>	Very early stage project, only implem	
mipsfpga h	https://github.ci	untested Yash Bhutwala	MIPS 32	32	KINCEX 7 E JUIN	ics daded	330		1	2-1-1	2-1.7	1.00	1.0 403.2	^	verilog	15 сра	Y yes	N		4G Y		32	2016 2017		Pipelined CPU, course project, actual	
	https://www.mi		MIPS 32	32	atrix-7-3 Jam	es Brakef	10692	6	47	118 ##	14.7	1.00	1.0 11.0	x v	verilog	193 mfp_syste	V ves	N		4G Y		32	2014 2018	https://www.vout		DRAM interface, I&D caches, 8789 FF
	https://github.co	stable Grammatopoulos Vasi	MIPS 32	32	dana / 5 Jan	ics branci	10052			110	2	1.00	1.0 11.0		срр	cpu	Y yes	NI NI		4G Y		32	2019		written in cpp, no inst decode, limite	
mips-lite h	https://github.ci	untested Jon Craton	MIPS 32	32	kintex-7-3 Jam	oc incuffici	ient memory	6	+ +	##	14.7	1.00	1.0			65 cpu	asm	N		-10 .		32	2009 2009	<u> </u>	written in epp, no inst decode, ininte	15/1
mipsr2000 h	https://enencer	r stable Lazaridis Dimitris	MIPS 32	22	kintex-7-3 Jam			6 4	1 6	71 ##			1.0 36.2	х		35 Dm	Y yes		4G	4G Y		32	5 2012 2016		supports almost all instructions of mi	course project
octagon h	https://opencor	r beta Jon Pry	MIPS 32	32	kintex-7-3 Jam		3021							X		46 octagon	asm	IN		4G Y		32	2015 2015	https://github.cor	8 thread barrel processor, largely MII	
nlasma h	https://opencor	stable Steve Rhoads	MIPS 32		kintex-7-3 Jam		2462	6	+ 2				1.0 110.2			22 plasma				4G Y		32	2001 2016	https://gitiiub.com	wide outside use, opencores page ha	
plasma fpu h	nttps://opencor	r stable Maximilian Reuter	MIPS 32	32	kintex-7-3 Jam		2402	6	3		14.7		1.0 39.5	^			Y yes	IN .		4G Y		32	2015 2015	nttp://piasmacpu.	plasma with FPU	based on Plasma by Steve Rhoads
PSX MiSTer h	https://opencor	beta MiSTer-devel	mips 32	32	Kintex-7-2 Jam	ies errors		0	-	##	14.7	1.00	1.0				Y yes	7		4G Y		32	2013 2013	hadaa. //aaibiaa		
	nttps://gitnub.ci			32	1000 7000			-	+		44.7	4.00	1.0			120 sys_top	y yes		46	46 Y		32			MiSTer version of original Playstation	
r4000		errors Michael Povlin	MIPS 32	32	kintex-7-3 Jam	ies lots of p	problems	6		##	14.7	1.00	1.0		verilog								1994 1995			only a few insts implemented, test vehicle
sardmips <u>h</u>	https://opencor	r systemC Igor Loi	MIPS 32	32											systemC		Y yes			4G Y		32	2006 2009		synthesizable parametric IP core sup	porting full MIPS R2000 ISA
single_cyc_mip h	https://www.fp	oga4student.com/201//01/verilog	MIPS 16	16		\perp		-			-					2 single_cyc			64K					https://www.fpga-	4student.com/p/verilog-project.html	
single-cyc-cpu h	https://github.co	mature Victor A Pajaro	MIPS 32	32												30 AlvarezPa				4G Y		32	2019		nice schematic and clear description,	course work
sweet32 h	https://opencor	r alpha Valentin Angelovski	MIPS 32		kintex-7-3 Jam		1050	6 1	1	142 ##			1.0 135.1	X B	VIIIGII	2 Sweet32_	Y yes	N N	I 4G	4G Y	26	16	2014 2015		targets MACHXO2, no RAM	
sweet32 h	https://opencor	r alpha Valentin Angelovski	MIPS 32		kintex-7-3 Jam		1797	6 1	1 2	185 ##			1.0 103.1			28 sweet32_				4G Y		16	2014 2015		targets MACHXO2, DDR RAM	clock divider to Sweet32_v1_core
sweet32 h	https://opencor	r alpha Valentin Angelovski	MIPS 32	16	kintex-7-3 Jam		1177	6 1	1	116 ##	14.7	1.00	1.0 98.8	X B	vhdl	2 Sweet32_	Y yes	N N	I 4G	4G Y	26	16			targets MACHXO2, no RAM	
ucore <u>h</u>	https://opencor	r stable Whitewill	MIPS 32	32	kintex-7-3 Jam	es Brakef	2469	6	1	231 ##	14.7	1.00	1.0 93.5	Х	verilog	25 ucore	Y yes	N		4G Y		32			MMU & caches	
vhdl-cpu2 h	https://github.co	com/lebric Fabrice Normandin	mips 32	32													asm	N	4G	4G Y	29	32	5 2018	!	McGill Un. Course, MIPS CPU/VHDL	MIPS inst card, pipe hazard notes
yacc <u>h</u>	https://opencor	r stable Tak Sugawara	MIPS 32	32	kintex-7-3 Jam	ies map e	2220	6 6	5	##	14.7	1.00	1.0	IX	verilog	10 yacc2	Y yes	N	4G	4G Y		32	5 2005 2009	,	derived from, but independent of pla	YACC Yet Another CPU CPU
yari <u>h</u>	https://github.co	stable Tommy Thorn	MIPS 32	32	kintex-7-3 Jam	es Brakef	3610	6		189 ##					verilog	8 top		LΤ	2M	2M		32	2004 2008		subset of MIPS R3000	
ztapchip <u>h</u>	https://github.co	stable Vuony Nguyen	MIPS 32	32	cyclone-5 Jam	es Brakef	31331	A 43	578	100 ##	q18.0	1.00	1.0 3.2			53 ztachip						\Box	2015 2015		multi-core with MIPS master	files no longer available, was under developme
ztapchip h	https://github.co	stable Vuony Nguyen	MIPS 32	32							q18.0	1.00	1.0	IX Y	vhdl	53 ztachip							2015 2022		vexriscv uP, AXI crossbar	Intel & Xilinx support, runs tensor flow
m1_core h	https://opencor		MIPS? 32	32	arria-2 Jam	es Brakef	2101	Α		190 ##	q13.1	1.00	1.0 90.6	IX	verilog	9 m1_core	yes	N	4G	4G Y		32	2007 2012	(GCC target?	
dragonfly h	http://www.leo	beta LEOX team	MISC 16	16	kintex-7-3 Jam		788	6		164 ##	14.7	0.67	1.0 139.3	Х	vhdl	6 dgf_core		N	256	2K			2001	· '	unusual, uses FIFOs	
fpgammix h	https://github.co	stable Tommy Thorn	MMIX 64			es Brakef	11605	A 8	3 10	94 ##						3 core			160	16Q Y	256	288	2006 2014	https://en.wikiper	clone of Knuth's MMIX	micro-coded
msp430_vhdl h	https://opencor	r beta Peter Szabo	MSP430 16	16	kintex-7-3 Jam	es Brakef	1735	6	T	127 ##			2.0 24.5			9 cpu	Y yes			64K Y		16	2014 2017		Comprehensive verification was not	compiles on cyclone II
neo430 h	https://opencor		MSP430 16	16	virtex-6 Step		402	6	2	204 ##				IX		19 neo430_t	Y ves	N		32K Y		16	2015 2021	https://github.com	website has detailed resource untilize	
neo430 h	https://opencor		MSP430 16		artiix-7 Jam		947	6	2					IX Y		19 neo430_t	Y ves	N		32K Y		16	2015 2021		edit neo430_sysconfig.vhd to set opt	
neo430 h	https://onepcor	r alpha Stephan Nolting	MSP430 16		cvclone-4 Step		626	6	2	117 ##			8.0 15.7	IX I		19 neo430_t	Y yes	N		32K Y		16	2015 2021	https://github.com	website has detailed resource unt	
openmsp430 h	https://opencor		MSP430 16		stratix-3-2 Oliv		1147	A :	1 2	98	14.7		2.0 28.5			30 openMSP				64K Y		16	2009 2018	rictps.//gitilub.com	near cycle accurate	performance spreadsheet
s430 h	https://www.p.		MSP430 16		artix-7 Paul		449	6	1	100	+ +		9.0 16.6			1 s430	1 yes	14 15		64K Y		10	2019 2019	<u> </u>		coded for size & not for speed
vhdl-msp430 h	https://www.p-i	mature Rafael Hideo Tovomot		10	artix-/ Faul	i rayioi	445	- 0	+	100	+	0.07	5.0 10.0		_		V	NI.		64K N		10				
	nttps://gitnub.ci			16			10167	6 19	3 46	02 ""	44.7	4.00	1.0 8.2			15 processac						16	2018 2018	hu //	course project, inspired by msp430, v	
m32632 <u>h</u> nios2	https://opencor	r stable Udo Moeller	N32032 32	8 1	kintex-7-3 Jam stratix-3 Alte		10167	6 19	16	83 ##				IX		18 example	Y yes			4G Y		24 32	3 2009 2019	http://cpu-ns32k.r	net/	21.97 VAX Mips at 50MHz (Cyclone IV) Nios II/f: fastest version, DMIPS adi, 2.15 Core
		proprietar Altera	Nios II 32						+				1.0 255.9		proprieta		Y yes									, , , , , , ,
nios2		proprietar Altera	Nios II 32	32	stratix-5 Alte	era consis	584	A		420 ##	q16.0	0.10	1.0 71.9		proprieta		Y yes			4G Y		32	2004			Nios II/e: min LUTs version, DMIPS adj, 1.68 Co
niosprocessor h		com/Julien Julien Malka	Nios II 32	32											vhdl	25 cpu	Y yes	N		4G Y		32	2019 2019		Project for Computer Architecture co	
recon <u>h</u>	https://github.co	com/jefflie jeff lieu	Nios II 32	32											verilog		Y yes	opt		4G Y		32	2019	https://hackaday.i	NIOS helper files	software helper files also
softpc h	https://github.co	com/alreac Michael S	Nios II 32	32	cyclone-1 Micl	ha block I	613	4	1	180	q17.1		5.0 58.9			13 nios2ee	Y yes	opt		4G Y		32	2019	 '	nine variations in attempt to improve	
nova-soc <u>b</u>	https://github.co	com/scottll Scott Baker	nova 16	16	zu-3e Jam	es no mem	n init file	6		##	v21.2	0.07	2.0	Y		14 soc	Y yes	N	64K	0.110		7	2016 2020	!		O Ports, Sierra Circuit Dsgn, missing hex file
altor32 h	https://opencor	r stable Ultra Embedded	OpenRISC 32	32	kintex-7-3 Jam	es Brakef	2505	6	5	192 ##	14.7	1.00	1.0 76.8	ILX	verilog	16 altor32	Y yes	N Y	4G	4G Y			2012 2015	https://openrisc.id	simplified OpenRISC 1000	xilinx S3 primitives
altor32_lite h	https://opencor		OpenRISC 32		kintex-7-3 Jam		1928	6								7 altor32							2012 2014	https://openrisc.ic	simplified OpenRISC 1000, no pipelin	xilinx S3 primitives
minsoc h	https://opencor	r stable Raul Fajardo etal	OpenRISC 32	32	kintex-7-3 Jam	es Brakef	4945	6 4	4 8	107 ##	14.7	1.00	1.0 21.7	ILX Y	verilog	88 or1200_to	Y yes	Y N	1 4G	4G Y		32	2009 2013	https://github.com	minimal OR1200, vendor neutral, has	caches
mor1kx h	https://github.co	stable Julius Baxter	OpenRISC 32	32	kintex-7-3 Jam	es Brakef	2718	6 3	3 3	217 ##	14.7	1.00	1.0 80.0	Х	verilog	48 mor1kx	Y yes	N	4G	4G Y		32	2012 2021	https://www.yout	lots of configuration parameters	considered best openrisc design
or1200 h	https://github.co	stable Damjan Lampret	OpenRISC 32	32	kintex-7-3 Jam	es Brakef	5231	6 4	4 8	118 ##	14.7	1.00	1.0 22.5	Х	verilog	78 or1200_to	Y yes	ΥN	1 4G	4G Y		32	2010 2015	https://openrisc.ir	best older openrisc implementation	no LUT RAM for reg file
or1200_hp h	https://opencor		OpenRISC 32	32	virtex-5 Stra	uc 3 slot l	5602	6		185 ##		1.00	1.0 33.1	Х	verilog	39 or1200_ic	Y yes	ΥN	1 4G	4G Y		32	2010 2013	https://openrisc.ir	3 slot barrel version of OR1200	numbers from published paper
or1200_soc h	https://opencor		OpenRISC 32		cvclone-2 Jam	es missing	files	4		##	a11.1s	0.67	2.0	Y	verilog	39 top	Y ves	ΥN	1 4G	4G Y		32	2011	https://openrisc.ir	OpenRISC on Terasic DE1 board	
or1200mp h	https://github.co		OpenRISC 32	32	kintex-7-3 Jam		4960	6 4	4 8	111 ##			1.0 22.4			104 or1200 to	Y ves	YN	1 4G	4G Y		32	2012 2012	https://openrisc.ic	multiprocessor variant, single core	
or1k h	https://opencor	stable Julius Baxter, Stefan Ki		32	kintex-7-3 Jam	es Brakef	3299	6 3	3 3			1.00	1.0 57.3	IX	verilog	39 mor1kx	Y ves	N N	1 4G	4G Y		32	2001 2018	https://opencores	no longer supported, see mor1kx	cappuccino ALU
or1k_soc h	https://opencor	mature Xianfeng Zeng	OpenRISC 32	32	arria-2 Jam	es syntax e		6			q18.0					194 or1k_soc				4G Y		32	2009 2010		SoC using OpenRISC 1200	huge tar file
or1k-cf h	https://opencor		OpenRISC 32	_		7				-	4-0.0				confluenc		1,700		1.0			1	2004 2009			
fpg1 h	https://github.co	com/hrvaci Hrvoie Čavrak	PDP1 18	12		+		++	+	-+	+	-+		v	verilog		Y yes	N	4K	4K	+	+	2004 2009	<u> </u>	video display of PDP-1 console, a mis	ter core retro gaming
pdp1 h		r alpha Yann Vernier		10	spartan-3 Jam	es Brakef	1390	4	-	138 ##	1/1 7	0.50	10.0 5.0			15 top	V yes	N k		4K Y	28	+	2011 2017	http://pdp-1.com	PDP-1 descended from MIT TX-0	
ks10 h	http://www.to-	alpha Rob Doyle	PDP1 18		spartan-6 Rob		4427	6		50 ##				X		20 ocm l10	V voc	1N 1N	410	4K Y	20	+	2011 2017	neep.//pup-1.com		ucf file, most tests pass
	https://www.teci	untested 1801BM1	PDP10 36 PDP11 16	30	spartari-0 KOD	Doyle	442/	٥	12	JU ##	14./	1.00	2.0 5.6			39 esm_ks10					70 13		2011 2014			
cpu11 h		untested 1801BM1	PDP11 16 PDP11 16	10		+		++	+		+				verilog		Y yes			64K Y	/0 13	8	2014 2020	 '		USSR uP, no DEC prototype, proprietary die de
cpus-pdp11 h	https://gitridb.ci	com/mhon Mohamed Omran	PDP11 16	10		+	-+	++	+		+	-+	_	\vdash	verilog vhdl	0	Y yes				24 10		2006 2016			disk emulator which uses a IDE disk as a backing
	nttps://gitridb.ci				anda 2	na Banka f	2522	-	+	126	-12.5	0.67	20 107		vilui	9 system	ı yes	IN IN	D4K	CAK						no byte data size, ucode, 2-12 clocks/Inst
pdp11-34verild	www.neeltoe.co	stable Brad Parker	PDP11 16	16		es Brakef	2532	A	+	126 ##			2.0 16.7				Y yes	N N		04K	70 13	8	2009	.	boots & runs RT-11, EIS inst & MMU	L I/O Parta Siarra Circ. 'I Desire a
pdp11-soc h	ritips://gitnub.ci	com/scottll Scott Baker	pdp11 16	16		ies no mem	n init file	6	. —	205 ##		0.0.	3.0	Y		15 soc	Yyes	N N	64K	04K	70 13	8	2016 2020	hu // . d . 2001	PDP-11/20 CPU + RAM + UART + Time	· · · · · · · · · · · · · · · · · ·
pdp2011 h	nttp://pdp2011.	stable Sytse van Slooten	PDP11 16	16	kintex-7-3 Jam		5060	6 1	1	205 ##			2.0 13.6	IX Y	vhdl	3 cpu	Y yes				70 13	8	2008 2019	nttp://pdp2011.sy	SoC, build files for A&X boards	complete impl including orig IO devices
pop11-40 <u>h</u>		simulation Naohiko Shimizu	PDP11 16			hiko Shim	2687	4	+	20 ##		0.67		1		17 top	Y yes		64K		70 13		2009			various papers, no verilog or vhdl
w11 <u>h</u>	https://opencor		PDP11 16	16	kintex-7-3 Jam	es Brakef	1760	6 1	1 1	147 ##	14.7	0.67	2.0 28.0			118 pdp11_co	Y yes	N N		4M Y	70 13	8	2010 2022	https://github.con	Boots UNIX, has MMU & cache, retro	
pdp6 h	https://github.co	com/Morri Michael Morris	PDP6 36	36											verilog	16 pdp6	Υ		256K				2018	https://en.wikiped		PDP-10 was much more successful
cpus-pdp8 h	https://github.co	untested Brad Parker	PDP8 12	12	spartan-3 Jam	es Brakef	1557	4	1	##	14.7	0.40	2.0	XY	verilog	15 top	Y yes	N N	4K				2004 2016		A working PDP-8/i cpu with an RF08 of	disk emulator which uses a IDE disk as a backing
pdp8 h	https://opencor	alpha Joe Manojlovick, Rob [PDP8 12	12	kintex-7-3 Jam	es Brakef	1219	6 :	1	183 ##	14.7	0.50	2.0 37.5	ΧY	vhdl	55 cpu	Y yes	N N	32K	32K		8	2012 2016			Boots OS/8, runs apps, several variants
pdp8l h	https://opencor	r beta Ian Schofield	PDP8 12	12	cyclone-3 Jam	es Brakef	1088	4	48				2.0 14.4			11 top	Y yes	N N	4K	4K		\Box	2013 2013		Minimal PDP8/L implementation with	
pdp8-soc h	https://github.co	com/scottll Scott Baker	PDP8 12				n init file	6			v21.2		2.0			15 soc	Y yes		4K				2016 2020	·		PDP-8 CPU + RAM + UART + Timer + I/O Ports
pdp8verilog w	www.heeltoe.co	stable Brad Parker	PDP8 12	12	kintex-7-3 Jam		505	6	+	366 ##	14.7	0.50	2.0 181.3	X		18 pdp8	Y yes	N N	32K	32K		8	2005 2010		boots & runs TSS/8 & Basic	
pdp-8x h	https://github.co	com/meng Mats Engstrom	PDP8 12	12		-		+1+	+		 " 		1		schemati		Y yes	N N	4K	4K	+	+ ++	2019		Digital schematic. TTL	
socdp8	https://github.co	beta Folke Will	PDP8 12	12		+	-	+	+	-	\vdash	-				34 socdp8_p	Y ves	N	32K	32K	+	R	2019 2019		SoC implementation of a PDP-8/I for	includes extended ALU
synpic12	ps.,, granau.ti	stable Miguel Angel Aio Pelay	PIC12 8	12	kintex-7-3 Jam	es Brakef	474	6	1	197 ##	14.7	0.33	1.0 136.8	IX		7 synpic12					+	-	2013 2013		CHDL to verilog	bad weblink
altium/TSK165:h	http://techdocs	proprietar Altium	PIC12 8	12	spartan-3 Altiu		416	4	+ 1	50	17.7				proprieta		Y yes				++	+	2004 2017	CR0140.pdf, CR01	frozen, asm, C, C++, schem, VHDL & \	
	http://techdocs.	2 stable Sumio Morioka	PIC16 8		arria-2 Jam				+		q13.1		1.0			5 CQPIC	V yes	N V	230	4K Y	+	+	1999 2004		LPM macros	acraare clock speed is 30IVITI2
cqpic h									+	142 ##							ı yes	IN Y	250	4K Y	++	++		hadaaa / / haada aa ah a		I to the second
free_risc8 h	https://web.arcl	stable Thomas Coonan r mature Michael Morris	PIC16 8		kintex-7-3 Jam		355 1217	6	-	60 ##					verilog		r yes	IN N	250	4K Y	++	+	2002 2011	nttps://web.archiv	e.org/web/20120309123835/http://v SOC LUT count	vww.mindspring.com/~tcoonan/index.html
m16c5x h	https://opencor		PIC16 8		spartan-3 Micl			4	3		_		1.0 16.3	A Y	vernog	3 m16C5x	ı yes	IN Y	250	4K Y	++	++	2013 2014			
m16c5x <u>h</u>	nucps://github.co	TVIICHACI IVIOTTI	PIC16 8	12	kintex-7-3 Jam	ies std libra	ary problems		+		14.7		2.0	.	verilog	32 m16c5x	ryes	N Y	256	4K Y	+-	+	1998 2018	<u> </u>	pipelined and non-pipelined versions	
minirisc h	https://opencor	r stable Rudolf Usselmann	PIC16 8		spartan-3 Rud			4	+	80			1.0 57.4	Х	verilog	7 risc_core_	Y yes	N Y	256	4K Y	$\perp \perp$	++	2001 2012	 '		
p16c5x h	https://opencor	mature Michael Morris	PIC16 8		kintex-7-3 Jam		378	6	+	252 ##			1.0 220.2			3 P16C5x	Y yes	N Y	256	4K Y	\vdash	\vdash	2013 2014	 '		
		alpha Tom Coonan	PIC16 8		kintex-7-3 Jam		328	6	1	165 ##			1.0 166.1	Х	verilog	7 piccpu	Y yes	N Y	256	4K Y	$\perp \perp$	$\perp \perp$	1999	.		risc8 by Tom Coonan also a PIC uP
pic_coonan	https://tams-wv	v errors Ernesto Romani	PIC16 8	12	kintex-7-3 Jam							0.33			vhdl	16 pic_core	Y yes	N Y	256	4K Y		1 [1998 2002	1		as part of thesis?
pic_coonan pic-16c5x h		r stable Daniel Wallner			kintex-7-3 Jam		409	6								10 P16C55							2002 2009		both 16C55 & 16F84	with fake instruction ROM

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	∯ blk E ram	F max	tool ver		s/ KIPS		os src code	#src files	top file	tooi chai		max b		adr #	g pip	start las	
recore54		beta	Hans Tiggeler	PIC16	8 14	kintex-7-3	James Canno	ot find <rco< th=""><th>ore pki 6</th><th></th><th></th><th>14.7</th><th>0.33 1</th><th>.0</th><th></th><th>vhdl</th><th>20</th><th>rcore54_s</th><th>Y ves</th><th>N Y 256</th><th>4K</th><th>Υ</th><th></th><th>9 100</th><th>1999</th><th>not available at ht-lab website www.ht-lab.com</th></rco<>	ore pki 6			14.7	0.33 1	.0		vhdl	20	rcore54_s	Y ves	N Y 256	4K	Υ		9 100	1999	not available at ht-lab website www.ht-lab.com
risc16f84	https://opencor		John Clayton	PIC16			James Braket		6 G		392	## 14.7		.0 172.5	IX			risc16f84_				· Y			2002 201	derived from COPIC by Sumio Moriok other variants with RTL
risc5x	https://opencor	stable			8 14		James RLOC		errors 6			14.7				vhdl			Y yes			ν .			2002 201	
risc8	https://web.arcl		Tom Coonan	PIC16			James Braket		6		154		0.33 2		Х		8	cpu	Y yes	N Y 256		Y			1999 199	99 https://github.com/excellent HTML doc directory contains derivative design by
ae18	https://opencor		Shawn Tan		8 16		James Braket		A	1	_	## q13.1		_				ae18_core		N Y 4K	_	-			2003 200	
ae18	https://opencor		Shawn Tan	PIC18			James vivado		501 6	+		## v21.1						ae18_core		N Y 4K	_				2003 200	
mcip_open	https://opencor	beta	Mezzah Jbrahim	PIC18		kintex-7-3			501 6	1		## 14.7		.0 152.1				MCIOoper		N Y 4K		v			2014 201	Light version of PIC18
copyblaze	https://opencor		Abdallah Elibrahimi	picoBlaze					6	1		## 14.7			IX						_	1 V	-	+		0
	nttps://opencor					KIIICCA 7 C				-		_		.0 57.5			16	cp_copybl				Υ		_	2011 201	
dapzipi8	https://github.co		Ehsan Ali	p	e 8 18		Ehsan conve					## v22.1		.0 242.4			20		Y asm	11 230		Υ			202	
nanoblaze	https://opencor	beta	Francois Corthay				James punct		6			## 14.7		.0	Х		_	nanoblaze		256	_	Υ			2015 201	nanoBlaze compatable, adjustable data width
nanoblaze	https://opencor		Francois Corthay				James Braket		6			## 14.7	0.33 2					nanoblaze		256		Υ			2015 201	
pacoBlaze	www.bleyer.org		Pablo Kocik		e 8 18		Pablo Kocik	177	4	1	117		0.33 2	.0 109.1	Х			pacoblaze		N 256		Y 57		2	200	
pauloblaze	https://github.c	mature	Paul Genssler		e 8 18											vhdl		pauloBlaze				Υ			2015 202	LUT6 req'd, course project, slower more LUTs than original claims easier to
picoblaze	https://www.xil	stable	Ken Chapman		e 8 18		James Braket	f 110	6			## 14.7		.0 325.5		vhdl		kcspm6				Υ			2003	https://en.wikiped 2 clocks/inst, no prog ROM this is the original picoBlaze author
picoblaze	https://www.xili	stable	Ken Chapman	picoBlaze	e 8 18	spartan-3	James Braket		4	1		## 14.7					1	kcspm3	Y asm	N 256		Υ			2003	https://en.wikiped 2 clocks/inst, no prog ROM this is the original picoBlaze author
picoblaze	https://www.xil	stable	Ken Chapman	picoBlaze	e 8 18	kintex-7-3	James Braket	f 317	6	2	195	## 14.7	0.33 2	.0 101.6	Х	Y vhdl	19	kc705_kcr	Y asm	N 256	2K	Υ			2003	https://en.wikiped 2 clocks/inst this is the original picoBlaze author
riscuva1	https://www.scr	stable	S. de Pablo	picoBlaze	e 8 14	kintex-7-3	James Braket	f 109	6		370	## 14.7	0.33 2	.0 560.7	Х	verilog	1	riscuva1	ome	N Y 256	1K	Y 35			2006 200	https://github.com/Verilog source included in PDF file also VHDL version by Bikash Gogoi wit
wb4pb	https://opencor	stable	Stefan Fischer	picoBlaze	e 13 13	kintex-7-3	James incom	plete port	to kcp 6			## 14.7	0.33 3	.0		Y vhdl or	14	picoblaze_	wb_uart	Y					2010 201	13 https://en.wikipeqsoftware addon for picoBlazeSoftwar ported to kcpsm6
wb4pb	https://opencor	stable	Stefan Fischer	picoBlaze	e 13 13	spartan-3	Stefan Fische	309	4	1	102	## 14.7	0.33 3	.0 36.2	Х	Y vhdl or	14	picoblaze_	wb_uart	Y					2010 201	13 https://en.wikipeqsoftware addon for picoBlazeSoftwar kcpsm3 only works for Spartan 3
microwatt	https://github.c	beta	anton blanchard	PPC	32 32	!									Х	vhdl	37	toplevel	Y yes	4G	4G	Υ			2019 202	22 https://openpowe open source PPC from IBM supports microPython, beta stage
power a2	https://github.c	om/open	IBM (open PPC)	PPC	64 32	vu3p-2	TCL fil	les								vhdl			Y yes	Y 16E	16E	Υ	3	12	2019 202	
Lutiac			David Galloway, David	reg	16 NA		David Gallow		А	4	198		0.67 1	.0 947.6	1				1			N 64		2 3	201	
octavo	http://fpgacpu.c		Charles LaForest	reg	16 16		Charles LaFo	r 500	A		550	1		.0 737.0	İ			Octavo	Y asm	N	\neg	14			2012 201	
16bitcpu	https://github.c		Winston Van	risc	16 16		T					_		1	m	vhdl		top	Y		1K	N 16	H	1-5	202	
24bit up	https://github.c		Harshal Mittal	RISC	24 24	zu-3e	James area o	3535	2166 6	1	187	## v21.1	0.80 1	.0 42.2	х		17	processor	1	N 16M			-	12	2019 201	
8bit_piped_pro	https://opencor		Mahesh Sukhdeo Palve	RISC	8 16		James swap		2100 0	1			0.33 1				28	top	Y	1 120101	- 5	20		.6	2013 201	17 https://github.com/uses Perl as assembler use Perl to generate ROM file
8bit_piped_pro	https://opencor	stable	Mahesh Sukhdeo Palvi	RISC	8 16	zu-3e	James vivado		1822 6			## v21.1		.0 110.0				top	Y	 	-	20		.6	2013 201	17 https://github.com/uses Perl as assembler use Perl to generate ROM file
a_tiny_up	https://www.co	0.00.0	Simon Moore, Frankie	RISC	32 32	arria-5	James tiny L		1022 0				0.53 1					TinyComp	Y asm	N Y 1K	1K		13		2007 201	
a_tiny_up a tinv up	httns://www.qu	errore	Chuck Thacker	RISC	32 32	zu-3e	lames missis	ng files	A	++-	1	## \/20.0	0.67 1	0	\vdash	verilor	1	TinyComp	V asm	N Y 1K	1K	N 12	12	18	2007 201	7 https://www.cl.ca 104 lines of verilog. Thacker (wikipedia) deceased
a_tiny_up a2z	https://www.qu	errors	CHUCK HIDCKEI	RISC	16 24		James replac	ne Altera P	AM with C	++	\vdash	14.7	0.67 1	.0	1	verilog	1	ппусоттр	ı asııl	14 1 17	TL	14 13	12	.0	2016 201	
d22	nttps://nackaua	errors		RISC	10 24	zu-2e	James replac	Le Allera K	AIVI WII 6			14.7	0.67 1	0	+ :-	verilog	1				-	_		_	2016 201	runs on Cyclone IV
a2z a2z	https://hackada	stable		RISC	16 24		James Braket	f 1524	4	1 12	- 63	## Q17.0	0.67 1	.0 27.4	H	verilog	-	400 070	-						2016 201	
_			C' C I															top_a2z	¥	V 544			- 			
аар	https://github.co		Simon Cook	RISC	16 16		James Braket		A			## q18.0				-		de0_nano		Y 64K		Υ		4	2015 201	
aap	https://github.c	stable		RISC	16 16		James Braket		4			## q18.0		.0 19.3	- 1			de0_nano	Y yes	Y 64K		Υ		i4	2015 201	
aizup/aizup_m	instruct1.cit.com		Yamin Li, Wanming Ch	RISC	8 16	dilla 2	James Braket	f 121	А				0.17 2				1	cpu		N N 64K		16		4	1996 199	
aizup/aizup_ov	instruct1.cit.com		Yamin Li, Wanming Ch		8 16		James Braket	f 138	6			## 14.7	0.2.					cpu	asm	N N 64K		Y 16		4	1996 199	used in Cornell EE475 course MIPS/inst reduced due to few inst
aizup/aizup_pi	instruct1.cit.com		Yamin Li, Wanming Ch		8 16		James Braket	f 198	6				0.17 2					cpu	asm	N N 64K		Y 16		4	1996 199	used in Cornell EE475 course MIPS/inst reduced due to few inst
aizup/aizup_se	instruct1.cit.com	stable	Yamin Li, Wanming Ch	RISC	8 16	kintex-7-3	James Braket	f 136	6			## 14.7		.0 48.1				cpu	asm	N N 64K		Y 16		4	1996 199	used in Cornell EE475 course MIPS/inst reduced due to few inst
altium/TSK300	http://techdocs	proprieta		RISC	32 32			2426	4				1.00 1			p. e p. e.			Y yes	N N 4G		Υ			2004 201	
alwcpu	https://opencor	alpha	Andreas Hilvarsson	RISC	16 16		James Braket	f 377	6		194	## 14.7	0.67 1	.0 345.5	ILX	vhdl	7	top	ome	N N 64K	64K	Υ	1	.6	2009 201	LO lightweight CPU maximal features
any-1	https://github.c	defined	Robert Finch	RISC	64 36	zu-3e	James errors	S				## v21.1	2.00 1	0	X	system	١ 83	any1base	Υ	Υ		128	6	i4	2021 202	21 http://anycpu.org Cray-1 like with full set of vector instr three versions with different ISAs, inst
artemis	https://github.c	simulatio	Sudharshan Sundaram	RISC	16 16	zu-3e	James incom					## v21.1		.0		verilog		main_test		N		N 18		8	2018 202	20 https://www.yout simple, educational uP with decent vi vivado project
atlas_2K	https://opencor	beta	Stephan Nolting	RISC	16 16	zu-3e	James vivado	1222	1160 6	1 5	262	## v21.1						ATLAS_2K		N Y 64K				8	2013 201	
atlas_2K	https://opencor	beta	Stephan Nolting	RISC	16 16	kintex-7-3	James Braket	f 1595	6	1 5	151	## 14.7		.0 75.9	ILX	vhdl		ATLAS_2K		N Y 64K		M 80		8	2013 201	L5 ARM thumb like inst set has MMU & full SOC features
atlas_core	https://opencor	beta	Stephan Nolting	RISC	16 16	zu-3e	James vivado	611	285 6	1	333	## v21.1	0.80 1	.0 436.4	IX	vhdl	8	ATLAS_CP	Y asm	N Y 64K	64K	Y 80		8	2013 201	LS ARM thumb like inst set non-MMU version
atlas_core	https://opencor	beta	Stephan Nolting	RISC	16 16	kintex-7-3	James Brake	f 559	6	1	200	## v14.1	0.80 1	.0 286.2	IX	vhdl	8	ATLAS_CP	Y asm	N Y 64K	64K	Y 80		8	2013 201	L5 ARM thumb like inst set non-MMU version
babyrisc	http://www.san	stable	John Rible	RISC	8 16	kintex-7-3	James Braket	f 468	6		141	## 14.7	0.33 2	.0 49.7	Х	verilog	1	qs5_mix	Υ	N 64K	64K	Y 15		8	1997 199	99 http://www.sand.part of a three class course memory rd/wt & ALU per clock
babyrisc	http://www.san	stable	John Rible	RISC	8 16	zu-3e	James vivado	249	6		286	## v21.1	0.33 2	.0 189.3	Х	verilog	1	qs5_mix	Υ	N 64K	64K	Y 15		8	1997 199	99 http://www.sand.part of a three class course memory rd/wt & ALU per clock
basic-cpu	https://embedd	stable	Justin Rajewski	RISC	8 16	zu-3e	James syntax	x errors	6			## v21.1	0.33 2	.0		verilog	1					16			2018 201	18 16 inst, scrapped web page, 98 lines of verilog, no call/rtn, bare core, excelle
basic-simd-up	https://github.co	om/zslwy	Tingyuan Liang	risc	16 18	3										verilog	5	cputop	Υ	N Y 1K	1K	47		8	2018 202	22 simple SIMD processor in Verilog compiled via Cadence to ASIC layout
bjx1	https://github.co		Brendan Bohannon	RISC	32 16	kintex-7-3	James syntax	x errors	6			## 14.7	1.00 2	.0				exunit	Υ	Y N 4G	4G	Υ	9 1	.6	2017 201	18 128-bit memory path based on SH-4, work suspended
bst-cpu	https://github.co			RISC	32 32	kintex-7-3	James altera	primitives	5 6			## 14.7	1.00 1	.0	_	verilog		sc compu		N 4G			3	12	2016 201	
bst-cpu	https://github.c	stable	Yichun Ma	RISC	32 32	arria-2	James Braket	f 1439	A	. 2	58	## q18.0	1.00 1	.0 40.2	1	verilog	26	sc compu	er	N 4G	4G		3	12	2016 201	L6 learning, single cycle uP
c16too	https://www.sc		Cole Design and Devel	RISC	16 16		James Braket		6			## 14.7			х	vhdl	1		Yasm	N 64K	64K	N 20		8	2003	coledd.com/electr graphics capability clock/2 and six phases
cast_ba22	http://www.cas			RISC	32 16			1800	6	32	72		1.00 1						Y yes	46				12		http://www.cast-i Cast has uP related IP several versions, FPGA kits
chip8	https://bitbucke		Carsten Elton Sørenser	RISC	8		James missir			1 1		## 14.7				verilog			Υ ,	N I					2013 201	18 https://en.wikiped Verilog implementation of the Superd https://www.zophar.net/pdroms/chip
c-nit	http://www.c-ni	stable		RISC	16 16		James xilinx		4	3		## 14.7	0.67 2	.0 44 5	х				om asm	N N 64K	64K	Y 22	1	.5	2003 200	
coen_316_cpu	https://github.c	0100.0	G.K Yvann Monny	RISC	32 32	openien e	James does		6	-			1.00 3					cpu_dp	1-5	N 32				12	2018 201	
cole c16	https://www.sc		Cole Design & Develor	RISC			James Brake		6				0.67 7					core	Yasm	N 64K				8	2002 201	
cowgirl	https://onencor		Thebeekeeper	RISC	16 16		James incom				230	14.7		.0 31.4	_	vhdl		cowgirl	. (3111		64K	20		8	2002 201	
cpu_takagi	https://github.c		Masavuki Takagi	RISC			- Janes Incom	.,	c cou 0	++-	-	14.7	0.07		\vdash	verilog		cpu	+	 		16	\vdash		2016 201	16
cpu_takagi cpu-16	https://opencore		,	RISC	16 16		 	+		++-		_	0.67 3	0		verilog		cpu16	+	N N 64K	64K	N 32		8	2010 201	no LUT RAM, uses block RAM Altera register file
	https://	stable		RISC	32 16		James Brake	f 474		++-	103	## 14.7			IX				Y asm	N N 64K	U41	14 3Z	\vdash	u .		21 no LUT KAMI, uses block KAMI Altera register file 22 x86 .exe generates VHDL RISC uP using 16 bit example
cpugen	https://opencor		Giovanni Ferrante Giovanni Ferrante	RISC	32 16		James Braket		6	8			1.00 1				14	cpu	Y asm		-	-		+	2003 200	
cpugen	https://opencor	0.00.0			32 16	KIIILEX-/-:	James Braket	159/	- 6	10	154	## 14./	1.00 1	.0 96.3	ΙX			cpuc		N N 4G	40	v		-		
crisv32_axis_et	nttp://develope		Axis Communications	RISC	0		1		- +-	+	245	## 147	0.67	0 00	L.,	Y propriet		d 46	Y yes			1 7-		.6	200	
dcpu16	https://github.co		Shawn Tan, Marcus Pe	RISC	16 16		James Braket	f 662	6	1	310	1111	0.07					dcpu16_c	r asm	N N 64K	04K	N 37	\vdash	8	2009 201	
	see FISA64	stable	Robert Finch	RISC	16 16	kintex-7-3	James Braket	f 780	6	++		## 14.7		.0 269.0	Х		1	dbg16	Y	N Y		-	\vdash	ŏ		https://github.cor inside FISA64 project debug uP for fisa64
diogenes	nttps://opencor		Fekknhifer	RISC			James Brake		6			## 14.7	0.0.				11	cpu	Y asm		1K		\vdash	_	2008 200	
dme	https://github.c		ErwinM		16 16		James Brake	f 1755	6				0.67 1	_	Х		49	cpu	Y yes	N 64K	64K	Y 40		8	2016 201	
dp32	<u> </u>		Peter Ashenden	RISC	32 32		James errors	S	6		-	## 14.7		.0	_	vhdl	₩	\vdash	+	\vdash		\dashv		2	2001 200	11 book, CDROM from The Designers Guide to VHDL timing delays in source code
eco32	https://opencor		Hellwing Geisse	RISC	32 32		James Braket		6			## 14.7		.5 45.5	ILX		14	cpu	Y yes	N 512M2		Y 61		12	2003 201	
eco32	https://opencor		Hellwing Geisse	RISC	32 32		James Braket		6			## 14.7				Y verilog		eco32	Y yes					12	2003 201	
eco32f	https://github.c		Stefan Kristiansson	RISC	32 32		James Braket			3 4	123				Х	verilog			Y yes			Y 61			2014 201	4 pipelined version of the eco32 CPU cache & mmu
eight_bit_uc		stable	Synplicity	RISC	8 12	kintex-7-3			nixup 6	$\perp \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$		14.7		0		vhdl		eight_bit_	uc	\Box \Box \Box \Box	2K	Υ		12	2000 200	part of Amplify documentation
ejrh_cpu	https://github.c	stable	Edmund Horner	RISC	16 16	kintex-7-3	James Brake	f 928	6	1 2	196	## 14.7	0.67 1	.0 141.6	Х			machine	Υ				1	.6	2015 201	ls see web archive for doc
erp	https://opencor	stable	Shahzadjk	RISC	8 16		James Braket		4	1 1	70	## 14.7	0.33 1	.0 63.5	Х	verilog	1	ERPverilog	Υ			15		6	2004 201	two report PDFs & one Verilog file
fisa32	https://github.c	beta	Robert Finch	RISC	32 32	kintex-7-3	James Braket	f 3479	6	3 2	152	## 14.7	1.00 1	.0 43.7	Х	verilog		FISA32	Υ	N Y			3	2	2014 201	
fisa64	https://github.c	beta	Robert Finch	RISC	64 32	kintex-7-3	James Braket	f 10404	6	12 7		## 14.7			Х			FISA64	Υ	N Y					2015 201	1.5 https://github.com/robfinch/Cores need to use multi-cycle on mult
fisc	https://github.c		Miguel Santos				James Braket		4							system			Y yes		-	Y 85	6 3	2 5	2018 201	
fisc			Miguel Santos	RISC			James errors	,	A				2.00 1			vhdl	21		Y yes	YN		Y 85			2018 201	
fluid core	https://opencor		Azmathmoosa	RISC	8 12		James Brake	f 956	4			## 14.7		.0 131.7	х	verilog		FluidCore	1,	N Y		55		8	2015 201	data width adj., mem sizes adj.
	http://www.fpg			RISC			James deger					## 14.7	0.66 1		Х	verilog		Risc_16_b	Y		64K	12		.6	2017 201	17 similar to mips16 16 1cycl incomplete Risc 16 bit module
L-91.13CTO-1		C.1013			20 10	NIIICA-/-	ucgei	use uest	0	1 1		17./	0.00			• criticg	1,7	1.40_10_0	- 1	. 0410		1.3	- -		_02, 201	

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff È	st blk ram	F max	a tool	MIPS clks /inst ins	KIPS t /LUT		os src code	#src files	top file	tooi G chai	fltg P max ma		adr mod	# PIP	start la	
fpga4_mips16_	http://www.fpg	stable	Van Loi Le	RISC	16 16	kintex-7-3	James Braket	f 369	6			## 14.7		.0 363.1	Х	verilog	8	mips_16		N 65K 65		3	8	2017 20	017 educational, no block RAM inferred same prog & data mem and alu as mips16
fpga4_mips16_	http://www.fpg	stable	Van Loi Le	RISC	16 16	kintex-7-3	James Braket	f 352	6		213	## 14.7	0.67 1	.0 405.0	Х	vhdl	8	mips_vhdl		N 65K 65	(8	8	2017 20	017 educational, no block RAM inferred actual prog sz=16, actual data mem sz=25
fpgacomputer	https://github.c	errors	Milan Vidakovic	RISC	16 8	arria-2	James errors	5	A			## q18.0	0.67 4	.0		Y verilog	10	computer	Y asm	N N 64K 64		5	8	2018 20	018 https://mvidakovi 16-bit CPU, 64KB, UART (115200 bps), and VGA
fpgacomputer	https://github.c	errors	Milan Vidakovic	RISC	16 8	kintex-7-3	James erros		6			## 14.7	0.67 4	.0		Y verilog						5	8	2018 20	018 https://mvidakovi 16-bit CPU, 64KB, UART (115200 bps), and VGA
ft64	https://github.c	alpha	Robert Finch	RISC	64 32	2										verilog		FT64v3b	Y yes	Y 16E 16	E Y			2017 20	018 https://www.ama 4th attempt at 64-bit core (raptor64, amazon kindle book, L1 & L2 icaches & L1
gaia	https://github.c	om/nyuicl	Yuichi Nishiwaki		32 32										Х	vhdl	31	top	Y yes	Y 4G 40	Y			20	
gbox16-gpu	https://github.c	ncomplet	engineersbox	risc	16 16	5									Х	schema	tic	gpu					8	20	Digital schematic, based on NVIDIA and AMD uarch
gumnut	http://digitalde		Peter Ashenden	RISC	8 18	kintex-7-3	James Braket	f 388	6		259	## 14.7	0.33 1	.0 220.7	IX	verilog	6	gumnut-rt	Y asm	N Y 256 4	Y		8	2007	see Digital Design: An Embedded Systems Approach Using VHDL
harvard_arch_	https://github.c	com/omare	omarelhedaby	RISC	32 32	2										vhdl	135	harvard_pr	ocasm	N Y				20	
hicovec	https://opencor	r beta	Harald Manske, Gundo	RISC	32 32	kintex-7-3	James comp	iler errors	6			14.7	1.00 1	.0		vhdl	28	cpu	Y asm	N	Υ			2008 20	010 hybrid scalar & vector processor
hpc-16	https://opencor	r beta	Umair Siddiqui	RISC	16 16	kintex-7-3	James Braket	f 871	6		152	## 14.7	0.67 1	0 116.6	Х		20	cpu	Y asm	N 64K 64	(16	2005 20	015
ice_mk2	https://gitlab.co	alpha	Mario Hoffmann	RISC	16 16	5										verilog	8	top	Υ	N 4K 4I	N 1	6	16	2020 20	020 https://hackaday.io/project/174049-ice-cpu-mk-ii variant of fpga4student
iDEA	https://github.c		Hui Yan Cheah etal		16 32		Liu Chrunabl	6 321	6	1 2	405	13.2	0.67 1	.0 845.3	Х		22	cpu_top	Y ves	N Y 64K 64	(N 2	4	32 9	2011 20	
iitb-proc	https://github.c	om/preeti	Preetam Pinnada	RISC	16 16	5										vhdl	17	iitb proc	7	N		1 1		20	
iop16b	https://github.c	alpha	Doug Gilliland	RISC	8 16	;										Y vhdl		cpu_top	Yasm	N 4K 4I	Y 1	1	8	2021 20	
jam	https://github.c		Johan Thelin etal	RISC	32 32	kintex-7-3	James Brake	f 1396	6		159	## 14.7	1.00 1	0 113.7	Х	vhdl		cpu_sys		N Y 128K 128	к		32 5	2002 20	
jam	https://github.c	stable	Johan Thelin etal		32 32		James Braket	f 1369	6		143	## 14.7	1.00 1		Х	vhdl	17		Y	N Y 128K 128		1 1		2002 20	
iane nn			Suresh Devanathan				James Braket		6				0.33 1				3	Processor	v		2			2002	neural network microprocessor, specialized registers
ica		0.00.0	John Cronin		8 32		James replac		6				0.33 1			Y verilog			+		+ + -		16	2002	has VGA controller, plays Pong altera memories
iimmv	https://github.c		Eduardo Corpeño	RISC	8 8		- James replac	3207	- 0	, ,	137	HH 14.7	0.55	.0 15.0	IX			jimmy	v	N Y 256 25	5 V 1	6	4	20	
jpu16	776	,	Joksan Alvarado		16 26		James missir	ag BAM filor			-	14.7	0.67 1	0	I/A	vhdl		JPU16	Vacm	N 64K 64		<u> </u>	16	2012	32 deep call stack, 8 addressing modes
		om/kranti	Kiran & Aluru		32 32		- James 11115511	IS AMIVI IIIES		+	\vdash	14.7	0.07 1			verilog	"	31 010	v	N 4G 40		+	10	2012 2018	
kgp-risc klc32			Robert Finch	RISC			lames Braket	f 3790	6	4 1	200	## 14.7	1.00 4	.0 13.2	х		2=	KICSS	·	N 4G 40		+	32	2018 20.	
kpu	https://gith.ib	P. C	Andrea Corallo		32 32		James missir	0.00	- 0	9 1		## 14.7	-100						Vivos	N Y 4G 4G		+	32	2011 20	
	https://gitilUD.C						James Braket		6	3 4									Y yes			,	16		
kraken16	nttps://people.i		Bruce R. Land									## 14./								N N 256 25		4		200	
latticemico8	nttp://www.lat		Lattice Semiconductor		8 18		Lattice Semio	265	4	1	104	_	0.33 2	U 64.4	ILX	vhdl vhdl	10	isp8_core		N 256 41 N 64K 64			32	2005 20	
Ic-3	nitps://github.c	um/sacus	Sudhanshu Gupta		16 16	1	+	+-+		-	\vdash	\rightarrow	\vdash	+		*****	1 42		Y asm			-	8	20	
limen	https://github.c	com/domir	Dominik Salvet		16 16	2	+-	\vdash		$\perp \perp$			\vdash	+		vhdl	12		Y	N Y 64K 64		U	8	2018 20	
lion	https://github.c		Theodoulos Liontakis		16	1		$\sqcup \bot$								Y vhdl	7	lionsysten	Y yes	N 64K 64		\perp	8	2015 20	
lion	https://github.c	com/lliont/	Theodoulos Liontakis		16										_	Y vhdl		lionsysten		N 64K 64		\perp	8	2015 20	
lion	https://github.c	com/lliont/	Theodoulos Liontakis	RISC	32										-1			lionsysten		N 1M 1N			8	2015 20	
lxp32	https://opencor		Alex Kuznetsov		32 32	kintex-7-3	3 James Braket	f 850	6	3 1		## 14.7		.0 115.4	AIX					N N 4G 40			256 3	2016 20	022 https://lxp32.githuregister file in block RAM vendor neutral source code, no div inst
lxp32	https://opencor	r beta	Alex Kuznetsov	RISC	32 32	zu-3e	James Braket	f 948	6	4 2	250	## v21.1	1.00 2	.0 131.9	AIX	vhdl		lxp32u_to				0	256 3	2016 20	022 https://lxp32.githu register file in block RAM vendor neutral source code, no div inst
manik	https://www.ds	stable	Sandeeo Dytta	RISC	32 32	kintex-7-3	James needs	editing to	suppo 6			14.7	0.33 1	.0		vhdl	45	manik2tor	Y yes	N 4K 4I	Y		16	2002 20	
marca	https://opencor	stable	Wolfgang Puffitsch	RISC	16 16	arria-2	James Braket	f 1763	A	22	157	## q13.1	0.67 6	.0 10.0	- 1	vhdl	40	marca	Υ	N 8K 16	(7.	5	16 4	2007 20	009 serial multiply & divide clks/inst is approx
mark_ii	https://github.c	com/Vladis	Vladislav Mlejnecký	risc	32 32	2									- 1	Y vhdl		mark_ii	Y yes	Y 16M 16	ΛN		16	2017 20	018 system on chip written in VHDL custom PCB with MAX10
mera400f	https://github.c	com/jakubi	jakubfi	risc	16 16	5										verilog	77	mera400f	Y yes	N 64K 64	(Y			20	020 reimplementation of MERA-400 CPU, Polish, Mera400 was TTL uP
micro nating	https://github.c	mature	Geoff Natin		16 16											vhdl		processor_		N N 64K 64	(N 1	0	9	2016 20	
minimips	https://opencor	stable	Samuel Hangouet		32 32		James Braket	f 2939	6	8	118	## 14.7	1.00 1	.0 40.1	Х	vhdl		minimips		N N 4G 40			32 5	2004 20	
minimips supe	https://opencor		Miguel Cafruni	RISC	32 32	2							1.00 0			vhdl				N N 4G 40		1 1		2017 20	
mips_16	https://opencor		Doyya Doyya	RISC	16 16	kintex-7-3	James collap	sed in com	nile 6			14.7	1.00 1	0		verilog		mips_16_		N 64K 64				2012 20	
misoc	https://github.c	stable			32 32			n source co		ru migen		## a13.1	0.80 1		ПX			puu_	Y ves	N 4G 40			32	2007 20	
mist1032	https://github.c		Takahiro Ito		32 32		James altera			4 125		## q18.0		0 9.1		system	50	mist32e10	,	4G 40			64	20	
mist1032	https://github.c		Takahiro Ito				James altera		A			## q18.0				verilog		mist1032sa		4G 40			64	20	
mist1032	https://github.c			RISC			James altera		4			## q18.0						mist1032is		46 46			64	20	
moncky	https://gitlab.co		Kris Demuynck		16 16		Kris Demuyn			33		## v21			х				Y ves	N 64K 64			16	2020 20	
moncky	https://gitlab.co		Kris Demuynck				James no me		280 6											N 64K 64			16	2020 20	
moncky	https://gitiab.co		Kris Demuynck			zu-se zu-se	James clock		523 6	33						X schema		too	yes V	N 64K 64			16	2020 20	
moxie	https://gitiab.co		Anthony Green				lames missir		323 B	33		## V21.1			^	verilog			Y yes	4G 4G			16	2020 20	
moxielite	https://github.c	0100.0	Anthony Green		32 32			8	A .	-		## 418.0			х			moxielite v		4G 4G			16	2009 20	
	nttps://gitnub.c		,				James Braket	3159	Δ	4		## 14.7				vhdl		moxielite_v	WD	4G 4G					
moxielite	https://github.c		Anthony Green				James Braket	f 2696	A	4	93	## q18.0	1.00 1	.0 34.6	Х									2009 20	
mrisc32	https://github.c		Marcus Geelnard	RISC		4	-			-	_	_				vhdl	36		Y asm	Y 4G 40			32	2018 20	
mrisc32	https://github.c		Marcus Geelnard		32 32	2										Y vhdl	36		Y asm	Y 4G 40		-	32	2018 20	
multicycle_risc	nttps://github.c		Yash Sanjay Bhalgat		16 16		James Braket	f 1470	6	\vdash	213	## 14.7	0.67 1	.0 97.0	Х				Y	N 64K 64			8	2015 20	
multi-cycle-cpu	https://github.c		Amrik Sadhra		32 32	2										vhdl	48	top_level	Y	4G 40			32	2016 20	
myproc	https://github.c		A. Raamakrishnan		32 32	4	\bot	$\perp \perp$	_	$\perp \perp$		_			ш	verilog	₩		\perp	N 4G 40		1	32	20	
myrisc1			Muza Byte	RISC	8 8		James Brake	f 121	Α	2	231	## q13.1		.0 628.7	-1			myRISC1	Υ	N Y 256 25		6	4	2011 20	
myrisc1	https://github.c	0100.0	Susam Pal		8 8		\vdash	$\perp \perp$		$\perp \perp$			0.33 1		-1	*****		microproc		N Y 256 25		-	4	2005 20	
natalius_8bit_r	https://opencor		Fabio Guzman		_		James Brake		6				0.11 3	_	Χ			natalius_p	Yasm	N Y 256 21	Y 2	9	8	2012 20	
niloofar1	http://ce.sharif.		Mahdi Amiri		16 16		James ran ou		ry 6			## 14.7				verilog			Υ		\bot				derived from risc-16 ASIC, uses Leonardo for synthesis
nocpu	https://github.c		John Tzonevrakis		8 8		3 James Braket		6			## 14.7		.5 306.1	Х		5	cpu	N no	N 256 25			4		minimal & complete 8 ALU inst, 3 port reg file
oberon_sdram	http://projectol		Nicolae Dumitrache	RISC			James Braket		6				1.00 1						Y yes				16	2013 20	
odess	https://opencor	stable	Dmytro Senyakin		## 16		James too bi		А	288 462		## q18.0		.3	1		27	CoreQuad	Y asm	Y 4G 40			16	2017 20	
odess	https://opencor	rstable	Dmytro Senyakin	RISC	## 16				A	72 112		## q17.1	4.00 1	.0 23.3	- 1			CoreOneV	Y asm	Y 4G 40			16	2017 20	
odess	https://opencor	stable	Dmytro Senyakin	RISC	## 16		Dmytro Seny	148078	А	72 122			4.00 0	.3 19.9	1	system		CoreQuad	Y asm	Y 4G 40			16	2017 20	
odess	https://opencor	r stable	Dmytro Senyakin				Dmytro Seny						4.00 1		1			CoreOneV		Y 4G 40			16	2017 20	
odess	https://opencor		Dmytro Senyakin				James reduc						4.00 1					CoreOneV		Y 4G 40			16	2017 20	
odess	https://opencor		Dmytro Senyakin				James slow t			72 112		## q18.0			÷			CoreOneV		Y 4G 40			16	2017 20	
oldland-cpu	http://jamieiles		Jamie Iles		32 37	arria-2	James syntax	x errors	A				1.00 1			verilog	22	oldland r	Υ	N N 4G 40				2015 20	
oldland-cpu	httn://jamieiles		Jamie Iles				James syntax		A			## q18.0			Ė	Y verilog	32	kevnsham	v	N N 4G 40				2015 20	
ona	https://github.c		Wesley W. Terpstra		32 32		Wesle larges		A		125	a15.0	1.00 0		÷		122		+	70 40	+++	+	32	2013 20	
opc.opc5cpu	https://github.c	stable	revaldinho		16 16		James reduc		6		_	## 14.7		.0 143.6	X		7	орс5сри	Yasm	N N 64K 64	(N 1	5 4	16	2013 20	
	https://github.c		revaldinho				James Braket		6				0.40 3					opc5lscpu		N N 64K 64				2017 20	
opc.opc5lscpu	https://github.c		revaldinho				James Braket		6				0.67 2											2017 20	
opc.opc6cpu	https://gitiiuD.C	Stubic	TC VOIGITITIO		32 16				6	+		## 14.7								N N 64K 64					
opc.opc7cpu	nitips://gitnub.c	stable	revaldinho						6	+								opc7cpu	Y asm	N N 1M 1N			16	2017 20	
opc.opc8cpu	nitps://github.c		revaldinho				James no tes		6								1	opcscpu	r asm	N N 16M 16		4		2017 20	
open8_urisc	nitps://opencoi		Kirk Hays, Jshamlet		8 8		James Braket	f 691	6	1	263	## 14.7	0.33 1	U 125.6	Х		9	Open8		N 64K 64		+	8	2006 20	
	nttps://github.c	0100.0	Andrey Bacherov		32 32	<u> </u>	+	+		+	\square	_	\vdash	+	Щ.	verilog	\vdash		Y yes	Y 4G 40			32	2012 20	
or1k_marocchi		Tuntactad	Jeff Bush		16 16	5	\vdash									verilog	ш		Y	N 64K 64	(N 2	0 2	8	2017 20	
pasc	https://github.c															scala									
pasc patmos		stable	Martin Schoeberl	RISC		-											\vdash					\bot		2015 20	
pasc	https://github.c	stable om/ept22	Martin Schoeberl Ezra Thomas pandora2000	RISC	8 16	5	James port n	7491		11 1			0.67 2 1.00 1			Y verilog	19 42		Y asm	N Y 64K 64 Y N 64K 64			8 2 32	2015 20.	

Company Comp	dat inst		i fitg		max byt			last s	secondary web	note worthy	comments
Proceedings Process			N				lon /		ttns://hackadav.i	io/project/160180-plasma-cortex-one	en-source-cou-in-vhdl
morphisman was also also also also also also also al									ttp5///ndcxdddyn	clean, simple, prob classwork	Quartus proi, basic RISC instructions
Secondary Control Co							512 5 2014	1 2020 ht	ttps://github.con	original propeller has verilog (FPGA)	s ISA: op/ddd/sss format with predication
March Marc										eight propellers, clocking from ucf fi	e several FPGA card build files
Service Servic	64K 64K	N N 6	N N	N 64K	64K N	18 4	16	2020 ht	ttps://github.con	derived from NICE: http://www.vaxr	n PDP11-like, no byte operations
Section	4G 4G	N 4	N	4G	4G Y	,	32 4 2010	2011		qrisc32 wishbone compatible risc co	r for PhD thesis
Section Description Desc	256 32K	N 2	N	256	32K Y	r	1998			used in his class, also uses eP32	
Second Control Property Property Control Property											huge download, canceled
Sex										university project, doc in portuguese	
Second March Mar										16 register sets, inst & data cache, m	
Manus Manu						$\overline{}$				verilog implementation of Python er	
March Marc										Havard arch, thesis project	derived clocks: estimated derating
Margin M			N N						******	minimalist Wirth, education tool	Little Committee (LC 80C) desiration
Description of the control of the co									ttps://user.eng.u	single cycle, pipeline & OO variants	Little Computer (LC-896) derivative
Second Marke With Second Marke With Second 2 2 2 10 2 2 10 10 2 2 2 10 10				_		14			tto://www.actro	minimalist Wirth, part of Project Ob	22v22 multiplior wikingdia antru
Second Column Second Colum		V 4	V V							minimalist Wirth, part of Project Ob	
State Stat			Y						1100	minimalist Wirth, part of Project Ob	
Model Mode	4G 4G	Υ 4	Y	4G	4G				ttn://www.astrol		32x32 multiplier, wikipedia entry
Fig. Proceedings Process Pro	4G 4G	Y 4	Y	4G	4G						32x32 multiplier, wikipedia entry
Fig. September		N	N		Y	/ 39	16	2021		tightly packed 16-bit ISA	thesis in Chech
Proceedings							2004	1		now produce ESP8266 & ESP32	
Figure Marty (Septical Mar											ches, schematic conflicts with documentation or
THE STATE / ST		N Y 4	N Y							based on RISCO processor by Junque	
Internal Property Compound Party Property Compound Party Par	4G 4G	N 4	N	4G	4G Y	21				two designs with same name	MIT course work
Signey pions	64K 64K	N 6	n N	64K	64K						
Stage / Joseph									ttps://github.con	Digital schematic editer	nanogo compiler, youtube videos
Inter-Circumstance Section Inter-Circumstance Section Se										single pipe stage, passes simulation	24-bit word operations only
Inter-principle Company Compan										single pipe stage, passes simulation	24-bit word operations only
Inter- Inte										single pipe stage, pre simulation stag single pipe stage, pre simulation stag	
## PROFESSION Process September Process								***** / /=:* b * /~-			
Search Cape Mitter, (Properties) stable Dam Gossephigut Mitter State Dam G				04K						originally TTL/schematic, beginner's variable length instructions	Posit support, glossary & references
Seph December Seph December Seph December Seph December Seph December Seph December Seph December Seph December Seph December Seph December Seph December Seph December Seph S	-			N 46	-	$\overline{}$				variable length histructions	uses ZIP CPU
Sayeh Process Stable Altreza Happhdood, Am RSC 21 22 2000 2000 Apphoboto persings, company 2000 2000 2000 Apphoboto persings, company 2000 2000 2000 Apphoboto persings, company 2000						20				16-bit MIPS, data flow schematic	64 word reg file?
Septim S		N 6	N				32 2008				simple RISC
Section Sect	4G 4G		- Y	Y 4G	4G	+				dead weblink	high number of DFF
Exhodings https://grinub.com/miles/ Andreas Guerrieri RSC 32 32 32 32 32 32 32 3			N			122				Scarts Processor	GCC compiler
semors-gard Introst.//jeuthus.chm/untrol (Niranjan Ramadas) 815C 64 32 kintex-7; James lawy vt (135009 6 5 22 75 8# 14.7 1.00 1.0 0.6 K verling, 28 pipeline N V V V V S S S 2012 2012 https://jbtth.com/untrol simplev Nttps://jbtth.com/untrol James Parker S S S S S S S S S S S S S S S S S S S	4G 4G			4G	4G			ht	ttps://github.con	small MIPS CPU core originally based	schoolMIPS has several versions
Simple		N Y	N Y	Y	Y	137	32 4-8 2012	2 2012 nr	rbramadas.appsp	university ASIC project, read PDF	64-bit data paths, superscalar, branch analysis
Surface-Cop District Distri						8			ttps://www-user	Educational, also a version 2 with VI	
spartamom with times / feature and the spartamom with times / feature and times / feat		Υ	Υ		Y	r	32 2018		ttps://libre-soc.o	Scalable Vectors for Power ISA	has the respect of Mitch Alsup
Spartamed Nation Progression Spartamed Spartage Sparta											Video console system-on-chip made for the iCl
Second S	4G 4G	N 4		4G	4G Y	7 32					s, 32-bit immediates, multi-cycle design
Stacks-16-bit Stacks-16-bi			1				2012		"	SPARC like register windows	
Supersmall Interstruct Supersmall Interstruct Supersmall Interstruct Supersmall Interstruct Supersmall Interstruct Supersmall Interstruct Supersmall Interstruct Supersmall Interstruct Interstr						+			ttp://www.zeepe	book by Heuring & Jordan	also Kilts cpt17 Adv FPGA dsgn
Subject Subj			+						ttps://www.instr	Digital schematic, TTL & 3 layer brea	d pictures of 3 layer breadboard
Section Sect			+	+						"arithmetic core"	Copyright 2005,2006,2009 Jonathan Rose, and has testbench & caches
Swt Swp https://gencor bet Sam Gladstone RISC 32 32 too many los color c	 	v	' v	v		+ + -			ttns://groups.go		sa template for dsgn configuration of uP
Sept https://github.c alpha Alpha Robert Finch RISC 32 32 Sept	64K 64K	N Y 6	N Y	V 64K	64K V	/ 31			ttps.//groups.gor		ion in Verilog. Includes assembler, simulator, and
Bable888						51				hasic RISC	too many los
tables88 https://github.c alpha Robert Finch RISC 2 16 kintex-7: James Brakef 5756 6 9 6 137 ## 14.7 2.00 1.0 4.76 X veriog 3 table888 bme 4 4 6 7 130 ## 14.7 2.00 1.0 4.76 X veriog 3 table888 bme 4 6 0 1 123 ## 14.7 1.00 4.0 77.9 X veriog 4 tarkicontroller N 16M N 11 4 2013 2013 2018 concept 4 4 2013 2013 2018 exprise 4 4 4 2013 2011 Rock ear Finch 8 2014 2013 2011 Rock ear Finch 8 2014 2013 2021 Rock ear Finch 8 2014 2013 2021 Rock ear Finch 8 2014 2013 2021 Rock ear Finch 8 2014 2013 </td <td>64K 64K</td> <td>N N 6</td> <td>N N</td> <td>N 64K</td> <td>64K</td> <td>28</td> <td></td> <td>1 2016</td> <td></td> <td></td> <td>included with Table888 source code</td>	64K 64K	N N 6	N N	N 64K	64K	28		1 2016			included with Table888 source code
tarhi https://gencor beta Digovalverde RISC 96 6 / kintex-7: James levery 396 6 0 1 123 ## 14.7 1.00 4.0 7.9 X verilog 4 tarhi controller N 16M 16M N 11 4 2013 2013 no doc, respectively and the property of the						130				2016 version gives same reults as 20	1 code for cache & mmu incomplete
theia gu https://opencor beta Diego Valverde RISC 64 64 2015 2021 miss/feithub com/ton-17 miss/feithub com/ton-17 miss/feithub com/ton-18 miss/feithub com	16M 16M	N 10	N	16M	1 16M N	l 11	4 2013	3 2013		no doc, extremely small RISC	difficulty with timing, try 7.0ns
thor https://generor mature Robert Finch RISC 32 32 Robert Finch 90000 9366 936 Part Pinch							2009	2012		Ray Cast Programable graphic Proce	s four cores, huge LUT count, 2/3rds LUT RAM
hor https://goencor mature Robert Finch RISC 64 32 Robert Finch 210000 306	16E 16E	Υ 1	ı Y	16E	16E Y	/			ttps://github.con	Thor-5: L1 & L2 caches, GP float & ve	plans for more features, eventually 2M LUTs
thor https://gichub.com/pen-ral Robert Finch RISC 64 16 Robert Finch RISC 16 16 kintex-7-3 lames Brakef 136 6 4 2035 2022 https://github.com/pen-ral Robert Finch RISC 16 16 kintex-7-3 lames Brakef 136 6 4 2035 2022 https://github.com/pen-ral Robert Finch RISC 18 16 kintex-7-3 lames Brakef 136 6 4 2035 2023 https://github.com/pen-ral Robert Finch RISC 18 16 kintex-7-3 lames Brakef 136 6 4 2035 2023 https://github.com/pen-ral RiSC 18 16 kintex-7-3 lames Brakef 136 6 4 2035 2023 https://github.com/pen-ral RiSC 18 16 kintex-7-3 lames Brakef 136 6 4 2035 2023 https://github.com/pen-ral RiSC 18 16 kintex-7-3 lames Brakef 136 6 4 2035 2024 https://github.com/pen-ral RiSC 18 16 kintex-7-3 lames Brakef 136 6 4 2035 2024 https://github.com/pen-ral RiSC 18 16 kintex-7-3 lames Brakef 136 6 4 2035 2024 https://github.com/pen-ral RiSC 18 16 kintex-7-3 lames Brakef 136 6 4 2035 2024 https://github.com/pen-ral RiSC 18 16 kintex-7-3 lames Brakef 136 6 4 2035 2024 https://github.com/pen-ral RiSC 18 16 kintex-7-3 lames Brakef 136 6 4 2035 2024 https://github.com/pen-ral RiSC 18 16 kintex-7-3 lames Brakef 136 6 4 2035 2024 https://github.com/pen-ral RiSC 18 16 kintex-7-3 lames Brakef 136 6 4 2035 2024 https://github.com/pen-ral RiSC 18 16 kintex-7-3 lames Brakef 136 6 4 2035 2024 https://github.com/pen-ral RiSC 18 16 kintex-7-3 lames Brakef 136 6 4 2035 2024 https://github.com/pen-ral RiSC 18 16 kintex-7-3 lames Brakef 136 6 1 1 1 49 ## 14.7 0.33 3.0									116-116	n/robfinch/Thor	variable length instructions
tigit cpu stable Cleton Juffo RISC 16 16 16 2013 2013 2013 2013 2013 2015 20									ttps://github.con	Thor-2: L1 & L2 caches, GP float & ve	
tim https://github.com/ehr-lBen Marshall RISC 32 8 2 32 4 32 6 lames degenerate synthesis 6 ## V21.1 0.33 3.0 Valid 15 top Y Y 4G 4G Y 50 2014 2015 TIM: Tim: Tim: Tim: Tim: Tim: Tim: Tim: Tim						1 46	64 2015		ttps://github.con		plans for more features, eventually 2M LUTs
tiny, soc https://github.com/pept22 Ezra Thomas RISC 8 16 16 2020 https://ezrasrobe small cpu tiny64 https://github.com/push h	•									course project, not pipelined	no LUT RAM for reg file
tiny64 https://open.co/ stable Ulrich Riedel RISC 32 32 kintex-7-5 James Brakef 874 6 189 ## 14.7 1.00 2.0 107.9 X vhdl 6 tinyx 64K 64K 14 8 2004 2007 data size f tinycpu https://open.co/ alpha Jordan Earl's RISC 8 8 mria-2 James Brakef 136 A 384 ## q13.1 0.17 2.0 255 TK vhdl 2 tinycpu asm N N N K 12 4 2012 2012 directory contains subset of notation tiny-insert ti		-		_					ttos://ozesse/	TIM: Tiny Instruction Machine, varia	
timyspu https://github.com/mishc dispersion alpha lordan Earls RISC 8 8 arria-2 lames Brakef 136 A 384 ## q13.1 0.17 2.0 235.5 IX vind 2 through lamb lordan Earls https://github.com/mishc lamb lordan Earls RISC 83 22 Lames Brakef 136 A 384 ## q13.1 0.17 2.0 235.5 IX vind 2 through lamb lordan Earls RISC 83 22 Lames Brakef 136 A 384 ## q13.1 0.17 2.0 235.5 IX vind 2 through lamb lordan Earls RISC 83 22 Lames Brakef 136 A 384 ## q13.1 0.17 2.0 235.5 IX vind 2 through lamb lordan Earls RISC 83 22 Lames Brakef 136 A 384 ## q13.1 0.17 2.0 235.5 IX vind 2 through lamb lordan Earls RISC 84 8 arria-2 lames Brakef 136 A 384 ## q13.1 0.17 2.0 235.5 IX vind 2 through lamb lordan Earls RISC 84 8 arria-2 lames Brakef 136 A 384 ## q13.1 0.17 2.0 235.5 IX vind 2 through lamb lordan Earls RISC 84 8 arria-2 lames Brakef 136 A 384 ## q13.1 0.17 2.0 235.5 IX vind 2 through lamb lordan Earls RISC 84 8 arria-2 lames Brakef 136 A 384 ## q13.1 0.17 2.0 235.5 IX vind 2 through lamb lordan Earls RISC 84 8 arria-2 lames Brakef 136 A 384 ## q13.1 0.17 2.0 235.5 IX vind 2 through lamb lordan Earls RISC 84 8 arria-2 lames Brakef 136 A 384 ## q13.1 0.17 2.0 235.5 IX vind 2 through lamb lordan Earls RISC 84 8 arria-2 lames Brakef 136 A 384 ## q13.1 0.17 2.0 235.5 IX vind 2 through lamb lamb lamb lamb lamb lamb lamb lamb			I N Y						ttps://ezrasrobot	small cpu with VGA data size from 32 to 64 bits	includes GPU (char gen)
thrysis a https://github.com/aillon Dillon Huff RISC 32 32			N N1 A1			12			irectory contains	data size from 32 to 64 bits	micro-coded sub-ops MIPS/inst reduced due to few inst
tiny-riscy https://github.com/hushc Hyounguk Shon RISC 32 32									mectory contains		lined & with forwarding implementations
totalcpu https://gethub.c. untested Colin Riley RISC 12+ 12 kintex-7-3 James Brakef 229 6 1 1 49 ## 14.7 0.33 3.0 71.7 X verilog 10 cpu N 64K 64K V 8 2 2016 2016 https://dominie.tu stable Warren Toomey RISC 16 16 atrix-7-3 James 4KLU 6748 6 1 1 ## 14.7 0.67 2.0 1 vhdl 16 cpu N N 64K 64K N 16 2012 2015 ucpuvhdl https://github.c.d stable Reed Foster RISC 8 16 kintex-7-3 James 512LU 933 6 118 ## 14.7 0.33 2.0 2.8 X vhdl 29 core V Jam N 64K 64K N 12 2 7 2016 2017 https://github.cor/six kutoria											four variations: cache, multi-cycle, pipeline & sir
tpu https://github.c untested Colin Riley RISC 16 16 16 17 14,7 10,67 2.0 18 18 19 19 19 19 19 19	70 40			+0	T-10 T	2-4				data width 12 bits and up, no data m	
ucode cpu http://minnie.tu stable Warren Toomey RISC 16 16 atrix-7-3 James 4kU 6748 6 1 1 ## 14.7 0.67 2.0 I vhdl 16 cpu N N 0 64K N - 16 2012 2015 - ucpuvhdl https://github.co stable Reed Foster RISC 8 16 kintex-7-3 James 51 1 1 ## 14.7 0.03 2.0 2.0 X vhdl 29 core Y asm N 25 64K Y 12 2 7 2016 2017 https://github.com	64K 64K		- ''	64K	64K Y	,			ttps://domipheu		cessing Unit. A simple 16-bit CPU in VHDL for ed
ucpuvhdl https://github.c/ stable Reed Foster RISC 8 16 kintex-7-3 James 512 LU 933 6 118 ## 14.7 0.33 2.0 20.8 X vhdl 29 core Y asm N 256 64K Y 12 2 7 2016 2017 https://github.com/six tutoria										J 2	originally schematic based (Logisim)
		N 2	n N						ttps://github.con	six tutorials on uCPUvhdl	using muCPUv2_1 of 3 upwards compatible de
			N							bare core, prog size 4K to 64K	description in source files
urisc errors Farhad Mavaddat RISC 16 16 kintex-7-3 lames missing module 6 ## 14.7 0.67 4.0 vhdl 31 urisc Y 64K 64K N 1 1987 2012 https://cs.uwater/ Ultimate F	64K 64K	6		64K	64K N	1 1		7 2012 ht	ttps://cs.uwaterl	Ultimate Reduced Inst Set Computer	Un. Of Waterloo
verilog-harvard https://github.com/jaywc Jae-Won Chung RISC 16 16 verilog 74 cpu Y N 64K 64K N 4 2019 2019 ten imple										ten implementations of increasing s	
	64K 64K			N 64K	64K N	23				multi-driven nets	single cycle CPU that has an IPC of 1
verilog-harvard https://github.com/jaywe/ Jae-Won Chung RISC 16 16 2u-3e James multi- 288 6 ## v21.1 0.67 1.0 X verilog 7 cpu02 Y N N 64K 64K N 23 4 2019 2019 multi-driv	64K 64K	N N 6	N N	N 64K	64K N	23				multi-driven nets	multi cycle CPU that has an IPC of 1
	64K 64K	N Y 6	N Y	Y 64K	64K N	23	4 5 2019	2019		multi-driven nets	5-stage pipelined CPU, same for cpu4 thru cpu
	64K 64K	N Y 6	N Y	Y 64K	64K N	1 23	4 5 2019	2019		multi-driven nets	Data forwarding from the ALU
	0110		N Y	0.110	64K N			2019		multi-driven nets	Branch prediction with a BTB with 2-bit satural
			N Y					2019		multi-driven nets	tournament branch predictor
	64K 64K	N Y 6	N Y	Y 64K	64K N	23	4 5 2019	2019		multi-driven nets	Memory latency parameter
verilog-harvard https://github.com/jaywol_lae-Won Chung RISC 16 16 2u-3e James multi-driven net 6 ## v21.1 0.67 1.0 X verilog 8 Cpu08 Y N Y 64K 64K N 23 4 5 2019 2019 multi-driv	64K 64K	N Y 6	N Y	Y 64K	64K N	23	4 5 2019	2019		multi-driven nets	instruction cache and data cache

_uP_all_soft folder	opencores of	ctatue	author	style /	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	S blk	F max	a tool	MIPS clks	/ KIPS	ven dor	os code	#src	top file	chai	fitg > max max pt dat inst	byte #	adr a	pip e	start la	note worthy comments
verilog-harvard	https://github	.com/jayw	Jae-Won Chung	RISC	16 16	zu-3e	James multi-	driven net	6			## v21.1	0.67 1	0	Χ	verilog	9	cpu09	Υ	N Y 64K 64K	N 23		4 5	2019 20	DI9 multi-driven nets DMA module and its interrupt mechanism
verilog-harvard		.com/jayw		RISC	16 16	zu-3e	James multi-	driven net	6			## v21.1	0.67 1	0	Χ	verilog	10	cpu10	Υ	N Y 64K 64K	14 23		4 5	2019 20	multi-driven nets DMA interleaved with instructions that acce
vespa			David J. Lilja		32 32	2										verilog			Y asm	N 4G 4G	N 16		32	2005 20	
vhdl-processor			Anurag Saha Roy		8 16	5		plete sour								vhdl		processor		256 256			16	20	
vhdl-simple-up			Pietro Lorefice		16 16		James ran ou					## q18.0	0.67 1			vhdl		processor		N N 64K 64K			16	2014 20	
vhdl-simple-up	https://github		Pietro Lorefice				James ran ou	it of memo	ry 6			## 14.7	0.67 1	0		vhdl	10	processor	Y	N N 64K 64K			16	2014 20	
vrisc wisc-sp13	https://github		Jay Valentine Shyamal H Anadkat	RISC												vhdl verilog		processor	Y	N Y 4G 4G N 64K 64K			8	2007 20	
wisc-sp13 wisc-sp13		0.10-0.0	Prayag Bhakar		16 16	-	—	\vdash		+-		_	-	+		verilog	_		Y V	N 64K 64K			8	2007 20	
wisc-sp15	https://github	com/vehz	Simon Zhang		8 9	1										system	v 24	top_level	V asm	N 256 256			16	2016 20	
xgate			Robert Hayes	RISC			James Brakef	2778	6		159	## 14.7	0.67 1	0 38.3	Х	verilog	7	xgate_top	Y	N 230 230	42		16	2009 20	
xr16	https://githul		Jan Gray	RISC	16 16		James Brakef	273	6	_		## 14.7		0 644.8	Х			xr16	Y	N 64K 64K			16	1999 20	
xr16	https://github		Jan Gray		16 16		James needs	346	6		282	## v20.1		0 547.0	Х				Υ	N 64K 64K			16	1999 20	001 handcrafted instruction set tool FPGA P&R, speed mode better
xsoc	http://www.fp	og stable	Jan Gray	RISC	16 16	kintex-7-3	James very s		6			## 14.7			Х				Y yes	N N 64K 64K	Y 16		16	2000 20	
xtensa	https://ip.cad	en roprieta	r tensilica/cadence		16 16,2	2 proprieta										proprie				4G 4G			32 5,7		ch 8, Processor De upward compatible family, sliding reg ASIC usage, TIE tool generates RTL & softwa
xthundercore	http://forum.	ga alpha	majordomo	RISC	32 16		James Brakef	793	6	2		## 14.7		0 243.7	Х				om yes	N Y 4G 4G			16 5	2014	http://www.xthur Gadget Factory Forum thread in debug, no comments, mostly in simulation
xucpu	https://openc		Jurgen Defurne				James Brakef	356	6			## 14.7				Y vhdl		system_4k		4K 4K				2015 20	
xulalx25soc	https://openc		Dan Gisselquist				James Sparta		6	4 25	_	## 14.7		0 11.0	_	Y verilog		toplevel		N N 4G 4G	N 20			2015	uses ZIP CPU
yasep	https://hackad	aipiia	Yann Guidon				James reduce		6		215	## 114.7			AX			microYAE!	Y asm	N N 2G 2G	51		16	2005 20	
yfcpu	nttps://gitnub		Cory Walker Yann Guidon	RISC	16 16 8 16	KINTEX-7-:	James degen	18	ь			## 14.7	0.67 1	U		verilog	1 2	yfcpu	Y	N N 256 256 N 256 256	Y 20		8	2017 20	Colin Mackenzie? Educational very simple 221 https://hackaday.ieducational uP with front panel front panel: one button per op-code
ygrec8		j, p j	Dan Gisselquist		32 32		-			+				+		verilog	70	main	V					2017 20	
zbasic zipcpu			Dan Gisselquist Dan Gisselquist		32 32		James Brakef	1687	6	2	218	## 14.7	1.00 1	0 128.9	х			zipcpu	Y yes	N N 4G 4G				2018 20	
riscv_cpu_veril		csimulatio			32 32		James Braker	config'd f	-		-10	## v22.2	1.00 1		^	verilog	_	Risc5CPU	Y yes	N 4G 4G			32	2013 20	
riscv_cpu_vern		.com/gsme	Graeme Smecher			KU060	Graeme Sme	423	61 6	+	200	## v22.2	1.00 4		Х	vhdl		minimax		N 4G 4G	γ		32	20	
riscv_naxriscv	riceps.//grendo	.com/Spin	Charles Papon?		32 32		Charle AKA sp		6		155	/22.2	1.00 0		Ê	scala	Ť		Y yes	N 4G 4G	Y		32	20	
riscv_noel	THE PERSON NAMED IN	gaisler.com	gaisler	riscv	32 32	2	1 1							1	IX		40		Y yes	N 4G 4G	Υ		32	20	022 https://www.gaisi many config options 32 & 64-bit, software tools, bit files
riscv_percival	https://github	.com/arted	ArTeCS (Un Madrid)	riscv	64 32	kintex7	ArTeC: larges	57129	27996 6		50	v20.2	1.00 2	0 0.4	Х	system	٧ ~60)	Y yes	N 16E 16E	Υ	3	32	2017 20	022 https://github.com/Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative
riscv_reonv	https://github	.com/lcbcF	Lucas Castro	riscv	32 32	spartan-6	Wajih Yousse	3370	6		133		1.00 1	0 39.4					Y yes			i :	32	20	018 https://www.hind Lightweight Cryptographic Instruction risc-v version on Leon3 tools
darkriscv	https://github		Marcelo Samsoniuk		32 32	kintex-7-3	James Brakef	1422	6	1	167	## 14.7	1.00 1	0 117.2	Х		2	darksocv	Y yes	N 4G 4G	Υ			2018 20	018 https://blog.hacks written in one night, low line count readme is descriptive, uses cache
instant-soc	https://www.	fp stable		risc-v	32 32	2										vhdl				N 4G 4G			32	2020 20	
kcp53000	https://github		Samuel Falvo II		64 32		James trimm	2455	6		175	## 14.7		0 142.9	Χ	B verilog	4	polaris		N Y 16E 16E	Υ			2016 20	
leon3	http://www.g		Jiri Gaisler, Jan Anders						6				1.00 1	0	AILX	Y vhdl			Y yes					2003 20	
openc	https://github		T-Head Semiconductor													verilog	-			N 4G 4G	Υ		32	20	
reonv	https://github		Lucas Castro	risc-v	32 32 64 32	kintex-7-3	James many	tiles	6			## 14.7	1.00 1			vhdl			Y yes	N 4G 4G Y 4G 4G	Y		32 32 6	2017 20	018 https://strijar.live uses Leon infrastructure with risc-v ISA
riscv_ariane			pulp project								_	_	1.00 1	U			_		Y yes	4G 4G	Y				
riscv_biriscv riscv_black-par			Ultra Embedded - Daniel Petrisko	risc-v risc-v	64 32	-	-							+		verilog			Y yes	Y 16E 16E	Y		32 32	20:	
riscv_black-pail			Thomas Hornschuh		32 32	kintay-7	James Brakef	blai	6			## 14.7	1.00 1	n		system vhdl		bonfire_c	Y yes	4G 4G	Y		32	20.	
riscy_bonne			UC Berkelev	risc-v			James Draker	iciu	- 1			HH 14.7	1.00 1	_		scala	+		Y yes	Y 4G 4G			32	20.	https://boom-cord Berkeley Out-of-Order RISC-V Processor
riscv briscv		b. unteste	,		32 32	2										Jeans	+		Y yes	Y 4G 4G	Y 45		32	2018 20	
riscv_clarinet	https://githuh	.com/HPC-	Riya Jain etal	risc-v	32 32	2										bluespe	ec ver		Y yes	Y 4G 4G	Y 45		32 5	20	
riscv_clarvi			Robert Eady	risc-v	32 32	arria-2	James Altera	2616	А		178	## q18.0	1.00 1	0 68.2	- 1	B system	٧ 7	clarvi	Y yes	N 4G 4G	Υ	1 3	32 6	2016 20	017 https://www.cl.ca educational simple RISC-V implement doesn't make use of block RAM RTL
riscv_cpu	https://github	o.c unteste	misha kevlishvili	risc-v	32 32	2							1.00 1	0		verilog			Y yes	N 4G 4G	Y 45		32	2019 20	019 https://www.yout simple and easy to understand design
riscv_croyde	https://github	com, ben	Ben Marshall		64 32	2												core_top			Υ			2021 20	
riscv_dark	https://github		Marcelo Samsoniuk	risc-v	32 32		Marcelo Sam	1000	6		220	## v20.1		0 220.0		verilog		darkriscv	Y yes	N 4G 4G			32	2018 20	
riscv_engine-v	https://github		Antti Lukats		32 32	2		306	4				1.00 6	7	AL		11		Y yes	N 4G 4G				2018 20	
riscv_femtoRV	https://github		Bruno Levy		32 32	2										verilog		femtosoc					32	2020 20	
riscv_fwrisc			Matthew Balance		32 32		Matthew Bal		4			##	1.00 6		AL			fwrisc_fpg		N 4G 4G			32	2018 20	
riscv_fwrisc riscv_GRVI-pha	https://github		Matthew Balance Jan Gray	risc-v risc-v	32 32 32 32		Matthew Bala Jan Gray	1060 320	4		20 375	## v16.4	1.00 6 1.00 1		AL X			fwrisc_fpg	Y yes Y yes	N 4G 4G N 4G 4G	Y 45 Y 45		32 32 3	2018 20 2015 20	
riscv_GRVI-pria	https://githuk		Luke Wren		32 32	virtex-u-2	Jan Gray	320	- 0	1	3/3	## V10.4	1.00 1	0 11/2	^	verilog		hazard5 d						2019 20	
riscv_hl5	https://github		Paolo Mantovani		32 32	,			-	+				+		system				N 4G 4G			32	2017 20	
riscy hummine	https://github		T dolo ividito valii		32 32	kintay-7-3	James too m	any los	6			## 14.7	1.00 1	n		verilog	1/11	1 e203_cpu	V vos	N 4G 4G	ν		32	2016 20	
riscy humming		.c stable			32 32		James Brakef		6	32	62	## 14.7	1.00 1		х		141	1 e203_cpu	Y ves	N 4G 4G			32	2016 20	
riscy hummine		.c unteste		risc-v		2									· ·	verilog	1		Y ves	N 4G 4G	Y		32	2017 20	
riscy ibex low	https://github	.ci stable	Philipp Wagner		32 32											system	٧ 27	ibex_core	Y yes	N 4G 4G	Υ	3	32	2020 20	
riscv_jive	https://github		Frédéric REQUIN	risc-v	32 32	2							1.00 20	0		verilog	19	jive_cpu_t	Y yes			3	32	20	Size-Optimized Microcoded RISC-V CF 16-bit ALU
riscv_kian	https://github	.com/splin	splinedrive		32 32	2										verilog		kianv		N 4G 4G			32	20	
riscv_lattice			Lattice Semi		32 32	machXO3	Lattice Semic	1507	4	4	60	##	1.00 1	0 39.8	L	Υ			Y yes	N 4G 4G	Υ	3	32 5	20	
riscv_lowrisc	https://github		Alex Bradbury	risc-v		2									ш	Y scala				$\sqcup \sqcup \sqcup \sqcup$		$\perp \perp$		20	
riscv_microsen			Microsemi		32 32		microsemi	8614	4	2 10	122	L11.8	1.00 1	0 14.2		proprie			Y yes	N 4G 4G			32	2016 20	
riscv_minerva			lambdaconcept		32 32					\Box				1	\vdash	nmigen	1		Y yes	N 4G 4G	Υ	1 1	32 6	20	
riscv_myth			Kubiran Karakaran Stephan Nolting	risc-v			Canala III	0.0	- 1-	+	444	## - 40 -	1.00	0 22 -	.	V .4: "	1 25	22	V	N 10 10	V .	₩.	22	2020 27	https://tl-x.org
riscv_neorv32				risc-v risc-v	32 32	.,	Stephartl fpg intel fastes		4 A		111 566	## q19.1 ## q21.3	1.00 4	0 32.7 0 375.2	AL	Y vhdl		neorv32_t		N 4G 4G N 4G 4G	Y		32 5	2020 20	
riscv_niosv riscv_niosv	https://www.i	introprieta introprieta					intel fastes		A			## q21.3	1.00 1					+ -	Y yes Y ves	N 4G 4G N 4G 4G			32 5	20.	
riscv_niosv		introprieta		risc-v			intel fastes		A			## q21.3				F - F -	,		Y yes	N 4G 4G	Y		32 5		
riscv_niosv	https://github		VectorBlox		32 32			1082	A			## 14.7		0 221.0	Ė				Y yes		Ϋ́		32	2016	*. /. flte-pt all optional RV32IM
riscv_paranut			Alexander Bahle		32 32	2	- IIII	-302	- 1^	+		24.7			Ė	vhdl			Y yes				32	2010	
riscv_piccolo		.c unteste		risc-v	32 32	2								1	П	bluespe			Y yes					2018 20	
riscv_picorv32	https://github		Clifford Wolf			xcku3p-3	Cliffor(small	761	6			## v16.2	1.00 3					picorv32	Y yes	N 4G 4G	Υ		32	2016 20	020 mimimal features, soc options designed for minimum LUTs
riscv_picorv32	https://github		Clifford Wolf	risc-v	32 32	kintex-U-	Cliffor small	761	6			## v16.2	1.00 3		Χ	Y verilog	1	picorv32	Y yes	N 4G 4G	Υ	3	32	2016 20	020 mimimal features, soc options LUTs & Fmax for Kintex, Virtex & Ultrascale+
riscv_potato	https://github	Deta	Kristian Skordal				James Brakef		6		116	## 14.7	1.00 1	0 47.1	Χ		24			N N 4G 4G	Y 30			2014 20	
riscv_pulpino			Andreas Kurth				James missin	g files	Α			## q18.0				system	١ 9		Y yes	N 4G 4G			32	2015 20	
riscv_reboot			Robert Baruch	risc-v		2										python	8		Y yes				32	20:	
riscv_reindeer			pulserain.com		32 32	2	$\perp \perp$			+				+	AL		+-	1	Y yes	N 4G 4G			32 4	2018 20	
riscv_riscboy			Luke Wren	risc-v			\vdash	\vdash	$ \downarrow$	$\sqcup \sqcup$		_		1	\vdash		54	riscboy_fp						2018 20	
riscv_rocket	https://github		Andrew Waterman Colin Rilev		32 32		Colin Rilev	3291	-	12 1	100	## 14.7	1.00 1	0 30.4	\vdash	Y scala vhdl	1.0	core	Y yes	N 4G 4G N 4G 4G			32	2016 20	
riscv_rpu	https://github		Susumu Mashimo		32 32 32 32		Susumu Masi	28166	6	12 1	100	## 14./	1.00 1				_		Y yes Y yes	N 4G 4G N 4G 4G			32	2015 20	
riscv_rsd riscv_rtg4	https://github		microsemi	risc-v risc-v			Susuniu iviasi	20100	ь	+	90	_	1.00 1	5.2	\vdash	system	verno		Y yes Y ves	N 4G 4G N 4G 4G			32	2018 20	
113CV_1184	cps.//gitiiUU	matuft	merosenn	113C=V	1 34 34													1	. Iyes	40 40		1 1 3		LU10 2U.	pased of tocket clip

Section of the content of the conten	_uP_all_soft folder	opencores prmary lir		status	author	style /	data sz nst sz	FPGA	repor com	LUTs ALUT	Dff E	st blk	F max	e tool	MIPS clks		ven dor	osrc s	#src files	top file	tooi G chai	fitg 7 max ma		adr mod	# pip	start las	note worthy comments
Section 1. Appendix and the control of the control		https://gith	nub.cor	n/bobbl	Jörg Mische	risc-v	32 32	kintex-7-	Jörg Mische	545	6		200	##	1.00 1.	0 367.0	ALMX	verilog	4	pipeline	Y yes	N 4G 40			32 5		
Section 1. Appendix and the control of the control	riscv_rv01_cor	https://ope	encor			risc-v	32 32	kintex-7-	James Braket	13997	6	4 6		## 14.7								N 4G 40	Y			2015 201	7 all files in one directory two self test tops
See Learning Control of Control o									James Braket	ield	F	١.		## q18.0													https://roalogic.com
St. Control of the co				.,								+				+					Y yes	N 4G 40	Y				
St. 1. St												+ +											V				
See - See - Control - Cont				.,					James Braket	ield	-			## q18.0													
Company Comp	riscv_scr1						32 32	2													Y yes	N 4G 40	Y			2017 202	1 http://syntacore.com
The control of the co											4						L							5	_		
St. Collection 1. St. Collecti		iiccp3.//gitii						vu37p	Olof Kindgrei	215	6	0.	5	##			Х	verilog	52	serv_top	Y yes			5			1 https://riscv.org/2 6K cores in vu37p, reg-file in blk-RAM https://github.com/olofk/corescore
Standard A. M. 1965 S.		https://gith	nub.ci u		IIT Madras			2					+	_	1.00 1.	0								+		2014 202	
The control of the co		https://www	nw sif					2				+ +															
The contract of the contract o		https://gith	nub.ci	scala	UC Berkeley			2											,		Y yes	N 4G 40					
Section Section 1989 Applications of the Property of the Prope	riscv_spu32	https://gith	nub.ci u	ntested	Merten Maik		32 32	2										Y verilog				N 4G 40	Y		32		11 https://giters.com actively being developed
The contract of the contract o		https://ope	encores								6	i														202	
To May 19 Control one for National West Services 19 Control of the		https://ope	encores								6	1 6		## v19.2													
The first finished property of the finished pr		https://gith	nub.ci u	ntested	Western Digital				Weste high L								IV										
Second Column Col										1331		+ + -	123		1.00 1.	0 75.3	IA			ng	1 yes	N 40 40			32	2017 202	
State Control Contro		https://gith	nub.cor	_			-	2							1.00 2.	0			_		Y yes	N 4G 40	Y		32	202	
Standing and the service of the standing of th		https://gith	nub.cı	error	Tomasz Włostowski	risc-v	32 32	kintex-7-	James missin	g files				## 14.7	1.00 1.	0						N 4G 40	Y		32		
See Control Co	riscv_vanilla	https://gith	nub.c	erified/			32 32	artix-7	Ben Marshall		- 6	il T	150		1.00 2.	0 31.0		verilog			Y yes	N 4G 40	Y		32 5	201	
Section (1996) (https://gith	nub.ci	/erified			32 32	zu-5e	James 10 lim		- 6		245	## v21.1	1.00 2.	0 274	L.	verilog	_	-	Y yes	N 4G 40	Y	+	32 5	201	
		https://gith												_						smallest	Y yes			+	32		
Supplies of the property of th	_	https://gith											253						-	iuii iio cac				+	32		
The content of the		https://ope			ополео переп		0- 0-						\vdash	## 14.7	0.00	-	Ĥ	. e. e/P8	erilog						32		
Section (1997) (riscv_vroom	https://gith									J ./F									cpu							
Second Continue Co		https://gith	nub.c					2																			.7 not maintained & not conformant
International allow Morey Principles Morey Prin		https://gith	nub.cor	., .,, .	.,			2								-			-								
See See See See See See See See See See									lamas de la decembra	073	C00 (. -	212	##21.1	1.00	0 110 5	v				Y yes	N 4G 40	Y		32	2019 202	0 Super-scalar out-of-order RV32IMC performance: 6.4 CoreMark/MHz
INTERNATIONAL DELTA PROPERTY OF THE PROPERTY O		https://ndci																					1	+	32		
Second column Second colum		https://gith									-											**					
The property of the property o		https://gith	nub.ci	beta			32 32				6	4 3							50				Y 3	0			
Comp. 1 1962, / Minimum de l'and 1 1962 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							4 8	spartan3						## 14.7	0.16		Х			EMZ1001/	Y asm	N Y 128 4	5	9			
Second Column Second Colum					Jeff Dionne. Rob Landl			5	need t	to run ma	ke per RE	ADME file															
members of the property of the	,	riceps.//Bitin	rab.c	0.10-0.0	• • • • • • • • • • • • • • • • • • •			-		4201	.	402 46	\perp	"" 47.2		-					,						teps//www.cinc.durierene nom jeore_aka_snz, senemate for spartan o board
New Part Par		https://gith	100.0				0- 0-								0.22 2	0 10 0									32		
9800 1000/1000 1000		https://pith				5					1001 6				0.55						Y ves				64 5		
Second S		https://gith									- 4																3 https://en.wikipeq.LUT #s from Nios vs Leon2 compariso https://www.gaisler.com/index.php/products
Second Interfedence Second Interfedence Second Interfedence Second Interfedence Second Interfedence Second Interfedence Second Interfedence I		http://www	w.gais	stable		SPARC	32 32				6	i	183			0 62.7	AILX		100s			Y 4G 40			64 7	2003 202	11 https://en.wikiped customized for ~50 FPGA boards, xls with utilization for all targets
State Part		https://gith					32 32				6	i													64	2015 201	
memb by type-fembor stable SPAC 32 sincex-7-james trainal 327 11 a 14 30 30 41 13 b 48 b b c c c c c c c c		https://ope								52845	6	8 5	56				IX				Y yes	Y N 4G 40	Y		32		
well by		https://opei			Dmitry Rozhdestvensk	SPARC				2570		. 3.	111				v				N lo	Y N 4G 40			64		
		http://teml									- 6	5 5	_						_		_						- I - I - I - I - I - I - I - I - I - I
we https://generol. stable firet Wallim stack 22 16 pirms 22 16 pirms 23 16 pirms 24 16 pi		https://gith			Alberto Moriconi	stack					357 6																
Stage		https://ope	encor				32 16	arria-2	James Braket	1420	F	8 2	1 283	## q13.1	1.00 1.	0 199.4	ILX	verilog				N	N 4	0	10 8	2013 201	
https://perchard. bd. bd.		http://users	s.ece																								
Inter-//www.em/ Stable K. Lee		http://www									- 6	1 :									Y yes			-			8 same as tiny-cpu uses Flex, Bison & Perl to create gcc compiler
State Stat		http://www									6		/41				Х			uotn	Y asm			3			
Page Page		https://pen	_								- 6	1	128				х		_	de2 minid	Y yes		-	1			
Stack-Point Property Proper	spu-mark-ii	https://gith	nub.c						, 2, pas							1					Υ						
het2X 12P start products start produ		https://gith						-										verilog	2	сри		0.00		3		201	
Sugaris https://opencord Superior Su		http://www																						\perp			
Suparrise Number		https://epo																						4	64 1		
Note: Not: Note: Note: Note: Note: Note: Note: Note: Note:	aquarius	https://one									1304 6													+	\vdash		
Internation Internation		https://gith	_							.0.1		1 1 1	1	2/		23.7		vhdl	26	sys0800							
Stable Hans Tiggeler Tra 5 16 16 intex-7- James Braker 10 5 16 intex-7- James Braker 10 5 17 5 18 intex-7- James Braker 10 10 10 10 10 10 10 1		https://ope														1		verilog	4	tms1000	Υ ,			4			
Interpolation Interpolation	uTTA				Hans Tiggeler				James Braket	810	. 6	1	57	## 14.7	0.67 1.	0 47.4	Х					N					http://www.ht-lat time triggered arch bad weblink
Strois/Jopencor Strois/Jop							8 3														Y yes			8			3 https://en.wikiped no accum, data pointer and bracketed current version & earlier version
heMB https://open.cor beta Shawn Tan uBlaze 32 32 kintex-7-3 James Brakef 1018 6 3 0 133 ## 14.7 1.00 1.0 128.5 ILX verilog 7 aeMB.co Y ves N 4G 4G Y 1 2004 2009 not 100% compatable 1018 not 100%		http://www	_													_					,			8			
seMB https://opencor beta Shawn Tan uBlaze 32 32 2u-3e James Ivaded 0.79 0.43 6 3 2.50 ftt v21.1 1.00 1.0 250.8 ILX verilog 7 aeMB col Y ves N 4G 4G Y verilog 7 aeMB col Y ves N 4G 4G Y verilog 7 aeMB col Y ves N 4G 4G Y verilog 7 aeMB col Y verilog		http://www																						8			
Second Control Contr		https://ope	encor				JL JL						131	## 14.7	1.00 1.	0 128.5	ILX	verilog	,					+		2004 200	
an-nor-mose https://opencor mature Aliceza Monemi uBlaze 32 32 kintex-7-3 James Brakef 1.64 6 3 1 1.92 ## 1.4.7 1.00 1.0 1.05 1.05 X Y Yes N 4.6 4.6 Y 5 N 4.6 4.6 Y 4		https://ope	encor				0- 0-				434 6	3												+	\vdash		
mblite https://open.cor beta Tamar Kranenburg uBlaze 32 32 kintex-7-3 James Brakef 941 6 2 227 ## 14.7 1.00 1.0 24.9 IX vhdl 18 core_wb V yes N 4G 4G V 86 32 2003 2017 not all instructions implemented moved everything to work library mb-lite plus https://www.inters.pub.com/proferal Xilinx uBlaze 32 32 kintex-7-3 James Brakef 244 6 2 319 ## 14.7 1.00 1.0 ##### X B vhdl 34 tumbl Y yes N 4G 4G V 86 32 2012		https://one					0- 0-					3															
mb-lite plus https://www.later stable Huib Arriens uBlaze 32 32 kintex-7- James Brakefield 4 6 2 319 ## 1,47 1,00 1,0 #### X 8 yhd 34 tumbl Y yes opt 46 6 7 .86 .32 .		https://one	encor								1 6	1 1												6	32		
Mirror M		http://www	w.late							244					1.00 1.	0 #####	Х	B vhdl			Y yes	N 4G 40	Y			2010 201	
mpdma										563				##					ary		Y yes	opt 4G 40	Y 8				
https://open.cor mature Minus		https://ww	_								- 6	il T	320				Х		ary			opt 4G 4G	Y 8	6			
		https://ope									6		\vdash						15			N 4G 4G	Y	+		2006 200	
penfire_core https://open.cor https://open.cor https://open.cor beta Antonio Anton uBlaze 32 32 kintex-7-3 James sempty project file 6 3 2 105 ## 14.7 1.00 1.0 5.7		https://ope											+			_			15					+	-		
ppenfire2 https://open.cor beta Antonio Anton uBlaze 32 32 kintex-7-3 James Brakef 1201 6 3 2 105 ## 14.7 1.00 1.0 87.4 X Y Verilog 27 Openfire Y vs. N N 4G 4G Y 32 2007 2012 "FPGA Proven" derived from Stephen Craven's OpenFire		https://one					0- 0-						+						12					+			
		https://ope			, ,				James Braket	1201	- 6	3 :	105				Х		27	openfire	Y yes		Υ				
	openscale	http://www	w.lirm	stable	Lyonel Barthe									i12.1	1.00 1.	0 58.2	Х	Y vhdl									

_uP_all_soft folder	opencores o prmary link		author	style / g	sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 251	S bli	r F n max			clks/ KIP inst /LU					G chai p	~ S .	max it inst		start last		note worthy	comments
ecretblaze	http://www.li	irm beta	Lyonel Barthe	uBlaze	32 32	spartan-3	Lyonel Barthe	1563	4		91	i12.1	1.00	1.0 58	.2 X	vhdl	26	sb_core	yes	40	G 4G	Y 86 3	2 5 2010 201		DAC	
тхр	http://vectorl		VectorBlox Computing		8	zynq45-7	vectorblox	39856	6	64 8	1 175	## v17.2	1.00	0.1 35	.1	propri			Υ				2012 201	http://www.ece.i		so LUT count for 8 lanes with custom inst
mphony		ece alpha			32 32	2											g 47	vpu_top					2007 200	3	vector addon to NIOS	
mberg	https://github		Wolfgang Puffitsch		32 32		James Brakef			25 5		## q13.1		1.0 1				core	Y yes \		G 2M			http://www2.imr	upto 4 inst/clock	LPM mem & floating point
-vex	https://github		Thijs van As		32 ##		James bypas	1660	6		1 233	## 14.7	1.00	1.0 140	.1	vhdl			Y yes N			73 3		http://www.vliw.		oo probable degeneracy, LUT RAM for prog
pam-1	https://github		John Lonergan	**	8 48	,										verilog			Y yes N		K 64K		2019 202	https://hackaday	8 Bit CPU Hardware Implementatio	
inyvliw8	https://opend		Oliver Stecklina	* 2.111	8 32	KIIIICA / .	James hacke					## 14.7		1.0 55			19	sysarch			6 1K		2013 202	0	tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs
0486	https://opend		Aleksander Osman		_		James Brakef					## v20.1				Y system		ao486	Y yes		G 4G		2014 201	https://github.co	complete 486, SoC configuration	non-SoC, no MMU, not superscalar
10486	https://opend		Aleksander Osman		32 8		James Brakef			4 4	7 46	## q13.1				Y system			Y yes		G 4G		2014 201	https://www.stuf	complete 486, SoC configuration	Henry Wong thesis at U.Toronto, also yo
io486_mister	https://github		Sorgelig		32 8		James vivado			-			1.00	1.0	- 1	Y system		ao486	Y yes		G 4G		2020 202	1	complete 486, SoC configuration	mister version of ao486: reworked with
pu_basic	https://gitnut		vhdlf		8 8			3558		4	427	## 14.7	0.17	2.0 3	.1 X	vhdl		top	Y P		K 64K		6 202	http://www.ht-la	32-bit CPU with x86 inst. format 8088 clone	readme has screen shots, very readable
pu86 ncl86	http://www.n		Hans Tiggeler Ted Fried		0 0 16 8		James Brakef Ted Fried	3421 308			4 180			20.0 19				cpu86_top			M 1M		2002 201	http://www.nt-ia		ht-labs offers several uP cores
ext186	https://opend		Nicolae Dumitrache		16 8		James Brakef			2		## a13.1						Next186_0			M 1M		2016 202	nttp://www.emb	microcoded, meets original 8088 t boots DOS	iming@100WHz
ext186_soc_p	https://opend		Nicolae Dumitrache		16 8		James transla					## 413.1			.1 1/	Y verilog		ddr_186			M 1M		2012 201		SoC version of next186	boots DOS, does video games & sound
ext186mp3	https://openc		Nicolae Dumitrache		16 8			ate error	6			## 14.7			-		g 40	ddr_186	V voc N		M 1M		2013 201	1	SoC version of next186	boots DOS, does video games & sound boots DOS, has DSP core, no x86 source
tf8088	https://openc		Robert Finch		16 8		James Brakef	4514			174		0.67	3.0 8	.6 X	Y verilog verilog	g 10		Y yes N		M 1M		2013 201	https://github.co	8-bit memory data, e.g. 8088	boots bos, has bsp core, no x86 source
80186	https://opend		Jamie Iles		16 8		Jamie Iles	1750			60		0.67	2.0 11		Y system					M 1M		2012 201	https://www.iam	80186 binary compatible core	implementing the full 80186 ISA
p-i586	https://github		Lini Mestar		32 8		James Brakef				0 72	## 14.7	1.00	2.0 1	.1 X	verilog	7 27				G 4G		2016 201	http://lmochoo.n	gate level dsgn, vivado project also	
ub86	https://opend	J.C J.Cobic	Jose Rissetto		16 8		James Braker					## 14.7					g 3/	sub86			K 64K		7 2012 201	ittp://illiesiloo.ii	very small x86 subset core	no segment registers, limited op-codes
586	https://opend		Jose Rissetto		32 8		James Braker					## 14.7				verilog					M 1M		2012 201	https://github.co	MMU & caches, branch cache	www.voutube.com/channel/UCNbm8B
586	https://opend		Jose Rissetto		32 8		James vivado					## 14.7			.5 A						M 1M		2014 201	https://github.co	MMU & caches, branch cache	www.youtube.com/channel/UCNbm8Bi
86-64	https://github		Adithya Sunil	x86	64 8	20-56	Julies vivauc	Jacieult	i l	12 1	102	VZ.1.1	1.00	2.0	+^	verilog		LOIE	. yes 1	1110	** TIAI	- 	2014 201	I grando.co	limited set of x86-64 operations	educational
et86	https://onenc		Zeus Marmolejo		16 8	kintev-7-	James Brakef	3642	6	1	68	## 14.7	0.67	2.0 6	.2 X			fpga_zet_	Y ves N	N 1N	и 1M	y	2008 201	https://github.co	r equivalent to 80186, boots MS-DOS	
pz8	https://openc		Fabio Pereira		8 8		James Brakef	5184				## 14.7		4.0	1		5 32	fpz8_cpu_			K 16K		2016 201	netps.//gitildb.co	Zilog Z8 encore (eZ8) 8-bit core	Altera megafunctions (mem)
Itium/TSK80x	http://techdo	csproprieta			8 8	spartan-3		2558			50		0.33	3.0 2	.2 AIL		ietan/	.pzo_cpu_	Y yes N		K 64K		2004 201	CR0140.pdf, CR01		
-z80	https://opend		Goran Devic		8 8		Goran Devic				20	## 14.7			IX			z80_top_c			K 64K		2014 202	https://github.co	ngate level reverse eng'd Z80	Complete implementation of a Sinclair 2
-z80	https://opend		Goran Devic		8 8		James Brakef				24	## 14.7		1.0 6				z80_top_c			K 64K		2014 202	https://github.co	gate level reverse eng'd Z80	Complete implementation of a Sinclair 2
-z80	https://opend		Goran Devic		8 8		James timing	1761				## v21.1		1.0 7							K 64K		2014 202		ngate level reverse eng'd Z80	Complete implementation of a Sinclair 2
-280 -280	https://opend		Goran Devic		8 8		Goran Devic	2084				## V21.1					g 24	z80_top_c	Y yes P		K 64K		2014 202	https://github.co	rgate level reverse eng d 280	Complete implementation of a Sinclair 2
	https://opend				0 0	cyclone-2	Goran Devic	2084	4	- 2	9 19	## Q11.1	0.55	1.0 3				z80_top_c						nttps://github.co	0	The first property of the control of
arfpga	nttps://gitnut		darfpga	z80	8 8	11	7	054			440		0.22	4.0 46		Y VHDL					K 64K		202	nttps://gitnub.co	games ported to MiSTer and DE10-	
extz80	nttps://opend		Nicolae Dumitrache		8 8	KINTEX-7-	James Brakef	854	6		119	## 14.7	0.33	1.0 46	.U X			NextZ80CI			K 64K		2011 201			claim of 700 LUTs in Spartan-3 probably
pengateware	https://github		opengateware	200	8 8	+			4	6	_	## 14.7	0.33	4.0		Y vhdl &	k verilo	og .			K 64K		202	https://github.co		arc several others at opengateware
everse-u16							James Brakef								X	Y vhdl	29	zxpoly					2015			rat retro Z80 based on T80 by Daniel Wallne
ocz80	http://sowerb		Will Sowerbutts		8 8		James constr					## 14.7			.0 X			top_level			K 64K		2013 201	+	based on Daniel Wallner's T80, for	
80	https://opend		Daniel Wallner		8 8		James Z80 m					## 14.7							,		K 64K		2002 201	5 harrier (1/20h. h	Z80, 8080 & gameboy inst sets, sev	
v80	https://opend		Guy Hutchison, Howa		8 8		James Brakef	1207				## 14.7		3.0 16				tv80n			K 64K		2004 201	https://github.co	derived from Daniel Wallner's T80,	
vb_z80	https://opend		Brewster Porcella		8 8		James Brakef						0.33	3.0 7	.8 X		g 4	z80_core_	Y yes N		K 64K		2004 201	2		Wishbone High Performance Z80
80e 80control	https://opend		Sergey Belyashov		8 8	.,	Sergey Belyas					## 14.7				verilog	g 15	top_level			K 64K		2013 201			sso based on Y80 from "Microprocessor De
	necps.//opene		Tyler Pohl		8 8	KINTEX-7-	James Brakef	1483	ь		189	## 14.7	0.33	3.0 14	.U X	Y verilog		top_de1	. ,		K 64K		2010 201	2		interfaces to DRAM, based on T80 core
80-fpga 80soc	https://github		Juan Gonzalez-Gomez Ronivon Costa			zu-3e	James Brakef	in lai	6			1/10 v21.2	0.22	3.0		verilog Y vhdl		top_s3e			K 64K		2008 201	-	Based on iceZ0mb1e by abnoname based on Daniel Wallner's T80	and IV80, with tinyBasic
:80soc	https://openc		Ronivon Costa		8 8		James Brakef			2 1		## 14.7		3.0 3		Y vhdl		top_sse			K 64K		2008 201		based on Daniel Wallner's T80	directory disappeared
omplete 8bit	https://www.		Van-Lei Le	200	0 0		James modifi			2 1		## 14.7						computer			6 128		2008 201	1	based on Daniel Wallier's 180	directory disappeared memory unit uses block RAM, IO ports
pu	https://www.		Diego A. Idarraga		0 0		James errors				200		1.00		.5 ^	vhdl	21	gpu	N 1		0 120		2015 201		graphic processing unit	coding errors
	https://openic		Norbert Feurle	—	-	KIIILEX-7-	James errors	III SOUIC	ie 0			## 14.7	1.00	1.0	_	myhdl		gpu			+	-	2013 201	https://pvcpu.wo	python hardware processor	couling errors
oycpu educeron	https://www.		Matthew Naylor/Tom	my Thorm	+°	1	 					##			IX		+-	Reduceror		+	+		2013	https://pycpu.wo	hardware for functional programm	ingrad laws gonorator the BTI
educeron	nttps://www.	.cs. stable	Matthew Naylor/Torn	my morm	+	1						##			IX	++	+	Reduceror		++-	-		2008 201	nttps://github.co	nardware for functional programm	ingred-lava generates the KTL
						1																		1		
	# usable(beta		25	88			blank	559	#		526	非 13			6 veril			non-blank								
	"B" or "X" of I			940		691	a								34 vhdl			asm	135 W	eb page 🏻	DMIPS p	en.wikipedia.org/w	iki/Instructions_pe	r community.frees	c www.eembc.org/coremark/index.p	<u>ohp</u>
MIPS/MHz Pro	-rating for dat	ta size:				83	zu-3e							sys	verilog	55		forth	10 Df	MIPS per o	clock for	many microprocess	ors: http	://en.wikipedia.org	/wiki/Instructions_per_second	
-bit	0.0	04	16-bit	0.67		64-bit		2.00						pro	orietary	36										
-bit	0.3	17	24-bit	0.80		Silicon A	rea equivalent	s							scala	12		75	_paper_	only	353	VHDL				
-bit	0.3	33	32-bit	1.00		LUTS/DSF		16:1						scl	nematio			60	educatio		399	Verilog				
2-bit	0.4		48-bit	1.50		LUTS/Blo		32:1										25	_weak_s		51	System Verilo	a			
	imption that th	he core is ca	pable of one instuction			,												8	up core		11	Spinal/Scala				
macr the asse	ampaon alac a		public of one instaction	per cioen														5	in limbo		7	VHDL & Verile	200			
al Titles		Details															_				3		⁷ g			
olumn Titles																		10	planning		36	MyHDL				
A			oice clone, B: 2nd choic						1								-	52	simulatio			proprietary				
3"			ndicate best KIPS/LUT f					mily										573	main+sir		13	other				
at			ucational, planning, sin														_	521	net main		4	Schematics				
uP_all_soft fo		if opence	res design is their fold	er name, oth	erwise	my folder	name											644	total		877	total				
pencores or p	orimary link		0 designs in open core																			·				
tatus			er (detailed in), planni				able, mature, p	proprieta	ry, untested	incom	plete, e	ducational	typically	<16 instru	tions,	simulation					418 de	esigns with FOM (KI	Ps/LUT) results (so	me duplicates due	to multiple FPGA runs)	
uthor			ne, Last Name or unive														7					esigns with best FO				
tyle / clone			ber or "forth", RISC, ac				es: avail as asid	& fpga.	an asic netli	t source	or a ha	rd core wit	hin fpga	chip			1					-			= -	
ata size			ster size in bits	,				1.0-7									1									
nst size			instruction size in bits														1									
PGA			nily for compile, place,	route & timi	יוני	ially using f	fastest nart ara	ıde									-1									
eporter			ne. Last Name	route & tillii	ıg, ust	any using i	iastest hait Bla	iue									-1									
		_	-,														-1									
omments			place, route & timing p														_									
UTs ALUT			nber of LUTs, ALUTs or	tiles used in	ciuding	g route-thru	us & otherwise	unavaila	aple								-1									
)ff		total nun	nber of DFFs														1									
UT?			LUT, Altera ALUT, Acte																							

total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up

maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp

Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number

total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up

date of compile, place & route; serves to identify source version

mults blk RAM

tool ver

_uP_all_soft opencores or	status author style / s to clone style / s to clone status
folder prmary link	status author clone clon
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
fltg pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++,indir; (indir), (indir++), (indir), (indexed), abs-short/direct page, scaled
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions or web page updates
secondary web link	secondary web address
note worthy	anything special about the design

note worthy

comments