

_up_all_soft folder	opencores or primary link	status	author	style / clone	data / inst sz	FPGA	repor ter	com ents	LUTs ALUT	Dff	LUT? mults	blk ram	F max	tool date	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	SOC	src code	#src files	top file	doc chai	tool ftg pt	max inst	max dat	byte adrs	inst #	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments
------------------------	------------------------------	--------	--------	------------------	-------------------	------	--------------	-------------	--------------	-----	---------------	------------	----------	--------------	---------------	---------------	--------------	------------	-----	-------------	---------------	----------	-------------	-------------------	-------------	------------	--------------	-----------	------------	----------	-------------	---------------	---------------	-----------------------	-------------	----------

Small soft core uP Inventory ©2025 James Brakefield

Opencore and other soft core processors

[illegible]

uP_all_soft folder	opencores or primary link	status	author	style / clone	year	inst	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470	471	472	473	474	475	476	477	478	479	480	481	482	483	484	485	486	487	488	489	490	491	492	493	494	495	496	497	498	499	500	501	502	503	504	505	506	507	508	509	510	511	512	513	514	515	516	517	518	519	520	521	522	523	524	525	526	527	528	529	530	531	532	533	534	535	536	537	538	539	540	541	542	543	544	545	546	547	548	549	550	551	552	553	554	555	556	557	558	559	560	561	562	563	564	565	566	567	568	569	570	571	572	573	574	575	576	577	578	579	580	581	582	583	584	585	586	587	588	589	590	591	592	593	594	595	596	597	598	599	600	601	602	603	604	605	606	607	608	609	610	611	612	613	614	615	616	617	618	619	620	621	622	623	624	625	626	627	628	629	630	631	632	633	634	635	636	637	638	639	640	641	642	643	644	645	646	647	648	649	650	651	652	653	654	655	656	657	658	659	660	661	662	663	664	665	666	667	668	669	670	671	672	673	674	675	676	677	678	679	680	681	682	683	684	685	686	687	688	689	690	691	692	693	694	695	696	697	698	699	700	701	702	703	704	705	706	707	708	709	710	711	712	713	714	715	716	717	718	719	720	721	722	723	724	725	726	727	728	729	730	731	732	733	734	735	736	737	738	739	740	741	742	743	744	745	746	747	748	749	750	751	752	753	754	755	756	757	758	759	760	761	762	763	764	765	766	767	768	769	770	771	772	773	774	775	776	777	778	779	780	781	782	783	784	785	786	787	788	789	790	791	792	793	794	795	796	797	798	799	800	801	802	803	804	805	806	807	808	809	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895	896	897	898	899	900	901	902	903	904	905	906	907	908	909	910	911	912	913	914	915	916	917	918	919	920	921	922	923	924	925	926	927	928	929	930	931	932	933	934	935	936	937	938	939	940	941	942	943	944	945	946	947	948	949	950	951	952	953	954	955	956	957	958	959	960	961	962	963	964	965	966	967	968	969	970	971	972	973	974	975	976	977	978	979	980	981	982	983	984	985	986	987	988	989	990	991	992	993	994	995	996	997	998	999	1000
risvc_dark	https://github.com/alpha	alpha	Marcelo Samsoniuk	risc-v	32	32	kintex-7-3	James Brakef	1422	6	1	167	##	14.7	1.00	1.0	117.2	XL	verilog	2	darksovc	Y	yes	N	4G	4G	Y	45	32	2	2018	2024	https://blog.hack	written in one night, low line count	readme is descriptive, uses cache																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
j1b	https://www.excamera	stable	James Bowman	forth	32	16	kintex-7-3	James DFF ex	2612	6	1	302	##	14.7	1.00	1.0	115.5	X	verilog	3	j1	Y	forth	N	64K	64K	Y	20	256	3	2006	2023		uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
lpx32	https://opencor	beta	Alex Kuznetsov	RISC	32	32	kintex-7-3	James Brakef	850	526	6	1	196	##	14.7	1.00	2.0	115.4	ALX	vhdl	20	lpx32u	to	Y	asm	N	4G	4G	Y	30	256	3	2016	2022	https://bnp32.githu	register file in block RAM	vendor neutral source code																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
jxm	https://github.com/alpha	stable	Johan Thelin etal	RISC	32	32	kintex-7-3	James Brakef	1396	6	1	159	##	14.7	1.00	1.0	113.7	X	verilog	17	cpu	sys	Y	N	Y	128K	128K	Y	32	5	2002	2014		serial multiply & divide	took out clock divider																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
arm9-soft-cpu	https://github.com/riscv	Li Xinbing	ARM9	32	32	zu-3e	James Brakef	2098	778	6	4	238	##	v21.1	1.00	1.0	113.5	X	verilog	4	riscvite	m	Y	yes	Y	4G	4G	Y				2020			ARMv4-compatible CPU core	no interrupts or reg banks																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
riscv_wildcat	https://github.com/schoe	Martin Schoeberl	risc-v	32	32	artix7	Martin Schoe	993	442	6	1	111	##	14.7	1.00	1.0	112.0	X	scala	32	singlecyc	Y	yes	N	4G	4G	Y	32	4		2025	https://arxiv.org/p	comparison of 3, 4 & 5 stage pipeline	book: Digital Design with Chisel																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
risc-processor	https://github.com/beta	Jeff Bush	RISC	32	32	kintex-7-3	James Brakef	1445	6	6	161	##	14.7	1.00	1.0	111.6	X	verilog	22	fgpa	top	Y	yes	N	4G	4G	Y	21	32	2008	2019	https://github.com	two designs with same name	MIT course work																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
octagon	https://opencor	beta	Jon Prys	MIPS	32	32	kintex-7-3	James Brakef	3021	6	4	9	333	##	14.7	1.00	1.0	110.2	X	vhdl	46	octagon	asm	Y	yes	N	4G	4G	Y	32	2015	2015	https://github.com	8 thread barrel processor, largely MIPS compatible																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
risc5	http://www.pro	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	1936	392	6	4	213	##	v21.1	1.00	1.0	109.9	ALX	Y	verilog	8	RISC5	Y	yes	Y	4G	4G	Y	16	2013	2017	http://www.astro	minimalist Wirth, part of Project Obel	32x32 multiplier, wikipedia entry																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
tiny64	https://opencor	stable	Ulrich Riedel	RISC	32	32	kintex-7-3	James Brakef	874	6	1	189	##	14.7	1.00	2.0	107.9	X	vhdl	6	tinyx	Y	yes	N	64K	64K	Y	14	8	2004	2007		data size from 32 to 64 bits	micro-coded sub-ops																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
lion	https://opencor	mature	Jose Ruiz	MIPS	32	32	kintex-7-3	James Brakef	1533	6	1	163	##	14.7	1.00	1.0	106.0	AX	vhdl	12	mips_soc	Y	yes	N	4G	4G	Y	32	2011	2018	https://github.com	new version: moving to MIPS32r1	new version not ready, keeping old numbers																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
simplecypocore	https://github.com/Karan	arm	arm	32	32	kintex-7-3	James bare c	946	309	6	1	100	##	v24.1	1.00	1.0	105.7	AX	vhdl	11	arm_core	Y	yes	N	4G	4G	Y	16	5	2017			CPU core for ARMv3, educational	no RTL comments, shows ASIC layout																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
ARM_Cortex_M	http://www.armproprietar	ARM	ARM M1	32	16	virtex-5	ARM	1900	6	1	200	##	14.7	1.00	1.0	105.3	AX	proprietary			Y	yes	N	4G	4G	Y	16	3	2007		https://en.wikipee	ARM Cortex M0, M1 & M3 avail for F	see xilinx Xcell64																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
jam	https://github.com/alpha	stable	Johan Thelin etal	RISC	32	32	kintex-7-3	James Brakef	1369	6	1	143	##	14.7	1.00	1.0	104.2	X	vhdl	17	cpu	Y	yes	N	Y	128K	128K	Y	32	5	2002	2014		serial multiply & divide																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
sweet32	https://opencor	alpha	Valentin Angelovski	MIPS	32	32	kintex-7-3	James Brakef	1797	6	1	2	185	##	14.7	1.00	1.0	103.1	X	Y	vhdl	28	sweet32	Y	yes	N	4G	4G	Y	26	16	2014	20																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												

chip	url	opencores or primary link	status	author	style / clone-v	date of first release	FPGA	reporter	com	LUTs	Dff	LUT2	multib	bik ram	F max	tool ver	MIPS /inst	clk/ inst	KIPS /LUT	ven dor	src doc	#src files	top file	tool chai	fltg pt	max dat	max ins	byte adrs	# net	adr #	# reg	pipe len	start year	last rev	secondary web link	note worthy	comments			
riscv_reovr	https://github.com/lcbc/f		stable	Lucas Castro	risc-v	32	32	spartan6	Wajih Youssef	3370		6			133		1.00	1.00	39.4								4G	4G	Y	45	32		2018	https://www.hind	Lightweight Cryptographic Instruction	risc-v version on Leon3 tools				
laticemico32	http://www.latt		stable	Yann Sionmeure, Mich	LM32	32	32	ECP3	Lattice Semc	2370		A	4	30	115		0.80	1.00	38.8	LX	verilog	24	lm32_cpu	Y	Yes	N	Y	4G	4G	Y	32	6	2006	2017	https://en.wikipe	optional data and inst caches	Diamond3.10; see lm32 & misc folders			
supersmall	http://www.eeg		stable	Michael Ritchie	RISC	32	32	stratix-3	Michael Rutch	207		A	2+8	126	##	q9.0	1.00	16.0	38.1	A	verilog	8		Y	Yes	N	Y	4G	4G	Y			2005	2009		2-bit serial, Mostly MIPS-I compliant	Copyright 2005,2006,2009 Jonathan Rose, and			
risc5	http://www.pro		stable	Niklaus Wirth	RISC	32	32	kintex-7	James Brakel	2441		6	4	1	92	##	14.7	1.00	37.8	ALX	Y	verilog	8	RISCS	Y	Yes	N	Y	4G	4G	Y	16		2010	2017	http://www.astro	minimalist Wirth, part of Project Obelisk	32x32 multiplier, wikipedia entry		
amber	https://opencore		stable	Conor Santifort	ARM7	32	32	zu-3e	Jamies area	5066	2382	6	2	0	175	##	v21.1	1.05	1.00	36.4	ALX	Y	verilog	25	a25_core	Y	Yes	N	Y	4G	4G	Y	80	16	2013	2017	https://en.wikiped	no MMU		
mipsr2000	https://opencore		stable	Lazaridis Dimitris	MIPS	32	32	kintex-7	James Brakel	1971		6	4	6	71	##	14.7	1.00	1.00	36.2	X	vhdl	35	dmax	Y	Yes	N	Y	4G	4G	Y	32	5	2012	2016		supports almost all instructions of mips	core project		
maxicore32	https://github.c		WIP	Lawrence Manning	RISC	32	32	spartan7	James Brakel	1165	209	6	2	2	83	##	v23.2	0.50	1.00	35.8	LX	verilog	42	maxicore32	asmn	Y	Yes	N	Y	4G	4G	Y	12	16	2	2024			standard risc	minimal ISA
moxielite	https://github.c		stable	Anthony Green	RISC	32	32	aria-2	James Brakel	2696		A	4		93	##	q18.0	1.00	1.00	34.6	X	vhdl	11	moxielite	Y	Yes	N	Y	4G	4G	Y		16	2009	2017	https://github.com/atgreen/moxie-cores				
asp38	https://aitodoc.aito.fi/t		accum	Lauri Isola	accum	32	38	zu-3e	Jamies xilinx	2952	1056	6	4	35	100	##	v22.2	1.00	1.00	33.8	X	Y	vhdl	14	top	Y	asm	N	Y	16K	16K	N	31	4	4	2018	2021	http://www.kolur	Application-Specific Instruction Set Pr	missing prog & data mem, missing mult
asp38	https://aitodoc.aito.fi/t		accum	Lauri Isola	accum	32	38	zu-3e	Jamies xilinx	2952	1056	6	4	35	100	##	v22.2	1.00	1.00	33.8	X	Y	vhdl	14	asp38	Y	asm	N	Y	16K	16K	N	31	4	4	2018	2021	http://www.kolur	Application-Specific Instruction Set Pr	missing prog & data mem, missing mult
ori200_hp	https://opencore		stable	Strauch Tobias	OpenRISC	32	32	virtex-5	Straud J slot	5602		6			185	##	1.00	1.00	33.1	X	verilog	39	ori200_ic	Y	Yes	Y	M	4G	4G	Y	32		2010	2013	https://openrisc.o	3 slot barrel version of Ori1200	numbers from published paper			
eco32f	https://github.c		stable	Stefan Kristiansson	RISC	32	32	kintex-7	James Brakel	3845		6	3	4	123	##	14.7	1.00	1.00	32.1	X	verilog	12	eco32f	Y	Yes	N	512M	256M	Y	61	32	6	2014	2014		piped versions of the eco32 CPU	cache & mmu		
riscv_serv	https://github.c		stable	Olof Kindgren	risc-v	32	32	wu37p	Olof Kindgren	125	164	6			0.5	125	##	1.00	32.0	31.3	X	verilog	63	serv_top	Y	Yes	N	Y	4G	4G	Y	45	32	2018	2023	https://riscv.org/2	6K cores in wu37p, reg-file in blk-RAM	https://github.com/olofk/corescore		
riscv_vanilla	https://github.c		verified	Ben Marshall	risc-v	32	32	artix-7	Ben Marshall	2422		6			150		1.00	2.0	31.0		verilog	26	rv_cpu_a	Y	Yes	N	Y	4G	4G	Y	32	5	2019			"toy" 5 stage RISC-V CPU, implementing the rv32mc				
dlx_chiara	https://github.c		stable	Alessandro Di Chiara	DLX	32	32	kintex-7	James Brakel	2915		6			90	##	14.7	1.00	1.0	30.9	X	vhdl	32	a-dlx	Y	Yes	N	Y	4G	4G	Y	32	5	2017	2017		Course project, no RTL comments, VHDL via instructor?			
temilili	http://temilili.o		stable		SPARC	32	32	kintex-7	James Brakel	3730		6	5		111	##	14.7	1.00	1.0	29.8	X	vhdl	48	fpu_simple	Y	Yes	N	Y	4G	4G	Y	64		2013	2015		copyright: experimental use	options for fltg-pt, pipeline, mul & div configur		
opa	https://github.c		stable	Wesley W. Terpsira	RISC	32	32	cyclone-5	Wesley largest	8540		A			125		q15.0	1.00	0.5	29.3	A	vhdl			Y	Yes	N	Y	4G	4G	Y	32		2013	2016		An Out-of-Order Superscalar Soft CPU tested, incomplete			
riscv_naxriscv	https://github.c		stable	Charles Papon?	risc-v	32	32	artix-7	Charles AKA s3	13300	10300	6	4	12	155		1.00	0.4	29.1		scala			Y	Yes	N	Y	4G	4G	Y	32		2024		https://spinalhdl.o	000 execution of w/reg renaming, Superscalar(2 decode, 3 execution units, 2 retire), 2				
eco32	https://opencore		stable	Hellwing Geisse	RISC	32	32	kintex-7	James Brakel	3367		6	5	147	##	14.7	1.00	1.5	29.1	ALX	Y	verilog	24	eco32	Y	Yes	N	512M	256M	Y	61	32	2003	2022	https://homepages.thm.c	MIPS like, slow mul & div				
yarvi	https://github.c		beta	Tommy Thörn	risc-v	32	32	kintex-7	James Brakel	2152		6		17	122	##	14.7	1.00	2.0	28.3	X	verilog	3	yarvi_soc	Y	Yes	N	Y	4G	4G	Y	32	3	2016	2022		no multiply or divide	simple implementation of RISC-V		
riscv_rv32soc	https://github.c		stable	tom verbeure	riscv	32	32	spartan3	James Brakel	10787	843	4	4	6	50	##	14.7	1.00	1.0	28.0	AX	verilog	18	top	Y	Yes	N	Y	4G	4G	Y	32		2018		https://tomverbe	verixisc in verilog, VexRiscV CPU - A	near infinite amount of configuration options		
nige_machine	https://github.c		stable	Andrew Read	forth	32	8	kintex-7	James Brakel	5383		6	8	3	123	##	14.7	1.00	1.0	24.5	X	vhdl	29	Board	Y	Yes	N	16M	16M		512	512	2014			https://www.youtube.com/watch?v=PRtE8a6	standalone Forth system			
tridora-cpu	https://github.c		stable	Sebastian Lederer	stack	32	16	artix-7	James Brakel	1019	362	6			100	##	v24.2	1.00	4.0	24.5	X	Y	verilog	20	top	Y	Yes	N	Y	4G	4G	Y	32		2014	2024	https://hackaday.c	32-bit stack machine, Wirth Pascal	3-bit to 16-bit instructions, some with enables	
aor3000	https://opencore		beta	Aleksander Osman	MIPS	32	32	artix-7	James Brakel	5307		6	4	9	129	##	14.7	1.00	1.0	24.2	AX	verilog	19	aor3000	Y	Yes	N	Y	4G	4G	Y	32	5	2014	2015		MIPS R3000A compatible, has MMU	moved declarations forward		
aquarius	https://github.c		stable	Thorin Aitch	SuperH-2	32	16	kintex-7	James Brakel	4071		6	2	10	97	##	14.7	1.00	1.0	23.7	ALX	verilog	21	top	Y	Yes	N	Y	4G	4G	Y	64	32	2003	2024	http://Opf.org/ics-c	clone of Hitachi SH-2	project seems to have stalled		
btsr1aarch	https://github.c		beta	Brendan Bohannon	CISC	32	16	kintex-7	James Brakel	4762		6			10	167	##	14.7	1.00	1.5	23.3	X	verilog	11	bsexunit	Y	Yes	Y	N	64K	64K	Y	64	32	2018	2015		is BSR1, msp430 like, fltg-pt defined	3 data sizes, no (R+) or (-R) modes	
mips_falt_tol	https://opencore		stable	Lazaridis Dimitris	MIPS	32	32	kintex-7	James Brakel	2017		6	4	6	45	##	14.7	1.00	1.0	22.5	X	vhdl	40	main	Y	Yes	N	Y	4G	4G	Y	32	5	2013	2013		arithmetic includes fault detection	no external memory port?		
ori200	https://github.c		stable	Damjan Lampert	OpenRISC	32	32	kintex-7	James Brakel	5231		6	4	8	118	##	14.7	1.00	1.0	22.5	X	verilog	78	ori200_tc	Y	Yes	Y	M	4G	4G	Y	32		2010	2015	https://openrisc.o	best order opencris implementation	no LUT RAM for reg file		
ori200mp	https://github.c		stable	Stefan Wallentowitz	OpenRISC	32	32	kintex-7	James Brakel	4960		6	4	8	111	##	14.7	1.00	1.0	22.4	X	verilog	104	ori200_tc	Y	Yes	Y	M	4G	4G	Y	32		2012	2012	https://openrisc.o	multiprocessor variant, single core			
riscompatible	https://opencore		beta	Andre Soares	RISC	32	32	kintex-7	James Brakel	2167		6	1	145	##	14.7	1.00	3.0	22.3	X	vhdl	12	riscompat	Y	Yes	Y	4G	4G	Y	32		2014			based on RISCO processor by Junqueira & Suzim 1993					
leon2	https://github.c		stable	Jiri Gaisler	SPARC	32	32	kintex-7	James Brakel	5992		6	1	12	133	##	14.7	1.00	1.0	22.3	X	vhdl	82	leon	Y	Yes	Y	4G	4G	Y	64	3	1999	2003	https://en.wikipe	large config file, rad-hard asic version	https://www.gaisler.com/index.php/products			
amber	https://opencore		stable	Conor Santifort	ARM7	32	32	kintex-7	James Brakel	6103		6		18	127	##	v18.2	1.05	1.0	21.8	ALX	verilog	25	a25_core	Y	Yes	N	Y	4G	4G	Y	80	16	2010	2017	https://en.wikipe	no MMU			
miniscos	https://opencore		stable	Raul Fajardo et al	OpenRISC	32	32	kintex-7	James Brakel	4945		6	4	8	107	##	14.7	1.00	1.0	21.7	ALX	Y	verilog	88	ori200_tc	Y	Yes	Y	M	4G	4G	Y	32		2009	2013	https://github.c	minimal Ori1200, vendor neutral, has caches		
mips32r1	https://github.c		stable	Grant Ayers	MIPS	32	32	aria-2	James Brakel	3716		A	8		79	##	q13.1	1.00	1.0	21.3	AX	verilog	20	processor	Y	Yes	N	Y	4G	4G	Y	32	5	2012	2015	https://github.c	Harvard arch	complete software tool chain		
mecrisp-ice	https://sourceforge.net/p		stable	Matthias Koch	forth	32	16	spartan7	James Brakel	1976	2384	6	4	8	83	##	v23.2	1.00	2.0	21.1	LX	Y	verilog	48	1ja	Y	forth	N	Y	4G	4G	Y	32		2011	2023	https://github.c	32-bit data size, some comments in G	distinct 1ja for each data size	
zap	https://github.c/grant		stable	Revanth Kamajay	ARM7	32	32	artix-7	James Brakel	7558		6	1	9	135	##	14.7	1.00	1.0	17.9	X	verilog	37	zap_top	Y	Yes	N	Y	4G	4G	Y	16		2017	2022	https://github.c	ARMv4T & Thumb1	has cache & mmu		
armv4_uarch	https://github.c/grant		stable	Grant Wirth	ARM9	32	32	max10	Grant Wirth	2860		A			50	##	q18.0	1.00	1.0	17.5	A	vhdl	18	zap_top	Y	Yes	N	Y	4G	4G	Y	16		2020		https://grantwilk	custom uarch for the ARMv4 ISA on k	course work, top level is schematic		
risc5	http://www.pro		stable	Niklaus Wirth	RISC	32	32	artix7-35	James Brakel	2913		6		48	50	##	v20.1	1.00	1.0	17.2	ALX	Y	verilog	8	RISC5	Y	Yes	Y	4G	4G	Y	16		2013	2020	https://people.in	minimalist Wirth, part of Project Obelisk	32x32 multiplier, wikipedia entry		
j68	https://code.god		stable	Frederic Requin	68000	32	16	stratix-2	Frederic speed	1900		4		4	180		1.00	6.0	15.8	A	verilog	1	j68	Y	Yes	N	Y	4G	4G	Y	16		2009	2014		for use with Minimig	micro-coded on stack machine			
piropiro	https://github.c																																							

uP_all_soft folder	opencores or primary link	status	author	style / clone	date year	inst 2	FPGA	report ter	com ents	LUTs ALUT	Diff	LUT? 2	bik ram	F max	tool data	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max inst	byte adrs	# int	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments			
sp-i586	https://github.com	stable	Lini Mestar	x86	32	8	kintex-7	James Braker	32144		6	4	28	73	##	14.7	1.00	2.0	1.1	X	verilog	37	top_sys	Y	yes	Y	4G	4G	Y				2016	2016	http://img.youtube.com/vi/2W1guyhCluE/0.jpg	gate level dsgn, vivado project also			
riscv_picorv32	https://github.com	beta	Clifford Wolf	risv-v	32	32	GW1NR-9	Jean-Liarge	8594	5278	4	2	32	27	##	14.7	1.00	3.0	1.0	X	Y	verilog	1	picorv32	Y	yes	N	4G	4G	Y		32	2016	2022	https://www.cnx	minimal features, soc options	includes all peripherals		
mist1032	https://github.com	errors	Takahiro Ito	RISC	32	32	cyclone-1	James alissa	33251		4	4	138	32	##	q18.0	1.0	1.0	1.0	X	Y	verilog	100	mist1032isa	Y	yes	N	4G	4G	Y		64	2015	2015		mist32 uP: inorder version	high pin count		
nyuzi_gpu	https://github.com		Jeff Bush	GGPU	32	32	artix7	James missin	82767	38457	6	64	17	50	##	v23.2	1.00	1.0	0.6	AX	Y	system	70	nyuzi	Y	yes	Y	4G	4G	Y	80	64	2015	2024	https://github.com	32 scalar & 32 vector reg	should run on either altera or xilinx		
mimafpga	https://github.com	stable	Manuel Killingier	accum	24	24	artix7	James IP problems			6				##	14.7	0.80	1.0		X	Y	vhdl	32	mimaenvi	Y	N	1M	1M		19			2019	2021		Minimal Machine processor taught at	has testbench		
rois	https://opencor	alpha	James Brakefield	RISC	24	24	zu-2e	James no blk	627		6				382	##	v19.2	0.83	1.0	507.1	X	Y	vhdl	2	rois24_24min	N	N	16M	16M	N	30	64	1	2016	2017		single pipe stage, passes simulation	24-bit word operations only	
rois	https://opencor	alpha	James Brakefield	RISC	24	24	kintex-7	James Braker	384		6		1	170	##	14.7	0.83	1.0	368.8	X	Y	vhdl	2	rois24_24min	N	N	16M	16M	N	30	64	1	2016	2017		single pipe stage, passes simulation	24-bit word operations only		
mimafpga	https://github.com	stable	Manuel Killingier	accum	24	24	spartan7	James Braker	275	288	6		125	##	v23.2	0.80	1.0	363.6	X	Y	vhdl	32	mimaprocd	Y	N	1M	1M		19			2019	2021		Minimal Machine processor taught at	has testbench			
rois	https://opencor	alpha	James Brakefield	RISC	24	24	kintex-7	James Braker	382		6		1	120	##	14.7	0.83	1.0	261.7	X	Y	vhdl	2	rois24_24up	N	N	16M	16M	Y	55	64	1	2016	2017		single pipe stage, pre simulation stage	8, 16 & 24-bit load/store		
opc.opc8cpu	https://github.com	beta	revaldinho	RISC	24	24	kintex-7	James no tes	516		6		323	##	14.7	0.80	2.0	250.1	X	Y	verilog	1	opc8cpu	Y	asm	N	16M	16M	N	32	4	16	2017	2021	https://revaldinho	OPC8 24bit, based on OPC5LS, more	see hackaday One Page Computing Challenge		
ep24		stable	C.H. Ting	forth	24	6	kintex-7	James substi	1020		6		3	167	##	14.7	0.83	1.0	135.6	X	Y	vhdl	1	ep24	Y	asm	N	N	4K	4K	27			2002	2002		room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz	
24bit_up	https://github.com	alpha	Harshal Mittal	RISC	24	24	zu-3e	James area o	3535	2166	6	1	187	##	v21.1	0.80	1.0	42.2	X	Y	verilog	17	processor	Y	N	16M	16M	N	17	32		2019	2019		basic 24-bit RISC, course work	big Diff count, multiple writes to register file			
p24e		beta	C.H. Ting	forth	24	6	spartan-3	James Braker	1175		6		16	51	##	14.7	0.83	1.0	36.0	X	Y	vhdl	1	p24c	Y	asm	N	2K	2K	N	28			2000	2000		part of eForth?	data width can be expanded	
rois	https://opencor	alpha	James Brakefield	RISC	24	24	zu-2e	James huge l	9000		6		150	##	v19.2	0.83	1.0	13.9	X	Y	vhdl	2	rois24_24up	N	N	16M	16M	Y	55	64	1	2016	2017		single pipe stage, pre simulation stage	8, 16 & 24-bit load/store			
kraken16	http://people.e	stable	Bruce R. Land	RISC	18	18	kintex-7	James Braker	281		6		1	278	##	14.7	0.67	1.0	662.3	X	Y	verilog	1	DE2_TOP	Y	asm	N	N	256	256	N	22	16		2008	2008	https://people.e	Cornell course material	
spartanmc	http://www.spa	stable	Falk Hassler	RISC	18	18	kintex-7	James Braker	853		6	1	2	120	##	14.7	0.67	1.0	94.6	X	Y	verilog	38	spartanmc	Y	asm	N	N					2012	2014		SPARC like register windows			
chad	https://github.com/bradl		Brad Eckert	forth	18	18	zu-3e	James Braker	2196	2211	6		3	250	##	v21.1	0.80	1.0	91.1	AXML	Y	verilog	33	mcu_arty	Y	yes	N	64K	64K	N	23	16		2021	2021		verilog, f & c code; fpga project files	min SOC, -3 speed grade	
chad	https://github.com/bradl		Brad Eckert	forth	18	18	atrix-7-3	James option	1972		6		3	196	##	v21.1	0.80	1.0	79.5	AXML	Y	verilog	33	mcu_arty	Y	yes	N	64K	64K	N	23	16		2021	2021		verilog, f & c code; fpga project files	max SOC, -3 speed grade	
chad	https://github.com/bradl		Brad Eckert	forth	18	18	atrix-7-3	James DFF ex	1995		6		5	175	##	v21.1	0.80	1.0	70.4	AXML	Y	verilog	33	mcu_arty	Y	yes	N	64K	64K	N	23	16		2021	2021		verilog, f & c code; fpga project files	max SOC, -1 speed grad	
chad	https://github.com/bradl		Brad Eckert	forth	18	18	atrix-7-1	James DFF ex	1982		6		5	127	##	v21.1	0.80	1.0	51.4	AXML	Y	verilog	33	mcu_arty	Y	yes	N	64K	64K	N	23	16		2021	2021		verilog, f & c code; fpga project files	max SOC, -1 speed grad	
pdp1	https://opencor	alpha	Yann Vernier	PDP1	18	18	spartan-3	James Braker	1390		4		6	138	##	14.7	0.50	10.0	5.0	X	Y	vhdl	15	top	Y	yes	N	N	4K	4K	Y	28			2011	2017	http://pdp-1.com	PDP-1 descended from MIT TX-0	uses Minimal UART from opencores
a2z	https://hackada	errors		RISC	16	24	kintex-7	James replace Altera RAM w			6					14.7	0.67	1.0		A	Y	verilog												2016	2018		runs on Cyclone IV		
aoocs	https://github.com	beta	Aleksander Osman	68000	16	16	cyclone-2	Aleksander C	26227		4	2	65			##	q10.1	0.67	4.0	A	Y	verilog	22	aoOCS	Y	asm	N	4G	4G	Y				2010	2011		uses ao68000 core, Amiga chip set	Wishbone Amiga OCS SoC	
aoocs	https://github.com	beta	Aleksander Osman	68000	16	16	kintex-7	James altera primitives			6					##	14.7	1.00	1.0	A	Y	verilog	22	aoOCS	Y	asm	N	4G	4G	Y				2010	2011		uses ao68000 core, Amiga chip set	Wishbone Amiga OCS SoC	
artemis	https://github.com/solde		Sudharshan Sundaram	RISC	16	16	zu-3e	James incomplete source code			6					##	v21.1	1.00	1.0		Y	verilog	9	main_test	Y	asm	N	N		N	18	8		2018	2020	https://www.yout	simple, educational up with decent vivado project		
b16	www.bernd-pay	stable	Bernd Paysan	forth	16	5		James Brakefield			6					##	0.67	1.0		AX	Y	verilog	1	b16-small	Y	yes	N	64K	64K	N				2002	2019	https://github.com	two versions: one/15 source files, derived from c18		
bit-serial	https://github.com/howe		Richard Howe	accum	16	16	spartan7	James errors init bkrAM			6				##	v23.2	0.67	51.0	X	Y	vhdl	6	top	Y	N	2K	2K	N	15			2020	2024	https://hackaday	bit serial, 16-bit uP, very simple	supports Forth			
bit-serial	https://github.com/howe		Richard Howe	accum	16	16	zu-3e	James errors init bkrAM			6				##	v21.1	0.67	51.0	X	Y	vhdl	6	top	Y	N	2K	2K	N	15			2020	2024	https://hackaday	bit serial, 16-bit uP, very simple	supports Forth			
blue_fpga	https://github.com/Geckc		Jaime Centeno	accum	16	16	spartan7	James need to run V2022			6				##	v24.1	0.67	1.0		X	Y	vhdl	49	system	Y	N	4K	4K	N	18	2		2020	2023		gate level png's, simulator exe			
c3pu	https://github.com/isovic		Ivan Sovic	accum	16	16	spartan3	Ivan Sovic	580	268	4					14.6	0.67	3.0		X	Y	vhdl	17	mc3pu	Y	asm	N	64K	64K		22	8	2013	2015		Spartan3: 268F, 580 4LUT; 22 inst, 8 reg, 3clks/inst, 65K wds, asm			
coproc6502	https://github.com	stable	David Banks	x86	16	8	kintex-7	James bare core			6				##	14.7	0.67	3.0	X	Y	vhdl, Verilog	x86.kise	Y	yes	N	64K	64K	Y				2014	2019	https://startdot.o	80286				
dataflow_chap	https://opencor	alpha	Rob Chapman, Steven	forth	16	16	kintex-7	James file WebCase report			6					14.7	0.33	1.0			Y	vhdl	27	DataFlowW	Y	N	256	256					2003	2003		course work			
ep994a/ic999	https://github.com	stable	Erik Piehl		16	16										##	0.83	1.0		L	Y	verilog	29	tms9900	Y	yes	N	64K	64K	Y		16		2016	2023	https://hackaday	T1990 emulation	also tms9902 (uart) core by Paul Urbanus?	
fpga4_risc16	http://www.fpg	errors	Van Loi Le	RISC	16	16	kintex-7	James degenerate design			6				##	14.7	0.66	1.0			Y	verilog	15	Risc_16_b	Y	N	Y	64K	64K	Y	13	4	16	2017	2017		similar to mips16_16_1cyl	incomplete Risc_16_bit module	
fpga4computer	https://github.com/vvova	errors	Milan Vidakovic	RISC	16	8	aria-2	James errors			A				##	q18.0	0.67	4.0		Y	Y	verilog	10	computer	Y	asm	N	64K	64K	Y	25	8	2018	2018	https://mvidakovi	16-bit CPU, 64KB, UART (115200 bps), and VGA			
fpga4computer	https://github.com/vvova	errors	Milan Vidakovic	RISC	16	8	kintex-7	James erros			6				##	14.7	0.67	4.0		Y	Y	verilog	10	computer	Y	asm	N	64K	64K	Y	25	8	2018	2018	https://mvidakovi	16-bit CPU, 64KB, UART (115200 bps), and VGA			
hack	https://github.com/wuhan		Wu Han	accum	16	16		Wu Han	267	152	4		4			##	0.67	2.0		L	Y	verilog	22	hack	Y	asm	N	Y	32K	32K	N	18	2	2020	2020	https://www.nan	CPU used to run Tetris	book: Elements of Computing Systems	
ipu16	https://github.com	stable	Joksan Alvarado	RISC	16	26	kintex-7	James missing RAM files			6					14.7	0.67	1.0			Y	vhdl	9	JPU16	Y	asm	N	64K	64K			16	2012	2012		32 deep call stack, 8 addressing modes			
kl1	http://mcforth.net/		Klaus Kohl-Schoepe	forth	16	16									##	v23.2	0.33	1.0		A	Y	verilog	11	K1	Y	forth	N	64K	64K		24			2020	2020		based on J1, Quartus project file		
lc-2	http://www.cs.u	mature	Eric Frohnhoefer	CISC	16	16	kintex-7	James gate level primitives			6				##	14.7	0.67	2.0			Y	vhdl	13	lc2_all	Y	yes	N	64K	64K	N	16	8	2002	2002	https://en.wikipe	from book: 978-0072467505 by Pat	educational, compiled via Synopsys		
mano_machin		stable	Susam Pal	accum	16	16	kintex-7	James needs	364		6				##	14.7	0.67	2.0			Y	vhdl	5	microproc	Y	N	4K	4K	N	25			2005	2016	https://en.wikipe	course project, bidir mem data	for XC9572		

uP_all_soft folder	opencores or primary link	status	author	style / clone	year	inst	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470	471	472	473	474	475	476	477	478	479	480	481	482	483	484	485	486	487	488	489	490	491	492	493	494	495	496	497	498	499	500	501	502	503	504	505	506	507	508	509	510	511	512	513	514	515	516	517	518	519	520	521	522	523	524	525	526	527	528	529	530	531	532	533	534	535	536	537	538	539	540	541	542	543	544	545	546	547	548	549	550	551	552	553	554	555	556	557	558	559	560	561	562	563	564	565	566	567	568	569	570	571	572	573	574	575	576	577	578	579	580	581	582	583	584	585	586	587	588	589	590	591	592	593	594	595	596	597	598	599	600	601	602	603	604	605	606	607	608	609	610	611	612	613	614	615	616	617	618	619	620	621	622	623	624	625	626	627	628	629	630	631	632	633	634	635	636	637	638	639	640	641	642	643	644	645	646	647	648	649	650	651	652	653	654	655	656	657	658	659	660	661	662	663	664	665	666	667	668	669	670	671	672	673	674	675	676	677	678	679	680	681	682	683	684	685	686	687	688	689	690	691	692	693	694	695	696	697	698	699	700	701	702	703	704	705	706	707	708	709	710	711	712	713	714	715	716	717	718	719	720	721	722	723	724	725	726	727	728	729	730	731	732	733	734	735	736	737	738	739	740	741	742	743	744	745	746	747	748	749	750	751	752	753	754	755	756	757	758	759	760	761	762	763	764	765	766	767	768	769	770	771	772	773	774	775	776	777	778	779	780	781	782	783	784	785	786	787	788	789	790	791	792	793	794	795	796	797	798	799	800	801	802	803	804	805	806	807	808	809	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895	896	897	898	899	900	901	902	903	904	905	906	907	908	909	910	911	912	913	914	915	916	917	918	919	920	921	922	923	924	925	926	927	928	929	930	931	932	933	934	935	936	937	938	939	940	941	942	943	944	945	946	947	948	949	950	951	952	953	954	955	956	957	958	959	960	961	962	963	964	965	966	967	968	969	970	971	972	973	974	975	976	977	978	979	980	981	982	983	984	985	986	987	988	989	990	991	992	993	994	995	996	997	998	999	1000	1001	1002	1003	1004	1005	1006	1007	1008	1009	1010	1011	1012	1013	1014	1015	1016	1017	1018	1019	1020	1021	1022	1023	1024	1025	1026	1027	1028	1029	1030	1031	1032	1033	1034	1035	1036	1037	1038	1039	1040	1041	1042	1043	1044	1045	1046	1047	1048	1049	1050	1051	1052	1053	1054	1055	1056	1057	1058	1059	1060	1061	1062	1063	1064	1065	1066	1067	1068	1069	1070	1071	1072	1073	1074	1075	1076	1077	1078	1079	1080	1081	1082	1083	1084	1085	1086	1087	1088	1089	1090	1091	1092	1093	1094	1095	1096	1097	1098	1099	1100	1101	1102	1103	1104	1105	1106	1107	1108	1109	1110	1111	1112	1113	1114	1115	1116	1117	1118	1119	1120	1121	1122	1123	1124	1125	1126	1127	1128	1129	1130	1131	1132	1133	1134	1135	1136	1137	1138	1139	1140	1141	1142	1143	1144	1145	1146	1147	1148	1149	1150	1151	1152	1153	1154	1155	1156	1157	1158	1159	1160	1161	1162	1163	1164	1165	1166	1167	1168	1169	1170	1171	1172	1173	1174	1175	1176	1177	1178	1179	1180	1181	1182	1183	1184	1185	1186	1187	1188	1189	1190	1191	1192	1193	1194	1195	1196	1197	1198	1199	1200	1201	1202	1203	1204	1205	1206	1207	1208	1209	1210	1211	1212	1213	1214	1215	1216	1217	1218	1219	1220	1221	1222	1223	1224	1225	1226	1227	1228	1229	1230	1231	1232	1233	1234	1235	1236	1237	1238	1239	1240	1241	1242	1243	1244	1245	1246	1247	1248	1249	1250	1251	1252	1253	1254	1255	1256	1257	1258	1259	1260	1261	1262	1263	1264	1265	1266	1267	1268	1269	1270	1271	1272	1273	1274	1275	1276	1277	1278	1279	1280	1281	1282	1283	1284	1285	1286	1287	1288	1289	1290	1291	1292	1293	1294	1295	1296	1297	1298	1299	1300	1301	1302	1303	1304	1305	1306	1307	1308	1309	1310	1311	1312	1313	1314	1315	1316	1317	1318	1319	1320	1321	1322	1323	1324	1325	1326	1327	1328	1329	1330	1331	1332	1333	1334	1335	1336	1337	1338	1339	1340	1341	1342	1343	1344	1345	1346	1347	1348	1349	1350	1351	1352	1353	1354	1355	1356	1357	1358	1359	1360	1361	1362	1363	1364	1365	1366	1367	1368	1369	1370	1371	1372	1373	1374	1375	1376	1377	1378	1379	1380	1381	1382	1383	1384	1385	1386	1387	1388	1389	1390	1391	1392	1393	1394	1395	1396	1397	1398	1399	1400	1401	1402	1403	1404	1405	1406	1407	1408	1409	1410	1411	1412	1413	1414	1415	1416	1417	1418	1419	1420	1421	1422	1423	1424	1425	1426	1427	1428	1429	1430	1431	1432	1433	1434	1435	1436	1437	1438	1439	1440	1441	1442	1443	1444	1445	1446	1447	1448	1449	1450	1451	1452	1453	1454	1455	1456	1457	1458	1459	1460	1461	1462	1463	1464	1465	1466	1467	1468	1469	1470	1471	1472	1473	1474	1475	1476	1477	1478	1479	1480	1481	1482	1483	1484	1485	1486	1487	1488	1489	149
-----------------------	------------------------------	--------	--------	------------------	------	------	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	-----

cpu_id	opencores or primary link	status	author	style / clone	date of first commit	FPGA	reporter	com	com	LUTs	Dff	LUT? multi	bik ram	F max ddr	tool ver	MIPS inst	clk/s inst	KIPS /LUT	ven dor	SOC	src doc	#src files	top file	tool doc	fltg pt	max dat	max ins	# byte adrs	adr mod	# reg	pipe len	start year	last revz	secondary web link	note worthy	comments			
cpu-16-bit	https://github.com/VedatA	stable	Vedang Asgaonkar	risc	16	16	spartan7	James8 latch	468	195	6		147	##	v23.2	0.67	3.0	70.2	X	vhdl	5	cpu	y	ep994a	Y	yes	N	64K	64K	N	17		2012		https://hackaday.	ld/st multiple & predication insts	trimming of inst reg		
ep994a	https://github.c	stable	Erik Pihel	9900		16	kintex-7-3	James Brakef	1340			5	286	##	14.7	0.83	3.0	59.0	X	vhdl	10	ep994a	Y	yes	N	64K	64K	Y	16		2016	2019	https://hackaday.	T1990 emulation	also tms9902 (uart) core by Paul Urbanus?				
verilog-65C02	https://github.c	alpha	Arlot Ottens	6502		16	kintex-7-3	James remov	599	6	2	204	##	14.7	0.67	4.0	57.1		verilog	5	gop16	Y	yes	N	4G	4G	Y			2011	2018	https://forum.6502.	16-bit data RAM "bytes"	boot ROM mapped to LUTs?					
oc54x	https://openco	beta	Richard Herveille	dsp		16	kintex-7-3	James Brakef	2225		6	1	180	##	14.7	0.67	1.0	54.1	X	verilog	10	oc54_cpu	Y	yes	N	Y	64K	64K				2002	2009				40-bit accumulator, barrel shifter	C54x clone	
forth-cpu/h2	https://www.sc	stable	Richard Howe	forth	16	16	kintex-7-3	James Brakef	1858	6		9	149	##	14.7	0.67	1.0	53.8	X	Y	vhdl	11	top	Y	yes	N	64K	64K	N	25		2017	2020	https://github.co	H2 FortH SOC, VHDL reads *hex & *	derived from J1, hex & bin files in 2/16/2018 te			
cote_c16	https://www.sc	beta	Cole Design & Develop	RISC	16	16	spartan-6	James Brakef	554	6			298	##	14.7	0.67	7.0	47.4	X	vhdl	1	core	Y	asm	N	64K	64K	N	20	8	2002	2012	https://blog.class	(7) clk's per inst, complete SOC	derivated from J1, hex & bin files in 2/16/2018 te				
TTA	https://www.sc	stable	Hans Tigglert	TTA	16	16	kintex-7-3	James Brakef	810	6	1	57	##	14.7	0.67	1.0	51.4	X	vhdl	23	utla_struct	N	asm	N									http://www.ht-la	time triggered arch	dead weblink				
c-nit	http://www.c-n	stable	Sumrit	RISC	16	16	spartan-3	JamesJxlinc L	752	4		3	100	##	14.7	0.67	2.0	44.5	X	verilog	6	soc_pm	N	asm	N	64K	64K	Y	22	15	2003	2004				RISC with several load/store modes			
cbocat	https://github.c	beta	Stan Drey	DSP	16	24	kintex-7-3	James Brakef	1622	6	1	107	##	14.7	0.67	1.0	44.0	X	vhdl	30	bobcat_co	Y	yes	N	64K	64K				1998	2000								dead web links
moncky	https://gitlab.co/big-ba	stable	Kris Demuyneck	RISC	16	16	zu-3e	James clock c	1196	523	6	33	78	##	v21.1	0.67	1.0	43.8	X	X	schem	36	top	Y	yes	N	64K	64K	N	32	16	2020	2021	https://hackaday.	from 16x5K5 to 64KB RAM	two phase clock, ALU & mem have own phase			
blue	https://openco	stable	Al Williams	accum	16	16	spartan-3	James remov	1025	4		63	##	14.7	0.67	1.0	41.1	X	Y	verilog	16	topbox_v	Y	yes	N	4K	4K	N	18	2	2009	2010			http://www.youtube.com/watch?v=dt4zeezP9B	derived from Caxton Foster's Blue			
cd16	http://anyvco.c	stable	Bard Eckert	forth	16	16	spartan-3	James Brakef	681	4		83	##	14.7	0.67	2.0	41.0	AX	B	vhdl	16	cd16	Y	yes	N	128K	8M				2003	2003			http://web.archive	Spartan-3 block RAM	bare core		
basic-simd-up	https://github.c	stable	Tingyuan Liang	RISC	16	18	spartan7	James Brakef	1369	259	6		71	##	v23.2	0.75	1.0	39.1	X	verilog	5	xgate_top	Y	yes	N	Y	1K	1K		47	8	2018	2022				simple SIMD processor in Verilog	compiled via Cadence to ASIC layout	
xgate	https://openco	alpha	Robert Hayes	RISC	16	16	kintex-7-3	James Brakef	2778	6		6	159	##	14.7	0.67	1.0	38.3	X	verilog	7	xgate_top	Y	yes	N	Y	1K	1K		42	16	2009	2013				high pin count	Freescale XGATE co-processor compatible	
neo430	https://github.c	alpha	Stephan Nolting	MSP430	16	16	artix-7	James chang	947	659	6		2.5	215	##	14.7	0.67	4.0	38.0	ALX	Y	vhdl	19	neo430_t	Y	yes	N	28K	32K	Y	16		2015	2024	https://github.co	edit neo430_sysconfig.vhd to set options			
aap	https://github.c	stable	Simon Cook	RISC	16	16	aria-2	James Brakef	7193	A			393	##	q18.0	0.67	1.0	36.6	A	verilog	7	de0_nano	Y	yes	Y	64K	16M	Y	64		2015	2016	http://www.embe	includes Altera project	4 to 64 reg, 24-bit pc, no status reg				
neo430	https://github.c	alpha	Stephan Nolting	MSP430	16	16	cyclone4	Stephan Nolt	590	230	4		6	122	##	q17.1	0.67	4.0	34.6	ALX	Y	vhdl	19	neo430_t	Y	yes	N	28K	32K	Y	16		2015	2024	https://github.co	website has detailed resource unt	minimal configuration		
mcresip-ice	https://sourceforge.net/p	stable	Matthias Koch	forth	16	16	spartan7	James Brakef	990	1180	6	1	4	100	##	v23.2	0.67	2.0	33.8	IX	Y	verilog	48	j1a	Y	forth	N	64K	64K	Y			2011	2023	https://github.co	16-bit data size, some comments in G	distinct j1a vs for each data size		
jop	https://openco	stable	Martin Schoeberl etal	forth	16	16	cyclone-1	Martin Schoe	2000	4			100	##	q10.0	0.67	1.0	33.5	A	vhdl	11	core	Y	yes	N	256K	256K				2004	2014			https://github.com/jop-devel/jop	java app builds some source code files			
neo430	https://openco	alpha	Stephan Nolting	MSP430	16	16	artix-7	Stephan Nolt	576	266	6		1	100	##	v19.2	0.67	4.0	29.1	ALX	Y	vhdl	19	neo430_t	Y	yes	N	28K	32K	Y	16		2015	2024	https://github.co	edit neo430_sysconfig.vhd to set opt	minimal configuration		
openmsp430	https://openco	stable	Olivier Girard	MSP430	16	16	stratix-3	Olivier Girard	1147	A	1		98	##	q18.0	0.67	2.0	28.5	AX	verilog	30	openMSP_V	Y	yes	N	64K	64K	Y	16		2009	2018				near cycle accurate	performance spreadsheet		
w11	https://openco	alpha	Walter Mueller	PDP11	16	16	kintex-7-3	James Brakef	1760		6	1	1	147	##	14.7	0.67	2.0	28.0	X	Y	vhdl	118	pdp11_co	Y	yes	N	4M	4M	Y	70	13	8	2010	2023	https://github.co	Boots UNIX, has MMU & cache, retro	PDP-11/70 CPU core and SoC	
a2z	https://hackade	stable	Stephan Nolting	RISC	16	24	cyclone-4	James Brakef	1524		4	1	12	62	##	q17.0	0.67	1.0	27.4	A	verilog	10	top_a2z	Y	asm	N	Y	64K	64K	M	80	8	2013	2015	https://www.alla	ARM thumb like inst set	has MMU & full SOC features		
atlas_core	https://openco	beta	Stephan Nolting	RISC	16	16	spartan3	Stephan Nolt	2046	1091	4	1	11	81	##	14.7	0.80	1.0	27.0	ALX	vhdl	19	ATLAS_2K	Y	asm	N	Y	64K	64K	M	80	8	2013	2015	https://www.alla	ARM thumb like inst set	has MMU & full SOC features		
atlas_core	https://openco	beta	Stephan Nolting	RISC	16	16	cyclone4	Stephan Nolt	2967	1364	4	1	32	99	##	q18.0	0.80	1.0	26.7	ALX	vhdl	19	ATLAS_2K	Y	asm	N	Y	64K	64K	M	80	8	2013	2015	https://www.vto	8-bitther with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller		
t180-cpu	https://openco	stable	Leonard Brandwein	accum	16	8	kintex-7-3	Jamesbypas	709	6			83	##	14.7	0.67	3.0	26.2	X	vhdl	23	cpu	Y	yes	N	64K	64K	Y	182		2016	2016	https://www.vto	(3) up cores, Cornell course material	VGA output, uses Nakano's tiny_cpu				
stack_machine	http://people.e	stable	Bruce R. Land	forth	16	5	cyclone1-3	James Brakef	5101		4	6	29	66	##	q18.0	0.67	0.3	25.9	X	verilog	9	VGA_sram	Y	asm	N	64K	4K	N			2009	2021	https://people.e	"Single Instruction Format Processor"	five micro-operations per inst			
sifp	https://openco	beta	Zoltan Pekic	misc	16	16	spartan3	James Brakef	3157	563	4	3	123	##	14.7	1.33	2.0	25.8	X	vhdl	36	mercury	Y	yes	N	64K	64K	Y	30	4	2003	2024	https://people.e	Comprehensive verification was not	complies on cyclone II				
msp430_vhdl	https://openco	beta	Peter Szabo	MSP430	16	16	kintex-7-3	James Brakef	1735	6			127	##	14.7	0.67	2.0	24.5	AX	vhdl	9	cpu	Y	yes	N	64K	64K	Y	40	16	2014	2017				based on magic-16	computer & computer2 null dsngns: no outputs		
dme	https://github.c	stable	ErwinM	RISC	16	16	kintex-7-3	James Brakef	1755	6			53	##	14.7	0.67	1.0	20.4	X	verilog	49	cpu	Y	yes	N	64K	64K	Y	40	8	2016	2017				very small x86 subset core	no segment registers, limited op-codes		
sub86	https://openco	alpha	Jose Risetto	x86	16	8	kintex-7-3	James Brakef	1916	6			172	##	14.7	0.67	3.0	20.1	X	verilog	1	sub86	Y	yes	N	64K	64K	Y	7		2012	2021				microcoded, meets original 8088 timing	@100MHz		
mc186	https://github.c	stable	Ted Fried	x86	16	8	kintex-7-3	Ted Fried	308	6		4	180	##	14.7	0.67	2.0	19.6	X	verilog	3	EU86	Y	yes	N	1M	1M	Y			2016	2021	http://www.embe	includes Altera project	4 to 64 reg, 24-bit pc, no status reg				
aap	https://github.c	stable	Simon Cook	RISC	16	16	cyclone-4	James Brakef	10630	4			306	##	q18.0	0.67	1.0	19.3	A	verilog	7	de0_nano	Y	yes	Y	64K	16M	Y	64		2015	2016	http://www.embe	Spartan-3 block RAM	includes stack RAMs & some inst RAM				
cd16	http://anyvco.c	stable	Bard Eckert	forth	16	16	spartan-3	James Brakef	618	4		7	31	##	14.7	0.67	2.0	16.9	AX	Y	vhdl	16	democore	Y	yes	N	128K	8M				2003	2003	http://web.archive	Boots & runs RT-11, EIS inst & MMU				
pdp11-34verilog	http://www.heetoe.c	stable	Brad Parker	PDP11	16	16	aria-2	James Brakef	2532	A			126	##	q13.1	0.67	2.0	16.7	AX	Y	verilog	24	pdp11	Y	yes	N	64K	64K	Y	70	13	8	2009						booted & runs RT-11, EIS inst & MMU
s430	https://www.p-	stable	Paul Taylor	MSP430	16	16	artix-7	Paul Taylor	449	6			100	##	14.7	0.67	9.0	16.6	AX	Y	vhdl	1	s430	Y	yes	N	64K	64K	Y			2019	2019				mp430 subset with 8-bit alu	coded for size & not for speed	
neo430	https://github.c	alpha	Stephan Nolting	MSP430	16	16	artix-7	Stephan Nolt	1036	1144	6	2.5	100	##	v19.2	0.67	4.0	16.2	ALX	Y	vhdl	6	neo430_t	Y	yes	N	28K	32K	Y	15	16	2015	2024	https://github.co	edit neo430_sysconfig.vhd to set opt	default config, includes true RNG			
bit-serial	https://github.com/howe	stable	Richard Howe	accum	16	16	spartan7	James area o	89	66	6		100	##	q14.7	0.67	51.0	14.8	X	vhdl	19	cpu	Y	yes	N	2K	2K	N	15		2020	2024	https://hackaday.	bit serial, 16-bit up, very simple	supports Forth				
v1_coldfire	https://www.silva	stable	Ilprextreme	68000		16	kintex-3	freescale	5000	4		80	##	14.7	0.89	1.0	14.2	A	verilog	3	cpu	Y	yes	N	4G	4G	Y			2008	2008	https://www.silva	Free for Altera	3500 LUTs on Stratix-II					
pdp2011	http://pdp2011.s	stable	Sytsen van Slooten	PDP11	16	16	kintex-7-3	James Brakef	5060	6	1	205	##	14.7	0.67	2.0	13.6	AX	Y	vhdl	3	cpu	Y	yes	Y	64K	64K	Y	70	13	8	2008	2019	http://pdp2011.s	SoC, build files for A&B boards	complete impl including orig IO devices			
next186	https://openco	stable	Nicolas Dumitrac	x86	16	8	aria-2	James Brakef	1966	A	2	77	##	q13.1	0.67	2.0	13.1	AX	verilog	4	Next186																		

up_all sort	opencores or primary link	status	author	style / core	data size	max 4	max 8	max 16	max 32	max 64	max 128	max 256	max 512	max 1024	max 2048	max 4096	max 8192	max 16384	max 32768	max 65536	max 131072	max 262144	max 524288	max 1048576	max 2097152	max 4194304	max 8388608	max 16777216	max 33554432	max 67108864	max 134217728	max 268435456	max 536870912	max 1073741824	max 2147483648	max 4294967296	max 8589934592	max 17179869184	max 34359738368	max 68719476736	max 137438953472	max 274877906944	max 549755813888	max 1099511627776	max 2199023255552	max 4398046511104	max 8796093022208	max 17592186044416	max 35184372088832	max 70368744177664	max 140737488355328	max 281474976710656	max 562949953421312	max 1125899906842624	max 2251799813685248	max 4503599627370496	max 9007199254740992	max 18014398509481984	max 36028797018963968	max 72057594037927936	max 144115188075855872	max 288230376151711744	max 576460752303423488	max 1152921504606846976	max 2305843009213693952	max 4611686018427387904	max 9223372036854775808	max 18446744073709551616	max 36893488147419103232	max 73786976294838206464	max 147573952589676412928	max 295147905179352825856	max 590295810358705651712	max 1180591620717411303424	max 2361183241434822606848	max 4722366482869645213696	max 9444732965739290427392	max 18889465931478580854784	max 37778931862957161709568	max 75557863725914323419136	max 151115727451828646838272	max 302231454903657293676544	max 604462909807314587353088	max 1208925819614629174706176	max 2417851639229258349412352	max 483570327845851669882464	max 967140655691703339764928	max 1934281311383406678529952	max 3868562622766813357059904	max 7737125245533626714119808	max 15474250491067253428239616	max 30948500982134506856479232	max 61897001964269013712958464	max 1237940039285380274259392128	max 247588007857076054851878256	max 495176015714152109703756512	max 990352031428304219407513024	max 198070406285660843881506048	max 396140812571321687763012096	max 792281625142643375526024192	max 1584563250285286751052048384	max 3169126500570573502104096768	max 6338253001141147004208193536	max 1267650600228229400841638688	max 253530120045645880168327776	max 507060240091291760336655552	max 1014120480182583520673311104	max 2028240960365167121346662208	max 4056481920730334426693224576	max 8112963840146068853386449152	max 16225927680321377706772898304	max 32451855360642755413545796608	max 64903710721245510827091593216	max 129807421444911021654183186432	max 259614842889822043308366372864	max 51922968577964408661667456128	max 1038459371559288173233332912256	max 2076918743118576346466665824512	max 4153837486237152693333331649024	max 8307674972474305386666663298048	max 16615349944948610773333326596096	max 33230699889897221546666653192192	max 66461399779794443093333306384384	max 1329227995595888861866666127687776	max 265845599119177772373333255375552	max 531691198238355544746666510751104	max 1063382396476711109493333021502208	max 2126764792953422218986666043004512	max 4253529585906844437973332086009024	max 8507059171813688875946664172018048	max 17014118343627377751893338344036096	max 34028236687254755503786666688072192	max 680564733745095110075773333777643584	max 1361129467490190221515546666755287168	max 2722258934900380443031111311111354336	max 5444517869800760886062222622222708672	max 1088903537960152177213244444444537344	max 2177807075920304354426488888889074688	max 4355614151840608708852977777778149376	max 8711228303681217417705955555556287744	max 17422456363664434354119111111112575488	max 34844912727328868708238222222225150976	max 69689825454657737416476444444450301952	max 139379650909315474832952888888900603904	max 27875930181863094966591577777780120768	max 557518603637261899331931155555602413536	max 1115037207274523798663862311111204827072	max 22300744145490475973327246231111409654144	max 4460148829098095194665449
-------------	---------------------------	--------	--------	--------------	-----------	-------	-------	--------	--------	--------	---------	---------	---------	----------	----------	----------	----------	-----------	-----------	-----------	------------	------------	------------	-------------	-------------	-------------	-------------	--------------	--------------	--------------	---------------	---------------	---------------	----------------	----------------	----------------	----------------	-----------------	-----------------	-----------------	------------------	------------------	------------------	-------------------	-------------------	-------------------	-------------------	--------------------	--------------------	--------------------	---------------------	---------------------	---------------------	----------------------	----------------------	----------------------	----------------------	-----------------------	-----------------------	-----------------------	------------------------	------------------------	------------------------	-------------------------	-------------------------	-------------------------	-------------------------	--------------------------	--------------------------	--------------------------	---------------------------	---------------------------	---------------------------	----------------------------	----------------------------	----------------------------	----------------------------	-----------------------------	-----------------------------	-----------------------------	------------------------------	------------------------------	------------------------------	-------------------------------	-------------------------------	------------------------------	------------------------------	-------------------------------	-------------------------------	-------------------------------	--------------------------------	--------------------------------	--------------------------------	----------------------------------	---------------------------------	---------------------------------	---------------------------------	---------------------------------	---------------------------------	---------------------------------	----------------------------------	----------------------------------	----------------------------------	----------------------------------	---------------------------------	---------------------------------	----------------------------------	----------------------------------	----------------------------------	----------------------------------	-----------------------------------	-----------------------------------	-----------------------------------	------------------------------------	------------------------------------	-----------------------------------	-------------------------------------	-------------------------------------	-------------------------------------	-------------------------------------	--------------------------------------	--------------------------------------	--------------------------------------	--	---------------------------------------	---------------------------------------	--	--	--	--	---	---	--	---	---	---	---	---	---	---	--	--	--	---	--	---	--	---	-------------------------------

[illegible]

up_all	opencores	status	author	style	data	inst	FGPA	report	com	LUTs	Dff	LUT?	mult	blk	F	max	tool	MIPS	clks	KIPS	ven	src	#src	top	file	tool	flg	pt	max	max	max	max	adr	#	pipe	start	last	secondary	web	note	worthy	comments														
folder	or primary link			clone	inst			com	ents					ram	max	max	ver	inst	inst	/LUT	ver	src	#src	file	cha	pt	inst	inst	inst	inst	mod	reg	len	year	revis	web link																				
system11	https://opencores.org/view/6809-6309	alpha	John Kent, David Burns	68HC11	8	8	kintex-7-3	James Brakef	1218		6	7	153	##	14.7	0.33	4.0	10.3	X	Y	vhdl	17	cpu11	Y	yes	N	64K	64K	Y	44	13	8	2003	2009	http://members.c	known bugs & untested instructions																				
6809_6309	https://opencores.org/view/6809-6309	beta	Alejandro Paz Schmidt	6809	8	8	kintex-7-3	James Brakef	1996	370	6		175	##	14.7	0.33	3.0	9.7	ALX	B	verilog	5	MC6809	Y	yes	N	64K	64K	Y	44	13	8	2012	2015							6309 op-codes not implemented															
6809_6309	https://opencores.org/view/6809-6309	beta	Alejandro Paz Schmidt	6809	8	8	arria-2	James Brakef	1680		6		145	##	0.180	0.33	3.0	9.5	ALX	B	verilog	5	MC6809	Y	yes	N	64K	64K	Y	44	13	8	2012	2015							6309 op-codes not implemented															
cpu8080	https://opencores.org/view/6809-6309	stable	Scott Moore	8080	8	8	kintex-7-3	James Brakef	1179		6		299	##	14.7	0.33	9.0	9.3	X	Y	verilog	1	m8080	Y	yes	N	64K	64K	Y													includes VGA display generator, three variants														
apple2zfga	http://www.cs.cmu.edu/~wzhang/	stable	Stephen A Edwards	6502	8	8	kintex-7-3	James Brakef	1416	654	6		8.5	159	##	14.7	0.33	4.0	9.2	AX	Y	vhdl	19	d2_top	Y	yes	N	Y	64K	64K	Y												emulation of Apple II computer	replaced Altera PLL with stub												
c88	https://github.com/alejandro-paz-schmidt/c88	alpha	Daniel Bailey	accum	8	8	kintex-7-3	James Brakef	3088		6	2	167	##	14.7	0.33	2.0	8.9	X	Y	vhdl	25	C88	Y	asm	N	8	256	Y	10		8	2015	2015	https://www.youtube.com/watch?v=efabscu	only 8 memory locations																				
kiwhi	https://github.com/alejandro-paz-schmidt/kiwhi	alpha	Hammond Pearce	accum	8	8	artix-7	James No LUT	2030	2167	6		90	##	v23.2	0.20	1.0	8.9	X	Y	verilog	14	accumulat	Y	asm	N	256	256	Y	24			2023		https://efabscu	up design via chatGPT4, ASIC gate list	Scan (JTAG) chain of all memory & FF																			
turbu9	https://github.com/alejandro-paz-schmidt/turbu9	WIP	Kevin Phillips	6809	8	8	artix-7	James No LUT	1428	530	6		8	112	##	v23.2	0.33	3.0	8.6	X	Y	verilog	96	sc_top	Y	yes	N	64K	64K	Y	44	13	8	2024		https://hackaday.com/2024/01/18/compact-efficient-pipe/	Compact & Efficient Pipe'd 6809 up IF	masters thesis, full testbench, ucoded																		
baby8	https://github.com/alejandro-paz-schmidt/baby8	WIP	Jecel de Assumpcao Jr	risc	8	8	cyclone-4	Jecel de Assumpcao Jr	285		4		58	##	0.17	4.0	3.0	8.6	AGLX	B	verilog	17	baby8_core	Y	asm	N	64K	64K	Y			16	2024		https://mdpi-res.com/article/view/136181	minimal 8-bit up with 16-bit rads	ASIC & FPGA stats for risc-v, baby8 & soft up																			
6809_6309	https://opencores.org/view/6809-6309	beta	Alejandro Paz Schmidt	6809	8	8	stratix-5	James Brakef	1711		6		133	##	0.140	0.33	3.0	8.6	ALX	B	verilog	5	MC6809	Y	yes	N	64K	64K	Y	44	13	8	2012	2015									6309 op-codes not implemented													
turbu9	https://github.com/alejandro-paz-schmidt/turbu9	WIP	Kevin Phillips	6809	8	8	artix-7	Kevin Phillips	1464	505	6		8	112	##	v22.2	0.33	3.0	8.4	X	Y	verilog	96	sc_top	Y	yes	N	64K	64K	Y	44	13	8	2024		https://www.youtube.com/watch?v=efabscu	competes well against other 8-biters	four videos, see github page																		
light52	https://opencores.org/view/6809-6309	beta	Jose Ruiz	8051	8	8	kintex-7-3	James Brakef	1022		6	1	154	##	14.7	0.33	6.0	8.3	AX	Y	vhdl	8	light52_core	Y	yes	N	64K	64K	Y				2012	2018									targeted to balanced	~6 clocks/inst												
wb_z80	https://opencores.org/view/6809-6309	stable	Brewster Porcella	Z80	8	8	kintex-7-3	James Brakef	2025		6		144	##	14.7	0.33	3.0	7.8	X	Y	verilog	4	Z80_core	Y	yes	N	64K	64K	Y				2004	2012									derived from Guy Hutchison TV80	~6 clocks/inst												
cpu6502_true	https://opencores.org/view/6809-6309	stable	Jens Gutschmidt	6502	8	8	kintex-7-3	James Brakef	1678		6		159	##	14.7	0.33	4.0	7.8	X	Y	vhdl	7	r6502_tc	Y	yes	N	64K	64K	Y				2008	2024									cycle accurate	web page update only												
a-z80	https://opencores.org/view/6809-6309	stable	Goran Devic	Z80	8	8	zu-3e	James timing	1761	365	6		41	##	v21.1	0.33	1.0	7.7	AX	verilog	24	Z80_top	Y	yes	N	64K	64K	Y				2014	2020	https://github.com/alejandro-paz-schmidt/a-z80	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spec																				
68h-c08	https://opencores.org/view/6809-6309	stable	Ulrich Riedel	6808	8	8	zu-3e	James vivado	1875	128	6		164	##	v21.1	0.33	4.0	7.2	X	Y	vhdl	1	x68u08	Y	yes	N	64K	64K	Y				2007	2009																						
6809_6309	https://opencores.org/view/6809-6309	beta	Alejandro Paz Schmidt	6809	8	8	spartan7	James vivado	1592	366	6		100	##	v23.2	0.33	3.0	6.9	ALX	B	verilog	5	MC6809	Y	yes	N	64K	64K	Y				2012	2015											6309 op-codes not implemented											
a-z80	https://opencores.org/view/6809-6309	stable	Goran Devic	Z80	8	8	kintex-7-3	James Brakef	1186		6		24	##	14.7	0.33	1.0	6.8	AX	verilog	24	Z80_top	Y	yes	N	64K	64K	Y				2014	2020	https://github.com/alejandro-paz-schmidt/a-z80	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spec																				
c88	https://github.com/alejandro-paz-schmidt/c88	alpha	Daniel Bailey	accum	8	8	spartan-3	James Diff rev	2664		4	2	54	##	14.7	0.33	1.0	6.7	X	Y	vhdl	25	C88	Y	asm	N	8	256	Y	10		8	2015	2015	https://www.youtube.com/watch?v=efabscu	only 8 memory locations																				
t48	https://opencores.org/view/6809-6309	stable	Arnim Laeuger	MCS-48	8	8	cyclone-1	Arnim Laeuger	766		4		1	59	##	0.33	4.0	6.6	AX	Y	vhdl	70	t48_core	Y	asm	N	256	1				2004	2022																							
bfcpu	http://www.cdf.com	stable	Clifford Wolf	Turning	8	3	zu-3e	James Brakef	387		6		500	##	v21.1	0.02	4.0	6.5	X	Y	vhdl	4	cw6671	Y	yes	N	64K	64K	Y	8			2003	2009	https://en.wikipedia.org/wiki/6809	no accumulator, data pointer and brackets	internal 1-byte data cache doubles performance																			
atmega8_pong	https://fr.wikipe	stable	Juergen Sauermann	AVR	8	16	spartan-3	James clock	2767		4	1	10	53	##	14.7	0.33	1.0	6.3	X	Y	vhdl	37	avr_fpga	Y	yes	N	64K	64K	Y	17		4	2017	2017																					
ts1	https://github.com/alejandro-paz-schmidt/ts1	stable	Andreas Voggeneder	8051	8	8	kintex-7-3	James Brakef	1942		6	1	147	##	14.7	0.33	4.0	6.2	AX	Y	vhdl	17	T8032	Y	yes	N	64K	64K	Y				2002	2010																						
pulsarain	https://github.com/alejandro-paz-schmidt/pulsarain	stable	PulseRain Tech LLC	8051	8	8	arria-2	James some	2376		6	2	41	130	##	0.180	0.33	3.0	6.0	X	Y	system	25	FP51_fast	Y	yes	N	Y	64K	64K	Y			2017	2018	https://www.pulsarain.com	clk/inst, intended for Max10	8032 SoC																		
copro6502	https://github.com/alejandro-paz-schmidt/copro6502	stable	David Banks	6809	8	8	spartan-3	James bare c	1958		6		107	##	14.7	0.33	3.0	6.0	X	Y	vhdl	Verilog	cpu09	Y	yes	N	64K	64K	Y				2014	2019	http://stardot.org.uk/6809	several projects using avr core	uses Sauermann atmega16 core																			
atmega8_pong	https://fr.wikipe	stable	Juergen Sauermann	AVR	8	16	spartan-3	James clock	2898		4	1	11	53	##	14.7	0.33	1.0	6.0	X	Y	vhdl	37	avr_fpga	Y	yes	N	64K	64K	Y	17		4	2017	2017																					
system09	https://opencores.org/view/6809-6309	stable	John Kent, David Burns	6809	8	8	kintex-7-3	James Brakef	1631		6		41	##	14.7	0.33	3.0	6.0	AX	Y	vhdl	40	cpu09	Y	yes	N	64K	64K	Y	44	13	8	2007	2020	http://members.c	several projects using avr core	uses Sauermann atmega16 core																			
fpga-64	http://www.syn.com	stable	Peter Wendrich	6502	8	8	kintex-7-3	James Brakef	2210		6		2	156	##	14.7	0.33	4.0	5.8	X	Y	vhdl	26	fpga64_cc	Y	yes	N	64K	64K	Y			26	2005	2008																					
mc6803	https://opencores.org/view/6809-6309	stable	Dukov	6803	8	8	spartan7	James Brakef	1618	1223	6		83	##	v23.2	0.33	3.0	5.7	X	Y	system	2	mc6803	Y	yes	N	64K	64K	Y				1999																							
coco3fpga	https://github.com/alejandro-paz-schmidt/coco3fpga	mature	Guy Becker	6809	8	8	spartan7	James Kent's	1536	195	6		78	##	v23.2	0.33	3.0	5.6	X	Y	verilog	39	cpu09_12	Y	yes	N	64K	64K	Y	44	13	8	2007	2015	http://www.dave	uses John Kent's 6809 & adds color col	Alterta project with 6809 & 6502 uPs																			
turbos051	https://opencores.org/view/6809-6309	beta	Dinesh Annanya	8051	8	8	kintex-7-3	James Brakef	1985		6	1	127	##	14.7	0.33	4.0	5.3	AX	verilog	74	oc8051_tc	Y	yes	N	64K	64K	Y				2011	2016																							
ep8080	https://github.com/alejandro-paz-schmidt/ep8080	beta	C.H. Ting	8080	8	8	kintex-7-3	James Brakef	1276		6		184	##	14.7	0.33	9.0	5.3	X	Y	vhdl	4	ep8080	Y	yes	N	64K	64K	Y				2002	2016																						
8051	https://github.com/alejandro-paz-schmidt/8051	alpha	Simon Teran, Jakas	8051	8	8	kintex-7-3	James tinned	1744	617	6	1	111	##	14.7	0.33	4.0	5.3	ALX	Y	verilog	32	oc8051_tc	Y																																

121 # usable(beta, stable or m	14	45	21 blank	635	73 verilog	309	non-blank	505	41	422	40	26
47 "B" or "X" of limited interest		686	680		686 vhdl	293	asm	112	Web page DMIPS P	en.wikipedia.org/wiki/Instructions_per_community.freees www.eembc.org/coremark/index.php		
MIPS/MHz Pro-rating for data size:			63 zu-3e		sys verilog	26	forth	11	DMIPS per clock for many microprocessors:	http://en.wikipedia.org/wiki/Instructions_per_second		
1-bit	0.04	16-bit	0.67	64-bit	2.00	proprietary	23					
4-bit	0.17	24-bit	0.80	Silicon Area equivalents	GLUT or ALUT ~ = 1.5 ALUT	scala	6	77	paper_only	417	VHDL	
8-bit	0.33	32-bit	1.00	LUTS/DSP48	16:1	schematic	16	60	educational	450	Verilog	
12-bit	0.40	48-bit	1.50	LUTS/Block RAM	32:1	vhdl, verilog	9	25	weak_start	82	System Verilog	

430 Unique folders in this sheet

77	paper only	417	VHDL
60	educational	450	Verilog
25	weak start	82	System Verilog
8	up cores	17	Spinal/Scala
27	in limbo	19	VHDL, Verilog
10	planning	3	MyHDL
76	simulation	36	proprietary
573	main+sim	14	other
497	net main	29	Schematics
644	total	1067	total

<https://github.com/fayalalebrun/awesome-spinalhdl>

(17) scala/spinal CPUs