

up_all_soft	opencores or	status	author	style /	year	FPGA	reporter	com	LUTs	DFF	LUT?	mults	blk	F	date	tool	MIPS	clks	KIPS	ven	src	#src	top file	doc	tool	flg	max	max	byte	adr	#	pip	start	last	secondary web	note worthy	comments				
folder	primary link			clone	first		ter	ents	ALUT				ram	max		ver	/inst	/inst	/LUT	dor	code	files		cha	chal	pat	dat	inst	adrs	inst	reg	ins	year	revis	link						
Small soft core uP Inventory																																									
Opencore and other soft core processors																																									
lbn360-30	https://github.com/lbn360-30	stable	Lawrence Wilkinson		360	8	16	zu-3e	James	errors		6																													
1410	https://github.com/cube1	stable	Jay Jaeger		1401	6	6x																																		
1802-pico-basi	https://github.com/1802-pico-basi	beta	Steve Teal		1802	8	8	zu-3e	James	area o	247	136	6	2	427	###	v2.11	0.33	12.0	47.6	LX	vhdl	700	Y	yes	N	16K	16K	Y	160	16	2012	2021	https://www.lw.at	gate level clone, emulation only?	original 4Kx5S microcode, 8K RAM					
cosmac	https://github.com/cosmac	beta	Eric Smith		1802	8	8	zu-3e	James	area o	244	6	270	###	14.7	0.33	1.0	365.5	X	vhdl	1	cosmac	Y	asm	N	64K	64K	Y	100	16	2009	2020	https://www.wiki.forth	superhet of IBM1401, gate level vhdl, was student at UW							
cosmacELF	https://github.com/cosmacELF	stable	Eric Smith		1802	8	8	zu-3e	James	inferre	598	6	17	87	###	14.7	0.33	1.0	48.0	X	X	vhdl	14	elf	Y	asm	N	64K	64K	Y	100	16	2009	2020		VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, Interrupts & DMA not imple				
verilog1802	https://github.com/verilog1802	errors	James Bowman		1802	8	8					6																													
mc5-4	https://opencore.org/mc5-4	alpha	Reece Pollack		4004	4	4	zu-3e	James	Brakefield	228	6	4004	###	14.7	0.16	4.0	66.0	X	verilog	7	4004	Y	yes	N	4K	4K	N													
af65k	https://github.com/af65k	alpha	Andre Fachat		6502	32	8	zu-3e	James	Brakefield	4424	6	376	###	14.7	1.00	4.0	3.9	X	verilog	13	af65k5k	Y	N																	
af65k	https://github.com/af65k	alpha	Andre Fachat		6502	32	8	zu-3e	James	Brakefield	4424	6	69	###	v2.11	1.00	4.0	3.9	X	verilog	13	af65k5k	Y	N																	
ag_6502	https://opencore.org/ag_6502	beta	Oleg Odintsov		6502	8	8	zu-3e	James	Brakefield	824	6	176	###	14.7	0.33	4.0	17.7	ILX	verilog	2	ag_6502	yes	N	64K	64K	Y	100	16	2012	2022										
ag_6502	https://opencore.org/ag_6502	beta	Oleg Odintsov		6502	8	8	zu-3e	James	Brakefield	824	6	176	###	v2.11	0.33	4.0	17.7	ILX	verilog	2	ag_6502	yes	N	64K	64K	Y	100	16	2012	2022										
apple2fpga	http://www.cs.cmu.edu/apple2fpga	stable	Stephen A Edwards		6502	8	8	zu-3e	James	unvado	1238	706	6	7	195	###	v2.11	0.33	4.0	13.0	IX	vhdl	19	de2_top	Y	yes	N	Y	64K	64K	Y	100	2007	2009		emulation of Apple II computer	replaced Altera PLL with stub				
apple2fpga	http://www.cs.cmu.edu/apple2fpga	stable	Stephen A Edwards		6502	8	8	zu-3e	James	unvado	1417	6	9	195	###	v2.11	0.33	4.0	9.2	IX	vhdl	19	de2_top	Y	yes	N	Y	64K	64K	Y	100	2007	2009		emulation of Apple II computer	replaced Altera PLL with stub					
bc6502	http://finttron.com/bc6502	beta	Robert Finch		6502	8	8	zu-3e	James	Brakefield	619	6	197	###	14.7	0.33	4.0	26.2	X	verilog	18	bc6502	yes	N	64K	64K	Y	100	2012	2012											
bc6502	http://finttron.com/bc6502	beta	Robert Finch		6502	8	8	zu-3e	James	Brakefield	583	6	286	###	v2.11	0.33	4.0	40.4	X	verilog	18	bc6502	yes	N	64K	64K	Y	100	2012	2012											
cpu6502_true	https://opencore.org/cpu6502_true	stable	Jens Gutschmidt		6502	8	8	zu-3e	James	Brakefield	1678	6	159	###	14.7	0.33	4.0	7.8	X	vhdl	7	r6502_cpu	yes	N	64K	64K	Y	100	2008	2018											
cpu6502_true	https://opencore.org/cpu6502_true	stable	Jens Gutschmidt		6502	8	8	zu-3e	James	Brakefield	1678	6	159	###	14.7	0.33	4.0	7.8	X	vhdl	7	r6502_cpu	yes	N	64K	64K	Y	100	2008	2018											
electronfpga	https://github.com/electronfpga	mature	David Banks		6502	8	8					6	47	###	14.7	0.33	4.0	0.8	X	vhdl	8	core	yes	N	64K	64K	Y	100	2008	2021											
fpga-64	https://www.silicon.com/fpga-64	stable	Peter Wendrich		6502	8	8	zu-3e	James	Brakefield	2210	6	2	156	###	14.7	0.33	4.0	5.8	X	vhdl	26	fpga64_cc	Y	yes	N	64K	64K	Y	100	2014	2020	https://en.wikipedia.org/wiki/68000	Acorn Electron ULA in various FPGAs	uses T65 core						
fpga-bbc	https://github.com/fpga-bbc	untested	Mike Stirling		6502	8	8					6	242	###	14.7	0.33	4.0	19.0	X	verilog	1	cpu6502	Y	yes	N	64K	64K	Y	100	2007	2011										
free6502	https://web.archive.org/web/2011/06/02/http://www.mikrotik.com/free6502/	stable	Dale Kessner		6502	8	8	zu-3e	James	Brakefield	646	6	193	###	14.7	0.33	4.0	24.6	X	verilog	5	free6502	Y	yes	N	64K	64K	Y	100	2009	2020										
ladbug	https://github.com/ladbug	untested	Ariet Ottens		6502	8	8					6	242	###	14.7	0.33	4.0	19.0	X	verilog	1	cpu6502	Y	yes	N	64K	64K	Y	100	2007	2011										
lattice6502	https://opencore.org/lattice6502	beta	Ian Chapman		6502	8	8	zu-3e	James	Brakefield	4942	6	214	###	14.7	0.33	4.0	3.6	X	vhdl	3	ghdl_proc	Y	yes	N	64K	64K	Y	100	2010	2020										
m65	http://www.in-arch.org/m65	stable	Naohiko Shimizu		6502	8	8	zu-3e	James	Brakefield	483	A	110	###	q1.33	0.33	4.0	18.8	X	STL & TDI	8	m65cpu	Y	yes	N	64K	64K	Y	100	2001	2002										
m65C02	https://github.com/m65C02	mature	Michael Morris		6502	8	8	zu-3e	James	Brakefield	466	6	3	118	###	14.7	0.33	4.0	20.8	X	Y	verilog	13	m65C02A	Y	yes	N	64K	64K	Y	100	2013	2020	https://github.com/m65C02a	also a m65C02a version	enhanced via F9408 soft sequencer					
m65C02a	https://github.com/m65C02a	mature	Michael Morris		6502	8	8	zu-3e	James	Brakefield	466	6	3	118	###	14.7	0.33	4.0	20.8	X	Y	verilog	13	m65C02A	Y	yes	N	64K	64K	Y	100	2013	2020	https://github.com/m65C02a	enhanced 9/16-bit version of 65C02	PDFs on his figshare for M65C02A					
mc65	http://www.microware.com/mc65	stable	Ted Fried		6502	8	8	zu-3e	James	Brakefield	326	6	2	196	###	14.7	0.33	4.0	64.2	X	verilog	1	mc65	Y	yes	N	64K	64K	Y	100	2007	2011									
mc65	http://www.microware.com/mc65	stable	Ted Fried		6502	8	8	zu-3e	James	Brakefield	326	6	2	196	###	14.7	0.33	4.0	64.2	X	verilog	1	mc65	Y	yes	N	64K	64K	Y	100	2007	2011									
mc65	http://www.microware.com/mc65	stable	Ted Fried		6502	8	8	zu-3e	James	Brakefield	326	6	2	196	###	14.7	0.33	4.0	64.2	X	verilog	1	mc65	Y	yes	N	64K	64K	Y	100	2007	2011									
mc65	http://www.microware.com/mc65	stable	Ted Fried		6502	8	8	zu-3e	James	Brakefield	326	6	2	196	###	14.7	0.33	4.0	64.2	X	verilog	1	mc65	Y	yes	N	64K	64K	Y	100	2007	2011									
mc65	http://www.microware.com/mc65	stable	Ted Fried		6502	8	8	zu-3e	James	Brakefield	326	6	2	196	###	14.7	0.33	4.0	64.2	X	verilog	1	mc65	Y	yes	N	64K	64K	Y	100	2007	2011									
mc65	http://www.microware.com/mc65	stable	Ted Fried		6502	8	8	zu-3e	James	Brakefield	326	6	2	196	###	14.7	0.33	4.0	64.2	X	verilog	1	mc65	Y	yes	N	64K	64K	Y	100	2007	2011									
mc65	http://www.microware.com/mc65	stable	Ted Fried		6502	8	8	zu-3e	James	Brakefield	326	6	2	196	###	14.7	0.33	4.0	64.2	X	verilog	1	mc65	Y	yes	N	64K	64K	Y	100	2007	2011									
mc65	http://www.microware.com/mc65																																								

up_all folder	opencores or primary link	status	author	style / core	data year	inst size	FPGA	report text	com ments	LUTs ALUT	Dff	LUT7	mult bits	mem ram	F max	date	tool ver	MIPS inst	clk/s inst	KIPS LUT	ven dor	SOC	src code	src files	top file	doc yes	tool chain	flg pt	flg pt	max data	max inst	byte data	# inst	adr mod	# reg	pip e	start year	last rev	secondary web link	note worthy	comments		
g85	http://simlab.es	stable	Alex Miczo	8085	8	8	kintex-7.3	James gate level design				6					14.7	0.33	4.0		X	vhdl	1	i8085	Y	N	64K	64K	Y	18							1993		http://www.fpga.com	also a TTL implementation in VHDL			
my8085light	https://github.com/debta	stable	Debtanu Mukherjee	8085	8	8																verilog	7	my8085	Y	N	64K	64K	Y	18							2020		https://opencores.org	light weight 8085 with 18 inst			
ep994a	https://github.com/erikpiehl	stable	Erik Piehl	9900	16	16	kintex-7.3	James Brakef	1340			6		5	286	##	14.7	0.83	3.0	59.0	X	vhdl	10	ep994a	Y	N	64K	64K	Y		16						2016	2019	https://hackaday.com	T1 9900 emulation	also tms9902 (uart) core by Paul Urbanus?		
ep994a/cv99	https://github.com/erikpiehl	stable	Erik Piehl	9900	16	16															L	verilog	29	tms9900	Y	N	64K	64K	Y		16						2016	2020	https://hackaday.com	T1 9900 emulation	also tms9902 (uart) core by Paul Urbanus?		
ao68000	https://opencores.org	beta	Aleksander Osman	68000	16	16	aria-2	James Brakef	3479			A		6	169	##	q13.1	0.67	4.0	8.1	I	Y	verilog	1	ao68000	Y	N	4G	4G	Y								2010	2012		uses microcode, instruction prefetch buffer		
aoocs	https://github.com/aleksanderosman	beta	Aleksander Osman	68000	16	16	cyclone-2	Aleksander O	26227			A	2	65		##	q10.1	0.67	4.0		I	Y	verilog	22	aoOCS	Y	N	4G	4G	Y								2010	2011		uses ao68000 core, Amiga chip set em	Wishbone Amiga OCS SoC	
aoocs	https://github.com/aleksanderosman	beta	Aleksander Osman	68000	16	16	kintex-7.3	James Brakef	17852			A		6			##	14.7	1.00	1.0		I	Y	verilog	22	aoOCS	Y	N	4G	4G	Y								2010	2011		uses ao68000 core, Amiga chip set em	Wishbone Amiga OCS SoC
aoocs	https://github.com/aleksanderosman	beta	Aleksander Osman	68000	16	16	aria-2	James Brakef	17852			A		43	57		##	q18.0	0.67	4.0	0.5	I	Y	verilog	22	aoOCS	Y	N	4G	4G	Y								2010	2011		uses ao68000 core, Amiga chip set em	Wishbone Amiga OCS SoC
aoocs	https://github.com/aleksanderosman	beta	Aleksander Osman	68000	16	16	cyclone-1	James Brakef	26009			A	2	67	45	##	q18.0	0.67	4.0	0.3	I	Y	verilog	22	aoOCS	Y	N	4G	4G	Y								2010	2011		uses ao68000 core, Amiga chip set em	Wishbone Amiga OCS SoC	
apollo acceller	http://www.apollo.com	proprietary	Gunnar von Boehn	68000	8	16	cyclone-1	Gunnar von Boehn															vhdl			Y	N	4G	4G	Y		32						2020	http://www.apollo.com	sells Amiga card, "68080" with 64-bit claims very fast FPGA versions			
fx68k	http://fx68k.fga	untested	Jorge Cwik	68000	16	16																system v	3	fx68k	Y	N	4G	4G	Y		16						2018	2021	https://github.com	cycle accurate, see http://atari-forum.com/viewtopic.php?p=7288&t=34730&p358139			
vhdl_68k	https://opencores.org	alpha	Shawn Tan	68000	16	16	kintex-7.3	James Brakef	2392			6			24	##	14.7	0.67	4.0	1.7	X	verilog	15	68k_cpu	Y	N	4K	4G	Y		16						2003	2009		68K binary compatible			
mc68k	https://github.com/usokil	stable	Salvador Garcia	68000	32	16																vhdl	13	cpu3017														2018			simplified 68K		
mc68kods	https://sites.google.com	beta	Oliver De Smet	68000	32	16	kintex-7.3	James errors	4617			6			##	14.7	1.00	8.0			Y	vhdl	10	mc68kods														2011			SOC for HP9816 computer emulation		
minimig	https://code.google.com	stable	Frederic Requin	68000	32	16	stratix-2	Frederic speed	1900			4	4	180			1.00	6.0	15.8	I		verilog	1	j68	Y	N	4G	4G	Y		16						2009	2014		for use with Minimig	micro-coded on stock machine		
minimig-j68	https://github.com/fredre	stable	Frédéric REQUIN	68000	8	16																verilog	16	soc_j68	Y	N	4G	4G	Y		32						2018			Stack based CPU with Forth-like microcode implementing 68000 up			
rtf68kys	https://github.com/rtf68kys	alpha	Bertie Finch	68000	16	16	spartan-3	James need t	13639			4	12	17		##	14.7	0.67	4.0		X	Y	verilog	49	rtf68kSys	Y	N	4G	4G	Y		16						2011	2011	https://github.com	based on Tobias Gubener's TG68		
suska-iii	http://www.exp	beta	Wolfgang Forster	68000	16	16	aria-2	James Brakef	7388			A		55	##	q13.1	0.67	4.0	1.3	I		vhdl	11	wf68k00lg	Y	N	4G	4G	Y		16						2003	2013		for use as an Atari ST			
tg68	https://github.com/tobiasgubener	stable	Tobias Gubener	68000	16	16	kintex-7.3	James Brakef	2331			6		44	##	14.7	0.67	4.0	3.2	X		vhdl	2	TG68_fast	Y	N	4G	4G	Y		16						2007	2012		TG68 - execute 68000 Code	for use with Minimig		
tg68k	https://github.com/tobiasgubener	stable	Tobias Gubener	68000	16	16	kintex-7.3	James Brakefield									0.67	4.0		X		vhdl	3	TG6800cd	Y	N	4G	4G	Y		16						2013	2021		68020 ISA (68000, 68010 & 68020 choice)			
v1_coldfire	https://www.silabs.com	proprietary	Pixtreme	68000	16	16	cyclone-3	freescala	5000			4		80			0.89	1.0	14.2	I		verilog			Y	N	4G	4G	Y		16						2008		https://www.silabs.com	free for Altera	3500 LUTs on Stratix-IH		
whamfire 68k	https://www.lw.com	errors	Jack Whitman	68000	32	16	kintex-7.3	James no top mode							##	14.7	0.67	4.0				confluence			Y	asm										2016	2003		University project, 68020 subset read thesis, code generator for top modules	CF State Space Processor			
cup	https://opencores.org	stable	Kevin Phillipson	68HC111	8	8	aria-2	James Brakef	925			A	1	127	##	q13.1	0.33	4.0	11.3	I		vhdl	25	gator_ulp	Y	N	64K	64K	Y								2008	2011	https://www.silabs.com	top level is schematic			
HC11Core	http://www.gmn	stable	Green Mountain Com	68HC111	8	8	kintex-7.3	James Brakef	1990			6		127	##	14.7	0.33	4.0	4.8	X		vhdl	1	h11crt1	Y	N	64K	64K	Y	53	8	2							2009	2011	https://www.silabs.com	restricted use license, with corrections	
system11	https://opencores.org	alpha	John Kent, David Burn	68HC111	8	8	kintex-7.3	James Brakef	1218			6		153	##	14.7	0.33	4.0	10.3	X	Y	vhdl	17	cpu11	Y	N	64K	64K	Y								2003	2009	http://members	known bugs & untested instructions			
legv8	https://github.com/mattw	simulation	Matthew Olsson	AA64	64	32	kintex-7.3	James Brakef	884			6		2	137	##	14.7	1.00	1.0	155.0			verilog			Y	N	4G	4G	Y	10	32					2018	2019		another implementation	legv8 from Patterson & Hennessy 2017		
legv8	https://github.com/mattw	simulation	Warren Seto	AA64	64	32	kintex-7.3	James Brakefield				6			##	14.7	1.00	1.0			B	verilog	2	arm_cpu	Y	N	4G	4G	Y	10	32					2018	2019		coursework, limited ISA, 3 versions	single cycle, inst: LDUR, STUR, ADD, SUB, ORR, AND			
legv8	https://github.com/mattw	simulation	Warren Seto	AA64	64	32	kintex-7.3	James Brakef	731			6		2	154	##	14.7	1.00	1.0	210.5	X	B	verilog	2	arm_cpu	Y	N	4G	4G	Y	10	32					2018	2019		coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR, AND		
legv8	https://github.com/mattw	simulation	Warren Seto	AA64	64	32	kintex-7.3	James Brakef	884			6		2	137	##	14.7	1.00	1.0	155.0	X	B	verilog	2	arm_cpu	Y	N	4G	4G	Y	10	32					2018	2019		coursework, limited ISA, 3 versions	inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, B		
8bit-verilog_mcu	https://github.com/joshfried	stable	Josh Fried	accu	8	8	zu-2e	James timing	392			6		1	500	##	v20.1	0.33	2.0	210.5	X	B	verilog	11	cpu	Y	N	512	512	Y	16							2012	2012		for class project, small data stack	PB clock, students to add features	
acc	https://github.com/juan-gonzalez-gomez	stable	Juan Gonzalez-Gomez	accu	15	15	kintex-7.3	James rom	88			6		1	227	##	14.7	0.67	2.0	865.2	IX		verilog	1	acc2	Y	N	4K								2016	2016	https://github.com	26 chptr course using Apollo Commar	?why LUT count different from agcrom			
acc	https://github.com/juan-gonzalez-gomez	stable	Juan Gonzalez-Gomez	accu	15	15	zu-3e	James DFF ex	88			6		1	##	v21.1	0.67	2.0		IX			verilog	1	acc2	Y	N	4K								2016	2016	https://github.com	26 chptr course using Apollo Commar	?why LUT count different from agcrom			
agncrom	https://opencores.org	beta	Dave Roberts	accu	15	15	spartan-3	James Brakef	3732			4	2	20	##	14.7	0.66	1.0	3.5	X		vhdl	5	AGC	Y	N	4K	72K	N	11	1	1				1962	2012	http://kabs.org	Apollo Guidance Computer via 3-input NOR gate emulation				
ahmes	https://github.com/daboberts	stable	Fabio Pereira	accu	8	8	kintex-7.3	James Brakef	186			6		476	##	14.7	0.33	3.0	281.6	X		vhdl	3	ahmes	N	N	256	256	N	11	1						2016	2017	http://embeddedguides.com/ahmes-a-simple-8-bit-cpu	Ben Eater's 8-bit breadboard computer	Ben Eater's 8-bit breadboard computer		
ben_eater_up	https://github.com/humberto-silva-naves	stable	Humberto Silva Naves	accu	8	8																verilog	14	comet	Y	N	256	16	Y								2015	2019	https://eater.net	Ben Eater's 8-bit breadboard computer	Ben Eater's 8-bit breadboard computer		
ben_eater_up	https://github.com/humberto-silva-naves	stable	Ken Jordan	accu	8	8																vhdl	6	system	Y	N	256	16	Y								2015	2019	https://eater.net	Ben Eater's 8-bit breadboard computer	Ben Eater's 8-bit breadboard computer		
ben_eater_up	https://github.com/humberto-silva-naves	stable	Karl Labi	accu	8	8																vhdl	38	computer	Y	N	256	16	Y								2015	2019	https://eater.net	Ben Eater's 8-bit breadboard computer	Ben Eater's 8-bit breadboard computer		
bit-seral	https://github.com/howard	stable	Richard Howe	accu	16	16	zu-3e	James errors mit bRAM	1024			6			##	v21.1	0.67	5.0				vhdl	6	top	Y	N	4K	4K	N	15							2020	2021		serial 16-bit up, very simple	supports Forth		
blue	https://opencores.org	stable	Al Williams	accu	16	16	spartan-3	James remov	h285			4		63	##	14.7	0.67	1.0	41.1	X		verilog	16	topbox	web	N	4K	4K	N	16	2						2009	2010		derived from Cxton Foster's Blue	http://www.youtube.com/watch?v=dk4zse2P8		

url	opencores or primary link	status	author	style / done	data date	inst size	FPGA	reporter	com enters	LUTs ALUT	Dff	mults	blk ram	F max	date date	tool ver	MIPS /inst	clks /inst	KIPS LUT	ven dor	src code	src files	top file	Tool chain	flg pt	flg Hwv	max inst	max data	byte adrs	# inst	adr mod	# reg	pip e	start year	last year	secondary web link	note worthy	comments	
opc-op2cpu	https://github.com	stable	revaldinho	accum	8	16	kintex-7	JAMES	reduced	117	6			556	##	14.7	0.15	4.0	178.1	X	verilog	2	opc2cpu	Y	asm	N	256	1K	Y	12	3		2017	2019	https://revaldinho/https://github.com	OPC2 revised OPC1, for XC9572 CPLD	see hackaday One Page Computing Challenge		
opc-op3cpu	https://github.com	stable	revaldinho	accum	16	16	kintex-7	JAMES	reduced	174	6			526	##	14.7	0.30	4.0	226.9	X	verilog	2	opc3cpu	Y	asm	N	64K	64K	N	13	3		2017	2019	https://revaldinho/https://github.com	OPC3 16-bit OPC1, for XC95144 CPLD	see hackaday One Page Computing Challenge		
opc-opcpu	https://github.com	stable	revaldinho	accum	8	16	kintex-7	JAMES	reduced	101	6			526	##	14.7	0.15	4.0	195.4	X	verilog	2	opcpcu	Y	asm	N	256	2K	Y	13	3		2017	2019	https://revaldinho/https://github.com	OPC3 one page computer for CPLD	see hackaday One Page Computing Challenge		
opc	https://www.wpi.edu/~cs/teaching/2019-fall/ops/ops.html	stable	CoSofregren	accum	8	8																															1 schematics, doc at web page, currently active		
parwan	https://github.com	stable	Zainalabedin Navabi	accum	8	8	kintex-7	JAMES	Braker	157	6			435	##	14.7	0.33	4.0	228.5	X	verilog	16	par ban	Y	asm	N	64K	64K	Y	24			1994	2005	https://github.com	2nd up in director	from VHDL: Analysis and Modeling of AXA cpu8, both vhdl & verilog versions		
parwan	https://github.com	stable	Zainalabedin Navabi	accum	8	8	kintex-7	JAMES	Braker	161	6			376	##	14.7	0.33	4.0	238.8	X	vhdl	2	parban	Y	asm	N	64K	64K	Y	24			1995	1997	https://github.com	2nd up in director	from VHDL: Analysis and Modeling of AXA cpu8, both vhdl & verilog versions		
pcycle	https://github.com	stable	Dominik Salet	accum	4	8																														inspired by redstone processor in Minecraft, 1st custom VHDL design by author			
popcorn	http://www.fpgafun.com/https://www.fpgafun.com/	stable	Jeung Joon Lee	accum	8	8x	kintex-7	JAMES	Braker	267	6			347	##	14.7	0.33	1.0	428.4	X	verilog	4	pc	Y	asm	N	64K	64K	Y	43			1998	2000	http://www.fpgafun.com/https://www.fpgafun.com/	small 8 bit up			
prawn	https://github.com	errors	Tadatoshi Ishi	accum	8	8	spartan-6	JAMES	missing files		6				##	14.7	0.33	3.0																		reduced version of parwan from VHDL: Analysis and Modeling of Digital Systems, 1999			
pt13	http://www.singapore.com/https://www.singapore.com/	stable	Daniel Ogilvie	accum	8	8	kintex-7	JAMES	Braker	301	6			357	##	14.7	0.33	3.0	130.5		verilog	1	pt13	Y	asm	N	64K	8K	Y	40	3		2011	2018	https://www.edn.com/https://www.edn.com/	PT13 is optimized to be completely emulatable, 16-bit, 16 instruction soft CP	micro-code & register updates, minimal ISA		
pumpkin	https://github.com	stable	Steve Teal	accum	16	16	zu-3e	JAMES	Braker	166	67	6		625	##	v21.2	0.67	2.0	1261		vhdl	6	hello_wor	Y	asm	N	4K	4K	Y	14			2020		https://github.com	scalable, 16-bit, 16 instruction soft CP	LUTs RAM inferred (small size)		
pumpkin	https://github.com	stable	Steve Teal	accum	16	16	zu-3e	JAMES	Braker	230	131	6	1	450	##	v21.2	0.67	2.0	656		vhdl	6	myco	Y	asm	N	4K	4K	Y	14			2020		https://github.com	scalable, 16-bit, 16 instruction soft CP	emulates MIMO, forced block RAM		
reflet	https://github.com	stable	Maxime Bouillot	accum	8	8																														most ops between accumulator & register, r			
risc_cpu	https://electron	untested		accum	8	8																																	
rf65002	https://openpilot	alpha	Robert Finch	accum	32	8	kintex-7	JAMES	Braker	11216	6	4	6	123	##	v14.1	0.67	2.0	3.7	X	verilog	10	rtf65002d	Y	asm	N	4G	4G	Y	8			2017		https://github.com	32-bit 6502 + 6502 emulation	"proven"		
sap	https://openpilot	stable	Ahmed Shafien	accum	8	8	kintex-7	JAMES	no LUT	48	6			200	##	v14.7	0.10	4.0	104.2	X	verilog	15	mp_struct	Y	asm	N	16	16	Y	5			2013	2017	https://shishiroki/https://shishiroki	Simple as Possible Computer from Ma	https://www.youtube.com/watch?v=pprjEz2k		
scamp_cpu	https://github.com	stable	James Stanley	accum	16	16																																	
t180-cpu	https://github.com	stable	Leonard Brandwein	accum	16	8	kintex-7	JAMES	bypass	709	6			83	##	14.7	0.67	3.0	26.2	X	vhdl	23	cpu	Y	asm	N	64K	64K	Y	182			2016	2016	https://www.vtto/https://www.vtto	8-bitter with cp, sp, a, b, & d regs	based on VTIk T07H 4-bit microcontroller		
tiny8	https://openpilot	stable	Ulrich Riedel	accum	8	8	spartan-3	JAMES	needs async ROM	102	A			##	q18.0	0.33	3.0	39.2	X	vhdl	5	t8d_top	Y	asm	N	256	64K	Y	10			256	2002	2013					very small CPU
tinyfpga	https://github.com	stable	Felix Queißner	accum	8	8	kintex-7	JAMES	Braker	185	6	1	175	##	14.7	0.33	3.6	86.9	X	vhdl	12	system	Y	asm	N	16	16	Y	10			2007	2017					Altera educational	
tis-tio	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tio	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc	https://github.com	stable	Felix Queißner	accum	8	8																														educational			
tioc																																							

id	name	url	status	author	style / clone	date	inst	size	fpga	reporter	com ments	LUTs	DFF	m7017	bkm ram	F max	date	tool ver	MIPS /fmax	clk/s/inst	KIPS LUTs	ver doc	SRC code	#src files	top file	tool chain	flg pt	max inst	max addr	byte # inst	adr mod	# reg	pip ean	start year	revs	secondary web link	note worthy	comments		
raptor16	w450	www.sepcwire.com	stable errors	Steve Hayward	CISC	16	16	kintex-7.3	James Brakel	590		6		319	##	14.7	1.40	2.7	280.2	X	vhdl	1	raptor16 v450	Y	N	64K	64K	N	64K	64K	Y	8	4	3	2012			8 data & 8 adr regs appears to be class project documentation in German	no multiply, 8 adr modes 3 versions of w450, used latest, patches caused *	
xpro2		http://www.bti.ch	stable	Herbert Klebauer	CISC	16	16	aria2-2.8	James Brakel	3495	A	2	141	##	q18.0	0.33	3.0	4.4	I	verilog	3	boss plough	Y	asm	N	128K	128K	Y	N	64K	64K	Y	8	4	3	1993	1995		* 1 schematic design	
z-machine		https://opencore.net/circuits/zmachine-verif	stable	Robert Karuch	CISC	8	8	aria2-2.8	James Brakel	3495	A	2	141	##	q18.0	0.33	3.0	4.4	I	system i	1	plough	Y	asm	N	128K	128K	Y	N	64K	64K	Y	8	4	3	2014	2014	https://en.wikipedia.org/wiki/Z-machine_(Forth)	Infocom Z-Machine V3, youtube video	http://inform-fiction.org/zmachine/standards/
t400		https://www.chrisfenton.co.uk	alpha	Arnim Laeugler	COP400	4	4	spartan-2	Arnim Laeugler	643		3	2	60	##	1.06	0.16	4.0	3.7	IX	vhdl	36	1400 core	Y	N	4K	1K	Y	N	4M	4M	N	128	536	2010	2015	https://www.youtube.com/watch?v=2TNbk1CjUc	implementation of National's 4-bit COP400 microcontroller		
cray1		www.chrisfenton.co.uk	alpha	Christopher Fenton	CRAY1	64	16	zue-3e	James Brakel	13463		6	19	10	127	##	12.1	6.00	1.0	56.6	X	verilog	46	cray_sys	Y	yes	Y	N	4M	4M	N	128	536	2010	2015	https://www.chrisfenton.co.uk	homebrew Cray1	24-bit address registers		
cray1		www.chrisfenton.co.uk	alpha	Christopher Fenton	CRAY1	64	16	zue-3e	James Brakel	13463		6	15	1	##	12.1	6.00	1.0	56.6	X	verilog	46	cray_sys	Y	yes	Y	N	4M	4M	N	128	536	2010	2015	https://www.chrisfenton.co.uk	homebrew Cray1	24-bit address registers			
cray2_reboot		https://opencore.net/circuits/zmachine-verif	beta	John Kula	DLX	32	32	zu-2e	James Brakel	13463		6	15	1	##	12.1	6.00	1.0	56.6	X	non-EDIF gate & module	Y	yes	Y	N	256M	256M	N	128	528	2016	2017				Cray 1, 2 & 3 docs	gate level code			
aspidia		https://opencore.net/circuits/zmachine-verif	stable	Sotiriou	DLX	32	32	kintex-7.3	James Brakel	3586		6		257	##	14.7	1.00	1.0	71.7	X	verilog	10	DLX_top	Y	yes	Y	N	4G	4G	Y	32	2019	2019				DLX	32-bit address registers compiled sync version		
aspidia		https://opencore.net/circuits/zmachine-verif	stable	Sotiriou	DLX	32	32	kintex-7.3	James Brakel	3586		6		257	##	14.7	1.00	1.0	71.7	X	verilog	10	DLX_top	Y	yes	Y	N	4G	4G	Y	32	2019	2019				DLX	32-bit address registers compiled sync version		
dix_calvino		https://github.com/AlesteveCalvino/dix_calvino	errors	Martin Gumm	DLX	32	32	kintex-7.3	James Brakel	3586		6		257	##	14.7	1.00	1.0	71.7	X	verilog	10	DLX_top	Y	yes	Y	N	4G	4G	Y	32	2019	2019				DLX	32-bit address registers compiled sync version		
dix_nicola		https://github.com/AlesteveCalvino/dix_nicola	stable	Alessandro Di Chiara	DLX	32	32	kintex-7.3	James Brakel	2915		6		90	##	14.7	1.00	1.0	70.4	X	vhdl	32	a-dlx	Y	yes	N	4G	4G	Y	32	2017	2017				University of Stuttgart, acis_dgn also supports Synopsys Design Compiler	case statmt others clause has problems			
dix_palmiero		https://github.com/AlesteveCalvino/dix_palmiero	ASIS	Christian Palmiero	DLX	32	32	kintex-7.3	James Brakel	2915		6		90	##	14.7	1.00	1.0	70.4	X	vhdl	32	a-dlx	Y	yes	N	4G	4G	Y	32	2017	2017				masters thesis	also supports Synopsys Design Compiler			
dix_superscala		https://www.rts.it	ASIS	Ermanno Horch	DLX	32	32	kintex-7.3	James Brakel	2915		6		90	##	14.7	1.00	1.0	70.4	X	vhdl	32	a-dlx	Y	yes	N	4G	4G	Y	32	2017	2017				masters thesis	also supports Synopsys Design Compiler			
dix_superscala		https://www.rts.it	ASIS	Ermanno Horch	DLX	32	32	kintex-7.3	James Brakel	2915		6		90	##	14.7	1.00	1.0	70.4	X	vhdl	32	a-dlx	Y	yes	N	4G	4G	Y	32	2017	2017				masters thesis	also supports Synopsys Design Compiler			
bobcat		https://www.dts.it	beta	Sam Drey	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y	N	64K	64K	Y	N	4G	4G	Y	40	16	2	1998	2000		16 bit data memory, 24 bit regs	dead web links
cds4016		https://github.com/CDSE4016	stable	Samuel De Pablo	DSP	16	16	kintex-7.3	James Brakel	1622		6	1	107	##	14.7	0.67	1.0	64.0	X	vhdl	4	bobcat.cc	Y																

_up	all_soft	opencores	status	author	style / clone	year	inst	FPGA	reporter	comments	LUTs ALUT	Dff	LUT7	mults	blk ram	F max	date	tool ver	MIPS /inst	dkls /inst	KIPS /LUT	ven dor	src code	#src files	top file	tool doc	tool chal	flg pt	flg h/w	max dat	max inst	byte adrs	#inst	adr mod	# reg	pip e len	start year	last ver	secondary web link	note worthy	comments
ipzino	https://github.com	alpha	Alvaro Lopes	forth	32	8	spartan-6	James Brakel	2547		6	4	12	126	##	14.7	1.00	4.0	12.3	X	Y				papilio.pr	Y	yes	N	4G	4G	Y	37			2008	2012			SoC version of modified ZPU	pipelined, removed ucf file	
flexgripplus	https://github.com	alpha	Jose Condia	gpgpu	32	32																															GGPU based on G80 architecture of NVIDIA, heavily based on flexgrip				
flexgrip	https://github.com	paper	Kevin Andryc	gpgpu	32	32	atrix-7	James Brakel	72649		6	##	119	100	##	14.7	1.00	0.1	11.0	X																		eight GPU processors	requested & received source files		
cpu-mark-i1	https://github.com	WIP	Felix Queilner	hybrid	16	16																															SPU Mark II instruction set architecture, RISCVchip that uses the stack machine approach				
spus-caddr	https://github.com	untested	Brad Parker	lisp	32	48																															Verilog FPGA re-implementation of MIPS uses 48-bit u-code				
igor	https://github.com	errors		lisp			kintex-7-3	James Brakel		missing files		6																										IGOR - A microprogrammed LISP macro	two versions, spartan3 LUT4		
lisporg	https://github.com	errors	Jeff Bush	lisp	32	32	kintex-7-3	James Brakel		missing init file																												program.hex missing			
latticecmico32	https://www.latt.com	stable	Yann Siommeau, Mich	LM32	32	32	arria-2	James Brakel	2166		A	4	30	149	##	q13.1	0.80	1.0	55.0	LX																		optional data & inst caches	Diamond32_10; use lm32 & misoc folders		
lm32	https://github.com	mature	Yann Siommeau, Mich	LM32	32	32	ECp3	Lattice Semic	2370		A	4	30	115	##		0.80	1.0	38.8	LX																		optional data & inst caches	Diamond32_10; use lm32 & misoc folders		
milkymist	https://github.com	stable	Sebastien Bourdeaudou	LM32	32	32	spartan-6	James Brakel	13531	failed	13531	6	31	78	50	##	14.7	0.80	1.0	3.0	X	Y																	cleaned up lattice micro32, uses milkymist		
t48	https://opencores.org	stable	Armin Laeuger	MCS-48	8	8	cyclone-1	Armin Laeuger	738		4	1	59				0.33	4.0	6.6	IX																		uses LM32, uses Spartan-6 IO	failed in mapper		
brainfuckcpu	https://github.com	beta	Aleksander Kaminski	mem	8	3	kintex-7-3	James Brakel	110		6		432	##	##	14.7	0.08	2.0	157.2	X																			T48 Controller	used in several projects	
verysimplecpu	https://github.com	stable	Abdullah Yildiz	MIPS	32	32																															Touring machine like, 2ndary link is an ad	prog & data mem size, terrible name			
16-bit_processes	https://github.com	stable	Mad Badulzaman Pran	MIPS	16	16																															educational, 2 address, public version is missing processor RTL				
32-bit_MIPS	https://sourceforge.net	stable	Cairo University	MIPS	32	32	zu-3e	James Brakel		very slow synthesis		6	1	100	##	v21.1	1.00	1.0																				course project, schematics only	simple up with well done schematics		
ao3000	https://opencores.org	beta	Aleksander Osman	MIPS	32	32	zu-3e	James Brakel		high F	4199	2520	6	4	8	175	##	v21.1	1.00	1.0	41.8	IX																		Cairo University EE dept	
ao3000	https://opencores.org	beta	Aleksander Osman	MIPS	32	32	kintex-7-3	James Brakel	5307		6	4	9	129	##	##	14.7	1.00	1.0	24.2	IX																		MIPS R3000A compatible, has MMU	moved declarations forward	
beri	https://www.cad.com	mature	Gregory Chadwick	MIPS	64	32																															MIPS R3000A compatible, has MMU	moved declarations forward			
cmips	https://github.com	stable	Roberto Hessel	MIPS	32	32																															Bluespec Extensible RISC Implementation	CHERI (Capability Hardware Enhanced RISC Inst			
edge	https://github.com	alpha	Hesham ALMatary	MIPS	32	32	spartan-6	James Brakel	5345		6	7	1	8	##	##	14.7	1.00	1.0	1.5	X																		5-stage pipeline, MIPS32r2 core		
fpdga_mips_5g	https://www.fpga.com	errors	Van Loi Le	MIPS	32	32	kintex-7-3	James Brakel		degenerate design		6																										Edge Processor (MIPS)	MIPS1 clone		
hf-risc	https://opencores.org	stable	Sergio Joann Filho	MIPS	32	32	kintex-7-3	James Brakel	1446		6	4	115	##	##	14.7	1.00	1.0	79.2	X																		educational, full pipelined MIPS	incomplete		
hif-risc	https://opencores.org	mature	Jose Ruiz	MIPS	32	32	kintex-7-3	James Brakel	1533		6	163	##	##	##	14.7	1.00	1.0	106.0	IX																		MIPS I subset, no multiplier			
maia	https://github.com	stable	Rene Dos	MIPS	32	32	kintex-7-3	James Brakel	2760		6	4	5	245	##	##	14.7	1.00	1.0	88.7	X																		new version: moving to MIPS32r1	new version not ready, keeping old numbers	
managomips32	https://github.com	stable	Ricky Tino	MIPS	32	32																															register forwarding around ALU	license req'd for commercial use			
mips_fault_tow	https://github.com	stable	Lazaridis Dimitris	MIPS	32	32	kintex-7-3	James Brakel	2017		6	4	6	45	##	##	14.7	1.00	1.0	22.5	X																		cache support, runs linux	very percie specs	
mips_lindler	https://www.soc.com	paper	Michael Lindner	MIPS	32	32	kintex-7-3	James Brakel	1100		6			238	##	##	14.7	1.00	1.0	216.5	X																		arithmetic includes fault detection	no external memory port?	
mips_pipelined	https://github.com	mature	Mohammad Hossein Y	MIPS	32	32																															masters thesis	no LUT RAM, source code in PDF			
mips_sc_rubio	https://www.ece.utah.edu	untested	Victor P. Rubio	MIPS	32	32																															course project, hazard detection as well as forwarding, limited ISA				
mips32	https://github.com	stable	Lin Jifang	MIPS	32	32	kintex-7-3	James Brakel	3696		6		8	192	##	v17.4	1.00	1.0	52.0	X																			MIPS RISC Processor for Comp Arch Ed. 2004, single cycle, RTL in PDF		
mips32r1	https://opencores.org	stable	Grant Ayers	MIPS	32	32	arria-2	James Brakel	3716		A	8		79	##	##	q13.1	1.00	1.0	21.3	IX																		viavdo project	"classic MIPS"	
mips789	https://github.com	stable	Li Wei	MIPS	32	32	kintex-7-3	James Brakel	1432		6	1	171	##	##	##	14.7	1.00	1.0	119.1	IX																		Harvard arch	complete software tool chain	
mipscpu	https://github.com	alpha	Mathieu Souza	MIPS	32	32																															supports most MIPS instructions				
mips-cpu	https://github.com	alpha	Jeremiah Mahler	MIPS	32	32	kintex-7-3	James Brakel	596		6	1	244	##	##	##	14.7	1.00	1.0	409.2	X																		MIPS like cpu, course project, VHDL verilog & system verilog		
mips-cpu2	https://github.com	untested	Yash Bhutwala	MIPS	32	32																															Very early stage project, only implements no outputs, missing im_data.txt				
mipsfpga	https://www.mips.com	stable	MIPS Technologies	MIPS	32	32	atrix-7-3	James Brakel	10692		6	47	118	##	##	##	14.7	1.00	1.0	11.0	X	Y																		Pipelined CPU, course project, actual design in fimbicri or helloWorld	
mips-hls-vivado	https://github.com	stable	Grammatopoulos Vasi	MIPS	32	32																															MDRAM core & mipsfpga-plus	1804 interface, I&O caches, 8789 FF			
mips32_vhdl	https://github.com	untested	Jon Craton	MIPS	32	32	kintex-7-3	James Brakel	1971		6	4	6	71	##	##	##	14.7	1.00	1.0	36.2	X																		written in cpp, no inst decode, limited ISA	
mips2000	https://opencores.org	beta	Jon Pry	MIPS	32	32	kintex-7-3	James Brakel	3021		6	4	9	333	##	##	##	14.7	1.00	1.0	110.2	X																		supports almost all instructions of mips	course project
octagon	https://opencores.org	stable	Steve Rhoads	MIPS	32	32	kintex-7-3	James Brakel	2462		6	3	97	##	##	##	14.7	1.00	1.0	39.5	X																		8 thread barrel processor, largely MIPS compatible		
plasma	https://opencores.org	stable	Maximilian Reuter	MIPS	32	32	kintex-7-3	James Brakel		errors		6																										wide outside use, opencores page has list of related publications			
plasma_fpu	https://opencores.org	stable	Maximilian Reuter	MIPS	32	32	kintex-7-3	James Brakel		errors		6																										plasma with FPU	based on Plasma by Steve Rhoads		
r4000	https://opencores.org	errors	Michael Povlin	MIPS	32	32	kintex-7-3	James Brakel				6																										does not implement 64-bit data	only a few insts implemented, test vehicle		
sardmips	https://opencores.org	systemC	Igor Loi	MIPS	32	32																															synthesizable parametric IP core supporting full MIPS R2000 ISA				
single_cyc_mips	https://www.fpga4student.com	mature	Victor A Pajaro	MIPS	32	32																																single_cyc_mips			
single_cyc-cpu	https://github.com	alpha	Valentin Angelovski	MIPS	32	32	kintex-7-3	James Brakel	1050		6	1	142	##	##	##	14.7	1.00	1.0	135.1	X	B																	single_cyc-cpu		
sweet32	https://opencores.org	alpha	Valentin Angelovski	MIPS	32	32	kintex-7-3	James Brakel	1797		6	1	2	185	##	##	##	14.7	1.00	1.0	103.1	X	B																	nice schematic and clear description, course work	
sweet32	https://opencores.org	alpha	Valentin Angelovski	MIPS	32	32	kintex-7-3	James Brakel	1177		6																														

uP, all soft folder	opencores or primary link	status	author	style / clone	year	inst	PGA	report	com	LUTs	Diff	LUT7	mults	blk ram	F max	date	tool ver	MIPS /inst	dkls /inst	KIPS /inst	ven dor	src cod	#src files	top file	risc core	tool chal	flg pt	flg h	max dat	max inst	byte adrs	adr #	# reg	pip e	start year	last revs	secondary web link	note worthy	comments				
pd011-34verlic	http://www.heeltoe.co	stable	Brad Parker	PD011	16	16	aria-2	James Brakel	2532			A	126	##	13.1	0.67	2.0	16.7	IX	Y	verilog	24	adp11	Y	yes	N	64K	64K	70	13	8	2009				boots & runs RT-11, EIS inst & MMU							
pd02011	http://www.pdp2011.com	stable	Nyke van Sooten	PD011	16	16	intex-7-3	James Brakel	5060			A	1	205	##	14.7	0.67	2.0	13.6	IX	Y	verilog	3	cpu	Y	yes	N	64K	64K	70	13	8	2009	2019	http://pdp2011.com	SoC, build files for A&X boards	complete impl including orig IO devices						
pop11-40	http://www.ip-arch.io/p/16	simulation	Naohiko Shimizu	PD011	16	16	ip1K	Naohiko Shimizu	2687			A	20	##	##	0.67	2.0	2.5	1	NSL	17	top	Y	yes	N	64K	64K	Y	70	13	8	2009				Boots UNIX	various papers, no verilog or vhdl						
w11	https://opencore.org	alpha	Walter Mueller	PD011	16	16	intex-7-3	James Brakel	1760			A	1	147	##	14.7	0.67	2.0	28.0	X	Y	vhdl	118	adp11 co	Y	yes	N	4M	4M	Y	70	13	8	2010	2019	https://github.com	Boots UNIX, has MMU & cache, retro ISA identical to PDP-10	PDP-11/70 CPU core and SoC					
wdp6	https://github.com/Morris	beta	Michael Morris	PD06	36	36																	verilog	16	pdp6	Y	yes	N	256K	256K					2018		https://en.wikipedia.org		ISA identical to PDP-10				
cpus-pdp8	https://github.com	untested	Brad Parker	PD08	12	12	spartan-3	James Brakel	1557			A	1	##	##	14.7	0.40	2.0		X	Y	verilog	15	top	Y	yes	N	4K	4K					2004	2016			A working PDP-8/1 cpu with an RF08 disk emulator which uses a IDE disk as a backing s					
pdp8	https://opencore.org	alpha	Joe Manojlovich, Rob	PD08	12	12	intex-7-3	James Brakel	1219			A	1	183	##	14.7	0.50	2.0	37.5	X	Y	vhdl	55	cpu	Y	yes	N	32K	32K					8	2012	2016			PDP-8 Processor Core and System				
pdp8l	https://opencore.org	beta	Ian Schofield	PD08	12	12	cyclone-3	James Brakel	1088			A	48	63	##	13.1	0.50	2.0	14.4	I	Y	vhdl	11	top	Y	yes	N	4K	4K							2013	2013			Minimal PDP8/L implementation with 4K disk monitor system			
pdp8-soc	https://github.com/scottl	beta	Scott Baker	PD08	12	12																	vhdl	15	soc	Y	yes	N	4K	4K							2016	2020			Implemented for the Lattice iCE40-hx		
pdp8verilog	www.heeltoe.co	stable	Brad Parker	PD08	12	12	intex-7-3	James Brakel	505			A		366	##	14.7	0.50	2.0	181.3	X	Y	verilog	18	pdp8	Y	yes	N	32K	32K					8	2005	2010			boots & runs TSS/8 & Basic				
socdp8	https://github.com	beta	Folke Will	PD08	12	12																	socdp8 p	Y	yes	N	32K	32K							8	2019	2019			SoC, implementation of a PDP-8/1 for			
syncp12		stable	Miguel Angel Ajo Pelay	PIC12	8	12	intex-7-3	James Brakel	474			A	1	197	##	14.7	0.33	1.0	136.8	IX	Y	vhdl	7	syncp12	Y	yes	N	256	2K	Y					2011	2011	http://projects.nk	CHDL to verilog	bad weblink				
altium/TSK165	http://techdocs.altium.com	proprietary	Altium	PIC16	8	12	spartan-3	Altium	416			A		50									proprietary		Y	yes	N	256	4K	Y					2004	2017			frozen, asm, C, C++, schem, VHDL & V				
free_risc8	http://www.w02.com	stable	Sumio Morioka	PIC16	8	14	aria-2	James Brakel	parameter error			A		##	##	13.1	0.67	1.0		I	Y	vhdl & v	5	CQPIC	Y	yes	N	256	4K	Y					1999	2004			LPM macros				
m16C5x	https://opencore.org	mature	Michael Morris	PIC16	8	14	intex-7-3	James Brakel	355			A		60									Y	yes	N	256	4K	Y								2002	2011	https://web.archive.org/web/20120309123835/http://www.mindspring.com/~tcoonan/index.html	SOC LUT count				
m16C5x	https://github.com/Morris	stable	Michael Morris	PIC16	8	12	intex-7-3	James Brakel	std library problems			A		##	##	14.7	0.33	2.0		X	Y	verilog	32	m16C5x	Y	yes	N	256	4K	Y								1998	2018			pipelined and non-pipelined versions	
minirisc	https://opencore.org	stable	Rudolf Usselman	PIC16	8	14	spartan-3	Rudolf Usselman	460			A		80									Y	yes	N	256	4K	Y								2001	2012						
p16C5x	https://opencore.org	mature	Michael Morris	PIC16	8	14	intex-7-3	James Brakel	378			A		252	##	14.7	0.33	1.0	220.2	IX	Y	verilog	3	P16C5x	Y	yes	N	256	4K	Y								2013	2014				
pic_coonan		alpha	Tom Coonan	PIC16	8	14	intex-7-3	James Brakel	328			A	1	165	##	14.7	0.33	1.0	166.1	X	Y	verilog	7	piccpu	Y	yes	N	256	4K	Y								1999				risc8 by Tom Coonan also a PIC uP	
pic-16C5x	https://tams-wv.com	errors	Ernesto Romani	PIC16	8	12	intex-7-3	James Brakel	std library problems			A		##	##	14.7	0.33	2.0					vhdl	16	pic	Y	yes	N	256	4K	Y								1998	2002			as part of this?
ppp16	https://opencore.org	stable	Daniel Walner	PIC16	8	14	intex-7-3	James Brakel	409			A	238	##	##	14.7	0.33	1.0	192.1	X	Y	vhdl	10	P16C55	Y	yes	N	256	4K	Y								2002	2009			both 16C55 & 16F84	
recore54		beta	Hans Tiggele	PIC16	8	14	intex-7-3	James Brakel	Cannot find <rcore> p			A		##	##	14.7	0.33	1.0					vhdl	20	rcore54	Y	yes	N	256	4K	Y								1999				not available at ht-lab website
risc16f84	https://opencore.org	stable	John Clayton	PIC16	8	14	intex-7-3	James Brakel	375			A	392	##	##	14.7	0.33	2.0	172.5	IX	Y	verilog	1	risc16f84	Y	yes	N	256	4K	Y								2002	2018			derived from CQPIC by Sumio Morioka	
risc5x		stable	Mike	PIC16	8	14	intex-7-3	James Brakel	RLOC constraint error			A		##	##	14.7	0.33	1.0					vhdl	15	cpu	Y	yes	N	256	4K	Y							2002	2011			makes extensive use of xilinx primitives	
risc8	https://web.archive.org	stable	Tom Coonan	PIC16	8	12	intex-7-3	James Brakel	355			A	154	##	##	14.7	0.33	2.0	71.5	X	Y	verilog	8	cpu	Y	yes	N	256	2K	Y								1999	1999	https://github.com	excellent HTML doc	directory contains derivative design by another	
ae18	https://opencore.org	beta	Shawn Tan	PIC18	8	16	aria-2	James Brakel	1084			A	1	207	##	13.1	0.33	1.0	63.1	ILX	Y	verilog	5	ae18	Y	yes	N	4K	1M	Y								2003	2019	https://github.com	not 100% compatible	negative edge reset "clock"	
ae18	https://opencore.org	beta	Shawn Tan	PIC18	8	16	aria-2	James Brakel	954			A	1	208	##	13.1	0.33	1.0	72.1	ILX	Y	verilog	5	ae18	Y	yes	N	4K	1M	Y								2003	2019	https://github.com	not 100% compatible	negative edge reset "clock"	
mcpicp	https://opencore.org	open	Mezzah Ibrahim	PIC18	16	24	intex-7-3	James Brakel	881			A	1	200	##	14.7	0.67	1.0	152.1	X	Y	vhdl	23	MCI0open	Y	yes	N	4K	1M	Y								2014	2015	https://github.com	light version of PIC18		
copyblaze	https://opencore.org	stable	Abdallah Elbrahimi	picoblaze	8	18	intex-7-3	James Brakel	622			A	1	217	##	14.7	0.33	2.0	57.5	IX	Y	vhdl	16	cp_copybl	Y	asm	N	256	2K	Y								2011	2016			wishbone extras	
nanoblaze	https://opencore.org	beta	Francois Corthay	picoblaze	8	18	intex-7-3	James Brakel	punctuation			A		##	##	14.7	0.33	2.0		X	Y	vhdl	12	nanoblaze	Y	asm	N	256	2K	Y								2015	2015			nanoblaze compatible, adjustable data width	
nanoblaze	https://opencore.org	beta	Francois Corthay	picoblaze	8	18	intex-7-3	James Brakel	247			A	1	169	##	14.7	0.33	2.0	113.2	X	Y	vhdl	12	nanoblaze	Y	asm	N	256	2K	Y								2015	2015			nanoblaze compatible, adjustable data width	
pacoblaze	www.blevier.org	mature	Pablo Kocik	picoblaze	8	18	spartan-3	Pablo Kocik	177			A	1	117	##	14.7	0.33	2.0	109.1	X	Y	verilog	18	pacoblaze	Y	asm	N	256	2K	Y	57							2	2006				3 versions, behavioral coding
pauloblaze	https://github.com	mature	Paul Genssler	picoblaze	8	18						A											vhdl	7	pauloblaze	Y	asm	N	256	2K	Y								2015	2021			LUT6 req'd, course project, slower more LUTs than original claims easier to modify an
picoblaze	https://www.vll.com	stable	Ken Chapman	picoblaze	8	18	intex-7-3	James Brakel	110			A	2	217	##	14.7	0.33	2.0	325.5	X	Y	vhdl	1	kcsmp6	Y	asm	N	256	2K	Y								2003		https://en.wikipedia.org	2 clocks/inst, no prog ROM	this is the original picoblaze author	
picoblaze	https://www.vll.com	stable	Ken Chapman	picoblaze	8	18	spartan-3	James Brakel	178			A	1	182	##	14.7	0.33	2.0	168.9	X	Y	vhdl	1	kcsmp3	Y	asm	N	256	2K	Y								2003		https://en.wikipedia.org	2 clocks/inst, no prog ROM	this is the original picoblaze author	
picoblaze	https://www.vll.com	stable	Ken Chapman	picoblaze	8	18	intex-7-3	James Brakel	317			A	2	195	##	14.7	0.33	2.0	101.6	X	Y	vhdl	19	kc705 kcp	Y	asm	N	256	2K	Y								2003		https://en.wikipedia.org	2 clocks/inst	this is the original picoblaze author	
riscu1a1	https://www.sco.com	stable	S. de Pablo	picoblaze	8	14	intex-7-3	James Brakel	109			A	370	##	##	14.7	0.33	2.0	560.7	X	Y	verilog	1	riscu1a1	Y	asm	N	256	1K	Y	35							2006	2006	https://github.com	Verilog source included in PDF file	also VHDL version by Bikash Gogoi with identica	
wb4pb	https://opencore.org	stable	Stefan Fischer	picoblaze	13	13	intex-7-3	James Brakel	incomplete port to kc			A		##	##	14.7	0.33	3.0		Y	Y	vhdl or v	14	picoblaze_wb_uart	Y	asm	N	256	4K	Y								2010	2013	https://en.wikipedia.org	software add-on for picoblazeSoftware	ported to kcsmp6	
wb4pb	https://opencore.org	stable	Stefan Fischer	picoblaze	13	13	spartan-3	Stefan Fischer	309			A	1	102	##	14.7	0.33	3.0	36.2	X	Y	vhdl or v	14	picoblaze_wb_uart	Y	asm	N	256	4K	Y								2010	2013	https://en.wikipedia.org	software add-on for picoblazeSoftware	kcsmp3 only works for Spartan 3	
microwatt	https://github.com	untested	Anton Blanchard	PPC	32	32						A											vhdl	37	toplevel	Y	yes	Y	4G	4G	Y								2019	2020			

uP_al_soft folder	opencores or primary link	status	author	style / clone	year	bits	PGA	report	com	LUTs ALUT	Dff	LUT7	mults	blk ram	F	date	tool	MIPS /inst	dkls/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chal	flg pt	max dat	max inst	byte adrs	adr #inst	# reg	pip e line	start year	last rev	secondary web	note worthy	comments			
dg32		errors	Peter Ashenden	RISC	32	322	kintex-7-3	James	errors			6				##	14.7	1.00	1.0					vhdl										2001	2001	book, CDROM	From The Designers Guide to VHDL	timing delays in source code			
eco32	https://opencore.org	stable	Hellwing Geisse	RISC	32	322	kintex-7-3	James	Brakel	2339		6		1	160	##	14.7	1.00	1.5	45.5	ILX	Y	verilog	14	cpu	Y	yes	N	512M	256M	Y	61	32		2003	2014	homemages.thm	MIPS like, slow mul & div			
eco32	https://opencore.org	stable	Hellwing Geisse	RISC	32	322	kintex-7-3	James	Brakel	3367		6		5	147	##	14.7	1.00	1.5	29.1	ILX	Y	verilog	24	eco32	Y	yes	N	512M	256M	Y	61	32		2003	2014	homemages.thm	MIPS like, slow mul & div			
eco32f	https://github.com	stable	Stefan Kristiansson	RISC	32	322	kintex-7-3	James	Brakel	3845		6	3	4	123	##	14.7	1.00	1.0	32.1	X		verilog	12	eco32f	Y	yes	N	512M	256M	Y	61	32	6	2014	2014		pipelined version of the eco32 CPU	cache & mmu		
eight_bit_uc		stable	Synplicity	RISC	8	12	kintex-7-3	James	Signal/variable	mixup		6				##	14.7	0.67	1.0					vhdl										2000	2000		part of Amplify documentation				
ejrh_cpu	https://github.com	stable	Edmund Horner	RISC	16	16	kintex-7-3	James	Brakel	928		6	1	2	196	##	14.7	0.67	1.0	141.6	X		verilog	17	machine	Y								16	2015	2015		see web archive for doc			
erp	https://opencore.org	stable	Shahzadij	RISC	8	12	spartan-3	James	Brakel	366		4	1	1	70	##	14.7	0.33	1.0	63.5	X		verilog	1	ERPVerilog	Y						15	6	2004	2014		two report PDFs & one Verilog file				
fisa32	https://github.com	beta	Robert Finch	RISC	32	322	kintex-7-3	James	Brakel	3479		6	3	2	152	##	14.7	1.00	1.0	43.7	X		verilog	1	FISA32	Y	N	Y							2014	2014	https://github.com/robfinch/Cores				
fisa64	https://github.com	beta	Robert Finch	RISC	64	322	kintex-7-3	James	Brakel	10404		6	12	7	65	##	14.7	1.50	1.0	9.4	X		verilog	1	FISA64	Y	N	Y							2015	2015	https://github.com/robfinch/Cores		need to use multi-cycle on mult		
fisc	https://github.com	stable	Miguel Santos	RISC	64	322	arria-2	James	Errors			A				##	q18.0	2.00	1.0					vhdl	21		Y	yes	N			Y	85	6	32	5	2018	2018	http://www.archf	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, altera
fisc_core	https://github.com	stable	Miguel Santos	RISC	64	322	cyclone-4	James	Brakel	5036		4	21	66	##	q18.0	2.00	1.0	26.1	I		system	13	fisc_core	Y	yes	N			Y	85	6	32	5	2018	2018	http://www.archf	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, altera		
fluid_core	https://opencore.org	alpha	Azmathmosa	RISC	8	12	kintex-7-3	James	Brakel	956		4			381	##	14.7	0.33	1.0	131.7	X		verilog	17	FluidCore	Y	yes	N							2015	2015		data width adj., mem sizes adj.			
fpag4_risc16	https://www.fpg	errors	Van Loi Le	RISC	16	16	kintex-7-3	James	Degenerate design			6			200	##	14.7	0.67	1.0				verilog	15	Risc_16	Y	N	Y	64K	64K		13	4	16		2017	2017		educational, no block RAM inferred	Incomplete Risc_16 bit module	
fpag4_mips16	https://www.fpg	stable	Van Loi Le	RISC	16	16	kintex-7-3	James	Brakel	3691		6			200	##	14.7	0.67	1.0	363.1	X		verilog	8	mips_16	Y	N	Y	65K	65K		13	8	2017	2017		educational, no block RAM inferred	actual prog & data mem and alu as mips16_16			
fpag4_mips16	https://www.fpg	stable	Van Loi Le	RISC	16	16	kintex-7-3	James	Brakel	352		6			213	##	14.7	0.67	1.0	405.0	X		vhdl	8	mips_vhdl	Y	N	Y	65K	65K		8	8	2017	2017		educational, no block RAM inferred	actual prog sz=16, actual data mem sz=256			
fpagcomputer	https://github.com	errors	Milan Vidakovic	RISC	16	8	arria-2	James	Errors			A				##	q18.0	0.67	4.0				Y	verilog	10	computer	Y	asm	N	64K	64K	Y	25	8	2018	2018	https://mvidakov	16-bit CPU, 64KB, UART (115200 bps), and VGA			
fpagcomputer	https://github.com	errors	Milan Vidakovic	RISC	16	8	kintex-7-3	James	Errors			A				##	14.7	0.67	4.0				Y	verilog	10	computer	Y	asm	N	64K	64K	Y	25	8	2018	2018	https://mvidakov	16-bit CPU, 64KB, UART (115200 bps), and VGA			
ft64		alpha	Robert Finch	RISC	64	322						A												verilog					Y	164E	16E	Y			2017	2018	https://www.ama	4th attempt at 64-bit core (raptor64, amazon kindle book, L1 & L2 caches & L1 dca			
gumnut	http://digitaldes	stable	Peter Ashenden	RISC	8	18	kintex-7-3	James	Brakel	388		6			259	##	14.7	0.33	1.0	220.7	IX		verilog	6	gumnut-r1	Y	asm	N	Y	256	4K	Y			8	2007			see Digital Design: An Embedded Systems Approach Using VHDL		
harvard_arch	https://github.com/omareh	stable	omareh	RISC	32	322	kintex-7-3	James	Brakel	871		6			152	##	14.7	0.67	1.0	116.6	X		vhdl	20	cpu	Y	asm	N	64K	64K				16	2005	2015		hybrid scalar & vector processor	many source files		
hicev	https://opencore.org	beta	Harald Manske, Gund	RISC	32	322	kintex-7-3	James	Brakel	871		6			152	##	14.7	0.67	1.0	116.6	X		vhdl	20	cpu	Y	asm	N	64K	64K				16	2005	2015		hybrid scalar & vector processor	many source files		
hpc-16	https://github.com	beta	Umar Siddiqui	RISC	16	16	kintex-7-3	James	Brakel	871		6			152	##	14.7	0.67	1.0	116.6	X		vhdl	20	cpu	Y	asm	N	64K	64K				16	2005	2015		hybrid scalar & vector processor	many source files		
ice_mk2	https://github.com	alpha	Mario Hoffman	RISC	16	16						A												verilog	8	top	Y	asm	N	4K	4K	N	16	16	2020	2020		variant of fpga4student			
IDA	https://github.com/foret	alpha	Hui Yan Chen et al	RISC	16	32	virtex-6	Li	Chun	unabile	321	6	1	2	405		13.2	0.67	1.0	845.3	X		verilog	22	cpu_top	Y	yes	N	Y	64K	64K	N	24	32	9	2011	2016		the IDEA DSP block	uses DSP slice in barrel mode for ALU	
intc-proc	https://github.com/foret	alpha	Prestam Pinnada	RISC	16	16						A												vhdl	17	itb_proc	Y	asm	N	4K	4K	Y	11	8	2021	2021		course project for EE224 @EE.ITB, for very little doc, sizeable state machine			
io16b	https://github.com	alpha	Doug Gilliland	RISC	8	16						A												vhdl	17	itb_proc	Y	asm	N	4K	4K	Y	11	8	2021	2021		serial multiply & divide	look out clock divider		
jam	https://github.com	stable	Johan Thelin et al	RISC	32	322	kintex-7-3	James	Brakel	1396		6			159	##	14.7	1.00	1.0	113.7	X		vhdl	17	cpu_sys	Y	N	Y	128K	128K				32	5	2002	2014		serial multiply & divide	look out clock divider	
jam	https://github.com	stable	Johan Thelin et al	RISC	32	322	kintex-7-3	James	Brakel	1369		6			143	##	14.7	1.00	1.0	104.2	X		vhdl	17	cpu	Y	N	Y	128K	128K				32	5	2002	2014		serial multiply & divide	look out clock divider	
jane_nn		stable	Suresh Devanathan	RISC	4	8	kintex-7-3	James	Brakel	723		6			178	##	14.7	0.33	1.0	81.4	X		vhdl	3	Processor Y							27	16	2002			neural network microprocessor, specialized registers				
jca		stable	John Cronin	RISC	8	32	kintex-7-3	James	Brakel	3287		6	3	3	157	##	14.7	0.33	1.0	15.8	IX		Y	verilog	17	src	Y	N	Y	256	256	Y	16	4	2020	2020		has VGA controller, plays Pong	altera memories		
jimmy	https://github.com/Kuush		Eduardo Corpeño	RISC	8	8						A												verilog	2	jimmy	Y	N	Y	256	256	Y	16	4	2020	2020		educational, 4 regs, 8-bit adr spaces	vendor neutral source code		
jpul16	https://github.com	stable	Joksan Alvarado	RISC	16	26	kintex-7-3	James	Brakel			6					14.7	0.67	1.0					vhdl	9	JPU16	Y	asm	N	64K	64K				16	2012			32 deep call stack, 8 addressing modes		
kgr-risc	https://github.com/kranti		Kiran & Aluru	RISC	32	322						A												verilog			Y	N	4G	4G				2018	2020		only two register fields + shift amount				
klc32	https://opencore.org	planning	Robert Finch	RISC	32	322	kintex-7-3	James	Brakel	3790		6	4	1	200	##	14.7	1.00	4.0	13.2	X		verilog	25	KLC32	Y	N	Y	4G	4G	Y			32	2011	2012	https://github.com	single ported block RAM register file - heavy use of includes			
kpu	https://github.com	alpha	Andrea Corallo	RISC	32	322	kintex-7-3	James	Brakel	6178		6	3	19	##	14.7	1.00	1.0	3.0	X		Y	verilog	19	kpu	Y	yes	N	Y	4G	4G				32	2016	2018	https://andreacora	KPU is a minimal system on chip written used as testbench for the KPU core		
kraken16	https://people.ec	stable	Bruce R. Land	RISC	18	18	kintex-7-3	James	Brakel	281		6	1	278	##	14.7	0.67	1.0	66.3	X		verilog	1	DE2_TOP	Y	asm	N	256	256	N	22	16	2008	2008	https://people.ec	Cornell course material					
latticecico8	https://www.latt	stable	Lattice Semiconductor	RISC	8	18	FEF2	Lattice	Semic	265		4	1	104	##	14.7	0.33	2.0	64.4	ILX			vhdl	10	isp8_core	Y	yes	N	Y	256	4K	Y	16	8	2005	2010	https://www.wikiped	16 deep call stack, four configurations	tool kit: LMS for Diamond3.10		
lbc3	https://github.com/foret	alpha	Sudhanshu Gupta	RISC	16	16						A												vhdl	12	core	Y	asm	N	64K	64K	Y	16	8	2017	2017	https://www.wikiped	from book 978-0072467505 by Patt	apndx has schematics		
lmen	https://github.com/domin	stable	Dominik Salvat	RISC	16	16						A												vhdl	12	core	Y	asm	N	64K	64K	N	20	8	2018	2020		teenager, highschool thesis			
lion	https://github.com/lijont	stable	Theodoulos Lontakis	RISC	16	16						A												Y	vhdl	7	lionstest	Y	yes	N	64K	64K	Y			8	2015	2019	https://hackaday.o	custom gaming CPU, mem segments	software in C, has BASIC
lion	https://github.com/lijont	stable	Theodoulos Lontakis	RISC	16	16						A												Y	vhdl	7	lionstest	Y	yes	N	64K	64K	Y			8	2015	2019	http://users.sch	custom gaming CPU, mem segments	new directory, same RTL, Mister project
lion	https://github.com/lijont	stable	Theodoulos Lontakis	RISC	16	16						A												Y	vhdl	7	lionstest	Y	yes	N											

[illegible]

_up_all_soft folder	opencores or primary link	status	author	style / clone	year first	FPGA	reporter	comments	LUTs ALUT	Dff	LUTs	mults	blk ram	F max	tool ver	MIPS /inst	clk/s inst	KIPS /LUT	vendor	SOC	src code	#src files	top file	tool doc	tool chal	flg pt	max data	max inst	byte adrs	adr #inst	# reg	pip e_line	start year	last rev	secondary web link	note worthy	comments				
x0	https://github.com/yehuh	stable	Simon Zhang	risc	8	5															system	24	top_level	Y	asm	N	256	256	Y	13	16	2016	2017		9-bit processor; 4:1:4 op-code, R0, R1 fields						
xgate	https://opencores.org/yehuh	alpha	Robert Hayes	RISC	16	16	James Brakel	2778		6			159	##	14.7	0.67	1.0	38.3	X		verilog	7	xgate_top	Y	N	N	64K	64K		42	16	2009	2013		high pin count	FreeScale XGATE co-processor compatible					
xr16	https://github.com/yehuh	stable	Jan Gray	RISC	16	16	James Brakel	273		6			263	##	14.7	0.67	1.0	644.8	X		verilog	4	xr16_Y	Y	N	N	64K	64K			16	1999	2001		handcrafted instruction set	tool FPGA P&R, speed mode better					
xr16	https://github.com/yehuh	stable	Jan Gray	RISC	16	16	James Brakel	346		6			282	##	v20.1	0.67	1.0	547.0	X		verilog	4	xr16_Y	Y	N	N	64K	64K			16	1999	2001		handcrafted instruction set	tool FPGA P&R, speed mode better					
xsoc	http://www.fpga-stable.com/yehuh	stable	Jan Gray	RISC	16	16	James Brakel	371		6			##	##	14.7	0.67	1.0		X		verilog	16	xsoc	Y	yes	N	N	64K	64K	Y	16	4	16	2000	2001		very compact, bare core	similar to xr16			
xtensa	https://ip.cadence.com/yehuh	proprietary	tensilica/cadence	RISC	16	16	proprietary														proprietary													ch 8, Processor D	upward compatible family, sliding reg	ASIC usage, TIE tool generates RTL & software t					
xthundercore	https://forum.adafruit.com/yehuh	alpha	majorjomo	RISC	32	16	James Brakel	793		6	2	193	##	##	14.7	1.00	1.0	243.7	X		vhdl	49	xtc	bm	yes	N	Y	4G	4G			5	2014	2016		Gadget Factory Forum thread	in debug, no comments, mostly in simulation				
xucpu	https://opencores.org/yehuh	alpha	Jurgen Defurne	RISC	16	16	James Brakel	356		6	4	187	##	##	14.7	1.00	1.0	524.8	X	Y	vhdl	25	system_4k	Y	N	N	4K	4K			16	2015	2017		Experimental Unstable CPU						
xulab25soc	https://opencores.org/yehuh	mature	Dan Gisselquist	RISC	32	32	James Brakel	7936		6	4	25	87	##	##	14.7	1.00	1.0	11.0	X	Y	verilog	2	toplevel	Y	N	N	4G	4G	N	20	16	5	2015				uses ZIP CPU			
yasep	https://hackaday.com/yehuh	alpha	Yann Guidon	RISC	16	32	James Brakel	632		6			215	##	##	14.7	1.00	2.0	170.0	AX		vhdl	3	microYAE	Y	asm	N	N	2G	2G	51	16	2005	2018	www.youtube.com/yehuh	JavaScript generated VHDL, revisions ongoing					
ycpu	https://github.com/yehuh	errors	Cory Walker	RISC	16	16	James Brakel	18		6			##	##	##	14.7	0.67	1.0				verilog	2	yfcpu	Y	N	N	256	256	Y	5	1	16				Colin Mackenzie?	Educational			
ygrec8	https://hackaday.com/yehuh	alpha	Yann Guidon	risc	8	16															verilog	70	main	Y	yes	N	256	256	Y	20	8							educational up with front panel			
zbasic	https://github.com/yehuh	stable	Dan Gisselquist	RISC	32	32	James Brakel	1687		6	2	218	##	##	14.7	1.00	1.0	128.9	X		verilog	7	zbasic	Y	yes	N	4G	4G	Y	35	16	5	2018	2020	https://github.com/yehuh	bare bones variant of riscv	autofpga builds complete system				
zippcu	https://github.com/yehuh	stable	Dan Gisselquist	RISC	32	32	James Brakel	1422		6	1	167	##	##	14.7	1.00	1.0	117.2	X		verilog	2	darksovc	Y	yes	N	4G	4G	Y	35	16	5	2015	2021	http://www.libcores.org/yehuh	ISA has changed, multiple instruction	http://piscpu.com/riscv/2018/01/01/piscpu/				
darkriscv	https://github.com/yehuh	alpha	Marcelo Samsoniuk	risc-v	32	32	James Brakel			6											verilog	2	darksovc	Y	yes	N	4G	4G	Y	35	16	5	2015	2021	https://github.com/yehuh	written in one night, low line count	readme is descriptive, uses cache				
instant-soc	https://www.fpga-stable.com/yehuh	beta	Samuel Falvo II	risc-v	32	32	James Brakel	2455		6			175	##	##	14.7	2.00	1.0	142.9	X	B	verilog	4	polaris	Y	yes	N	16G	16G	Y	32	2016	2017	https://github.com/yehuh	kestril #3, basic 64-bit RISC-V	uses state machine RTL generator					
lcp33000	https://github.com/yehuh	stable	Jiri Gaisler, Jan Anders	risc-v	32	32				6											AUX	Y	vhdl	100s	Y	yes	Y	4G	4G	Y	32	64	7	2003	2021	https://en.wikipedia.org/yehuh	RTL for LEON3, LEON5 and NOEL-V	for microchip & xilinx RAD hard parts			
openc	https://github.com/yehuh	stable	T-Head Semiconductor	risc-v	32	32	James Brakel														verilog			Y	yes	N	4G	4G	Y	32							Alibaba ASIC RISC-V up: e902-e906-c906-and-c910, docs in Chinese, many many large				
reoviv	https://github.com/yehuh	difficult	Lucas Castro	risc-v	32	32	James Brakel			6											vhdl			Y	yes	N	4G	4G	Y	32							uses Leon infrastructure with risc-v ISA				
riscv_ariane	https://github.com/yehuh	untested	pulp project	risc-v	64	32															Y	yes	Y	4G	4G	Y	32	6	2018	2020	https://github.com/yehuh	single issue, in-order CPU which implements the 64-bit RISC-V ISA IMAC extensions, ex									
riscv_birisc	https://opencores.org/yehuh	untested	Ultra Embedded	risc-v	32	32															verilog			Y	yes	Y	4G	4G	Y	32							cache-coherent, RV64GC multicore				
riscv_black-par	https://github.com/yehuh	untested	Thomas Petrisco	risc-v	64	32	James Brakel			6											system verilog			Y	yes	Y	16G	16G	Y	32							cache-coherent, RV64GC multicore				
riscv_bonfire	https://github.com/yehuh	stable	Dan Gisselquist	risc-v	32	32	James Brakel			6											vhdl			Y	yes	N	4G	4G	Y	32							vhdl project, based on kpx32				
riscv_boom	https://github.com/yehuh	stable	UC Berkeley	risc-v	32	32															scala			Y	yes	N	4G	4G	Y	45	32						Berkeley Out-of-Order RISC-V Processor				
riscv_brisv	https://github.com/yehuh	untested	various	risc-v	32	32															Y	yes	Y	4G	4G	Y	45	32								64-bit rv64imc ISA					
riscv_clarinet	https://github.com/yehuh	stable	Riya Jain et al	risc-v	32	32															bluespec verilog			Y	yes	Y	4G	4G	Y	45	32	5	2020					RISC-V with post arithmetic, bluespec			
riscv_clariv	https://github.com/yehuh	stable	Robert Eady	risc-v	32	32	James Altera	2616		A			178	##	##	14.7	1.00	1.0	68.2	I	B	system v	7	clariv	Y	yes	N	4G	4G	Y	45	32	6	2016	2017	https://www.clariv.com/yehuh	educational simple RISC-V implement	doesn't make use of block RAM RTL			
riscv_cpu	https://github.com/yehuh	untested	misha keshishvili	risc-v	32	32															verilog			Y	yes	N	4G	4G	Y	45	32	2019	2019	https://www.clariv.com/yehuh	simple and easy to understand design						
riscv_croyde	https://github.com/yehuh	stable	Ben Marshall	risc-v	64	32															Y	system v	35	core_top	Y	yes	N	16G	16G	Y	45	32	3	2021	2021				64-bit rv64imc ISA		
riscv_dark	https://github.com/yehuh	beta	Marcelo Samsoniuk	risc-v	32	32	James Brakel	1000		6			220	##	##	14.7	1.00	1.0	220.0			verilog	4	darkriscv	Y	yes	N	4G	4G	Y	45	32	2018	2021	https://opencores.org/yehuh	written in one night, low line count	builds for five fpga boards				
riscv_engine-v	https://github.com/yehuh	untested	Antti Lukats	risc-v	32	32															verilog	11		Y	yes	N	4G	4G	Y	45	32	2018	2018	https://riscv.org/yehuh	RISC-V contest 2nd place, 8-bit ALU	no source for xilinx, no implementation docs					
riscv_fmtoRv	https://github.com/yehuh	stable	Bruno Levy	risc-v	32	32															verilog	45	femtosoc	Y	yes	N	4G	4G	Y	45	32	2020	2021	https://members.riscv.org/yehuh	teach FPGAs to university students, research director						
riscv_fwirisc	https://github.com/yehuh	untested	Matthew Balance	risc-v	32	32	Matthew Bala	1653		4											AL	system v	8	fwirisc_fpg	Y	yes	N	4G	4G	Y	45	32	2018	2018	https://opencores.org/yehuh	featherweight entry 2018 RISC-V con	0.15 DMIPS/MHz				
riscv_fwirisc	https://github.com/yehuh	untested	Matthew Balance	risc-v	32	32	Matthew Bala	1060		4			20	##	##	1.00	6.7	2.8	AL	system v	8	fwirisc_fpg	Y	yes	N	4G	4G	Y	45	32	2018	2018	https://opencores.org/yehuh	featherweight entry 2018 RISC-V con	0.15 DMIPS/MHz						
riscv_GRU-ph	https://fpga.org/yehuh	beta	Jan Gray	risc-v	32	32	James Brakel	320		6	1	375	##	##	##	14.7	1.00	1.0	#####	X		proprietary			Y	yes	N	4G	4G	Y	45	32	3	2015	2018	https://www.yehuh.com/yehuh	hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P			
riscv_hazards	https://github.com/yehuh	stable	Luke Wren	risc-v	32	32															verilog	18	hazards_c	Y	yes	N	4G	4G	Y	45	32	5	2019	2021	https://github.com/yehuh	RISC-V processor designed for the RISCBoo games console					
riscv_his	https://github.com/yehuh	stable	Paolo Mantovani	risc-v	32	32	James Brakel														system v	12	his	Y	yes	N	4G	4G	Y	45	32	2017	2020						32-bit RISC-V processor designed with HLS, coded in SystemC		
riscv_humming	https://github.com/yehuh	stable	James Brakel	risc-v	32	32	James Brakel	14119		6			32	62	##	##	14.7	1.00	1.0	4.4	X		verilog	141	e203_cpu	Y	yes	N	4G	4G	Y	45	32	2016	2018						e2000 has opencore
riscv_humming	https://github.com/yehuh	stable	James Brakel	risc-v	32	32	James Brakel	14119		6			32	62	##	##	14.7	1.00	1.0	4.4	X		verilog	141	e203_cpu	Y	yes	N	4G	4G	Y	45	32	2016	2018						e2000 has opencore
riscv_humming	https://github.com/yehuh	untested	James Brakel	risc-v	32	32	James Brakel	14119		6			32	62	##	##	14.7	1.00	1.0	4.4	X		verilog	141	e203_cpu	Y	yes	N	4G	4G	Y	45	32	2016	2018						e2000 has opencore
riscv_ibex_low	https://github.com/yehuh	stable	Philipp Wagner	risc-v	32	32															system v	27	ibex_core	Y	yes	N	4G	4G	Y	45	32	2017	2018	https://www.ikva.com/yehuh	AKA zero-riscv, also see pulp	several tapeouts					
riscv_jive	https://github.com/yehuh	stable	Frédéric REQUIN	risc-v	32	32															verilog	19	jive_cpu	Y	yes	N	4G	4G	Y	45	32	2018							Size-Optimized Microcoded RISC-V CP		
riscv_kian	https://github.com/yehuh	stable	spinedrive	risc-v	32	32															verilog	17	kian	Y	yes	N	4G	4G	Y	45	32	2021							very simple riscv/cpu/soc one single file implementation		
riscv_lattice	https://www.lattice.com/yeh																																								

uP, all soft folder	opencores or primary link	status	author	style / clone	year	bits	type	reporter	comments	LUTs ALUT	DFF	LUTs	mults	blk ram	F	date	tool ver	MIPS /inst	dkls /inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool ver	flg h/w	max dat	max inst	byte adrs	adr #inst	# reg	pip e line	start year	last ver	secondary web link	note worthy	comments					
riscv-ur-core	https://github.com/verilogboy	error	Tomasz Wlostowski	riscv-v	32	32	22	kintex-7-3	James Brakel	missing files							##	14.7	1.00	1.0			verilog		Y	yes	N	4G	4G	Y				32	2015	2015							
riscv-vanilla	https://github.com/verilogboy	verified	Ben Marshall	riscv-v	32	32	22	artix-7	Ben Marshall	2422		6			150		##	14.7	1.00	2.0	31.0		verilog	26	frv_cpu_a	Y	yes	N	4G	4G	Y				32	2015	2015		"toy" 5 stage RISC-V CPU, implementing the rv32imc				
riscv-vanilla	https://github.com/verilogboy	verified	Ben Marshall	riscv-v	32	32	22	zu-3e	James Brakel	1048		6					##	v21.1	1.00	2.0			verilog	26	frv_cpu_a	Y	yes	N	4G	4G	Y				32	2015	2015		"toy" 5 stage RISC-V CPU, implementing the rv32imc				
riscv-verivisc	https://github.com/verilogboy	beta	Charles Papon	riscv-v	32	32	22	artix-7	Charles Papon?			6							0.52	1.0		X	verilog		Y	yes	N	4M	4M	Y								verilog source	scale not needed				
riscv-verivisc	https://github.com/verilogboy	beta	Charles Papon	riscv-v	32	32	22	artix-7	Charles Papon	481		6		346					0.52	1.0	374.1	X	scala	3	smallest	Y	yes	N	4M	4M	Y								performance #s for 8 configurations of "Briey" is SOC variant				
riscv-verivisc	https://github.com/verilogboy	scala	Charles Papon	riscv-v	32	32	22	artix-7-3	Charles Papon	1399		6		295					1.00	1.0	210.9	X	scala	3	full no cad	Y	yes	N	4G	4G	Y								performance #s for 8 configurations of "Briey" is SOC variant				
riscv_vhdl	https://opencores.org/verilogboy	errors	Sergey Khabarov	riscv-v	64	32	32	artix-7-3	James Brakel	many files, missing ty		6					##	14.7	1.00	1.0			Y	vhdl & verilog	Y	yes	N	4G	4G	Y								System-On-Chip based on bare Rocke	both rocket & river cores				
riscv_zscale	https://github.com/verilogboy	scala	UC Berkeley	riscv-v	32	32	32																scala		Y	yes	N	4G	4G	Y								not maintained & not conformant					
superscaler-riscv	https://github.com/riscv/riscv		UXbinbing	riscv-v	32	32	32																verilog	15	ssrv_top	Y	yes	N	4G	4G	Y								Super-scalar out-of-order RV32IMC	performance: 6.4 CoreMark/MHz			
verilogboy	https://github.com/verilogboy	alpha	Wenting Zhang	riscv-v	8	8	8	zu-3e	James Brakel	872	608	6					313	##	v21.1	1.00	3.0	119.5	X	verilog	36	vbh	Y	yes	N	64K	64K	Y								Game Boy in Verilog, both CPU (SM83	uses riscv_picrov32 core		
vscale	https://github.com/verilogboy	stable	UC Berkeley	riscv-v	32	32	32	kintex-7-3	James Brakel	3072		6		127					14.7	1.00	41.2	X	verilog	23	vscale_core	Y	yes	N	4G	4G	Y								riscv RV32IM vscale processor, depre	deprecated: not up to date (risc-v)			
varic	https://github.com/verilogboy	beta	Tommy Thörn	riscv-v	32	32	32	kintex-7-3	James Brakel	2152		6		17	122				14.7	1.00	2.0	28.3	X	verilog	3	yarv1_soc	Y	yes	N	4G	4G	Y								4 symmetrical stacks, eight threads via	simple implementation of RISC-V		
l32c	https://github.com/verilogboy	beta	marko zec, vordah, Dasha	zinc-MIP	32	32	32	artix-7-3	zec & vordah	1048		6	4	33	185				14.7	1.00	1.0	176.5	X	vhdl	50		Y	yes	N	4G	4G	Y	30	32	5	2014	2019	https://www.mlab.org/	MIPS or RISC-V ISA, Arduino support	https://www.youtube.com/watch?v=55MzMH			
jcore_aka_sh2	https://www.lcs.mit.edu/	difficult	Jeff Dionne, Rob Shand		32	16				need to run make per README file													vhdl	136		Y	yes	N	4G	4G	Y								eight cores, reviews comparable pro	vivado fte-gt-IP, benchmarks, wikipedia: GPSP			
fcpu	https://github.com/verilogboy	stable	Muhammed al Kadi	SMIT	32	32	32	zynq7045	Muhammed al Kadi	128K		6	###	167					v17.2				X	vhdl	34	fcpu	Y	yes	N	4G	4G	Y								Game Boy in Verilog, both CPU (SM83	also https://github.com/neildryan/GBA		
verilogboy	https://github.com/verilogboy	alpha	Wenting Zhang	SM83	8	8	8	zu-3e	James Brakel	2415	1601	6		4	238				v21.1	0.33	3.0	10.8	X	vhdl	22	boy	Y	yes	N	64K	64K	Y								large config file, rad-hard asic version	https://www.gaisler.com/index.php/products/		
leon2	https://github.com/verilogboy	stable	Jiri Gaisler	SPARC	32	32	32	kintex-7-3	James Brakel	5992		6	1	12	133				14.7	1.00	1.0	22.3	X	vhdl	82	leon	Y	yes	N	4G	4G	Y								LUT #s from Nios vs Leon2 compariso	https://www.gaisler.com/index.php/products/		
leon2	https://github.com/verilogboy	stable	Jiri Gaisler, Jan Anders	SPARC	32	32	32	cyclone-1	Klas Westerlu	7554		4		42	50				1.00	1.0	6.6	I	vhdl	90	leon	Y	yes	N	4G	4G	Y								customized for "50 FPGA boards,	also https://github.com/neildryan/GBA			
leon3	https://www.gaisler.com/index.php/products/	stable	Jiri Gaisler	SPARC	32	32	32	kintex-7-3	Jiri Gaisler	2920		6		183					1.00	1.0	62.7	AUX	Y	vhdl	100s	leon3x	Y	yes	N	4G	4G	Y								Princeton Un.	both FPGA & ASIC, very many source files		
openpiton	https://github.com/verilogboy	difficult	mimckeown	SPARC	32	32	32	kintex-7-3	James Brakel	many too many files		6					##	14.7	1.00	1.0			verilog		Y	yes	N	4G	4G	Y								reduced version of OpenSPARC T1	Vivado run				
s1_core	https://opencores.org/verilogboy	stable	Fabrizio Fazzino et al	SPARC	64	32	32	kintex-7-3	James Brakel	52845		6	8	59	56				v14.1	2.00	1.0	2.1	IX	verilog	136	s1_top	Y	yes	N	4G	4G	Y								huge source file count	work in progress with no progress		
sparc4540c	https://opencores.org/verilogboy	alpha	DMtry Rozhdvestvensk	SPARC	64	32	32	kintex-7-3	James Brakel	errors		6							14.7	2.00	1.0		Y	verilog	263	W1	N	Y	yes	N	4G	4G	Y								copywrite: experimental use	has caches	
temlib	https://temlib.org/	stable	James Brakel	SPARC	32	32	32	kintex-7-3	James Brakel	2579		6	32	111					14.7	1.00	1.0	43.1	X	vhdl	48	mcmu_simple	Y	yes	N	4G	4G	Y								copywrite: experimental use	options for flt-gt, pipeline, mul & div configura		
temlib	https://temlib.org/	stable	James Brakel	SPARC	32	32	32	kintex-7-3	James Brakel	3730		6	5	111					14.7	1.00	1.0	29.8	X	vhdl	48	fpu_simple	Y	yes	N	4G	4G	Y								based on mic-1 by Andrew Tanenbaum	uCode, usually Java virtual machine		
hiva	https://github.com/verilogboy	stable	Alberto Moriconi	stack	32	8	8	zu-3e	James Brakel	622	357	6		250					v21.1	1.00	1.0	401.9	X	vhdl	8	processor	Y	yes	N	4G	4G	Y								4 symmetrical stacks, eight threads via	pipeline barrel		
m17	https://users.ece.cmu.edu/	asic	Philip Koopman	stack	32	16	16	artix-2	James Brakel	1420		A	8	24	283				q13.1	1.00	1.0	199.4	ILX	verilog		proprietary	Y	yes	N	4G	4G	Y								Chapter 4.3 in Koopman	1600 gate ASIC		
minicpu	https://www.cs.tu-berlin.de/	stable	Hirotsugu Nakano	stack	16	5	5	kintex-7-3	James Brakel	433		6	1	1	128				14.7	0.33	1.0	97.7	X	verilog	7	minicpu	Y	yes	N	4K	4K	N	26							same as tiny-cpu	uses Flex, Bison & Perl to create gcc compiler		
minicpu-s	https://github.com/verilogboy	stable	Kihei Nakano	stack	16	8	8	kintex-7-3	James Brakel	147		6		741					14.7	0.67	28.0	120.6	X	verilog	2	both	Y	yes	N	4K	4K	N	33							separate source for each CPLD chip, u	bits (2) XC9500 CPLD		
mproz	http://www.btl.com/	stable	K. Lee	stack	16	16	16	kintex-7-3	James Brakel	schematic		6					##	14.7	1.00	1.0			schematics		Y	asm	N	32K											little documentation, CPLD implemen	1.1 schematics, also mpro3			
pancake	https://people.ece.cmu.edu/	stable	Bruce Land	stack	16	5	5	kintex-7-3	James Brakel	bypass	441	6	1	1	128				14.7	0.67	1.0	194.8	X	verilog	7	de2_minid	Y	yes	N	4K	4K	31								The Pancake Stack Machine developed	Cornell ECE5760		
stack-cpu	https://github.com/Arielt/Ottens	stable	Arielt Ottens	stack	16	16	16															X	verilog	2	cpu	Y	yes	N	64K	64K	N	23								3 or 4 stacks, load/store with stack de	kills block RAM		
tiny_cpu	http://www.cs.tu-berlin.de/	errors	K. Nakano	stack	16	16	16	kintex-7-3	James Brakel	multiple assignments		6					##	14.7	0.66	3.0			IX	verilog	11	DE2_TINY	Y	yes	N	4K	4K	N								different from tinycpu	uses Flex, Bison & Perl to create gcc compi		
the12x_12uP	https://github.com/verilogboy	alpha	James Brakel	stack/acc	12	12	12	kintex-7-3	James Brakel	972		6	1	1	123				14.7	0.50	1.0	63.3	X	vhdl	2	the12x_12	Y	yes	N	4K	4K	N	54	64	1	2015	2015					combo stack/accumulator design	load/store arch, not optimized
aquarius	https://opencores.org/verilogboy	stable	Thorn Alch	SuperH-2	32	16	16	zu-3e	James Brakel	3563	1384	6	2	16	147				v21.1	1.00	1.0	41.2	ILX	verilog	21	top	Y	yes	N	4G	4G	Y								clone of Hitachi SH-2	project seems to have stalled		
aquarius	https://opencores.org/verilogboy	stable	Thorn Alch	SuperH-2	32	16	16	kintex-7-3	James Brakel	4071		6	2	10	97				14.7	1.00	1.0	23.7	ILX	verilog	21	top	Y	yes	N	4G	4G	Y								clone of Hitachi SH-2	project seems to have stalled		
sys0800	https://github.com/verilogboy	stable	Zoltan Pekic	TMS0800	4	12																	vhdl	26	sys0800	Y	yes	N	12	512								calculator chip, both T1 Datamath and	256x52 micro code				
tsms1000	https://opencores.org/verilogboy	stable	Nand Gates	TMS1000	4	8																	verilog	4	tsms1000	Y	yes	N	64	1K								Four Function BCD calculator chip	used in several TI products				
U7TA	https://github.com/verilogboy	stable	Hans Tiggele	TITA	16	16	16	kintex-7-3	James Brakel	810		6	1	57					14.7	0.67	1.0	47.4	X	vhdl	23	utta_struct	N	asm	N	64K	64K	Y	8							time triggered arch	bad weblink		
bfcpu	https://www.cit.berkeley.edu/	stable	Clifford Wolf	Turing	8	3	3	kintex-7-3	James Brakel	422		6		345					14.7	0.33	4.0	2.0	X	B	vhdl	4	cw6671	Y	yes	N	64K	64K	Y	8							no accum, data pointer and bracketed	current version & earlier version	
bfcpu	https://www.cit.berkeley.edu/	stable	Clifford Wolf	Turing	8	3	3	zu-3e	James Brakel	303		6		500					v21.1	0.01	4.0	4.1	X	B	vhdl	4	cw6670	Y	yes	N	64K	64K	Y	8							no accum, data pointer and bracketed	first implementation, no data cache	
bfcpu	https://www.cit.berkeley.edu/	stable	Clifford Wolf	Turing	8	3	3	zu-3e	James Brakel	387		6		500					v21.1	0.02	4.0	6.5	X	B	vhdl																		

uP_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst size	FPGA	repor ter	com ents	LUTs ALUT	Dff	LUT?	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chal	fltg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e lne	start year	last revis	secondary web link	note worthy	comments			
t80	https://opencores.org/viewsvn/rev/1389	stable	Daniel Wallner	280	8	8	kintex-7-3	James Brakel	280 m	1389		6			163	##	14.7	0.33	3.0	12.9	X	vhdl	5	T80a	Y	yes	N	N	64K	64K	Y				2002	2018		Z80, 8080 & gameboy inst sets, several usages		
tv80	https://opencores.org/viewsvn/rev/1207	mature	Guy Hutchison, Howard	280	8	8	kintex-7-3	James Brakel	1207			6			182	##	14.7	0.33	3.0	16.6	IX	verilog	6	tv80n	Y	yes	N	N	64K	64K	Y				2004	2018	https://github.com/tylerpohl/tv80	derived from Daniel Wallner's T80, ASIC implementations		
wb z80	https://opencores.org/viewsvn/rev/2025	stable	Brewster Porcella	280	8	8	kintex-7-3	James Brakel	2025			6			144	##	14.7	0.33	3.0	7.8	X	verilog	4	z80_core	Y	yes	N	N	64K	64K	Y				2004	2012		derived from Guy Hutchison TV80	Wishbone High Performance Z80	
y80e	https://opencores.org/viewsvn/rev/2557	stable	Sergey Belyashov	280	8	8	cycone-3	Sergey Belyas	2557			4			##	##	14.7	1.00	3.0			verilog	15	top_level	Y	yes	N	N	64K	64K	Y				2013	2019		Y80e - Z80/Z180 compatible processor	based on Y80 from "Microprocessor Design Usages"	
z80control	https://opencores.org/viewsvn/rev/1483	alpha	Tyler Pohl	280	8	8	kintex-7-3	James Brakel	1483			6			189	##	14.7	0.33	3.0	14.0	X	Y	verilog	55	top_de1	Y	yes	N	N	64K	64K	Y				2010	2012		Microprocessor targeting embedded	interfaces to DRAM, based on T80 core
z80-fpga	https://github.com/Oblivion80/z80-fpga	stable	Juan Gonzalez-Gomez	280	8	8															L	verilog	5		Y	yes	N	N	64K	64K	Y				2020			Based on ice20mb1e by abnname and TV80, with tinyBasic		
z80soc	https://opencores.org/viewsvn/rev/208	stable	Ronivon Costa	280	8	8	spartan-3	James Brakel	2474		4	2	19	78	##	14.7	0.33	3.0	3.4	IX	Y	vhdl	19	top_s3e	Y	yes	N	N	64K	64K	Y				2008	2016		based on Daniel Wallner's T80		
complete_8bit	https://www.du	stable	Van-Lei Le				kintex-7-3	James modif	208			6	1	260	##	14.7	0.33	3.0	137.5	X		vhdl	6	computer	N		N	96	128	Y				2016				memory_unit uses block RAM, IO ports pruned		
gpu	https://opencores.org/viewsvn/rev/208	stable	Diego A. Idarraga				kintex-7-3	James errors in source				6			##	##	14.7	1.00	1.0			vhdl	21	gpu	Y										2015	2015		graphic processing unit		
pycpu	https://pycpu.w	myhdl	Norbert Feurle				8															myhdl														python hardware processor				
reduceron	https://www.cs	stable	Matthew Naylor/Tommy Thorm																		IX		Reduceron														hardware for functional programming	red-lava generates the RTL		

114	# usable(beta, st	1	20	86	218	blank	545	##	513	##	13	377	verilog	391	non-blank	616	78																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												</
-----	-------------------	---	----	----	-----	-------	-----	----	-----	----	----	-----	---------	-----	-----------	-----	----	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----

Under the assumption that the core is capable of one instruction per clock

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
uP_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used: 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSem(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc.
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
fltg pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed, stack, indir, indir++, --indir, (indir), (indir++) (--indir), (indexed), abs-short/direct page, scaled
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions or web page updates
secondary web link	secondary web address
note worthy	anything special about the design

75	_paper_only
60	educational
25	_weak_start
8	_up_cores
5	in limbo
10	planning
52	simulation
573	main+sim
521	net main
644	total

259	VHDL
277	Verilog
26	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
35	proprietary
13	other
4	Schematics
635	total

418 designs with FOM (KIPS/LUT) results (some duplicates due to multiple FPGA runs)
385 designs with best FOM (likely true measure of # of usable designs)