_uP_all_soft folder	opencores or prmary link status author	style / gs clone e	sz inst sz	FPGA	repor com ter ents	LUTS D	off 151	mults Pl	k F n max	da te	ol MIPS r /inst	clks/ inst	KIPS /LUT	ven dor	o src s	#src files top file	e g cha	fltg 5	max m	ax byte st adrs	# inst		start I		note worthy	comments
mall soft c	ore uP Inventory ©2021	James Brake	efield																					•	•	•
pencore and	other soft core processors																									
otalcpu	https://opencor alpha	RISC 12	+ 12	kintex-7-3	James Braket	f 229	6	1	149	## 14	.7 0.33	3.0	71.7	Х	verilog	10 cpu		N				16	2007 2	109	data width 12 bits and up, no data r	nemory
dess	https://opencor stable Dmytro Senyakin	RISC ##	# 16	stratix-5	Dmytro Seny	32978	Α	72 11	2 192	## q17	.1 4.00	1.0	23.3	1	system v	27 CoreOne	eV Y asm	ı Y	4G 4	G		16	2017 2	17 https://opencor	Altera proj, Multicore, P&R results a	at 37-bit adr, quad issue, caches, 32-64-128 flt
RM Cortex A	https://develope ASIC ARM	ARM A53 64	1 32	asic	Xilinx	6000	Α.	_	1500		2.00	0.5	1000		asic		Y yes	v		v			_	https://en.wikin	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
gv8	https://github.co stable Warren Seto				James Braket	f 731	6			## 14		1.0		v	R veriles	2 arm cpu			4G 4	G Y	10	32	2018 2		coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR
cp53000	https://github.csimulationSamuel Falvo II	risc-v 64			James trimm	2455	6		_	## 14						4 polaris	Y ves	-			10	32	2016 2		r kestrel #3. basic 64-bit RISC-V	uses state machine RTL generator
ray1	www.chrisfento alpha Christopher Fenton	CRAY1 64			James Braket	f 13463		19 1		## 14		1.0		X		46 cray sys			4M 4		128	536	2010 2		is homebrew Crav1	24-bit address registers
sc	https://github.co stable Miguel Santos	RISC 64			James Brakef	f 5036	4	2	_	## q18				1		13 fisc core				Y	85 6		5 2018 2		f Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, alt
sa64	https://github.co beta Robert Finch	RISC 64			James Brakef		6	12	7 65	## 14	.7 1.50	1.0	9.4	х		1 FISA64	Υ	N Y	,				2015 2		m/robfinch/Cores	need to use multi-cycle on mult
orwardcom	https://github.com/Forwa Agner Fog	cisc 64	4 32	atrix-7	Agner Fog	12026	6		70	## v20	.1 1.00	1.0	5.8	Х	system v	18 top	Y asm	ı Y	64K 3	2K Y		64	2016 2	21 https://github.co	x86 like, complete ISA, MMX & vect	oi 16-bit compressed inst, x86 adr modes
gammix	https://github.co stable Tommy Thorn	MMIX 64	4 32	arria-2	James Brakef	f 11605	А	8 1	0 94	## q13	.1 1.50	4.0	3.0	-1	system v	3 core	Y yes	ΥY	16Q 1	Q Y	256	288	2006 2	14 https://en.wikip	clone of Knuth's MMIX	micro-coded
1_core	https://opencor stable Fabrizio Fazzino etal	SPARC 64	4 32	kintex-7-3	James Brakef	f 52845	6	8 5	9 56	## v14	.1 2.00	1.0	2.1	IX	verilog	136 s1_top	Y yes	Y	4G 4	G Y		32	2007 2	112 https://en.wikip	reduced version of OpenSPARC T1	Vivado run
enior-sagn-1	https://github.csimulatior Niranjan Ramadas	RISC 64	4 32	kintex-7-3	James way to	c 135009	6	32	75	## 14	.7 1.00	1.0	0.6	Х	verilog	28 pipeline		N Y	r	Υ	137	32 4	-8 2012 2	12 nrbramadas.app	university ASIC project, read PDF	64-bit data paths, superscalar, branch analy
assic HP cale	https://github.co stable Brian Nemetz	accum 56	6 10	kintex-7-3	James Braket	f 1750	6		3 233	## 14	.7 0.17	10.0	2.2	х	vhdl	15 classich	o Y	N	30 4	K N	40	7	2012		processor & ROMs for HP-55, 45 &	35 includes LED display driver & UART, for Papi
s10	http://www.tec alpha Rob Doyle	PDP10 36	6 36	spartan-6	Rob Doyle	4427	6	1	5 50	## 14	.7 1.00	2.0	5.6	Х	verilog	39 esm_ks1	10 Y yes	Y N	ı	N			2011 2	14	36-bit accum & 18-bit adrs	ucf file, most tests pass
nb-lite plus	http://www.late stable Huib Arriens	uBlaze 32	2 32	kintex-7-3	James Braket	f 244	6		2 319	## 14	.7 1.00	1.0	1308	х	B vhdl	34 tumbl	Y yes	N	4G 4	G Y	_	32	2010 2	112	Delft Un. Of Tech. course work	use inferred RAM
nicroblaze	https://www.xilproprietar Xilinx	uBlaze 32		virtex ultr		563	6		1 682	##	1.03		1248	х	proprieta	iry	Y yes		4G 4		86		3 2002	https://en.wikip		ti 70 configuration options, MMU optional
scv_GRVI-pha	http://fpga.org/ beta Jan Gray	risc-v 32	2 32	virtex-u-2	Jan Gray	320	6		1 375	## v16	.4 1.00	1.0	1172	Х	proprieta	iry	Y yes	N	4G 4	G Y	45	32	3 2015 2	118 https://www.yo	t hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P
RM_Cortex_A	https://develope ASIC ARM	ARM A9 32	2 16	arrira V	altera	4500	А		1050		2.50	1.0	583.3		asic		Y yes	Υ	4G 4	G Y	80	16	10 2	12 https://en.wikip	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
nips-cpu	https://github.ce alpha Jeremiah Mahler	MIPS 32	2 32	kintex-7-3.	James added	596	6			## 14				Х	verilog	15 cpu	Y yes	N	4G 4	G Y		32	5 2017 2	17	Very early stage project, only imple	m no outputs, missing im_data.txt
mic-0	https://github.ce stable Alberto Moriconi	stack 32			James vivado		357 6			## v21						8 processo								https://en.wikip	based on mic-1 by Andrew Tanenba	u uCode, usually Java virtual machine
La32	www.excamera. stable James Bowman	forth 32	2 16		James DFF ex		6			## 14		1.0		Х	verilog		Y fort		64K 6		20		2 2006 2		uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
scv_niosv	https://www.introprietar Intel	risc-v 32			intel fastes		A			## q21				-1	proprieta		Y yes	N	4G 4			32	5 2			em RV32IA spec, M20K for reg file, interrup
scv_vexriscv	https://github.ce beta Charles Papon	risc-v 32			Charles Papo		6		346		0.52			Х	scala	smallest			4M 4				2		preformance #s for 8 configurations	
scv_rudolv	https://github.com/bobbl Jörg Mische	risc-v 32		kintex-7-3		545	6		200		1.00			ALMX	verilog	4 pipeline			4G 4			32	5 2		RISC-V processor for real-time syste	
scv_picorv32	https://github.co beta Clifford Wolf	risc-v 32			Cliffor(small	761	6			## v16					Y verilog	1 picorv32			4G 4			32	2016 2		mimimal features, soc options	designed for minimum LUTs
n-noc-mpsoc	https://opencor mature Alireza Monemi	uBlaze 32			James vivado	1079	6	3		## v21						90 aeMB_to			4G 4	G Y			2014 2		choice of lm32, aeMB, mor1kx or or	
pugen	https://opencor stable Giovanni Ferrante	RISC 32	_		James Braket	f 474	6	+		## 14				IX		14 cpu	Y asm		4	\perp		+	2003 2	09	x86 .exe generates VHDL RISC uP	using 16 bit example
ios2	proprietar Altera	Nios II 32	_		Altera consis	s 1020	Α			## q13				-	proprieta		Y yes	opt	4G 4			32	2004		fltg-pt, caches & MMU options	Nios II/f: fastest version, DMIPS adj, 2.15 Co
еМВ	https://opencor beta Shawn Tan	uBlaze 32			James vivado		134 6	3		## v21			250.8	ILX		7 aeMB_c			4G 4			$\perp \perp$	2004 2		not 100% compatable	
thundercore	http://forum.ga alpha majordomo	RISC 32			James Braket	f 793	6			## 14				Х		49 xtc	or yes		4G 4			16	5 2014		Gadget Factory Forum thread	in debug, no comments, mostly in simulation
pc.opc7cpu	https://github.co stable revaldinho	RISC 32			James Brakef	f 624	6			## 14				Х		2 opc7cpu					32 5		2017 2		OPC7 32bit, based on OPC5LS, more	i see hackaday One Page Computing Challeng
nblite	https://opencor beta Tamar Kranenburg	uBlaze 32	2 32	kintex-7-3	James Brakef	f 941	6		2 227	## 14	.7 1.00	1.0		IX	vhdl	18 core_wb	Yyes	N	4G 4	G Y	86	32	2009 2	17	not all instructions implemented	moved everything to work library

Seminary Sem	ARM_Cortex_A	https://develop	ASIC ARM	ARM AS		2 asic	Xilinx	6000	A		1500	2.00		-	asic		Y yes Y			Y				https://en.wikiper uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
See Anthonia Mark 190 Properties 190 190 190 190 190 190 190 190 190 190	legv8	https://github.c	stable Warren Seto		0. 0-				6	2													2018 201	coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A
Section 1. March 1. M		https://github.c							-																
See	cray1	www.chrisfento	alpha Christopher Fer	nton CRAY1	64 16	kintex-7-	3 James Brakef	13463	6 19	10	127 ##	14.7 6.00	1.0 56.	6 X	verilog	46 cray_sys_1	Y yes Y	N 4	M 4M	N 128	B 5	36	2010 201	https://www.chris	
The control of the co	fisc	https://github.c	stable Miguel Santos	RISC	64 32	2 cyclone-4	4 James Brakef	5036	4	21	66 ##	q18.0 2.00	1.0 26.	1 I	system	13 fisc_core	Y yes Y	N		Y 85	5 6	32	5 2018 201	http://www.archf Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, alter
Septimon Mary Market Ma	fisa64	https://github.c	beta Robert Finch	RISC	64 32	kintex-7-	James Brakef		6 12	2 7	65 ##	14.7 1.50			verilog	1 FISA64	Y N	I Y					2015 201		
Septimon Mary Market Ma	forwardcom	https://github.c	om/Forwa Agner Fog	cisc	64 32	2 atrix-7	Agner Fog	12026			70 ##	v20.1 1.00	1.0 5.	8 X	system	18 top	Y asm Y	64	4K 32K	Υ		64	2016 202	https://github.cor x86 like, complete ISA, MMX & vector	16-bit compressed inst, x86 adr modes
A. C. A. C	fpgammix	https://github.c	stable Tommy Thorn	MMIX	64 32	2 arria-2	James Brakef	11605	A 8	10	94 ##	q13.1 1.50	4.0 3.0	0 I	system	3 core	Y yes Y	Y 16	6Q 16Q	Y 256	5 2	288	2006 201	https://en.wikiper clone of Knuth's MMIX	micro-coded
The control of the co		https://opencor	stable Fabrizio Fazzino	etal SPARC	64 32	kintex-7-	James Brakef	52845		3 59	56 ##	v14.1 2.00	1.0 2.	1 IX				' N 4	G 4G	Υ		32			Vivado run
Part		https://github.c	simulation Niranian Rama						6 32	,					verilog	28 nineline				V 13					64-hit data naths superscalar branch analysis
See			Jimalacioi i vii anjan nama	ads misc	0.1 32	KIIICK 7	s James way to							, x		20 pipeiire						JL 4		inversity role project, redu i bi	ov bit data patris, superscalar, branen analysis
See	classic_HP_cal	https://github.c	stable Brian Nemetz	accum	56 10	kintex-7-	3 James Brakef	1750	6	3	233 ##	14.7 0.17	7 10.0 2.	2 X	vhdl	15 classichp_	Y N	1 3	0 4K	N 40	ol l	7	2012	processor & ROMs for HP-55, 45 & 3	5 includes LED display driver & UART, for Papilio
See	ks10	http://www.tec	alpha Rob Doyle	PDP10	36 36	spartan-6	6 Rob Doyle	4427	6	15	50 ##	14.7 1.00	2.0 5.	6 X	verilog	39 esm ks10	Y yes Y	N		N	1 1		2011 201	36-bit accum & 18-bit adrs	ucf file, most tests pass
Section Sectio																									
The contract of the contract o		http://www.late							6	2															
March Control Contro		https://www.xil	proprietar Xilinx	uBlaze	32 32	2 virtex ult	r Xilinx		6	1					propriet	ary									i 70 configuration options, MMU optional
March Marc	riscv_GRVI-pha	http://fpga.org/	beta Jan Gray	risc-v	32 32	2 virtex-u-2	2 Jan Gray	320	-	1	375 ##	v16.4 1.00	1.0 117	2 X	propriet	ary	Y yes N	1 4	G 4G	Y 45				https://www.yout hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P
The contact which we will be contact with the contact wit	ARM_Cortex_A	https://develop	ASIC ARM	ARM A	9 32 16	arrira V	altera	4500	Α		1050	2.50	1.0 583.	3	asic		Y yes Y	4	G 4G	Y 80		16 1	0 201	https://en.wikipeduses.pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
The control of the co	mips-cpu	https://github.c	alpha Jeremiah Mahle	er MIPS	32 32	kintex-7-	3 James added	596	6	1	244 ##	14.7 1.00	1.0 409.	2 X	verilog	15 cpu	Y yes N	1 4	G 4G	Υ		32	5 2017 201	Very early stage project, only implen	n no outputs, missing im data.txt
w. come Section Company Compan		https://github.c	stable Alberto Morico	ni stack	32 8	zu-3e		622 357	7 6		250 ##														uCode, usually Java virtual machine
w. come Section Company Compan	I1a32	www.excamera	stable lames Bowman	forth	32 16	kintex-7-	James DFF ex	930	6	1 1	358 ##	14.7 1.00			verilog	3 i1	Y forth N	1 64	4K 64K	20	0		2 2006 201		
See Action Controller		https://www.int							Ā	2															
The contract of the contract o		https://github.c																			+	32			
See Control See Co		riceps.//grendb.c								+ +											+ +	22			
**************************************		https://gitriUD.C								+															
Sept.		nttps://github.c							-	\perp											+	52			
Property		https://opencor			32 32					1									G 4G	Υ	\bot				
Mart Mart Mart Mart Mart Mart Mart Mart	cpugen	https://opencor	stable Giovanni Ferrar	ite RISC	32 16			-		ш					vhdl	14 cpu				\Box		\perp			
Member 1969. See Appendix 1969.			proprietar Altera	Nios II	32 32	2 stratix-3	Altera consis	1020	Α	LΙ	290 ##	q13.1 0.90	1.0 255.	9 I	propriet	ary	Y yes op	ot 4	G 4G	Υ	l T	32		fltg-pt, caches & MMU options	Nios II/f: fastest version, DMIPS adj, 2.15 Core
whether the company of the company o	aeMB	https://opencor	beta Shawn Tan	uBlaze	32 32	zu-3e	James vivado	997 434	1 6 3	3	250 ##	v21.1 1.00	1.0 250.	8 ILX	verilog	7 aeMB cor	Y ves N	1 4	G 4G	Υ			2004 200	not 100% compatable	
Securing Sec	xthundercore								16	2							,				+	16	5 2014		in debug, no comments, mostly in simulation
Single Single-Si		https://github.c			32 16	KIIIICK /		, , , ,	·	1 1															
19. 19.		https://opo			22 22				-	-						19 core u.b									
Marging Marg		nttps://opencor							-	- 4						18 core_wb	r yes iv					32			
The control of the properties of the service in the control of the		www.excamera		forth	32 16	J KIIICK 7			+ -						8						_	_			
No. Institute Program Progra		https://github.c			32 32					?															
The second process of the second fisher seco	riscv_dark	https://github.c	beta Marcelo Samso	niuk risc-v	32 32	kintex-7-	Marcelo Sam	1000	6		220 ##	v20.1 1.00	1.0 220.	0	verilog	4 darkriscv	Y yes N	1 4	G 4G	Y 45	5	32	2018 202	https://opencores written in one night, low line count	builds for five fpga boards
m.g.m. m.	mips_linder	https://www.sc	paper Michael Linder	MIPS	32 32	kintex-7-	3 James Brakef	1100	6		238 ##	14.7 1.00	1.0 216.	5	B vhdl	39 a mips	Y yes N	1 4	G 4G			32	2007 200	masters thesis	no LUT RAM, source code in PDF
we may final final through company to the first walls in the first walls in the market medical form from the first walls in the market medical form from the first walls with the first walls will be a second or second	core arm	https://onencor	heta Konrad Fisele	ΔRM	32 16	kintey-7-			6	3	250 ##	14.7 1.00	1.0 201	8 X	Y vhdl			1 25	6M 256M	1		16	2004 200	http://cfw.sourcet.very.large.project.with.many.unused	
Transferred to the property of		https://opencor			32 16				Λ 8	2 24							. 100		0.11230.1					, , , , , , , , , , , , , , , , , , , ,	
## 1500 1500					52 20	o unitid L				24									C 4C		-	10			
				7111113	32 32				0	-						4 riscite_m	r yes r								
		http://www.ens							A																
Inter-Property Inte		https://github.c							6 4	33									G 4G						
specified by the specif		https://github.c			32 ##				6	1															probable degeneracy, LUT RAM for program r
way guy and the filter from th		https://opencor			32 16				6 1	L								I N 4	G 4G	Y 26	5	16			
Separate State Separate State Separate State Separate State Separate State Separate State Separate Separ	propeller_p8x3	https://www.pa	stable Chip Gracey	RISC	32 32	kintex-7-	James Brakef			20	160 ##	14.7 1.00	0.1 134.				Y yes							eight propellers, clocking from ucf fil	several FPGA card build files
State Proposed Stat	lxp32	https://opencor	beta Alex Kuznetsov	RISC	32 32	zu-3e	James Brakef	948	6 4	1 2	250 ##	v21.1 1.00	2.0 131.	9 AIX	vhdl	20 lxp32u_to	Y asm N	I N 4	G 4G	Y 30	0 2	256	3 2016 202	https://lxp32.githi register file in block RAM	vendor neutral source code, no div inst
	sayuri_cpu	http://www.mo	stable Toyoaki Sagawa	RISC	32 32	kintex-7-	3 James Brakef	1604	6		208 ##	14.7 1.00	1.0 129.	9 X	vhdl	13 cpu01		Y 4	G 4G			32	2000 200	dead weblink	high number of DFF
https://peemore.org.pro//peemore.org.p	zipcpu	https://github.c	stable Dan Gisselquist	RISC	32 32	kintex-7-	3 James Brakef	1687	6	2	218 ##	14.7 1.00	1.0 128.	9 X	verilog	7 zipcpu	Y N	I N 4	G 4G	Y 35	5	16	5 2015 202	www.librecores.o ISA has chnaged, multiple instruction	http://zipcpu.com/zipcpu/2018/01/01/zipcpu
Tricky T	mips789	https://opencor		MIPS	32 32	kintex-7-			6	1	171 ##									Υ				supports most MIPSI instructions	
Starting	riscy steel	https://opencor	es.org/pro Rafael Calcada	risc-v	32 32	zu-2e	James Brakef		6		208 ##														under grad thesis
13 13 2 2 2 2 2 2 2 2 2	darkriscy	https://github.c	alnha Marcelo Samso	niuk risc-v	32 37	kintey-7-	lames Brakef	1422	6	1	167 ##										1 1	32	2 2018 201		
am https://gethub.cd stable Shahn Thefin retal Shahn Thefin retal	I1h	www.excamera								1												52			
Find State Find	iam	https://github.c	***************************************		22 22				6	_											-	22			
scripting of the properties of	jaiii	https://github.c			32 32				6	-															
1525 1127 / 1000		nttps://gitnub.c			32 32					ь															
Imps		nttps://opencor			J2 J2				-	9										Y					
on https://opencord mature lose Ruiz MPS 32 32 kintex-7-3 mase Brakef 153 6 200 1.00		nttp://www.pro			JL JL	Lu Ju			2 6 4	1					*CI IIOB		r yes Y			\vdash					
RRM Cortex, https://jewww.am/proprietarf ARM	tiny64	https://opencor			32 32	KIIILCX-7-		074	6	$\perp \perp$							\bot				•	,			
ARM Cortex M, https://www.arm/proprietar/ ARM	ion	https://opencor		14111 5	32 32				•	ш															
Cort MTS2 Nation MTS Natio	ARM_Cortex_N				1 32 16				-	LJ				3 AIX	p. epes						L	16		7,	
Form Miss	eight32	https://github.c	om/robin: Alastair M. Rob	inson accum	32 8	cyclone-4	4 Alasta approx	1300	4		133	1.00	1.0 102.	3	vhdl	17 eightthirty	Y yes N	1 50	0M 500N	Y 28	В	8	2019 202	https://retroramb 5-bit op-code & 3-bit reg #	full tool set, see github page for ISA descriptio
Second Interstription Interstripti		https://github.c			32 6				6 4	4	172 ##	14.7 1.00	1.0 100	3 X				I Y 1	K 16K						
m1_core		THE PERSON NAMED IN			32 27					1 1				-						γ	+	32			
Stable Rine Oss Miles Stable Rine Oss Miles 32 32 kintex-7-2 James Brakef 2760 6 4 5 245 ## 4.7 1.00 1.0 8.7 X verling 70					22 22				-	+ 1															
	_	nttps://opencor			32 32					.					*CI IIOB		703			T .					Parameter I de la companya de la com
### Start St					32 32				-	+ 5										\vdash					
mortikx https://github.c stable Julius Baxter OpenRISC 32 32 kintex-7-2 James Brakef 2718 6 3 3 217 ## 14.7 1.00 1.0 80.0 X verilog 48 mortikx 7 yes N 4G 4G Y 32 2011 https://www.you lots of configuration parameters considered best openrisc design 1500 1.0 1		https://opencor		uBlaze	32 32	kintex-7-				3 2					Y verilog			-						"FPGA Proven"	derived from Stephen Craven's OpenFire
moral ks	arm_rusian	https://github.c	om/0xD5(ruslan	arm	32 32	zu-3e	James LUT RA		6		200 ##	v21.1 1.00	1.0 84.	7	system	6 ARM_Mul			G 4G	Υ				from "Digital design and computer a	r single cycle,
See	mor1kx	https://github.c	stable Julius Baxter	OpenRIS	SC 32 32	kintex-7-	3 James Brakef	2718	6 3	3 3	217 ##	14.7 1.00	1.0 80.	0 X	verilog			1 4	G 4G	Υ		32	2012 202		
Infrisc https://pencor stable Sergio Johann Filho MIPS 32 32 kintex-7-2 James Brakef 1446 6 4 115 ## 14.7 1.00 1.0 79.2 X vhdl 9 spartan3e n ves N N 46 4G Y 41 32 2016 https://github.cor MIPS I subset, no multiplier ht		https://gitlab.co		risc-v	32 37	zvna			T	1							,			Y					
artiari https://jopen.cor https://jopen.cor		https://opencor			32 22		James Brakef		6	1 1					System.		. ,								
storm_core https://open.cor		https://github -			32 32				6	1 4						A tarbi co-t-									difficulty with timing to 7 One
https://open.cor stable Ultra Embedded OpenRISC 32 32 kintex-7-5 James Braker 2505 6 5 192 ## 14.7 1.00 1.0 75.8 kintex 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00		https://gitriub.c			32 32				-	, -												-			
1820 http://www.forsroprietal stad Eckert forth 32 8 witex-6 Brad Eckert 1977 6 150 150 10		nttps://opencor			32 32					<u>' </u>											+	32			
myforthproces https://open.cor stable Gerhard Hohner forth 32 8 SP-kintex James Brakef 2959 6 6 223 ## 14.7 1.00 1.0 75.3 X vhdi 58 mycpu Y yes N 64M 64M 96 2004 2012 DPANS'94 32-bit Forth, masters thesi 25.15 Whetstones 25.15 Whetstones		https://opencor			SC 32 32				-	5							Y yes N	1 Y 4	G 4G	Υ	\perp				xilinx S3 primitives
spida https://gothub.c stable Sotiriou DLX 32 32 kintex-7: James Jated 3586 6 5 257 ## 14.7 1.00 1.0 7.7 X verilog 10 DX vision 10	sc20	http://www.for			32 8				-						p. epes										
spida https://gothub.c stable Sotiriou DLX 32 32 kintex-7: James Jated 3586 6 5 257 ## 14.7 1.00 1.0 7.7 X verilog 10 DX vision 10	myforthproces	https://opencor	stable Gerhard Hohne	r forth	32 8	SP-kintex	James Brakef	2959	6	6	223 ##	14.7 1.00	1.0 75.	3 X	vhdl	58 mycpu	Y yes N	1 64	M 64M	96	5 T		2004 201	DPANS'94 32-bit Forth, masters thes	i: 25.15 Whetstones
fiscv_clarvi https://github.c stable Robert Eady riscv_ available Robert E	aspida	https://opencor	stable Sotiriou	DLX	32 32	kintex-7-	3 James dated	3586	6		257 ##	14.7 1.00	1.0 71.	7 X	verilog			4	G 4G				2002 2009	DLX	compiled sync version
trpu https://github.ci stable Oyvind Harboe forth 32 8 kintex-7:- James Brakef 1073 6 3 283 ## 14.7 1.00 4.0 65.9 X vhdl 23 zpu_core V yes N 4G 4G V 37 2008 2009 zpu4: 16 & 32 bit versions, code size 2PU the worlds smallest 32 bit CPU with GCC	riscv clarvi	https://github.c		risc-v	32 32				Α	\Box	178 ##	q18.0 1.00	1.0 68.	2 1						Υ	T	32		https://www.cl.ca educational simple RISC-V implemen	
http://www.gais stable Jiri Gaisler, Jan Anders SPARC 32 32 kintex-7:- Jiri Gaisler 2920 6 183 1.00 1.0 62.7 AllX Y vhdl 100s eon3x Y yes Y 4G 4G Y 64 7 2003 2021 https://en.wikipeg customized for "50 FPGA boards, xls with utilization for all targets"	zpu									1															
Transfer and the second structure of the second struct	leon3	http://www.com								\vdash					V vhdl							64			
		cp.//www.gdl	Scapic Pint Gaisier, Jall	uciaj arakt	1 32 1 32	KIIICEA-/-	- Jan Galatet	2,20	1 4 1		103	1.00	, 1.U UZ.	, AILA	, I vilui	2003 001131	· yes I	114	U 40		4	J-1	. 2003 202	Customized for 30 FFGA Bodius,	And with admiration for all targets

	_, _, _, _, ,	opencores or	status	author	style /	gata sz nst sz	FPGA repor cor		Dff 5	되 blk F	g tool M		KIPS v	en os	src #	top file	G chai	fltg -> pt ->	max max byte		# pip star	t last	secondary web note worthy	comments
March Marc	risc0	nttps://sourcefr	beta	Niklaus Wirth	RISC	32 32	kintex-7-3 James Brak	ef 1186	6	4 6 110	## 14.7 0	0.67 1.0	61.9	Х	verilog	8 RISCO	Y ves	N	4G 4G		201	1	minimalist Wirth, education tool	
Mary Mary Mary Mary Mary Mary Mary Mary		nttps://opencor				32 32			6					$\overline{}$,						,	xilinx S3 primitives
Control Cont	softpc	nttps://github.c	om/alread	Michael S	Nios II	32 32	cyclone-1 Micha bloc	k i 613	4												32	2019		
See -	openscale <u>h</u>	nttp://www.lirm		-,	02.020		spartan-3 Lyonel Bart	the 1563							vhdl	26 sb_core	yes							data is for single secretblaze
Property		nttp://www.lirm								72							yes						www.lirmm.fr/ADAC	
Section Market Section 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		https://opencor							-	0 0 -00				IX 1	verilog	39 mor1kx	Y yes	N M	4G 4G Y					
Property		ittp://www.latt				32 32			A								Y yes							Diamond3.10; see Im32 & misoc folders
Martin M		https://github.co				32 32			6								V voc							"classic MIPS"
Description Company		http://projectol							6							16 risc5	Y ves							
See - March March 1985 - 1985		nttps://github.c			RISC	32 32			6															
The second control of the control of	table888	nttps://github.c	alpha	Robert Finch				kef 5756	6		## 14.7 2									130		1 2016	2016 version gives same reults as 20	code for cache & mmu incomplete
March Marc		https://opencor												X Y	verilog	31 toplevel								
Section Control Cont		ittps://github.c				_			6															"rocket-core" version at risc.org
10.00 1		ittps://gitnub.ci	0.6					311 037	b											20				
Section Sect		https://opencor													verilog		Y ves	N		61				IOI FIID tilesis
The content of the		nttps://opencor							6															cache & no peripherals
Section Control Cont	fisa32	nttps://github.c			RISC	32 32	kintex-7-3 James Brak	cef 3479	6	3 2 152	## 14.7 1	1.00											https://github.com/robfinch/Cores	. ,
See Supplier of the Control of the C		nttp://temlib.or							_															
Section Sect		nttps://opencor												-					4G 4G Y					
Progression		ittps://github.c							-										46 46 7					
Proceedings December Process December Decembe		https://opencor														21 TOP	r yes	N		80				project seems to have stalled
The color of the		https://github.c							Δ Δ											80				
The color of the		nttps://onencor				_			6					_						+++				
The part of the		nttp://www.cas							6										4G 4G	+ + +		12010		several versions, FPGA kits
		nttps://www.lar							4						p. 0 p			N	4G 4G Y			2021		
Page		nttps://opencor	stable	Steve Rhoads			kintex-7-3 James Brak	cef 2462	6					X ,	vhdl	22 plasma	Y yes	N	4G 4G Y		32 200		http://plasmacpu. wide outside use, opencores page ha	is list of related publications
Part	отрегония.	http://www.eec									40.0													
Figure Processing Process		https://opencor														35 Dm								
Second Processor Process	ор	ittps://opencor			- p				-						verilog	39 or1200_ic	Y yes	Y M	4G 4G Y					numbers from published paper
March Marc		ittps://github.ci				32 32			4											C1				
March Marc		https://github.c				32 32			6											01		_		
		nttps://github.c								150				х ,	vhdl	32 a-dlx	Y ves	N	4G 4G					
Page		nttps://github.c	untested	Colin Riley	risc-v	32 32			6	12 1 100	## 14.7 1	1.00 1.0	30.4											
The content of the		nttps://github.c	stable	Wesley W. Terpstra	RISC	32 32	cyclone-5 Wesle larg	est 8540	A		q15.0 1			1 1	vhdl									
State Stat	7	nttps://github.c								17 111			-0.0											simple implementation of RISC-V
1.00 1.00		nttps://github.c							6	0 00							Y yes							https://www.youtube.com/watch?v=PRItE8q
Part		1ttps://github.c							6															
Part	mips_fault_tol(h	ittps://opencor							6															
Proceedings Procedings Proceedings Procedings Proceedings Pr		https://github.c							6															no LOT KAIVI for reg file
Institution Control		nttps://opencor				32 32			6															ira & Suzim 1993
Institution		nttps://github.c	stable	Jiri Gaisler	SPARC	32 32			6	1 12 133	## 14.7 1	1.00 1.0	22.3											
Second Continue 1985 23 23 23 24 24 24 25 24 24 25 25		nttps://opencor	stable	Raul Fajardo etal		32 32	kintex-7-3 James Brak		6	4 8 107	## 14.7 1	1.00 1.0	21.7 I		verilog	88 or1200_to	Y yes	Y M	4G 4G Y			2013		
Second S		nttps://opencor															Y yes	N Y	4G 4G Y					complete software tool chain
Ammorphisms		nttp://techdocs								4 50					proprieta	ry	Y yes	N N	4G 4G Y					
mining https://cottage. stable Frederic Requim 68000 32 6 5 statists 2 Frederic Requim 68000 32 5 statists 2 5 statists 2 Frederic Requim 68000 32 5 statists 2 Frederic Requim 68000 32 5 statists 2		ittps://opencor							-					х ,	verilog	37 zap_top	Y yes	N N	4G 4G Y					
Exercised Properties Prop		https://github.ci							4	50							Y yes	N N	4G 4G Y					
Figure F		https://code.goo							6															no doc. xilinx constraint file
Indication Process P		nttps://github.c				32 32										rv								
Express Expr		nttps://opencor				32 32			6	4 1 200														
Institute Progress Miles Amount Pan Gisselput Miles St. 2 2 2 2 2 2 2 2 2 2		nttp://alvie.com							6										4G 4G Y	37			SoC version of modified ZPU	pipelined, removed ucf file
Substition Figure		ittp://www.ecs			4.4				-	200 220 200						46 gpgpu_ml	505_top_le	evel	40 10	+				requested & received source files
Step Column Step Column Step Column Step Column Step Column Step Column Step Step Column Step		ittps://www.mi							6	-										-			nitips://www.youtivi14K.core & mipstpga-plus	DRAM interface, I&D caches. 8789 FF
mist323 https://github.c stable Takahiro Ito RISC 32 32 37 arg. 2 James] aftera 18081 A 4 125 98 ## [418.0 1.00 1.00 8.2 1.0 1.00 1.00 8.2 1.0 1.00 1.		https://upencor				32 32														20			all files in any discrete.	
m32632 m1tps://gencor stable Udo Moeller M32032 32 8 kintex-7-5 lames Brakef 10167 6 19 16 83 ## 14.7 1.00 1.0 8.2 K verlog 18 sample, V ves V 4.6 4.6 V 200 32 3.2 2009 2019 mtp://gpun-32k.net/ 2015 2018 2018 2016 2018		https://github.c				32 32			1 10											+++				two sell test tops
Fisch International Program International Progra		nttps://opencor							6											200	24 3 200	2019	http://cpu-ns32k.net/	21.97 VAX Mips at 50MHz (Cyclone IV)
Afficiation		nttps://github.c							6														e200 has opensource	
Stand Standard S	af65k h	nttps://github.c			6502	32 8	kintex-7-3 James Brak	cef 4424	6			1.00 4.0		x 1	vhdl	13 gecko65k	Υ	N N			201	2019	http://www.6502 extended 6502 AKA 65K with 16, 32	or 64 bit data
Tapchip https://github.c alpha Andrea Corallo RISC 32 32 cyclone-S James Brakef 31331 A A3 578 10.0 ## (18.0) 1.0 3.2 I Y yrid 53 ztachip Tiles		ittps://opencor	0.6						6											\Box			778	p. c. c.
Intos://github.c Intos://git		ittps://github.c							6								Y yes	N	4G 4G Y	+				
https://github.c milkymist https://github.c milkymist mi		https://github.co							I A					$\overline{}$			V vec	N V	AG AG	+++				files no longer available, was under developm
fiscs fixes		https://github.c				32 32			6											+++				
VS86 https://gencor beta Jose Rissetto Jose Rissetto Lini Mestar Jose Rissetto Lini Mestar Lini Me		nttps://github.c				32 32			4											45				
Edge https://goencor alpha Hesham ALMatary MIPS 32 32 spatian-6 James Brakef 5345 6 7 1 8 ## 4.7 4.7 4.8 4.7 4.8 4.7 4.8 4.7 4.7 4.8 4.7 4		nttps://opencor				32 8			6	12 16 102		1.00 2.0		Χ							201		https://github.cor MMU & caches, branch cache	www.youtube.com/channel/UCNbm8Bah54c
ad486 https://github.c stable Aleksander Osman x86 32 8 kjculone-4 James Brakef 36094 4 4 47 46 ## 43.1 1.00 1.0 1.3 1 7 ystem 85 ad486 7 yes 7 46 46 7 2014 2014 complete 486, Soc Configuration no.PSC, no.MNU Spri586 https://github.c stable Limi Mestar x86 32 8 kintex-7-3 James Brakef 36094 4 4 7 46 ## 43.1 1.00 1.0 1.3 1 7 ystem 85 ad486 7 yes 7 46 46 7 32 4 2011 http://www.limi.upto the 486, Soc Configuration no.PSC, no.MNU no.PSC, no.PSC, no.MNU no.PSC, no.MNU no.PSC, no.MNU no.PSC, no.PS	edge <u>h</u>	ittps://opencor	alpha	Hesham ALMatary			spartan-6 James Brak	cef 5345			## 14.7 1	1.00	1.5	χ ,	verilog	30 edge_core	Y yes	N N	4G 4G Y		32 5 201	1 2014	Edge Processor (MIPS)	
SpriSS6 https://github.c stable Lin Mestar x86 32 8 kintex-7: James Brakef 32144 6 4 28 73 ## 14.7 1.00 2.0 1.1 X verilog 37 top_sys Y, yes Y 4.6 4.6 Y 2016 2016 http://meshoo.ng gate level dsgn, vivado project also http://meshoo.ng level dsgn, vivado project also http://meshoo.ng level dsgn,	ao486 <u>h</u>	ittps://opencor												1 Y	system v	85 ao486	Y yes			$\sqcup \sqcup$			complete 486, SoC configuration	
https://github.c https://githu		ittps://github.c							4		4-6						Y yes	Y	4G 2M Y	+++		_		LPM mem & floating point
Opc.opc8cpu https://github.c beta revaldinho RISC 24 24 kintex-7-5 James no tes 516 6 323 ## 14.7 0.80 2.0 250.1 X verilog 1 opc8cpu vision vis	5p-1586 <u>h</u>	itups://github.co							6														nttp://imesnoo.negate level dsgn, vivado project also	ittp://img.youtube.com/vi/2W1guyhCJuE/0.j
ep24 stable C.H. Ting forth 24 6 kintex-7-3 lames substite 1020 6 3 107 115 6 X vhd 1 ep24 Y asm N N 4 K 77 2002 2002 room for 37 additional op-codes removing stack clearar 24bit up https://eithub.c.u alpha Harshal Mittal RISC 24 24 24 24 24 24 24 2		https://opencor							6											30				24-bit word operations only
24bit_up https://github.c alpha Harshal Mittal RISC 24 24 zu-3e James area o 3535 2166 6 1 187 ## v21.1 0.80 1.0 42.2 X verilog 17 processor N 16M 16M N 17 32 2019 2019 basic 24-bit RISC, course work big Dff count, multiple part of eForth? data width can be expressed to the control of the		ittps://github.c							6											32 4				
p24e beta C.H. Ting forth 24 6 spartan James Brakef 1175 4 16 51 ## 14.7 0.83 1.0 36.0 X vhdl 1 p24c Y asm N 2K 2K 28 2000 part of eForth? data width can be exp		Stand House 1							3166 6											27				removing stack clear: 503 LUT6 & 143MHz
		ictps://github.c	о.р																	20				big Dff count, multiple writes to register file
										1 1				\neg						20	200			uata widii caii be expalliteti
kraken16 https://people.g stable Bruce R. Land RISC 18 18 kintex-7-5 James Brakef 281 6 1 278 ## 14.7 0.67 1.0 662.3 X verilog 1 DE2_TOPN Y asm N N 256 256 N 22 16 2008 https://people.ec Cornelli course material	kraken16 b	nttps://people.c	stable	Bruce R. Land	RISC	18 18	kintex-7-3 James Brak	cef 281	6	1 278	## 14.7	0.67 1.0	662.3	X ,	verilog	1 DE2_TOPk	Y asm	N N	256 256 N	22	16	2008	https://people.ecc Cornell course material	

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	blk F	ਝ tool	MIPS c	lks/ KIPS	ven dor	S src s	#src files top file	g chai	fltg 'S' pt P	max ma dat in:	ax byte st adrs	adr mod	# reg		last revis	secondary web Iink note worthy	comments
spartanMC	http://www.spa						James Brakef		6							38 spartanm							2012		SPARC like register windows	
chad pdp1	https://github.c		Brad Eckert Yann Vernier		18 16 18 18		James vivado James Brakef		2211 6		## v21.1 ## 14.7					33 mcu_arty 15 top	Y yes	N N	64K 64 4K 4	K N	28	16		2021	verilog, .f &.c code; fpga project file http://pdp-1.com PDP-1 descended from MIT TX-0	uses Minimal UART from opencores
verilog-harvard	https://github.c	om/javwo	Jae-Won Chung				James multi-	171	6		## v21.1		1.0 1399	X		5 cpu01	Y		#### ##		23	4	2019		multi-driven nets	single cycle CPU that has an IPC of 1
pumpkin	https://github.c	om/Steve		accum			James Brakef		67 6		## v21.1		2.0 1261	^		6 hello_wo					14	-	2013	2020	scalable, 16-bit, 16 instruction soft (
leros	https://opencor		Martin Schoeberl		16 16	opercen e	Martin Schoe	112	6	1 182			1.0 1089	IX		5 leros			256 64			2	2 2008		https://github.cor 256 word data RAM, PIC like	short LUT inst ROM
J1 Lutiac	www.excamera		James Bowman David Galloway, David		16 16		James area o David Gallow	253 140	6 A	1 336 4 198			1.0 1061 1.0 947.6	X	vhdl & ve	1 j1	Y forth	N	64K 64		64	32	2 2006	2015	https://github.cor uCode inst, dual port block RAM Talks at Un. Toron synthesis maps PC into ucode	16 deep data & return stacks no inst mem; small state machine, ~200 inst o
hamblen_scom	http://hamblen		James O. Hamblen	accum			James altera	80	4		## q18.0		2.0 852.7	i		1 scomp			256 25	6 N	4			2008	http://hamblen.ed from Hamblen 2008 "Rapid prototy	
iDEA	https://github.c	alpha		RISC	16 32	virtex-6	Liu Chi unable	321	6	1 2 405			1.0 845.3	Х	verilog	22 cpu_top			64K 64	IK N	24	32	9 2011		The iDEA DSP Bloc uses DSP slice in barrel mode for AL	
octavo cpu16	http://fpgacpu.o http://www.ultr	beta	Charles LaForest C.H. Ting	reg forth	16 16	JUGUA 4	Charles LaFor James Brakef		A 6	1 330			1.0 737.0 1.0 702.1	l v		18 Octavo 1 cpu16			64K 64	IK N	14	16	10 2012 2000		https://github.cor 8 core barrel, adjustable data width	~= performance across word sizes, no call/rtn CPU24.vhd with width=16
p16b	тер.//		C. H. Ting		16 5		James case co		6		## 14.7		1.0 648.1			1 cpu16			64K 64		28		2000		part of eForth?	data width can be expanded
xr16	https://github.c	stable		RISC	16 16	kintex-7-3	James Brakef	273	6	263			1.0 644.8	Х		4 xr16	Υ		64K 64	łK		16	1999		handcrafted instruction set	tool FPGA P&R, speed mode better
dspuva16	http://www.DT		Santiago de Pablo James Bowman		16 16		James Brakef James DFF ex	332 518	6		## 14.7 ## 14.7		1.0 640.7 1.0 636.1	X		1 dspuva16			256 4 64K 64		40 20	16	2 2006	2004	www.1-core.com/ 16 bit data memory, 24 bit regs https://github.cor/uCode inst, dual port block RAM	broken web link DFF used for 18 deep data & return stacks
s16x4a	https://github.c		Samuel Falvo II		16 4		James Brakef	514	6		## 14.7		1.0 620.7			1 s16x4a	Y		64K 64		12		2012		kestrel #2, byte & word data	derived from Myron Plichota's design (stream
msl16		beta	Philip Leong, Tsang, Le	forth	16 4		James Brakef	303	6		## 14.7		1.0 566.4	Х	vhdl	13 cpu	Y asm		256		16		2001		CPLD prototype	
misc16	https://github.c	om/Steve	Steve Teal		16 16		James Brakef	197	78 6		## v21.2		1.0 558.4			1 misc	Y yes	N	64K 64		10			2021	16-bit minimal CPU which only has	single instruction 'mov'
xucpu streamer16	https://opencor		Jurgen Defurne Myron Plichota		16 16	operter. e	James Brakef James Brakef	356 143	6	4 187	## 14.7		1.0 524.8 1.2 485.6	X		25 system_4 8 streamer		N N	4K 4		8 2		2015		Experimental Unstable CPU http://www3.sym MIPS/inst reduced	2nd web adr non-functional
atlas core	https://opencor		Stephan Nolting				James vivado		285 6		## v21.1	0.20	1.0 436.4			8 ATLAS_CI					80	8	2013		ARM thumb like inst set	non-MMU version
fpga4_mips16_	http://www.fpg		Van Loi Le	RISC	16 16	kintex-7-3	James Brakef	369	6	200	## 14.7	0.67	1.0 363.1	Х	verilog	8 mips_16		N	65K 65	5K	13	8	2017	2017	educational, no block RAM inferred	same prog & data mem and alu as mips16_16
micro16b	http://members		John Kent		16 16		James Brakef	205	6		## 14.7		2.0 349.0	Х		1 u16bcpu					8	16	2002		http://members.c very limited inst set	MIPS/clk adj'd, 2 clks/inst
alwcpu risc core i	https://opencor		Andreas Hilvarsson Manuel Imhof		16 16 16 16		James Brakef James Brakef	377 349	6		## 14.7 ## 14.7		1.0 345.5 3.0 336.8	ILX X		7 top 13 CPU	ome Y asm		64K 64		-	16 8	2009 4 2001		lightweight CPU Havard arch, thesis project	maximal features derived clocks: estimated derating
ncore	https://opencor	alpha	Stefan Istvan	accum	16 8	kintex-7-3	James Brakef	223	6	105	## 14.7	0.67	1.0 316.3	Х	verilog	3 nCore	Υ	N	128K 64	lK	16	16	2006	2018	This is a little-little processor core	
raptor16	www.spacewire	stable	Steve Haywood		16 16		James Brakef	590	6	319			2.7 280.2	Х	vhdl	1 raptor16	Y yes	N N	64K 64	IK N			2004		8 data & 8 adr regs	no multiply, 8 adr modes
dgb16 vafc	see FISA64	0.00.0	Robert Finch Tim Wawrzynczak	RISC forth			James Brakef James Brakef	780 617	6	4 247			1.0 269.0 1.0 268.5	X		1 dbg16 20 cpu	Y	N Y	8K 8	ĸ	26	8		2014	https://github.cor inside FISA64 project	debug uP for fisa64 influenced by J1, F16 & C18
diogenes	https://opencor	beta	Fekknhifer	RISC	16 16		James Brakef	807	6		## 14.7		1.0 246.3	x		11 cpu	Y asm		1		20		2008		"student RISC system"	initidenced by 51, 110 & C10
sayeh_process	https://opencor	stable	Alireza Haghdoost, Arr	RISC	16 8		James Brakef	479	6		## 14.7		1.0 229.7	Х	verilog	13 Sayeh	Υ	N	64K 64			32	2008		haghdoost.persiangig.com	simple RISC
opc.opc3cpu	https://github.c		revaldinho Kris Demuynck	accum	16 16 16 16		James reduce James no me	174 768	280 6		## 14.7 ## v21.1	0.00	4.0 226.9 1.0 218.1	X		2 opc3cpu					13 3	10	2017		https://revaldinhc OPC3 16-bit OPC1, for XC95144 CPL https://hackaday.ibare CPU	See hackaday One Page Computing Challenge
moncky table887	https://gitlab.co		Robert Finch	RISC	16 16		James no me James Brakef	643	280 6		## V21.1 ## 14.7		1.0 218.1	X		36 Moncky3 2 table887		N N			28	16	2020		https://nackaday.i bare CPU	included with Table888 source code
ep16	https://github.c	beta	C.H. Ting	forth	-	kintex-7-3	James Brakef	837	6	254	## 14.7	0.67	1.0 203.6	Х	vhdl	5 ep16.vhd	Y yes	N N	32K 32		32		2005	2012	PDF files initialized Lattice memory blocks	5-bit instructions
pancake	https://people.e		Bruce Land	stack	_		James bypass		6				1.0 194.8			7 de2_mini					31		2010		http://www.cs.hir The Pancake Stack Machine dervied	
atlas_2K yasep	https://opencor https://hackada		Stephan Nolting Yann Guidon		16 16		James vivado James reduce	1222 632	1160 6		## v21.1 ## l14.7		2.0 170.0	AX		19 ATLAS_2F 3 microYAE					51	16	2013		ARM thumb like inst set www.youtube.cor JavaScript generated VHDL, revisior	has MMU & full SOC features
орс.орс6сри	https://github.c		revaldinho				James Brakef	450	6		## 14.7			Х		2 орс6сри					27 4	16	2017	2019		see hackaday One Page Computing Challenge
b16	www.bernd-pay		Bernd Paysan	forth			James Brakef	554 735	6				1.0 161.7	IX			Y yes						2002		https://github.cor two versions: one/15 source files, d	
kestrel-2 mcip_open	https://onencor	stable beta	Samuel Falvo II Mezzah Jbrahim	forth PIC18	16 16		James Brakef James Brakef	/35 881	6	8 172 1 200			1.0 157.2 1.0 152.1	X		27 M_kestre 23 MCIOope			64K 64		20		2 2012 2014		https://hackaday. J1 with wishbone bus light version of PIC18	M_j1a runs at 244MHz & 368 LUTs
ensilica	http://www.ens		ensilica.com				ensilica	1100	6	160			1.0 145.5	IX	verilog	eSi-1600			64K 64	K Y	92 10	16	5 2001		verilog source included with license	room for 90 user inst, also as ASIC
opc.opc5lscpu	https://github.c		revaldinho		16 16		James Brakef	383	6		## 14.7	0.67	3.0 144.0	Х	verilog	2 opc5lscpu	y asm	N N	64K 64	IK N	18 4	16	2017		https://revaldinhc	see hackaday One Page Computing Challenge
opc.opc5cpu ejrh cpu	https://github.c	stable	revaldinho Edmund Horner		16 16 16 16		James Prakef	273 928	6		## 14.7 ## 14.7		3.0 143.6	X		7 opc5cpu 17 machine		N N	64K 64	IK N	15 4	16	2017		https://revaldinhc OPC5 RR inst, ISA similar to OPC1 see web archive for doc	see hackaday One Page Computing Challenge
dragonfly	http://www.leo		LEOX team		16 16		James Brakef	788	6				1.0 139.3	X		6 dgf_core		N	256 2	К		10	2001		unusual, uses FIFOs	
verilog-65C02	https://github.c		Arlet Ottens	6502			James vivado	327	98 6		## v21.1						yes		64K 64	IK Y			2011		https://github.cor used in 100MHZ 6502 DIP module	rewritten for 6LUTs, spartan6 version has blace
minicpu-s tigli_cpu	https://github.c	stable	Michael Morris Cleiton Juffo		16 8		James Brakef James Brakef	147 636	6		## 14.7 ## 14.7		28.0 120.6	X		2 both	Y	N v	64K 64	14	16	16	2012		separate source for each CPLD chip, course project, not pipelined	no LUT RAM for reg file
hpc-16	https://opencor		Umair Siddiqui		16 16		James Brakef	871	6				1.0 116.6			20 cpu			64K 64	***	10	16	2013		course project, not pipenned	THE LOT KANN TOLLIES THE
minicpu	http://www.cs.l		Hirotsugu Nakano		16 5		James lots of	433	6		## 14.7			Х	verilog	7 minicpu			4K 4		26			2018	same as tiny-cpu	uses Flex, Bison & Perl to create gcc compiler
lem16_18 multicycle risc	https://github.c	alpha	James Brakefield Yash Sanjay Bhalgat		16 18 16 16		James Brakef James Brakef	483 1470	6	1 294	## 14.5		1.0 97.4 1.0 97.0	X		2 lem16_18 62 risc15	βm		256 1 64K 64		77 15	0	1 2010 2015		variable bit-length memory read/wi multi-cycle IIT-B-RISC15 ISA	it op-codes coded, untested developed on Altera, course project
c16too	https://www.sc		Cole Design and Devel		16 16		James Brakef	510	6				4.0 88.9	x		1 core	Y asm		64K 64		20	8	2013		coledd.com/electi graphics capability	clock/2 and six phases
dcpu16	https://github.c	beta	Shawn Tan, Marcus Pe	RISC	16 16	kintex-7-3	James Brakef	662	6	1 318	## 14.7	0.67	4.0 80.4	Х	vhdl & v	5 dcpu16_c	Y asm	N N	64K 64	IK N	37	8	2009	2012	https://en.wikiper for the 0X10c game	4+ addressing modes, 4 & 5-bit reg /modefield
ep994a oc54x	https://github.c		Erik Piehl Richard Herveille	9900 DSP	16 16 16 16		James Brakef James Brakef	1340 2225	6	1 180			3.0 59.0	X		10 ep994a 10 oc54_cpu						16	2016		https://hackaday.i TI 990 emulation 40-bit accumulator, barrel shifter	also tms9902 (uart) core by Paul Urbanus? C54x clone
forth-cpu/h2	https://opencor		Richard Howe		16 16		James Braker James Brakef		6		## 14.7					10 ocs4_cpu 11 top	ryes		64K 64		25	\vdash	2002			L derived from J1, hex & bin files in 2/16/2018 t
cole_c16	https://www.sc	beta	Cole Design & Develop	RISC	16 16	spartan-6	James Brakef	554	6	298	## 14.7	0.67	7.0 51.4	Х	vhdl	1 core			64K 64		20	8	2002	2012	https://blog.classy (7) clks per inst, complete SOC	
microcore	http://www.pld		Klaus Schleisiek	forth TTA	16 8 16 16		James Brakef	1101 810	6		## 14.7 ## 14.7					17 ucore120	Y asm	N Y	4K 4	K		-	1999	2004		d no block RAM?, uses tri-state signals
uTTA c-nit	http://www.r-n	stable	Hans Tiggeler Sumit		16 16		James Brakef James xilinx L	752	4				1.0 47.4 2.0 44.5			23 utta_stru 6 soc	on asm		64K 64	IK Y	22	15	2003	2004	http://www.ht-lat time triggered arch RISC with several load/store modes	bad weblink
bobcat	3,7,1	beta	Stan Drey		16 24	kintex-7-3	James Brakef	1622	6		## 14.7	0.67	1.0 44.0	Х	vhdl	30 bobcat_c	d Y	N	64K 64	₽K			1998	2000	·	dead web links
neo430	https://opencor		Stephan Nolting				Stephan Nolti		6				8.0 42.5			19 neo430_t					45	16		2021	https://github.cor website has detailed resource untili	
blue cd16	http://anycpu.o		Al Williams Brad Eckert	forth			James Prakef	1025 681	4		## 14.7 ## 14.7		2.0 41.0			16 topbox 16 cd16	web		4K 4		16	2	2009		derived from Caxton Foster's Blue http://web.archiv Spartan-3 block RAM	http://www.youtube.com/watch?v=dt4zezZPi bare core
xgate	https://opencor		Robert Hayes	RISC	16 16	kintex-7-3	James Brakef	2778	6	159	## 14.7	0.67	1.0 38.3	Х	verilog	7 xgate_to	Y	N			42	16	2009	2013	high pin count	Freescale XGATE co-processor compatible
aap	https://github.c		Simon Cook		16 16		James Brakef	7193	A		4-6.6		1.0 36.6		verilog	7 de0_nand	Y yes	Y	64K 16			64	2015		http://www.embe includes Altera project	4 to 64 reg, 24-bit pc, no status reg
jop openmsp430	https://opencor	stable stable	Martin Schoeberl etal Oliver Girard	forth MSP430			Martin Schoe Oliver Girard	2000 1147	4 A	1 98			1.0 33.5 2.0 28.5	I IX		11 core 30 openMSP	Y yes	N N	256K 25	IK Y	+	16	2004		https://github.com/jop-devel/jop near cycle accurate	java app builds some source code files performance spreadsheet
w11	https://opencor		Walter Mueller	PDP11	16 16	kintex-7-3	James Brakef	1760	6	1 1 147	## 14.7	0.67	2.0 28.0	Х	Y vhdl	118 pdp11_cc					70 13	8	2010	2019	https://github.cor Boots UNIX, has MMU & cache, reti	o PDP-11/70 CPU core and SoC
a2z	https://hackada	stable			16 24	cyclone-4	James Brakef	1524	4		## q17.0	0.67	1.0 27.4	_	verilog	top_a2z							2016	2018		
t180-cpu stack_machine	http://people.or	stable stable	Leonard Brandwein Bruce R. Land	accum forth	16 8		James bypass James Brakef	709 5101	6		## 14.7 ## q18.0		3.0 26.2 0.3 25.9	X		23 cpu 9 VGA_srar			64K 64		182	\vdash	2016		https://www.vtto 8-bitter with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller VGA output, uses Nakano's tiny_cpu
msp430_vhdl	https://opencor		Peter Szabo		16 16		James Braker	1735	6	127	## 418.0	0.67	2.0 24.5	IX	vhdl		Y yes					16	2009		Comprehensive verification was not	
dme	https://github.c		ErwinM	RISC	16 16	kintex-7-3	James Brakef	1755	6	53	## 14.7	0.67	1.0 20.4	Х	verilog	49 cpu	Y yes	N	64K 64	IK Y	40	8	2016		based on magic-16	computer & computer2 null dsgns: no outputs
sub86 mcl86	https://opencor	е-ре-	Jose Rissetto Ted Fried		16 8 16 8		James Brakef	1916 308	6	4 180	## 14.7	0.67	3.0 20.1 20.0 19.6	X	verilog	1 sub86	Y yes	N N	64K 64	K Y	+	7	2012	2013	very small x86 subset core	no segment registers, limited op-codes
pdp11-34verild	www.heeltoe.co		Brad Parker				Ted Fried James Brakef		A	4 180	## a13.1	0.67	2.0 16.7	IX	y verilog	24 pdp11	Y yes	N N	64K 64	IK T	70 13	8	2016		http://www.embe microcoded, meets original 8088 ti boots & runs RT-11, EIS inst & MMU	IIIIIR TOOMIN
p				, 1	20				- 1.0				-1 -0.7		1	10-0-4	1 11100	1 1	, 0		-1 -5		1-203			

_uP_all_soft folder	opencores or	status	author	style /	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT	off 5	₽ blk F	क ver /i		IPS ve	n o src		file 👸 d	tooi chai fltg		nax max byte		ir #	e vea	t last	secondary web note worthy	comments
s430	https://www.p-	stable	Paul Taylor	MSP430	16 16	artix-7	Paul Taylor	449	6	100		0.67 9.0	16.6	vhdl	1 s430			6	4K 64K Y		Ť	201	9 2019	msp430 subset with 8-bit alu	coded for size & not for speed
v1_coldfire	https://www.sil		ar IPextreme	68000	16 16	cyclone-3 f		5000	4	80	0	0.89 1.0	14.2 I	verilo	g	Υy	es N	N 4	4G 4G Y		16	200		https://www.silva free for Altera	3500 LUTs on Stratix-III
pdp2011	http://pdp2011.		Sytse van Slooten	PDP11	16 16	kintex-7-3 J	James Brakef	5060	6					Y vhdl	3 cpu	Yy	es Y	N 6	4K 64K	70 13	3 8		8 2019	http://pdp2011.sy SoC, build files for A&X boards	complete impl including orig IO devices
next186	https://opencor		Nicolae Dumitrache		16 8		James Brakef	1966	Α		## q13.1 C			(verilo	g 4 Next	.86_(Y y	es N	N 1	M 1M Y				2 2013	boots DOS	
s80186	https://github.c	stable			16 8			1750 1751	A 4	16 57		0.67 2.0			n v 50 core	Y	N		IM 1M Y	-	-		7 2021	https://www.jami 80186 binary compatible core 8080 derivative, optional UART, 8-bir	implementing the full 80186 ISA xilinx 4K RAM primitives
c16 s4pu	https://opencor	stable	Jsauermann Gabriel de Sant'Anna		16 8		James Brakef Gabriel de Sa		1622 4		## 14./ 0				22 Boar 17 s4pu	1_cpmii y	es N sm N	6		22	- 5		7 2020	8080 derivative, optional UART, 8-bit	in Portuguese
marca	https://opencor	stable	Wolfgang Puffitsch		16 16		James Brakef	1763	1022 4 A	00 00	## q13.1 C		10.1 I		40 marc		N N		RK 16K	75	16	4 200		serial multiply & divide	clks/inst is approx
rtf8088	https://opencor		g Robert Finch	x86	16 8		James Brakef	4514	6		## 14.7 C		8.6 X						M 1M Y	1.0			2 2013	https://github.cor 8-bit memory data, e.g. 8088	
ao68000	https://opencor	beta	Aleksander Osman	68000	16 16		James Brakef	3479	Α		## q13.1 C		8.1 I	Y verilo	g 1 ao68	000 pm y	es N		4G 4G Y				0 2012	uses microcode, instruction prefetch	buffer
zet86	https://opencor		Zeus Marmolejo		16 8		James Brakef	3642	6	1 68	## 14.7 C		6.2 X		g 32 fpga								8 2018		Zet The x86 (IA-32) open implementation
tg68	https://opencor	stable		68000	16 16		James Brakef	2331	6	44	## 14.7 0		3.2 X								16		7 2012	TG68 - execute 68000 Code	for use with Minimig
pop11-40 k68	http://www.ip-a		or Naohiko Shimizu Shawn Tan	PDP11	16 16 16 16		Naohiko Shim James Brakef		4	20			2.5 I		17 top	Yy			4K 64K Y		3 8	200	3 2009	www.ip-arch.jp/in Boots UNIX 68K binary compatible	various papers, no verilog or vhdl
suska-III	http://www.exr		Wolfgang Forster		16 16		James Braker	7388	A		## a13.1 C			vhdl					4K 4G Y	+++	16		3 2009	for use as an Atari ST	
aoocs	https://github.c	beta			16 16		James Brakef		A		## q18.0 C				g 22 aoO0	S on v	es N	14 2	4G 4G Y		10		0 2011	uses ao68000 core, Amiga chip set e	Wishbone Amiga OCS SoC
	//				15 15					1 227									4K						
acc agcnorm	https://github.c		Juan Gonzalez-Gomez Dave Roberts	accum			James rom & James Brakef	3732	4		## 14.7 C	0.67 2.0 8				Y y		_	4K 72K N	11	1		6 2016 2 2012	https://github.cor 26 chptr course using Apollo Comma http://klabs.org/h Apollo Guidance Computer via 3-inp	
	nttps://opencor					оролови о		0.00							0 100					11	1				I
cardiac	https://opencor		e Al Williams	accum	13 12		James Brakef	557	4	71					g 16 vtach		sm N	1	.00 100 N	10		201		https://www.cs.di CARDboard Illustrative Aid to Compu	
wb4pb	https://opencor	stable	Stefan Fischer	picoBlaze	13 13	spartan-3	Stefan Fische	309	4	1 102	## 14.7 0	0.33 3.0	36.2 X	Y vhdl c	r v 14 picob	laze_wb_	uart	Y		-	\rightarrow	201	2013	https://en.wikiper	kcpsm3 only works for Spartan 3
usimplez	https://opencor	stable	Pablo Salvadeo etal	accum	12 12	stratix-2	Pablo Salvade	48	4	134	q9.1 C	0.17 2.0 2	37.9 I	vhdl	3 usim				12 512	8		201	1	http://www-gti.de part of university course, simplez+i4	has an index register
pdp8verilog	www.heeltoe.co	stable		PDP8	12 12		James Brakef	505	6	366	## 14.7 C			verilo	g 18 pdp8	Yy	es N				8	200		boots & runs TSS/8 & Basic	
the12X_12uP				stack/acc			James Brakef	972	6						2 the1				4K 4K N	54	64	1 201		combo stack/accumulater design	load/store arch, not optimized
pdp8	https://opencor		Joe Manojlovick, Rob I	PDP8 PDP8			James Brakef	1219	6		## 14.7 C			Y vhdl	55 cpu 11 top	Yy	es N	N 3	2K 32K	-	8		2 2016	PDP-8 Processor Core and System	Boots OS/8, runs apps, several variants
pdp8l	nttps://opencor	beta	Ian Schofield	PDP8	12 12	, ,	James Brakef	1088			## q13.1 U			vnai	11 top	Y y	es N							Minimal PDP8/L implementation wit	n 4K disk monitor system
eric5	http://www.ent	propriet	ar Thomas Entner	forth	9 8	cyclone-4	entner-electr	110	4	opt 60	C	0.42 1.0 2	29.1 I	propr	etary	$-\Pi$		5	12 1K	$\perp T$	3-4	200	5 2011	25 MIPS: ERIC5xs, ERIC5Q	
ssbcc	https://opencor	stable	Rodney Sinclair	forth	8 9	kintex-7	Rodney Sincla	196	6	474	14.7 0	0.33 1.0 7	97.9 IL	X verilo	z 3 core	Y a	sm N	Υ :	1K 8K Y	41	3	201	2 2014	https://github.cor Python program generates the Verile	inst after branch/call/rtn always execs
non-von-1	https://www.ch	stable		accum	8 8		James Brakef	230	6	556	## 14.7 C	0.33 1.0 7	97.1	verilo		ontop n		. (64 Y	30				SIMID in tree structure	A & B regs, instructions broadcast
avr8	https://opencor	beta	Nick Kovach	AVR	8 16	kintex-7-3 J	James Brakef	174	6	418		0.33 1.0 7	92.2 X		g 1 rAVR		es N				4	201		Reduced AVR Core for CPLD	not a full clone, doc is opencores page
8bit_chapman	http://www.ece	beta		forth	8 8		James vivado	132	63 6		## v21.1 C				10 stack		N		56 256 Y	24			8 1998	course work	
mcpu	https://opencor		Tim Boscke	accum	8 8		James Brakef	41	6		## 14.7 0				1 tb02	pu2 Y a	sm N		64 64 Y	4			7 2018	https://github.cor MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst
mroell_cpu myrisc1	https://bitbucke		Matthias Roell Muza Byte	accum	8 8		James added James Brakef	185 121	6 A	357	## 14.7 C			-	8 cpu	Y Y	N.	V 2	56 256 Y	16	-		4 2016 1 2011	university course project	AKA Mano Machine. LPM macros
riscuva1	https://www.co		S. de Pablo	picoBlaze			James Braker	109	6	2 231					g 1 myRl g 1 riscu				56 1K Y	35	4		5 2006	https://en.wikiped Verilog source included in PDF file https://github.cor Verilog source included in PDF file	also VHDL version by Bikash Gogoi with identic
lwrisc	https://opencor		Li Wu	accum	8 12		James Brakef	88	A		## q13.1 C					ore a	sm N			16			8 2009		absolute addressing only, lowered MIPS/clk
popcorn	http://www.fpg	stable	Jeung Joon Lee	accum	8 8x	kintex-7-3 J	James Brakef	267	6	347	## 14.7 C	0.33 1.0 4	28.4 X	verilo	g 4 pc	Y	N	6	4K 64K Y	43		199	8 2000	small 8 bit uP	, , , , , , , , , , , , , , , , , , ,
td4	https://github.c		cielo_ee	accum	8 8	Spartan 5	James Brakef	102		200				verilo	g 5 td4_1				16 Y				2 2015		very small uP
cosmac	https://github.c		Eric Smith		8 8		James Brakef	244	6		## 14.7 0				1 cosm					100	16		9 2020	AKA COSMAC ELF of 1976	Fmax is for bare core, runs CamelForth
mcu8	https://opencor		Dimo Pepelyashev	accum	8 8		James Brakef	274	6	299					16 proce				56 256 Y	17		200		asm, simulated, builds?	
picoblaze nocpu	https://www.xil		Ken Chapman John Tzonevrakis	picoBlaze RISC	8 18	MILICA / C	James Brakef James Brakef	110 175	6		## 14.7 C				1 kcspi g 5 cpu		sm N io N			-	-	200	3	https://en.wikiped 2 clocks/inst, no prog ROM minimal & complete	this is the original picoBlaze author 8 ALU inst, 3 port reg file
ahmes	https://github.c		Fabio Pereira		8 8		James Braker	186	6		## 14.7 0			B vhdl					56 256 Y	15 1	4	201	6 2017	http://embeddedsystems.jo/ahmes-a-simple-8-hit-cou	i hare CPU with no RAM
tinycpu	https://opencor	alpha		RISC	8 8		James Brakef	136	A	384	## a13.1 C				2 tinyc		sm N			12	4		2 2012	directory contains subset of 6502	MIPS/inst reduced due to few inst
parwan			Zainalabedin Navabi	accum	8 8		James Brakef	157	6						g 16 par_l								5 1997	2nd uP in director from VHDL: Analysis and Modeling of	
gumnut	http://digitaldes	stable	Peter Ashenden	RISC	8 18		James Brakef	388	6	259		0.33 1.0 2	20.7 D	verilo	g 6 gumi	ut-rt Y a	sm N	Y 2	56 4K Y		8	200		see Digital Design: An Embedded Sys	tems Approach Using VHDL
p16c5x	https://opencor		e Michael Morris	PIC16	8 14		James Brakef	378	6	252					g 3 P16C	x Yy	es N	Y 2	56 4K Y				3 2014		
dfp	https://opencor	stable	Ron Chapman	forth	8 8		James Brakef	297	6	192	## 14.7 0	0.33 1.0 2	13.2 X		25 Data	low! Y		Н.				200	3 2009	8-bitter, generates a custom VHDL s	ack machine, compiler is in Forth
8bit-verilog_mc	instruct1.cit.com	stable	Yamin Li. Wanming Ch	RISC	8 8	zu-2e J arria-2 J	James timing James Brakef	392 121	6 A	1 500	## v20.1 0	0.17 2.0 2	10.5 X	verilo	1 cpu		N.	N 6	12 512 Y	16	-	201	2 2012	used in Cornell EE475 course	MIPS/inst reduced due to few inst
aizup/aizup_m opc.opccpu	https://github.c		revaldinho	accum	8 16		James reduce	101	A 6	526						u V a	sm N			13 3	4		5 1998 7 2019	https://revaldinhc OPC1 one page computer for CPLD	see hackaday One Page Computing Challe
ррх16	https://opencor		Daniel Wallner		8 14		James missin		6		## 14.7 C				10 P16C					15 5	1		2 2009	both 16C55 & 16F84	with fake instruction ROM
babyrisc	http://www.san	stable	John Rible	RISC	8 16	zu-3e	James vivado	249	6	286	## v21.1 C	0.33 2.0 1	39.3 X		g 1 qs5_				4K 64K Y	15	8	199	7 1999	http://www.sandi part of a three class course	memory rd/wt & ALU per clock
opc.opc2cpu	https://github.c	stable	revaldinho	accum	8 16	kintex-7-3 J	James reduce	117	6	556	## 14.7 C		78.1 X	verilo	g 2 opc2					12 3	3		7 2019		see hackaday One Page Computing Challenge
risc16f84	https://opencor	stable		PIC16	8 14	MINICA 7 C	James Brakef	375	6	392		0.33 2.0 1										200		derived from CQPIC by Sumio Morio	
lipsi	https://github.c		Martin Schoeberl	accum	8 8	.,	Martin Schoe	162	4	1 162		0.17 1.0 1		scala		Y			4K 64K Y	9 3	16		7 2019	https://github.cor goal is 100 LUTs, program mapped to	
pic_coonan aizup/aizup pi	instruct1 cit con	alpha stable	Tom Coonan Yamin Li, Wanming Ch	PIC16 RISC	8 14	KITICK-7-53	James Brakef James Brakef	328 198	6	1 165 375					7 piccp 1 cpu	u Y y	es N sm N	N F	JU 4K 1	16	1	199		used in Cornell EE475 course	risc8 by Tom Coonan also a PIC uP MIPS/inst reduced due to few inst
brainfuckcpu	https://opencor	beta		mem	8 3		James Brakef	110	6		## 14.7 C				g 1 brain				U-FK 1	8	0		4 2015		adj prog & data mem size, terrible name
classy_core_17	https://github.c	om/clas	Andreas Schweizer	AVR	8 16		Andreas Schv		4		## 14.7 C			vhdl	8 top		es N	6	4K 128K Y	72	32	1-72	2019	https://blog.classi	Implementing a CPU in VHDL parts 13
tisc	https://opencor		Vincent Crabtree		8 8	kintex-7-3 J	James Brakef	195	6	87	## 14.7 C	0.33 1.0 1	47.1 X		1 TISC		N	2	56 1K Y		2		9 2009	Tiny Instruction Set Computer	minimal accumulator machine
inst_list_proce	https://opencor		g Mahesh Palve	accum	8 15		James using a	786	6	1 340						Υ	N		28 1K	32		201		pipelined, state machine	UART, SPI & timer included
complete_8bit	https://www.qu		Van-Lei Le	DIG: 5	8 8		James modifi	208	6						6 com				96 128 Y	+	+	201		hus the state of Guine as	memory_unit uses block RAM, IO ports prune
synpic12 free risc8	https://wah ===		Miguel Angel Ajo Pelay Thomas Coonan	PIC12 PIC16	8 12		James Brakef James Brakef	474 355	6	1 197 142					7 synpi				56 2K Y	++	+	201	2011	http://projects.nb CHDL to verilog	bad weblink
fluid_core	https://opencor	alpha		RISC	8 14		James Braket James Brakef	956	4	381					,		es N		30 4A Y	+	Q	200		data width adj., mem sizes adj.	www.manuspring.com/_tcoonan/index.ntml
pt13	http://www.sin		Daniel Ogilvie	accum	8 R		James Braker	301	6	357					g 1/ Fluid g 1 pt13		sm N		4K 8K Y	40 3	3 "		1 2018		micro-code & register updates, minimal ISA
bytemachine	https://github.c		e cOpperdragon		8 8		James Brakef	319	6		## 14.7 C								4K Y	30	+		6 2017	top is Altera schematic	results are for 2016 bare core
aizup/aizup_ov	instruct1.cit.cor	stable	Yamin Li, Wanming Ch	RISC	8 16		James Brakef	138	6	318	## 14.7 C	0.17 3.0 1	28.3 D		1 cpu	a	sm N	N 6		16	4	199	5 1998	used in Cornell EE475 course	MIPS/inst reduced due to few inst
open8_urisc	https://opencor		Kirk Hays, Jshamlet	RISC	8 8	KITICK-7-53	James Brakef	691	6	1 263	## 14.7 C	0.33 1.0 1			9 Oper		es N	6	4K 64K Y		8		6 2021	accum & 8 regs, clone of Vautomation	n uRISC processor, in use
up1232	http://www.dte		Santiago de Pablo	RISC	8 16		James Brakef	220	6	244		0.33 3.0 1		-					4K 64K Y	33 2	32	200	2000	bare core, prog size 4K to 64K	description in source files
verilogboy	https://hackada		Wenting Zhang	risc-v	8 8	20 50	James vivado	872	608 6	313						Yy	es N	N 6	4K 64K Y	20			2019	https://github.cor Game Boy in Verilog, both CPU (SM8	
8bit_piped_pro nanoblaze	https://opencor	stable	Mahesh Sukhdeo Palve François Corthav	RISC picoBlaze	8 16		James swapp James Brakef	1049 247	6	1 370	## 14.7 C					Y arela	cm	Η,	56 2K Y	20	16	201	3 2017 5 2015	https://github.cor uses Perl as assembler nanoBlaze compatable, adjustable d	use Perl to generate ROM file
pacoBlaze	www.blever.org		e Pablo Kocik		8 18		Pablo Kocik	177	4	1 109		0.33 2.0 1						_	56 2K Y	57	+	2 201	2006	3 versions, behavioral coding	1
sap	https://opencor	stable		accum	8 8		James no LU1	48	6	200	## 14.7 C				15 mp s		N N		16 16 Y	5	+	201	2 2017	https://shirishkoir Simple as Possible Computer from M	https://www.youtube.com/watch?v=prpyEFx
qs5-rible	http://www.san		John Rible		8 16		James Brakef	468	6		## 14.7 0				g 1 qs5_			_	56 32K Y	╧	エヿ		8 1999	used in his class, also uses eP32	pipyer A
tinyfpga	https://github.c	stable	Ken Jordan	accum	8 8	kintex-7-3 J	James Brakef	185	6	1 175	## 14.7 C	3.6	36.9 X	vhdl	12 syste				16 16 Y	10		201	7 2017	educational 8-bitter with 4-bit addre	why use block RAM?
fpga4_8bit_up	http://www.fpg		Van Loi Le		8 8		James Brakef	258	6	1 200	## 14.7 C	3.0	35.3 X	vhdl	9 com	uterome	N	9	96 128 Y	10	2		6 2016	book: LaMeres Int educational	16 input & 16 output ports fill out 256 byte ad
verilog-6502	https://github.c		Arlet Ottens		8 8		James vivado		112 6	333	## v21.1 C	0.33 3.0	77.2 X	verilo	g 2 cpu	y.	es N	N 6	4K 64K Y	$\perp \perp$	\perp		7 2018	http://ladybug.xs4all.nl/arlet/fpga/6502/	
ae18	nutps://opencor	peta	Shawn Tan	PIC18	8 16	zu-3e	James vivado	954	501 6	208	## [VZ1.1] C	.55 1.0	/2.1 IL	A	g 1 ae18	core y	es N	Y 4	+v TIM	\bot	\perp	200	3 2009	https://hackaday.i not 100% compatable	negative edge reset "clock"

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA repor co	om LUTs	Dff 5	Bik F st tool M	IIPS clks/ KIPS	ven	S code	#src files top file	g chai	fltg 'A pt H	max max by	te tsu #	adr # mod reg		rt last	secondary web link note worthy	comments
risc8	https://web.ard	stable	Tom Coonan	PIC16	8 17	kintex-7-3 James Bra	akef 355	5 6	154 ## 14.7 (0.33 2.0 71.	5 X				N Y	256 2K	1		199	9 1999	https://github.cor excellent HTML doc	directory contains derivative design by another
navre	https://openco	r stable		AVR	8 16				207 ## 14.7 (AILX	verilog	1 softusb_n	Y yes	N	64K 64K	72	32	2 201		https://www.milk AVR clone, part of www.milkymist.or	g
uos	https://openco http://www.lat		Daniel Roggen		8 16 8 18				270 ## 14.7 (0.33 3.0 67. 0.33 2.0 64.			14 cpu	Υ	NI.	3FC 4K	,	3 4		4 2017	UoS Educational Processor	inspired by x86 ISA
latticemico8 mcl65	http://www.ni		Lattice Semiconductor Ted Fried		8 8								10 isp8_core				,	32	200	5 2010	https://en.wikiper 16 deep call stack, four configuration	excellent micro-coding LUT counts
erp	http://www.mi	0.10.0.0	Shahzadik	RISC	8 16				1 1 70 ## 14.7				1 mcl65 1 ERPverilo		IN IN	D4K D4K	15			4 2014	microcoded, cycle exact two report PDFs & one Verilog file	excellent micro-coding LOT counts
mx65	https://github.o	com/Steve	Steve Teal	6502	8 8	- p			2 370 ## v21.2 () ^		5 apple1	Y yes	N	64K 64K	/ 15	- "	200	2022	cycle accurate and passes the Klaus D	Oormann 6502 functional tests
minicpu morri	https://github.o	com/Morri	Michael Morris		8 8		Vorr 276			0.33 2.0 62.	2 X		15 minicpu_o	Υ /	N	64K 64K	/ 31			2017	simplified 6502, see m65c02a	RE: 8-bit CPU challenge of Arlet Ottens
ez8	https://github.o		Howard Mao	accum	8 16			4 6	2 233 ## 14.7 (0.33 2.0 59.	5 X		13 ez8_cpu			256 4K			201	4 2014	http://zhehaomao.com/	not sure inferred RAM correct?
light8080	https://openco	rstable	,	8080	8 8	kintex-7-3 James Bra			1 247 14.7 () IX		5 i80soc	Y yes	N N	64K 64K	`			7 2019		older versions have both VHDL & Verilog
copyblaze	https://openco		Abdallah Elibrahimi	picoBlaze								vhdl	16 cp_copyb	Y asm	N	256 2K	/			1 2016	wishbone extras	
minirisc	https://openco		Rudolf Usselmann		8 14					0.33 1.0 57.	_		7 risc_core				,			2012	L'ANDRO A G	bare core. Altera LPM for RAMs
tinyvliw8 avrtinyx61core	https://openco	r alpha r beta	Oliver Stecklina Andreas Hilvarsson	VLIW AVR	8 32				149 ## 14.7 (194 ## 14.7 (0 X 5 X		19 sysarch 1 mcu_core			256 1K 1 64K 128K	/ 72	22		3 2020	tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs
avrunyx61core	https://openco	r stable		AVR	8 16							verilog	70 avr_core	y yes		64K 128K	/ 72	32		2 2017	VHDL core also	
aizup/aizup_se	instruct1.cit.com		Yamin Li, Wanming Ch	RISC	8 16				313 ## 14.7				1 cpu	asm	N N	64K 64K		4		6 1998	used in Cornell EE475 course	MIPS/inst reduced due to few inst
1802-pico-basi	https://github.o	beta		1802	8 8	zu-3e James are			2 427 ## v21.1 (0.33 12.0 47.	5 LX		6 pico_basi	Y yes	N	64K 64K	/ 52	16		6 2016	https://wiki.forth-VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, Interrupts & DMA not impl
avr_hp	https://openco	r stable	Strauch Tobias	AVR	8 16	kintex-7-3 James 2 s	lot 1554	4 6	223 ## 14.7		4 X	vhdl	10 avr_core_	on yes	N	64K 128K	72	32		0 2012	hyper pipelined (eg barrel) AVR	,
nextz80	https://openco		Nicolae Dumitrache	Z80	8 8				119 ## 14.7 (0.33 1.0 46.) X	B verilog	3 NextZ80C	Y yes	N N	64K 64K	'			1 2019		claim of 700 LUTs in Spartan-3 probably wron
ax8	https://openco		Daniel Wallner	AVR	8 16					0.33 1.0 45.			14 A90S1200				72	32		2 2010	both A90S1200 & A90S2313	inserted fake inst ROM
attiny_atmega	https://openco	r beta	Gheorghiu Iulian	AVR	8 16				179 ## v21.1 (9 mega_cor			64K 128K	72	32		8 2019	https://git.morgot configurable AVR processor w/8 conf	0
micro8a	nttp://member		John Kent		8 16	kintex-7 James Bra							11 Micro8 7 T65				,	\vdash		2 2002	http://members.c derived from Tim Boscke's mcpu	also micro8 and micro8b variants
bc6502	http://finitron.co		Daniel Wallner Robert Finch	6502	8 8				291 ## 14.7 (286 ## v21.1 (0.33 4.0 41.			7 165 18 bc6502			64K 64K	,			2 2010	6502, 65C02 & 65C816; wide use	bare source
68hc05	https://onenco	r stable	Ulrich Riedel	6805	8 8	zu-3e James viv			485 ## v21.1 (1 6805	yes	N N	64K 64K	,	\vdash		7 2009		68c05 & 68c08 very different Fmax
xmega_core	https://openco		Gheorghiu Iulian		8 16				120 ## 14.7				34 mega_cor	Y yes	N	64K 128K	72	32		7 2018	https://git.morgol 8 AVR cores, 4 sets LUT counts poste	
dp8051	https://www.de		Digital Core Design		8 8				200 ## 14.7							64K 64K				9 1999	also PIC, HC11, 68000, 680x, d32pro	
mxp	http://vectorble	stable		vect	8	zynq45-7 vectorblo		5 6	64 81 175 ## v17.2		1	proprieta		Y						2 2017	http://www.ece.u MXP Matrix Processor is a scalable so	
v6502	https://github.o	untested	Daniel Loffgren	6502	8 8	zu-3e James ba	re c 868	8 131 6	250 ## v21.1 (0.33 3.0 31.	7 X			Y yes	N N	64K 64K	1		201	9 2020	https://opencores 6502 with extras: 16-bit stack pointer	www.youtube.com/watch?v=K3jH-f_r80E
natalius_8bit_r	https://openco	r beta	Fabio Guzman		8 16				1 175 ## 14.7 (12 natalius_p	Y asm	N Y	256 2K	/ 29	8		2 2012	return stack & register file	3 clocks/inst
avr_fpga	https://openco		Juergen Sauermann	AVR	8 16							vhdl	20 cpu_core	Y yes	N	64K 128K	72	32		9 2010	extended lecture on FPGA uP design	
free6502	http://web.arch	stable	David Kessner	6502	8 8	kintex-7-3 James Bra			193 ## 14.7		5 X		5 free6502	Y yes	N N	64K 64K	′		199		http://www.sprov microcoded	
mcl51	http://www.mi		Ted Fried	8051 6809	8 8				2 180 (333 ## v21.1 (0.33 8.0 23.1 0.33 3.0 21.						64K 64K	,		201		micro-coded	dans and makely timing and the of make
6809_6309 m65c02	https://openco		Alejandro Paz Schmid Michael Morris	6502	0 0	zu-3e James viv spartan-6 James Bra			3 118 ## 14.7			Y verilog	5 MC6809_ 13 M65C02	y yes	N N	CAV CAV	,		201	2 2015	6309 op-codes not implemented https://github.cor/also a m65c02a version	does not match timing results of zynq+ micro-coded via F9408 soft sequencer
ucpuvhdl	https://githuh.c		Reed Foster	RISC	8 16							vhdl	29 core	Y asm	N N	256 64K	/ 12	2 7		6 2017	https://github.cor/six tutorials on uCPUvhdl	using muCPUv2 1 of 3 upwards compatible d
system05	https://openco		John Kent, David Burn		8 8								10 System05				/	- 1		3 2009	http://members.optushome.com.au/iekent/	using macrov2_1 or 5 aprilar as companies a
altium/TSK165	http://techdocs	proprietar			8 12		416			0.33 2.0 19.			iry	Y yes	N Y	256 4K	/			4 2017	CR0140.pdf, CR01 frozen, asm, C, C++, schem, VHDL & \	default clock speed is 50MHz
pet_fpga	https://github.o		Thomas Skibo	6502	8 8	kintex-7-3 James Bra	akef 1052	2 6	242 ## 14.7 (1 cpu6502	Y yes	N N	64K 64K	1			7 2011	https://github.cor for Commodore PET	·
m65	www.ip-arch.jp	stable	Naohiko Shimizu		8 8							sfl & TDI	8 m65cpu	Y yes	N N	4K 4K	1			1 2002		
ag_6502	https://openco		Oleg Odintsov		8 8								2 ag_6502	yes	N N	64K 64K	1			2 2012	verilog code generation, "phase level	
tv80	https://openco		Guy Hutchison, Howa		8 8											64K 64K				4 2018	https://github.cor derived from Daniel Wallner's T80, A	SIC implementations
pavr m16c5x	https://openco		Doru Cuturela Michael Morris	AVR	8 16	kintex-7-3 James Bra spartan-3 Michael N			1 132 ## 14.7 (0.33 1.0 16.			18 pavr_cont				72	32	6 200		superset of AVR	
m16C5X	nttps://openco		John Cronin		8 32				0 00			Y verilog	3 m16C5x	y yes	N Y	256 4K	r	16	201	.3 2014	has VGA controller, plays Pong	altera memories
z80control	https://onenco		Tyler Pohl	Z80	8 8				189 ## 14.7				55 top_de1	Y ves	N N	64K 64K	,	10	201	0 2012		interfaces to DRAM, based on T80 core
8051	https://openco	r alpha	Simon Teran, Jakas	8051	8 8				242 ## v21.1 (verilog	32 oc8051_te	Y ves	N	64K 64K	,			1 2016	8051 core includes several on-chip pe	
apple2fpga	http://www.cs.		Stephen A Edwards		8 8				7 195 ## v21.1 (19 de2_top	Y yes	N Y	64K 64K	/			7 2009	emulation of Apple II computer	replaced Altera PLL with stub
t80	https://openco	r stable	Daniel Wallner	Z80	8 8	kintex-7-3 James Z8	0 m 1389	9 6	163 ## 14.7				5 T80a	Y yes	N N	64K 64K	1			2 2018	Z80, 8080 & gameboy inst sets, sever	
dalton_8051	www.cs.ucr.edi	<u>u</u> stable	Tony Givargis	8051	8 8	kintex-7-3 James Bra	akef 2725		1 1 105 ## 14.7 (7 X	vhdl	7 i8051_all	Y yes	N N	64K 64K	,		199	9 2003	ASIC	
gup	https://openco		Kevin Phillipson	68HC11	8 8	dirid E Junies Bre			1 11				25 gator_upr	Y yes	N N	64K 64K	/			8 2011	https://www.mil.u top level is schematic	
r8051	https://github.o		Li Xinbing		8 8						_		2 r8051				′			5 2019		
system11	https://openco		John Kent, David Burn		8 8												/			3 2009	http://members.c known bugs & untested instructions	
cpu8080	https://openco	stable	Scott Moore	8080	8 8	kintex-7-3 James Bra			299 ## 14.7 (2 167 ## 14.7 (0.33 9.0 9.	3 X		1 m8080	Y yes	N N	64K 64K	/ 10			6 2016	includes VGA display generator, three	e variants used 3658 Dff, doesn't infer block or LUT RAN
light52	https://gitnub.c		Daniiel Bailey Jose Ruiz		8 8								8 light52_m				r 10	8		.5 2015	https://www.yout only 8 memory locations targeted to balanced	~ 6 clocks/inst
wb z80	https://openco		Brewster Porcella	780	8 8				144 ## 14.7				4 z80_core_				,			4 2012	derived from Guy Hutchison TV80	Wishbone High Performance Z80
cpu6502_true_	https://openco	r stable	Jens Gutschmidt	6502	8 8				159 ## 14.7			vhdl	7 r6502_tc	ves	N N	64K 64K	,		200	8 2018	cycle accurate	Wishborie High Ferformance 250
a-z80	https://openco		Goran Devic		8 8								24 z80_top_0	Y yes	N N	64K 64K	1			4 2020	https://github.cor gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spe
68hc08			ordered Broaded	6808	8 8	zu-3e James viv						vhdl	1 x68ur08	yes	N N	64K 64K	1		200	7 2009		68c05 & 68c08 very different Fmax
	https://openco		Ulrich Riedel		8 8			ه ا د		0.33 4.0 6.	5 IX	vhdl	70 t48 core	Y asm	N	256 1K				4 2021	T48 uController	used in several projects
t48	https://openco https://openco	r stable	Arnim Laeuger	MCS-48												CAVICAVI	/ I 8	1 1 7	200	3 2003	https://en.wikiper no accum, data pointer and brackete	internal 1-byte data cache doubles performar
bfcpu	https://openco https://openco http://www.clif	r stable ff stable	Arnim Laeuger Clifford Wolf	MCS-48 Turing		zu-3e James viv	ado 387	7 6	500 ## v21.1 (B vhdl	4 cw6671	Y yes	N N	04K 04K						
* 1.0	https://fr.wikive	r stable ff stable e stable	Arnim Laeuger Clifford Wolf Juergen Sauermann	MCS-48 Turing AVR	8 3 8 16	zu-3e James viv	rado 387 ock c 2767	7 6 7 4	1 10 53 ## 14.7 (0.33 1.0 6.	3 X	B vhdl Y vhdl	4 cw6671 37 avr_fpga_	Y yes	N	64K 64K	/ 17	4		7 2017	several projects using avr core	uses Sauermann core
bfcpu atmega8_pong t51	https://openco https://openco http://www.clif https://fr.wikiv https://openco	r stable f stable e stable r stable	Arnim Laeuger Clifford Wolf Juergen Sauermann Andreas Voggeneder	MCS-48 Turing AVR 8051	8 3 8 16 8 8	zu-3e James viv spartan-3 James clo kintex-7-3 James Bra	rado 387 ock c 2767 akef 1942	7 6 7 4 2 6	1 10 53 ## 14.7 (1 147 ## 14.7 (0.33 1.0 6. 0.33 4.0 6.	3 X 2 IX	B vhdl Y vhdl vhdl	4 cw6671 37 avr_fpga_ 17 T8032	Y yes Y yes	N N	64K 64K	(17	4	200	7 2017	8052 & 8032	
bfcpu atmega8_pong t51 pulserain	https://fr.wikive	r stable ff stable e stable r stable stable stable	Arnim Laeuger Clifford Wolf Juergen Sauermann Andreas Voggeneder PulseRain Tech LLC	MCS-48 Turing AVR 8051 8051	8 3 8 16 8 8 8 8	zu-3e James viv 5 spartan-3 James clo kintex-7-2 James Bra arria-2 James so	vado 387 ock c 2767 akef 1942 me 2376	7 6 7 4 2 6 6 A	1 10 53 ## 14.7 (1 147 ## 14.7 (2 41 130 ## q18.0 (0.33 1.0 6. 0.33 4.0 6. 0.33 3.0 6.	3 X 2 IX 0 I	B vhdl Y vhdl vhdl system v	4 cw6671 37 avr_fpga_ 17 T8032 25 FP51_fast	Y yes Y yes Y yes	N N N Y	64K 64K 7 64K 64K 7	(17	4	200 201	7 2017 2 2010 7 2018	8052 & 8032 https://www.puls 1 clk/inst, intended for Max10	uses Sauermann core 8032 SoC
bfcpu atmega8_pong t51 pulserain system09	https://fr.wikive	r stable ff stable e stable r stable stable r stable r stable r stable	Arnim Laeuger Clifford Wolf Juergen Sauermann Andreas Voggeneder PulseRain Tech LLC John Kent, David Burn	MCS-48 Turing AVR 8051 8051 6809	8 3 8 16 8 8 8 8 8 8	zu-3e James viv 5 spartan-3 James clc kintex-7-2 James Bra arria-2 James so kintex-7-2 James Bra	rado 387 ock c 2767 akef 1942 me 2376 akef 1631	7 6 7 4 2 6 6 A 1 6	1 10 53 ## 14.7 (1 147 ## 14.7 (2 41 130 ## q18.0 (41 88 ## 14.7 (0.33 1.0 6. 0.33 4.0 6. 0.33 3.0 6. 0.33 3.0 6.	3 X 2 IX 0 I	B vhdl Y vhdl vhdl system v Y vhdl	4 cw6671 37 avr_fpga_ 17 T8032 25 FP51_fast 40 cpu09l	Y yes Y yes Y yes Y yes	N N N N Y N N N	64K 64K 54K 64K 64K 64K 64K	(17 ((26	200 201 200	.7 2017 2 2010 .7 2018 3 2021	8052 & 8032 https://www.puls 1 clk/inst, intended for Max10 http://members.cl from John Kent web page	uses Sauermann core 8032 SoC opencores download URL incorrect, use col E
bfcpu atmega8_pong t51 pulserain	https://fr.wikive https://openco https://github.c https://openco	r stable ff stable e stable r stable c stable r stable r stable r stable r stable	Arnim Laeuger Clifford Wolf Juergen Sauermann Andreas Voggeneder PulseRain Tech LLC John Kent, David Burn Peter Wendrich	MCS-48 Turing AVR 8051 8051 6809 6502	8 3 8 16 8 8 8 8	zu-3e James viv s spartan-3 James clc kintex-7-1 James Bra arria-2 James Bra kintex-7-1 James Bra kintex-7-1 James Bra	vado 387 ock c 2767 akef 1942 me 2376 akef 1631 akef 2210	7 6 7 4 2 6 6 A 1 6 0 6	1 10 53 ## 14.7 (1 147 ## 14.7 (2 41 130 ## q18.0 (41 88 ## 14.7 (2 156 ## 14.7 (0.33	3 X 2 IX 0 I 0 IX 8 X	B vhdl Y vhdl vhdl system v Y vhdl Y vhdl Y vhdl	4 cw6671 37 avr_fpga_ 17 T8032 25 FP51_fast 40 cpu09l 26 fpga64_cc	Y yes Y yes Y yes Y yes Y yes	N N N N N N N N N N	64K 64K 64K 64K 64K 64K 64K 64K	(17 (((((((((((((((((((26	200 201 200 200	7 2010 2 2010 7 2018 3 2021 5 2008	8052 & 8032 https://www.puls 1 clk/inst, intended for Max10 http://members.c from John Kent web page Rendition of Commodore 64	uses Sauermann core 8032 SoC
bfcpu atmega8_pong t51 pulserain system09 fpga-64 turbo8051	https://fr.wikive https://openco https://github.c https://openco	r stable ff stable e stable r stable c stable r stable r stable r stable r stable r stable r beta	Arnim Laeuger Clifford Wolf Juergen Sauermann Andreas Voggeneder PulseRain Tech LLC John Kent, David Burn Peter Wendrich Dinesh Annayya	MCS-48 Turing AVR 8051 8051 6809 6502 8051	8 3 8 16 8 8 8 8 8 8 8 8	zu-3e James viv 5 spartan-3 James clc kintex-7- James Bra arria-2 James Bra kintex-7- James Bra kintex-7- James Bra kintex-7- James Bra	rado 387 ock c 2767 akef 1942 me 2376 akef 1631 akef 2210 akef 1985	7 6 7 4 2 6 6 A 1 6 0 6	1 10 53 ## 14.7 (1 147 ## 14.7 (2 41 130 ## 14.7 (41 88 ## 14.7 (2 156 ## 14.7 (1 127 ## 14.7 (0.33	3 X 2 IX 0 I 0 IX 8 X	B vhdl Y vhdl vhdl system v Y vhdl Y vhdl verilog vhdl	4 cw6671 37 avr_fpga 17 T8032 25 FP51_fast 40 cpu09l 26 fpga64_cc 74 oc8051_tr 4 ep80.vhd	Y yes	N N N N N N N N N N N	64K	(17 (((((((((((((((((((26	200 201 200 200 201	7 2017 2 2010 7 2018 3 2021 5 2008 1 2016	8052 & 8032 https://www.puls 1 clk/inst, intended for Max10 http://members.c from John Kent web page Rendition of Commodore 64 includes perpherials	uses Sauermann core 8032 SoC opencores download URL incorrect, use col E altera top level schematic
bfcpu atmega8_pong t51 pulserain system09 fpga-64	https://fr.wikive https://openco https://github.c https://openco	r stable f stable e stable r stable stable r beta c beta	Arnim Laeuger Clifford Wolf Juergen Sauermann Andreas Voggeneder PulseRain Tech LLC John Kent, David Burn Peter Wendrich	MCS-48 Turing AVR 8051 8051 6809 6502 8051 8080	8 3 8 16 8 8 8 8 8 8 8 8	zu-3e James viv 5 spartan-3 James clc kintex-7-3 James Bra arria-2 James Bra kintex-7-5 James Bra kintex-7-5 James Bra kintex-7-5 James Bra kintex-7-5 James Bra	yado 387 ock c 2767 akef 1942 me 2376 akef 1631 akef 2210 akef 1985 akef 1276	7 6 7 4 2 6 6 A 1 6 0 6 5 6	1 10 53 ## 14.7 (1 147 ## 14.7 (2 41 130 ## q18.0 (41 88 ## 14.7 (2 156 ## 14.7 (1 127 ## 14.7 (1 184 ## 14.7 (0.33	3 X 2 IX 0 I 0 IX 8 X 3 IX	B vhdl Y vhdl vhdl system v Y vhdl Y vhdl verilog vhdl	4 cw6671 37 avr_fpga_ 17 T8032 25 FP51_fast 40 cpu09l 26 fpga64_cc	Y yes	N N N N N N N N N N N N N N	64K	(17 (((((((((((((((((((26	200 201 200 200	7 2017 2 2018 3 2021 5 2008 1 2016 2 2016	8052 & 8032 https://www.puls 1 clk/inst, intended for Max10 http://members.c from John Kent web page Rendition of Commodore 64 includes perpherials	uses Sauermann core 8032 SoC opencores download URL incorrect, use col E
bfcpu atmega8_pong t51 pulserain system09 fpga-64 turbo8051 ep8080	https://fr.wikiv. https://openco https://github.o https://openco http://www.syr https://openco https://github.o	r stable f stable e stable r stable stable r stable r stable r stable r stable r stable r stable n stable r beta c beta mature	Arnim Laeuger Clifford Wolf Juergen Sauermann Andreas Voggeneder PulseRain Tech LLC John Kent, David Burn Peter Wendrich Dinesh Annayya C.H. Ting	MCS-48 Turing AVR 8051 8051 6809 6502 8051 8080 accum	8 3 8 16 8 8 8 8 8 8 8 8 8 8 8 8 8 8	zu-3e James viv 5 spartan-3 James clc kintex-7- James Bra arria-2 James so kintex-7- James Bra kintex-7- James Bra kintex-7- James Bra kintex-7- James Bra kintex-7- James Bra	yado 387 ock c 2767 akef 1942 me 2376 akef 1631 akef 2210 akef 1985 akef 1276 akef 3428	6 A A 6 6 6 6 6 8 6 6 8 6 6	1 10 53 ## 14.7 (1 147 ## 14.7 (2 41 130 ## q18.0 (41 88 ## 14.7 (2 156 ## 14.7 (1 127 ## 14.7 (1 184 ## 14.7 (1 155 ## 14.7 (0.33 1.0 6. 0.33 4.0 6. 0.33 3.0 6. 0.33 3.0 6. 0.33 4.0 5. 0.33 4.0 5. 0.33 9.0 5. 0.33 3.0 5.	3 X 2 IX 0 I 0 IX 8 X 3 IX 3 X 0 X	B vhdl Y vhdl vhdl system Y vhdl Y vhdl verilog vhdl vhdl	4 cw6671 37 avr_fpga 17 T8032 25 FP51_fast 40 cpu09l 26 fpga64_cc 74 oc8051_tc 4 ep80.vhd 28 cpu_top	Y yes Y	N N N N N N N N N N N N N N N N N N N	64K	(17 (((((((((((((((((((26	200 201 200 200 201 201	7 2017 2 2018 3 2021 5 2008 1 2016 2 2016	8052 & 8032 https://www.publ 1 clk/inst, intended for Max10 http://members. from John Kent web page Rendition of Commodore 64 includes perpherials 8080 data sheets initialized Lattice memory blocks	uses Sauermann core 8032 SoC opencores download URL incorrect, use col E altera top level schematic work related to eP16
bfcpu atmega8_pone t51 pulserain system09 fpga-64 turbo8051 ep8080 mycpu	https://fr.wikiv. https://openco https://github.o https://openco http://www.syr https://openco https://github.o	r stable f stable e stable r stable c stable r stable r stable r stable r stable r beta c beta r mature sproprietar r stable	Arnim Laeuger Clifford Wolf Juergen Sauermann Andreas Voggeneder PulseRain Tech LLC John Kent, David Burn Peter Wendrich Dinesh Annayya C.H. Ting Dennis Kuschel CAST Inc Green Mountain Com	MCS-48 Turing AVR 8051 8051 6809 6502 8051 8080 accum 8051 68HC11	8 3 8 16 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	zu-3e James viv 5 spartan-3 James Civ 5 spartan-8 James Bra arria-2 James Bra kintex-7- James Bra kintex-7- James Bra kintex-7- James Bra kintex-7- James Bra kintex-7- James Bra kintex-7- James Bra	add 387 ock 2767 akef 1942 me 2376 akef 1631 akef 2210 akef 1985 akef 1276 akef 3428 0 sli 1800 akef 2190	7 6 7 4 2 6 6 A 1 6 0 6 5 6 6 6 8 6 6 6	1 10 53 ## 14.7 1 147 ## 14.7 2 41 130 ## 14.7 41 88 ## 14.7 2 156 ## 14.7 1 1 127 ## 14.7 1 1 155 ## 14.7 1 155 ## 14.7 2 81 ## 12.1	0.33 1.0 6. 0.33 4.0 6. 0.33 3.0 6. 0.33 3.0 6. 0.33 4.0 5. 0.33 4.0 5. 0.33 9.0 5. 0.33 3.0 5. 0.33 3.0 5. 0.33 4.0 4.	3 X 2 IX 0 I 0 IX 8 X 3 IX 0 X 0 X 0 X	B vhdl Y vhdl vhdl system v Y vhdl Y vhdl verilog vhdl vhdl proprieta	4 cw6671 37 avr_fpga 17 T8032 25 FP51 fast 40 cpu09l 26 fpga64_cc 74 oc8051_tr 4 ep80.vhd 28 cpu_top ry 1 hc11rtl	Y yes	N N N N N N N N N N N N N N N N N N N	64K	17 () () () () () () () () () (26 32 8	200 201 200 200 201 200 201 201 2 200	7 2017 2 2010 7 2018 3 2021 5 2008 1 2016 0 0	8052 & 8032 https://www.publ 3 Ldk/inst, intended for Max10 http://members. ffrom John Kent web page Rendition of Commodore 64 includes perpherials 8080 data sheets initialized Lattice memory blocks originally in TTL http://www.cast- Gast has uP related IP 6811 data sheets restricted use license, with correction	uses Sauermann core 8032 SoC opencores download URL incorrect, use col E altera top level schematic work related to eP16 micro-coded several versions, FPGA kits s
bfcpu atmega8_pong t51 pulserain system09 fpga-64 turbo8051 ep8080 mycpu cast_8051 hc11core z3	https://fr.wikiv. https://openco https://github.o https://openco http://www.syr https://openco https://github.o	r stable f stable e stable r stable	Arnim Laeuger Clifford Wolf Juergen Sauermann Andreas Voggeneder PulseRain Tech LLC John Kent, David Burn Peter Wendrich Dinesh Annayya C.H. Ting Dennis Kuschel CAST Inc Green Mountain Com Charles Cole	MCS-48 Turing AVR 8051 8051 6809 6502 8051 8080 accum 8051 68HC11 CISC	8 3 8 16 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	zu-3e James viv 5 spartan-3 James Grit 5 spartan-3 James Grit arria-2 James Brit kintex-7- James Brit kintex-7- James Brit kintex-7- James Brit virtex-6 CAST 82 kintex-7- James Brit virtex-6 CAST 82 kintex-7- James Brit James Brit	add 387 ock 2767 akef 1942 me 2376 akef 1631 akef 2210 akef 1985 akef 1276 akef 3428 0 sli 1800 akef 2190 akef 3495	7 6 7 4 2 6 6 A 1 6 0 6 5 6 6 6 6 6 6 6 6 6 6 6 6 6 8 6	1 10 53 ## 14.7 1 147 ## 14.7 2 41 130 ## 14.8 4 1 88 ## 14.7 1 2 15 ## 14.7 1 1 127 ## 14.7 1 127 ## 14.7 1 128 ## 14.7 1 129 ## 14.7 2 81 ## 12.1 2 81 ## 12.1 2 127 ## 14.7	0.33	3 X 2 IX 0 I 0 IX 8 X 3 IX 3 X 0 X 0 X 0 X	B vhdl Y vhdl yhdl system V Vhdl Y vhdl verilog vhdl vhdl proprieta vhdl verilog	4 cw6671 37 avr_fpga 17 T8032 25 FP51_fast 40 cpu09l 26 fpga64_cc 74 oc8051_tc 4 ep80.vhd 28 cpu_top ry 1 hc11rtl 3 boss	Y yes	N N N N Y N N N N N N N N N N N N N N N	64K	,	32	200 201 200 200 201 200 201 2 200 201 2 200	7 2017 22 2010 7 2018 3 2021 5 2008 1 2016 2 2016 0 4 2014	805.2 & 803.2 https://www.pulsi 1 clk/inst, intended for Max10 http://wmbers.g from John Kent web page Rendition of Commodore 64 includes perpherials 8080 data sheets initialized Lattice memory blocks originally in TIT http://www.cast- Cast has uP related IP	uses Sauermann core 8032 SoC opencores download URL incorrect, use col E altera top level schematic work related to eP16 micro-coded several versions, FPGA kits s
bfcpu atmega8_pong t51 pulserain system09 fpga-64 turbo8051 ep8080 mycpu cast_8051 hc11core z3 oms8051mini	https://fr.wikiv.https://openco.https://openco.https://openco.https://openco.https://openco.https://openco.https://openco.https://openco.https://www.am.https://www.am.http://www.am.https://openco.https	stable	Arnim Laeuger Clifford Wolf Juergen Sauermann Andreas Voggeneder PulseRain Tech LLC John Kent, David Burn Peter Wendrich Dinesh Annayya C.H. Ting Dennis Kuschel CAST Inc Green Mountain Com Charles Cole Simon Teran, Dinesh i	MCS-48 Turing AVR 8051 8051 6809 6502 8051 8080 accum 8051 68HC11 CISC	8 3 8 166 8 8 8 8 8 8	zu-3e James viv 5 spartan-3 James civ 5 spartan-3 James civ 4 spartan-3 James civ 5 spartan-3 James civ 5 spartan-3 James civ 6 kintex-7- James civ 6 kintex-7- James civ 7 spartan-3 James civ 7 spartan-3 James civ 8 kintex-7- James civ	add 387 ock 2767 akef 1942 me 2376 akef 1631 akef 2210 akef 1985 akef 1276 akef 3428 0 sli 1800 akef 2190 akef 1991	7 6 7 4 2 6 6 A 1 1 6 0 6 6 6 6 6 8 6 6 6 6 6 8 6 0 6 0 6	1 10 53 ## 14.7 1 14 147 ## 14.7 2 41 130 ## 14.7 4 1 88 ## 14.7 1 127 ## 14.7 1 127 ## 14.7 1 127 ## 14.7 1 127 ## 14.7 1 155 ## 14.7 2 128 ## 14.7 1 155 ## 14.7 2 2 141 ## 14.8 1 132 133 ## 14.7	0.33	3 X 2 IX 0 I 0 IX 8 X 8 IX 0 X 0 X 0 X 0 X 0 X 4 I	B vhdl Y vhdl yhdl system V Y vhdl Y vhdl verilog vhdl vhdl proprieta vhdl verilog Y vhdl y verilog Y verilog	4 cw6671 37 avr fpga 17 78032 25 FP51_fast 40 cpu09l 26 fpga64_cc 74 oc8051_ct 4 ep80.vhd 28 cpu_top Iry 1 hc11rtl 3 boss 66 digital_co	Y yes	N N N N N N N N N N N N N N N N N N N	64K	,	32	200 201 200 200 201 200 201 2 200 201 2 200	7 2017 2 2010 7 2018 3 2021 5 2008 1 2016 0 0	8052 & 8032 https://www.publ 1 clk/inst, intended for Max10 http://members. from John Kent web page Rendition of Commodore 64 includes perpherials 8080 data sheets initialized Lattice memory blocks originally in TIL http://www.cast-uk/clast has uP related IP 6811 data sheets https://en.wikiped infocom Z-Machine V3, youtube vide	uses Sauermann core 8032 SoC opencores download URL incorrect, use col E altera top level schematic work related to eP16 micro-coded several versions, FPGA kits s
bfcpu atmega8_pong t51 pulserain system09 figa-64 turbo8051 ep8080 mycpu cast_8051 hct1core 23 coms8051mini df6805	https://fr.wikiv. https://openco https://github.o https://openco http://www.syr https://openco https://github.o	stable stable stable stable stable stable stable stable stable beta beta mature soroprietar stable	Arnim Laeuger Clifford Wolf Juergen Sauermann Andreas Voggeneder PulseRain Tech LLC John Kent, David Burn Peter Wendrich Dinesh Annayya C.H. Ting Dennis Kuschel CAST Inc Green Mountain Com Charles Cole Simon Teran, Dinesh / Hitch Global	MCS-48 Turing AVR 8051 8051 8051 8051 8080 6809 6502 8051 8080 accum 8051 68HC11 CISC 8051 6805	8 3 8 16 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	zu-3e James viv spartan-3 James cliv spartan-3 James Bra arria-2 James Bra kintex-7- James Bra kintex-7- James Bra kintex-7- James Bra kintex-7- James Bra kintex-7- James Bra virtex-6 CAST 82 James Bra arria-2 James Bra kintex-7- James Bra	add 387 ock 2767 akef 1942 me 2376 akef 1631 akef 2210 akef 1985 akef 3428 0 sli 1800 akef 2190 akef 3495 akef 1991	7 6 7 4 2 6 6 A 1 1 6 0 6 6 6 6 6 8 6 6 6 6 6 8 6 0 6 0 6	1 10 53 ## 14.7 1 147 ## 14.7 2 41 130 ## q18.0 4 1 88 ## 14.7 1 2 15 ## 14.7 1 1 127 ## 14.7 1 127 ## 14.7 1 127 ## 14.7 2 181 ## 12.1 2 81 ## 12.1 2 81 ## 12.1 2 81 ## 14.7 3 133 ## 14.8	0.33	3 X 2 IX 0 I 0 IX 8 X 8 X 8 X 0 X 0 X 0 X 0 X 1 I	B vhdl Y vhdl vhdl system v Y vhdl Y vhdl verilog vhdl vhdl proprieta vhdl verilog Y verilog y verilog proprieta	4 cw6671 37 avr fpga 17 T8032 25 FP51 fast 40 cpu09l 26 fpga64_cc 74 oc8051_tc 4 ep80.vhd 28 cpu_top ry 1 hc11rtl 3 boss 66 digital_co	Y yes Y Y yes Y Y yes	N N N N N N N N N N N N N N N N N N N	64K	,	32	200 201 200 200 201 201 200 201 2 200 201 200	7 2016 2 2016 3 2021 5 2008 1 2016 2 2016 0 2018	805.2 & 8032 http://www.puls 1 clk/inst, intended for Max10 http://members.d from John Kent web page Rendition of Commodore 64 includes perpherials 8080 data sheets initialized Lattice memory blocks originally in TTL http://www.casts.ic.dest has uP related IP 6811 data sheets restricted use license, with correctior https://en.wikipeg infocom Z-Machine V3, youtube vide 6805 data sheets	uses Sauermann core 8032 SoC opencores download URL incorrect, use col E altera top level schematic work related to eP16 micro-coded several versions, FPGA kits s http://inform-fiction.org/zmachine/standards
bfcpu atmega8 pong tis 151 pulserain system09 fpga-64 turbo8051 ep8080 mycpu cast 8051 hc11core 23 oms8051mini df6805 coc280	https://fr.wikiv.https://openco.https://openco.https://openco.https://openco.https://openco.https://openco.https://openco.https://openco.https://www.am.https://www.am.http://www.am.https://openco.https	f stable f stable stable stable stable stable stable stable stable beta beta mature sproprietar stable	Arnim Laeuger Clifford Wolf Juergen Sauermann Andreas Voggeneder PulseRain Terch LLC John Kent, David Burn Peter Wendrich Dinesh Annayya C.H. Ting Dennis Kuschel CAST Inc Green Mountain Com Charles Cole Simon Teran, Dinesh / Hitech Global Will Sowerbutts	MCS-48 Turing AVR 8051 8051 6809 6502 8051 8050 accum 8051 68HC11 CISC R050 6805 Z80	8 3 8 16 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	zu-3e James lvi 5 spartan-3 James lci kintex-7- James Bri kintex-1- James Bri kintex-1	arado 387 ock c 2767 akef 1942 me 2376 akef 1631 akef 2210 akef 1985 akef 3428 0 sli 1800 akef 3495 akef 1991 nobal 1690 nstr 2568	7 6 7 4 2 6 6 A 1 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	1 10 53 ## 14.7 1 14 17 ## 14.7 2 41 130 ## 14.7 4 1 88 ## 14.7 1 127 ## 14.7 1 1 127 ## 14.7 1 1 127 ## 14.7 1 1 155 ## 14.7 1 1 155 ## 14.7 2 18 ## 14.7 2 1 141 ## 14.7 2 8 1 ## 12.7 3 13 ## 14.7 3 13 ## 14.7 3 13 ## 14.7 3 13 ## 14.7 3 13 ## 14.7 3 13 ## 14.7 3 13 ## 14.7 3 13 ## 14.7 3 13 ## 14.7 3 13 ## 14.7 3 13 ## 14.7 3 13 ## 14.7 3 1	0.33	3 X 2 IX 3 IX 3 X 3 X 3 X 0 X 0 X 0 X 4 I 1 I	B vhdl Y vhdl vhdl system v Y vhdl Vhdl verilog vhdl vhdl proprieta vhdl verilog Y verilog Y verilog Y verilog Y verilog	4 cw6671 37 avr fpga 17 78032 25 FP51 fast 40 cpu09l 26 fpga64_cc 74 cc8051_td 4 ep80.vhd 28 cpu_top ry 1 hc11rtl 3 boss 66 digital_co ry 25 top_level	Y yes	N N N N N N N N N N N N N N N N N N N	64K	,	32	200 201 200 200 201 200 201 201 2 200 201 200 201 200 201	7 2017 2 2010 7 2018 3 2021 5 2008 1 2016 0 2016 0 2018 3 2014	805.2 & 8032 https://www.pulsi 1 clk/inst, intended for Max10 http://members. from John Kent web page Rendition of Commodore 64 includes perpherials 8080 data sheets initialized Lattice memory blocks originally in TIL http://www.cast. Cast has uP related IP 6811 data sheets restricted use license, with correction https://en.wikiped Infocom Z-Machine V3, youtube vide 6805 data sheets based on Daniel Wallner's T80, for Pa	uses Sauermann core 8032 SoC Opencores download URL incorrect, use col E altera top level schematic work related to eP16 micro-coded several versions, FPGA kits s http://inform-fiction.org/zmachine/standard-
bfcpu atmega8_pong ti51 pulserain system09 fpga-64 turbo8051 ep8080 mycpu cast_8051 hc11core 23 oms8051mini df6805 socz80 system6801	https://fr.wikiv.https://openco.https://openco.https://openco.https://openco.https://openco.https://openco.https://openco.https://openco.https://www.am.https://www.am.http://www.am.https://openco.https	stable	Arnim Laeuger Clifford Wolf Juergen Sauermann Andreas Voggeneder PulseRain Tech LLC John Kent, David Burn Peter Wendrich Dinesh Annayya C.H. Ting Dennis Ruschel CAST linc Green Mountain Com Charles Cole Simon Teran, Dinesh / Hitech Global Will Sowerbutts Michael L. Hasenfratz	MCS-48 Turing AVR 8051 8051 68809 6502 8051 8080 accum 8051 68HC11 CISC 8051 6805 280 6801	8 3 8 16 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	zu-3e James viv spartan-3 James Grander James James James James James James James James James J	add 3878-2004 2767-2768-2868 1942-2868-2876-2888-2876-2878-2878-2878-287	77 6 6 77 4 4 77 4 77 4 77 4 77 6 6 77 7 7 8 77 7 7 8 77 7 7 7 7 7 7	1 10 53 ## 14.7 1 147 ## 14.7 2 41 130 ## 18.8 ## 14.7 4 1 88 ## 14.7 1 127 ## 14.7 1 127 ## 14.7 1 127 ## 14.7 2 155 ## 14.7 2 81 ## 12.1 2 81 ## 12.1 2 121 ## 14.7 2 141 ## 18.8 1 3 2 33 ## 14.7 3 3 ## 14.7	0.33 1.0 6. 0.33 3.0 6. 0.33 3.0 6. 0.33 3.0 6. 0.33 3.0 6. 0.33 3.0 6. 0.33 3.0 6. 0.33 3.0 6. 0.33 3.0 6. 0.33 3.0 6. 0.33 3.0 6. 0.33 4.0 5. 0.33 4.0 5. 0.33 4.0 4. 0.33 4.0 4. 0.33 4.0 4. 0.33 3.0 4. 0.33 3.0 4. 0.33 3.0 4. 0.33 3.0 4. 0.33 3.0 4. 0.33 3.0 4. 0.33 3.0 4. 0.33 3.0 4. 0.33 3.0 4.	3 X 2 IX 3 IX 3 X 3 X 5 X 5 X 6 X 7 X 7 X 8 X 1 I I I I I I I I I I I I I I I I I I I	B vhdl Y vhdl vhdl system v Y vhdl Y vhdl Y vhdl y verilog vhdl vhdl proprieta vhdl verilog Y verilog Y verilog y vhdl verilog Y verilog proprieta vhdl vhdl vhdl	4 cw6671 37 avr fpga 17 18032 25 FP51_fast 40 cpu091 26 fpga64_cc 74 oc8051_tt 4 ep80.vhd 28 cpu_top rry 1 hc11rtl 3 boss 66 digital_co rry cy 1 bc_level 15 wb_cycloi	Y yes	N N N N N N N N N N N N N N N N N N N	64K	,	32	200 201 200 200 201 200 201 201 2 200 201 201 200 201 200 201	7 2017 2 2010 7 2018 3 2021 5 2008 1 2016 2 2016 0	805.2 & 8032 http://www.puls.1 clk/inst, intended for Max10 http://members.cl from John Kent web page Rendition of Commodore 64 includes perpherials initialized Lattice memory blocks originally in TT. http://www.cast-iclast has uP related IP 6811 data sheets restricted use license, with correction https://en.wikipe.iclast.	uses Sauermann core 8032 SoC opencores download URL incorrect, use col E altera top level schematic work related to eP16 micro-coded several versions, FPGA kits s http://inform-fiction.org/zmachine/standards
bfcpu atmega8 pona tregga8 pona	https://fr.wikivihttps://openco.https://openco.https://openco.https://openco.https://openco.https://openco.https://openco.https://openco.https://www.am.https://www.am.http://www.am.https://openco.https	stable	Arnim Laeuger Clifford Wolf Juergen Sauermann Andreas Voggeneder PulseRain Terch LLC John Kent, David Burn Peter Wendrich Dinesh Annayya C.H. Ting Dennis Kuschel CAST Inc Green Mountain Com Charles Cole Simon Teran, Dinesh / Hitech Global Will Sowerbutts	MCS-48 Turing AVR 8051 8051 6809 6502 8051 8080 accum 8051 68HC11 CISC 8051 6805 280 6801 6502	8 3 8 16 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	zu-3e James (vi. 5 spartan-3 James (ci. 5 spartan-3 James Br. 3 spartan-2 James Br. 3 spartan-2 James Br. 4 kintex-7- James Br. 4 kintex-7- James Br. 4 kintex-7- James Br. 4 kintex-7- James Br. 5 ki	arada 3873-akef 1942-akef 1942-akef 1942-akef 1942-akef 1942-akef 1942-akef 1953-akef 1953-akef 1953-akef 1953-akef 1953-akef 1953-akef 3428-akef 1953-akef	77 6 6 7 7 4 4 7 7 4 4 7 7 4 4 9 7 7 4 4 9 7 7 4 4 9 7 7 8 9 7 9 9 9 9 9 9 9 9 9 9 9 9 9 9	1 10 53 ## 14.7 1 147 ## 14.7 2 41 130 ## 918.0 4 1 88 ## 14.7 1 2 156 ## 14.7 1 1 127 ## 14.7 1 1 127 ## 14.7 1 1 15 ## 14.7 2 15 ## 14.7 2 181 ## 12.1 2 81 ## 12.1 2 81 ## 12.1 1 127 ## 14.7 1 127 ## 14.7 1 127 ## 14.7 1 128 ## 14.7 1 32 133 ## 14.7 1 35 93 ## 14.7 1 37 3 ## 14.7 1 4.7 2 14 ## 14.7	0.33	3 X 2 IX 0 I 0 IX 8 X 8 IX 0 X 0 X 0 X 1 I 1 I 1 I 1 I 1 I 1 I 1 I	B vhdl Y vhdl vhdl system V Y vhdl Y vhdl Y vhdl verilog vhdl vhdl proprieta vhdl verilog proprieta vhdl verilog y verilog proprieta vhdl verilog proprieta vhdl vhdl vhdl	4 cw6671 37 avr fpga 17 18032 25 FP51_fast 40 cpu091 26 fpga64_cc 74 oc8051_tt 4 ep80.vhd 28 cpu_top Iry 1 hc11rtl 3 boss 66 digital_co ry 25 top_level 15 wb_cycloi 3 ghdl_proc 37 ghdl_proc	Y yes	N N N N N N N N N N N N N N N N N N N	64K	7 53 7 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	32	200 201 200 200 201 200 201 2 200 201 2 200 201 200 201 200 201 200 201 200 201 200 201 200 201 200 200	7 2017 2 2010 7 2018 3 2021 5 2008 1 2016 0 2016 0 2018 3 2014	805.2 & 8032 https://www.pulsi 1 clk/inst, intended for Max10 http://members. from John Kent web page Rendition of Commodore 64 includes perpherials 8080 data sheets initialized Lattice memory blocks originally in TIL http://www.cast. Cast has uP related IP 6811 data sheets restricted use license, with correction https://en.wikiped Infocom Z-Machine V3, youtube vide 6805 data sheets based on Daniel Wallner's T80, for Pa	uses Sauermann core 8032 SoC Opencores download URL incorrect, use col E altera top level schematic work related to eP16 micro-coded several versions, FPGA kits s http://inform-fiction.org/zmachine/standards
bfcpu atmega8_pong ti51 pulserain system09 fpga-64 turbo8051 ep8080 mycpu cast_8051 hc11core 23 oms8051mini df6805 socz80 system6801	https://fr.wikivihttps://openco.https://openco.https://openco.https://openco.https://openco.https://openco.https://openco.https://openco.https://www.am.https://www.am.http://www.am.https://openco.https	stable stable stable stable stable stable stable stable beta mature sproprietar stable	Arnim Laeuger Clifford Wolf Juergen Sauermann Andreas Voggeneder PulseRain Tench LLC John Kent, David Burn Peter Wendrich Dinesh Annayya C.H. Ting Dennis Kuschel CAST Inc Green Mountain Com Charles Cole Simon Teran, Dinesh / Hitech Global Will Sowerbutts Michael L. Hasenfratz Ian Chapman Ronivon Costa	MCS-48 Turing AVR 8051 8051 8051 8051 8080 accum 8051 6880 accum 8051 CISC 8051 6880 6801 6805 280 6801 6801	8 3 8 16 8	zu-3e James lvi	add 3878-248-2474 akef 1942-2474 akef 1942-2474 akef 1631 akef 1631 akef 1985-34kef 1985-34kef 1985-34kef 1985-34kef 1985-34kef 1985-34kef 1985-34kef 1985-34kef 1985-34kef 1991-34kef	77 6 6 7 7 4 7 7 7 4 9 7 7 8 9 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9	1 10 53 ## 14.7 1 147 ## 14.7 2 41 130 ## 14.7 4 1 88 ## 14.7 1 2 147 ## 14.7 1 1 127 ## 14.7 1 1 127 ## 14.7 1 1 155 ## 14.7 2 81 ## 12.1 2 81 ## 12.1 2 81 ## 12.1 3 131 ## 14.7 3 13 ## 14.7 1 32 133 ## 14.7 1 32 133 ## 14.7 3 73 ## 14.7 2 14 ## 14.7 3 173 ## 14.7 2 14 ## 14.7	0.33	3 X 2 IX 0 I I 0 IX 3 X 3 IX 3 X 0 X 0 X 0 X 1 I I 0 X 0 X 4 I I 0 X 0 X	B vhdl Y vhdl vhdl system v Y vhdl y vhdl verilog vhdl proprieta vhdl proprieta vhdl y verilog Y vhdl vhdl vhdl vhdl vhdl vhdl y vhdl y vhdl y vhdl y vhdl y vhdl	4 cw6671 37 avr fpga 37 avr fpga 17 T8032 25 FP51 fast 40 cpu09l 26 fpga64_cc 74 oc8051_tt 4 ep80.vt 4 ep80.vt 1 hc11rtl 3 boss 66 digital_co ry 25 top_level 15 wb_cycloi 3 ghdl_proc 19 top_s3e	Y yes	N N N N N N N N N N N N N N N N N N N	64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64M 64M 64M 64M 64K 64K 64K 64K	7 53 7 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	32	200 201 200 201 200 201 201 2 200 201 200 201 200 201 200 201 200 201 200 201 200 201 200 201 200 201 200 201 200 201 200 201 200 200	7 2017 2 2010 7 2018 3 2021 5 2008 1 2016 0 2018 0 2018 3 2014 0 2018 3 2014 0 2018	805.2 & 8032	uses Sauermann core 8032 SoC opencores download URL incorrect, use col E altera top level schematic work related to eP16 micro-coded several versions, FPGA kits s http://inform-fiction.org/zmachine/standards pillio Pro board tested on Apex20K, Cyclone & Straix boards
bfcpu atmega8 pong ti51 pulserain system09 fpga-64 turbo8051 ep8080 mycpu cast 8051 hc11core 23 coms8051mini df6805 socz80 system6801 lattice502 z80soc 280 coms8051mini df6805	https://fr.wikivihttps://openco.https://openco.https://openco.https://openco.https://openco.https://openco.https://openco.https://openco.https://www.am.https://www.am.http://www.am.https://openco.https	stable	Arnim Laeuger Clifford Wolf Juergen Sauermann Andreas Voggeneder PulseRain Tech LLC John Kent, David Burn Peter Wendrich Dinesh Annayya C.H. Ting Dennis Kuschel CAST Inc Green Mountain Com Charles Cole Simon Teran, Dinesh / Hitech Global Will Sowerbutts Michael L. Hasenfratz lan Chapman	MCS-48 Turing AVR 8051 8051 8051 8051 8080 accum 8051 6880 accum 8051 CISC 8051 6880 6801 6805 280 6801 6801	8 3 8 16 8	zu-3e James viv spartan-3 James civ spartan-3 James civ sintex-7-3 James Br kintex-7-3 James Br arria-2 James Br arria-2 James Br stratix-1 Hitech Gl spartan-6 James Br stratix-1 Hitech Gl spartan-6 James Br kintex-7-3 J	add 3878-248-2474 akef 1942-2474 akef 1942-2474 akef 1631 akef 1631 akef 1985-34kef 1985-34kef 1985-34kef 1985-34kef 1985-34kef 1985-34kef 1985-34kef 1985-34kef 1985-34kef 1991-34kef	77 6 6 7 7 4 4 7 7 4 8 8 6 6 8 8 6 6 7 7 4 4 8 8 6 6 7 7 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	1 10 53 ## 14.7 1 147 ## 14.7 2 41 130 ## q18.0 4 1 88 ## 14.7 1 2 15 ## 14.7 1 1 127 ## 14.7 1 1 127 ## 14.7 1 127 ## 14.7 1 155 ## 14.7 2 181 ## 12.1 2 181 ## 12.1 2 181 ## 12.1 2 1 141 ## q18.0 1 32 133 ## 14.7 3 135 ## 14.7 3 13 ## 14.7 4 14.7 5 15 93 ## 14.7 5 17 ## 14.7 6 19 78 ## 14.7 6 1	0.33	X	B vhdl Y vhdl vhdl system v Y vhdl y vhdl verilog vhdl verilog vhdl verilog vhdl verilog vhdl verilog vhdl verilog y vhdl verilog y vhdl vhdl verilog y verilog proprieta vhdl vhdl vhdl vhdl vhdl vhdl vhdl vhdl	4 cw6671 37 awr fpga 17 18032 25 FP51 fast 40 cpu091 4 ep80.vhd 4 ep80.vhd 52 gcyt.cp 17 hc11rtl 3 boss 66 digital corry 17 yr 25 top_level 15 wb_cycloi 3 ghd_proc 19 top_s3e 9 l8051_all 23 cpu8501	Y yes	N N N N N N N N N N N N N N N N N N N	64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64M 64M 64K 64K 64K 64K	7 53 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	32	200 201 200 201 200 201 201 2 200 201 201 200 201 201 200 201 200 201 201	7 2016 2 2016 7 2018 3 2021 5 2008 1 2016 0 2016 0 2018 3 2014 3 2009 0 2016 8 2016 8 2016	805.2 & 803.2 https://www.puls 1 clk/inst, intended for Max10 https://www.puls 1 clk/inst, intended for Max10 http://wmmbers.g from John Kent web page Rendition of Commodore 64 includes perpherials 8080 data sheets initialized Lattice memory blocks originally in TTL http://www.cast- Cast has uP related IP 6811 data sheets restricted use license, with correction https://em.wipget Infocom Z-Machine V3, youtube vide 6805 data sheets based on Daniel Wallner's T80, for Patty://emmbers.c based on John Kent's 6801 targeted to LCMXO2280 based on Daniel Wallner's T80 author has book & course	uses Sauermann core 8032 SoC opencores download URL incorrect, use col E altera top level schematic work related to eP16 micro-coded several versions, FPGA kits ss http://inform-fiction.org/zmachine/standards pillio Pro board tested on Apex20K, Cyclone & Straix boards Embedded System Design: A Unified Hardwarht-labs offers several uP cores

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor c	om LUT		f E	S blk	F max	date ot	ol MIP er /ins	S clks/ it inst	KIPS /LUT	ven dor	S src code	#src files	top file	र chai	fltg pt	ma: dat	max inst	byte adrs	# inst	dr # od reg	6	tart las year rev	t secondary web	note worthy	comments
altium/TSK80x	http://techdocs.	roprietar	Altium	Z80	8 8	spartan-	3 Altium	25	58	4		50		0.3	3.0	2.2	AILX	propriet	ary		Y yes	N I	N 641	64K	Υ			2	2004 201	.7 CR0140.pdf, CR0	01 frozen, asm, C, C++, schem, VHDL &	default clock speed is 50MHz
hd63701	https://opencor	planning	Tsuyoshi Hasegawa	6801	8 8	spartan-	6 James Br	akef 14	12	6	1 3	31	## 1	4.7 0.3	3 4.0	1.8	Х	verilog	6	HD63701_	CORE	N I	N 641	64K	Υ			2	2014		Used in Atari game console, 6801 clo	ne?
system68	https://opencor	stable .	John Kent, David Burn	6801	8 8	spartan-	3 James Br	akef 22	35	4	4	46	## 14	4.7 0.3	3 4.0	1.7	Х	Y vhdl	21	cpu68	Y yes	N I	N 641	64K	Υ			2	2003 200	9 http://members	s.optushome.com.au/jekent/	
altium/TSK51A	http://techdocs.	proprietar	Altium	8051	8 8	spartan-	3 Altium	18	90	4	1	50		0.3	3 6.0	1.5	AILX	propriet	ary		Y yes	N I	N 64H	64K	Υ			2	2004 201	.7 CR0140.pdf, CR0	01 frozen, asm, C, C++, schem, VHDL &	default clock speed is 50MHz
rtf6809	https://github.co	alpha	Robert Finch	6809	8 8	kintex-7	-3 James m	any 75	06	6	1 2	106	## 14	4.7 0.3	3 4.0	1.2	Х	verilog	4	rtf6809	Y yes	N I	V 4G	4G	Υ		8	2	2012 201	5 http://www.fini	tre 6809 with 32-bit "FAR" addressing	probably for simulation?
cpu65c02_true	https://opencor	stable .	Jens Gutschmidt	6502	8 8	spartan-	6 James la	ch v 47	94	6		47	## 1	4.7 0.3	3 4.0	0.8	Х	vhdl	8	core	yes	N I	N 641	64K	Υ			2	2008 202	1	cycle accurate	
lem4_9ptr	https://opencor	beta	James Brakefield	accum	4 9	zu-2e	James 1	stage 2	10	6	0	397	## v2	0.1 0.2	4 1.0	453.5	IX	vhdl	2	lem1_9pt	Υ	N '	Y 512	2 2K	N	24		1 2	2016		binary & BCD digit addition, speed m	4 index registers: (ix),(-ix),(ix++),(ix+off)
lem4_9	https://opencor	beta .	James Brakefield	accum	4 9	kintex-7	-3 James 1	tage 1	44	6	1	195	## 1	4.5 0.1	.6 1.0	216.7	IX	vhdl	2	lem1_9	Υ	N '	Y 32	2K	N	24		1 2	2016		binary & BCD digit addition, speed m	ode
jane_nn		stable	Suresh Devanathan	RISC	4 8	kintex-7	-3 James Bi	akef 7.	23	6		178	## 14	4.7 0.3	3 1.0	81.4	Х	vhdl	3	Processor	Υ					27	16	2	2002		neural network microprocessor, spe-	cialized registers
mcs-4	https://opencor	alpha	Reece Pollack	4004	4 4	kintex-7	-3 James Br	akef 2	28	6		376	## 1	4.7 0.1	.6 4.0	66.0	Х	verilog	7	i4004		N	4K	4K	N			2	2012 201	.2	4004 was multi-chip	4004 CPU & MCS-4
t400	https://opencor	stable	Arnim Laeuger	COP400	4 8	spartan-	2 Arnim La	euge 6	43	3	2	60		0.1	.6 4.0	3.7	IX	vhdl	36	t400_core	Y yes	N '	Y 64	1K	Υ			2	2006 200	19	implementation of National's 4-bit O	OP400 microcontroller
lem1_9min	https://opencor	stable .	James Brakefield	accum	1 9	kintex-7	James 1	stage	63	6	1	358	## 14	4.5 0.0	1.0	227.2	ILX	vhdl	3	lem1_9mi	Y asm	N '	Y 64	2K	N	8	64	1 2	2003 200	19	logic emulation machine	
lem1_9	https://opencor	alpha .	James Brakefield	accum	1 9	kintex-7	-3 James 1	tage	75	6	1	171	## 1	4.5 0.0	1.0	91.2	IX	vhdl	2	lem1_9	Υ	N '	Y 32	2K	N	24		1 2	016 201	.7	single bit at a time, absolute adrs	
lem1_9ptr	https://opencor	beta	James Brakefield	accum	1 9	kintex-7	-3 James 1	tage 1	47	6	1	176	## 1	4.5 0.0	6 1.0	72.0	IX	vhdl	2	lem1_9pt	Υ	N '	Y 512	2 2K	N	24		1 2	2016		use speed opt, logic emulation mach	i 4 index registers: (ix),(ix),(ix++),(ix+off)

	85 # usable(beta, st	0	10	25	14	blank	415	ŧ	415	#	5		13 verilog	190
	38 "B" or "X" of lim	0		414	415	a							415 vhdl	182
MIPS/MHz	Pro-rating for data s	ize:			37	zu-3e							sys verilog	14
1-bit	0.04		16-bit	0.67	64-bit		2.00						proprietary	19
4-bit	0.17		24-bit	0.80	Silicon A	rea equi	ivalents						scala	2
8-bit	0.33		32-bit	1.00	LUTS/DS	P48	16:1							
12-bit	0.40		48-bit	1.50	LUTS/Blo	ock RAM	32:1							
Under the a	ssumption that the	core is ca	pable of one instuc	tion per clock										

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_uP_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
fltg pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++,indir; (indir), (indir++), (indir), (indexed), abs-short/direct page, scaled
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions or web page updates
secondary web link	secondary web address
note worthy	anything special about the design

 non-blank
 306
 27

 asm
 59
 Web page DMIPS p en.wikipedia.org/wiki/Instructions_per_community.freesc www.eembc.org/coremark/index.php

 forth
 5
 DMIPS per clock for many microprocessors:
 http://en.wikipedia.org/wiki/Instructions_per_second

75	_paper_only
60	educational
25	_weak_start
8	_up_cores
5	in limbo
10	planning
52	simulation
573	main+sim
521	net main
644	total

259	VHDL
277	Verilog
26	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
35	proprietary
13	other
4	Schematics
635	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)