

	up_all_soft	opencores or primary link	status	author	style / clone	data date	inst date	FPGA	report ter	com ents	LUTs ALUT	Off	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc date	tool chai	fltg pt	max dat	max inst	byte adrs	# inst	# reg	pip e	start year	last revis	secondary web link	note worthy	comments				
Small soft core uP Inventory																																										
Opencore and other soft core processors																																										
cpu11	https://github.com/m80a	untested	1801BM1	PDP11	16	16																															2 versions, PDP-11 uP reverse engine	USSR uP, no DEC prototype, proprietary die				
vm80a	https://github.com/m80a	untested	1801BM1		8	8	cyclone-3				607		4		104																							Two versions of Soviet i8080a reverse engineered from silicon die, 607 4LUTs, 104M				
myproc	https://github.com/m80a	alpha	A. Raamakrishnan	RISC	32	32																															UP for educational purposes: myproc1 (single cycle), myproc2 (pipelined)					
reverse-u16	https://github.com/m80a	stable	A.T.		280	8	cyclone-4	James Brakef		11224			4	60		##	14.7	0.33	4.0		X	Y	vhdl	29	zpxply	Y	yes	N	N	64K	64K	Y						SoC project using T80, HDMI generation	retro Z80 based on T80 by Daniel Wallner			
copyblaze	https://opencores.org/oc/projects/copyblaze	stable	Abdullah Ellbrahimi	picoblaze	8	18	kintex-7	James	missin	622			6			217	##	14.7	0.33	2.0	57.5		IX	Y	vhdl	16	cp_copypb	Y	asm	N	256	2K	Y					wishbone extras				
verysimplecpu	https://github.com/MC25	stable	Abdullah Yildiz	mem	32	32																														educational, 2 address, public version is missing processor RTL						
EOC6200	https://github.com/egg23	Adam Gastineau	accum	4	12																																Tamagotchi P1 for Analogue-Pocket/MiSTer, based on Epson EOC6200 uP					
y86-64	https://github.com/egg23	early	Adithya Sunil	x86	64	8																														limited set of x86-64 operations	educational					
forwardcom	https://github.com/egg23	stable	Agner Fog	cisc	32	32	atrix-7	Agner Fog	13248	4990	6		64	##	v20.1	1.00	1.0	4.8		X	Y	system	18	top	Y	asm	Y	64K	32K	Y		64						x86 like, complete ISA, MMX & vector	x86 adr modes, vector inst use width of vect re			
forwardcom	https://github.com/egg23	stable	Agner Fog	cisc	64	32	atrix-7	Agner Fog	21121	7392	6		56	##	v20.1	2.00	1.0	5.3		X	Y	system	18	top	Y	asm	Y	64K	32K	Y		64						x86 like, complete ISA, MMX & vector	x86 adr modes, vector inst use width of vect re			
sap	https://opencores.org/oc/projects/sap	stable	Ahmed Shahein	accum	8	8	kintex-7	James	no LUT	48			6	200	##	14.7	0.10	4.0	104.2		X	Y	vhdl	15	mp_struct	Y	asm	N	16	16	Y	5						Simple as Possible Computer from M8	https://www.youtube.com/watch?v=prpyEFx2			
ben_eater_up	https://github.com/ajith0	stable	Ajith Thomas	accum	8	8																															based on Ben Eater's tutorial on building an 8-Bit breadboard computer					
blue	https://opencores.org/oc/projects/blue	stable	Al Williams	accum	16	16	spartan-3	James	remov	1025			4	63	##	14.7	0.67	1.0	41.1		X	Y	verilog	16	topbox	web	Y	asm	N	4K	4K	N	16	2					derived from Caxton Foster's Blue	http://www.youtube.com/watch?v=dt4ze2Z96		
cardiac	https://opencores.org/oc/projects/cardiac	mature	Al Williams	accum	13	12	spartan-3	James Brakef	557				4	71	##	14.7	0.30	1.0	38.5		X	Y	verilog	16	vtach	Y	asm	N	100	100	N							CARBOARD Illustrative AI to Computr 3 digit BCD arithmetic				
one-der	http://www.drd	untested	Al Williams	CISC	32	32	spartan-3	James	missing file				4		##	14.7	1.00	1.0																			The One Instruction Wonder	TTA				
eight32	https://github.com/robins	stable	Alastair M. Robinson	accum	32	8	cyclone-4	Alastair M. Robinson	1300				4	133			1.00	1.0	102.3																		5-bit op-code & 3-bit reg #	full tool set, see github page for ISA description				
zpufile	https://github.com/robins	mature	Alastair M. Robinson	forth	32	8	cyclone-3	Alastair M. Robinson	1000				4																								additional instructions					
amic-0	https://github.com/robins	stable	Albento Moriconi	stack	32	8	zu-3e	James vivado	622	357	6		250	##	v21.1	1.00	1.0	401.9																			based on mic-1 by Andrew Tanenbau	uCode, usually Java virtual machine				
6809_6309	https://opencores.org/oc/projects/6809_6309	beta	Alejandro Paz Schmidt	6809	8	8	zu-3e	James vivado	1690	367	6		333	##	v21.1	0.33	3.0	21.7		AIXL	B	verilog	5	MC6809	Y	yes	N	N	64K	64K	Y									6309 op-codes not implemented	does not match timing results of zynq+	
6809_6309	https://opencores.org/oc/projects/6809_6309	beta	Alejandro Paz Schmidt	6809	8	8	stratix-5	James Brakef	1711		A		223	##	14.7	0.30	3.0	14.3		AIXL	B	verilog	5	MC6809	Y	yes	N	N	64K	64K	Y	44	13	8							6309 op-codes not implemented	
6809_6309	https://opencores.org/oc/projects/6809_6309	beta	Alejandro Paz Schmidt	6809	8	8	kintex-7	James Brakef	1996	370	6		175	##	14.7	0.33	3.0	9.7		AIXL	B	verilog	5	MC6809	Y	yes	N	N	64K	64K	Y	44	13	8							6309 op-codes not implemented	
6809_6309	https://opencores.org/oc/projects/6809_6309	beta	Alejandro Paz Schmidt	6809	8	8	arria-2	James Brakef	1680		A		145	##	14.7	0.33	3.0	9.5		AIXL	B	verilog	5	MC6809	Y	yes	N	N	64K	64K	Y	44	13	8							6309 op-codes not implemented	
brainfuckcpu	https://opencores.org/oc/projects/brainfuckcpu	beta	Aleksander Kaminski	mem	8	3	kintex-7	James Brakef	110		6		432	##	14.7	0.08	2.0	157.2		X	Y	verilog	1	brainfuck	cpu	N	Y												Touring machine like, 2ndary link is a	adj prog & data mem size, terrible name		
ao486	https://opencores.org/oc/projects/ao486	beta	Aleksander Osman	x86	32	8	zu-2e	James Brakef	altera avalon IO						##	v20.1	1.00	1.0																				complete 486, SoC configuration	non-SoC, no MMU, not superscalar			
ao486	https://opencores.org/oc/projects/ao486	beta	Aleksander Osman	x86	32	8	cyclone-4	James Brakef	36094		4	4	47	46	##	14.7	0.67	4.0	8.1																			complete 486, SoC configuration	Henry Wong thesis at U.Toronto, also youtube			
ao68000	https://opencores.org/oc/projects/ao68000	beta	Aleksander Osman	68000	16	16	arria-2	James Brakef	3479		A	6	169	##	14.7	0.67	4.0	8.1																				uses microcode, instruction prefetch buffer				
aoocs	https://github.com/aoocs	beta	Aleksander Osman	68000	16	16	cyclone-2	Aleksander O	26227		4	2	65	##	14.7	0.67	4.0																					uses ao68000 core, Amiga chip set	Wishbone Amiga OCS SoC			
aoocs	https://github.com/aoocs	beta	Aleksander Osman	68000	16	16	kintex-7	James	altera primitives						##	14.7	1.00	1.0																				uses ao68000 core, Amiga chip set	Wishbone Amiga OCS SoC			
aoocs	https://github.com/aoocs	beta	Aleksander Osman	68000	16	16	arria-2	James Brakef	17852		A	2	43	57	##	14.7	0.67	4.0	0.5																				uses ao68000 core, Amiga chip set	Wishbone Amiga OCS SoC		
aoocs	https://github.com/aoocs	beta	Aleksander Osman	68000	16	16	cyclone-1	James Brakef	26009		4	2	67	45	##	14.7	0.67	4.0	0.3																				uses ao68000 core, Amiga chip set	Wishbone Amiga OCS SoC		
ao3000	https://opencores.org/oc/projects/ao3000	beta	Aleksander Osman	MIPS	32	32	zu-3e	James high fi	4199	2520	6	4	8	175	##	v21.1	1.00	1.0	41.8		IX	Y	verilog	19	aoR3000	Y	yes	N	4G	4G	Y		32	5	2014	2015					MIPS R3000A compatible, has MMU	moved declarations forward
ao3000	https://opencores.org/oc/projects/ao3000	beta	Aleksander Osman	MIPS	32	32	kintex-7	James Brakef	5307		6	4	9	129	##	14.7	1.00	1.0	24.2		IX	Y	verilog	19	aoR3000	Y	yes	N	4G	4G	Y		32	5	2014	2015					MIPS R3000A compatible, has MMU	moved declarations forward
dix_calvino	https://github.com/aleter	stable	Alessandro Calvino	DLX	32	32																															masters thesis	also supports Synopsys Design Compiler				
dix_chiara	https://github.com/aleter	stable	Alessandro Di Chiara	DLX	32	32	kintex-7	James Brakef	2915		6		90	##	14.7	1.00	1.0	30.9		X	Y	vhdl	32	a-dlx	Y	yes	N	4G	4G			32	5	2017	2017					Course project, no RTL comments, VHDL via instructor?		
riscv_lowrisc	https://github.com/lowrisc	scala	Alex Bradbury	risc-v	32	32																															version 0.4-lowRISC with tagged memory and					

_up_all_soft	opencores or	status	author	style /	data	inst	FPGA	report	com	LUTs	Off	LUT?	blks	F	tag	tool	MIPS	clks	KIPS	ven	src	#src	top file	tool	flg	pt	max	max	byte	adr	#	pip	start	last	secondary web	note worthy	comments				
folder	primary link	lazy		clone	date	est		er	ents	ALUT			mults	ram	max	ver	/inst	/inst	/LUT	don	code	files		chai	pt	pt	inst	inst	adrs	nd	reg	e	year	year	link						
vhdl-processor	https://github.com/AnuragSahaRoy	lavor	Anurag Saha Roy	RISC	8	16																														"generic 8-bit processor"	no memory, just IO locations				
ladybug	https://github.com/ArietOtters	untested	Ariet Otters	stack	16	16																																			
stack-cpu	https://github.com/ArietOtters	untested	Ariet Otters	stack	16	16																																			
verilog-6502	https://github.com/ArietOtters	stable	Ariet Otters	6502	8	8	zu-3e	James vivado	475	112	6			333	##	v21.1	0.33	3.0	77.2	X	verilog	2	cpu	yes	N	N	64K	64K	N	23											
verilog-6502	https://github.com/ArietOtters	stable	Ariet Otters	6502	8	8	kintex-7-3	James Brakef	407		6			200	##	14.7	0.33	4.0	40.6	X	verilog	2	cpu	yes	N	N	64K	64K	N												
verilog-6502	https://github.com/ArietOtters	stable	Ariet Otters	6502	8	8	zu-3e	James vivado	327	98	6			370	##	v21.1	0.33	3.0	124.6	X	verilog	26	cpu	yes	N	N	64K	64K	N												
verilog-6502	https://github.com/ArietOtters	stable	Ariet Otters	6502	8	8	kintex-7-3	James remov	599		6			204	##	14.7	0.67	4.0	57.1	X	verilog	5	gop16	yes	N	N	4G	4G	N												
ARM Cortex-A	https://github.com/ASIC	ASIC	ARM	ARM A53	32	32	asic	Xilinx	6000		A			1500			2.50	0.5	1000		asic			Y	yes	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y			
ARM Cortex-A	https://github.com/ASIC	ASIC	ARM	ARM A9	32	32	arria V	altera	4500		A			1050			1.00	1.0	583.3		asic			Y	yes	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y			
ARM Cortex-A	https://github.com/ASIC	ASIC	ARM	ARM M1	32	32	virtex-5	ARM 65nm	1900		A			200			1.00	1.0	105.3		asic			Y	yes	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y			
ARM Cortex-A	https://github.com/ASIC	ASIC	ARM	ARM RS	32	32	asic	Xilinx			A			600			1.0	1.0			asic			Y	yes	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y			
sayeh_cpu	https://github.com/ArminKazemi	untested	Armin Kazemi	RISC	16	16											0.67	1.0																							
1400	https://opencore.com	stable	Armin Laeuger	COP400	4	8	spartan-2	Armin Laeueg	643		3	2	60				0.16	4.0	3.7	IX	vhdl	36	1400_core	Y	yes	N	Y	64	1K	Y											
148	https://opencore.com	stable	Armin Laeuger	MCS-48	8	8	cyclone-1	Armin Laeueg	738		4	1	59				0.33	4.0	6.6	IX	vhdl	70	148_core	Y	yes	N	256	1K	Y												
riscv_pervical	https://github.com/ArTeCS	ArTeCS (Un Madrid)	risc-v	64	32	32	kintex-7	ArTeC	largest	57129	27996	6		50		v20.2	1.00	2.0	0.4	X	system	~60		Y	yes	Y	16E	16E	Y												
riscv32_axis_e	https://github.com/ArTeCS	asic	Axis Communications	RISC	32	16																																			
softcore-cpu	https://github.com/AymenSekkari	untested	Aymen Sekkari	RISC	32	32																																			
fluid_core	https://github.com/alpha	untested	mathmoosa	RISC	8	12	kintex-7-3	James Brakef	956		4			381	##	14.7	0.33	1.0	131.7																						
riscv_croyde	https://github.com/ben-n	untested	Ben Marshall	risc-v	64	32																																			
riscv_vanilla	https://github.com/ben-n	verified	Ben Marshall	risc-v	32	32	zu-5e	James [O]lin	2422		6						##	v21.1	1.00	2.0																					
riscv_vanilla	https://github.com/ben-n	verified	Ben Marshall	risc-v	32	32	artix-7	Ben Marshall	2422		6			150			##	v21.1	1.00	2.0																					
tim	https://github.com/ben-n	verified	Ben Marshall	RISC	32	8	zu-3e	James degenerate synthesis			6																														
b16	www.bernd-paysan.com	stable	Bernd Paysan	forth	16	5											0.67	1.0		IX	verilog	1	b16-small	Y	yes	N	64K	64K	N												
b16	www.bernd-paysan.com	stable	Bernd Paysan	forth	16	5	spartan-6	James Brakefield	554		6			134	##	14.7	0.67	1.0	161.7		IX	verilog	15	b16	Y	yes	N	64K	64K	N											
gnice-fpga	https://github.com/BerndUllmann	stable	Bernd Ullmann	RISC	16	16																																			
magic-1	http://www.homebrewcpu.com	untested	Bill Buzbee	accum	8	8																																			
riscv_picollo	https://github.com/BlueSpec	untested	BlueSpec	risc-v	32	32																																			
cd16	https://github.com/BradEckert	stable	Brad Eckert	forth	16	16	spartan-3	James Brakef	681		4			83	##	14.7	0.67	2.0	41.0	IX	B	vhdl	16	cd16	Y	yes	N	128K	8M												
cd16	https://github.com/BradEckert	stable	Brad Eckert	forth	16	16	spartan-3	James Brakef	618		4	7	31	##			14.7	0.67	2.0	16.9	IX	Y	vhdl	16	demosexect	Y	yes	N	128K	8M											
chad	https://github.com/BradEckert	stable	Brad Eckert	forth	18	16	zu-3e	James vivado	2196	2211	6			250	##	##	v21.1	0.80	1.0	91.1	XIML	verilog	33	mcu_art	Y	yes	N	64K	64K	N	23	16									
chad	https://github.com/BradEckert	stable	Brad Eckert	forth	18	16	atrx-7-3	James OFF	1972		6	3	196	##			v21.1	0.80	1.0	79.5	XIML	verilog	33	mcu_art	Y	yes	N	64K	64K	N	23	16									
chad	https://github.com/BradEckert	stable	Brad Eckert	forth	18	16	atrx-7-3	James OFF	1995		6	5	175	##			v21.1	0.80	1.0	70.4	XIML	verilog	33	mcu_art	Y	yes	N	64K	64K	N	23	16									
chad	https://github.com/BradEckert	stable	Brad Eckert	forth	18	16	atrx-7-1	James DFF	ex 1982		6	5	127	##			v21.1	0.80	1.0	51.4	XIML	verilog	33	mcu_art	Y	yes	N	64K	64K	N	23	16									
sc20	http://www.forth.org	proprietary	Brad Eckert	forth	32	8	virtex-6	Brad Eckert	1977		6			150				1.00	1.0	75.9	X	proprietary																			
cpus-caddr	https://github.com/BradParker	untested	Brad Parker	lisp	32	48																																			
cpus-pdp11	https://github.com/BradParker	untested	Brad Parker	PDP11	12	16																																			
cpus-pdp8	https://github.com/BradParker	untested	Brad Parker	PDP8	12	16	spartan-3	James Brakef	1557		4	1					##	14.7	0.40	2.0		X	Y	verilog	15	top	Y	yes	N	4K	4K										
pdp11-34verilog	www.heeltoe.com	stable	Brad Parker	PDP11	16	16	arria-2	James Brakef	2532		A	126	##				g13.1	0.67	2.0	16.7	IX	Y	verilog	24	pdp11	Y	yes	N	64K	64K											
pdp8verilog	www.heeltoe.com	stable	Brad Parker	PDP8	12	16	kintex-7-3	James Brakef	505		6	366	##				14.7	0.50	2.0	181.3	X	verilog	18	pdp8	Y	yes	N	32K	32K												
bjx1	https://github.com/BrendanBohannon	alpha	Brendan Bohannon	RISC	32	32	kintex-7-3	James syntax errors			6																														
bts1larch	https://github.com/BrendanBohannon	alpha	Brendan Bohannon	CISC	64	16																																			
bts1larch	https://github.com/BrendanBohannon	alpha	Brendan Bohannon	CISC	32	16	kintex-7-3	James Brakef	4762		6	10	167	##			14.7	1.00	1.5	23.3	X	verilog	11	bsrexunit	Y	yes	N	64K	64K	Y	64	32									
wb_z80	https://opencore.com	stable	Brewster Porcella	280	8	8	kintex-7-3	James Brakef	2025		6			144	##		14.7	0.33	3.0	7.8	X	verilog	4	z80_core	Y	yes	N	64K	64K	N											
495_cpu	https://github.com/BryanChan	untested	Bryan Chan	accum	8	16																																			
yard-1	https://github.com/BrianDavis	alpha	Brian Davis	risc	32	16																																			
classic_HP_cal	https://github.com/BrianNemetz	stable	Brian Nemetz	accum	56	10	kintex-7-3	James Brakef	1750		6	3	233	##			14.7	0.17	10.0	2.2	X	vhdl	15	classichp	Y	yes	N	30	4K	N	40	7									
risc-16	https://github.com/BruceJacob	stable	Bruce Jacob	RISC	16	16																																			
pancake	https://people.ece.cornell.edu	stable	Bruce Land	stack	16	5	kintex-7-3	James bypass	441		6	1	128	##			14.7	0.67	1.0	194.8	X	verilog	7	de2_minic	Y	yes	N	4K	4K	N	31										
up3	https://people.ece																																								

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst size	FPGA	report ter	com ents	LUTs ALUT	Off	LUT? mults	blk ram	F max	tag tag	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file sys	tool chai	flg pt	max dat	max inst	byte adst	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments			
cray1	www.chrisfenton.com	alpha	Christopher Fenton	CRAY1	64	16	kintex-7	James Brakef	13463		6	19	10	127	##	14.7	6.00	1.0	56.6	X	verilog	46	cray_sys	Y	yes	N	4M	4M	N	128	536	2010	2015	https://www.chrisfenton.com	homebrew Cray1	24-bit address registers			
non-von-1	http://www.chrisfenton.com	stable	Christopher Fenton	non-von-1	8	8	kintex-7	Christopher Fenton	230					556	##	14.7	0.33	1.0	797.1		verilog	1	nonvontop	Y	yes	N	64	4M	Y	30					SIMD in tree structure	A & 8 regs, instructions broadcast			
f16a	http://www.greghowland.com	asic	Chuck Moore	f16a	16	16		Chuck Moore						127	##	14.7	0.67	4.0	119.7		proprietary			Y	yes	N	64	4M	Y	30					AKA G144A12: 12x12 array	family of parallel processors			
nc4016	https://en.wikichip.org/wiki/nc4016	asic	Chuck Moore	nc4016	16	16		Chuck Moore						127	##	14.7	0.67	4.0	119.7		proprietary			Y	yes	N	64	4M	Y	30					chapter in Koopman				
a_tiny_up	https://www.danclifford.com	errors	Chuck Thacker	a_tiny_up	8	8		Chuck Thacker						127	##	14.7	0.67	1.0			verilog	1	TinyComp	Y	asm	N	Y	1K	1K	N	13	128	2007	2007	https://www.cl.cam.ac.uk/~r5k25/	104 lines of verilog, Thacker (wikipedia) deceased	very small up		
td4	https://github.com/td4	stable	Clifford Wolf	td4	8	32	zu-3e	James Brakef	102					200	##	14.7	0.20	1.0	392.2	X	verilog	5	td4_top	Y	yes	N	64K	64K	Y	16	16	2013	2013			course project, not pipelined	no LUT RAM for reg file		
lghl_cpu	https://github.com/lghl_cpu	stable	Clifford Wolf	lghl_cpu	16	16	kintex-7	James Brakef	636					455	##	14.7	0.67	4.0	119.7		verilog	24	cpu	Y	N	Y	64K	64K	Y	16	16	2013	2013			no LUT RAM for reg file			
clm	https://github.com/clm	stable	Clifford Wolf	clm	16	16		Cliff L. Biffle						455	##	14.7	0.67	4.0	119.7		verilog	24	cpu	Y	N	Y	64K	64K	Y	16	16	2013	2013			no LUT RAM for reg file			
bfcpu	http://www.cliffordwolf.com	stable	Clifford Wolf	bfcpu	8	32	zu-3e	James Brakef	387					500	##	14.7	0.01	4.0	4.1	X	B vhd	4	cw6671	Y	yes	N	64K	64K	Y	8	8	2003	2003	https://clash-lang.org	no LUT RAM for reg file	course project, not pipelined	no LUT RAM for reg file		
bfcpu	http://www.cliffordwolf.com	stable	Clifford Wolf	bfcpu	8	32	zu-3e	James Brakef	303					500	##	14.7	0.01	4.0	4.1	X	B vhd	4	cw6670	Y	yes	N	64K	64K	Y	8	8	2003	2003	https://en.wikipedia.org/wiki/Clash	no LUT RAM for reg file	no LUT RAM for reg file	no LUT RAM for reg file		
bfcpu	http://www.cliffordwolf.com	stable	Clifford Wolf	bfcpu	8	32	zu-3e	James Brakef	422					500	##	14.7	0.01	4.0	4.1	X	B vhd	4	cw6671	Y	yes	N	64K	64K	Y	8	8	2003	2003	https://en.wikipedia.org/wiki/Clash	no LUT RAM for reg file	no LUT RAM for reg file	no LUT RAM for reg file		
riscv_picov32	https://github.com/riscv_picov32	beta	Clifford Wolf	riscv_picov32	32	32	xcku3p-3	Clifford Wolf	761	442	6			769	##	14.7	1.00	3.0	336.8	X	verilog	1	picov32	Y	yes	N	4G	4G	Y	32	32	2016	2022	https://github.com/riscv_picov32	minimal features, soc options	designed for minimum LUTs			
riscv_picov32	https://github.com/riscv_picov32	beta	Clifford Wolf	riscv_picov32	32	32	xcku3p-3	Clifford Wolf	761	442	6			769	##	14.7	1.00	3.0	336.8	X	verilog	1	picov32	Y	yes	N	4G	4G	Y	32	32	2016	2022	https://github.com/riscv_picov32	minimal features, soc options	designed for minimum LUTs			
riscv_picov32	https://github.com/riscv_picov32	beta	Clifford Wolf	riscv_picov32	32	32	GW1NR-5	Jean-L. small	2764	1833	4			27	##	14.7	1.00	3.0	3.3	X	verilog	1	picov32	Y	yes	N	4G	4G	Y	32	32	2016	2022	https://www.cnx.org/content/col12116/1.1	minimal features, soc options	designed for minimum LUTs			
riscv_picov32	https://github.com/riscv_picov32	beta	Clifford Wolf	riscv_picov32	32	32	GW1NR-5	Jean-L. large	8594	5278	4	2	32	27	##	14.7	1.00	3.0	1.0	X	Y	verilog	1	picov32	Y	yes	N	4G	4G	Y	32	32	2016	2022	https://www.cnx.org/content/col12116/1.1	minimal features, soc options	designed for minimum LUTs		
riscv_picov32	https://github.com/riscv_picov32	beta	Clifford Wolf	riscv_picov32	32	32	kintex-U	Clifford Wolf	761	442	6			454	##	14.7	1.00	3.0	198.9	X	verilog	1	picov32	Y	yes	N	4G	4G	Y	32	32	2016	2022	https://github.com/riscv_picov32	minimal features, soc options	designed for minimum LUTs			
cole_c16	https://www.scs.stg.brown.edu	beta	Cole Design & Develop	cole_c16	16	16	spartan-6	James Brakef	554					298	##	14.7	0.67	7.0	51.4	X	vhdl	1	core	Y	asm	N	64K	64K	N	20	8	2002	2012	https://blog.classic.com	(7) clks per inst, complete SOC	includes all peripherals			
c16to0	https://www.scs.stg.brown.edu	stable	Cole Design and Develop	c16to0	16	16	kintex-7	James Brakef	510					271	##	14.7	0.67	4.0	88.9	X	vhdl	1	core	Y	asm	N	64K	64K	N	20	8	2003		https://www.scs.stg.brown.edu	graphics capability	clock/2 and six phases			
riscv_rpu	https://github.com/riscv_rpu	untested	Colin Riley	riscv_rpu	32	32	artix-7	Colin Riley	3291			6	12	1	100	##	14.7	1.00	1.0	30.4	X	vhdl	14	core	Y	yes	N	4G	4G	Y	32	32	2015	2020	http://labs.domiphe.com	Series of 16 tutorials on up design, w/ RPU up, TPU now discarded	clock/2 and six phases		
tpu	https://github.com/tpu	untested	Colin Riley	tpu	16	16		Colin Riley						100	##	14.7	1.00	1.0	30.4	X	vhdl	14	core	Y	yes	N	4G	4G	Y	32	32	2015	2020	https://domiphe.com	Series of 16 tutorials on up design, w/ RPU up, TPU now discarded	clock/2 and six phases			
amber	https://opencores.org	stable	Conor Santifort	amber	32	32	zu-3e	James Brakef	3105	1857	6		10	168	##	14.7	0.75	1.0	40.7	ILX	verilog	25	a23 core	Y	yes	N	4G	4G	Y	80	16	3	2010	2017	https://en.wikipedia.org/wiki/Amber	no MMU, shared cache	no MMU, shared cache		
amber	https://opencores.org	stable	Conor Santifort	amber	32	32	zu-3e	James Brakef	3105	1857	6		10	168	##	14.7	0.75	1.0	40.7	ILX	verilog	25	a23 core	Y	yes	N	4G	4G	Y	80	16	3	2010	2017	https://en.wikipedia.org/wiki/Amber	no MMU, shared cache	no MMU, shared cache		
amber	https://opencores.org	stable	Conor Santifort	amber	32	32	kintex-7	James Brakef	6103				6	18	127	##	14.7	0.05	1.0	21.8	ILX	verilog	25	a25 core	Y	yes	N	4G	4G	Y	80	16	3	2010	2017	https://en.wikipedia.org/wiki/Amber	no MMU, shared cache	no MMU, shared cache	
amber	https://opencores.org	stable	Conor Santifort	amber	32	32	kintex-7	James Brakef	6103				6	18	127	##	14.7	0.05	1.0	21.8	ILX	verilog	25	a25 core	Y	yes	N	4G	4G	Y	80	16	3	2010	2017	https://en.wikipedia.org/wiki/Amber	no MMU, shared cache	no MMU, shared cache	
yfcpu	https://github.com/yfcpu	errors	Cory Walker	yfcpu	16	16	kintex-7	James Brakef	18					##	##	14.7	0.67	1.0			verilog	2	yfcpu	Y	N	N	256	256	Y	5	1	16	3	2010	2017	https://github.com/yfcpu	no MMU, shared cache	2048 LUTs used as single port RAM	
tarihi	https://github.com/tarihi	alpha	Dagvadorj Galbadrak	tarihi	32	32	kintex-7	James Brakef	396				1	123	##	14.7	1.00	4.0	77.9	X	verilog	4	tarihi_controller	Y	yes	N	16M	16M	N	11	4	2013	2013			no doc, extremely small RISC	difficulty with timing, try 7.0ns		
or1200	https://github.com/or1200	stable	Damjan Lampret	or1200	32	32	kintex-7	James Brakef	5231			6	4	8	118	##	14.7	1.00	1.0	22.5	X	verilog	78	or1200_top	Y	yes	N	4G	4G	Y	32	32	2010	2013	https://openisc.org	best older openisc implementation	no LUT RAM for reg file		
s6soc	https://opencores.org	stable	Dan Gisselequist	s6soc	32	32	spartan-6	James Brakef	2820			6	1	10	133	##	14.7	1.00	1.0	47.3	X	Y	verilog	31	toplevel	Y	N	N	4G	4G	N	20	16	5	2015	2015	https://github.com/s6soc	uses ZIP CPU	uses ZIP CPU
xulak25soc	https://opencores.org	mature	Dan Gisselequist	xulak25soc	32	32	spartan-6	James Brakef	7936			6	4	25	87	##	14.7	1.00	1.0	11.0	X	Y	verilog	10	toplevel	Y	N	N	4G	4G	N	20	16	5	2015	2015	https://github.com/xulak25soc	uses ZIP CPU	uses ZIP CPU
zbasic	https://github.com/zbasic	mature	Dan Gisselequist	zbasic	32	32		Dan Gisselequist						70	##	14.7	1.00	1.0	128.9	X	verilog	70	main	Y	yes	N	N	4G	4G	Y	35	16	5	2018	2020	https://github.com/zbasic	bare bones variant of zipcpu	autofpga builds complete system	
zipcpu	https://github.com/zipcpu	stable	Dan Gisselequist	zipcpu	32	32	kintex-7	James Brakef	1687			6	2	218	##	14.7	1.00	1.0	128.9	X	verilog	7	zipcpu	Y	N	N	4G	4G	Y	35	16	5	2015	2023	http://www.librecores.org	ISA has changed, multiple instruction	http://zipcpu.com/zipcpu/2018/01/01/zipcpu		
pt13	http://www.singaporechip.com	stable	Daniel Ogilvie	pt13	8	8	kintex-7	James Brakef	301			6		357	##	14.7	0.33	3.0	130.5	X	verilog	1	pt13	Y	asm	N	Y	64K	8K	Y	40	3	2011	2018	https://www.edn.com	PT13 is optimized to be completely micro-code & register updates, minimal ISA	micro-code & register updates, minimal ISA		
riscv_scarv-cpu	https://github.com/riscv_scarv-cpu		Daniel Page	riscv_scarv-cpu	32	32		Daniel Page						31	##	14.7	0.33	3.0	130.5	X	Y	verilog	31	frv_core	Y	yes	N	4G	4G	Y	40	3	2019	2020	https://www.edn.com	side channel hardened, no cache, branch prediction or virtual memory, research pro	side channel hardened, no cache, branch prediction or virtual memory, research pro		
riscv_black-par	https://github.com/riscv_black-par		Daniel Petrisko	riscv_black-par	32	32		Daniel Petrisko						31	##	14.7	0.33	3.0	130.5	X	Y	verilog	31	frv_core	Y	yes	N	4G	4G	Y	40	3	2019	2020	https://www.edn.com	side channel hardened, no cache, branch prediction or virtual memory, research pro	side channel hardened, no cache, branch prediction or virtual memory, research pro		
uos	https://opencores.org	mature	Daniel Roggen	uos	8	8	kintex-7	James Brakef	441			6		270	##	14.7	0.33	3.0	67.4	X	vhdl	14	cpu	Y	yes	N	64K	64K	Y	3	4	2014	2017	https://github.com/uos	CoE Educational Processor	inspired by x86 ISA			
ax8	https://opencores.org	stable	Daniel Wallner	ax8	8	8	spartan-6	James Brakef	1549			6	1	213	##	14.7	0.33	1.0	45.3	X	vhdl	14	A9051200	Y	yes	N	64K	128K	Y	72	32	2002	2010	https://github.com/ax8	both A9051200 & A9052313	inserted fake inst ROM			
ppx16	https://opencores.org	stable	Daniel Wallner	ppx16	16	16	kintex-7	James Brakef	409			6		238	##	14.7	0.33	1.0	192.1	X	vhdl	10	P16C55	Y	yes	N	Y	256	4K	Y			2002	2009	https://github.com/ppx16	both 16C55 & 16F84	with fake instruction ROM		
t65	https://opencores.org	stable	Daniel Wallner	t65	8	8	kintex-7	James Brakef	575			6		291	##	14.7	0.33	4.0	41.7	ILX	vhdl	7	t65	Y	yes	N	64K	64K	Y			2002	2010	<					

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst size	FPGA	report ter	com ents	LUTs ALUT	Off	LUT?	mults	blk ram	F max	tag	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments	
plasma_cortex	https://github.com/Nuclei		Dylan Brophy	RISC	32	16						6						1.00	1.0		X	vhdl	4	cpu	Y	yes	N	4G	4G	Y			8	2018	https://hackaday.io/project/160180-plasma-cortex-open-source-cpu-in-ghdl	see web archive for doc			
ejrh_cpu	https://github.com		Edmund Horner	RISC	16	16	kintex-7-3	James Braker	928			6	1	2	196	##	14.7	0.67	1.0	141.6	X	verilog	17	machine_Y	Y	yes	N	256	256	Y	16	4	8	2015		see web archive for doc			
jimmy	https://github.com/kuash		Eduardo Corpeño	RISC	8	8															IX	verilog	2	jimmy_Y	Y	N	Y	256	256	Y	16	4	8	2020		educational, 4 regs, 8-bit adr spaces	vendor neutral source code		
dapziPi8	https://github.com/ehsan		Ehsan Ali	picoBlaze	8	18	zu-5e	Ehsan conve	305	49	6	2	224	##	v22.1	0.33	1.0	242.4	X	vhdl	20	top	Y	asm	N	Y	256	2K	Y	45	32	32	2022		Deterministic Branch Prediction for RISC-V up	also zip8 starting point, PhD thesis			
riscv_cpu_veril	https://github.com/emulation		Elliot Liu	risc-v	32	32	artix-7	James Braker	config'd for sim			6				##	v22.2	1.00	1.0		X	verilog	26	RiscvCPU_Y	Y	yes	N	4G	4G	Y	45	32	32	2022		Five-Stage Pipe RISC-V up	has top schematic		
cbbox16	https://github.com/Engineersbox		Engineersbox	arm	16	16	spartan7	James	errors							##	v22.1				X	schematic	10	manual_cpu	Y	N	64K	64K	Y			8	2022		ARMv7 / MIPS IV hybrid ISA microar	Digital schematic, VHDL & verilog			
gbox16-gpu	https://github.com/Engineersbox		Engineersbox	eS1-3200	32	16	stratix-4	ensilica	2200		A				200			2.00	1.0	181.8	IX	verilog	1	eS1-3250_Y	Y	yes	N	4G	4G	Y	104	10	16	5	2001	2016		Digital schematic, based on NVIDIA and AMD uarch	verilog source included with license
ensilica	http://www.engroprietar		ensilica.com	eS1-3200	32	16	stratix-4	ensilica	1800		A				200			1.50	1.0	166.7	IX	verilog	1	eS1-3200_Y	Y	yes	N	4G	4G	Y	104	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC
ensilica	http://www.engroprietar		ensilica.com	eS1-1600	16	16	virtex-5	ensilica	1100						160			1.00	1.0	145.5	IX	verilog	1	eS1-1600_Y	Y	yes	N	64K	64K	Y	92	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC
ensilica	http://www.engroprietar		ensilica.com	eS1-1600	16	16	virtex-5	ensilica	1100						160			1.00	1.0	145.5	IX	verilog	1	eS1-1650_Y	Y	yes	N	64K	64K	Y	92	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC
lc-2	http://www.cs.u		mature	CISC	16	16	kintex-7-3	James	gate level primitives			6			##	14.7	0.67	2.0				vhdl	13	lc2_all_Y	Y	yes	N	64K	64K	N	16	8	8	2002	2002	https://en.wiki	from book: 978-0072467505 by Patt	educational, compiled via Synopsys	
riscv_taiga	https://github.com		Eric Matthews	risc-v	32	32	zynq		1551					1	123			1.00	1.0	79.3	IX	system_c	46	Y	yes	N	4G	4G	Y			32	2017	2022		TAIGA: A new RISC-V soft-processor	33% smaller & 39% faster than LEON3		
cosmac	https://github.com		Eric Smith	1802	8	8	kintex-7-3	James Braker	244			6			270	##	14.7	0.33	1.0	365.5	X	vhdl	1	cosmac_Y	Y	asm	N	64K	64K	Y	100	16	2009	2020		AKA COSMAC ELF of 1976	Fmax is for bare core, runs Camelforth		
cosmac	https://github.com		Eric Smith	1802	8	8	kintex-7-3	James Braker	244			6	17	87	##	14.7	0.33	1.0	48.0	X	vhdl	14	elf_Y	Y	asm	N	64K	64K	Y	100	16	2009	2020		uses PIXIE graphics core	modified to use block RAM			
hive	https://opencor		Eric Wallin	stack	32	32	arria-2	James Braker	1420		A	8	24	283	##	q13.1	0.0	1.0	199.4	ILX	verilog	10	hive_core_Y	Y	N	N	N	40			10	8	2013	2015		4 symmetrical stacks, eight threads via	pipeline barrel		
ep994a	https://github.com		Erik Piehl	9900	16	16	kintex-7-3	James Braker	1340						5	286	##	14.7	0.83	3.0	59.0	X	vhdl	10	ep994a_Y	Y	yes	N	64K	64K	Y	16	2016	2019	https://hackaday	Ti990 emulation	also tms9902 (uart) core by Paul Urbanus?		
ep994a/cy99	https://github.com		Erik Piehl	9900	16	16	kintex-7-3	James Braker	1340						5	286	##	14.7	0.83	3.0		L	verilog	29	tms9900_Y	Y	yes	N	64K	64K	Y	16	2016	2020	https://hackaday	Ti990 emulation	also tms9902 (uart) core by Paul Urbanus?		
nibblercpu	https://gist.github.com/erik		erik candelcent	accum	4	8												0.83	3.0			vhdl	1	nibblercpu_Y	Y	N	Y	4K	4K	Y			2014	2014	https://www.bign	4-bit CPU in VHDL	secondary web link has documentation		
p1c-16c5x	https://tams-wd		Ernesto Romani	PIC16	8	12	kintex-7-3	James	std library problems			6			##	14.7	0.33	2.0				vhdl	16	p1c_core_Y	Y	yes	N	256	4K	Y			1998	2002		based on magic-16	computer & computer2 null dsigs: no outputs		
dmc	https://github.com		ErwinM	RISC	16	16	kintex-7-3	James Braker	1755			6	53	##	14.7	0.67	1.0	20.4	X	verilog	49	top	Y	yes	N	64K	64K	Y	40	8	2016	2017		from "Digital design and computer ar	single cycle, empty synthesis				
arm_cpu_dcdc	https://github.com/oguy		Evan Nguyen	RISC	32	32	zu-3e	James	LUT RAM for inst & da			6			##	v21.1	1.00	1.0			system_c	23	top	Y	yes	Y	4G	4G	Y			16	2021		now produce ESP8266 & ESP32				
pet-on-a-chip	https://github.com/epi22		Erza Thomas	RISC	8	16												0.67	2.0		Y	verilog	19	top	Y	asm	N	Y	64K	64K	Y	40	5	8	2	2020	https://ezrasrob	robot controller, senior design project	cust pcb & up, derivative of tiny_soc
tiny_soc	https://github.com/epi22		Erza Thomas	RISC	8	16														Y	verilog	16	top	Y	asm	N	Y	64K	64K	Y	44	16			2020	https://ezrasrob	small cpu with VGA	includes GPU (char gen)	
natalius_8bit	https://opencor		Fabio Guzman	RISC	8	8	kintex-7-3	James Braker	232			6	1	175	##	14.7	0.11	3.0	27.7	X	verilog	12	natalius_g_Y	Y	asm	N	Y	256	2K	Y	29	8	2012	2012		return stack & register file	3 clocks/inst		
ahmes	https://github.com		Fabio Pereira	accum	8	16	kintex-7-3	James Braker	186						476	##	14.7	0.33	3.0	281.6	X	B	vhdl	3	ahmes_Y	Y	N	256	256	Y	15	1	2016	2017	http://embeddedsystems.io/ahmes-a-simple-8-bit-cpu	bare CPU with no RAM			
fpz8	https://opencor		Fabio Pereira	Z8	8	8	cyclone-4	James Braker	5184			4	1	16	##	14.7	0.33	4.0		I	vhdl	4	fpz8_cpu_Y	Y	asm	N	Y	2K	16K	Y			2016	2016		Zilog Z8 encore (eZ8) 8-bit core	Altera megafuncions (mem)		
vhdl_cpu2	https://github.com/lebric		Fabrice Normandin	mips	32	32															asm	N	asm	N	4G	4G	Y	29	32	5	2018		https://en.wiki	McGill Un. Course, MIPS CPU/VHDL	MIPS inst card, pipe hazard notes				
s1_core	https://opencor		Fabrizio Fazzino et al	SPARC	64	32	kintex-7-3	James Braker	52845			6	8	59	56	##	v14.1	2.00	1.0	2.1	IX	verilog	136	s1_top_Y	Y	yes	N	4G	4G	Y			32	2007	2012		reduced version of OpenSPARC T1	Vivado run	
m1_core	https://opencor		Fabrizio Fazzino, Albert	MIPS?	32	32	arria-2	James Braker	2101			6			190	##	q13.1	1.00	1.0	90.6	IX	verilog	9	m1_core_Y	Y	yes	N	4G	4G	Y			32	2007	2012		GCC target?		
lippo	https://github.com/fisidi		Fahad Siddiqui	risc	16	16	virtex-7	Fahad Siddiqui	484	447	6	1	1	372	##	0.80	1.0	614.9	X	verilog	31	top	Y	asm	N	64K	64K	Y	30	32	5	2013	2023		16-bit RISC using DSP48	image processing, several publications			
spartanMC	http://www.spa		Falk Hassler	RISC	18	18	kintex-7-3	James Braker	853			6	1	2	120	##	14.7	0.67	1.0	94.6	X	Y	verilog	38	spartanmc_Y	Y	asm	N	64K	64K	Y			2012	2014		SPARC like register windows		
urisc	https://github.com		Farhad Mavaddat	RISC	16	16	kintex-7-3	James	missing module			6			##	14.7	0.67	4.0				vhdl	31	urisc_Y	Y	N	64K	64K	N	1		1987	2012	https://cs.uwater	Ultimate Reduced Inst Set Computer Un. Of Waterloo				
diogenes	https://opencor		Fekhnifer	RISC	16	16	kintex-7-3	James Braker	807			6	1	297	##	14.7	0.67	1.0	246.3	X	vhdl	11	cpu_Y	Y	asm	N	1K					2008	2009		"Student RISC System"				
spu-mark-ii	https://github.com		Felix Quelfner	stack	16	16	kintex-7-3	James Braker														vhdl	17	top	Y	asm	N	64K	64K	Y	34		2020	2022	https://ashet.com	micro-code ISA stack machine	ISA at doc/specs/spu-mark=ii.md		
tis-100	<a en.wiki"="" href="https://github.com/Maste</td><td></td><td>Felix Quelfner</td><td>accum</td><td>8</td><td>8</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>vhdl</td><td>2</td><td>tis100_Y</td><td>Y</td><td>asm</td><td>N</td><td>256</td><td>256</td><td>Y</td><td>13</td><td></td><td>2015</td><td>2016</td><td>https://en.wiki	programming/puzzle video game by Zetronics Industries																																					
mc6809e	https://github.com		Flint Weller	6809	8	8	kintex-7-3	James	gate level primitives er			6					14.7	0.33	3.0			vhdl	26	core_6809_Y	Y	yes	N	64K	64K	Y	44	13	8	1999		https://www.link	course work, ASIC orientation		
riscv_snitch	https://github.com		Florian Zaruba	risc-v	32	32															system_c	87	snitch_Y	Y	yes	N	4G	4G	Y			32	2023		https://www.pulp	single-stage, single-issue, in-order RISC-V core (RV32I or RV32E), 32-bit integer and 6			
socdp8	https://github.com		Folke Wil	PDP8	12	12																vhdl	34	socdp8_pt_Y	Y	yes	N	32K	32K	Y			8	2019	2019		SoC implementation of a PDP-8/1 for	includes extended ALU	
nanoblaze	https://opencor		Francois Corthay	picoBlaze	8	18	kintex-7-3	James	punctuation			6			##	14.7	0.33	2.0		X	vhdl	12	nanoblaze_asm	asm	256	2K	Y						2015	2015		nanoblaze compatible, adjustable data width			
nanoblaze	https://opencor		Francois Corthay	picoBlaze	8	18	kintex-7-3	James Braker	247			6	1	169	##	14.7	0.33	2.0	113.2	X	vhdl	12	nanoblaze_asm	asm	256	2K	Y						2015	2015		nanoblaze compatible, adjustable data width			
j68	https://code.go		Frederic Requin	68000	16	16	stratix-2	Frederic Requin	1900			4	4	180			1.00	6.0	7.9		IX	verilog	1	j68_Y	Y	yes	N	4G	4G	Y			16	2009	2014		for use with Minimig	micro-coded on stack machine	
j68	https://github.com/fredre		Frédéric Requin	68000	16	16	cyclone3	Frédéric Requin	1900			4	9	90			1.00	6.0	7.9			verilog	38	soc_j68_Y	Y	yes	N	64K	64K	Y			16	2018			A Size-Optimized Microcoded 68000	Stack based CPU with Forth-like microcode	
riscv																																							

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst size	FPGA	report ter	com ents	LUTs ALUT	Off	LUT?	mults	blk ram	F max	tag	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments			
eco32	https://opencor	stable	Hellwing Geisse	RISC	32	32	kintex-7-	James Brakef	3367		6		5	147	##	14.7	1.00	1.5	29.1	ILX	Y	verilog	24	eco32	Y	yes	N	512M	256M	Y	61		32	2003	2014	homepages.thm	MIPS like, slow mul & div			
mc8051	http://www.ore	stable	Helmut Mayrhofer	R051	8	8	kintex-7-	James Brakef	3022		6	1		83	##	14.7	0.33	4.0	2.3	X	vhdl	49	mc8051cd	Y	yes	N	N	256	64K	Y			1999	2013	www.oreganosys	fast R051, version available with floating-point by David Lundgren				
digital_up	https://github.com/nneer		Helmut Neemann	mips	16	16	zu-5e	James clock	709	310	6	1		250	##	v2.1.1	0.67	1.0	236.2	X	schematic	46	processorHD	asm	N	Y	64K	64K	Y	60	16	2016	2022	https://github.com	uP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?				
digital_up	https://github.com/nneer		Helmut Neemann	mips	16	16	spartan7	James clock	716	309	6	1		182	##	v2.1.1	0.67	1.0	170.1	X	schematic	46	processorHD	asm	N	Y	64K	64K	Y	60	16	2016	2022	https://github.com	uP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?				
xproz	http://www.bittl		Herbert Kleebauer	CISC	16	16		ischematic	5345		6	7	1	8	##	14.7	1.00	1.0	1.5	X	schematic	30	edge_core	Y	yes	N	N	4G	4G	Y			1993	1995	https://github.com	documentation in German	* 1 schematic design			
edge	https://github.com	alpha	Hesham AlMatary	MIPS	32	32	spartan-6	James Brakef	345		6									X	verilog	30	edge_core	Y	yes	N	N	4G	4G	Y			2014	2014	http://www.zeep	Edge Processor (MIPS)	MIPS1 clone			
src	https://github.com	untested	Heuring & Jordan	RISC	32	32																															also Kilts cpt17 FvD FPGA dsgn			
minicpu	http://www.cs.f	stable	Hirotosugu Nakano	stack	16	5	kintex-7-	James Brakef	433		6	1	1	128	##	14.7	0.33	1.0	97.7	X	verilog	7	minicpu	Y	yes	N	4K	4K	N	26			2008	2018		same as tiny-cpu	uses Flex, Bison & Perl to create gcc compiler			
df6805	www.hitechglo	proprietary	Hitech Global	6805	8	8	stratix-1	Hitech Global	1690		4			83			0.33	4.0	4.1	I	proprietary			Y	yes	N	64K	64K	Y						6805 data sheets		has NN accelerator			
riscv_pito	https://github.com	stable	Howard Mao	accum	8	16	kintex-7-	James replac	644		6	##	###	2	233	##	14.7	0.33	2.0	59.6	X	system	31	rv32_core	Y	yes	N	4G	4G	Y			32	8	2020	2022	https://barvin.re	RISC-V Barrel Processor for Deep Neu	has NN accelerator	
e28	https://github.com	stable	Howard Mao	accum	8	16	kintex-7-	James replac	644		6	##	###	2	233	##	14.7	0.33	2.0	59.6	X	system	31	rv32_core	Y	yes	N	4G	4G	Y			2014	2022	http://zhehaomaoc.com/	video display of PDP-11 console, a mister core, retro gaming	not sure inferred RAM correct?			
fpge1	https://github.com/hrvac	stable	Hrovo Cavar	PDP1	18	18														Y	verilog	13	e28_cpu	Y	yes	N	4G	4K	Y						2019					
IDEA	https://github.com	alpha	Hui Yan Cheah et al	RISC	16	32	virtex-6	Li Chu	unabla	321		6	1	2	405		13.2	0.67	1.0	845.3	X	verilog	22	cpu_top	Y	yes	N	64K	64K	N	24	32	9	2011	2016	The IDEA DSP Bloc	video DSP slice in barrel mode for ALU	from G3iHA, rg'd NOPs lower actual results		
mb-lite_plus	http://www.late	stable	Huib Arriens	uBlaze	32	32	kintex-7-	James Brakef	244		6			2	319	##	14.7	1.00	1.0	1308	X	B_vhdl	34	tumb	Y	yes	N	4G	4G	Y			2010	2012		Delft Un. Of Tech. course work	use inferred RAM			
ben_eater_up	https://github.com/hsnav		Humberto Silva Naves	accum	8	8																															Ben Eater's 8-bit breadboard comput			
tiny-riscv	https://github.com/hushc		Hyounguk Shon	RISC	32	32																															course work, reduced risc-v, 24 inst, four variations: cache, multi-cycle, pipeline & si			
cpu_mcnally	https://www.su	untested	Iain McNally	accum	16	16																															for course, SystemVerilog HDL - Exam			
lattice6502	https://opencor	beta	Ian Chapman	6502	8	8	kintex-7-	James Brakef	4942		6			214	##	14.7	0.33	4.0	3.6	X	vhdl	11	top	Y	yes	N	64K	64K	Y						2010	2010		targeted to LCMXO2280	possibly same as simplecpu	
pdp8l	https://opencor	beta	Ian Schofield	PDP8	12	12	cyclone-3	James Brakef	1088		4			63	##	q13.1	0.50	2.0	14.4	I	vhdl	11	top	Y	yes	N	4K	4K	Y						2013	2023		Minimal PDP8/L implementation with 4K disk monitor system		
power_a2	https://github.com/openb		IBM (open PPC)	PPC	64	64	vu3p-2	TCL files																													PPC RTL, asic gate RTL			
sardmips	https://opencor	systemC	Igor Loi	MIPS	32	32																															synthesizable parametric IP core supporting full MIPS R2000 ISA			
riscv_shakti	https://github.com	untested	IFT Madras	risc-v	32	32																															"8 different riscv cores, Madras India			
riscv_niosv	https://www.impropiat		Intel	risc-v	32	32	agilex	intel	fastest	1509	A			2	566	##	q21.3	1.00	1.0	375.2	I	proprietary		Y	yes	N	4G	4G	Y			32	5	2021					several web sites & datings	
riscv_niosv	https://www.impropiat		Intel	risc-v	32	32	stratix-10	intel	fastest	1580	A			2	362	##	q21.3	1.00	1.0	229.1	I	proprietary		Y	yes	N	4G	4G	Y			32	5	2021					free license, small inst & data men	
riscv_niosv	https://www.impropiat		Intel	risc-v	32	32	aria-10	intel	fastest	1375	A			2	306	##	q21.3	1.00	1.0	222.3	I	proprietary		Y	yes	N	4G	4G	Y			32	5	2021					free license, small inst & data men	
v1_coldfire	https://www.silv		Pextreme	68000	16	16	cyclone-3	freescalc	5000								0.89	1.0	14.2	I	verilog		Y	yes	N	4G	4G	Y			16	2008		https://www.silv	free for Altera	3500 LUTs on Stratix-III				
riscv_rp32	https://github.com	alpha	litzok Jeras	riscv	32	32																															four variants including single cycle, m			
whitham_68k	https://www.jw	errors	Jack Whitham	68000	32	16	kintex-7-	James no top module																													university project, 68020 subset			
cdc160	https://github.com/jadels		jadelsbach	cdc160	12	12																																		
nova1bach	https://github.com/jadels		jadelsbach	nova	16	16																																		
pdp1bach	https://github.com/jadels		jadelsbach	PDP1	18	18																																		
rcal10	https://github.com/jadels		jadelsbach	rcal10	24	24																																		
verilog-harvard	https://github.com/jayw		Jae-Won Chung	RISC	16	16	zu-3e	James multi-	165	96	6						250	##	v2.1.1	0.67	1.0	1015	X	verilog	7	cpu02	Y	N	N	0	0	N	23	4		2019	2019		multi-driven nets	multi cycle CPU that has an IPC of 1
verilog-harvard	https://github.com/jayw		Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net			6						##	v2.1.1	0.67	1.0		X	verilog	7	cpu03	Y	N	Y	0	0	N	23	4	5	2019	2019		multi-driven nets	5-stage pipelined CPU, same for cpu4 thru cpu	
verilog-harvard	https://github.com/jayw		Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net			6						##	v2.1.1	0.67	1.0		X	verilog	7	cpu04	Y	N	Y	0	0	N	23	4	5	2019	2019		multi-driven nets	Data forwarding from the ALU	
verilog-harvard	https://github.com/jayw		Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net			6						##	v2.1.1	0.67	1.0		X	verilog	7	cpu05	Y	N	Y	0	0	N	23	4	5	2019	2019		multi-driven nets	Branch prediction with a BTB with 2-bit saturat	
verilog-harvard	https://github.com/jayw		Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net			6						##	v2.1.1	0.67	1.0		X	verilog	7	cpu06	Y	N	Y	0	0	N	23	4	5	2019	2019		multi-driven nets	tournament branch predictor	
verilog-harvard	https://github.com/jayw		Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net			6						##	v2.1.1	0.67	1.0		X	verilog	7	cpu07	Y	N	Y	0	0	N	23	4	5	2019	2019		multi-driven nets	Memory latency parameter	
verilog-harvard	https://github.com/jayw		Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net			6						##	v2.1.1	0.67	1.0		X	verilog	8	cpu08	Y	N	Y	0	0	N	23	4	5	2019	2019		multi-driven nets	Instruction cache and data cache	
verilog-harvard	https://github.com/jayw		Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net			6						##	v2.1.1	0.67	1.0		X	verilog	9	cpu09	Y	N	Y	0	0	N	23	4	5	2019	2019		multi-driven nets	DMA module and its interrupt mechanism	
verilog-harvard	https://github.com/jayw		Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net			6						##	v2.1.1	0.67	1.0		X	verilog	10	cpu10	Y	N	Y	0	0	N	23	4	5	2019	2019		multi-driven nets	DMA interleaved with instructions that access	
verilog-harvard	https://github.com/jayw		Jae-Won Chung	RISC	16	16	zu-3e	James multi-	171		6						357	##	v2.1.1	0.67	1.0	1399	X	verilog	5	cpu01	Y	N	N	0	0	N	23	4	2019	2019		multi-driven nets	Single cycle CPU that has an IPC of 1	
blue_fpga	https://github.com/geckc		Jaime Centeno	accum	16	16																																		
mera400f	https://github.com/jakubf		Jakubf	RISC	16	16																																		
l1	http://www.excamera	stable	James Bowman	forth	16	16	zu-2e	James area c	253		6	1		336	##	v20.1	0.80	1.0	1061	X	vhdl	1	j1	Y	forth	N	64K	64K	Y			2	2006	2015	https://github.com	reimplementation of MERA-400 CPU	Polish, Mera400 was TTL up			
l1a	http://www.excamera	stable	James Bowman	forth	16	16	kintex-7-	James DFF ex	518		6			412	##	14.7	0.80	1.0	636.1	X	vhdl	1	j1	Y	forth	N	64													

url	opencores or primary link	status	author	style / logo	date added	inst #	FPGA	reporter	com ents	LUTs ALUT	Dff	LUT? %	mips mhz	bik ram	F max	date added	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	SOC	src code files	#src files	top file	doc doc	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pip e loc	start year	last revis	secondary web link	note worthy	comments
nyuzi_gpu	https://github.com/nyuzi-gpu	stable	Jeff Bush	GGPGU	32	32	arria-2	James	syntax errors	A						##	q18.0	1.00	1.0				system-v	70	nyuzi	Y	yes	Y	4G	4G	Y	80	64		2015	2022	https://github.com/nyuzi-gpu	32 scalar & 32 vector reg	should run on either altera or xilinx	
nyuzi_gpu	https://github.com/nyuzi-gpu	stable	Jeff Bush	GGPGU	32	32	cyclone-4	Jeff Bush	74000		6				54		q18.0	16.00	1.0	11.7			system-v	70	nyuzi	Y	yes	Y	4G	4G	Y	80	64		2015	2022	https://github.com/nyuzi-gpu	32 scalar & 32 vector reg		
pasc	https://github.com/pasc	untested	Jeff Bush	RISC	16	16																verilog	22		Y	N	N	64K	64K	N	20	2	8		2017	2019	https://github.com/pasc	16 RISC cores		
risc-processor	https://github.com/risc-processor	stable	Jeff Bush	RISC	32	32	kintex-7	James Brake	1445		6					161	##	14.7	1.00	1.0	111.6	X		verilog	22	fpga_top	Y	yes	N	4G	4G	Y	21	32		2008	2019	https://github.com/risc-processor	two designs with same name	MIT course work
icore_aka_sh2_f21	http://www.ultra.com/f21	difficult	Jeff Dionne, Rob Landl	SH2	32	16			need to run make per README file													vhdl	136		Y									2014	2020	https://www.youtube.com/watch?v=...	Americans in Japan			
recon	http://www.ultra.com/recon	asic	Jeff Fox		forth	21	5															proprietary			Y	yes	opt	4G	4G	Y		32		1997	2011	http://www.ultra.com/recon	"machine forth", crazy address space	chip & simulator, AKA MuP21 or F21		
hack	https://github.com/opendoj/hack		Jeff Iles	Nios II	32	32																verilog			Y	yes								2019	2019	https://hackaday.com/2019/07/24/nios-hacker/	NIOS helper files	software helper files also		
myfpga_forth	https://github.com/opendoj/myfpga_forth		Jegor van Opendorp	accum	16	16																system-verilog			Y	N	Y	32K	32K	N		2		2021				SystemVerilog version of the core materials on hardware design		
cpu6502_true	https://github.com/cpu6502_true	WIP	jemo7	forth	32	8			no top yet													verilog	7		Y	n	4G	4G		16			2023	2023			beginner Fort machine cycle accurate			
cpu6502_true	https://github.com/cpu6502_true	stable	Jens Gutschmidt	6502	8	8	kintex-7	James Brake	1678		6			159	##	14.7	0.33	4.0	7.8	X		vhdl	7	r6502_tc	Y	yes	N	64K	64K	Y				2008	2018			cycle accurate		
cpu6502_true	https://github.com/cpu6502_true	stable	Jens Gutschmidt	6502	8	8	spartan-3	James Brake	1474		6			47	##	14.7	0.33	4.0	0.8	X		vhdl	8	core	Y	yes	N	64K	64K	Y				2008	2021			Very early stage project, only implem		
mips-cpu	https://github.com/mips-cpu	alpha	Johannes Fahler	MIPS	32	32	kintex-7	James added	596		6			244	##	14.7	1.00	1.0	409.2	X		verilog	15	cpu	Y	yes	N	64K	64K	Y		32	5	2017	2017			No outputs, missing im. data.b		
micro8_forth	https://github.com/micro8_forth	stable	Shigeo Totoriya	forth	18	18																Y	verilog	4	pc	Y	N	Y	64K	64K	N	25			2019	2020	http://mindworks.org/	Arduino-like board/platform based on small 8 bit up		
popcorn	http://www.fpgs.net/popcorn	stable	Jeung Joon Lee	accum	8	8x	kintex-7	James Brake	267		6			347	##	14.7	0.33	1.0	428.4	X		Y	verilog	4	pc	Y	N	Y	64K	64K	Y	43			1998	2020				
myblaze	https://opencore.org/myblaze	mature	Lian Luo	uBlaze	32	32	kintex-7	James Brakefield														myhdl	15	top	Y	yes	N	4G	4G	Y		32	2010	2013			clone, python code generators			
myblaze	https://opencore.org/myblaze	mature	Lian Luo	uBlaze	32	32	kintex-7	James Brakefield														myhdl	15	top	Y	yes	N	4G	4G	Y		32	2010	2013			clone, python code generators			
mips32	https://opencore.org/mips32	stable	Jin Jifang	MIPS	32	32	kintex-7	James Brake	3696		8			192	##	v17.4	1.00	1.0	52.0	X		verilog	17	pipeline	Y	yes	N	4G	4G	Y		32	5	2017	2017			"classic MIPS"		
leon2	https://github.com/leon2	stable	Jiri Gaisler	SPARC	32	32	kintex-7	James Brake	5992		6	1		12	133	##	14.7	1.00	1.0	22.3	X		vhdl	82	leon	Y	yes	Y	4G	4G	Y		64	5	1999	2003	https://en.wikipedia.org/wiki/Leon2	large config file, rad-hard asc version	https://www.gaisler.com/index.php/products/leon2	
leon2	https://github.com/leon2	stable	Jiri Gaisler	SPARC	32	32	kintex-7	James Brake	5992		6	1		12	133	##	14.7	1.00	1.0	22.3	X		vhdl	82	leon	Y	yes	Y	4G	4G	Y		64	5	1999	2003	https://en.wikipedia.org/wiki/Leon2	LUT #s for Leon3 vs Leon2 comparis	https://www.gaisler.com/index.php/products/leon2	
leon3	http://www.gaisler.com/leon3	stable	Jiri Gaisler, Jan Anders	risc-v	32	32	cyclone-1	Klas Westerl	7554		6											AIXL	Y	vhdl	100s	Y	yes	Y	4G	4G	Y		64	7	2003	2021	https://en.wikipedia.org/wiki/Leon3	RTL for Leon3, LEON3 and NOEL-V for microchip & xilinx RAD hard parts		
leon3	http://www.gaisler.com/leon3	stable	Jiri Gaisler, Jan Anders	SPARC	32	32	kintex-7	Jiri Gaisler	2920		6			183								AIXL	Y	vhdl	100s	leon3x	Y	yes	Y	4G	4G	Y		64	7	2003	2021	https://en.wikipedia.org/wiki/Leon3	customized for "50 FPGA boards, xls with utilization for all targets	
risc	https://opencore.org/risc	beta	Jlechner et al	RISC	16	16	kintex-7	James	missing block boxes		6	1					14.7	0.67	1.0		X	Y	vhdl	26	scars	Y	asm	N	64K	64K		16	5	2006	2010	en.wikiversity.org/wiki/Scars Processor	ARM style register usage			
scarts	https://opencore.org/scarts	beta	Jlechner, Martin Walte	RISC	16	16	kintex-7	James	missing signal declarat								14.7	0.67	1.0		X	Y	vhdl	18	scarts	yes	N	64K	64K		122	16	4	2011	1912			Scars Processor		
dsc_superscal	https://www.rs.org/dsc_superscal	errors	Jocham Horch	DLX	32	32	kintex-7	James	degenerate		6											Y	vhdl	4	dlx	Y	yes	N	4G	4G				1997	1998			Course project, Two inst/clock, doc in		
pdp8	https://opencore.org/pdp8	alpha	Joe Manojlovic, Rob E	PPDP8	12	12	kintex-7	James Brake	1219		6	1		183	##	14.7	0.50	2.0	37.5	X	Y	vhdl	55	cpu	Y	yes	N	32K	32K			8	2	2012	2016			PPD-8 Processor Core and System		
jdm	https://github.com/jdm	stable	Johan Thelin et al	RISC	32	32	kintex-7	James Brake	1396		6			159	##	14.7	1.00	1.0	113.7	X		Y	vhdl	17	cpu_sys	Y	N	Y	128K	128K		32	5	2002	2014			serial multiply & divide		
jdm	https://github.com/jdm	stable	Johan Thelin et al	RISC	32	32	kintex-7	James Brake	1369		6			143	##	14.7	1.00	1.0	104.2	X		Y	vhdl	17	cpu	Y	N	Y	128K	128K		32	5	2002	2014			serial multiply & divide		
risc1684	https://opencore.org/risc1684	stable	John Clayton	PIC16	8	14	kintex-7	James Brake	375		6			392	##	14.7	0.33	2.0	172.5	IX		verilog	1	risc1684	Y	yes	N	Y	256	4K	Y				2002	2018			derived from QCPIB by Sumio Morioka	
ica	https://opencore.org/ica	stable	John Cronin	RISC	8	32	kintex-7	James	replac	3287	6	3		157	##	14.7	0.33	1.0	15.8	IX	Y	verilog	17	sc	Y	asm	N	N	64K	64K			16		2002	2008	http://members.cccp.org/ica	has VGA controller, plays Pong	altera memories	
micro16b	http://members.cccp.org/micro16b	beta	John Kent	accum	16	16	kintex-7	James Brake	205		6			434	##	14.7	0.33	2.0	349.0	X		Y	vhdl	1	u16bcpu	Y	asm	N	N	64K	4K	Y	8			2002	2008	http://members.cccp.org/micro16b	very limited inst set	MIPS/cl adj'd, 2 clks/inst
micro8a	http://members.cccp.org/micro8a	beta	John Kent	accum	8	16	kintex-7	James Brake	531		6			204	##	14.7	0.33	3.0	42.3	X		Y	vhdl	11	Micro8	Y	yes	N	2K	2K	Y				2002	2002	http://members.cccp.org/micro8a	derived from Tim Boscke's mcpu	also micro8 and micro8b variants	
system01	https://opencore.org/system01	beta	John Kent, David Burn	6801	8	8	kintex-7	James Brakefield			6											Y	vhdl	34	top	Y	yes	N	64K	64K	Y				2003	2009				
system05	https://opencore.org/system05	beta	John Kent, David Burn	6805	8	8	kintex-7	James Brake	834		6			204	##	14.7	0.33	4.0	20.2	X		Y	vhdl	10	System05	Y	yes	N	64K	64K	Y				2003	2009	http://members.optushome.com.au/ekent/	from John Kent web page	opencores download URL incorrect, use col E	
system09	https://opencore.org/system09	stable	John Kent, David Burn	6809	8	8	kintex-7	James Brake	1631		6			41	88	##	14.7	0.33	3.0	6.0	IX	Y	vhdl	40	cpu09	Y	yes	N	64K	64K	Y	44	13	8		2003	2021	http://members.optushome.com.au/ekent/	known bugs & untested instructions	
system11	https://opencore.org/system11	alpha	John Kent, David Burn	68HC11	8	8	kintex-7	James Brake	1218		6			153	##	14.7	0.33	4.0	10.3	X		Y	vhdl	17	cpu11	Y	yes	N	64K	64K	Y				2003	2009	http://members.optushome.com.au/ekent/	known bugs & untested instructions		
system68	https://opencore.org/system68	stable	John Kent, David Burn	6801	8	8	spartan-3	James Brake	2235		4	4		46	##	14.7	0.33	4.0	1.7	X	Y	Y	vhdl	21	cpu68	Y	yes	N	64K	64K	Y				2003	2009	http://members.optushome.com.au/ekent/	known bugs & untested instructions		
gray2_reboot	https://opencore.org/gray2_reboot	beta	John Kula	CRAY2	64	16																non-EDIF gate & module	Y	yes	Y	yes	N	256M	256M	N	128	528		2016	2017			Cray 1, 2 & 3 doc		
spam-1	https://github.com/spam-1	simulation	John Loneragan	vliw	8	48																verilog	1	cpu	Y	yes	N	64K	64K	Y				2019	2022	https://hackaday.com/2019/07/24/nios-hacker/	gate level code	32-bit address registers		
babyrisc	http://www.sandstorm.org/babyrisc	stable	John Rible	RISC	8	16	zu-3e	James	vivado	249	6			286	##	v21.1	0.33	2.0	189.3	X		verilog	1	q55 mix	Y	N	64K	64K	Y	15	8		1997	1999	http://www.sandstorm.org/babyrisc	8 Bit CPU Hardware Implementation	TTL modules with verilog			
babyrisc	http://www.sandstorm.org/babyrisc	stable	John Rible	RISC	8	16	kintex-7	James Brake	468		6			141	##	v21.1	0.33	2.0	49.7	X		verilog	1	q55 mix	Y	N	64K	64K	Y	15	8		1997	1999	http://www.sandstorm.org/babyrisc	part of a three class course	memory rd/wt & ALU per clock			
q55-rblc	https://www.sandstorm.org/q55-rblc	stable	John Rible	RISC	8	16	kintex-7	James Brake	468		6			135	##																									

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst #	FPGA	repor ter	com ents	LUTs ALUT	Off	LUT? #	mults	blk ram	F max	tag	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max ins	byte addr	# reg	pip e	start year	last revis	secondary web link	note worthy	comments			
tinyfpga	https://github.com/orl-kf	alpha	Ken Jordan	accum	8	8	kintex-7	James Brakef	185		6		1	175	##	14.7	0.33	3.6	86.9	X	vhdl	12	system		N	N	16	16	Y	10		2017	2017		educational 8-bitter with 4-bit address	why use block RAM?			
flexgrip	https://www.ecs.gup	paper	Kevin Andryc	OpenRISC	32	32	atrix-7	James Brakef	72649		6	##	119	100	##	14.7	1.00	0.1	11.0	X	vhdl	46	gpgpu_m505	top level	Y	asm	N	4G	4G	Y	37	32	2013	2016	http://www.ecs.gup	eight GPU processors	requested & received source files		
ktc32	https://github.com/kinpo	stable	Kevin Phillipson	68HC11	32	32	arria-2	James Brakef	925		A	1	1	127	##	q13.1	0.33	4.0	11.3	X	vhdl	25	gator_upr	Y	yes	N	64K	64K	Y			2008	2011	https://www.mil	full basic ISA, hobby 32-bit CPU	spartan7 xdc file			
kgp-risc	https://github.com/krant	stable	Kirk Hays, Jshamlet	RISC	32	32	kintex-7	James Brakef	691		6	1	263	##	14.7	0.33	1.0	125.6	X	vhdl	9	Open8	Y	yes	N	64K	64K	Y		8	2018	2020		only two register fields + shift amount					
open8_urisc	https://github.com/mcforth.net	stable	Klaus Kohl-Schoepe	RISC	16	16														X	verilog	11	K1	Y	forth	N	64K	64K	Y	24		2006	2023		based on J1, Quartus project file	uRISC processor, in use			
microcore	http://www.pld	beta	Klaus Schleisiek	forth	16	16	zu5e	James find the correct top			6				##	v22.1	0.40	1.0		X	vhdl	38	ucore	Y	asm	N	Y	4K	4K	Y			1999	2023	www.microcore	indexing into return stack, auto inc/d	only one block RAM? simplest core		
microcore	http://www.pld	beta	Klaus Schleisiek	forth	16	16	kintex-7	James Brakef	399		6	1	294	##	14.7	1.00	2.0	147.4	X	vhdl	30	gator_upr	Y	asm	N	Y	512	2K	Y			1999	2023		indexing into return stack, auto inc/d	no block RAM? uses tri-state signals			
microcore	https://github.com	beta	Klaus Schleisiek	forth	32	32	XP2	Klaus Schleis	2864		4				33	##	3.12	1.00	1.0	11.5	AiLX	vhdl	38	ucore	Y	asm	N	Y	3K	8K	Y	84		1999	2023		easy to add op-codes, fltg-pt opt., sh	12, 16, 27 & 32 bit data sizes	
microcore	https://github.com	beta	Klaus Schleisiek	forth	16	16	XP2	Klaus Schleis	1976		4				33	##	3.12	0.67	1.0	11.2	AiLX	vhdl	38	ucore	Y	asm	N	Y	4K	8K	Y	84		1999	2023		easy to add op-codes, fltg-pt opt., sh	12, 16, 27 & 32 bit data sizes	
oks8	https://opencor	alpha	Kongziele	ARM7	32	32	kintex-7	James bad coding practice			6				##	14.7	0.67	1.0			verilog	8	oks8	Y	yes	N	64K	64K	Y			2006	2009		clone of KS86C4204/C4208/P4208, SAM87RI instruction set				
core_arm	https://opencor	beta	Konrad Eisele	ARM	32	32	kintex-7	James Brakef	1239		6				3	250	##	14.7	1.00	1.0	201.8	X	Y	vhdl	151	arm_proc	Y	yes	N	256M	256M		16		2004	2009	http://cfw.source	very large project with many unused	missing files found in sourceforge dir, very little
moncky	https://github.com	stable	Kris Demuynck	RISC	16	16	zu-3e	Klaus no me	768	280	6				3	250	##	v22.1	0.67	1.0	218.1	X	X	schematic	36	Moncky3	Y	yes	N	64K	64K	N	32	16	2020	2021		bare CPU	also has verilog
moncky	https://github.com	stable	Kris Demuynck	RISC	16	16	zu-3e	James clouk	1196	523	6				33	78	##	v21.1	0.67	1.0	43.8	X	X	schematic	36	top	Y	yes	N	64K	64K	N	32	16	2020	2021		from 16x5K to 64K RAM	two phase clock, ALU & mem have own phase
riscv_potato	https://github.com	beta	Kristian Skordal	risc-v	32	32	arrix-7	Kris Demuynck	1376		6				33	10	##	v21.1	0.67	1.0	4.9	X	X	schematic	36	top	Y	yes	N	64K	64K	N	32	16	2020	2021		intended as educational, all original	IO: VGA, PS/2, SPI, SD
riscv_myth	https://github.com/kubir	stable	Kubiran Karakaran	risc-v	32	32	kintex-7	James Brakef	2467		6				116	##	14.7	1.00	1.0	47.1	X	B	vhdl	24	pp_core	Y	yes	N	N	4G	4G	Y	30	32	2014	2020		risc-v integer only, no mult	"rocket-core" version at micro32
riscv_minerva	https://github.com/jambo	stable	lambdaconcept	risc-v	32	32															nigmen	verilog	1	cpu	Y	yes	N	4G	4G	Y		32	6	2020			microarchitecture of Minerva is largely inspired by the LatticeMico32 processor		
nybbleforth	https://github.com	errors	Lars Brinkhoff	forth	16	16	kintex-7	James missing init file			6				##	14.7	0.67	1.0			verilog	1	cpu	Y	yes	N	4K	4K	Y	11		2017	2017		empty design, no init file	tiny			
riscv_lattice	https://www.lati	stable	Lattice Semiconductor	risc-v	32	32	machXO3	Lattice Semic	1507		4		4	60	##			1.00	39.8	L	Y			Y	yes	N	4G	4G	Y		32	5	2021			RV32I ISA, 5 stage pipeline, configured & generated using Lattice Propel			
latticecmico8	http://www.lati	stable	Lattice Semiconductor	RISC	8	18	UF2	Lattice Semic	265		4				1	104			0.33	2.0	64.4	ILX	vhdl	10	isp8_core	Y	yes	N	256	4K	Y		32	2005	2010		16 deep call stack, four configuration tool kit: LMS for Diamond3.10		
asp38	https://aaltodoc.aalto.fi	stable	Lauri Isola	accum	32	32	zu-3e	James vilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	top	Y	asm	N	Y	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
asp38	https://aaltodoc.aalto.fi	stable	Lauri Isola	accum	32	32	zu-3e	James vilinx i	2962	1056	6	4	35	100	##	v22.2	1.00	1.0	33.8	X	Y	vhdl	14	asp38	Y	asm	N	Y	16K	16K	N	31	4	4	2018	2021	http://www.kolum	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
cpu_32	https://github.com/pslak	stable	Lawrence Manning	risc	8	16															vhdl	10	cpu	Y	asm	N	64K	64K	Y	32	8	2020			Education, DIY, VHDL, youtube video, uses customasm, doc in readme.md				
cpu_32	https://github.com	WIP	Lawrence Manning	risc	8	32															vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16	2022			uses customasm, doc in readme.md	VGA pattern generator youtube video			
lhm360-30	https://github.com/bm20	stable	Lawrence Wilkinson	360	8	16	zu-3e	James errors			6				##	v21.1	1.00	20.0		X	vhdl	72	lhm2030	Y	yes	24M	24M	Y	160	16	2012	2012	https://www.fliw	gate level clone, emulation only?	original 48x55 microcode, 8K RAM				
mips_fault	https://opencor	stable	Lazaridis Dimitris	MIPS	32	32	kintex-7	James Brakef			6	4	6	45	##	14.7	1.00	1.0	22.5	X	vhdl	40	Main	Y	yes	N	4G	4G	Y		32	5	2013	2013		arithmetic includes fault detection	no external memory port?		
mips2000	https://opencor	stable	Lazaridis Dimitris	MIPS	32	32	kintex-7	James Brakef	1971		6	4	6	71	##	14.7	1.00	1.0	36.2	X	vhdl	35	Dm	Y	yes	N	4G	4G	Y		32	5	2012	2016		supports almost all instructions of m	course project		
t180-cpu	https://github.com/leonardbrandwein	stable	Leonard Brandwein	accum	16	16	kintex-7	James bypass	709		6				83	##	14.7	0.67	3.0	26.2	X	vhdl	23	cpu	Y	N	N	64K	64K	Y	182		2016	2016	https://www.vtto	8-bitter with cpu, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller		
dragonfly	http://www.leo	beta	LEONARD team	MISC	16	16					6				164	##	14.7	0.67	1.0	139.3	X	vhdl	6	dgf_core	Y	N	256	2K	Y			2001			unusal, uses FIFOs				
mips789	https://opencor	stable	Li Wei	MIPS	32	32	kintex-7	James Brakef	1432		6	1	171	##	14.7	1.00	1.0	119.1	IX	verilog	10	mips_core	Y	yes	N	4G	4G	Y		32	5	2007	2014		supports most MIPS instructions				
lwisc	https://opencor	stable	Li Wu	accum	8	12	arria-2	James Brakef	88		A	1	230	##	q13.1	0.17	1.0	443.6	I	verilog	9	risc_core	asm	N	Y	256	2K	Y	16		2008	2009		Super-scalar out-of-order RV32IMC	absolute addressing only, lowered MIPS/clk				
arm9-soft-cpu	https://github.com/riscit	Li Xinbing	ARM9	32	32	zu-3e	James vivado	1807	736	6					357	##	v21.1	1.00	1.0	197.6		verilog	4	riscitc_m	Y	yes	Y	4G	4G	Y			2020			ARMv4-compatible CPU core	no mult, interrupts or reg banks		
arm9-soft-cpu	https://github.com/riscit	Li Xinbing	ARM9	32	32	zu-3e	James vivado	2098	778	6	4				238	##	v21.1	1.00	1.0	113.5		verilog	4	riscitc_m	Y	yes	Y	4G	4G	Y			2020			ARMv4-compatible CPU core	no interrupts or reg banks		
arm9-soft-cpu	https://github.com/riscit	Li Xinbing	ARM9	32	32	zu-3e	James vivado	3914	1257	6	4				167	##	v21.1	1.00	1.0	42.6		verilog	4	arm9_cor	Y	yes	Y	4G	4G	Y			2020			ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz		
r8051	https://github.com	stable	Li Xinbing	8051	8	32	kintex-7	James Brakef	1031		6	1	139	##	14.7	0.33	4.0	11.1	X	verilog	2	r8051	Y	yes	N	N	64K	64K	Y			2015	2019						
riscv_rv3n	https://github.com/riscit	Li Xinbing	risc-v	32	32																verilog	17		Y	yes	N	4G	4G	Y		32		2020			RV32IMC processor core, which has a new pipeline with "3+N" stages			
superscaler-ris	https://github.com/riscit	Li Xinbing	risc-v	32	32																verilog	15	ssrv_top	Y	yes	N	4G	4G	Y		32	2019	2020				Super-scalar out-of-order RV32IMC		
sp-IS86	https://github.com	stable	Lin Mestart	x86	32	32	kintex-7	James Brakef	32144		6	4	28	73	##	14.7	1.00	2.0	1.1	X	verilog	37	top_sys	Y	yes	Y	4G	4G	Y			2016	2016	http://limeshop.net	gate level dsgn, vivado project also	performance: 6.4 CoreMark/MHz			
reonv	https://github.com	difficult	Lucas Castro	risc-v	32	32	kintex-7	James many files			6				##	14.7	1.00	1.0			vhdl			Y	yes	N	4G	4G	Y		32	2017	2018	http://fmg.youtube.com/v/2W1guyhCtUE/0	uses Leon infrastructure with risc-v ISA				
riscv_reonv	https://github.com/lcbcf	stable	Lucas Castro	risc-v	32	32	spartan-6	Wajih Youssef	3370		6				133			1.00	1.0	39.4		Y		Y	yes	N	4G	4G	Y	45	32	2018	2018	https://www.hind	Lightweight Cryptographic Instruction	risc-v version on Leon3 tools			
simple-v	https://libre-soc.org/docs	stable	Luke Leighton	RISC	64	32															python			Y	Y	Y	Y	Y			2018	2022	https://libre-soc.c	Scalable Vectors for Power ISA	has respect of Mitch Alsop				
riscv_harza5	https://github.com/Wren	stable	Luke Wren	risc-v	32	32															verilog	18	hazard5_c	Y	yes	N	4G	4G	Y		32	5	2019	2021	https://github.com	RISC-V processor designed for the RISCBoy games console			
riscv_riscboy	https://github.com/Wren	stable	Luke Wren	risc-v	32	32															verilog	54	riscboy_fp	Y	yes	N	4G	4G	Y	45	32	2018	2021	https://github.com	portable games console design, PCB dsgn				

[illegible]

[illegible]

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst size	FPGA	report ter	com ents	LUTs ALUT	Off	LUT? mults	blk ram	F max	tag	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	src files	top file	tool chc	flg pt	max data	max inst	byte addr	adr mod	# reg	pip e	start year	last rev	secondary web link	note words	comments					
rf6809	https://opencores.org/pr		Robert Finch		6809	12	artix-7	James Brakefield				6	5		##	v21.2	0.50	4.0		X	Y	system	21	rf6809	Y	asm	N	64K	64K	Y	44	13	8	2022	2022	http://www.finitr	Different from rtf6809: 36-bit adrs, o	12-bit version, has inst. Cache			
rf6809	https://opencores.org/pr		Robert Finch		6809	8	artix-7	Robert Finch	4200			6	4	120	##	v21.2	0.33	4.0	2.4	X	Y	system	21	rf6809	Y	asm	N	16M	16M	Y	44	13	8	2022	2022	http://www.finitr	Different from rtf6809: 24-bit adrs, o	8-bit version, has inst. Cache			
rf6809	https://opencores.org/pr		Robert Finch		6809	12	artix-7	Robert Finch	6500			6	5	120	##	v21.2	0.50	4.0	2.3	X	Y	system	21	rf6809	Y	asm	N	64K	64K	Y	44	13	8	2022	2022	http://www.finitr	Different from rtf6809: 36-bit adrs, o	12-bit version, has inst. Cache			
rfPhoenix	https://github.c	alpha	Robert Finch		GPiPU	32															system	83		Y	asm	N	4G	4G	Y				2022	2022		gpgpu Under Construction, derived from Nvuzi core by Jeff Bush					
rtf64	https://github.c	alpha	Robert Finch		RISC	64	8														system	3	rtf64	Y	yes	Y							32	2020	2021		variable length instructions	Posit support, glossary & references			
rtf65002	https://opencor	alpha	Robert Finch		accum	32	8	kintex-7	James Brakef	11216		6	4	6	123	##	v14.1	0.67	2.0	3.7	X	verilog	10	rtf65002	Y	yes	N	4G	4G	Y				16	2013	2021	https://github.c	32-bit 6502 + 6502 emulation	"proven"		
rtf6809	https://github.c	alpha	Robert Finch		6809	8		kintex-7	James many	7506		6	1	2	106	##	14.7	0.33	4.0	1.2	X	verilog	4	rtf6809	Y	yes	N	4G	4G	Y	44	13	8	2012	2015	http://www.finitr	6809 with 32-bit "FAR" addressing	see also rtf6809 variant			
rtf68ksys	https://opencor	alpha	Robert Finch		68000	16		spartan-3	James need t	13639		4	12	17	##	14.7	0.67	4.0		X	Y	verilog	49	rtf68kSys	Y	yes	N	4G	4G	Y				16	2011	2011	https://github.c	based on Tobias Gubener's T668			
rtf8088	https://opencor	planning	Robert Finch		x86	16	8	kintex-7	James Brakef	4514		6	4	174	##	14.7	0.67	3.0	8.6	X	verilog	2	rtf8088	Y	yes	N	1M	1M	Y					2012	2013	https://github.c	8-bit memory data, e.g. 8088				
table887	https://github.c	alpha	Robert Finch		RISC	16	16	kintex-7	James Brakef	643		6	2	208	##	14.7	0.67	1.0	217.1	X	verilog	2	table887	Y	yes	N	64K	64K	Y	28			8	2014	2016			included with Table888 source code			
table888	https://github.c	alpha	Robert Finch		RISC	32	16	kintex-7	James Brakef	5756		6	9	6	137	##	14.7	2.00	1.0	47.6	X	verilog	3	table888	Y	asm	N	4G	4G	Y	130			8	2014	2016		2016 version gives same reults as 200	code for cache & mmu incomplete		
thor	https://opencor	mature	Robert Finch		RISC	64	15	zu-5e	James WIP							##	v21.1	2.00	1.0		system	27	thor2021	Y	asm	Y	16E	16E	Y				64	2015	2021	https://github.c	Thor-S: 11 & L2 caches, GP float & ve	plans for more features, eventually 2M LUTs			
thor	https://opencor	mature	Robert Finch		RISC	32	32		Robert Finch	90000											verilog		thor	Y	asm	Y	4G	4G	Y				64	2015	2023	https://github.c	Thor 2015, 2021-3 docs	variable length instructions			
thor	https://opencor	mature	Robert Finch		RISC	64	32		Robert Finch	210000											verilog		thor2	Y	asm	Y	4G	4G	Y				64	2015	2023	https://github.c	Thor-2: 11 & L2 caches, GP float & ve	96-bit registers			
thor	https://opencor	mature	Robert Finch		RISC	64	16		Robert Finch	210000											verilog		thor5	Y	asm	Y	4G	4G	Y				64	2015	2023	https://github.c	Thor-S: 11 & L2 caches, GP float & ve	plans for more features, eventually 2M LUTs			
xgate	https://opencor	alpha	Robert Hayes		RISC	16	16	kintex-7	James Brakef	2778		6			159	##	14.7	0.67	1.0	38.3	X	verilog	7	xgate_top	Y	asm	N	Y	1K	8K	Y	41			3	2012	2020		high pin count	Freescale XGATE co-processor compatible	
cmips	https://github.c	mature	Robert Hoesel		MIPS	32	32														1	vhdl	22	core	Y	yes	N	4G	4G	Y				16	2009	2013		5-stage pipeline, MIPS32r2 core			
scbbc	https://opencor	stable	Rodney Sinclair		forth	8	9	kintex-7	Rodney Sincl	196		6			474	##	14.7	0.33	1.0	797.9	ILX	verilog	3	core	Y	asm	N	Y	1K	8K	Y	41			3	2012	2020	https://github.c	Python program generates the Verilo	inst after branch/call/rtn always execs	
dfp	https://opencor	stable	Ron Chapman		forth	8	8	kintex-7	James Brakef	297		6			192	##	14.7	0.33	1.0	213.2	X	vhdl	25	DataFlowV	Y	asm	N	Y	1K	8K	Y	41			3	2003	2009		8-bitter, generates a custom VHDL	stack machine, compiler is in Forth	
z80soc	https://opencor	stable	Ronivon Costa		z80	8	8	zu-3e	James Brakefield			6			171	##	v21.2	0.33	3.0		IX	Y	vhdl	19	top_s3e	Y	yes	N	64K	64K	Y					2008	2016		based on Daniel Wallner's T80		
z80soc	https://opencor	stable	Ronivon Costa		z80	8	8	spartan3	James Brakef	2474		4	2	19	78	##	14.7	0.33	3.0	3.4	IX	Y	vhdl	19	top_s3e	Y	yes	N	64K	64K	Y					2008	2016		based on Daniel Wallner's T80	directory disappeared	
minirisc	https://opencor	stable	Rudolf Usselman		PIC16	8	14	spartan-3	Rudolf Usselm	460		4			80	##	14.7	0.33	1.0	57.4	X	verilog	7	risc_core	Y	yes	N	Y	256	4K	Y					2001	2012				
avr_core	https://opencor	stable	Russian Lepetenok		AVR	8	16	zu-3e	James vivid	1624	519	6			250	##	v21.1	0.33	1.0	50.8	X	verilog	70	avr_core	Y	yes	N	64K	128K	Y	72			32	2002	2017		VHDL core also			
avr_core	https://opencor	stable	Russian Lepetenok		AVR	8	16	kintex-7	James Brakef	2135		6			127	##	14.7	0.33	1.0	19.7	X	verilog	15	avr_core	Y	yes	N	64K	128K	Y	72			32	2002	2017		VHDL core also			
arm_russian	https://github.com/0x0505	ruslan	arm	32	32	zu-3e	James LUT R	392		6					##	v21.1	1.00	1.0			system	verilog	ARM_Pipe	Y	yes	Y	4G	4G	Y				16			2019			from "Digital design and computer ar	incomplete RTL, prob 4 student exercise	
arm_russian	https://github.com/0x0505	ruslan	arm	32	32	zu-3e	James LUT R	2360	4815	6					200	##	v21.1	1.00	1.0	84.7		system	6	ARM_Mul	Y	yes	Y	4G	4G	Y				16			2019			from "Digital design and computer ar	single cycle,
arm_russian	https://github.com/0x0505	ruslan	arm	32	32	zu-3e	James LUT R	3563		6					147	##	v21.1	1.00	1.0	41.2		system	verilog	ARM_Sing	Y	yes	Y	4G	4G	Y				16			2019			from "Digital design and computer ar	multi-cycle
v6502	https://github.c	untested	Ryu Kojiro		6502	8	8	zu-3e	James bare c	868	131	6			250	##	v21.1	0.33	3.0	31.7	X	vhdl	23	v6502	Y	yes	N	64K	64K	Y					2019	2020	https://opencore	6502 with extras: 16-bit stack pointer	www.youtube.com/watch?v=K3JH-f_80E		
riscuva1	https://www.sc	stable	S. de Pablo		picoBlaze	8	14	kintex-7	James Brakef	109	6				370	##	14.7	0.33	2.0	560.7	X	verilog	1	riscuva1	Y	asm	N	Y	256	1K	Y	35			2006	2006	https://github.c	Verilog source included in PDF file	also VHDL version by Bikash Gogoi with identic		
m68k	https://github.c	untested	Salvador Garcia		68000	32	16														vhdl	13	cpu3017	Y	asm	N	Y	256	1K	Y	35			2018			simplified 68K				
sxp	https://opencor	beta	Sam Gladstone etal		RISC	32	32		too many los												verilog	12	sxp	Y	asm	N	Y	4G	4G	Y				32	2001	2009		basic RISC	too many los		
kcp33000	https://github.c	simulation	Samuel Falvo II		risc-v	64	32	kintex-7	James trimm	2455		6			175	##	14.7	2.00	1.0	142.9	X	B	verilog	4	polaris	Y	yes	N	Y	16E	16E	Y				32	2016	2017	https://github.c	kestrel 83, basic 64-bit RISC-V	uses state machine RTL generator
kestrel-2	https://github.c	simulation	Samuel Falvo II		forth	16	16	kintex-7	James Brakef	735		6	8	172	##	14.7	0.67	1.0	157.2	X	Y	verilog	27	M_kestrel	Y	yes	N	64K	64K	Y	20			2	2012	2015	https://hackaday	11 with wishbone bus	M_j1a runs at 244MHz & 368 LUTs		
s16x4a	https://github.c	stable	Samuel Falvo II		forth	16	16	kintex-7	James Brakef	514		6			476	##	14.7	0.67	1.0	620.7	X	B	verilog	1	s16x4a	Y	asm	N	64K	64K	Y	12			2012	2017		kestrel 82, byte & word data	derived from Myron Pilchota's design (stream		
s64x7	https://github.c	stable	Samuel Falvo II		forth	64	8														verilog	4	s64x7	Y	asm	N	Y	16E	16E	Y	56			2017			64-bit simple Forth engine	very little doc			
minimips	https://github.c	stable	Samuel Hangout		RISC	32	32	kintex-7	James Brakef	2939		6	8		118	##	14.7	1.00	1.0	40.1	X	vhdl	12	minimips	Y	yes	N	4G	4G	Y				32	5	2004	2018		based on MIPS I		
manik	https://www.ds	stable	Sandeep Dey		RISC	32	32	kintex-7	James needs editing to supp	6											vhdl	15	manik2top	Y	yes	N	4K	4K	Y				16	2002	2006	www.nitkech	optional data & inst caches	supports Xilinx, Altera, Actel, Lattice; broken w			
mocha	https://github.c	stable	Sanjay Gupta		accum	8	8														vhdl	29	processor	Y	asm	N	64K	64K	Y	31				2018			16-bit microcontroller developed at NIIT	University, course materials include full RTL &			
dspsu16	http://www.DTE	stable	Santiago de Pablo		DSP	16	16	kintex-7	James Brakef	332		6			317	##	14.7	0.67	1.0	640.7	X	verilog	1	dspsu16	Y	asm	N	Y	256	4K	Y	40			16	2001	2004	www.1-core.com	8-bit data memory, 24 bit regs	broken web link	
up1232	http://www.dte	stable	Santiago de Pablo		RISC	8	16	kintex-7	James Brakef	220		6			244	##	14.7	0.33	3.0	122.0	X	vhdl	3	up1232a	Y	asm	N	64K	64K	Y	33	2		32	2000	2000		bare core, prog size 4K to 64K	description in source files		
1802-soc	https://github.c	no RTL	Scott Baker		1802	8	8														Y	vhdl	15	soc	Y	yes	N	64K	64K	Y	52			16	2016			1802 CPU + UART + Timer + I/O Ports	no RTL, probably uses 1802-pico-basic		

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst size	FPGA	report ter	com ents	LUTs ALUT	Off	LUT?	mults	blk ram	F max	tag	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chai	flg pt	max data	max inst	byte adrs	# reg	pip e	start year	last revis	secondary web link	note worthy	comments		
or1200mp	https://github.com/steffenreith	stable	Stefan Wallentowitz	OpenRISC	32	32	kintex-7-3	James Brakef	4960		6	4	8	111	##	14.7	1.00	1.0	22.4	X	verilog	104	or1200	td	Y	yes	Y	M	4G	4G	Y		32	2012	2012	https://openisc	multiprocessor variant, single core	
riscv rv01 cor	https://opencor	stable	Stefano Tonello	risc-v	32	32	kintex-7-3	James Brakef	13997		6	4	62	130	##	14.7	1.00	1.0	9.3	X	vhdl	65	rv01 selft	Y	yes	N	4G	4G	Y		32	2015	2017		all files in one directory	two self test tops		
lisc	https://github.com/steffenreith	scala	Steffen Reith	forth	32	16														scala	11	1	ATLAS	2K	Y	asm	N	64K	64K	M	20	8	2017	2020	https://steffenreith	J1 implemented using Scala/Spinal	to generate VHDL or Verilog	
atlas_2K	https://opencor	beta	Stephan Nolting	RISC	16	16	zu-3e	James vivado	1222	1160	6	1	5	262	##	v21.1	0.80	1.0	171.4	ILX	vhdl	19	ATLAS_2K	Y	asm	N	64K	64K	M	80	8	2013	2015		ARM thumb like inst set	has MMU & Full SOC features		
atlas_2K	https://opencor	beta	Stephan Nolting	RISC	16	16	kintex-7-3	James Brakef	1595		6	1	5	151	##	v21.1	0.80	1.0	75.9	ILX	vhdl	19	ATLAS_2K	Y	asm	N	64K	64K	M	80	8	2013	2015		ARM thumb like inst set	has MMU & Full SOC features		
atlas_core	https://opencor	beta	Stephan Nolting	RISC	16	16	zu-3e	James vivado	611	285	6	1	3	333	##	v21.1	0.80	1.0	436.4	IX	vhdl	8	ATLAS_CP	Y	asm	N	64K	64K	Y	80	8	2013	2015		ARM thumb like inst set	non-MMU version		
atlas_core	https://opencor	beta	Stephan Nolting	RISC	16	16	kintex-7-3	James Brakef	559		6	1	2	204	##	v14.1	0.80	1.0	286.2	IX	vhdl	8	ATLAS_CP	Y	asm	N	64K	64K	Y	80	8	2013	2015		ARM thumb like inst set	minimal configuration		
neo430	https://opencor	alpha	Stephan Nolting	MSP430	16	16	virtex-5	Stephan Nollt	402		6	2	2	204	##	v17.0	0.67	8.0	42.5	IX	vhdl	19	neo430_t	Y	yes	N	28K	32K	Y		16	2015	2021	https://github.com/steffenreith	website has detailed resource util	edit neo430_sysconf.vhd to set opt		
neo430	https://opencor	alpha	Stephan Nolting	MSP430	16	16	artix-7	James chang	947		6	2	2	203	##	v14.7	0.67	8.0	17.9	IX	Y	vhdl	19	neo430_t	Y	yes	N	28K	32K	Y		16	2015	2021	https://github.com/steffenreith	edit neo430_sysconf.vhd to set opt	8+ clocks for R-R inst	
neo430	https://opencor	alpha	Stephan Nolting	MSP430	16	16	cyclone-4	Stephan Nollt	626		6	2	117	##	v14.7	0.67	8.0	15.7	IX	vhdl	19	neo430_t	Y	yes	N	28K	32K	Y		16	2015	2021	https://github.com/steffenreith	website has detailed resource util	minimal configuration			
riscv_neorv32	https://github.com/steffenreith	stable	Stephan Nolting	risc-v	32	32	cyclone-1	Steph	848		4	111	##	g19.1	1.00	4.0	32.7	AL	Y	vhdl	25	neorv32_t	Y	yes	N	4G	4G	Y		32	2020	2021	https://opencor	very well documented, customiza	many peripherals, LUT counts for all vari			
storm_core	https://opencor	beta	Stephan Nolting	ARM7	32	32	kintex-7-3	James Brakef	2312		6	3	179	##	v14.7	1.00	1.0	77.4	IX	vhdl	16	core	Y	yes	N	4G	4G	Y		32	8	2011	2014		Storm Core (ARM7 compatible)	I & D caches not compiled		
storm_soc	https://opencor	beta	Stephan Nolting	ARM7	32	32	kintex-7-3	James Brakef	3514		6	3	4	159	##	v14.7	1.00	1.0	45.2	X	Y	vhdl	40	storm_top	Y	yes	N	4G	4G	Y		32	8	2012	2015		STORM SoC	cache & no peripherals
apple2fpga	http://www.cs.d	stable	Stephen A Edwards	6502	8	8	zu-3e	James vivado	1238	706	6	3	9	195	##	v21.1	0.33	4.0	130	IX	Y	vhdl	19	de2_top	Y	yes	N	64K	64K	Y		2007	2022		emulation of Apple II computer	replaced Altera PLL with stub		
apple2fpga	http://www.cs.d	stable	Stephen A Edwards	6502	8	8	kintex-7-3	James unco	1417		6	9	159	##	v14.7	0.33	4.0	9.2	IX	Y	vhdl	19	de2_top	Y	yes	N	64K	64K	Y		2007	2022		emulation of Apple II computer	replaced Altera PLL with stub			
raptor16	www.spacewire	stable	Steve Hayward	CISC	16	16	kintex-7-3	James Brakef	590		6	3	319	##	v14.7	1.40	2.7	280.2	X	vhdl	1	raptor16	Y	yes	N	64K	64K	N		2004			8 data & 8 adr regs	no multiply, 8 adr modes				
plasma	https://github.com/steffenreith	stable	Steve Rhoads	MIPS	32	32	kintex-7-3	James Brakef	2462		6	3	97	##	v14.7	1.00	1.0	39.5	X	vhdl	22	plasma	Y	yes	N	4G	4G	Y		32	2001	2016	http://plasmacpu	wide outside use, opencores page has list of related publications				
1802-pico-basi	https://github.com/steffenreith	beta	Steve Teal	1802	8	8	zu-3e	James area o	247	136	6	2	427	##	v21.1	0.33	12.0	47.6	IX	vhdl	6	pico_basi	Y	yes	N	64K	64K	Y		52	16	2016	2016	https://wiki.forth	VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, Interrupts & DMA not imple		
misc16	https://github.com/steffenreith	stable	Steve Teal	accum	16	16	zu-3e	James Altera mem			6					v21.2	0.22	1.0		Y	vhdl	9	misc_for	Y	yes	N	64K	64K	N	10		2021		https://github.com/steffenreith	16-bit minimal CPU which only has a single instruction 'mov'			
misc16	https://github.com/steffenreith	stable	Steve Teal	accum	16	16	zu-3e	James Brakef	197	78	6		500	##	v21.2	0.22	1.0	558.4	X	B	vhdl	1	misc	Y	yes	N	64K	64K	N	10		2021		https://github.com/steffenreith	16-bit minimal CPU, has a single instruction 'mov' & eforth			
mx65	https://github.com/steffenreith	stable	Steve Teal	6502	8	8	zu-3e	James Brakef	485	148	6	2	370	##	v21.2	0.33	4.0	63.0		vhdl	5	apple1	Y	yes	N	64K	64K	Y			2022			cycle accurate, passes Klaus Dorman 6502 functional tests, has uart				
pumpkin	https://github.com/steffenreith	stable	Steve Teal	accum	16	16	zu-3e	James Brakef	166	67	6		625	##	v21.2	0.67	2.0	1261		vhdl	6	hello_wor	Y	asm	N	4K	4K	Y		14		2020			scalable, 16-bit, 16 instruction soft CP	UT ARM inferred (small size)		
pumpkin	https://github.com/steffenreith	stable	Steve Teal	accum	16	16	zu-3e	James Brakef	230	131	6	1	450	##	v21.2	0.67	2.0	656.1		vhdl	6	myco	Y	asm	N	4K	4K	Y		14		2020			scalable, 16-bit, 16 instruction soft CP	UT ARM inferred (small size)		
processor-core	https://github.com/steffenreith	untested	Steven Hua	RISC	32	32														vhdl	1		Y	N	4G	4G	Y		16	32	2018	2018		clean, simple, prob classwork	Quartus proj, basic RISC instructions			
avr_hp	https://opencor	stable	Strach Tobias	AVR	8	16	kintex-7-3	James 2 slot	1554		6		223	##	v14.7	0.33	1.0	47.4	X	vhdl	10	avr_core	Y	yes	N	64K	128K	Y		72	32	2010	2012		hyper pipelined (eg barrel) AVR			
or1200_hp	https://opencor	stable	Strach Tobias	OpenRISC	32	32	virtex-5	Strach 3 slot	5602		6		185	##			1.00	1.0	33.1	X	verilog	39	or1200_ic	Y	yes	Y	M	4G	4G	Y		32	2010	2013	https://openisc	3 slot barrel version of OR1200	numbers from published paper	
lc-3	https://github.com/steffenreith	stable	Sudhanshu Gupta	RISC	16	16														vhdl	1		Y	asm	N	64K	64K	Y		16	8	2017		https://en.wikipedia	from book: 978-0072467505 by Patt &	anpdx has schematic		
artemis	https://github.com/steffenreith	simulatio	Sudharshan Sundaram	RISC	16	16	zu-3e	James incomplete source code								v21.1	1.00	1.0			verilog	9	main_test	Y	asm	N	4K	4K	Y		18	8	2018	2020	https://www.you	simple, educational up with decent vi	vivado project	
cgpic	http://www.002	stable	Sumio Morioika	PC16	8	14	aria-2	James ROM parameter errors			A					g13.1	0.67	1.0		I	vhdl & v	5	COPIE	Y	yes	N	Y	256	4K	Y			1999	2004		LPM macros		
c-nit	http://www.c-n	stable	Sumit	RISC	16	16	spartan-3	James xilinx i	752		4	3	100	##	v14.7	0.67	2.0	44.5	X	verilog	6	soc	Y	asm	N	64K	64K	Y		22	15	2003	2004		RISC with several load/store modes			
avr-cpu	https://github.com/steffenreith	stable	Sung Hoon Choi	AVR	8	16	zu-3e	James vhdl 2008 usage			6					v21.1	0.33	1.0			vhdl	15	avr_cpu	Y	yes	N	64K	128K	Y		72	32	2019					
jane_nn	https://github.com/steffenreith	stable	Suresh Devanathan	RISC	4	8	kintex-7-3	James Brakef	723		6		178	##	v14.7	0.33	1.0	81.4	X	vhdl	3	Processor Y	Y	yes	N	4K	4K	Y		27	16	2002			neural network microprocessor, specialized registers			
mano_machin	https://github.com/steffenreith	stable	Susam Pal	accum	16	16	kintex-7-3	James needs	364		6					v21.2	0.67	2.0			vhdl	5	microproc	Y	N	4K	4K	Y		25		2005	2016	https://en.wikiped	course project, bidir mem data	for XC9572 CPLD, large # of latches		
myrisc1	https://github.com/steffenreith	stable	Susam Pal	RISC	8	8											0.33	1.0		I	vhdl	5	microproc	Y	N	Y	256	256	Y		4	2005	2016	https://en.wikiped	one of several implementations	AKA Mano Machine, LPM macros		
riscv_rsd	https://github.com/steffenreith	stable	Susumu Mashimo	risc-v	32	32	zynq	Susumu Mas	28166		6		90				1.00	3.2			system verilog		Y	yes	N	4G	4G	Y		32		2020			RISC-V out-of-order superscalar proc	can be synthesized for small FPGAs		
ARC	https://www.synopsys.com	proprietary	Synopsys	ARC	32	32											1.0				proprietary		Y	yes	N	4G	4G							https://www.synopsys.com	several families each with options	for ASIC use, FPGA versions avail		
eight_bit_uc	https://github.com/steffenreith	stable	Synclivity	ARC	8	12	kintex-7-3	James signal/variable muxip			6					v14.7	0.67	1.0			vhdl	10	eight_bit_uc	Y	yes	N	2K	Y			32	2000	2000		part of Amplify documentation			
riscv_scr1	https://github.com/steffenreith	untested	Syntacore	risc-v	32	32	aria-2	James Brakefield			A					g18.0					system v	47	scr1_top	Y	yes	N	4G	4G	Y		32	2017	2018	http://syntacore.com				
riscv_scr1	https://github.com/steffenreith	untested	Syntacore	risc-v	32	32															system v	47	scr1_top	Y	yes	N	4G	4G	Y		32	2017	2021	http://syntacore.com				
pdp2011	http://pdp2011	stable	Syts van Slooten	PDP11	16	16	kintex-7-3	James Brakef	5060		6	1	205	##	v14.7	0.67	2.0	13.6	IX	Y	vhdl	3	cpu	Y	yes	Y	N	64K	64K		70	13	8	2008	2019	http://pdp2011.s	SoC, build files for A&B boards	complete impl including orig IO devices
prawn	https://github.com/steffenreith	errors	Tadatoshi Ishii	accum	8	8	spartan-6	James missing files			6					v14.7	0.33	3.0			vhdl	2	prawn	Y	yes	N	4K	4K	Y			1992			reduced version of parwan from VHDL: Analysis and Modeling of Digital Systems, 199			
yacc	https://opencor	stable	Tak Sugawara	MIPS	32	32	kintex-7-3	James map e	2220		6</																											

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst size	FPGA	report ter	com ents	LUTs ALUT	Off	LUT? mults	blk ram	F max	tag	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max ins	byte adrs	adr /nt	# reg	pip e	start year	last rev	secondary web link	note worthy	comments				
18051		stable	Tony Givargis	8051	8	8	kintex-7	James Brakef	2690		6	1	1	105	##	14.7	0.33	4.0	3.2	X	vhdl	9	18051_all	Y	yes	N	64K	64K	Y			32	1999	1999		author has book & course	Embedded System Design: A Unified Hardware			
sayuri_cpu	http://www.mo	stable	Toyooki Sagawa	RISC	32	32	kintex-7	James Brakef	1604					208	##	14.7	1.00	1.00	129.9	X	vhdl	13	cpu01	Y	yes	N	Y	4G	4G	Y			32	2000	2000		dead weblink	high number of DFF		
risc8softcore	https://github.com/asres		Trammell Hudson	AVR	8	16															verilog	6	risc8-soft	Y	yes	N	Y	64K	64K	Y			2020	2020		mostly compatible with the AVR instruction set				
hd63701	https://opencor	planning	Yusyoshi Hasegawa	6801	8	8	spartan-6	James Brakef	1412		6	1	3	31	##	14.7	0.33	4.0	1.8	X	verilog	6	HD63701	Y	yes	N	N	64K	64K	Y			2014			Used in Atari game console, 6801 clone?				
280control	https://opencor		Tyler Pohl	280	8	8	kintex-7	James Brakef	1483		6			189	##	14.7	0.33	3.0	14.0	X	Y	verilog	55	top de1	Y	yes	N	N	64K	64K	Y			2010	2012		Microprocessor targeting embedded interfaces to DRAM, based on T80 core			
riscv boom	https://github.c	untested	UC Berkeley	risc-v	32	32															scala			Y	yes	Y	4G	4G	Y	45		32			https://boom-co	Berkeley Out-of-Order RISC-V Processor				
riscv sodor	https://github.c	scala	UC Berkeley	risc-v	32	32															scala			Y	yes	N	4G	4G	Y			32				1, 2, 3 and 5 stage pipe versions				
riscv vscale	https://github.c	stable	UC Berkeley	risc-v	32	32	kintex-7	James Brakef	3072		6			127	##	14.7	1.00	1.0	41.2	X	verilog	23	vscale_core	Y	yes	N	256	4G	4G	Y			32	2016	2017				not maintained & not conformant	
lm32632	https://opencor	stable	Udo Moeller	N32032	32	8	kintex-7	James Brakef	10167		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	Y	4G	4G	Y	200	24	3	2009	2019	http://cpu-ns32k.net/	deprecated: not up to date (risc-v)	21.97 VAX Mips at 50MHz (Cyclone IV)		
68hc05	https://opencor	stable	Ulrich Riedel	6805	8	8	zu-3e	James Brakef	1106	117	6			485	##	14.7	0.33	4.0	36.2	X	vhdl	1	6805	Y	yes	N	N	64K	64K	Y			2007	2009		68c05 & 68c08 very different Fmax				
68hc05	https://opencor	stable	Ulrich Riedel	6805	8	8	kintex-7	James Brakef	1112		6			300	##	14.7	0.33	4.0	22.2	X	vhdl	1	6805	Y	yes	N	N	64K	64K	Y			2007	2009						
68hc08	https://opencor	stable	Ulrich Riedel	6808	8	8	zu-3e	James Brakef	1875	128	6			164	##	14.7	0.33	4.0	7.2	X	vhdl	1	v68ur08	Y	yes	N	N	64K	64K	Y			2007	2009						
68hc08	https://opencor	stable	Ulrich Riedel	6808	8	8	kintex-7	James Brakef	2290		6			101	##	14.7	0.33	4.0	3.6	X	vhdl	1	v68ur08	Y	yes	N	N	64K	64K	Y			2007	2009					68c05 & 68c08 very different Fmax	
tiny64	https://opencor	stable	Ulrich Riedel	RISC	32	32	kintex-7	James Brakef	874		6			189	##	14.7	1.00	2.0	107.9	X	vhdl	6	tinyx	Y	yes	N	64K	64K	Y	14	8	2004	2007				data size from 32 to 64 bits	micro-coded sub-ops		
tiny8	https://opencor	altera dsg	Ulrich Riedel	accum	8	8	aria-2	James Brakef	2505		A										ahdl			Y	yes	N	256	64K	Y	256		2002	2009				Altera megafuncions			
altor32	https://opencor	Ultra Embedded	OpenRISC	32	32	32	kintex-7	James Brakef	1928		6	5	192	##	14.7	1.00	1.0	76.8	ILX	verilog	16	altor32	Y	yes	N	Y	4G	4G	Y			2012	2015	https://openrisc.i	simplified OpenRISC 1000	xilinx S3 primitives				
altor32_lite	https://opencor	stable	Ultra Embedded	OpenRISC	32	32	kintex-7	James Brakef	1928		6			236	##	14.7	1.00	2.0	61.3	ILX	verilog	7	altor32	Y	yes	N	Y	4G	4G	Y			2012	2014	https://openrisc.i	simplified OpenRISC 1000, no pipeline	xilinx S3 primitives			
riscv brisc	https://opencor	Ultra Embedded	risc-v	32	32	32															verilog			Y	yes	N	4G	4G	Y			32	2021		https://opencor	data issue	also single issue version			
riscv uriscv	https://github.com/ultrae	Ultra Embedded	risc-v	32	32	32															verilog	7	riscv_core	Y	yes	N	4G	4G	Y			32	2021		https://opencor	Simple, small, multi-cycle 32-bit RISC-V CPU implementation				
hpc-16	https://opencor	beta	Umar Siddiqui	RISC	16	16	kintex-7	James Brakef	871		6			152	##	14.7	0.67	1.0	116.6	X	vhdl	20	cpu	Y	asm	N	64K	64K	Y			16	2005	2015						
sweet32	https://opencor	alpha	Valentin Angelovski	MIPS	32	16	kintex-7	James Brakef	1050		6	1		142	##	14.7	1.00	1.0	135.1	X	B	vhdl	2	Sweet32	Y	yes	N	4G	4G	Y	26	16	2014	2015				targets MACHXO2, no RAM		
sweet32	https://opencor	alpha	Valentin Angelovski	MIPS	32	16	kintex-7	James Brakef	1797		6	1	2	185	##	14.7	1.00	1.0	103.1	X	Y	vhdl	28	Sweet32	Y	yes	N	4G	4G	Y	26	16	2014	2015				targets MACHXO2, DDR RAM	clock divider to Sweet32 v1_core	
sweet32	https://opencor	alpha	Valentin Angelovski	MIPS	32	16	kintex-7	James Brakef	1177		6	1		116	##	14.7	1.00	1.0	98.8	X	B	vhdl	2	Sweet32	Y	yes	N	4G	4G	Y	26	16	2014	2015				targets MACHXO2, no RAM		
v65c816	https://github.com/RyuK		Valerio Venturi	6502	8	8	cyclone-IV	Valerio Venturi	1693		4			25			0.33	3.0	1.6	I	vhdl	26	v65c02	Y	yes	N	N	64K	64K	Y			2011	2013	https://opencor	6502 with extras: 16-bit stack pointer	https://www.youtube.com/watch?v=K3jH			
v65c816	https://github.com/RyuK		Valerio Venturi	6502	8	8	cyclone-IV	Valerio Venturi	1693		4			25			0.33	3.0	1.6	I	vhdl	29	v65c816	Y	yes	N	N	64K	64K	Y			2011	2013	https://opencor	renamed v6502W to v65c816, softc	https://www.youtube.com/watch?v=K3jH			
fpga4_risc16	http://www.fpg	errors	Van Loi Le	RISC	16	16	kintex-7	James Brakef	258		6				##	14.7	0.66	1.0		X	verilog	15	Risc_16_b	Y	yes	N	Y	64K	64K	Y	13	4	16	2017	2017				similar to mips16_16_1cyl	incomplete Risc_16_bit module
fpga4_8bit_up	http://www.fpg	stable	Van Loi Le	accum	8	8	kintex-7	James Brakef	258		6	1	200	##	14.7	0.33	3.0	85.3	X	vhdl	9	computer	Y	yes	N	96	128	Y	10	2	2016	2016				book: LaMeres Int	16 input & 16 output ports fill out 256 byte adr			
fpga4_mips_5g	http://www.fpg	errors	Van Loi Le	MIPS	32	16	kintex-7	James Brakef	369		6				##	14.7	1.00	1.0		X	verilog			Y	yes	N	4G	4G	Y			32	5	2017	2017				educational, full pipelined MIPS	incomplete
fpga4_mips16	http://www.fpg	stable	Van Loi Le	RISC	16	16	kintex-7	James Brakef	352		6			200	##	14.7	0.67	1.0	363.1	X	verilog	8	mips_16	Y	yes	N	65K	65K	Y	13	8	2017	2017				educational, no block RAM inferred	same prog & data mem and alu as mips16_16		
fpga4_mips16	http://www.fpg	stable	Van Loi Le	RISC	16	16	kintex-7	James Brakef	352		6			213	##	14.7	0.67	1.0	405.0	X	vhdl	8	mips_vhdl	Y	yes	N	65K	65K	Y	8	8	2017	2017				educational, no block RAM inferred	actual prog sz=16, actual data mem sz=256		
fpga4_up8_12	http://www.fpg	errors	Van Loi Le	accum	8	12	kintex-7	James Brakef	352		6				##	14.7	0.33	1.0		X	verilog	7	microcontroller	Y	yes	N	64K	64K	Y			2016	2016				educational, simplified PIC12	incomplete		
single_cyc_mips	https://www.fpga4student.com/pj/verilog-project.html		Van Loi Le	MIPS	16	16															verilog	2	single_cyc_mips	Y	yes	N	64K	64K	Y											
complete_8bit	https://www.fpg	stable	Van Loi Le	RISC	8	8	kintex-7	James Brakef	208		6	1	260	##	14.7	0.33	3.0	137.5	X	vhdl	6	computer	N	Y	yes	N	96	128	Y			2016					memory_unit uses block RAM, IO ports pruned			
riscv briscv	https://ascslab.c	untested	Various	risc-v	32	32															Y	yes	Y	yes	Y	4G	4G	Y	45	32	2018	2020	https://opencor	six implementations of risc-v	Boston Un. Course work					
riscv orca	https://github.c	beta	VectorBlox	risc-v	32	32	stratix-5	vectorblox	1082		A	?	244	##	14.7	0.98	1.0	221.0	I	vhdl	13	orca	Y	yes	N	4G	4G	Y			32	2016						RV32IM		
mcp	http://vectorblo	stable	VectorBlox Computing	vect	8	8	zynq45-7	vectorblox	39856		6	64	81	175	##	14.7	1.00	0.1	35.1		proprietary			Y	yes	N	4G	4G	Y			2012	2017	http://www.ece.u	MPX Matrix Processor is a scalable SoC	LUT count for 8 lanes with custom inst				
complete-arm-cpu	https://github.com/Vedat		Vedant Raval	arm	32	32														X	vhdl	33	main	Y	yes	N	4G	4G	Y	80	16	2021								
qrisc32	https://github.com/vhdl		x86	8	8	cyclone-4	vhdl		3558		4										vhdl	7	top	Y	yes	N	64K	64K	Y	26	16	2020								
single-cyc-cpu	https://github.com/Vedat	alpha	Viacheslav	RISC	32	32	aria-2	James Brakef	3075		A	4	144	##	14.7	0.67	1.0	46.9	I	system	8	qrisc32	Y	yes	N	4G	4G	Y			32	4	2010	2011				Single-cycle & multi-cycle ARM up	constraint files for Basy3	
r8-core	https://github.com/victor	alpha	Victor A Pajaro	MIPS	32	32															vhdl	30	AlvarezPajaro_sing	Y	yes	N	4G	4G	Y			32							32-bit CPU with x86 inst. format	readme has screen shots, very readable RTL
mips_sc_rubio	http://www.ece	untested	Victor P. Rubio	MIPS	32	32														Y	vhdl	14	r8_cpu	Y	asm	N	64K	64K	N	35	16	2019							qrisc32 wishbone compatible risc cor	for PhD thesis
tisc	https://opencor	beta	Vincent Crabtree	accum	8	8	kintex-7	James Brakef	195		6			87	##	14.7	0.33	1.0	147.1	X	vhdl	1	TISC	Y	yes	N	256	1K	Y			2	2009	2009				nice schematic and clear description, course work		
mark_ii	https://github.com/Vladislav	beta	Vladislav Mlejnecký	RISC	32	32																																		

_uP_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	report ter	com ents	LUTs ALUT	Diff	LUT? mults	blk ram	F max	tag date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	SOC	src code	#src files	top file	tool chain	fltg pt	max dat	max inst	byte adrs	#/ inst	adr mod	# reg	pip e len	start year	last revis	secondary web link	note worthy	comments		
bst-cpu	https://github.com/yichunma/bst-cpu	stable	Yichun Ma	RISC	32	32	arria-2	James Brakef	1439		A		2	58	##	q18.0	1.00	1.0	40.2	I		verilog	26	sc_computer	N		4G	4G				32		2016	2016		learning, single cycle uP			
gaia	https://github.com/yuichi-nishiwaki/gaia		Yuichi Nishiwaki	RISC	32	32														X	vhdl	31	top	Y	yes	Y	4G	4G	Y					2015		https://hackaday.com/2015/09/22/ray-tracing-in-OCaml-custom-CPU-comparing-VHDL-record-types/	ray-tracing in OCaml, custom CPU, comparing VHT RAM, uses block RAM	many VHDL record types		
cpu-16	https://opencores.org/viewsvn/cpu-16		Yvo Zoer	RISC	16	16											0.67	3.0		I	verilog	5	cpu16	N		N	64K	64K	N	32		8		2019	2021		no LUT RAM, Altera register file			
parwan	https://github.com/zainalabedin-navabi/parwan	stable	Zainalabedin Navabi	accum	8	8	kintex-7	James Brakef	157		6			435	##	14.7	0.33	4.0	228.5	X	verilog	16	par_beh	Y	yes	N	N	4K	4K	Y					1995	1997	2nd uP in director	from VHDL: Analysis and Modeling of AKA cpu8, both vhdl & verilog versions		
parwan	https://github.com/zainalabedin-navabi/parwan	stable	Zainalabedin Navabi	accum	8	8	kintex-7	James Brakef	161		6			76	##	14.7	0.33	4.0	38.8	X	vhdl	2	parwan	Y	yes	N	N	4K	4K	Y					1995	1997	2nd uP in director	from VHDL: Analysis and Modeling of AKA cpu8, both vhdl & verilog versions		
m2cpu	https://github.com/zakarynafziger/m2cpu		Zakary Nafziger	cisc	8	8	max10	Zakary Nafziger	3504	1058			56	106	##	q22.1	0.33	6.0	1.7	I	vhdl	27	m2cpu_top	Y	asm	N		64K	64K	Y	75	4	7		2016	2018		micro-coded 8-bitter with 75 instructions	Quartus project files, vga output	
w450	https://github.com/ze-long/w450	errors	Ze Long	CISC	8	8	kintex-7	James Brakef		non-blocking							14.7	0.33	3.0		I	verilog	3	w450				256	256	Y	8		4	3	2012			appears to be class project	3 versions of w450, used latest, patches caused	
zet86	https://opencores.org/viewsvn/zet86	alpha	Zeus Marmolejo	x86	16	8	kintex-7	James Brakef	3642		6	1		68	##	14.7	0.67	2.0	6.2	X	verilog	32	fpga_zet	Y	yes	N	N	1M	1M	Y					2008	2018	https://github.com/zeusmarmolejo/zet86	equivalent to 80186, boots MS-DOS	Zet The x86 (IA-32) open implementation	
sys_180x	https://github.com/zoltanpekic/sys_180x		Zoltan Pekic		1802	8	8													Y	vhdl	65	CDP180X	Y	yes	N	64K	64K	Y	100		16			2020		https://hackaday.com/2020/08/08/micro-coding-1802-using-mcc-ucode-compiler/	ucoded 1802 using mcc ucode compiler	https://github.com/zoltanpekic/MicroCodeCompiler	
sys_emz1001	https://github.com/zoltanpekic/sys_emz1001		Zoltan Pekic		S2000	4	8	spartan3	Zoltan Pekic	1022	344	4			##	14.7	0.16			X	Y	vhdl	26	EMZ1001	Y	asm	N	Y	128	4K		59				2022		https://hackaday.com/2022/08/08/recreation-of-iskra-emz1001-4-bit-micro-block-ram/	recreation of Iskra EMZ1001 4-bit micro block ram? Picture of original chip	
sys0800	https://github.com/zoltanpekic/sys0800	stable	Zoltan Pekic	TMS0800	4	12															vhdl	26	sys0800	Y	yes	N	Y	12	512						2019	2020	https://hackaday.com/2019/08/08/calculator-chip-both-TI-Datamath-and-256x52-micro-code/	calculator chip, both TI Datamath and 256x52 micro code		
sys9080	https://github.com/zoltanpekic/sys9080	stable	Zoltan Pekic		8080	8	8							100	##	14.7	0.17	1.0	26.0	X	Y	vhdl	15	sys9080	Y	yes	N	N	64K	64K	Y					2017	2023	https://opencores.org/viewsvn/sys9080	8-bit 8080 CPU based on 29XX bit-slice series of devices AMD 1978 51 pge ap note	
tinycomputer	https://github.com/zoltanpekic/tinycomputer		Zoltan Pekic	accum	4	8	spartan3	James Brakef	643	286	4											29	tinycomputer	Y		N		256		20		16					4-bit Up via 2901 slice & micro code	no data RAM memory		

122 # usable(beta, si	1	25	100	289	blank	568	##	537	##	13	466	verilog	419	non-blank	698	84
50 "B" or "X" of lim	1		988	704	a						695	vhdl	382	asm	147	Web page DMIPS p
MIPS/MHz Pro-rating for data size:													69	forth	13	DMIPS per clock for many microprocessors:
1-bit	0.04	16-bit	0.67	64-bit	2.00								34			
4-bit	0.17	24-bit	0.80	Silicon Area equivalents									13			
8-bit	0.33	32-bit	1.00	LUTs/DSP48		16:1										
12-bit	0.40	48-bit	1.50	LUTs/Block RAM		32:1							20			

Under the assumption that the core is capable of one instruction per clock

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_uP_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Off	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks / inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
fltg pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective
# adr modes	abs, imm, PCrel, indexed, reg-reg indexed, stack, indir, indir++, --indir, (indir), (indir++), (--indir), (indexed), abs-short/direct page, scaled
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions or web page updates
secondary web link	secondary web address
note worthy	anything special about the design

75	paper_only
60	educational
25	weak_start
8	up_cores
5	in limbo
10	planning
52	simulation
573	main+sim
521	net main
644	total

353	VHDL
399	Verilog
51	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
36	proprietary
13	other
4	Schematics
877	total

418 designs with FOM (KIPS/LUT) results (some duplicates due to multiple FPGA runs)
385 designs with best FOM (likely true measure of # of usable designs)