Small Sant Core Del Financiary	The components The
Dotalicpu	1
Totalcpu	1
Decision Introst/Pithubs_Simulation Survivo Servivo Surviv	1
	2 2 2 arm. cpu 1 y yes N
ABM_Cortex_Aircy/develop_Aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/aircy/air	13 fisc, core Y yes Y N
ARM COPTEX_PAINTS/EMPLIAD. ASC. ARM ARM ASS 64 32 sixtex Skims 6000 6 1 2 7 65 ## 147 1.50 1.0 94 X verifog Figarmix https://github.cl stable TommyThorn MMIX 64 32 arria-2 James Brakef 11605 A 8 10 94 ## q13.1 150 4.0 3.0 1 verifog Figarmix https://github.cl stable TommyThorn MMIX 64 32 arria-2 James Brakef 11605 A 8 10 94 ## q13.1 150 4.0 3.0 1 verifog Grayd www.christents James Brakef 11605 A 8 10 94 ## q13.1 150 4.0 3.0 1 verifog TommyThorn MMIX 64 32 arria-2 James Brakef 11605 A 8 10 94 ## q13.1 150 4.0 3.0 1 verifog TommyThorn MMIX 64 32 arria-2 James Brakef 11605 A 8 10 94 ## q13.1 150 4.0 3.0 1 verifog TommyThorn MMIX 64 32 arria-2 James Brakef 12605 A 8 10 94 ## q13.1 150 4.0 3.0 1 verifog TommyThorn MMIX 64 32 arria-2 James Brakef 12605 A 8 10 94 ## q13.1 150 4.0 3.0 1 verifog TommyThorn MMIX 64 32 arria-2 James Brakef 12605 A 8 10 94 ## q13.1 150 4.0 3.0 1 verifog TommyThorn MMIX 64 32 arria-2 James Brakef 12605 A 8 10 94 ## q13.1 120 10 12 IX X verifog TommyThorn MMIX 64 32 arria-2 James Brakef 12605 A 8 10 94 ## q13.1 120 10 12 IX X verifog TommyThorn MMIX 64 32 arria-2 James Brakef 1750 A 8 30 33 ## q147 100 10 10 10 10 10 10	1 FisA64 Y N
Fisses	1 FISA64
Forwardcom Intest/fightbub.com/Forwardcom Japan Christopher fenton Carly Long L	18 18 10
Tayl	346
Seniorsagn-1 https://gobub.c. simulation Niranjan Ramadas RISC 64 32 kintex-7-5 lames Brakef 52845 6 8 95 56 ## 14.1 2.00 1.0 2.1 M. veriog 1.2 seniorsagn-1 https://github.c. simulation Niranjan Ramadas RISC 64 32 kintex-7-5 lames way to 12500 6 32 75 ## 14.7 1.00 1.0 0.0 6.0 X. veriog 1.2 (assic_HP_Call https://github.c. stable Brian Nemetz accum 56 1.0 kintex-7-5 lames Rakef 1750 6 3 23 m. 14.7 1.00 2.0 5.6 X. veriog 1.2 kintex verior 1.2 kintex ve	136 1
Senior-sagn-1 https://sithub.c.simulation/hiranjan Ramadas RISC 64 32 kintex-7-2 James way to 135009 6 32 75 ## 14.7 1.00 1.0 0.6 X werlog 2	8 28 pipieline N Y 137 32 4-8 2012 2012 orbramadas.apps university ASIC project, read PDF 64-bit data paths, superscalar, branch analy 15 classichp Y N 3 4K N 40 7 2012 processor & ROMs for HP-55, 45 & 32 includes LED display driver & UART, for Papi 2 39 esm ks1.0 Y yes Y N N N 2011 2014 36-bit accum & 18-bit adrs ucf file, most tests pass ucf lie, most tests pass 34 tumbl Y yes N 4 G Y 32 2005 2009 2-bit serial, Mostly MIPS-I compliant Copyright 2005, 2006, 2009 Jonathan Rose, a 4 at Includes Y yes N 4G 4G Y 45 32 32 2010 2012 better serial, Mostly MIPS-I compliant Copyright 2005, 2006, 2009 Jonathan Rose, a 4 at Includes Y yes N 4G 4G Y 45 32 32 2010 2012
	39 esm s10 Y yes Y N N 2011 2014 36-bit accum 8. 18-bit adrs ucf file, most tests pass
supersmall http://www.sec stable Michael Ritchie RISC 32 32 stratus 3 Michael Ritch 207 A 2-8 126 ## 09.0 1.00 16.0 38.1 I verilog mb-lite plus http://www.lat stable Huib Arriens uslaze 32 32 kintex-7-3 lames Brakef 244 6 6 2 319 ## 1.47 1.00 1.0 1.01 10.0 8 X 8 hdrld 3 riscv_GRVI-pha http://gpa.org/ beta Jan Gray riscv 32 32 kintex-7-3 James Brakef 244 6 6 1 2 319 ## 1.47 1.00 1.0 1.01 172 X proprietary tarhi http://gpa.org/ beta Jan Gray riscv 32 32 kintex-7-3 James Brakef 474 6 1 123 ## 14.7 1.00 1.0 4.0 77.9 X verilog / Cpugen https://github.c alpha Dagvadorj Galbadrakh RISC 32 16 kintex-7-3 James Brakef 474 6 1 123 ## 14.7 1.00 1.0 4.0 77.9 X verilog / Cpugen https://github.com/bobbbl Jorg Mische peta Cheis-Papon risc-v 82 32 a fritix-7 Charles Papo 481 6 346 0.52 1.0 37.1 X varilog / RISC 32 1.0 4 kintex-7-3 James Brakef 474 6 1 123 ## 14.7 1.00 1.0 10.0 10.0 367.0 ALMX verilog / RISC 32 1.0 4 kintex-7-3 James Brakef 474 6 1 123 ## 14.7 1.00 1.0 10.0 10.0 367.0 ALMX verilog / RISC 32 1.0 4 kintex-7-3 James Brakef 56 6 1 1 224 ## 14.7 1.00 1.0 10.0 367.0 ALMX verilog / RISC 32 1.0 4 kintex-7-3 James Brakef 56 6 1 1 224 ## 14.7 1.00 1.0 10.0 367.0 ALMX verilog / RISC 32 1 kintex-7-3 James Brakef 56 6 1 1 224 ## 14.7 1.00 1.0 1.0 40.7 ALMX verilog / RISC 32 1 kintex-7-3 James Brakef 56 6 1 1 224 ## 14.7 1.00 1.0 1.0 40.7 ALMX verilog / RISC 32 1 kintex-7-3 James Brakef 56 6 1 1 224 ## 14.7 1.00 1.0 1.0 40.7 ALMX verilog / RISC 32 1 kintex-7-3 James Brakef 56 6 1 1 224 ## 14.7 1.00 1.0 1.0 40.9 2 X verilog / Signification of the proprietary with the propri	2 2005 2009 2-bit serial, Mostly MIPS-I compliant Copyright 2005,2006,2009 Jonathan Rose, a 34 tumbl Y yes N 4G 4G Y 32 2010 2012 Delft Un. Of Tech. course work use inferred RAM etary Y yes N 4G 4G Y 45 32 32015 2018 https://www.you hand fitted & placed "Hoplite" router, 1680 cores in XCVU9P 4 A 14 A 15 12 12 12 12 12 12 12 12 12 12 12 12 12
Supersmall http://www.est stable Michael Ritchie RISC 32 32 stratix 3 Michael Ritch 207 A 2+8 126 ## q9.0 1.00 16.0 38.1 verilog mb-lite_plus http://www.last stable Huib Arriens uBlaze 32 32 kintex-7-3 James Brakef 244 6 2 319 ## 14.7 1.00 1.0 1.01 1308 X B vhold 3 1 verilog mb-lite_plus http://glitub.s. alpha Dagwadori Galbadrakh RISC 32 2 kintex-7-3 James Brakef 244 6 6 2 319 ## 14.7 1.00 1.0 1102 X proprietary tarhi inttps://glitub.s. alpha Dagwadori Galbadrakh RISC 32 32 kintex-7-3 James Brakef 474 6 10.2 ## 14.7 1.00 4.0 77.9 X verilog cpugen https://glitub.s. alpha Dagwadori Galbadrakh RISC 32 32 kintex-7-3 James Brakef 474 6 6 192 ## 14.7 1.00 4.0 77.9 X verilog cpugen https://glitub.s. alpha Dagwadori Galbadrakh RISC 32 32 kintex-7-3 James Brakef 474 6 6 192 ## 14.7 1.00 4.0 77.9 X verilog cpugen https://glitub.scom/bobbb org Mische risc-v 32 32 artix-7 Charles Papon Alter Proprietary Alter Propriet	2 2005 2009 2-bit serial, Mostly MIPS-I compliant Copyright 2005,2006,2009 Jonathan Rose, a 34 tumbl Y yes N 4G 4G Y 32 2010 2012 Delft Un. Of Tech. course work use inferred RAM etary Y yes N 4G 4G Y 45 32 32015 2018 https://www.you hand fitted & placed "Hoplite" router, 1680 cores in XCVU9P 4 A 14 A 15 12 12 12 12 12 12 12 12 12 12 12 12 12
Inbite plus Intp://www.talt stable Huib Arriens UBlaze 32 32 kintex-7-3 James Brakef 244 6 6 2 319 ## 14,7 1.00 1.0 1.01 1.01 1.02 X 8 vintarin 1.07 1.07 1.07 1.07 1.07 1.07 X 1.07 1.07 1.07 X 1.07 1.07 X 1.07 1.07 X 1.07 1.07 X 1.	34 tumbl Y yes N 4G 4G Y 32 2010 2012 Delft Un. Of Tech. course work use inferred RAM etary Y yes N 4G 4G Y 45 32 3 2015 2018 https://www.you hand fitted & placed "Hoplite" router, 1680 cores in XCVU9P 3 4 tarih_controller N 16M 16M N 11 4 2013 2013 10 no doc, extremely small RISC difficulty with timing, try 7.0ns
tarhi https://pithub.c. alpha Dagwadori/Galbadrakh RISC 32 32 kintex-7: James leveryt 396 6 1 1 123 ## 14.7 1.00 4.0 77.9 X verilog / Gpugen https://poencor shitps//poencor shitps//poencor shitps//poencor shitps//poencor shitps//poencor shitps//poencor shitps//poencor shitps//poencor shitps//poencor shitps//pithub.com/poeblb Giovanni-Ferrante RISC 32 16 kintex-7: James Brakef 474 6 1 192 ## 14.7 1.00 4.0 77.9 X verilog / Arisev production of the shitps//pithub.com/poeblb Jorg Mische per niscv 32 32 kintex-7: James Brakef 474 6 1 193 ## 14.7 1.00 1.0 367.0 ALMX verilog / Arisev production of the shitps//pithub.com/poeblb Jorg Mische riscv 32 32 kintex-7: Jorg Mische 545 6 200 ## 1.00 1.0 367.0 ALMX verilog / Arisev production of the shitps//pithub.com/poebla Jorg Mische niscv 32 32 kintex-7: Jorg Mische 545 6 200 ## 1.00 1.0 367.0 ALMX verilog / Arisev production of the shitps//pithub.com/poebla Jorg Mische NIpS 32 32 kintex-7: Jorg Mische 545 6 200 ## 1.00 1.0 367.0 ALMX verilog / Arisev production of the shitps//pithub.com/palea/Mischael S NIpS II 32 32 cytone-1 Michael Jord Arisev production of the shitps//pithub.com/palea/Mischael S NIpS II 32 32 cytone-1 Michael Jord Arisev production of the shitps//pithub.com/palea/Mischael S NIpS II 32 32 cytone-1 Michael Jord Arisev production of the shitps//pithub.com/palea/Mische pr	etary Y yes N 4G 4G Y 45 32 3 2015 2018 https://www.you hand fitted & placed "Hoplite" router, 1680 cores in XCVU9P 4 tarhi_controller N 16M 16M N 11 4 2013 2013 no doc, extremely small RISC difficulty with timing, try 7.0ns
Cougen	
Fiscy_rewriscy https://github.c beta Charles Papon riscv 32 32 attrix-7 Charles Papon 481 6 3.46 0.52 1.0 37.41 X scala riscy ratio https://github.com/pobbl Jorg Mische riscv 32 32 kintex-7-3 Jorg Mische 545 6 200 ## 1.00 1.0 36.70 MMX verilog 1 microblaze https://github.com/pobbl Jorg Mische microblaze Mische 1.00 https://github.com/pobbl Jorg Mische microblaze Mische 1.00 https://github.com/plead Miles 32 32 virtex util Xillinx 563 6 1 682 ## 1.03 1.0 1.04 60.9 MMX verilog 1 microblaze Miles Miles 32 32 virtex util Xillinx 563 6 1 682 ## 1.03 1.0 1.04 60.9 MMX verilog 1 microblaze Miles Miles Miles 32 32 virtex util Xillinx 563 6 1 682 ## 1.03 1.0 1.04 60.9 MMX verilog 1 microblaze Miles	THE INDICATE OF THE PROPERTY O
Fiscy_rudolv https://github.com/ploebbl Jörg Mische riscy 32 32 kintex-7-3 Jörg Mische 545 6 200 ## 1.00 1.0 367.0 ALMX verilog amicroblaze https://github.com/placed Xilinx uslaze 32 32 kintex-7-3 Järg Mische 596 6 1 682 ## 1.03 1.0 1248 X verilog 1 verilog	smallest Y yes 4M 4M Y 2018 https://riscv.org/z preformance #s for 8 configurations c "Briey" is SOC variant
https://github.com/airead/Michael S Nios II 32 32 kintex-7-; James added 596 6 1 244 ## 14.7 1.00 1.0 409.2 X verilog 1 softpo https://github.com/airead/Michael S Nios II 32 32 cytone-1 Michael block 613 4 1 180 q17.1 1.00 5.0 5.9 vhold 1 namical https://github.com/airead/Michael S Nios II 32 32 cytone-1 Michael block 613 4 1 180 q17.1 1.00 5.0 5.9 vhold 1 namical https://github.com/airead/Michael S Nios II 32 20 20 20 20 20 20 20	3 4 pipeline Y yes N 4G 4G Y 32 5 2021 RISC-V processor for real-time system 34 clock mult & divide
Softpool	
mile	15 Cpu Y yes N 4G 4G Y 32 5 2017 2017 Very early stage project, only implem no outputs, missing im_data.txt 13 nios2ee Y yes opt 4G 4G Y 32 2019 nine variations in attempt to improve 16-bit ALU
Opc.opc/Cpu https://github.c stable revaldinho RISC 32 16 kintex-7-3 James Brakef 624 6 303 ## 14.7 1.00 2.0 24.2 X Verilog 1.5 X Verilog 1.	8 processor https://en.wikiped.based.ormic-1 by Andrew Tanenbau u Code, usually Java virtual machine
xthundercore https://forum.ga alpha majordomo RISC 32 16 kintex-7-2 James Brakef 793 6 2 193 ## 14.7 1.00 1.0 243.7 X vhdi 4 4 fiscy_neov32 https://github.c. stable Ulrich Rided riscv 32 32 ythreex-7-3 James Brakef 874 6 189 ## 14.7 1.00 1.0 243.7 X vhdi 2 4 4 4 111 ## d19.3 1.00 4.0 32.7 Al. V vhdi 2 4 4 4 4 111 ## d19.3 1.00 4.0 32.7 Al. V vhdi 2 4 4 4 4 4 4 4 4 4	
Intigs://grithub.c. alpha G.K Yvan Monny RISC 32 32 kintex-7-3 James Brakef 874 6 189 ## 14.7 1.00 2.0 10.79 X vhdl 1.03 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00	49 ktc pr yes N Y 4G 4G 16 5 2014 http://www.xthur/Gadget Factory Forum thread in debug, no comments, mostly in simulation before a comment of the comment o
1332	6 tinyx 6 4k 64k 14 8 2004 2007 data size from 32 to 64 bits micro-coded sub-ops
Intigs://opencor beta Tamar Kranenburg u81aze 32 32 kintex-7-5 James Brakef 941 6 2 227 ## 14.7 1.00 1.0 24.09 IX vhdi 1 lip32 nttps://opencor beta Alex Kuznetsov RISC 32 32 zu-3e James Brakef 948 6 6 4 2 250 ## v21.1 1.00 2.0 311.9 AIX vhdi 2 aeMB nttps://opencor beta Shawn Tan u81aze 32 32 zu-3e James Brakef 948 6 6 4 2 250 ## v21.1 1.00 1.0 24.09 IX vhdi 1 ntips://opencor beta Shawn Tan u81aze 32 32 zu-3e James Brakef 948 6 6 4 2 250 ## v21.1 1.00 1.0 250.8 IIX verilog refisev_dark https://opencor beta Marcelo Samsoniuk risc-v 32 32 kintex-7-3 Marcelo Sam 1000 6 2 200 ## v21.1 1.00 1.0 250.8 IIX verilog refisev_dark risc-v 32 23 stratix-3 32 stratix-3 1020 A 290 ## q13.1 0.90 1.0 255.9 IX verilog refisev_dark risc-v 32 32 stratix-3 see & vordah 1.048 6 6 4 33 185 ## 1.47 1.00 1.0 176.5 X vhdi 5 xweet32 https://opencor alpha Valentin Angelovski MIPS 32 32 kintex-7-3 James Brakef 1050 6 1 142 ## 14.7 1.00 1.0 1.0 1.51 X 8 vhdi 7 xweeta 2 xweeta	8 cpu_dp N 32 32 N 20 32 2018 2018 MIPS based, simulation DO files, I&D very small caches do not infer any RAM
https://opencord https://ope	3 j 1 Y forth N 64K 64K 20 2 2006 2017 uCode inst, dual port block RAM DFF used for 18 deep data & return stacks 18 core_wb Y lyes N 4G 4G Y 86 32 2009 2017 not all instructions implemented moved everything to work library
Fiscy_dark	20 lkp32u to Y lasm N N 4G 4G Y 30 256 3 2016 2021 https://kp32.gith/register file in block RAM vendor neutral source code, no divinst
Rios2 Proprietar Altera Nios II 32 32 Stratix-3 Altera consis 1020 A 290 ## q13.1 0.90 1.0 255.9 1 Proprietary 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2	7 aeMB_cor Y yes N 4G 4G Y 2004 2009 not 100% compatable
F32c https://github.c beta marko zec, vordah, Darisc-v/MiP 32 32 atrix-7-3 zec & vordah 1048 6 4 33 185 ## 14.7 1.00 1.0 176.5 X vhdi 5 sweet32 https://opencor alpha Valentin Angelovski MiPS 32 16 kintex-7-3 lames Brakef 1050 6 1 142 ## 14.7 1.00 1.0 135.1 X B vhdi 7 xintex-7	tetary V yes V yes Opt 4G G Y 4G V 2018 2014 2014 2015 2016 2016 2016 2016 2016 2016 2016 2016
Fiscy_fwrisc https://github.c untested Matthew Balance risc-v 32 32 igloo2 Matthew Bala 1060 4 20 ## 1.00 6.7 2.8 AL system 4 2pu https://github.c stable Oyvind Harboe forth 32 8 kintex-7-3 James Brakef 1073 6 3 283 ## 14.7 1.00 4.0 6.5 X Volid 2 2 2 2 2 2 2 2 2	
Zpu https://github.c stable Oyvind Harboe forth 32 8 kinter-7-3 James Brakef 1073 6 3 283 ## 14.7 1.00 4.0 65.9 X Vhdl 2 an-noc-mpsoc https://opencor mature Alica 32 32 2u-3e lames/wade 1079 6 3 1 333 ## v21.1 1.00 1.0 3089 X Y verlog 9 riscv_orca https://github.c beta VectorBlox risc-v 32 32 stratix-5 vectorblox 1082 A ? 244 ## 1.47 1.00 4.0 65.9 X Vhdl 1 mips_inje_inder https://www.sc paper Michael Linder MIPS 32 32 kintex-7-3 James Brakef 1100 6 238 ## 1.47 1.0 1.0 210.5 B No risc0 https://sourcefd beta Niklaus Wirth	2 Sweet32 Y yes N N 4G 4G Y 26 16 2014 2015 targets MACHXO2, no RAM
an-nor-mpsoc https://opencor mature Alireza Monemi uBlaze 32 32 zu-3e James vivad 1079 6 3 1 333 ## v21.1 1.00 1.0 308.9 X Y Verilog 9 riscv_orca https://kithub.c beta VectorBlox riscv 32 32 stratic-5 vectorBlox 1082 A ? 244 ## 14.7 0.98 1.0 221.0 I vhdl 1 mips_linder https://vww.sc paper Michael Linder MIPS 32 32 kintex-7-3 James Brakef 1100 6 238 ## 14.7 1.00 1.0 216.5 B vhdl 3 risc0 https://www.sc beta Niklaus Wirth RISC 32 32 kintex-7-3 James Brakef 1186 6 4 6 110 ## 14.7 0.67 1.0 61.9 X verilog 9 verilog 10	n 8 fwrisc_fpe Y yes N 4G 4G Y 45 32 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 201
riscy_orca https://www.sc paper Michael Linder MIPS 32 32 kintex-7-3 lames Brakef 1100 6 238 ## 1.4.7 0.09 1.0 221.0 I vhdi 1 risc0 https://www.sc paper Michael Linder MIPS 32 32 kintex-7-3 lames Brakef 1100 6 238 ## 1.4.7 1.00 1.0 21.65 8 whtl risc0 https://sourcetd beta Niklaus Wirth RISC 32 32 kintex-7-3 lames Brakef 1186 6 4 6 110 ## 1.4.7 0.07 1.0 6.19 9 X verilog 3	
risc0 https://sourcefg beta Niklaus.Wirth RISC 32 32 kintex-7-3 James Brakef 1186 6 4 6 110 ## 14.7 0.67 1.0 61.9 X verilog 8	13 orca Y yes N 4G 4G Y 32 2016 *,/,fltg-pt all optional RV32IM
	39 a mips Y yes N 4G 4G 32 2007 2007 masters thesis no LUT RAM, source code in PDF
openfire2 https://opencor beta Antonio Anton uBlaze 32 kintex-7-3 James Brakef 1201 6 3 2 105 ## 14.7 1.00 1.0 87.4 X Y verilog 2	
core_arm https://opencor beta Konrad Eisele ARM 32 16 kintex-7- James Brakef 1239 6 3 250 ## 14.7 1.00 1.0 201.8 X Y vhdl 15	151 arm_proc Y yes N 256M256M 16 2004 2009 http://cfw.source very large project with many unused missing files found in sourceforge dir, very li
eight32 https://github.com/robin: Alastair M. Robinson accum 32 8 cyclone-4 Alasta appro 1300 4 133 1.00 1.0 10.2 3 vhdl 1	17 eightthirty Y yes N 500M 500M Y 28 8 2019 2021 https://retroramb 5-bit op-code & 3-bit reg # full tool set, see github page for ISA descript
jam https://github.c/ stable Johan Thelin etal RISC 32 32 kintex-7-3 James Brakef 1396 6 159 ## 14.7 1.00 1.0 113.7 X whol 1 hive https://goencor stable Eric Wallin stack 32 16 arria-2 James Brakef 1420 A 8 24 283 ## 013.1 1.00 1.0 199.4 IUX verilog	17 cpu_sys Y N Y 128K 128K 32 5 2002 2014 serial multiply & divide took out clock divider
	, miletan market
mips789 https://opencor stable Li Wei MIPS 32 32 kintex-7-5 James Brakef 1432 6 1 171 ## 14.7 1.00 1.0 119.1 IX verilog 1	
	3 10 mips_core Y yes N 4G 4G Y 32 5 2007 2014 supports most MIPSI instructions
	2 26 sc_computer N 4G 4G 32 2016 2016 learning, single cycle uP
riscv_lattice https://www.lat stable Lattice Semi risc-v 32 32 machXO3 Lattice Semic 1507 4 4 60 ## 1.00 1.0 39.8 L Y	
riscv_niosv https://www.in/roprietar/ Intel risc-v 32 32 agilex intel fastes 1509 A 2 566 ## Q21.3 1.00 1.0 375.2 I proprietary ion https://open.cor/ mature Jose Ruiz MIPS 32 32 kintex-7-3James Brakef 1533 6 163 ## 14.7 1.00 1.0 106.0 IX vhdl 1	2 6 Sc. Computer N 4G 4G 4G 32 2016 2016 2016 learning, single cycle uP learning, single c
ton ntps://opencor marue pose nuz mins 32 32 kintex-r-sjames braket 1533 b 165 ## 14-7 1.00 1.0 10.0 193 V mins 17scv_taiga https://gitlab.cc stable Eric Matthews risc-v 32 32 zyng 1 32 22 zyng 1 1 1 123 1.00 1.0 1.0 79.3 X system 4	2 25 (s. computer v.
penscale http://www.lirm stable Lyonel Barthe uBlaze 32 32 spartan-3 Lyonel Barthe 1563 4 91 i12.1 1.00 1.0 58.2 X Y vhdl 2	2 25 lsc, computer N 46 46 Y 21 32 2016 2016 learning, single cycle uP learning, single cycle uP Image:
	2 25 (s., computer v., p., v., p., v., v., v., v., v., v., v., v., v., v
	2 25 (bs. computer / 22 (pga, top Y yes) N 4G 4G Y 21 32 2016 (2016) Hearning, single cycle uP
p-vex https://github.com/tvana Thijs van As VLIW 32 ## kintex-7- James bypas 1660 6 1 233 ## 14.7 1.00 1.0 140.1 vhdl 2	2 26 Sc. computer N 46 46 Y 21 32 2016 2016 2016 2016 2016 2017 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018 2018
	2 26 56 s. computer N 4G 4G V 21 32 2016 2016 learning, single cycle uP learning single cycle uP learn
	12 5 (2) 5 (2) 5 (2) 6 (3) 4 (3) 4 (3) 4 (3) 2 (2) 2016 2016 1 (3) 1 (3) 2 (2) 1 (3) 1 (3) 2 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3) 1 (3
155-C 3-25 C 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 25 Sc. computer N 46 4G Y 21 32 2016 2016 learning, single cycle uP learning, single cy
arm9-soft-cpu https://github.com/risclitu Li Xinbing ARM9 32 32 zu-3e James vivado 1807 736 6 357 ## v21.1 1.00 1.0 197.6 verilog 4	2 25 25 25 20 20 20 20
ARM_Cortex_Nhttp://www.arm/roprietar/ ARM	2 25 Sc. computer N 46 46 Y 21 32 2016 2016 learning, single cycle uP Hearning, single cy
	2 26 Sc. computer N 46 46 Y 21 32 2016 2016 Learning, single cycle uP Hearning, single cycle uP
risc5 http://www.pro beta Niklaus Wirth RISC 32 32 zu-3e James Brakef 1936 392 6 4 213 ## v21.1 1.00 1.0 109.9 ILX verilog 8	2 25 25 25 25 25 25 25
mipsr2000 https://opencor stable Lazaridis Dimitris MIPS 32 32 kintex-7-5 James Brakefi 1971 6 4 6 71 ## 14.7 1.00 1.0 36.2 X vhdl 3	2 22 5gs. computer N 46 46 V 21 32 2016 2016 thtps://github.cor two designs with same name MIT course work

_uP_all_soft opencores or	status	author	style /	data sz nst sz	FPGA	repor com	LUTs ALUT	off 5	s blk	F a	tool M	IPS clks	/ KIPS	ven dor	S src	#src files top file	to g ch	oi fitg 5	max dat	max byte	tinst	adr #		last revis	secondary web	comments
sc20 http://www.fo	rbroprietar Brad	Eckert			virtex-6	Brad Eckert	1977	6		150			75.9		proprieta	ry	#				-		lon / Cili	2010	PDF file, Forth Inc.	
mips_fault_tolehttps://openco	or stable Laza		MIPS	32 32	kintex-7-3	James Brakef	2017	6	4 6	45 ##	14.7 1	.00 1.0	22.5	Х	vhdl	40 main	Y yes	, N	4G			32	5 2013	2013	arithmetic includes fault detection	no external memory port?
m1_core https://opence		izo Fazzino, Albert	MIPS?			James Brakef	2101	А			q13.1 1			IX	verilog	9 m1_core	e yes	, N		4G Y		32		2012	GCC target?	
oberon_sdram http://projecto varvi https://github	beta Nico beta Tom	lae Dumitrache	RISC			James Brakef James Brakef		6	17		14.7 1 14.7 1			X	verilog	16 risc5	Y yes	Y	4G	4G		16 32		2017	minimalist Wirth, part of Project Ob no multiply or divide	modified to use DRAM, serial mult
latticemico32 http://www.la		Siommeau, Mich	LM32			James Braker		A	4 30		q13.1 C			ĹX	verilog	3 yarvi_sc 24 lm32_cp	u V ves	N Y	4G	4G V		32	6 2006		https://en.wikiped.optional.data & inst caches	Diamond3.10: see lm32 & misoc folders
riscompatible https://opence	or beta Andr			32 32		James set IO		6	1	145 ##				Х		12 riscomp						16	2014		based on RISCO processor by Junqu	
ensilica <a and="" computer<br="" design="" digital="" href="http://www.ei</td><td>sproprietar ensil</td><td>ica.com</td><td>eSi-3200</td><td>32 16</td><td></td><td></td><td>2200</td><td>А</td><td></td><td>200</td><td></td><td>.00 1.0</td><td>181.8</td><td>IX</td><td>verilog</td><td>eSi-325</td><td>0 Y yes</td><td>;</td><td></td><td>4G Y</td><td>104</td><td>10 16</td><td></td><td></td><td>8</td><td>room for 90 user inst, also as ASIC</td></tr><tr><td>storm_core https://openco</td><td></td><td>han Nolting</td><td>ARM7</td><td>32 32</td><td></td><td>James Brakef</td><td>2312</td><td>6</td><td>3</td><td>179 ##</td><td>14.7 1</td><td></td><td></td><td>IX</td><td></td><td>16 core</td><td></td><td>, N</td><td></td><td></td><td></td><td>32</td><td>8 2011</td><td></td><td>Storm Core (ARM7 compatible)</td><td>I & D caches not compiled</td></tr><tr><td>eco32 https://openco
arm rusian https://github</td><td>or stable Helly</td><td>0</td><td></td><td>32 32</td><td></td><td>James Brakef</td><td></td><td>6
4815 6</td><td>1</td><td>200 ##</td><td>14.7 1
v21.1 1</td><td></td><td>5 45.5
0 84.7</td><td>ILX</td><td>Y verilog</td><td>14 cpu</td><td>Y yes</td><td></td><td></td><td>256M Y</td><td>61</td><td>32
16</td><td>2003</td><td>2014</td><td>homepages.thm.d MIPS like, slow mul & div</td><td></td></tr><tr><td></td><td>c verified Ben</td><td></td><td></td><td>32 32</td><td></td><td>James LUT R</td><td></td><td>4013 0</td><td></td><td>150</td><td></td><td></td><td>31.0</td><td></td><td>verilog</td><td>6 ARM_M
26 frv_cpu</td><td>a V ves</td><td>. N</td><td></td><td></td><td></td><td>32</td><td>5</td><td>2019</td><td>from ">"toy" 5 stage RISC-V CPU, implement																										
altium/TSK300 http://techdoo	sproprietar Altiu		RISC				2426	4	4	50		.00 1.0		AILX	proprieta		Y yes	N N	4G	4G Y		52	2004	2017	CR0140.pdf, http://frozen, asm, C, C++, schem, VHDL &	
plasma https://opencommons.pdf	or stable Steve	e Rhoads	MIPS	32 32	kintex-7-3	James Brakef	2462	6	3	97 ##				Х		22 plasma	Y yes	, N	4G	4G Y		32		2016	http://plasmacpu. wide outside use, opencores page l	
riscv_potato https://github	c beta Krist			32 32		James Brakef		6		116 ##						24 pp_core	Y yes	N N				32		2020	risc-V interger only, no mult	"rocket-core" version at risc.org
ucore https://openco	or stable Whit					James Brakef		6	1		14.7 1			X		25 ucore	Y yes	N N	4G	4G Y		32	0 -000		MMU & caches	
altor32 https://openco zpuino http://alvie.co	or stable Ultra m alpha Alvai		OpenRISC forth			James Brakef James Brakef	2505 2547	6	4 12	192 ##				ILX	Y vhdl	16 altor32		N Y			27			2015	https://openrisc.id simplified OpenRISC 1000 SoC version of modified ZPU	xilinx S3 primitives pipelined, removed ucf file
temlib http://temlib.o	r stable	TO Lopes	SPARC	32 32		James Brakef	2579	6	-	111 ##	-		0 43.1	x		48 mcu sir		YN	4G	4G Y	3/	64		2012	copywrite: experimental use	has caches
J1b www.excamer	a. stable Jame	es Bowman	forth	32 16	kintex-7-3	James DFF ex	2612	6		302 ##	14.7 1		115.5	Х		3 j1		th N		64K	20			2017	uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks
riscv_clarvi https://github	c stable Robe		risc-v	32 32	arria-2	James Altera	2616	А	-	178 ##	q18.0 1	.00 1.0	0 68.2	T	B system v	7 clarvi	Y yes	. N	4G			32	6 2016	2017	https://www.cl.ca educational simple RISC-V impleme	nt doesn't make use of block RAM RTL
mor1kx https://github	c stable Juliu					James Brakef		6	3 3	217 ##	14.7 1		0.08	Х		48 mor1kx		, N	4G		$\perp \perp$	32		2021	https://www.yout lots of configuration parameters	considered best openrisc design
mais s6soc https://openco	stable Rene		MIPS RISC			James Brakef		6	4 5		14.7 1 14.7 1			X		22 MAIS_so 31 toplevel				4G N	20	32 16	5 2013 5 2015		use MIPS tools register forwarding around ALU	license req'd for commercial use uses ZIP CPU
	com/granti Gran		ARM9	32 32		James sparta Grant Wilk	2820	4	1 10		14./ 1 q18.0 1			A		18 toplevel		N N	4G 4G		20	16	5 2015	2020	https://grantwilk.icustom.uarch.for.the ARMy4 ISA.or	li course work, top level is schematic
	c stable Aless			32 32		James Brakef	2915	6			14.7 1		30.9	X		32 a-dlx	Y yes	N				32	5 2017		Course project, no RTL comments,	
leon3 http://www.g		iaisler, Jan Anders		32 32		Jiri Gaisler	2920	6		183						100s leon3x		Υ				64				, xls with utilization for all targets
minimips <u>https://opence</u>		uel Hangouet		32 32		James Brakef		6	8	118 ##	14.7 1		0 40.1	Х	vhdl	12 minimip	s Y yes	N N	4G			32	5 2004		based on MIPS I	
myforthproces https://openc			forth			James Brakef		6	6	223 ##			75.3	Х		58 mycpu					96			2012	DPANS'94 32-bit Forth, masters the	
octagon https://openco	or beta Jon F	,	MIPS	32 32 32 32		James Brakef	3021	6	4 9	333 ##			110.2	X		46 octagon		n N	4G	4G Y	-	32 32		2015	https://github.cor 8 thread barrel processor, largely N	
qrisc32 https://openco	stable UCB or alpha Viacl	lerkeley heslav	risc-v RISC	32 32		James Brakef James Brakef	3072 3075	Δ	4	127 ##			0 41.2 0 46.9	<u>^</u>		23 vscale_c 8 qrisc32		i N	4G	4G V		32	4 2010	2017	grisc-V KV32IM Vscale processor, del grisc32 wishbone compatible risc o	or depreciated: not up to date (risc-v)
amber https://openco	or stable Conc		ARM7			James area o		1857 6	10	168 ##	v21.1 C		0 40.7	ILX		25 a23_cor				4G Y	80	16			https://en.wikiper no MMU. shared cache	in the thesis
moxielite https://github	c stable Anth	iony Green	RISC	32 32		James Brakef		6	3	152 ##	14.7 1	.00 1.0	48.0	Х		11 moxielit			4G	4G Y		16	2009		https://github.com/atgreen/moxie-cores	
	c untested Colin		risc-v			Colin Riley	3291	6	12 1		14.7 1					14 core				4G Y		32		2020	http://labs.domip Series of 16 tutorials on uP design,	
or1k https://openco		s Baxter, Stefan Kı	OpenRISC			James Brakef	3299	6	3 3	189 ##			57.3	IX	verilog	39 mor1kx	Y yes	N M	I 4G	4G Y		32		2018	https://opencores no longer supported, see mor1kx	cappuccino ALU
fisa32 https://github	o beta Robe			32 32 32 32		James Brakef	3479 3514	6	3 2	152 ## 159 ##			0 43.7 0 45.2	Х		1 FISA32	Y	N Y		46 1/		32 32		2014	https://github.com/robfinch/Cores STORM SoC	and a Community of the contract of the contrac
storm_soc https://openco	beta Step or stable Thor		SuperH-2			James Brakef James vivado	3563	1384 6	2 16	147 ##	v21.1 1			ILX		40 storm_t 21 top		, N	4G		+++	32	0 -0	2015	http://0pf.org/j-cc clone of Hitachi SH-2	cache & no peripherals project seems to have stalled
aspida https://openco				32 32		James dated		6	2 10	257 ##			71.7	Х		10 DLX_top	Y yes	; ;	4G					2009	DLX	compiled sync version
yari https://github	c stable Tom	my Thorn	MIPS	32 32	kintex-7-3	James Brakef	3610	6	15	189 ##	14.7 1		52.3	Х	Y verilog				2M			32		2008	subset of MIPS R3000	
mips32 https://openco	or stable Jin Ji		MIPS	32 32		James Brakef	3696	6	8		v17.4 1			Х		17 pipeline						32	5 2017		vivado project	"classic MIPS"
mips32r1 https://openco		it Ayers		32 32		James Brakef		A 6	8	_	q13.1 1			IX		20 process	or Y yes					32			https://github.cor Harvard arch	complete software tool chain
klc32 https://openco eco32f https://github	planning Robe	ert Finch an Kristiansson		32 32		James Brakef James Brakef	0.00	6		200 ##				X		25 KLC32 12 eco32f	Y	N N	4G 512M		61	32 32	6 2014	2012	https://github.cor single ported block RAM register fil pipelined version of the eco32 CPU	
aor3000 https://openco		sander Osman	MIPS			James high F		2520 6			v21.1 1		0 41.8	_		19 aoR3000	Y yes				01	32	5 2014		MIPS R3000A compatible, has MMI	
af65k https://github		e Fachat	6502	32 8		James Brakef	4424	6		69 ##				Х		13 gecko65		N N	1.0					2019	http://www.6502. extended 6502 AKA 65K with 16, 32	
ARM_Cortex_A https://develo	DI ASIC ARM	ı	ARM A9		arrira V		4500	Α		1050			583.3		asic	Ĭ	Y yes	Y	4G		80	16	10	2012	https://en.wikiper uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
btsr1arch https://github		dan Bohannon				James Brakef		6	10	167 ##				Х	verilog	11 bsrexun	it Y yes	Y N	64K	64K Y	64	32		2021		d 3 data sizes, no (R++) or (R) modes
minsoc https://openco	or stable Raul	.,	OpenRISC			James Brakef		6	4 8	107 ##	14.7 1					88 or1200_						32		2013	https://github.cor minimal OR1200, vendor neutral, h	as caches
or1200mp https://github		n Wallentowitz	OpenRISC forth	32 32		James Brakef	4960 5033	6	4 8	111 ##			22.4	X		104 or1200_ 29 Board					512	32 512	2012	2012	https://openrisc.ic multiprocessor variant, single core	https://www.voutube.com/watch?v=PRItF8g
nige_machine https://github or1200 https://github		ian Lampret	OpenRISC			James Brakef	5231	6	4 8	118 ##	14.7 1			x		78 or1200_				4G Y	312	32	2010	2014	https://openrisc.id best older openrisc implementation	no LUT RAM for reg file
edge https://openco		nam ALMatary		32 32		James Brakef		6	7 1	8 ##	14.7 1			Х		30 edge_cd						32	5 2014		Edge Processor (MIPS)	MIPS1 clone
or1200_hp https://openco	or stable Strau					Strauc 3 slot		6		185 ##				Х	verilog	39 or1200_	ic Y yes		4G	4G Y		32	-0-0	2013	https://openrisc.id 3 slot barrel version of OR1200	numbers from published paper
table888 https://github						James Brakef		6	9 6	137 ##				Х		3 table88			4G		130	8		2016		01 code for cache & mmu incomplete
leon2 https://github kpu https://github			SPARC RISC	32 32 32 32		James Brakef	5992 6178	6	4 12	133 ##	14.7 1			X		82 leon	Y yes	Y N Y	4G	4G Y	++	64 32	5 1999	2003	https://en.wikiper large config file, rad-hard asic version	on https://www.gaisler.com/index.php/products
piropiro https://github	uipiia iiiai	rea Corallo dora2000	RISC	32 32		James missin James port m		6	11 1	19 ##			0.0	X	Y verilog vhdl	19 kpu 42 top	r yes	YN	64K	4G Y	++	32		2018	http://andreacora KPU is a minimal system on chip wi five variants	no doc, xilinx constraint file
zap https://openco	or alpha Reva		ARM7	_		James Brakef		6	1 9		14.7 1		0 17.9	X		37 zap_top	Y yes				+	16		2021	ddi0100e_armv1-: ARMv4T & Thumbv1	has cache & mmu
xulalx25soc https://openco	mature Dan	,	RISC	32 32		James Sparta		6	4 25	87 ##			11.0		Y verilog	toplevel				4G N	20	16		L		uses ZIP CPU
opa https://github		ley W. Terpstra		32 32	cyclone-5	Wesle larges	8540	А		125	q15.0 1			- 1	vhdl							32	2013		An Out-of-Order Superscalar Soft C	
riscv_microsen https://github	c stable Micr			32 32	p =	microsemi	8614	4	2 10	122	L11.8 1		14.2		proprieta	,		N	4G	4G Y	++	32		2018	https://www.micr is encrypted IP	has caches
propeller_p8x3 https://www.p m32632 https://openco		Gracey Moeller	RISC N32032	32 32		James Brakef James Brakef	9498	6	20	160 ## 83 ##	14.7 1 14.7 1			X IX	verilog		Y yes		10	4G Y	200	24	2014		eight propellers, clocking from ucf t	
mipsfpga https://www.r		Moeller Technologies				James Braket		6	19 16	118 ##			0 8.2	_		18 example 193 mfp_sys					200	32		2019	https://cpu-ns32k.net/ https://www.yout M14K core & mipsfpga-plus	21.97 VAX Mips at 50MHz (Cyclone IV) DRAM interface, I&D caches, 8789 FF
mist1032 https://github	c stable Taka			32 32		James altera		A	4 125		q18.0 1			- +		50 mist32e		+"+		4G Y	†	64	2314	2014	mist32 uP: embedded version	
rtf65002 https://opence			accum		kintex-7-3	James Brakef	11216	6	4 6		v14.1 C			х	verilog	10 rtf65002	d Y	N	4G	4G Y		16		2013	https://github.cor 32-bit 6502 + 6502 emulation	"proven"
milkymist https://github		stien Bourdeaudu	LM32		oper cent	James failed		6	31 78	50 ##	24.7					169 system					\Box	32	6 2007		uses LM32, uses Spartan-6 IO	failed in mapper
riscv_rv01_cor https://openco		no Tonello	risc-v	32 32		James Brakef		6	4 62	130 ##				Х		65 rv01_se			4G		++	32	2015		all files in one directory	two self test tops
riscv_humming https://github v586 https://opence	c stable or beta Jose	Rissetto	risc-v x86	32 32 32 8		James Brakef James Brakef		6	32 12 16	62 ## 102 ##	14.7 1 14.7 1			X		141 e203_sc 22 v586	y yes	N N	4G	4G Y 1M Y		32		2018	e200 has opensource https://github.cor MMU & caches, branch cache	also have a chip
riscv rsd https://openco		mu Mashimo	risc-v			Susumu Masi	_	6	12 16	90		.00 2.0		^	system v		y ves	N N	4G		++	32	2014	2016	-1-770	ce can be synthesized for small FPGAs
ztapchip https://github			MIPS			James Brakef		A	43 578		q18.0 1					53 ztachip	. yes		-70		+	32	2015	2015	multi-core with MIPS master	files no longer available, was under developm
sp-i586 https://github		Mestar	x86	32 8		James Brakef		6		73 ##				Х		37 top_sys	Y yes	, Y		4G Y				2016	http://lmeshoo.ne gate level dsgn, vivado project also	http://img.youtube.com/vi/2W1guyhCJuE/0.j
ao486 https://openco		sander Osman		32 8		James Brakef		4			q13.1 1	.00 1.0	1.3	-	Y system v	85 ao486	Y yes	;	4G					2014	complete 486, SoC configuration	non-SoC, no MMU
lemberg https://github		gang Puffitsch				James Brakef			25 54		q13.1 1					57 core		Y	4G	2M Y	++	32	4 2011		http://www2.imm upto 4 inst/clock	LPM mem & floating point
flexgrip http://www.e	s paper Kevii	n Anuryc	ษยบ	32 32	duix-/	James Brakef	/2049	0	156 119	TOO ##	14./ 1	0.:	1 11.0	^	vhdl	46 gpgpu_r	เมอบอ_tc	h is AGI				-	2013	2016	http://www.ecs.u eight GPU processors	requested & received source files

_uP_all_soft folder	opencores or prmary link	statu	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	를 blk F	g tool Mi		ven dor	S src code	#src files top file	too cha	fltg P	max dat	max byte inst adrs	# mod	r # P	start e year	last revis	secondary web link note worthy	comments
орс.орс8сри	https://github.c	het	revaldinho	RISC	24 24	kintey-7	James no tes	516	6	323	## 14.7 0.	80 2.0 250.	1 X	verilog	1 opc8cpu	V acm	N N	1614	16M N	32 4	16	2017	2010	https://revaldinbs.OPC8.24bit_based.on.OPCELS_more	see hackaday One Page Computing Challenge
rois	https://onenco		a James Brakefield		24 24		James no blk	0-0	6	525	## v19.2 0			*CI IIOB	2 rois24 2		N		16M N	30	64	1 2016		single pipe stage, passes simulation	
ep24	псерзуу оренео	stabl		forth	24 6		James substit		6					1111	1 ep24		N N		4K	27		2002		room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz
p24e		beta			24 6		James Brakef		4						1 p24c		N	2K		28		2000	LUUL	part of eForth?	data width can be expanded
24bit up	https://github.c		a Harshal Mittal				James area o							******	17 processo		N				32	2019	2019	basic 24-bit RISC, course work	big Dff count, multiple writes to register file
													1	0											, , , , , , , , , , , , , , , , , , , ,
kraken16	https://people.	stabl			18 18		James Brakef	281	6	1 278				verilog	1 DE2_TO			256	256 N	22	16		2008	https://people.ec/ Cornell course material	
spartanMC pdp1	http://www.spa		e Falk Hassler	RISC	18 18	RITTER 7 5	James Brakef James Brakef	853	ь	1 2 120					38 spartanr			4K			+	2012		SPARC like register windows http://pdp-1.com/PDP-1 descended from MIT TX-0	uses Minimal UART from opencores
chad	https://opencol		a Yann Vernier	PDP1 forth	18 16	partan 5	James vivado	1390 2196	2211 6	5 250	## 14.7 0.				15 top 33 mcu_art	Y yes	N N		4K Y 64K N	28	16	2011	2017	verilogf &.c code: fpga project files	uses Minimai UAKT from opencores
	nttps://github.c	COMPUTA	dit Brad Eckert	TOTUT			James vivado	2190			## V21.1 U.	80 1.0 91.	1 VIIVII	vernog	33 mcu_art	y r yes				23	10			verliog, .i &.c code; ipga project liles	
hamblen_scon	http://hamblen	stabl		accum	16 16	Cyclonic 1	James altera	80	4	1 204	## q18.0 0.		7 I	verilog	1 scomp		N N			4			2008	http://hamblen.ed from Hamblen 2008 "Rapid prototypi	
leros	https://opencor		e Martin Schoeberl	accum	16 16	spartan-6	Martin Schoe	112	6	1 182	0.	67 1.0 108	9 IX	vhdl	5 leros	Y yes	N Y	256	64K		2	2 2008	2020	https://github.cor 256 word data RAM, PIC like	short LUT inst ROM
Lutiac		custo	m David Galloway, David	reg	16 NA	A stratix-4	David Gallow	140	Α	4 198	0.	67 1.0 947.	6 I	vhdl & v	erilog				64 N	64	32	3	2010	Talks at Un. Toron synthesis maps PC into ucode	no inst mem: small state machine, ~200 inst o
streamer16	http://www.ult	stabl	e Myron Plichota	forth	16 3	kintex-7-3	James Brakef	143	6		## 14.7 0.	20 1.2 485.	6 X	vhdl	8 streame	r Y yes	N N	64K	64K N	8 2		2001	2001	http://www3.sym MIPS/inst reduced	2nd web adr non-functional
minicpu-s	https://github.c	stabl	e Michael Morris	stack	16 8		James Brakef	147	6					verilog	2 both	Υ	N			33		2012		separate source for each CPLD chip, u	fits (2) XC9500 CPLD
pumpkin	https://github.c	com/Ste	oteve rear	accam	16 16	2000	James Brakef	166	67 6	023	## v21.2 0.			vhdl		or Y asm		-711		14			2020	scalable, 16-bit, 16 instruction soft CF	
verilog-harvar		com/jay	wo Jae-Won Chung	RISC	16 16		James multi-	171	6	557	## v21.1 0.		-	*CI IIOB	5 cpu01	Υ	N N			23	4	2019		multi-driven nets	single cycle CPU that has an IPC of 1
opc.opc3cpu			e revaldinho	accum	16 16		James reduce		6						2 opc3cpu					13 3		2017			see hackaday One Page Computing Challenge
misc16	https://github.c	, , , , ,	steve Teal				James Brakef		78 6			22 1.0 558.							64K N	10	\perp		2021	16-bit minimal CPU which only has a	
micro16b	http://member		John Kent		16 16		James Brakef	205	6	100.1	## 14.7 0.		-		1 u16bcρι	ı Y asm				8		2002		http://members.c very limited inst set	MIPS/clk adj'd, 2 clks/inst
ncore	https://opencor		a Stefan Istvan				James Brakef		6		## 14.7 0				3 nCore	Y	N			16	16	2006		This is a little-little processor core	
J1	www.excamera		e James Bowman				James area o		6	1 550	## v20.1 0		1 X		1 j1		h N			20	+	2 2006		https://github.cor uCode inst, dual port block RAM	16 deep data & return stacks
xr16	https://github.o		e Jan Gray	moc	16 16	KIIIICA / C	James Brakef	273	6	203	## 14.7 0.			*CI IIOB	4 xr16	Y		64K			16	1999		handcrafted instruction set	tool FPGA P&R, speed mode better
opc.opc5cpu	https://github.o		e revaldinho		16 16		James reduce	273	6						7 opc5cpu					15 4	16	2017	2019	https://revaldinhc OPC5 RR inst, ISA similar to OPC1	see hackaday One Page Computing Challenge
msl16			Philip Leong, Tsang, Le		16 4		James Brakef		6			67 1.0 566.			13 cpu	Y asm	N	256	$\sqcup\sqcup$	16	+	2001		CPLD prototype	
mcl86	http://www.mir		e Ted Fried	x86	16 8	KIIICK / C	Ted Fried	308	6	4 180		67 20.0 19.				Y yes	N N	1M	1M Y		4	2016		http://www.embe microcoded, meets original 8088 tim	
iDEA	https://github.c	alph			16 32		Liu Chounable	321	6		13.2 0.				22 cpu_top	Y yes	N Y	64K	64K N	24	32	9 2011		The iDEA DSP Bloc uses DSP slice in barrel mode for ALU	
verilog-65C02	https://github.c		a Arlet Ottens	0302	16 8	20 00	James vivado		98 6	5,0	## v21.1 0				26 cpu		N N	64K	64K Y		+	2011			rewritten for 6LUTs, spartan6 version has blac
dspuva16	http://www.DT	stabl					James Brakef		6						1 dspuva1	.6 asm	N Y			40	16	2001		www.1-core.com/ 16 bit data memory, 24 bit regs	broken web link
cpu16	http://www.ult		e C.H. Ting		16 5		James Brakef		6						1 cpu16		N N	-		28	\bot	2000		P16 in VHDL	CPU24.vhd with width=16
risc_core_i	https://opencor		ing Manuel Imhof				James Brakef		6	1 520	## 14.7 0				13 CPU		N	1K			8	4 2001		Havard arch, thesis project	derived clocks: estimated derating
хисри	https://opencor		a Jurgen Defurne		16 16		James Brakef	356	6					Y vhdl	25 system_			4K	4K			2015	2017	Experimental Unstable CPU	
p16b			C. H. Ting		16 5		James case co		6							Y asm		64K		28	+	2000		part of eForth?	data width can be expanded
fpga4_mips16	http://www.fpg		e Van Loi Le				James Brakef		6						8 mips_16		N	65K		13	8	2017			same prog & data mem and alu as mips16_16
alwcpu	https://opencor		a Andreas Hilvarsson		16 16		James Brakef	377	6						7 top	ome	N N				16	2009		lightweight CPU	maximal features
opc.opc5lscpu	https://github.c		e revaldinho		16 16		James Brakef		6			67 3.0 144.			2 opc5lscp					18 4	16	2017		https://revaldinhc OPC5LS OPC5 with predicate inst	see hackaday One Page Computing Challenge
neo430	https://opencor		a Stephan Nolting	MSP430	16 16		Stephan Nolti	402	6						19 neo430			28K			16	2015		https://github.cor website has detailed resource untiliza	
minicpu	http://www.cs.	stabl		stack	16 5				6						7 minicpu		N	4K		26		2008		same as tiny-cpu	uses Flex, Bison & Perl to create gcc compiler
pancake	https://people.		e Bruce Land	stack			James bypass	441	6	1 1 120					7 de2_mir	nic Y yes	N	4K		31	+	2010		http://www.cs.hir The Pancake Stack Machine dervied f	Cornell ECE5760
s430	https://www.p-		e Paul Taylor				Paul Taylor	449	6		0.				1 s430			64K				2019		msp430 subset with 8-bit alu	coded for size & not for speed
opc.opc6cpu	https://github.c	stabl			16 16		James Brakef		6	222	## 14.7 0		_	0	2 opc6cpu		N N			27 4		2017		https://revaldinhc OPC6 based on OPC5LS, more inst	see hackaday One Page Computing Challenge
sayeh_process	https://opencor		e Alireza Haghdoost, Arr		16 8		James Brakef		6		## 14.7 0.					Υ	N	_			32	2008		haghdoost.persiangig.com	simple RISC
lem16_18			a James Brakefield	accum			James Brakef	483	6				4 X		2 lem16_1		N	256	1K	77	44	1 2010	2018	variable bit-length memory read/writ	
octavo	http://fpgacpu.	e beta		- 0	16 16			500	A		0.		0 1	verilog	18 Octavo					14		10 2012	2019	https://github.cor 8 core barrel, adjustable data width	~= performance across word sizes, no call/rtn
c16too s16x4a	https://www.sc		e Cole Design and Devel		16 16		James Brakef		6						1 core		N N			20	8	2003		coledd.com/electi graphics capability	clock/2 and six phases
	https://github.c		e Samuel Falvo II		16 4		James Brakef	514	6					B verilog	1 s16x4a	Y				12	+	2012		kestrel #2, byte & word data	derived from Myron Plichota's design (stream
J1a	www.excamera		e James Bowman		16 16		James DFF ex						_		3 11		h N	64K		20	++	2 2006			DFF used for 18 deep data & return stacks
b16 cole c16	www.bernd-pay		e Bernd Paysan	RISC	16 5		James Brakef	554 554	6					- 0	15 b16		N N	64K			+ +	2002		https://github.cor two versions: one/15 source files, de	rived from c18
	https://www.sc	beta stabl		CISC	16 16 16 16		James Brakef	554	6					******	1 core	Y asm				20	8		2012		and the land of the section
raptor16 atlas core	www.spacewire				16 16		James Brakef		285 6						1 raptor16					80		2004	2045	8 data & 8 adr regs	no multiply, 8 adr modes non-MMU version
vafc	https://opencor	beta alph			16 16		James vivado	611 617	283 6						8 ATLAS_0 20 cpu		N Y			26	8	2013	2015	ARM thumb like inst set	influenced by I1, F16 & C18
,	https://gitnub.c	4.19	a Tim Wawrzynczak a Yann Guidon	101111	16 32		James Brakef		6		## 14.7 0.		-							51	16				
yasep tigli_cpu	nttps://IIdCK808	ш.р	e Cleiton Juffo		16 16		James Prakef		6			67 4.0 119.	_		3 microYA 24 cpu	Y asm	N N			16	16	2005 2013		www.youtube.cor JavaScript generated VHDL, revisions course project, not pipelined	no LUT RAM for reg file
table887	https://github.o		a Robert Finch	RISC	16 16		James Braker	643	6		## 14.7 0.			verilog	24 cpu 2 table887		N N			28	10	2013		course project, not pipelined	included with Table888 source code
dcpu16	https://github.c	beta			16 16		James Braker	662	6			-	_		5 dcpu16_					37	9	2014		https://en.wikiped for the 0X10c game	4+ addressing modes, 4 & 5-bit reg /modefield
cd16	http://apvcpu.c		e Brad Eckert		16 16		James Braker	681	4						16 cd16	u asili		128K		3/	+ "	2009		http://web.archiv/Spartan-3 block RAM	bare core
t180-cpu	iittp://aiiycpu.c		e Leonard Brandwein		16 8	- per een e	James bypass		6		## 14.7 0.		2 X	vhdl	23 cpu	Y	N N			182		2016		https://www.vtto/8-bitter with pc. sp. a. b. c & d regs	based on Viktor Toth's 4 bit microcontroller
kestrel-2	kostrolcomputo		e Samuel Falvo II		16 16		James Brakef		6			0.0 0.0		******	27 M_kestr			64K		20		2 2012		https://hackaday J1 with wishbone bus	M i1a runs at 244MHz & 368 LUTs
c-nit	http://www.c-n		e Sumit		16 16		James xilinx L	752	4				_		6 soc		N N			22	15	2003		RISC with several load/store modes	IN 1a Tulis at 244IVIH2 & 308 E0 IS
moncky	https://gitlab.co		bat Kris Demuvnck	RISC	16 16		James no me	768	280 6		## v21.1 0.				36 Moncky				64K N	32	16	2020		https://hackaday.ibare CPU	
dgb16	see FISA64	stabl		RISC	16 16		James Brakef	780	6					0		y yes	N Y		J-11. 14		8	2020	-021	https://github.cor inside FISA64 project	debug uP for fisa64
dragonfly	http://www.loo	beta			16 16		James Brakef	788	6						6 dgf_core	, v	N .	256	2K	-	+ "	2001		unusual, uses FIFOs	accog a. 101 113804
diogenes	https://opencor		Fekknhifer		16 16		James Braker		6	101					11 cpu	Y asm		230	1K	_	++	2001	2000	"student RISC system"	
uTTA	ps.//opencol		e Hans Tiggeler		16 16		James Brakef		6					1111	23 utta_str			t		-	+	2000	2003	http://www.ht-lat time triggered arch	bad weblink
ep16	https://github.c		C.H. Ting		16 5		James Braker	_	6				_		5 ep16.vh			32K	32K N	32	++	2005	2012	PDF files initialized Lattice memory blocks	5-bit instructions
hpc-16	https://opencor	r beta			16 16		James Braker	871	6	234				vhdl	20 cpu		N N			32	16	2005		. 51 mes initialized Editice memory blocks	5 Sic matructions
mcip open	https://opencor	r beta			16 24		James Brakef	881	6		## 14.7 0.				23 MCIOop					-	+ 20	2014		light version of PIC18	
ejrh_cpu	https://github.c		e Edmund Horner				James Brakef		6						17 machine	γ γ γ ε 3	+ "+"	-FIX			16	2014		see web archive for doc	
blue	https://opencor		e Al Williams		16 16		James remov	1025	4						16 topbox		N	4K	4K N	16	2	2009		derived from Caxton Foster's Blue	http://www.voutube.com/watch?v=dt4zez7P
ensilica	http://www.en		tar ensilica.com	eSi-1600		оролого о	ensilica	1100	6			00 1.0 145.	_			0 Y yes			64K Y	92 10	16	5 2001		verilog source included with license	
microcore	http://www.pld		Klaus Schleisiek		16 8		James Brakef	1100	6						17 ucore12						120	1999		indexing into return stack, auto inc/d	
openmsp430	https://onencor	r stabl		MSP430			Oliver Girard	1147	I A	1 98		67 2.0 28.		******	30 openMS						16	2009		near cycle accurate	performance spreadsheet
atlas_2K	https://opencor	r beta			16 16		James vivado	1222	1160 6		## v21.1 0.				19 ATLAS_2					80	8	2013		ARM thumb like inst set	has MMU & full SOC features
ep994a	https://github.c		e Erik Piehl				James Brakef		6						10 ep994a					30	16	2016		https://hackaday.i TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
multicycle_risc	https://github.c		e Yash Sanjay Bhalgat				James Brakef		6	0 -00	## 14.7 0.				62 risc15	Y	N			15	8	2015		multi-cycle IIT-B-RISC15 ISA	developed on Altera, course project
a2z	https://hackada						James Brakef			1 12 62								1			+ +	2016		Lysic iii s moess isn	project
	/Hackdud	7(0)	T 1	1	10 24	270.0116.4	DI akel	1324		1 14 04	427.0 0.	1.0 27.	4 -	remog	10P_022							2010	-010		I.

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT Dff	LUT?	blk ram	F a	tool ver	MIPS clks	/ KIPS	ven of	src #	src les top	p file	chai fltg		max it inst		adr mod re	# pip eg .	start last		note worthy	comments
bobcat		beta	Stan Drey	DSP	16 24	kintex-7-	James Brakef	1622	6 1	1	107 ##	14.7	0.67 1.	0 44.0	Х	vhdl :	30 bob	cat cc Y	N	64	K 64K			9 100	1998 2000	i	dead web	links
msp430 vhdl	https://opencor		Peter Szabo	MSP430			James Brakef		6		127 ##						9 cpu		yes N	-	K 64K	Y		16	2014 201			on cyclone II
s80186	https://github.co		Jamie Iles		16 8		Jamie Iles	1750	Α		60		0.67 2.			system v	50 core	e Y	N		M 1M	Y			2017 202	https://www.iam		nting the full 80186 ISA
c16	https://opencor	stable	Jsauermann	С	16 8	spartan-3	James Brakef	1751	4	16	57 ##	14.7	0.33 1.	0 10.7				rd_cpmi	yes N	64	K 64K	Υ		5	2003 2012		8080 derivative, optional UART, 8-bit xilinx 4K F	RAM primitives
dme	https://github.co	stable	ErwinM		16 16		James Brakef	1755	6		53 ##	14.7	0.67 1.	0 20.4		verilog		ı Y	yes N	64	K 64K	Y 40		8	2016 2017	'		& computer2 null dsgns: no outputs
w11	https://opencor		Walter Mueller	PDP11			James Brakef	1760	6 1	1 1	147 ##	2-1.7	0.67 2.					11_co Y	yes N	N 41	M 4M	Y 70	,	0	2010 2019	https://github.com	Boots UNIX, has MMU & cache, retro PDP-11/7	
marca	https://opencor		Wolfgang Puffitsch		16 16		James Brakef	1763	Α	22	157 ##	-	0.67 6.				40 mar		N		K 16K	75		16 4	2007 2009		serial multiply & divide clks/inst i	
forth-cpu/h2	https://opencor		Richard Howe	101111	16 16	KIIICK / .	James Brakef	1858	6	9	149 ##	24.7	0.07	0 53.8	X Y		11 top				K 64K	25	5		2017 2020	https://github.com		om J1, hex & bin files in 2/16/2018 ta
sub86	https://opencor	alpha	Jose Rissetto	x86	16 8		James Brakef	1916	6 A 2		172 ##	14.7	0.67 3.		X		1 sub		,		K 64K	Y		7	2012 2013			nt registers, limited op-codes
next186	https://opencor		Nicolae Dumitrache		16 8 16 16		James Brakef	1966	A 4	-	77 ## 100	q13.1 q10.0	0.67 2. 0.67 1.		IX I	verilog	4 Nex	(t186_t Y	yes N		M 1M 6K 256K	Y	+ +	-	2012 2013		boots DOS	
oc54x	https://opencor	beta	Martin Schoeberl etal Richard Herveille	forth DSP	16 16		Martin Schoe James Brakef	2000	6 1	,		14.7		0 33.5		verilog	11 core	4 cou V	yes N yes N		K 64K		+	-	2004 2014		40-bit accumulator, barrel shifter C54x clon	ouilds some source code files
tg68	https://opencor		Tobias Gubener	68000			James Brakef		6	+	44 ##		0.67 4.						yes N		G 4G	v		16	2007 2012	i e		e ith Minimig
k68	https://opencor		Shawn Tan	68000			James Brakef	2392	6		24 ##								yes N			v		16	2003 2009		68K binary compatible	ici iviiiiiiig
pdp11-34verilo	www.heeltoe.co	stable	Brad Parker	PDP11	16 16	arria-2	James Brakef	2532	A		126 ##	q13.1	0.67 2.				24 pdp			N 64		70	13	8	2009		boots & runs RT-11, EIS inst & MMU	
pop11-40	http://www.ip-a		Naohiko Shimizu	PDP11	16 16		Naohiko Shim	2687	4		20 ##		0.67 2.		1		17 top		yes		K 64K	Y 70	13	8	2009	www.ip-arch.jp/ir		apers, no verilog or vhdl
xgate	https://opencor		Robert Hayes		16 16		James Brakef	2778	6		159 ##		0.67 1.	0 38.3	Х			te_top Y				42		16	2009 2013			XGATE co-processor compatible
s4pu	https://baioc.gith	hub.io/po	Gabriel de Sant'Anna	forth	16 16	cyclone2	Gabriel de Sa	3306 1622	2 4	86	50 ##	q13.1	0.67 1.	0 10.1	. 1	vhdl	17 s4pı	u Y	asm N	64	K 64K	32	2		2017 2020	https://gitlab.com	/baioc/s4pu in Portugi	uese
ao68000	https://opencor		Aleksander Osman		16 16		James Brakef		A	6	169 ##				I Y		1 ao6		yes N		G 4G	Υ			2010 2012		uses microcode, instruction prefetch buffer	
zet86	https://opencor		Zeus Marmolejo	AOO	16 8		James Brakef	3642	6 1	1	68 ##	2-1.7	0.0		Х	verilog	32 fpga	a_zet_ Y	yes N		M 1M	Υ			2008 2018	https://github.com	equivalent to 80186, boots MS-DOS Zet The x	36 (IA-32) open implementation
rtf8088	https://opencor	planning	Robert Finch	x86	16 8		James Brakef	4514	6 4	1	174 ##	14.7	0.67 3.		Х		57 rtf8		yes N			Υ			2012 2013	https://github.com	8-bit memory data, e.g. 8088	
v1_coldfire	https://www.silo	roprietar	IPextreme	68000	16 16		freescale	5000	4		80		0.89 1.			verilog				N 40		Y		16	2008	https://www.silva		s on Stratix-III
pdp2011 stack machine	http://pdp2011.	stable	Sytse van Slooten Bruce R. Land	PDP11 forth			James Brakef	5060 5101	6 1	1 20	205 ##	14.7	0.67 2. 0.67 0.	0 13.6 3 25.9			3 cpu	Y	yes Y	N 64	K 64K	N 70	13	8	2008 2019	http://pdp2011.sv		impl including orig IO devices
stack_machine aap	https://people.ed		Simon Cook		16 5		James Brakef James Brakef		4 6	29	66 ## 393 ##	-				verilog verilog			asm N		K 4K		++	64	2009 2013	http://people.ec		ut, uses Nakano's tiny_cpu g, 24-bit pc, no status reg
suska-III	http://gitnub.ci		Wolfgang Forster	68000			James Braker	7193	Α .	+	55 ##		0.67 4			vhdl	/ aeu	_nano Y	yes N			Y		16	2013 2010	nttp://www.emb	for use as an Atari ST	g, 24-bit pc, no status reg
aoocs	https://github.ca		Aleksander Osman	68000	16 16		James Braker		A 2	2 43	57 ##		0.0.				22 aoO		yes N			Y	+		2010 201	1	uses ao68000 core, Amiga chip set en Wishbone	Amiga OCS SoC
40005	netps.//gitilub.co									- 43										-								
acc	https://github.co		Juan Gonzalez-Gomez	accum	15 15	KIIICK / .	James rom &	88	6	1	227 ##	24.7	0.07	0 865.2	IX		1 acc2		yes N		4K		\vdash		2016 2016	https://github.com	26 chptr course using Apollo Commar ??why LU	
agcnorm	https://opencor	beta	Dave Roberts	accum	15 15	spartan-3	James Brakef	3732	4	2	20 ##	14.7	0.66 1.	0 3.5	Х	vhdl	5 AGC	C Y	N	Y 41	K 72K	N 11	L	1	1962 2012	http://klabs.org/h	Apollo Guidance Computer via 3-input NOR gate	e emulation
wb4pb	https://opencor	stable	Stefan Fischer	picoBlaze	13 13	spartan-3	Stefan Fische	309	4	1	102 ##	14.7	0.33 3.	0 36.2	ΧY	vhdl or v	14 pico	oblaze w	b uart	Υ					2010 2013	https://en.wikipe	software addon for picoBlazeSoftwar kcpsm3 o	nly works for Spartan 3
cardiac	harry Herrica		Al Williams	accum	13 12		James Brakef	557	4		71 ##	14.7	0.30 1.		v		16 vtac		asm N	40	0 100	N 40			2013 2019		CARDboard Illustrative Aid to Comput 3 digit BC	n and a series
usimplez	https://opencor		Pablo Salvadeo etal	accum			Pablo Salvade	48	4		134	q9.1			î î			nplez_cp			2 512	N 10	 	-	2013 2019	https://www.cs.d	part of university course, simplez+i4 has an inde	
pdp8verilog	www.heeltoe.co		Brad Parker	PDP8			James Brakef	505	6				0.50 2.			verilog			yes N		K 33K		1	8	2005 2010	nttp.//www-gu.u	boots & runs TSS/8 & Basic	ex register
the12X_12uP	www.neentoe.co		James Brakefield	stack/acc	-		James Brakef	972	6 1	1 1	123 ##				x	vhdl	2 the	12x 12 Y	yes iv	N 41	K AK	N 5/			2015	1		e arch, not optimized
pdp8l	https://opencor		Ian Schofield				James Brakef		4	48			0.50 2.			vhdl			yes N			14 54		1	2013 2013		Minimal PDP8/L implementation with 4K disk m	
pdp8	https://opencor		Joe Manojlovick, Rob I	PDP8			James Brakef	1219	6 1				0.50 2.				55 cpu			N 32				8	2012 2016			/8, runs apps, several variants
eric5	http://www.ento		Thomas Fatana	forth	0 0			110	4 opt		60		0.42 1.	0 220 1							2 1K		,	-4	2005 201:		25 MIPS: ERIC5xs, ERIC5Q	
enco	nttp://www.enu	roprietar	Thomas Entner	TOTUT	9 8		entner-electr	110		L				0 229.1		proprietar	У						3.	-4	2005 201.			
mcpu	https://opencor		Tim Boscke	accum	8 8		James Brakef	41	6		384 ##			0 749.0	Х			2cpu2 Y				Y 4	ı		2007 2018	https://github.com		MIPS/clk due to only 4 inst
sap	https://opencor		Ahmed Shahein	accum	8 8		James no LU	48	6		200 ##				Х			_struct	N			Y 5	5		2012 2017	https://shirishkoi		ww.youtube.com/watch?v=prpyEFxZ
lwrisc	https://opencor	stable					James Brakef	88	A	1	230 ##					verilog			asm N			Y 16	5	-	2008 2009		ClaiRISC simplified PIC, 4 reg rtn stack absolute	
opc.opccpu	https://github.co		revaldinho	accum	8 16		James reduce	101	6	+			0.15 4.		X		2 opc		asm N	N 25		Y 13	3	_	2017 2019	https://revaldinho		aday One Page Computing Challer
riscuva1	nttps://gitnub.co	stable	cielo_ee S. de Pablo	accum picoBlaze	8 8		James Brakef James Brakef	102	6		200 ##		0.20 1. 0.33 2.	0 392.2	X	verilog verilog	5 td4_		N N	Y 25	16	Y 35			2012 2015	haan //niahh	Verilog source included in PDF file also VHDI	L version by Bikash Gogoi with identic
picoblaze	https://www.sci			picoBlaze			James Braker	110	6	2	217 ##				x			pm6 Y		25		Y 33		+	2008 2000	https://github.com		original picoBlaze author
brainfuckcpu	https://onencor		Aleksander Kaminski	mem	8 3		James Brakef	110	6		432 ##		0.00		x			infuck cr			IU ZK	1 8		n	2014 201	http://www.cliffo	Touring machine like, 2ndary link is all adj prog 8	
орс.орс2сри	https://github.co		revaldinho	accum	8 16		James reduce	117	6		556 ##	_					_		asm N		6 1K	Y 12	3	1	2017 2019	https://revaldinho	OPC2 revised OPC1, for XC9572 CPLD see hacka	
myrisc1	// 8		Muza Byte	RISC	8 8		James Brakef	121	A	2		a13.1		0 628.7	1		1 myF				6 256	Y 16	5	4	2011 201:	https://en.wikipe		o Machine. LPM macros
aizup/aizup_m	instruct1.cit.com	stable	Yamin Li, Wanming Ch	RISC	8 16	arria-2	James Brakef	121	Α			q13.1	0.17 2.		IX		1 cpu			N 64		16	5	4	1996 1998			reduced due to few inst
8bit_chapman	http://www.ece	beta	Rob Chapman, Steven	forth	8 8	zu-3e	James vivado	132 63	3 6		305 ##	v21.1	0.33 1.	0 762.2	ILX	vhdl	10 stac	ck_pro Y	N	25	6 256	Y 24	1		1998 1998	3	course work	
tinycpu	https://opencor	alpha	Jordan Earls	RISC	8 8	arria-2	James Brakef	136	Α		384 ##	q13.1	0.17 2.	0 235.5	IX	vhdl	2 tiny	cpu	asm N	N 1	K 1K	12	2	4	2012 2012	directory contains	subset of 6502 MIPS/inst	reduced due to few inst
aizup/aizup_se	instruct1.cit.com	stable	Yamin Li, Wanming Ch	RISC	8 16		James Brakef	136	6	ш	313 ##	_				vhdl	1 cpu		asm N		_	Y 16		4	1996 1998			reduced due to few inst
aizup/aizup_ov	instruct1.cit.com		Yamin Li, Wanming Ch		8 16		James Brakef	138	6	$+ \downarrow$			0.17 3.				1 cpu		asm N				1	4	1996 1998			reduced due to few inst
light8080	https://opencor	stable	Jose Ruiz, Moti Litoche	8080	8 8		James Brakef	154	6	1	247	14.7	0.33 9.		IX		5 i80s			N 64		Y	1	_	2007 2019	https://github.com		sions have both VHDL & Verilog
parwan	haana //alah. h		Zainalabedin Navabi	accum	8 8		James Brakef	157	6	+ -		14.7		0 228.5	Х	verilog	16 par_ 2	_beh Y				Y		10	1995 1997	2nd uP in director	from VHDL: Analysis and Modeling of AKA cpu8	
avr8	https://gitnub.co		Martin Schoeberl Nick Kovach	accum AVR	8 8		Martin Schoe James Brakef	162 174	6	1	162 418 ##	14.7		0 167.0	V .		1 rAV		yes N	N 64	K 64K	Y 9		16 4	2017 2019	nttps://gitnub.com		ery tiny processor" clone, doc is opencores page
nocpu	https://github.c	beta	John Tzonevrakis	RISC	8 8		James Braker	175	6	+	243 ##			5 306.1	X		5 cpu		no N		6 256	y 1/		4	2010 2010	1		t, 3 port reg file
pacoBlaze	www.bleyer.org			picoBlaze			Pablo Kocik	177	4	1	117	14.7	0.33 2.		X	verilog					6 2K	Y 57	-	2	2004		3 versions, behavioral coding	s, a porcreg me
mroell cpu	https://bitbucke	stable	Matthias Roell	accum	8 8		James added	185	6	11		14.7		0 637.1	X		8 cpu			112	2.1	10		+-	2014 2016	1	university course project	
tinyfpga	https://github.co	stable	Ken Jordan	accum	8 8		James Brakef	185	6	1		14.7	0.33 3.		Х		12 syst		N	N 1	6 16	Y 10			2017 2017	ı	educational 8-bitter with 4-bit addres why use b	block RAM?
ahmes	https://github.co	stable	Fabio Pereira	accum	8 8		James Brakef	186	6		476 ##	14.7	0.33 3.	0 281.6	х в		3 ahm		N	N 25	6 256	Y 15	1		2016 2017	http://embedded	systems.io/ahmes-a-simple-8-bit-cpu-i bare CPU	with no RAM
tisc	https://opencor	beta	Vincent Crabtree	accum	8 8		James Brakef	195	6		87 ##	14.7	0.33 1.	0 147.1	Х	vhdl	1 TISC		N	25	6 1K	Υ	Ш	2	2009 2009		Tiny Instruction Set Computer minimal a	ccumulator machine
ssbcc	https://opencor		Rodney Sinclair		8 9		Rodney Sincla	196	6		474	14.7					3 core		asm N		K 8K	Y 41		3	2012 2014	https://github.com	Python program generates the Verilo inst after	
aizup/aizup_pi	instruct1.cit.com		Yamin Li, Wanming Ch	RISC	8 16		James Brakef	198	6	\sqcup			0.17 2.				1 cpu		asm N				5	4	1996 1998	3		reduced due to few inst
complete_8bit	https://www.qu	stable	Van-Lei Le		8 8		James modifi	208	6	1	260 ##	_	0.33 3.		Х			nputer N	N		6 128	Υ			2016	 	1-	unit uses block RAM, IO ports prunec
up1232	http://www.dte	stable	Santiago de Pablo	RISC	8 16		James Brakef	220	6	+	244 ##			0 122.0	Х		3 up1		N		K 64K	Y 33		32	2000 2000	1	71 0	on in source files
non-von-1	nttps://www.ch		Christopher Fenton	accum	8 8		James Brakef	230	6	+ .	556 ##		0.00						no N	_		Y 30			2042 27:			s, instructions broadcast
natalius_8bit_r	nttps://opencor		Fabio Guzman	RISC	8 16		James Brakef	232	6	1	175 ##	14.7	0.22	0 27.7	X			alius_p Y			6 2K	Y 29		8	2012 2012	1	return stack & register file 3 clocks/i	
cosmac nanoblaze	https://github.co		Eric Smith François Corthay	1802 picoBlaze	8 8		James Brakef James Brakef	244	6	-	270 ## 169 ##		0.33 1.		X				asm N		K 64K	Y 100	+	16	2009 2020		AKA COSMAC ELF of 1976 Fmax is for nanoBlaze compatable, adjustable data width	or bare core, runs CamelForth
nanopiaze 1802-pico-basi	https://github.c	beta	Steve Teal	1802	0 18	zu-3e	James Braket		5 6	1 2		v21.1	0.33 2.		LX			oblaze o basid Y			K 64K	y ===	, +	16	2015 2019	https://wiki.forth	named and patients, and patients and an in-	in ROM. Interrupts & DMA not imple
babyrisc	http://www.con	stable	John Rible	RISC	8 16		James vivado	249	6	+ +		v21.1		0 189.3				_mix Y	,		K 64K	Y 15		8	1997 1999	http://www.cond		d/wt & ALU per clock
mcl65	http://www.min		Ted Fried				Ted Fried	252	6	1 2			0.33 4.			verilog	1 mcli	65 V					1 +		2017			t micro-coding LUT counts
fpga4_8bit_up	http://www.fpg		Van Loi Le				James Brakef	258	6	1	200 ##		0.00		х	vhdl	9 com	nputeron	ne N	9	6 128	Y 10		2		book: LaMeres In		& 16 output ports fill out 256 byte adr
latticemico8			Lattice Semiconductor				Lattice Semic	265	4	1	104					vhdl							_	32	2005 2010		16 deep call stack, four configuration: tool kit: U	
				50	- 1 -0					ائا	1		2.		•		- 1.500		14		- 1 -10			,			,	

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTS ALUT Dff	LUT? mults	blk ram	gate 4	tool ver	MIPS clk /inst in	s/ KIPS			src les top f	ile ğ	chai fltg		max it inst		adr # mod re	pip e	start las year rev		note worthy	comments
popcorn	http://www.fpg		Jeung Joon Lee	accum	8 8x		3 James Brakef		6		347 ##						4 рс	Υ	N			Y 43			1998 200	0	small 8 bit uP	
mcu8 minicpu_morri	https://opencor		Dimo Pepelyashev Michael Morris	accum 6502	8 8		James Brakef Michael Morr	274 276	6	+	299 ## 104	14.7		1.0 360.1 2.0 62.2			16 proce 15 minic		asm N	64	6 256 K 64K	Y 17			2008 200	7	asm, simulated, builds? simplified 6502, see m65c02a	RE: 8-bit CPU challenge of Arlet Ottens
dfp	https://opencor		Ron Chapman		8 8		James Brakef		6		192 ##	14.7		1.0 213.2		vhdl 2			- 11	1	IK 04K	1 32			2003 200	9	8-bitter, generates a custom VHDL s	
pt13	http://www.sing		Daniel Ogilvie	accum			3 James Brakef	301	6		357 ##	14.7			5	verilog		Υ	asm N				3		2011 201	8 https://www.edn		ei micro-code & register updates, minimal ISA
mcl51 bytemachine	http://www.mic		Ted Fried cOpperdragon	8051 forth	8 8		Ted Fried James Brakef	312 319	6	2	180 250 ##	147		3.0 23.8		proprietar	y 7 bytem		yes N		K 64K				2016 2016 201	7	micro-coded top is Altera schematic	results are for 2016 bare core
pic coonan	nttps://gitilub.ci		Tom Coonan	PIC16	8 14		James Brakef	328	6	1		14.7		1.0 166.1			7 piccpu				6 4K	γ 30		+-	1999	1	top is Aitera scriematic	risc8 by Tom Coonan also a PIC uP
free_risc8	https://web.arcl	stable	Thomas Coonan	PIC16	8 14	kintex-7-	3 James Brakef	355	6		142 ##	14.7	0.33	1.0 132.2	2 X		8 cpu		yes N	25	6 4K	Υ			2002 201	1 https://web.arch	ve.org/web/20120309123835/http://	/www.mindspring.com/~tcoonan/index.html
risc8			Tom Coonan	PIC16	8 12		James Brakef		6	\vdash	154 ##		0.00		X	verilog	8 cpu	Y	yes N	Y 25	6 2K	Y 72	Н.		1999 199	9 https://github.co	excellent HTML doc	directory contains derivative design by another
classy_core_17 erp	https://github.co https://opencor		Andreas Schweizer Shahzadjk	AVR RISC	0 10		3 Andreas Schv 3 James Brakef	358 366	4 1	1 1	164 ## 70 ##		0.00		2 X	vhdl verilog	8 top 1 ERPve	rilos Y	yes N	64	K 128K	Y 72	,	6	2004 201	Jittps://biog.ciass	adjuct to some custom logic two report PDFs & one Verilog file	Implementing a CPU in VHDL parts 13
risc16f84	https://opencor		John Clayton		8 14		3 James Brakef	375	6				0.33			verilog		f84_ Y	yes N	Y 25	6 4K	Y			2002 201		derived from CQPIC by Sumio Morio	k other variants with RTL
p16c5x	https://opencor		Michael Morris	PIC16	8 14		3 James Brakef	378	6		252 ##			1.0 220.2	2 IX	verilog	3 P16C5	х Ү	yes N	Y 25	6 4K	Υ			2013 201	4		
bfcpu gumnut	http://www.cliff		Clifford Wolf Peter Ashenden	Turing	8 3 8 18		James vivado James Brakef		6	\vdash	500 ##				X B				yes N asm N			Y 8		8	2003 200	https://en.wikipe		internal 1-byte data cache doubles performand
8bit-verilog m	nttp://digitaldes	stable	Josh Friend	accum	8 8	zu-2e	James timing	392	6	1	500 ##	v20.1	0.33	2.0 210.5	X	verilog	11 cou	ut-rt f	dSIII IN	51	2 512	Y 16		•	2012 201	2	see Digital Design: An Embedded Sy for class project, small data stack	PB clock, students to add features
ppx16	https://opencor	0.40.0.0	Daniel Wallner	PIC16	8 14		James missin	409	6		238 ##	14.7	0.33	1.0 192.1	L X	vhdl :	10 P16C5	5 Y	yes N	Y 25	6 4K	Y			2002 200	9	both 16C55 & 16F84	with fake instruction ROM
altium/TSK165	http://techdocs.	roprietar		PIC16	8 12			416	4		50		0.00	2.0 19.8	AILX	proprietar		Υ	yes N	Y 25	6 4K	Υ			2004 201	7 CR0140.pdf, CR01	frozen, asm, C, C++, schem, VHDL &	
uos minirisc	https://opencor		Daniel Roggen Rudolf Usselmann	accum PIC16	8 16		James Brakef	441 460	6	+	270 ## 80	14.7		3.0 67.4 1.0 57.4			14 cpu	Y oro V	voc N	V 25	c av	v	3	4	2014 201	7	UoS Educational Processor	inspired by x86 ISA
m65c02	https://opencor		Michael Morris	6502	8 8		3 Rudolf Usseln 6 James Brakef	466	6	3	118 ##	14.7	0.33			verilog verilog			yes N			Y			2001 201	0 https://github.co	also a m65c02a version	micro-coded via F9408 soft sequencer
qs5-rible	http://www.san	stable	John Rible	RISC	8 16		3 James Brakef	468	6		135 ##	14.7	0.33	1.0 95.3	3 X	verilog	1 qs5_n		N		6 32K	Υ			1998 199	9	used in his class, also uses eP32	
synpic12			Miguel Angel Ajo Pelay				James Brakef		6	1			0.33			vhdl	7 synpic	12 Y	yes N	N 25	6 2K		H	1	2011 201		CHDL to verilog	bad weblink
verilog-6502 m65	https://github.co www.ip-arch.ip/		Arlet Ottens Naohiko Shimizu	6502 6502	8 8		James vivado James Brakef		2 6 A	+	333 ## 110 ##					verilog sfl & TDI	2 cpu 8 m65c) V	yes N yes N	N 64	K 64K	Y	\vdash	+	2007 201 2001 200	8 http://ladybug.xs	4all.nl/arlet/fpga/6502/	
mx65	https://github.co		Steve Teal	6502			James Brakef		3 6	2	370 ##						5 apple		yes N	64	K 64K	Y		+	2001 200	2	cycle accurate and passes the Klaus	Dormann 6502 functional tests
micro8a	http://members		John Kent	accum	8 16	kintex-7		531	6		204 ##		0.33	3.0 42.3	3 X	vhdl :	11 Micro	8 Y	N	N 2	K 2K	Υ			2002 200		derived from Tim Boscke's mcpu	also micro8 and micro8b variants
t65	https://opencor		Daniel Wallner	6502	8 8		3 James Brakef		6		291 ##						7 T65		yes N						2002 201		6502, 65C02 & 65C816; wide use	
bc6502 copyblaze	http://finitron.ci		Robert Finch Abdallah Elibrahimi	6502 picoBlaze	8 8		James vivado	583 622	6	+	286 ##		0.00	1.0 40.4 2.0 57.5			18 bc650 16 cp_co		yes N asm N		6 2K	Y		+	2012 201 2011 201	2	wishbone extras	bare source
ez8	https://github.co		Howard Mao	accum	8 16		3 James replac	644	6	2	233 ##		0.33				13 ez8_c		dSIII IV		6 4K				2011 201	4 http://zhehaoma		not sure inferred RAM correct?
free6502	http://web.arch	0.10.0.0	David Kessner	6502	8 8	kintex-7-	3 James Brakef	646	6		193 ##		0.00	1.0 24.6		vhdl	5 free65	02 Y	yes N	N 64		Υ		_	1999 200	http://www.spro		
open8_urisc	https://opencor		Kirk Hays, Jshamlet	RISC	8 8		3 James Brakef		6 1	1	263 ##	14.7	0.00	1.0 125.6	_		9 Open		yes N		K 64K	Υ			2006 202	1	accum & 8 regs, clone of Vautomati	
t48 inst_list_proce	https://opencor		Arnim Laeuger Mahesh Palve	MCS-48 accum	8 8	-,	1 Arnim Laeuge 3 James using x	738 786	6	1	59 340 ##	14.7	0.33				70 t48_c 34 top	ore Y	asm N		6 1K	37		+	2004 202	1	T48 uController pipelined, state machine	used in several projects UART, SPI & timer included
ag_6502	https://opencor		Oleg Odintsov	6502	8 8		James Brakef	824	6	1	176 ##			1.0 17.7	7 ILX	verilog	2 ag_65	02	yes N			Y		_	2012 201	2	verilog code generation, "phase leve	
system05	https://opencor	beta	John Kent, David Burn	6805	8 8	kintex-7-	3 James Brakef		6		204 ##					vhdl :	10 Syster	n05 Y	yes N	N 64	K 64K	Υ			2003 200	9 http://members.	optushome.com.au/jekent/	
nextz80	https://opencor		Nicolae Dumitrache	Z80	8 8		James Brakef	854 868 131	6	+	119 ##			1.0 46.0			3 NextZ	80CI Y	yes N	N 64		Y			2011 201	9	C503ith autom 10 hit steel anima	claim of 700 LUTs in Spartan-3 probably wrong
v6502 verilogbov	https://github.co		Daniel Loffgren Wenting Zhang	6502 risc-v			James bare o		1 6	+	250 ##		1.00			vhdl :	23 v6502		yes N yes N			Y		+	2019 202		Game Boy in Verilog, both CPU (SM	r www.youtube.com/watch?v=K3jH-f_r80E
tinyvliw8	https://opencor		Oliver Stecklina	VLIW	8 32		3 James hacked	895	6		149 ##						19 sysarc		N		6 1K	Υ			2013 202	0	tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs
gup	https://opencor		Kevin Phillipson	68HC11	8 8		James Brakef	925	A 1	1 1	127 ##			1.0 11.3		vhdl 2	25 gator	upr Y		N 64		Υ			2008 201	1 https://www.mil.	top level is schematic	
ucpuvhdl ae18	https://github.co	0.10.0.0	Reed Foster Shawn Tan	RISC PIC18	8 16		James 512 LU		6	\vdash	208 ##		0.00						asm N yes N			Y 12	2	7	2016 201	https://github.co	six tutorials on uCPUvhdl	using muCPUv2_1 of 3 upwards compatible de
fluid core	https://opencor		Azmathmoosa		8 16 8 12		James vivado James Brakef		4				0.33			verilog verilog	1 ae18_ 17 FluidC		yes N		K IIVI			8	2003 200	5 Incos://nackaday	not 100% compatable data width adj., mem sizes adj.	negative edge reset "clock"
navre	https://opencor	stable	Sebastien Bourdeaudu	AVR	8 16		James Brakef	990	6		207 ##				AILX	verilog	1 softus	b_n Y	yes N	64	K 64K	Y 72	3	32 2	2010 201	3 https://www.mill	AVR clone, part of www.milkymist.c	rg
light52	https://opencor		Jose Ruiz	8051	8 8		James Brakef	1022	6 1	1 1	154 ##			5.0 8.3			8 light5	2_m Y	yes N	N 64	K 64K	Υ			2012 201	8	targeted to balanced	~ 6 clocks/inst
r8051 8bit_piped_pro	https://github.co		Li Xinbing Mahesh Sukhdeo Palve	RISC	8 8		James Brakef James swapp		6 1	1	370 ##	_	0.33	1.0 116.4		verilog verilog		Y V	yes N	N 64	K 64K	Y 20	Η,		2015 201 2013 201	7 https://github.co	uses Perl as assembler	use Perl to generate ROM file
pet_fpga	https://github.co		Thomas Skibo	6502	8 8		James Brakef		6	1	242 ##							02 Y	yes N	N 64	K 64K	Y			2007 201		for Commodore PET	use i en to generate Row me
68hc05	https://opencor		Ulrich Riedel	6805	8 8	zu-3e	James vivado	1106 117	7 6		485 ##	_				vhdl	1 6805		yes N	N 64	K 64K				2007 200	9		68c05 & 68c08 very different Fmax
xmega_core	https://opencor	beta	Gheorghiu Iulian	AVR	8 16		James Brakef	1116	6	+		14.7		1.0 35.6					yes N		K 128K	Y 72	3	32	2017 201	https://git.morgo	8 AVR cores, 4 sets LUT counts post	
tv80	https://opencor		Scott Moore Guy Hutchison, Howar	8080 Z80	8 8		James Brakef James Brakef		6	+	299 ## 182 ##			9.0 9.3 3.0 16.6		verilog verilog			yes N ves N		K 64K	Y			2006 201	8 https://github.co	includes VGA display generator, thre derived from Daniel Wallner's T80.	
m16c5x	https://opencor	mature	Michael Morris	PIC16		spartan-3	3 Michael Morr	1217	4	3	60 ##		0.33	1.0 16.3	3 X Y	verilog	3 m16C	5x Y	yes N	Y 25	6 4K	Υ			2013 201	4	SOC LUT count	
system11	https://opencor		John Kent, David Burne				James Brakef		6	\Box			0.33		3 X Y	vhdl	17 cpu11	Υ	yes N	N 64	K 64K		\Box	1	2003 200	9 http://members.	known bugs & untested instructions	
apple2fpga avrtinyx61core	http://www.cs.c	0.10.0.0	Stephen A Edwards Andreas Hilvarsson	6502 AVR	8 8	20.00	James vivado James Brakef		6	7	195 ## 194 ##	v21.1	0.00	1.0 13.0 1.0 51.5			19 de2_t 1 mcu_		yes N yes N		K 64K	Y 72	 -	32	2007 200	9	emulation of Apple II computer	replaced Altera PLL with stub
ep8080	https://github.co		C.H. Ting	8080	8 8		3 James Brakef		6	+	184 ##			9.0 5.3					yes N			Y /2			2008 200	6 8080 data sheets	initialized Lattice memory blocks	work related to eP16
attiny_atmega	https://opencor	beta	Gheorghiu Iulian	AVR	8 16	zu-3e	James vivado	1366 116	5 6		179 ##	v21.1	0.33	1.0 43.1	L X Y	verilog	9 mega	cor Y	yes N	64	K 128K	Y 72			2018 201	9 https://git.morgo	configurable AVR processor w/8 cor	figurations
t80 hd63701	https://opencor		Daniel Wallner	Z80 6801	8 8		James Z80 m	1389	6 1		163 ##		0.33				5 T80a 6 HD63	Y	yes N		K 64K	Y			2002 201	8	Z80, 8080 & gameboy inst sets, seve	
8051	https://opencor	planning alpha	Tsuyoshi Hasegawa Simon Teran, Jakas	8051	8 8	spartan-6	6 James Brakef James area o		5 6	1 5	242 ##	_		1.0 1.8			6 HD63 32 oc805				K 64K	Y	\vdash	+	2014 201	6	Used in Atari game console, 6801 cl 8051 core includes several on-chip of	one? peripherals, like timers and counters
z80control	https://opencor		Tyler Pohl	Z80	8 8		James Brakef	1483	6		189 ##			3.0 14.0	XY	verilog !	55 top_d	e1 Y	yes N	N 64	K 64K	Υ			2010 201	2	Microprocessor targeting embedde	
system6801	https://opencor	0.00.0	Michael L. Hasenfratz		8 8		3 James Brakef	-00.	4	3	73 ##		0.00			vhdl :	15 wb_c	clor Y	yes N	N 64			\Box	_	2003 200	9 http://members.	based on John Kent's 6801	tested on Apex20K, Cyclone & Straix boards
ax8 avr_hp	https://opencor		Daniel Wallner Strauch Tobias	AVR AVR	8 16 8 16		6 James missin 3 James 2 slot I	1549 1554	6	1	213 ##		0.00		_		14 A90S1	200	yes N yes N	64	K 128K			32 32	2002 201 2010 201	2	both A90S1200 & A90S2313 hyper pipelined (eg barrel) AVR	inserted fake inst ROM
avr_fpga	https://opencor		Juergen Sauermann	AVR	8 16		3 James Brakef	1606	6 1	1 6	120 ##						20 cpu c	ore Y	yes N	64	K 128K			32	2009 201	D	extended lecture on FPGA uP design	1
avr_core	https://opencor	stable	Rusian Lepetenok	AVR	8 16		James vivado	1624 519	9 6		250 ##		0.33			verilog	70 avr_c	ore Y	yes N	64	K 128K	Y 72		32	2002 201	7	VHDL core also	
system09	https://opencor		John Kent, David Burne	6809	8 8		James Brakef		6	41	88 ##			3.0 6.0 1.0 7.8		vhdl 4	40 cpu09	I Y	yes N	N 64	K 64K	Y	\Box		2003 202	1 http://members.	from John Kent web page	opencores download URL incorrect, use col E
cpu6502_true_ 6809_6309	https://opencor		Jens Gutschmidt Aleiandro Paz Schmidt	6502 6809	8 8		James Brakef James vivado		7 6	+	159 ## 333 ##		0.33		-		7 r6502 5 MC68	_tc	yes N yes N	N 64	K 64K	Y		+	2008 201 2012 201	5	cycle accurate 6309 op-codes not implemented	does not match timing results of zynq+
df6805	www.hitechglob		Hitech Global	6805	8 8		Hitech Global	1690	4	\pm	83	*****	0.33			proprietar	у	Y	yes N	N 64	K 64K	Y				6805 data sheets	op codes not implemented	results of typiq ?
dp8051	https://www.dc		Digital Core Design	8051	8 8		Digital Core D	1699	6		200 ##			1.0 35.3		proprietar		Υ	yes N	64	K 64K				1999 199	9	also PIC, HC11, 68000, 680x, d32pro	,
a-z80 cast 8051	https://opencor		Goran Devic	Z80	8 8	zu-3e	James timing CAST I 820 sli		6	+ ,	41 ## 81 ##			1.0 7.7 3.0 5.0		verilog 2		op_c Y	yes N	N 64	K 64K	Y	!	32	2014 202	https://github.co	gate level reverse eng'd Z80 Cast has uP related IP	Complete implementation of a Sinclair ZX Spec
68hc08			Ulrich Riedel				James vivado		3 6	4			0.33) X	proprietar vhdl			yes N yes N				H		2007 200	nttp://www.cast-	Cast flas up related IP	68c05 & 68c08 very different Fmax
					- 1 3							, 1		-1		,			, .*		.,						1	

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTS D	# LOT?	blk ram r	dat a	tool MIPS ver /inst	clks/ KIPS inst /LUT		src	#src files	top file	chai fltg	1121		nax byte nst adrs	# inst		e year revis	secondary web link	note worthy	comments
altium/TSK51A	http://techdocs.	roprietar	Altium	8051	8 8	spartan-3	Altium	1890	4	1	50	0.33	6.0 1.	AILX	proprie	tary	,	yes N	N	64K	54K Y			2004 2017	CR0140.pdf, CR01	frozen, asm, C, C++, schem, VHDL & V	default clock speed is 50MHz
t51	https://opencor	stable	Andreas Voggeneder	8051	8 8	kintex-7-3	James Brakef	1942	6	1	147 ##	14.7 0.33	4.0 6.	2 IX	vhdl	17 T		yes N	N	64K	54K Y			2002 2010		8052 & 8032	8032 SoC
turbo8051	https://opencor	beta	Dinesh Annayya	8051	8 8	kintex-7-3	James Brakef	1985	6	1	127 ##	14.7 0.33	4.0 5.	3 IX	verilog	74 o	c8051_tc	yes N	N	64K	54K Y			2011 2016		includes perpherials	
oms8051mini	https://opencor	alpha	Simon Teran, Dinesh A	8051	8 8	kintex-7-3	James Brakef	1991	6	1 32	133 ##	14.7 0.33	5.0 4.	1 X Y	verilog	66 di	ligital_coi \	yes N		64K	54K Y			2000 2018			
wb_z80	https://opencor	stable	Brewster Porcella	Z80	8 8	kintex-7-3	James Brakef	2025	6		144 ##	14.7 0.33	3.0 7.	3 X	verilog	4 z8	80_core_ \	yes N	N	64K	54K Y			2004 2012		derived from Guy Hutchison TV80	Wishbone High Performance Z80
hc11core	http://www.gm	stable	Green Mountain Comp	68HC11	8 8	kintex-7-3	James Brakef	2190	6		127 ##	14.7 0.33	4.0 4.	3 X	vhdl	1 h	c11rtl	yes ?	N	64K	54K N	53	8	2 2000	6811 data sheets	restricted use license, with correction	ns
fpga-64	http://www.syn	stable	Peter Wendrich	6502	8 8	kintex-7-3	James Brakef	2210	6	2	156 ##	14.7 0.33	4.0 5.			26 fp	pga64_cd \	yes N	N	64K	54K Y		26	2005 2008		Rendition of Commodore 64	altera top level schematic
system68	https://opencor	stable	John Kent, David Burn	6801	8 8	spartan-3	James Brakef	2235	4	4	46 ##	14.7 0.33	4.0 1.	7 X Y	vhdl	21 c	pu68	yes N	N	64K	54K Y			2003 2009	http://members.c	ptushome.com.au/jekent/	
pulserain	https://github.co	stable	PulseRain Tech LLC	8051	8 8	arria-2	James some :	2376	A	2 41	130 ##	q18.0 0.33	3.0 6.) I	system	25 FI	P51_fast \	yes N	Υ	64K	54K Y			2017 2018	https://www.puls	1 clk/inst, intended for Max10	
z80soc	https://opencor	stable	Ronivon Costa	Z80	8 8	spartan-3	James Brakef	2474	4	2 19	78 ##	14.7 0.33	3.0 3.	I IX Y	vhdl	19 to	op_s3e \	yes N	N	64K	54K Y			2008 2016		based on Daniel Wallner's T80	
altium/TSK80x	http://techdocs.	roprietar	Altium	Z80	8 8	spartan-3	Altium	2558	4		50	0.33	3.0 2.	AILX	proprie	tary	,	yes N	N	64K	54K Y			2004 2017	CR0140.pdf, CR01	frozen, asm, C, C++, schem, VHDL & V	default clock speed is 50MHz
socz80	http://sowerbut	stable	Will Sowerbutts	Z80	8 8	spartan-6	James constr	2568	6	15	93 ##	14.7 0.33	3.0 4.	X	vhdl	25 to	op_level \	yes N	N	64K	54K Y			2013 2014		based on Daniel Wallner's T80, for Pa	pillio Pro board
pavr	https://opencor	alpha	Doru Cuturela	AVR	8 16	kintex-7-3	James Brakef	2630	6	1	132 ##	14.7 0.33	1.0 16.	X	vhdl	18 p	avr_cont \	yes N	Υ	4K	4M Y	72	32	6 2003 2009		superset of AVR	
i8051		stable	Tony Givargis	8051	8 8	kintex-7-3	James Brakef	2690	6	1 1	105 ##	14.7 0.33	4.0 3.	2 X	vhdl	9 i8	8051_all	yes N		64K	54K Y			1999 1999		author has book & course	Embedded System Design: A Unified Hardware
dalton_8051	www.cs.ucr.edu	stable	Tony Givargis	8051	8 8	kintex-7-3	James Brakef	2725	6	1 1	105 ##	14.7 0.33	1.0 12.	7 X	vhdl	7 i8	8051_all \	yes N	N	64K	54K Y			1999 2003		ASIC	
atmega8_pong	https://fr.wikive	stable	Juergen Sauermann	AVR	8 16	spartan-3	James clock o	2767	4	1 10	53 ##	14.7 0.33	1.0 6.	3 X Y	vhdl	37 a	vr_fpga_ \	yes N		64K	54K Y	17	4	2017 2017		several projects using avr core	uses Sauermann core
mc8051	http://www.ore	stable	Helmut Mayrhofer	8051	8 8	kintex-7-3	James Brakef	3022	6	1	83 ##	14.7 0.33	4.0 2.	3 X	vhdl	49 m	nc8051co \	yes N	N	256	54K Y			1999 2013	www.oreganosyst	fast 8051, version available with float	ing-point by David Lundgren
c88	https://github.co	alpha	Daniiel Bailey	accum	8 8	kintex-7-3	James Brakef	3088	6	2	167 ##	14.7 0.33	2.0 8.	X	vhdl	25 C	. 88	asm N		8 :	256 Y	10	8	2015 2015	https://www.you	only 8 memory locations	used 3658 Dff, doesn't infer block or LUT RAM
jca		stable	John Cronin	RISC	8 32	kintex-7-3	James replac	3287	6	3 3	157 ##	14.7 0.33	1.0 15.	3 IX Y	verilog	17 sc	ос		П				16			has VGA controller, plays Pong	altera memories
cpu86	http://www.ht-l	beta	Hans Tiggeler	x86	8 8	kintex-7-3	James Brakef	3421	6	1	127 ##	14.7 0.17	2.0 3.	L X	vhdl	23 cr	pu86 top	yes N	N	1M	1M Y			2002 2018	http://www.ht-lal	8088 clone	ht-labs offers several uP cores
mycpu	http://www.my	mature	Dennis Kuschel	accum	8 8	kintex-7-3	James Brakef	3428	6	1	155 ##	14.7 0.33	3.0 5.	Х	vhdl	28 c	pu_top \	/ N	- 6	64M 6	4M Y			2010		originally in TTL	micro-coded
z3	https://opencor	stable	Charles Cole	CISC	8 8	arria-2	James Brakef	3495	A	2	141 ##	18.0 0.33	3.0 4.	1 1	verilog	3 b	oss	1	1	128K 1	28K			2014 2014	https://en.wikiper	Infocom Z-Machine V3, youtube vide	http://inform-fiction.org/zmachine/standards/
cpu65c02_true	https://opencor	stable	Jens Gutschmidt	6502	8 8	spartan-6	James latch v	4794	6		47 ##	14.7 0.33	4.0 0.	3 X	vhdl	8 cc	ore	yes N	N	64K	54K Y			2008 2021		cycle accurate	
lattice6502	https://opencor	beta	Ian Chapman	6502	8 8	kintex-7-3	James Brakef	4942	6		214 ##	14.7 0.33	4.0 3.	х .	vhdl	3 gl	hdl_proc \	yes N	N	64K	54K Y			2010 2010		targeted to LCMXO2280	
rtf6809	https://github.co	alpha	Robert Finch	6809	8 8	kintex-7-3	James many	7506	6	1 2	106 ##	14.7 0.33	4.0 1.	2 X	verilog	4 rt	tf6809	yes N	N	4G	4G Y		8	2012 2015	http://www.finitr	6809 with 32-bit "FAR" addressing	probably for simulation?
mxp	http://vectorblo	stable	VectorBlox Computing	vect	8	zynq45-7	vectorblox	39856	6 6	4 81	175 ##	v17.2 1.00	0.1 35.		proprie	tary	,	r i						2012 2017	http://www.ece.u	MXP Matrix Processor is a scalable so	LUT count for 8 lanes with custom inst
lem4 9	https://opencor	beta	James Brakefield	accum	4 9	kintex-7-3	James 1 stage	144	-	-	195 ##	14.5 0.16	1.0 216.	7 IX	vhdl	2 1-	em1 9 '	, N	Υ	22	2K N	24		1 2016		binary & BCD digit addition, speed m	-de
lem4_9	https://opencor	beta	James Brakefield	accum		zu-2e	James 1 stage	210	0			v20.1 0.24			vhdl		em1 9ptr \			512		24		1 2016			4 index registers: (ix).(ix).(ix++).(ix+off)
mcs-4	https://opencor		Reece Pollack	4004	_		James Brakef	228	6		376 ##	14.7 0.16		X	verilog		4004	N N			4K N	24	-	2012 2012		4004 was multi-chip	4004 CPU & MCS-4
t400	https://opencor		Arnim Laeuger	COP400	,		Arnim Laeuge	643	3		60	0.16	4.0 66.		vhdl		4004 400 core \				1K Y			2012 2012		implementation of National's 4-bit CO	
jane nn	nttps.//opencor		Suresh Devanathan	RISC			James Brakef	723	6	1 4	178 ##	14.7 0.33			vhdl		rocessor '	yes N	++	04	TK T	27	16	2008 2009		neural network microprocessor, spec	
								723	-										\Box			21					ionico registers
lem1_9min	https://opencor		James Brakefield	accum			James 1 stage	63	6		358 ##	14.5 0.04			vhdl		em1_9mi \		Υ		2K N	8	64	1 2003 2009		logic emulation machine	
lem1_9	https://opencor		James Brakefield	accum			James 1 stage	75	6		171 ##	14.5 0.04			vhdl		em1_9 \			32		24		1 2016 2017		single bit at a time, absolute adrs	
lem1_9ptr	https://opencor	beta	James Brakefield	accum	1 9	kintex-7-3	James 1 stage	147	6	1	176 ##	14.5 0.06	1.0 72.) IX	vhdl	2 le	em1_9ptr \	/ N	Y	512	2K N	24	\perp	1 2016		use speed opt, logic emulation mach	4 index registers: (ix),(ix),(ix++),(ix+off)
															1				Ш								
85	# usable(beta, st	0	10	25		14	blank	415	#		415 #	5	1	3 verilog	190	n	on-blank	306 27									

85 :	# usable(beta, st	0	10	25	14	blank	4:	15	#	415	#	5	13 verilog	190
38 '	"B" or "X" of lim	0		414	415	a							415 vhdl	182
MIPS/MHz Pro-	rating for data size	::			37	zu-3e							sys verilog	14
1-bit	0.04		16-bit	0.67	64-bit		2.	00					proprietary	19
4-bit	0.17		24-bit	0.80	Silicon A	rea equi	ivalents						scala	2
8-bit	0.33		32-bit	1.00	LUTS/DS	P48	16	5:1						
12-bit	0.40		48-bit	1.50	LUTS/Blo	ock RAM	32	2:1						
Under the assur	mption that the con	e is cap	able of one instuction	per clock										

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_uP_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available

59 Web page DMIPS p en.wikipedia.org/wiki/Instructions per community.freesc www.eembc.org/coremark/index.php
5 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/Instructions.per_second

75	_paper_only
60	educational
25	_weak_start
8	_up_cores
5	in limbo
10	planning
52	simulation
573	main+sim
521	net main
644	total

259	VHDL
277	Verilog
26	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
35	proprietary
13	other
4	Schematics
635	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)

_uP_all_soft opencores or folder prmary link	status author style / g tolone	#src files top file of the fil
Itg pt	does the compile, place, route & timing run include floating point?	
lav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)	1
nax data	maximum data address	
nax inst	maximum instruction address	1
oyte adrs	is byte addressing provided	1
inst inst	number of unique instructions, conditionals count as one instruction, somewhat subjective	1
adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++, -indir; (indir), (indir++), (indir), (indexed), abs-short/direct page, scaled	1
t reg	number of registers in register file	1
oipe len	number of pipeline stages	1
tart year	year of first design activity	1
ast revis	last year for revisions or web page updates	1
econdary web link	secondary web address	1
note worthy	anything special about the design	1

note worthy

comments