_uP_all_soft	opencores or	r status	author	style /	ata sz st sz	FPGA	repor con		Dff 5	S blk	F a	tool Mi	PS clks/ I	CIPS v	ren 2	src #src		chai	fltg -	max	max b	yte <u>t</u> ad	r #	star	t last	secondary web	note worthy	comments
folder	prmary link		@202	clone	<u>2.</u> 0		ter ent	ts ALUT	5	E ram r	max T	ver /ir	st inst /	LUT	dor	ด์ code files		0	pt i	dat	inst a	drs # mo	d reg	yea	r revis	link	,	
	ore uP Inve			3 James B	гакепен	,																						
cpu11	https://githuh	•	1801BM1	PDP11	16 16	;	1				_	1 1		-	_	verilog		Y yes	I In	N 64K	64K	Y 70 13	1 8	201	4 2020	1	2 versions PDP-11 uP reverse engine	USSR uP, no DEC prototype, proprietary die d
vm80a	https://github		1801BM1	8080		cyclone-3		607	4		104				_	verilog		ı yes	Η.	1 041	0410	70 1	-		4 2018			se engineered from silicon die, 607 4LUTs, 104N
myproc	https://github		A. Raamakrishnan		32 32	2										verilog			N	4G			32		2017		uP for educational purposes: myproc	
reverse-u16	https://github	.c stable			8 8	-,			4		247 #	# 14.7 0		57.5	XΥ		zxpoly	Y yes		0 64K		Υ	$\perp$	201			SOC project using T80, HDMI generat	retro Z80 based on T80 by Daniel Wallner
copyblaze verysimplecpu	https://openc	or stable	Abdallah Elibrahimi Abdullah Yıldız	picoBlaz		kintex-7-3	lames miss	sin 622	6	+	21/ #	# 14.7 0	.33 2.0	57.5	IX	vhdl 16 verilog	cp_copyb	Y asm Y yes		256 N 16K		Y 8 2	+		1 2016 4 2019	https://github.com	wishbone extras educational, 2 address, public version	n is missing processor PTI
e0c6200	https://github	LCOIN/IVICES	Adam Gastineau		4 12									-	1 \	Y system v 54	cpu	Y	N		4K	N 0 2	+		3 2023	nttps://github.com	Tamagotchi P1 for Analogue-Pocket/	
y86-64	https://github	.c early	Adithya Sunil		64 8										Ť	verilog									2021			educational
forwardcom	https://github	.c stable	Agner Fog	cisc	32 32		Agner Fog		4990 6			# v20.1 1			Х	system v 18		Y asm	Υ			Υ	64		6 2023			x86 adr modes, vector inst use width of vect r
forwardcom	https://github	or stable	Agner Fog Ahmed Shahein	cisc	64 32 8 8	uuix ,			7392 6	$\perp$		# v20.1 2 # 14.7 0		5.5	X	system v 18 vhdl 15		Y asm	Y N	64K		Y 5	64		6 2023 2 2022	https://www.forw	x86 like, complete ISA, MMX & vecto Simple as Possible Computer from M	x86 adr modes, vector inst use width of vect r
ben eater up	https://githuh		Aiith Thomas	accum			iames no L	48	0		200 ##	# 14.7 0	.10 4.0 1	104.2	^+		mp_struc test_cpu					Y 10	+	201	2022	https://eater.net/	based on Ben Eater's tutorial on build	
blue	https://openc	or stable	Al Williams	accum	16 16	spartan-3	lames rem	1025	4		63 ##			41.1	х		topbox	web	N	4K		N 16	2	200	9 2010	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	derived from Caxton Foster's Blue	http://www.youtube.com/watch?v=dt4zezZP
cardiac	https://openc		Al Williams			spartan-3			4		71 #		.30 1.0	38.5	Х		vtach	Y asm	N	100	100	N 10			3 2019	https://www.cs.di	CARDboard Illustrative Aid to Compu	
one-der	http://www.d	rd untested			32	spartan-3			4	+		# 14.7 1		.02.2	_	verilog 18		V		50014	50014	v 20			9 2009		The One Instruction Wonder	TTA
eight32 zpuflex	https://github	.com/robin	Alastair M. Robinson	accum		cyclone-4 cyclone-3	Alasta appi	rox 1300	4	+	133	1	.00 1.0 1	102.3	-		eightthirt zpu_core					Y 28 Y 37	8		9 2023 4 2015	https://retroramb	5-bit op-code & 3-bit reg # addditional instructions	full tool set, see github page for ISA description
amic-0	https://github		Alberto Moriconi		32 8		lames viva	ido 622	357 6		250 ##	# v21.1 1	.00 1.0 4	101.9	$\dashv$		processor	i yes	- 14	40	70	. 3/	11	201	7 2013	THE PERSON NAMED IN COLUMN 1	based on mic-1 by Andrew Tanenbau	uCode, usually Java virtual machine
6809_6309	https://openc	or beta	Alejandro Paz Schmid	dt 6809	8 8	zu-3e	lames viva		367 6			# v21.1 0		21.7 A	AILX E		MC6809_	Y yes	N N	N 64K		Υ			2 2015		6309 op-codes not implemented	does not match timing results of zynq+
6809_6309	https://openc	or beta	Alejandro Paz Schmid	dt 6809	8 8	JUGUA 3			A			# q14.0 0			AILX E		MC6809_	Yyes	N N	0 64K		Y 44 13			2 2015		6309 op-codes not implemented	
6809_6309 6809_6309	https://openc		Alejandro Paz Schmid Alejandro Paz Schmid		8 8	kintex-7-3.			370 6 A		_	# 14.7 0 # g18.0 0				B verilog 5 B verilog 5								_	2 2015	-	6309 op-codes not implemented 6309 op-codes not implemented	
brainfuckcpu	https://openc	or beta	Aleksander Kaminski	mem	8 3	kintex-7-3			6			# 14.7 0		157.2	Х	verilog 1	brainfuck	_cpu	N Y	/	J-41K	8	0		4 2015	http://www.cliffor		adj prog & data mem size, terrible name
ao486	https://openc	or beta	Aleksander Osman	x86		zu-2e	lames Brak	kef altera a	valon IO 6		#	# v20.1 1	00 1.0			y system v 85	ao486	Y yes				Υ		201	4 2014	https://github.cor	complete 486, SoC configuration	non-SoC, no MMU, not superscalar
ao486	https://openc	or beta	Aleksander Osman	x86	32 8	-,				4 47		# q13.1 1				y system v 85		Y yes	L		4G		11		4 2014	https://www.stuff		Henry Wong thesis at U.Toronto, also youtub
ao68000 aoocs	https://openc	or beta	Aleksander Osman Aleksander Osman	68000	16 16	dilla 2		kef 3479 r O 26227	A 4			# q13.1 0 # q10.1 0				Y verilog 1 Y verilog 22	ao68000	or yes or yes	N N	4G 4G		Y	++		0 2012		uses microcode, instruction prefetch	
aoocs	https://github		Aleksander Osman			kintex-7-3	lames alte	ra pimitive			#		.00 1.0	-	1 1	Y verilog 22	anOCS	on yes	N		4G				0 2011		uses ao68000 core, Amiga chip set er uses ao68000 core, Amiga chip set er	Wishbone Amiga OCS SoC
aoocs	https://github		Aleksander Osman			arria-2			A	2 43		# q18.0 0				Y verilog 22		or yes		4G	4G				0 2011		uses ao68000 core, Amiga chip set er	
aoocs	https://github	.c beta	Aleksander Osman		16 16				4			# q18.0 0		0.3	1 1	Y verilog 22	aoOCS	om yes	N	4G		Υ			0 2011		uses ao 68000 core, Amiga chip set er	Wishbone Amiga OCS SoC
aor3000	https://openc		Aleksander Osman	MIPS	32 32	zu-3e						# v21.1 1				verilog 19			N		4G		32	5 201			MIPS R3000A compatible, has MMU	
aor3000 dlx calvino	https://openc	or beta	Aleksander Osman Alessandro Calvino	DLX	32 32	kintex-7-3	lames Brak	kef 5307	6	4 9	129 #	# 14.7 1	.00 1.0	24.2	IX	verilog 19 vhdl	aoR3000	Y yes Y yes	N N	4G 4G	4G	Y	32 32	5 201	2015		MIPS R3000A compatible, has MMU masters thesis	also supports Synopsys Design Compiler
dlx chiara	https://github	.c stable			32 32	kintex-7-3	lames Brak	kef 2915	6		90 ##	# 14.7 1	.00 1.0	30.9	х		a-dlx	Y yes	_	4G			32	5 201	7 2017		Course project, no RTL comments, VI	
riscv_lowrisc	https://github	.c scala	Alex Bradbury		32 32										١	Y scala									2017	http://www.lowri	version 0.4-lowRISC with tagged men	nory and minion core
lxp32	https://openc		Alex Kuznetsov		32 32		lames Brak		6		250 ##				AIX		lxp32u_tc		N N	√ 4G		Y 30	256	3 201		https://lxp32.githu	register file in block RAM	vendor neutral source code, no div inst
lxp32 openfire core	https://openc	or beta	Alex Kuznetsov Alex Marschner, Step	RISC	32 32		lames Brak		file 6	3 1	196 #		.00 2.0 1 .33 1.0	115.4 A	AIX		lxp32u_to openfire		1 N			Y 30	256 32	3 201	7 2009	https://lxp32.githi	register file in block RAM OpenFire Processor Core	vendor neutral source code, no div inst "FPGA Proven"
gl85	http://simlab.		Alex Miczo		8 8								.33 4.0		х		i8085	Y yes	N N			Y	32	199		http://www.fpga.	also a TTL implementation in VHDL	TT GATTOVEII
risc16_archer	https://github	.csimulatio	Alexander Archer	RISC		zu5e .		ulation only								vhdl 7	cpu	Υ	N	64K		N 14	8		2019		educational	inspired by the ARM7 ISA
riscv_paranut	https://github	,	Alexander Bahle		32 32					$\perp$				_	_		paranut	Y yes		4G	4G	-	32		2021	https://ees.hs-aug		Effic embed Sys group Un of Applied Sciences
hrm-cpu riscy rybs	https://github	.com/CTSRI	Alexandre Dumont Alexandre Joannou		8 16 32 32	0				+						verilog bluesper 33		Y ves	N N	46		Y 16 2	32	201	2019		modelled on "Human Resource Mach	nine" in Bluespec, requires bluespec, no verilog code
sayeh process	https://openc		Alireza Haghdoost, Ai		16 8	kintex-7-3	lames Brak	kef 479	6	1	164 #	# 14.7 0	67 1.0 2	229.7	x	verilog 13	Saveh		N	64K		<u> </u>	32	200	8 2009	haghdoost.persiar		simple RISC
an-noc-mpsoc	https://openc		Alireza Monemi	uBlaze	32 32	zu-3e			6	3 1		# v21.1 1			ΧΥ	y verilog 90	aeMB_to	Y yes	N	4G		Υ			4 2019		choice of lm32, aeMB, mor1kx or or1	full system has network of cores
an-noc-mpsoc	https://openc	or mature	Alireza Monemi			kintex-7-3	lames Brak	kef 1164	6	3 1	192 #	# i14.7 1	00 1.0 1	165.2	XΥ	y verilog 90	aeMB	Y yes	N	4G	4G	Υ		201	4 2017		choice of Im32, aeMB, mor1kx or or1	
openxlr8 nios2	https://github	.com/Aloriu	alorium technology	AVR	8 16	stratix-3	1 haza	sis: 1020	A	+	200 #	# a13.1 0	90 1.0 2	) F F O	٠ ١	Y verilog	1	V		4G	46	v	32	200	2019	https://www.alori	AVR clone, Sno and Hinj Arduino com fltg-pt, caches & MMU options	https://www.youtube.com/watch?v=Drr1M9: Nios II/f: fastest version, DMIPS adi, 2.15 Core
nios2		proprietar proprietar			32 32				A			# q16.0 0			+	proprietary proprietary		Y yes Y yes	opt	4G		Y	32	200			fltg-pt, caches & MMU options	Nios II/e: min LUTs version, DMIPS adj, 2.15 Core
altium/TSK165	http://techdo	csproprietar		PIC16	8 12			416	4		50		.33 2.0	19.8 A	ILX	proprietary		Y yes	N Y			Υ		200	4 2017	CR0140.pdf, CR01	frozen, asm, C, C++, schem, VHDL & V	
altium/TSK300		cs proprietar		RISC	32 32		Altium	2426	4		50		.00 1.0		AILX	proprietary		Y yes	N N	4G	4G	Υ			4 2017		frozen, asm, C, C++, schem, VHDL & V	
altium/TSK51/		csproprietar			8 8			1890	4	1	50			-	AILX	proprietary		Y yes				Υ		_	4 2017		frozen, asm, C, C++, schem, VHDL & V	
altium/TSK80x zpuino	http://techdo	cs proprietar	Alvaro Lopes	Z80 forth	8 8 32 8	operten e		2558 kef 2547	4	4 12	50 126 ##		33 3.0	12.3	V V	proprietary Y vhdl	panilio n	Y yes	N N			Y 37	+	200	4 2017	скот40.рат, скот	frozen, asm, C, C++, schem, VHDL & \ SoC version of modified ZPU	pipelined, removed ucf file
mano-comput	https://github	aipiid com/Amin	Amin Aliari		16 16		ornes bidk	234/	"	-1 12	120 ##	. 17./ 1	4.0	22.3	+		papilio_p sayeh	Y yes	N			N 25	+	200	2020	https://en.wikiped		different use of sayeh: simple & yet enough
multi-cycle-cp	https://github	.com/Amrik	Amrik Sadhra		32 32												top_level					Y 21	32	201	6 2016		nicely documented with state diagram	spreadsheet for test programs, ISE project
riscv_ucoded	https://github	.com/andm	andmiele		32 32				$\Box$	4	$\perp \Gamma$	1	.00 3.0		Ţ.	system v 14	systemTo		N			Υ	32		2022	Lu. 11 6 .	micro-coded, 3-4 clocks/inst, base int	teger ISA
softavrcore af65k	https://openc	ores.org/pr	Andras Pal Andre Fachat	AVR 6502	8 16		lames Brok	kef 4424	6	++	69 ##	# 14.7 1	00 4.0		XL Y	verilog 14	top gecko65k	Y yes	N N	64K	64K	Y	++		9 2023 1 2019	http://www.6502	full implementation of AVR 2-stage p extended 6502 AKA 65K with 16, 32 of	variants: VR2, AVR2.5, AVR3, AVR4 & AVR5
af65k	https://github	.ci alpha		6502	32 8	zu-3e	lames viva	ido 4424	6	+	69 #		.00 4.0	3.9	Х		gecko65k	Υ	N N	V	-+	+	+	201	1 2019	http://www.6502	extended 6502 AKA 65K with 16, 32 c	
riscompatible	https://openc		Andre Soares	RISC	32 32	kintex-7-3	lames set l	IO 2167	6	1	145 ##		.00 3.0	22.3	х		riscompa	Y yes	N Y	/ 4G	4G	Υ	16	201	4		based on RISCO processor by Junque	
kpu	https://github	.c alpha	Andrea Corallo		32 32		lames miss		6	3	19 ##	# 14.7 1	.00 1.0		XΥ	Y verilog 19		Y yes	N Y	/ 4G	4G		32	201	6 2018		KPU is a minimal system on chip writ	ten used as testbench for the KPU core
schoolmips	https://github	.com/MIPS1	Andrea Guerrieri Andreas Hilvarsson	RISC	32 32 16 16		lames Brak	kef 377		++	194 ##	4 14 7 -	67 1.0 3	145.5		vhdl 7	L	yes	N N	4G N 64K		<del>,      </del>	16	20-	0 204-	https://github.com	small MIPS CPU core originally based	schoolMIPS has several versions maximal features
alwcpu avrtinyx61core	https://openc	- u.pc	Andreas Hilvarsson Andreas Hilvarsson	AVR	8 16				6			# 14.7 0 # 14.7 0			X		top mcu_core	pme yes	N	64K		Y 72	32		9 2010 8 2009	1	lightweight CPU	maximal reacures
riscv_pulpino	https://github		Andreas Kurth	risc-v	0 1				A			# q18.0				system v 9		Y yes		4G		Υ /2	32		5 2020	http://www.pulp-	pulpissimo is single core "pulp" with	interest in non-riscv ISA expansion
classy_core_1	https://github	.com/classy	Andreas Schweizer	,,,,,,	8 16	partan 5			4			# 14.7 0			1	vhdl 8	top	Y yes	N	64K		Y 72	32		2019		adjuct to some custom logic	Implementing a CPU in VHDL parts 13
t51	https://openc	or stable			8 8 32 8				6			# 14.7 0 # 14.7 1			X X		T8032 Board	Y yes	N N	16M		Y 512	512	200	2 2010		8052 & 8032	8032 SoC
nige_machine riscv_rocket	https://github		Andrew Read Andrew Waterman		32 8		arries Brak	Nei 5033	ь	0 33	123 #	+ 14./ 1	.00 1.0	24.5	^	Y scala	poard	Y yes Y yes	N	16M 4G		y 312	32	201	6 2018		standalone Forth system	nttps://www.youtube.com/watcn?v=PRItE8ql
or1k_marocch			Andrey Bacherov		32 32		_	+	<del>                                     </del>	+		1 1	+	-	+	verilog	<del>                                     </del>	Y yes			_	Y	32	_	2 2019	https://github.com	continous regression tests	Implements a variant of Tomasulo algorithm
cpu-arm	https://github	.com/techo	Ankit Solanki	ARM	32 32	2								コ	⇉		processor		Υ	4G	4G	Y 80	16		2018		Design, implementation and simulati	
moxie	https://github	.c stable	Anthony Green	RISC	32 32			sing modul	e A			# q18.0 1				verilog 16	moxie					Υ	16		9 2017	https://github.com	n/atgreen/moxie-cores	four read, two write register file missing
moxielite	https://github	Judic	Anthony Green			kintex-7-3			6			# 14.7 1			Х		moxielite		$\vdash$			Υ	16		9 2017	https://github.com	n/atgreen/moxie-cores	
moxielite microwatt	https://github	.c stable	Anthony Green	RISC	32 32	2 arria-2	lames Brak	kef 2696	A	4	93 ##	# q18.0 1	.00 1.0	34.6	X		moxielite toplevel	-	$\vdash$			Y	16		9 2017 9 2023	https://github.com	n/atgreen/moxie-cores	has vivade instructions assessed miss 2.15
riscv rv16poc	https://github	.com/Antor	anton blanchard Anton Mause		32 32 16 32		-	+		++		+	+	-+	A A		rv16poc	Y yes	N			Y 33	32		9 2023 9 2023	nttps://openpowe	open source PPC from IBM small 16 bit CPU based on RISC-V RV3	has vivado instructions, supports microPythor reduced version of Actel RISC-V?
openfire2	https://openc	or beta	Antonio Anton		32 32		lames Brak	kef 1201	6	3 2	105 #	# 14.7 1	.00 1.0			virul 10 V verilog 27	openfire	Y yes					32		7 2012		"FPGA Proven"	derived from Stephen Craven's OpenFire
riscv_engine-v	https://github	.c untested	Antti Lukats		32 32			306	4				00 6.7					Y yes	N	4G	4G	Y 45	32		8 2018	https://riscv.org/2	RISC-V contest 2nd place, 8-bit ALU	no source for xilinx, no implementation docs

folder	opencores of prmary link	ctat	us	author	style /	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT	Dff }	S E rar	F n max	tool date	MIPS /inst	clks/ inst /	KIPS v	en os c	src #sr ode file		턴 chai	fltg -	max dat	max byte inst adrs		# PIP	start I		secondary web link	note worthy	comments
vhdl-processor	https://githul	o.com/la	zvor Ar	nurag Saha Roy	RISC	8 16	;	incom	plete sour	rce code							vh	dl 8	processor	Y		256	256		16	2	019		"generic 8-bit processor"	no memory, just IO locations
ladybug	https://githul	o.c unte	sted Ar	rlet Ottens		8 8												rilog	p. cccccc.		N N					2	016	http://ladvbug.xs4	all.nl/arlet/fpga/6502/	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
stack-cpu				rlet Ottens	stack		;				$\top$							rilog 2	cpu		T T			23			017		3 or 4 stacks, load/store with stack de	xilinx block RAM
verilog-6502	https://githul				6502			James vivado		112 6	5	333	## v21.	0.33	3.0	77.2	X ve	rilog 2	cpu	yes	N N	64K	64K Y			2007 2			all.nl/arlet/fpga/6502/	sync memory, e.g. use block RAM
verilog-6502	https://githul	o.c stal	ole Ar	rlet Ottens		8 8		James Brakef	407	6	5	200	## 14.	0.33	4.0		X ve	rilog 2	сри		N N					2007 2		http://ladybug.xs4	all.nl/arlet/fpga/6502/	, , ,
verilog-65C02	https://githul	o.c alp	ha Ar	rlet Ottens	6502	16 8	zu-3e	James vivado	327	98 6	5	370	## v21.:	0.33	3.0	124.6	X ve	rilog 26	сри		N N					2011 2	021	https://github.cor	used in 100MHZ 6502 DIP module	rewritten for 6LUTs, spartan6 version has blac
verilog-65C02	https://githul			rlet Ottens	6502	16 8		James remov		6	5	2 204		0.67	4.0		ve	rilog 5	gop16	yes	N N	1 4G	4G			2011 2	018	http://forum.6502	16-bit data RAM "bytes"	boot ROM mapped to LUTs?
ARM_Cortex_A	https://devel	op AS	IC AF	RM .	ARM A53	64 32	asic	Xilinx	6000	Α	Α .	1500		2.00	0.5	1000	asi			Y yes			Υ					https://en.wikiped	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
ARM Cortex A	https://devel	opi AS	IC AF	RM	ARM A9	32 16	arria V	altera	4500	А	Α .	1050		2.50	1.0	83.3	asi	ic		Y yes	Υ	4G		80	16 10	2	012	https://en.wikiped	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
ARM Cortex I	https://www.	arpropri	etar AF	RM	ARM M1	32 16	5			6	5			1.00	1.0		X en			Y yes	N	4G	4G Y		16 3	2	019	https://www.arm.		RTL, uses Digilent A7 or S7 board, AIX bus inter
ARM_Cortex_I	http://www.a	rmropri	etar AF	RM	ARM M1	32 16	virtex-5	ARM 65nm	1900	6	5	200		1.00	1.0	L05.3 A	AIX pro	oprietary		Y yes	N	4G	4G Y		16 3	2007		https://en.wikiped	ARM Cortex M0, M1 & M3 avail for Fi	see xilinx Xcell64
ARM Cortex F	https://devel		IC AF			32 16		Xilinx		А		600			1.0		asi			Y yes	Υ	4G	4G Y		16			https://en.wikiped	uses pro-rated LC area	real-time interrupt handling
sayeh cpu	https://githul			rmin Kazemi	RISC	16 16	5							0.67	1.0		vh	dl	Sayeh	Y asm					64	2	017		16-bit MIPS, data flow schematic	64 word reg file?
t400	https://opend				COP400	4 8	spartan-2	Arnim Laeuge	643	3	3	2 60		0.16	4.0	3.7	IX vh		t400_core							2006 2	009		implementation of National's 4-bit CO	
t48	https://opend				MCS-48	8 8	cvclone-1	Arnim Laeuge	738	4	1	1 59		0.33	4.0	6.6	IX vh		t48 core							2004 2	022		T48 uController	used in several projects
riscv percival	https://githul	o.com/ai		rTeCS (Un Madrid)	risc-v	64 32	kintex7	ArTeC largest	57129	27996 6	5	50	v20.2	1.00	2.0	0.4	X sys	stem v ~6	)	Y yes	N	16E	16E Y		32	2017 2	022	https://github.cor	Open-Source Posit RISC-V Core with 0	Quire Capability, cav6(AKA Ariane) derivative
crisv32 axis e	http://develo	pe as	ic Ax	kis Communications	RISC	32 16	i											oprietary		Y yes		4G	4G Y		16	2	007	http://developer.a	embedded comm	very dated product
softcore-cpu	https://githul	o.com/A	yme Ay	ymen Sekhri	RISC	32 16	i										I vh	dl 15						32	7	2019 2	020		course project, seven "x86" registers,	32-bit immediates, multi-cycle design
fluid core	https://opend	or alp	ha Az	zmathmoosa	RISC	8 12		James Brakef	956	4	1	381	## 14.	0.33	1.0	131.7	X ve	rilog 17			N Y				8	2015 2			data width adi mem sizes adi.	, ,
riscv croyde	https://githul			en Marshall	risc-v	64 32											Y sys	stem v 35			N	16Q	16Q Y		32 3	2021 2			64-bit rv64imck ISA	small, simple yet SOC, see also his tim & vanill
riscv vanilla	https://github	o.ci veri	ied Be	en Marshall	risc-v	32 32	zu-5e	James IO limi	2422	6	5		## v21.	1.00	2.0		ve	rilog 26	frv cpu a	Y ves	N	4G	4G Y		32 5	2	019		"toy" 5 stage RISC-V CPU, implement	ng the rv32imc
riscv vanilla	https://githul	o.c veri	ied Be	en Marshall		32 32	artix-7	Ben Marshall	2422	6	5	150		1.00	2.0	31.0	VP	rilog 26	frv_cpu_a						32 5	2	019		"toy" 5 stage RISC-V CPU, implement	
tim				en Marshall		32 8		James degen			5		## v21.:		3.0	-1	vh	dl 15	top	Y	Y	4G	4G Y	50		2014 2			TIM: Tiny Instruction Machine, variab	
b16	www.bernd-r	oay stal	ole Be	ernd Paysan	forth	16 5		James Brakef			5			0.67	1.0		IX ve		b16-small							2002 2	019	https://github.con	two versions: one/15 source files, de	rived from c18
b16	www.bernd-p			ernd Paysan		16 5		James Brakef		6	5	134	## 14.	0.67	1.0			rilog 15		Y yes						2002 2		https://github.con	two versions: one/15 source files, de	
qnice-fpga	https://qnice-			ernd Ulmann		16 16											Y vh		quince c	Y yes	N N	64K	64K N	18 4	16	2	020	https://github.com	derived from NICE: http://www.vaxm	
magic-1	http://www.h					8 8	1					T			-			nematic		Y yes	N	2M	2M Y	256 5	7	2004 2	014	https://hackadav.i	TTL computer, 6809ish, schematics o	
riscv_piccolo	https://githul	o.c unte	sted BI	ueSpec	risc-v	32 32	1										bli	espec ve	ilog	Y yes	N	4G	4G Y		32 3	2018 2	018			or low-end applications (e.g., embedded, IoT),
cd16	http://anycni			rad Eckert		16 16		James Brakef	681	4	1	83	## 14.	0.67	2.0	41.0	IX B vh	dl 16	cd16	11/	N	128K		$\Box$		2003 2		http://web.archiv	Spartan-3 block RAM	bare core
cd16	http://anycpu					16 16		James Brakef	618		1		## 14.				IX Y vh		demosoci	ext	N			++		2003 2		http://web.archiv	Spartan-3 block RAM	includes stack RAMs & some inst RAM
chad	https://githul						zu-3e	James vivado	2196	2211 6	5		## v21.		1.0				mcu_arty					23	16	2	021		verilog, .f &.c code; fpga project files	
chad	https://githul		_			_	atrix-7-3	James option	1972		5		## v21.:		_			rilog 33	mcu_arcy	Y yes	N	64K	64K N		16		021		verilog, .f &.c code; fpga project files	min SOC -3 speed grade
chad	https://githul	n com/h		rad Eckert		18 16			1995		5		## v21.						mcu_arty	Y ves	N	64K	64K N		16		021		verilog, .f &.c code; fpga project files	max SOC -3 speed grade
chad	https://githul	n com/h	_	rad Eckert		18 16		James DFF ex	1982		5		## v21.:					rilog 33				64K			16		021		verilog, if &.c code; fpga project files	
sc20	http://www.f	orbronri						Brad Eckert	1977		<del>i l</del>	150	## VZI	1.00	1.0			oprietary	incu_arty	1 yes	- 14	0410	0410 10	23	10		010		PDF file. Forth Inc.	illax 50c, -1 speed grad
cpus-caddr	https://githul					32 48		Didd Lekert	13//		<del>'</del>	130		1.00	1.0	13.5		rilog		Y lisp	-	16M	167			2011 2			Verilog FPGA re-implementation of N	usos 49 bit u sodo
cpus-cauui cpus-pdp11	https://githul			rad Parker							+	-				-		rilog	_		+	64K		-	0	2006 2		intips.//uspace.iiii		lisk emulator which uses a IDE disk as a backing
cpus-pup11 cpus-pdp8	haannee//pitriut			rad Parker		12 12		lamas Deales	1557	4	1		## 14.	0.40	2.0					Yyes				-	٥	2004 2				lisk emulator which uses a IDE disk as a backing
odp11-34verilo	www.heeltoe							James Brakef			1	120	## 14.				X Y ve	rilog 13		Y yes				70 13		2004 2	010		hoots & runs RT-11. FIS inst & MMU	lisk emulator which uses a IDE disk as a backing
	www.neeitoe																IX Y Ve	rilog 24	pdp11	Y yes	N P	1 64K	54K	/0 13	8		040			
pdp8verilog	https://githul			rad Parker rendan Bohannon	PDP8 RISC			James Brakef			5	366	## 14.		2.0	181.3		rilog 18		Y yes	N P	32K	32K		16	2005 2			boots & runs TSS/8 & Basic	based on SH-4, work suspended
bjx1	https://github					32 16 64 16	kintex-/-3	James syntax	errors	6	5	-	## 14.		2.0	-	ve ve	rilog 34	exunit		Y			9	32				128-bit memory path	
btsr1arch	https://githut			rendan Bohannon					4762		5 1	1 467	## 14.		4.5			rilog 14		Y yes	Y 1	2501	2301 1		32	2018 2		nttps://www.yout		BJX2 is superset of BtSR1, 4 data sizes
btsr1arch	nttps://gitnut			rendan Bohannon				James Brakef		_									bsrexunit						32	2018 2			is BtSR1, msp430 like, fltg-pt defined	
wb_z80	https://opend	or stal		rewster Porcella	200		kintex-/-3	James Brakef	2025	6	5	144	## 14.	0.33	3.0	7.8	X ve	rilog 4	z80_core	Y yes	N P	64K	64K Y		_	2004 2				Wishbone High Performance Z80
495_cpu	nttps://gitnut	o.com/ I		rian Cheng		8 16 32 16					++	-					I vh		top_level	Y		256	4G Y		16	2019 2 2014 2			very basic 32 bit uP core, intended for embedde	simple & complete doc
yard-1	nttps://gitnut			rian Davis					4750		_	222		0.47	40.0				y1a_core						16		020			
classic_HP_cal	nttps://githut			rian Nemetz		56 10	kintex-7-3	James Brakef	1750	t	5	233	## 14.	0.17	10.0	2.2	X vh		classichp_ soc	Y			4K N		/	2012	045			includes LED display driver & UART, for Papilio
risc-16	nttps://gitnut	o.c stal		ruce Jacob		16 16	1000 7.0		4 441			420			40		vh			Y yes		64K			8	2000 2	015	https://user.eng.u	single cycle, pipeline & OO variants	Little Computer (LC-896) derivative
pancake	nttps://peopi			ruce Land		16 5		James bypass	772		5 1		## 14.		1.0	194.8			de2_mini		N	4K	4K	31	-	2010 2	014	nttp://www.cs.nir	The Pancake Stack Machine dervied f	
up3 kraken16	https://peopl			ruce Land ruce R. Land	accum RISC	40 40		Bruce Land James Brakef	186 281		1		## q8.0		1.0				de2_top			25.6	256 N	22	4.0		000		Cornell ECE576	basic core is scomp, used by up3 & de2_top'
	nttps://peopi										5								DE2_TOP						16		800		Cornell course material	NGA - I - I N-I I - I
stack_machine	nttp://people			ruce R. Land	forth	16 5	cyclone10	James Brakef	5101	4	1 6 2	9 66	## q18.0	0.67	0.3	25.9							4K N 4G Y		32	2009 2			(3) uP cores, Cornell course material	
riscv_femtoRV	https://githul				risc-v accum			-	+		++	+	$\vdash$	+	-+				femtosoc		N Y			45	32	2020 2			eight riscv uP, teaches FPGAs to unive	100IVIB 01 IMAGES GEIETEG
nibblercpu	https://github		ole C.					lamas Bari : f	247		-	364	## 14.	0.63	1.0	702.1			nibbler	1				20	-		017		originally a TTL project P16 in VHDL	CPU24.vhd with width=16
cpu16	http://www.t			H. Ting H. Ting		16 5	KIIILEX-/-3	James Brakef James Brakef	347 837	- 6	-		-		_		X vh		cpu16	V		64K		28 32		2000 2				
ep16 ep24	nutps://github			H. Ting H. Ting	forth	10 5	kintex-/-3	James Braket James substit	1020		5		## 14.				X vh	uı 5	ep16 ep24	Y yes	N P	1 32K	32K N	27		2005 2		PUT TILES		5-bit instructions removing stack clear: 503 LUT6 & 143MHz
	https://www.					32 6		C.H. Ting	3368		1	10/		1.00	1.0	٥.دد.				i qsin	rsi P	+	41/	21	_		002	https://wibifear	kindle book & RTL available: EP32 RIS	
ep32								c.n. ring	3308	4	•	+	ISP	1.00	1.0			oprietary		V fact	N.	+-		++			018 012	ntcps://wiki.torth-		
ep32	https://with.o	rg, matu		H. Ting		32 5 8 8		James Beel of	1276		5	104	## 14.	0.33	9.0	E 2	Vh X vh	di /	ep32	Y forth		LEAV	CAV V	$\vdash$		2002 2		8080 data sheets	has eForth binary & source	now free work related to eP16
ep8080	nttps://github							James Brakef		_				0.00		0.0				Y yes				1 20	-		OTP (			
p16b				H. Ting				James case co			5 4		## 14.						cpu16					28	_	2000	-		part of eForth?	data width can be expanded
p24e			ta C.				spartan_3				1 1		## 14.	0.00	1.0		X vh		p24c	Y asm		2K		28	_	2000			part of eForth?	data width can be expanded
bytemachine	https://githul			Opperdragon	forth	8 8		James Brakef			5		## 14.		2.0	129.3	IX vh		bytemach	ome	N N		4K Y	30		2016 2	017		top is Altera schematic	results are for 2016 bare core
32-bit_MIPS	https://source			airo University				James very sl	low synthe	esis 6	5 1	100	## v21.	1.00	1.0			dl 18	mips_mo	Y yes	N	4G	4G Y		32	2011 2				stopped run in synthesis
swt16				ptaindane		16 16													swt16-top			64K	64K Y	31	16 5		020			n in Verilog. Includes assembler, simulator, and
chip8				arsten Elton Sørenser		8		James missin			$\perp \perp \perp$		## 14.					rilog 28	chip8		N			ГЦЦ		2013 2	018	https://en.wikiped	Verilog implementation of the Super	
cast_8051	http://www.c	aspropri	etar CA	AST Inc	8051	8 8	virtex-6	CAST I 820 sli	i 1800		5	81	## 12.3	0.33	3.0		X pro	oprietary		Y yes	N	64K			32			http://www.cast-i	Cast has uP related IP	several versions, FPGA kits
cast_ba22	http://www.c						spartan-6	CAST Inc	1800	6	5 3	2 72		1.00	1.0	40.0		oprietary		Y yes		4G	4G		32	$\Box$ $\Box$		http://www.cast-i		several versions, FPGA kits
mips_up_vhdl	https://githul	o.com/ci	n42: Ch	nandra Mettu	mips	32 32			I		$\perp \perp \perp$			ЩI			vh	dl 10	NYU6463	Y yes	N	4G	4G Y	ГЦЦ	32	2	020		simple MIPS with comparison to RC5	accellerator, NYU student
z3	https://opend	or stal		narles Cole	CISC	8 8		James Brakef	3495		A 2	141	## q18.0		3.0	4.4				Υ		128K				2014 2		https://en.wikiped	Infocom Z-Machine V3, youtube vide	http://inform-fiction.org/zmachine/standards/
vhdl_cpu	https://githul	o.com/C	Gras Ch	narles Grassin	accum	8 16	spartan3	Charles Grass	203	116 4	1		14.	0.20	2.0		vh	dl 6	computer	Y asm	N N	256	256 N	14		2017 2	020	http://charleslabs	educational, very simple	case statement program
octavo	http://fpgacp	u.c be	ta Ch	narles LaForest	reg	16 16	stratix-4	Charles LaFor		Α	1	550		0.67	1.0	737.0			Octavo					14	16 10	2012 2		https://github.cor	8 core barrel, adjustable data width	~= performance across word sizes, no call/rtn
riscv_vexriscv	https://githul			narles Papon				Charles Papor		6	5			0.52	1.0		X ve			Y yes		4M	4M Y			2	018		verilog source	scala not needed
riscv vexriscv	https://githul	o.c be	ta CH	narles Papon	risc-v	32 37	artix-7	Charles Papor	481		5	346		0.52	1.0		X sca		smallest	Y yes		4M	4M Y			1	023	https://riscv.org/3	preformance #s for 8 configurations	"Briev" is SOC variant
riscv_vexriscv	https://github			narles Papon				Charles Papor			5	295		1.00			X Y sca		full no car					++	32		023		preformance #s for 8 configurations	
riscv_naxriscv				narles Papon?		32 32		Charle AKA sp			5	155		1.00		29.1	SC			Y yes	N	4G	4G Y		32		023	httns://spinalhdl		erscalar(2 decode, 3 execution units, 2 retire), 2
cpu0		han2251	_	nen Zhong-Cheng		32 32	ar (1A7	CHOILE AVA S	15500		++	133	<del>                                     </del>	1.00	0.4			rilog 4	cour	Y yes	NI NI	4G		60	16		022	https://aithub	700 page tutorial on LLVM	LLVM Backend for the Cpu0 Architecture
							1	<del>                                     </del>	+		++	+	+	+	+				cpu0	r yes				DU				https://gitnub.com		
propeller	https://prope					32 32	1		0			1	<del>                                     </del>		0:	24.5		rilog		l.,		4G	46	$\vdash$	217 2	2014 2	020	nttps://github.com	original propeller has verilog (FPGA) s	ISA: op/ddd/sss format with predication
	https://www.			nip Gracey				James Brakef			5 2		## 14.			134.8	X ve	riiog 9	top	Y yes	+	1		+	_	2014	_		eight propellers, clocking from ucf file	
propeller_p8x				nristian Palmiero	DLX	ו בו ורכו	Ikintey-7-3	James design	heiarchy	proble 6	5	1	## 14.	1.00	1.0		I lvh	dl 41	Ia-dlx	Y yes	I N I	1 46	4G	1 1 1	32 5	2015 2	017		Course project, VHDL to netlist (STM	IASIC decign
	https://githul	_										_													32 3					
propeller_p8x	https://github www.chrisfer	nto alp		nristopher Fenton			zu-3e	James undefi		6	15	l.	## v21.	6.00	1.0			rilog 46						128	536	2010 2	015	CRAY data sheets	homebrew Cray1	24-bit address registers

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff	LUT? mults	blk F	date		MIPS c		IPS ve	or osrc code	#src files	top file	chai	fltg ->	max dat	max byte		# pip	start la		secondary web link	note worthy	comments
cray1	www.chrisfento	alpha	Christopher Fenton	CRAY1	64 16	kintex-7-3	James Braket	f 13463	3	6 19	10 1	27 ##	14.7	6.00	1.0	56.6	verilog	46	cray sys	Y yes	Y N	4M	4M N	128	536	2010 20	015	https://www.chris	homebrew Cray1	24-bit address registers
non-von-1	https://www.ch	stable		accum	8 8	kintex-7-3	James Braket	f 230		6			14.7		1.0 79				nonvonto			64	Υ					-,-,,		A & B regs, instructions broadcast
f18a	http://www.gre	asic	Chuck Moore	forth													propri			Y yes									AKA G144A12: 12x12 array	family of parallel processors
nc4016	https://en.wikid		Chuck Moore	forth	16												propri												chapter in Koopman	
a tiny up	https://www.gu	u errors	Chuck Thacker	RISC	32 32	zu-3e	James missin	ng files		6	$\neg$	##	v20.1	0.67	1.0		verilog		TinvComp	Y asm	N Y	/ 1K	1K N	13	128	2007 20	007 h	https://www.cl.ca	104 lines of verilog. Thacker (wikipedi	a) deceased
td4	https://github.c	stable	cielo ee	accum	8 8	spartan-3	James Braket	f 102			20	00 ##	14.7	0.20	1.0 39	92.2	verilog	5	td4_top				16 Y			2012 20	015		O, , ,	very small uP
tigli_cpu		stable	Cleiton Juffo	RISC	16 16	kintex-7-3	lames Braket	f 636	;	6	4	55 ##	14.7		4.0 1		( verilog	24	cou	Υ	N Y	64K	64K	16	16	2013 20	113			no LUT RAM for reg file
cfm	https://github.c	com/chiffle	Cliff L. Biffle	forth	16 16					-							haskel				N	64K	64K			2018 20	118	https://clash-lang	Forth-inspired processor targeting the	alu inst is ucoded, some missing ons
bfcpu	http://www.clif	stable	Clifford Wolf	Turing	8 3		James vivado	387	,	6	50	no ##	v21.1	0.02	4.0	6.5	( B vhdl		cw6671	Y ves	N N	64K	64K Y	8		2003 20		https://en.wikiper		internal 1-byte data cache doubles performar
bfcpu	http://www.clif		Clifford Wolf				James vivado			6				0.01		4.1	( B vhdl		cw6670					8		2003 20		https://en.wikiped	no accum, data pointer and bracketer	
bfcpu	http://www.clif		Clifford Wolf	Turing	8 3		James Braket			6	-		14.7				( B vhdl		cw6671	Y ves	N N	64K	64K Y	8		2003 20		https://en.wikiped	no accum, data pointer and bracketer	
riscy picory32	https://github.c	beta	Clifford Wolf	risc-v	32 32			761		6		59 ##			3.0 3		verilog		picorv32			4G			32	2016 20	122	https://github.com		designed for minimum LUTs
riscv_picorv32	https://github.c		Clifford Wolf	risc-v			Cliffor large			6			v16.2		3.0 1		Y verilog		picorv32			4G			32	2016 20	122	https://github.com	mimimal features, soc options	designed for minimum LUTs
riscv_picorv32	https://github.c		Clifford Wolf		32 32	GW1NR-	Jean-L small		1833			27 ##					( verilog		picorv32						32	2016 20			mimimal features, soc options	https://github.com/sipeed/TangNano-9K-exa
riscv_picorv32	https://github.c		Clifford Wolf	risc-v	32 32	GW1NR-0	Jean-L large	8594		4 2		27 ##					Y verilog		picorv32				4G Y		32	2016 20		https://www.cnx	mimimal features, soc options	inclueds all peripherals
riscv_picorv32	https://github.c		Clifford Wolf	risc-v	32 32		Cliffor small						v16.2		3.0 19		( verilog	_	picorv32			4G			32	2016 20		reeps.//www.enx	mimimal features, soc options	LUTs & Fmax for Kintex, Virtex & Ultrascale+
cole c16	https://www.sc		Cole Design & Develor	RISC			James Braket	f 554		6			14.7		7.0		( vhdl		core	Y asm	N	64K		20	8			httns://hlng.classi	(7) clks per inst, complete SOC	EO 13 & 1 max for kintex, virtex & oftrascale
c16too	https://www.sc		Cole Design and Devel	RISC	16 16		lames Braket	f 510		6			14.7		4.0		( vhdl			Y asm				20	8	2002 20			graphics capability	clock/2 and six phases
riscv_rpu	https://aithub.c		Colin Riley	risc-v	32 32		Colin Riley	3291		6 12		00 ##				30.4	vhdl			Y yes			4G Y	20	32	2015 20	220	http://labs.domin	Series of 16 tutorials on uP design, we	
tpu	https://github.c		Colin Riley	RISC			Colli Kiley	3231		0 12	1 1	JU ##	14.7	1.00	1.0	30.4	vhdl		tpu_top	1 yes	N	64K		-	0	2016 20	116	http://labs.ubilip		essing Unit. A simple 16-bit CPU in VHDL for e
amber	https://gitilub.c		Conor Santifort		32 32		James area o	2105	1857	6	10 1	58 ##	v21 1	0.75	10 4	40.7 II	X verilog							80	16 3	2010 20		https://en.wikiped	no MMU, shared cache	essing offic. A simple 10-bit CFO III VHDL for e
	https://opencol	r stable		ARM7	32 32						10	00	v21.1	0.75		10.7						4G		80				https://en.wikiped	no MMU	
amber amber	https://anan		Conor Santifort	ARM7			James area o						v18.2		1.0				a25_core					80		2010 20		https://en.wikiped	no MMU	
	https://opencol		Conor Santifort	ARM7						6			v18.2				X verilog	25	a25_core	r yes	IN N	46	40 Y	80				recpo.// cm.windped	no MMU. shared cache	2049 LUTe used as single and DAAA
amber	https://opencol		Conor Santifort	RISC	52 52		James Braket	0409	;	6	-4				1.0	3.0 IL	X verilog verilog		a23_core		N N				16 :	2010 20	J1/	Colin Mackenzie?	,	2048 LUTs used as single port RAM
yfcpu	https://gitnub.c				16 16			18	1	0	-					77.0									16	2012 5	212	LUIIII Mackenzie?		very simple
tarhi	nctps://github.c	alpha	Dagvadorj Galbadrakh	RISC	32 32		James every	t 396		6			14.7			77.9	( verilog		tarhi_cont					11	-	2013 20		haras Harriston	no doc, extremely small RISC	difficulty with timing, try 7.0ns
or1200	nctps://github.c		Damjan Lampret	OpenRISC			James Braket			0 4				1.00			verilog		or1200_to					1 20	32	2010 20	112	nups://openrisc.id		no LUT RAM for reg file
s6soc	nttps://opencor		Dan Gisselquist		32 32		James sparta				10 1						Y verilog						4G N			2015	_			uses ZIP CPU
xulalx25soc	https://opencor		Dan Gisselquist	RISC	32 32		- James Sparta	7936	4	6 4	25	87 ##	14.7	1.00	1.0	11.0	( Y verilog		toplevel			4G		20		2015				uses ZIP CPU
zbasic			Dan Gisselquist		32 32					$\perp$		$\perp$					verilog			Y yes				35		2018 20				autofpga builds complete system
zipcpu			Dan Gisselquist	RISC	32 32		James Braket			6			14.7		1.0 1		( verilog					4G		35	16 5	2015 20	023		ISA has chnaged, multiple instruction	http://zipcpu.com/zipcpu/2018/01/01/zipcpu
pt13			Daniel Ogilvie	accum	8 8		3 James Braket	f 301	1	6	3:	57 ##	14.7	0.33	3.0 1	30.5	verilog			Y asm				40 3		2011 20	018			micro-code & register updates, minimal ISA
riscv_scarv-cpi			Daniel Page	risc-v	32 32												Y verilog	31	frv_core	Y yes	N	4G			32	2019 20		https://www.ukris		nch prediction or virtual memory, research pro
riscv_black-pa	https://github.c	com/black-	Daniel Petrisko	risc-v	64 32	2											system	verilo	g	Y yes	Υ	16E	16E Y		32	20	021		cache-coherent, RV64GC multicore	
uos	https://opencor	r mature	Daniel Roggen	accum	8 16	kintex-7-3	James Braket	f 441	1	6	2	70 ##	14.7	0.33	3.0	67.4	( vhdl	14	cpu	Υ				3	4	2014 20	017		UoS Educational Processor	inspired by x86 ISA
ax8	https://opencor		Daniel Wallner	AVR	8 16		James missin			6	1 2:	13 ##	14.7	0.33	1.0	45.3	( vhdl	14	A90S1200		N		128K Y	72	32	2002 20			both A90S1200 & A90S2313	inserted fake inst ROM
ppx16	https://opencor	r stable	Daniel Wallner	PIC16	8 14	kintex-7-3	James missin	n 409	9	6	2:	38 ##	14.7	0.33	1.0 19	92.1	( vhdl	10	P16C55	Y yes	N Y	256	4K Y			2002 20	009		both 16C55 & 16F84	with fake instruction ROM
t65	https://opencor	r stable	Daniel Wallner	6502	8 8	kintex-7-3	James Braket	f 575	5	6	25	91 ##	14.7	0.33	4.0		K vhdl	7	T65	Y yes	N N	64K	64K Y			2002 20	010		6502, 65C02 & 65C816; wide use	
t80	https://opencor		Daniel Wallner	Z80	8 8	kintex-7-3	James Z80 m	1389		6	10	53 ##	14.7	0.33	3.0		( vhdl	5	T80a	Y yes	N N	64K	64K Y			2002 20			Z80, 8080 & gameboy inst sets, sever	al usages
c88	https://github.c	alpha	Daniiel Bailey	accum	8 8	kintex-7-3	James Braket	f 3088	3	6 2	10	57 ##	14.7	0.33	2.0	8.9	( vhdl	25		Y asm				10	8	2015 20	015	https://www.yout	only 8 memory locations	used 3658 Dff, doesn't infer block or LUT RAM
c88	https://github.c		Daniiel Bailey	accum	8 8	spartan-3	James Dff ge	2664		4 2		54 ##	14.7	0.33	1.0	6.7	( vhdl	25	C88	Y asm	N	8	256 Y	10	8	2015 20	015	https://www.vout	only 8 memory locations	used 3785 Dff. doesn't infer block or LUT RAM
darfpga	https://github.c			780	8 8												Y VHDL			Y yes		64K				20			games ported to MiSTer and DE10-lite	,
terracresta			Darren Olafson		16 16												verilog		- 0	Y yes					16	2018 20	_	7,7,8	FPGA compatible core of Nichibutsu I	
riscv_harris			Dave Harris	risc-v	32 32	<u> </u>	<del>                                     </del>			$\rightarrow$	_	_		-			vhdl	46		Y yes	N	4G		45	32	2019 20				no top?
					32 32	-				-	_	_				_				Y yes	N N				32				<b>y</b>	no top?
riscv_harris	http://pages.hn			risc-v						4	_		14.7		1.0	35 )	system					4G		45 11	32	2019 20				
agcnorm	https://opencor		Dave Roberts	accum	15 15		James Braket				2 .	20 ##	14./	0.66	1.0	3.5	vhdl				N Y	4K	/2K N	11	1				Apollo Guidance Computer via 3-inpu	
copro6502	https://github.c		David Banks	CISC	8 8		ISE pro	ojects for	r each cor	re							Y VHDL			Υ						2014 20				M2 & 32016 cores selectable by DIP switch on
electronfpga	https://github.c		David Banks	6502	8 8												X Y vhdl			Y yes	N N	64K				2014 20	020		Acorn Electron ULA in various FPGAs	
Lutiac		custom	David Galloway, David	reg	16 NA	A stratix-4	David Gallow	140		A 4	19	98		0.67	1.0 9	47.6	vhdl &	verilog					64 N	64	32	20	010	Talks at Un. Toron	synthesis maps PC into ucode	no inst mem: small state machine, ~200 inst o
arm_harris	http://booksite.	simulation	David Harris	ARM	32 32												system	49	arm_single	Y yes	N Y	4 4 G	4G Y			2014 20	015	https://booksite.e	courseware to go with book	both VHDL & System Verilog
arm_harris	http://booksite.	simulation	David Harris	ARM	32 32	2											vhdl	46	arm_single	Y yes	N Y	/ 4G	4G Y			2014 20	015	https://booksite.e	only a few op-codes	also has book figures & course slides
mips_harris	http://booksite.	simulation	David Harris	MIPS	32 32	2											system	49	mips_sing	Y yes	N Y	/ 4G	4G Y			2014 20	021	https://booksite.e	courseware to go with book	goes with text book exercises
mips_harris	http://booksite.	simulation	David Harris	MIPS		2											system	49	mips_mul	Y ves	N Y	/ 4G	4G Y			2014 20		https://www.yout		video on Digilent Blog
mips_harris	http://booksite		David Harris	MIPS	32 32	2	1										vhdl	49	mips_sing	Y yes	N Y	/ 4G	4G Y			2014 20		https://digilent.co	courseware to go with book	complete set of book figures by chapter
mips_harris	http://booksite		David Harris		32 32	2	1 1			$\dashv$		$\top$					vhdl		mips_mul							2014 20			courseware to go with book	
vespa	http://www.arc		David J. Lilja	RISC	32 32		1 1					$\top$			$\neg$		verilog		,	Y asm	N .	4G	4G N	16	32	2005 20				er Systems with Verilog 0-521-82866-X, Un. Mi
free6502	http://web.arch		David Kessner	6502	8 8		James Braket	f 646		6	10	93 ##	14.7	0.33	4.0	24.6	( verilog		free6502	Y ves	N N	1 64×	64K V			1999 20		http://www.sprov		
my8085light	https://aithub	Judic	Debtanu Mukheriee	8085	8 8		- James Braker	. 040		-			4-1.7	0.00		/	verilog		my8085		N		64K Y		8		020	https://oponco	light weight 8085 with 18 inst	
	http://www.	mature			8 8	_	James Peel	f 3428	,	6 1	-	55 ##	14.7	0.22	3.0	E 0 \	( vhdl				N		64M Y	10	٥	2010 20	_	http://mi		mulths micro coded bit seems are Fairly
mycpu	http://www.my			accum	0 8		James Braket			6	13		14.7		1.0	J.U /			cpu_top		Y	04IVI	U4IVI Y	$\vdash$	-	2010 20		nttp.//IIIyIIOI.Org/		my4th: micro-coded, bit serial, runs Forth
gpu	https://opencol		Diego A. Idarraga	D.C.C	00 0						-						vhdl	21		$\vdash$	T	+-	$\vdash$	+-	-					coding errors
theia_gpu	nctps://opencoi		Diego Valverde	RISC			James huge			6			14.7		1.0	25.5	GPL verilog			$\Box$			C 414	$\vdash$		2009 20				four cores, huge LUT count, 2/3rds LUT RAM
dp8051	nttps://www.do		Digital Core Design	8051	8 8	virtex-5	Digital Core I	1699	4	6	21	JU ##	14.7	0.30	1.0	35.3 IL	X propri			Y yes	N	64K	64K	12		1999 19			also PIC, HC11, 68000, 680x, d32pro	
tinyisa	nttps://github.c		Dillon Huff	RISC		4			$\perp$	$\perp$							verilog					4G			32	20				ned & with forwarding implementations
mcu8	https://opencor		Dimo Pepelyashev	accum			James Braket			6			14.7		1.0 3		( vhdl							17		2008 20			asm, simulated, builds?	
turbo8051	https://opencor		Dinesh Annayya		8 8		James Braket	f 1985	j	6 1	13		14.7			5.3 I	X verilog		oc8051_to			64K	64K Y			2011 20	016		includes perpherials	
sparc64soc	https://opencor	r alpha	Dmitry Rozhdestvensk	SPARC	64 32	kintex-7-3		S		6			14.7		1.0		Y verilog		W1		Υ		oxdot	$\Box$		2009 20	010			work in progress with no progress
odess	https://opencor		Dmytro Senyakin	RISC	## 16		James too bi			Α ##			q18.0		0.3				CoreQuad					$\sqcup \sqcup$	16	2017 20		https://opencores		37-bit adr, quad issue, caches, 32-64-128 fltg-
odess	https://opencor		Dmytro Senyakin				Dmytro Seny			A 72		_	q17.1				system								16	2017 20		https://opencores		37-bit adr, quad issue, caches, 32-64-128 fltg-
odess	https://opencor		Dmytro Senyakin				Dmytro Seny				122 1						system				Υ				16	2017 20	017	https://opencores		37-bit adr, quad issue, caches, 32-64-128 fltg-
		r stable	Dmytro Senyakin	RISC	## 16		Dmytro Seny	50814		A 72			q17.1			14.1	system		CoreOneV		Υ		4G		16	2017 20	017	https://opencores		37-bit adr, quad issue, caches, 32-64-128 fltg-
odess	https://opencor	1 11	Dmytro Senyakin			cyclone-5	James reduc				112 1				1.0	11.4			CoreOneV				4G		16	2017 20		https://opencores		37-bit adr, quad issue, caches, 32-64-128 fltg-
odess odess	https://opencor		Danidaa Caarrahia	RISC	## 16	cyclone-5	James slow t			A 72			q18.0		1.0	7.2	system	27	CoreOneV	Y asm	Υ				16	2017 20		https://opencores		37-bit adr, quad issue, caches, 32-64-128 fltg-
odess	https://opencor https://opencor https://opencor		Dmytro Senyakin												$\neg$		vhdl		core	Υ	N Y	64K	64K N	20	8	2018 20			teenager, highschool thesis	
odess odess	https://opencor https://opencor https://opencor https://github.co		Dominik Salvet	RISC	16 16							$\overline{}$					vhdl		pcycle			16								
odess odess odess limen	https://opencor https://opencor https://opencor https://github.c https://github.c																							12		2015 20	021		inspired by redstone processor in Mir	ecraft, 1st custom VHDL design by author
odess odess odess	https://opencor https://opencor https://github.c https://github.c https://github.c	r stable com/domir com/domir	Dominik Salvet	accum	4 8					-				-		-	vhdl		risc63		N			39	16	2015 20			inspired by redstone processor in Mir tightly packed 16-bit ISA	ecraft, 1st custom VHDL design by author thesis in Chech
odess odess odess limen pcycle	https://opencoo https://opencoo https://opencoo https://github.c https://github.c https://github.c	r stable com/domir com/domir	Dominik Salvet Dominik Salvet	accum RISC		5	James bad sy	yntax		6			14.7	0.67	1.0	1		16			N	64K	Υ		16					
odess odess odess limen pcycle risc63 p16	https://opencor https://opencor https://opencor https://github.c https://github.c https://github.c http://www.ult	r stable com/domir com/domir c alpha tratechnolo	Dominik Salvet Dominik Salvet Dominik Salvet Don Golding	accum RISC forth	4 8 64 16	kintex-7-3					1 1	32 ##				16.5	vhdl vhdl	16 1	risc63 p16		N N	64K	64K	39		2000	021		tightly packed 16-bit ISA g/svfig/kk/11-2021-Golding.pdf	
odess odess odess limen pcycle risc63 p16 pavr	https://opencoi https://opencoi https://opencoi https://github.c https://github.c http://www.ult https://opencoi	r stable com/domir com/domir c alpha tratechnolo r alpha	Dominik Salvet Dominik Salvet Dominik Salvet Don Golding Doru Cuturela	RISC forth AVR	4 8 64 16 16 5 8 16	kintex-7-3	James bad sy James Brakef			6	1 1	32 ##	14.7			16.5	vhdl vhdl vhdl	16 1 18	risc63 p16 pavr_cont	Y yes	N N N Y	64K	64K 4M Y	72		2000 2003 2003	021	http://ftp.forth.or	tightly packed 16-bit ISA g/svfig/kk/11-2021-Golding.pdf superset of AVR	thesis in Chech
odess odess odess limen pcycle risc63 p16 pavr iop16b	http://www.ult https://opencor https://github.co	stable com/domir com/domir c alpha tratechnolo r alpha c alpha	Dominik Salvet Dominik Salvet Dominik Salvet Don Golding Doru Cuturela Doug Gilliland	accum RISC forth AVR RISC	4 8 64 16 16 5 8 16 8 16	kintex-7-3					1 1	32 ##				16.5	vhdl vhdl vhdl	16 1 18	risc63 p16	Y yes	N N N Y	64K	64K 4M Y	39		2000 2003 20 2001 20	021	http://ftp.forth.or https://hackaday.i	tightly packed 16-bit ISA z/svfig/kk/11-2021-Golding.pdf superset of AVR I/O Processor with minimal instructio	thesis in Chech full set of perpherals
odess odess odess limen pcycle risc63 p16 pavr iop16b multicomp	http://www.ult https://opencor https://github.c https://github.c	r stable com/domir com/domir c alpha tratechnolo r alpha c alpha c untested	Dominik Salvet Dominik Salvet Dominik Salvet Don Golding Doru Cuturela Doug Gilliland Doug Gilliland	accum RISC forth AVR RISC accum	4 8 64 16 16 5 8 16	kintex-7-3					1 1	32 ##				16.5	vhdl vhdl vhdl	16 1 18	risc63 p16 pavr_cont	Y yes	N N N Y	64K	64K 4M Y	72		2000 2003 20 2003 20 2021 20 2021 20	021 009 022 021	http://ftp.forth.or https://hackaday.i	tightly packed 16-bit ISA g/svfig/kk/11-2021-Golding.pdf superset of AVR	thesis in Chech full set of perpherals console available
odess odess odess limen pcycle risc63 p16 pavr iop16b multicomp r32v2020	http://www.ult https://opencor https://github.c https://github.c https://github.c	r stable com/domir com/domir com/domir com/domir com/domir com/domir com/domir alpha com/domir com/domir	Dominik Salvet Dominik Salvet Dominik Salvet Don Golding Doru Cuturela Doug Gilliland Doug Gilliland	accum RISC forth AVR RISC accum RISC	4 8 64 16 16 5 8 16 8 16 8 8	kintex-7-3	James Braket	f 2630			1 1	32 ##	14.7	0.33	1.0	16.5	vhdl vhdl ( vhdl Y vhdl	16 1 18 51	risc63 p16 pavr_cont cpu_top	Y yes Y asm	N N N Y N	64K / 4K 4K	64K 4M Y 4K Y	72 11	32 6	2000 2003 20 2003 20 2021 20 2021 20 20	021 009 022 021 021	http://ftp.forth.or https://hackaday.i	tightly packed 16-bit ISA z/svfig/kk/11-2021-Golding.pdf superset of AVR I/O Processor with minimal instructio 6502, 6800, 6809 & Z80 on Cyclone II;	thesis in Chech full set of perpherals
odess odess odess limen pcycle risc63 p16 pavr iop16b multicomp	http://www.ult https://opencor https://github.c https://github.c https://github.c	r stable com/domir com/domir com/domir com/domir com/domir com/domir com/domir alpha com/domir com/douge r stable	Dominik Salvet Dominik Salvet Dominik Salvet Don Golding Doru Cuturela Doug Gilliland Doug Gilliland Doug Joyya Doyya	accum RISC forth AVR RISC accum RISC RISC	4 8 64 16 16 5 8 16 8 16	kintex-7-3		f 2630			1 1	32 ##		0.33		16.5	vhdl vhdl ( vhdl Y vhdl	16 1 18 51	risc63 p16 pavr_cont cpu_top mips_16_e	Y yes Y asm	N N Y N N N	64K 7 4K 4K 64K	64K Y 64K Y 64K	72	32 6	2000 2003 20 2003 20 2021 20 2021 20	021 009 022 021 021	http://ftp.forth.or https://hackaday.i	tightly packed 16-bit ISA //svig/kk/11-2021-Golding.pdf superset of AVR I/O Processor with minimal instructio 6502, 6800, 6809 & Z80 on Cyclone II; Educational 16-bit MIPS Processor	thesis in Chech full set of perpherals console available

folder	opencores or prmary link	tus	author	style / clone	data sz nst sz	FPGA		com LUTs Dff 5	E ran	k F g	tool MIP		PS ve	n o src #	rc top file	g chai	fltg =	max	max b		adr #	pip e star		secondary web note worthy	comments
plasma_cortex	https://github.com/N	ucle Dylai			32 16		1	6			1.0		_		4 cpu	Y yes			4G	y	8	lon /	2018	https://backaday.jo/project/160180-plasma-cortex-open	-source-cpu-in-vhdl
eirh cpu			nund Horner		16 16		-3 James B		1 :	2 196 ##					7 machine		- 14	40	70	-	16	201	2015	see web archive for doc	-source-cpu-in-vital
jimmy	https://github.com/ku			RISC	8 8									verilog			N	Y 256	256	Y 16	4		2020	educational, 4 regs, 8-bit adr spaces	vendor neutral source code
dapzipi8	https://github.com/el	<mark>hsan</mark> Ehsa	an Ali p	oicoBlaze			Ehsan c				v22.1 0.3		12.4 X	vhdl	0 top	Y asm	N	256	2K	Υ			2022	Deterministic Branch Prediction for R	also zipi8 starting point, PhD thessis
riscv_cpu_veril	https://github.csimul							Brakef config'd for sime 6	4		v22.2 1.0	1.0	_		6 Risc5CPU					Y 45			2022	e etege : pee e	has top schematic
cbox16		ngin engir				spartan7	7 James e	errors 6		##	v22.1			schemat		cpu	N	64K	64K		8		2022	ARMv7 / MIPS IV hybrid ISA microard	Digital schematic, VHDL & verilog
gbox16-gpu	https://github.cmcom			RISC			ensilica	2200 A	-	200	2.0	0 1.0 18		schematic	gpu	V		4G	46	V 104	10 16		2022	Digital schematic, based on NVIDIA ar	
ensilica ensilica	http://www.enspropri			eSi-3200 eSi-3200			ensilica		+	200	1.5			verilog verilog	eSi-3250	Y yes	++	4G		Y 104				verilog source included with license verilog source included with license	room for 90 user inst, also as ASIC room for 90 user inst, also as ASIC
ensilica	http://www.enspropri			eSi-1600			ensilica		+	160	1.0			( verilog		Y yes		64K			10 16				room for 90 user inst, also as ASIC
ensilica	http://www.enspropri					virtex-5				160	1.0			verilog		Y yes		64K			10 16				room for 90 user inst, also as ASIC
Ic-2	http://www.cs.u mat	ure Eric F	Frohnhoefer	CISC	16 16	kintex-7-	-3 James g	gate level primitives 6		##	14.7 0.6	7 2.0			3 lc2_all	Y yes	N	64K	64K	N 16	8	200	2002	https://en.wikipec from book: 978-0072467505 by Patt &	educational, compiled via Synopsys
riscv_taiga	https://gitlab.co stal		Matthews		32 32			1551		1 123	1.0		9.3 1)	( system v	6	Y yes	N	4G	4G	Υ	32			TAIGA: A new RISC-V soft-processor f	33% smaller & 39% faster than LEON3
cosmac		ta Eric S				kintex-7-				270 ##					1 cosmac					Y 100				AKA COSMAC ELF of 1976	Fmax is for bare core, runs CamelForth
cosmac		ta Eric S		1802			-3 James i		1	.7 87 ##			18.0 X			Y asm		N 64K		Y 100				uses PIXIE graphics core	modified to use block RAM
hive en994a		ble Eric \		stack 9900	32 16		James B		8 2		q13.1 1.0 14.7 0.8				hive_core		N	U CAK		N 40 Y	10 16			4 symetrical stacks, eight threads via phttps://hackaday.i TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
ep994a ep994a/icy99	https://github.cr stal				16 16		-s James E	STAREL 1340 0	+	5 280 ##	0.8				0 ep994a 9 tms9900	y yes	N N	N 64K		Y	16		2019	https://hackaday. 11 990 emulation	also tms9902 (uart) core by Paul Orbanus?
nibblercpu	https://github.cj Stat				4 8	,	+		+		0.8	5 5.0			nibblercp			Y 4K		1	10	201	2014	https://www.bigm 4-bit CPU in VHDL	seondary web link has documentation
pic-16c5x	https://tams-wv erro				8 12	kintex-7-	-3 James s	std library problems 6	+	##	14.7 0.3	3 2.0	$\dashv$	vhdl	6 pic_core	Yves				Υ		199		IIICDS://WWW.DIgit 4-Dit CFO III VHDE	as part of thesis?
dme	https://github.cc stal				16 16			Brakef 1755 6		53 ##			0.4 X	verilog		Y yes		64K		Y 40	8	201		based on magic-16	computer & computer2 null dsgns: no output:
arm_cpu_ddca	https://github.com/ng	guye Evan	n Nguyen	arm	32 32	zu-3e	James L	LUT RAM for inst & dat 6		##	v21.1 1.0	1.0		system v	3 top	Y yes	Υ	4G	4G	Υ	16	,	2021	from "Digital design and computer ar	single cycle, empty synthesis
riscff	propri	etar Expr	ressIf	RISC	16 16	i								proprietar	,							200	1	now produce ESP8266 & ESP32	
pet-on-a-chip	https://github.com/ep	_	a Thomas		8 16						0.6	7 2.0	Ţ	Y verilog		Y asm				Y 40		2	2021	https://ezrasrobo robot controller, senior design projec	
tiny_soc	https://github.com/ep			RISC			J. I			$\bot$		$\perp$		Y verilog	6 top	Y asm				Y 44			2020	https://ezrasrobo' small cpu with VGA	includes GPU (char gen)
natalius_8bit_r			io Guzman	RISC			-3 James B		+	1 175 ##		0.0			2 natalius_					Y 29			2012	return stack & register file	3 clocks/inst
ahmes		ble Fabio			8 8		-3 James B		1 4	476 ##			1.6 X		ahmes			V 256		Y 15	1	201			bare CPU with no RAM
fpz8 vhdl-cpu2		ble Fabio		Z8 mips	32 32	cyclone-	4 James B	Brakef 5184 4	1 10	.6 ##	14.7 0.3	3 4.0		vhdl	4 fpz8_cpu	asm		Y 2K 4G		Y 29	22	201	2016	Zilog Z8 encore (eZ8) 8-bit core McGill Un. Course, MIPS CPU/VHDL	Altera megafunctions (mem) MIPS inst card, pipe hazard notes
s1 core					64 32	kintex-7-	-3 James B	Brakef 52845 6	8 5	9 56 ##	v14.1 2.0	1.0	2.1 D	verilog 1	36 s1 ton				_	Y 29	32	200	7 2012		Vivado run
m1_core				MIPS?	32 32		James B		1		q13.1 1.0				9 m1_core			4G		Y	32			GCC target?	
ippro	https://github.com/fs				16 32	virtex-7			1 :	1 372 ##				verilog		asm				30				16-bit RISC using DSP48	image processing, several publications
spartanMC	http://www.spa stal	ble Falk	Hassler	RISC	18 18	kintex-7-	-3 James B	Brakef 853 6	1 :	2 120 ##	14.7 0.6	7 1.0 9	94.6 X	Y verilog	8 spartann	nc Y asm						201	2014	SPARC like register windows	
urisc			had Mavaddat		16 16			missing module 6		##				vhdl	1 urisc	Υ		64K		N 1		198		https://cs.uwater  Ultimate Reduced Inst Set Computer I	Jn. Of Waterloo
diogenes		ta Fekk			16 16		-3 James B	Brakef 807 6		1 297 ##	14.7 0.6	7 1.0 24	16.3 X		1 cpu	Y asm			1K			200		"student RISC system"	
spu-mark-ii				stack			+	$\rightarrow$		+			_			Υ		64K		Y 34		202			ISA at doc/specs/spu-mark=ii.md
tis-100	https://github.com/M			accum	8 8				-		447 02	3 3.0			2 tis100					Y 13 Y 44		201		https://en.wikiped programming/puzzle video game by Z	achtronics Industries
mc6809e riscy snitch			t Weller ian Zaruba	6809 risc-v	32 32		-: James g	gate level primitives er 6	_	+	14.7 0.3	3 3.0		system v	6 core_680	y yes	N N	N 64K	4G	Y 44	13 8	199	2023	https://www.linke course work, ASIC orientation	C-V core (RV32I or RV32E), 32-bit integer and
socdp8		ta Folke		PDP8	0- 0-		_	<del>-   -   -   -   -   -   -   -   -   -  </del>	+				+	vhdl	4 socdp8_p	n Y ves	N	N 32K	32K	'	8		2023	SoC implementation of a PDP-8/I for t	includes extended AIII
nanoblaze				oicoBlaze			-3 James p	ounctuation 6		##	14.7 0.3	3 2.0	Х		2 nanoblaz			256		Υ		201		nanoBlaze compatable, adjustable da	
nanoblaze	https://opencor be	ta Franc	ncois Corthay p	oicoBlaze	8 18	kintex-7-	-3 James B	Brakef 247 6		1 169 ##	14.7 0.3	3 2.0 11	3.2 X	vhdl	2 nanoblaz			256	2K	Υ		201		nanoBlaze compatable, adjustable da	a width
j68	https://code.goc stal			68000			Freders		-	4 180	1.0		.5.8 I		1 j68	Y yes	N	4G		Υ	16		2014	for use with Minimig	micro-coded on stack machine
j68	https://github.com/fr			68000	16 16	cyclone3	3 Frédério	c Requ 1900 4		9 90	1.0		7.9		8 soc_j68	yes	N	N 64K		Υ	16	i	2018		Stack based CPU with Forth-like microcode
riscv_jive	https://github.com/fr		déric REQUIN	risc-v	32 32	!					1.0			verilog	9 jive_cpu_	1 Y yes	N	4G		Υ	32	2	2018	Size-Optimized Microcoded RISC-V CF	
coen_316_cpu	https://github.cl alp		Yvann Monny	RISC			-3 James c		-	127 ##			7.0 X	vhdl	8 cpu_dp .7 s4pu		N	32	32	N 20			2018	MIPS based, simulation DO files, I&D	very small caches do not infer any RAM
s4pu	nttps://baioc.gitnub.id				161 16	cyclone2		de Sa 3306 1622 4	8		q13.1 0.6		0.1				IN I			32 V		201	2020	for use in ATARI 2600	in Portuguese
	https://oponcorbo		oriel de Sant'Anna			cnartan i	E lamor c	orrore		50 111														IOI USE III ATAKI 2000	•
t6507lp	https://opencor be	ta Gabr	oriel Oshiro, Samue	6502	8 8	spartan-	6 James 6	errors	+	30 111	14.7	4.0	15	verilog	2 t6507lp	Y yes	N			v	32			https://www.gaisl.many.config.ontions	
riscv_noel	https://www.gaisler.c	ta Gabr	oriel Oshiro, Samue iler	6502 risc-v			6 James e	errors		50 111		4.0	D	verilog vhdl		Y yes Y yes	N	4G	4G	Y 44	13 8		2022	https://www.gaisl many config options	32 & 64-bit, software tools, bit files
riscv_noel coco3fpga	https://www.gaisler.c https://github.c	ta Gabr om/gaisl ire Gary	oriel Oshiro, Samue sler y Becker	6502 risc-v 6809	8 8 32 32 8 8						14.7		D	verilog vhdl verilog	2 t6507lp 0	Y yes Y yes Y yes	N N	4G 64K	4G 64K	Y 44 Y	32 13 8 32	200		http://www.davel uses John Kent's 6809 & adds color co	32 & 64-bit, software tools, bit files
riscv_noel	https://www.gaisler.c https://github.c https://opencor be	ta Gabr	oriel Oshiro, Samue sler y Becker	6502 risc-v 6809 OpenRISC	8 8 32 32 8 8	cyclone-							I)	verilog vhdl verilog Y verilog	2 t6507lp 0	Y yes Y yes Y yes Y yes	N N N N Y I	4G 64K	4G 64K 4G		13 8	200	2022 7 2015 2011		32 & 64-bit, software tools, bit files mputer SOC
riscv_noel coco3fpga or1200_soc	https://www.gaisler.c https://github.c https://opencor be https://github.c matu	ta Gabr com/ gaisli ire Gary ta gaz ure Geof	oriel Oshiro, Samue sler y Becker Off Natin	6502 risc-v 6809 OpenRISC	8 8 32 32 8 8 32 32 16 16	cyclone-					14.7		1)	verilog  vhdl verilog  Y verilog	12 t6507lp 10 19 19 top 16 processo	Y yes Y yes Y yes Y yes Y yes r_final	N N N N N N N N N N N N N N N N N N N	4G 64K vi 4G	4G 64K 4G 64K	Υ	13 8	200	2022 7 2015 2011	http://www.davel uses John Kent's 6809 & adds color co https://openrisc.ic OpenRISC on Terasic DE1 board microcoded instruction set processor,	32 & 64-bit, software tools, bit files mputer SOC
riscv_noel coco3fpga or1200_soc micro_nating ignite_ptsc myforthproces	https://www.gaisler.c https://github.c https://opencor be https://github.c as https://opencor stal	ta Gabr com/ gaisk re Gary ta gaz ure Geof ic Geor ble Gerh	oriel Oshiro, Samue sler y Becker Off Natin orge Shaw hard Hohner	risc-v 6809 OpenRISC RISC forth forth	8 8 32 32 8 8 8 32 32 16 16 32 8 32 8	cyclone-	2 James r				14.7 q11.1s 0.6	7 2.0	75.3 X	verilog vhdl verilog Y verilog vhdl proprietar vhdl	2 t6507lp 0	Y yes Y yes Y yes Y yes Y yes r_final	N N N N N N N N N N N N N N N N N N N	4G 64K M 4G N 64K 4G	4G 64K 4G 64K 4G	Υ	13 8	200 201 201 199	2022 7 2015 2011 5 2016	http://www.davel uses John Kent's 6809 & adds color co https://openrisc.id/OpenRISC on Terasic DE1 board microcoded instruction set processor, ShBoom clone, fast ASIC with high col DPANS'94 32-bit Forth, masters thesi	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones
riscv_noel coco3fpga or1200_soc micro_nating ignite_ptsc myforthproces riscv_tinsel	https://www.gaisler.c https://github.c https://opencor be https://github.c matu as https://opencor stal https://opencor/pu	ta Gabr com/ gaisle ire Gary ta gaz ure Geof ic Geor ble Gerh OET! Ghair	oriel Oshiro, Samue iler y Becker Off Natin orge Shaw hard Hohner oith Tarawneh	risc-v 6809 OpenRISC RISC forth forth risc-v	8 8 32 32 8 8 8 32 32 16 16 32 8 32 8 32 32	cyclone-	2 James r	missing files 4  Brakef 2959 6		6 223 ##	14.7 q11.15 0.6	7 2.0 1.0 0 1.0 7		verilog vhdl verilog Y verilog vhdl proprietar vhdl bluespec v	2 t6507lp 0	Y yes Y yes Y yes Y yes Y yes T final Y yes	N N N N N N N	4G 64K W 4G N 64K 4G 64M	4G 64K 4G 64K 4G 64M	Y N 10	13 8 32	200 201 199 200	2022 7 2015 2011 5 2016 5 2002 4 2012	http://www.dave uses John Kent's 6809 & adds color co httos://openrisc.ii OpenRISC on Terasic DE1 board microcoded instruction set processor, ShBoom clone, fast ASIC with high co DPANS'94 32-bit Forth, masters thesi https://poets-pro/ message-passing architecture designe	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones d for FPGA clusters
riscv_noel coco3fpga or1200_soc micro_nating ignite_ptsc myforthproces riscv_tinsel attiny_atmega	https://www.gaisler.ci https://github.cl https://opencor be https://opencor as https://opencor stal https://opencor be	ta Gabr com/ gaisle ire Gary ta gaz ure Geof ic Geor ble Gerh OET! Ghair ta Gheo	oriel Oshiro, Samue isler y Becker Off Natin orge Shaw hard Hohner sitht Tarawneh corghiu Iulian	risc-v 6809 OpenRISC RISC forth forth risc-v AVR	8 8 32 32 8 8 32 32 16 16 32 8 32 8 32 32 8 16	cyclone-:	2 James r x James B	missing files 4  3rakef 2959 6  vivado 1366 116 6		6 223 ##	14.7 4 q11.1s 0.6 4 14.7 1.0 5 v21.1 0.3	7 2.0 1.0 0 1.0 7	3.1 X	verilog verilog verilog verilog verilog vhdl proprietar vhdl bluespec Y verilog	2 t6507lp 0	Y yes Y yes Y yes Y yes Y yes r_final Y yes	N N N N N N N N N	4G 64K W 4G N 64K 4G 64M	4G 64K 4G 64K 4G 64M	Y 10 96 Y 72	13 8 32 9	200 201 199 200 201	2022 7 2015 2011 5 2016 5 2002 1 2012 3 2019	http://www.dave uses John Kent's 6809 & adds color controls://openrisc.id OpenRISC on Terais: DE1 board microcoded instruction set processor; ShBoom clone, fast ASIC with high co DPANS'94 32-bit Forth, masters thesi message-passing architecture designe https://poets-pro.com/grunable AVR processor w/8 configurable AVR processor w/8 configur	32 & 64-bit, software tools, bit files imputer SOC educational PTSC web site had full documentation 25.15 Whetstones d for FPGA clusters gurations
riscv_noel coco3fpga or1200_soc micro_nating ignite_ptsc myforthproces riscv_tinsel attiny_atmega xmega_core	https://www.gaisler.chttps://github.cl matuhttps://opencor behttps://github.cl matuhttps://opencor behttps://opencor behttps://opencor behttps://opencor behttps://opencor behttps://opencor be	ta Gabricom/ gaiskine Gary ta gaz ure Geofic Georble Gerh OET! Ghair ta Gheo ta Gheo	oriel Oshiro, Samue sler y Becker Off Natin orge Shaw hard Hohner sith Tarawneh eorghiu Iulian	6502 risc-v 6809 OpenRISC RISC forth forth risc-v AVR AVR	8 8 32 32 8 8 32 32 16 16 32 8 32 8 32 32 8 16 8 16	SP-kintes	2 James r x James B James v	missing files 4  3rakef 2959 6  vivade 1366 116 6  3rakef 1116 6		6 223 ##	14.7 14.7 14.7 14.7 1.0 14.7 1.0 14.7 1.0	7 2.0 1.0 0 1.0 7 3 1.0 4 3 1.0 3	13.1 X	verilog verilog Y verilog Y verilog vhdl proprietar vhdl bluespec v Y verilog verilog	2 t6507lp 0	Y yes Y yes Y yes Y yes Y yes r_final Y yes r Y yes r Y yes r Y yes r Y yes	N N N N N N N N N N N N N N N N N N N	4G 64K M 4G N 64K 4G 64M 64K	4G 64K 4G 64K 4G 64M	Y N 10	13 8 32 9	200 201 199 200 201 201 201 201 201	2022 7 2015 2011 5 2016 5 2002 1 2012 3 2019 7 2018	http://www.dave uses John Kent's 6809 & adds color co- https://openrisc.id OpenRISC on Terasis DE1 board microcoded instruction set processor, ShBoom clone, fast ASIC with high co DPAN'S94 32-bit Forth, masters thesis https://git.morgo/ inttos://git.morgo/ BAVR cores, 4 sets LUT counts posted  AVR cores, 4 sets LUT counts posted	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones d for FPGA clusters gurations thus: // refix morpothdisk.com/VERILOG/VERIL
riscv_noel coco3fpga or1200_soc micro_nating ignite_ptsc myforthproces riscv_tinsel attiny_atmega xmega_core cpugen	https://www.gaisler.chttps://github.cl matuhttps://opencor behttps://github.cl ashttps://opencor stal https://opencor behttps://opencor behttps://opencor behttps://opencor stal	ta Gabricom/ gaisli ire Gary ta gaz ure Geofi ic Geor ble Gerh OET! Ghait ta Gheo ta Gheo	oriel Oshiro, Samue iler y Becker y Becker Off Natin orge Shaw hard Hohner aith Tarawneh orghiu Iulian vanni Ferrante	6502 risc-v 6809 OpenRISC RISC forth forth risc-v AVR AVR RISC	8 8 32 32 8 8 32 32 16 16 32 8 32 8 32 32 8 16 8 16 32 16	SP-kinter  SP-kinter  i zu-3e i kintex-7- i kintex-7-	2 James r x James B James v -2 James B	missing files 4  Brakef 2959 6  wivada 1366 116 6  Brakef 1116 6  Brakef 474 6		6 223 ## 179 ## 120 ## 192 ##	14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   0.3   14.7   0.6   14.7   1	7 2.0 1.0 0 1.0 7 3 1.0 4 3 1.0 3 7 1.0 27	33.1 X 35.6 X 71.8 IX	verilog vhdl verilog Y verilog vhdl proprietar vhdl bluespec Y verilog verilog vhdl	2 t6507lp 0 9 9 top 6 processo 7 8 mycpu erilog 9 mega_co 4 mega_co 4 cpu	Y yes Y yes Y yes Y yes Y yes r final Y yes r Y yes r Y yes r Y yes r Y yes y asm	N N N N N N N N N	4G 64K M 4G N 64K 4G 64M 64K 64K	4G 64K 4G 64K 4G 64M	Y 10 96 Y 72	13 8 32 9	200 201 199 200 201 201 201 201 200 200	2022 7 2015 2011 5 2016 5 2002 4 2012 7 2018 8 2009	http://www.dave uses John Kent's 6809 & adds color controls/fopenrisc.ii OpenRISC on Teraisc DE1 board microcoded instruction set processor, ShBoom clone, fast ASIC with high color of the processor with configurable AVR processor with the processor with t	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones d for FPGA clusters gurations https://git.morgothdisk.com/VERILOG/VERILC using 16 bit example
riscv_noel coco3fpga or1200_soc micro_nating ignite_ptsc myforthproces riscv_tinsel attiny_atmega xmega_core cpugen	https://www.gaisler.ch https://github.c matth https://opencor be https://github.c mat https://github.com/P/ https://opencor stal https://opencor be https://opencor be https://opencor stal	ta Gabricom/ gaisli ire Gary ta gaz ure Geofi ic Georble Gerh OET Ghair ta Gheo ta Gheo ble Giovi	oriel Oshiro, Samue sler y Becker Off Natin orge Shaw hard Hohner slith Tarawneh eorghiu Iulian eorghiu Iulian eorghiu Iulian eorghiu Ferrante	risc-v 6809 OpenRISC RISC forth forth risc-v AVR AVR RISC RISC	8 8 8 8 8 8 32 32 16 16 16 32 8 32 32 8 16 8 16 32 16 32 16 32 16 32 16 32 16	SP-kinter  SP-kinter  zu-3e  kintex-7- kintex-7- kintex-7-	2 James r x: James B James v -2 James B -3 James B	missing files 4  Brakef 2959 6  wivada 1366 116 6  strakef 1116 6  strakef 474 6  strakef 1597 6	8	6 223 ## 179 ## 120 ## 192 ## 154 ##	14.7 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	7 2.0 1.0 0 1.0 7 3 1.0 4 3 1.0 3 7 1.0 27 0 1.0 9	13.1 X	verilog vhdl verilog Y verilog vhdl proprietar vhdl bluespec Y verilog verilog vhdl verilog verilog vhdl vhdl	22 t6507lp 0	Y yes Y yes Y yes Y yes r final Y yes r Y asm Y asm	N N N N N N N N N N N N N N N N N N N	4G 64K M 4G N 64K 4G 64M 64K 64K	4G 64K 4G 64K 4G 64M	Y 10 96 Y 72	13 8 32 9	200 201 199 200 200 201 201 201 200 200	2022 7 2015 2011 5 2016 5 2002 1 2012 8 2019 7 2018 8 2009 3 2009	https://www.dave uses John Kent's 6809 & adds color co https://openrisc.id OpenRISC on Terastic DE1 board microcoded instruction set processor. ShBoom clone, fast ASIC with high co DPANS'94 32-bit Forth, masters thesi https://poets-pro/message-passing architecture designed configurable AVP processor w/8 confi	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones of for FPGA clusters gurations https://git.morgothdisk.com/VERILOG/VERILC using 16 bit example
riscv_noel coco3fpga or1200_soc micro_nating ignite_ptsc myforthproces riscv_tinsel attiny_atmega xmega_core cpugen	https://www.gaisler.c/ https://pithub.c/ matuh.com/pithub.c/ https://opencor be https://opencor stal https://opencor be https://opencor be https://opencor be https://opencor stal https://opencor stal https://opencor alp	ta Gabricom/ gaiskire Gary/ ta gaz ure Geofic Georble Gerh OET! Ghaitta Ghecta Ghecoble Giovaha Gora	oriel Oshiro, Samue iler y Becker  Off Natin orge Shaw hard Hohner iith Tarawneh sorghiu Iulian eorghiu Iulian eorghiu Iulian vanni Ferrante an Dakov	risc-v 6809 OpenRISC RISC forth forth risc-v AVR AVR RISC RISC RISC	8 8 8 8 8 8 8 16 16 16 16 16 16 16 16 16 16 16 16 16	SP-kintex	2 James r x James B James v -3 James B -3 James B -3 James B	missing files 4  Brakef 2959 6  Arakef 116 6  Brakef 1116 6  Brakef 474 6  Brakef 1597 6  missing file(s) 6	8	6 223 ## 179 ## 120 ## 192 ## 154 ##	14.7 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	7 2.0 1.0 0 1.0 7 3 1.0 4 3 1.0 3 7 1.0 27 0 1.0 9	13.1 X 15.6 X 71.8 D	verilog vhdl verilog Y verilog vhdl proprietar vhdl bluespec Y verilog verilog vhdl c verilog verilog verilog verilog verilog verilog	22 t6507lp 0 9 99 top 66 processo 7 88 mycpu erilog 9 mega_co 4 mega_co 4 cpu 4 cpu 4 cpu 4 cpu	Y yes Y yes Y yes Y yes Y yes r final Y yes r Y yes r Y yes r Y yes r Y asm y asm on asm	N N N N N N N N N N N N N N N N N N N	4G 64K M 4G N 64K 4G 64M 64K 64K N	4G 64K 4G 64K 4G 64M 128K	Y 10 96 Y 72	13 8 32 9	200 201 199 200 201 201 201 201 200 200 200	2022 7 2015 2011 5 2016 5 2002 4 2012 7 2018 8 2009	http://www.dave uses John Kent's 6809 & adds color co- https://openrisc.id OpenRISC on Terasic DE1 board microcoded instruction set processor, ShBoom clone, fast ASIC with high co DPANS'94 32-bit Forth, masters thesis https://pit.morgol configurable ANP processor w/8 confi- https://pit.morgol configurable ANP processor w/8 confi- https://pit.morgol & ANP cores, 4 sets LUT counts posted x86. exe generates VHDL RISC uP "arithmetic core"	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones d for FPGA clusters gurations https://git.morgothdisk.com/VERILOG/VERILO using 16 bit example has testbench & caches
riscv_noel coco3fpga or1200 soc micro_nating ignite_ptsc myforthproces riscv_tinsel attiny_atmega xmega_core cpugen suslik	https://www.gaisler.chttps://pithub.clmatth.thtps://poencor behttps://pithub.clmatth.thtps://pithub.clmatth.thtps://pithub.clmatth.thtps://pithub.clmatth.thtps://pithub.com/PV.https://opencor stal.https://opencor stal.h	ta Gabricom/ gaisli ire Gary ta gaz ure Geofi ic Georble Gerh OET Ghair ta Gheo ta Gheo ble Giovi	oriel Oshiro, Samue ler y Becker Off Natin orge Shaw hard Hohner iith Tarawneh eorghiu Iulian eorghiu Iulian eorghiu Ferrante vanni Ferrante vanni Dakov an Dakov an Dakov an Devic	6502 risc-v 6809 OpenRISC RISC forth forth risc-v AVR AVR RISC RISC RISC Z80	8 8 8 32 32 8 8 16 16 32 8 8 16 8 16 32 16 32 16 32 16 32 16 32 16 32 32 8 8 8 8 8 8	SP-kinter  SP-kinter  zu-3e  kintex-7- kintex-7- kintex-7-	Z James r X James B James N -3 James B -3 James B -3 James B -3 James B -3 James B -3 James B	missing files 4  Grakef 2959 6  Avado 1366 116 6  Frakef 1116 6  Frakef 1474 6  Frakef 1597 6  missing file(s) 6  Frakef 1597 6  missing file(s) 6	8	6 223 ## 179 ## 120 ## 154 ## 154 ## 8 ##	14.7 14.7 15. q11.15 0.6 15. 14.7 1.0 16. 14.7 0.3 16. 14.7 1.0 17. 14.7 1.0 18. 14.7 1.0	7 2.0 1.0 0 1.0 7 3 1.0 3 7 1.0 27 0 1.0 9 0 1.0 9	13.1 X 15.6 X 71.8 IX 106.3 IX	verilog verilog verilog verilog verilog vhdl proprietar vhdl bluespec verilog verilog verilog verilog verilog verilog verilog verilog verilog	22 t6507lp 0 9 99 top 66 processo 7 88 mycpu erilog 9 mega_co 44 mega_co 44 cpu 44 cpu 44 cpu 4280_top	Y yes Y yes Y yes Y yes Y yes r final Y yes r Y asm y asm om asm c Y yes	N N N N N N N N N N N N N N N N N N N	4G 64K M 4G N 64K 4G 64M 64K N 04K	4G 64K 4G 64K 4G 64M 128K 128K	Y 10 96 Y 72	13 8 32 9	200 201 199 200 201 201 201 200 200 201 201	2022 7 2015 2011 5 2016 5 2002 4 2012 8 2019 7 2018 8 2009 8 2009 5 2016	https://www.dave uses John Kent's 6809 & adds color co- https://openrisc.id OpenRISC on Treasis DE 15 board microcoded instruction set processor. ShBoom clone, fast ASIC with high col https://poets-pro message-passing architecture designe configurable AVR processor w/8 confi https://git morpol 8 AVR cores, 4 sets LUT counts poste x86. exe generates VHDL RISC uP x86. exe generates VHDL RISC uP https://github.cor/gate level reverse eng d 280	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones of for FPGA clusters gurations https://git.morgothdisk.com/VERILOG/VERILC using 16 bit example
riscv_noel coco3fpga or1200_soc micro_nating ignite_ptsc myforthproces riscv_tinsel attiny_atmega xmega_core cpugen cpugen suslik a-z80	https://www.gaisler.c/ https://jeithub.c/ https://jeithub.c/ https://opencor https://jeithub.c/ https://opencor stal https://jeithub.com/p/ https://opencor https://opencor https://opencor https://opencor https://opencor https://opencor https://opencor https://opencor stal https://opencor stal https://opencor stal https://opencor stal https://opencor stal	ta Gabricom, gaisle ire Gary ta gaz ure Geofi ic Georb ble Gerh OET! Ghai ta Ghec ble Giovi ble Giovi ble Giovi ble Gora	oriel Oshiro, Samue ler y Becker Off Natin riges Hohave high Hohave high Tarawneh oroghiu Iulian ovanni Ferrante ann Jakov an Devic an Devic	6502 risc-v 6809 OpenRISC RISC forth forth risc-v AVR AVR RISC RISC RISC Z80 Z80	8 8 8 32 32 8 8 16 16 32 8 8 16 8 16 32 16 32 16 32 16 32 16 32 16 32 32 8 8 8 8 8 8	SP-kinter  zu-3e kintex-7- kintex-7- kintex-7- spartan- zu-3e	Z James r X James B James N -3 James B -3 James B -3 James B -3 James B -3 James B -3 James B	missing files 4  Brakef 2959 6  wivado 1366 116 6  Brakef 1116 6  Brakef 1176 6  Brakef 474 6  Brakef 1597 6  missing file(s) 6  missing file(s) 6  missing file(s) 6  missing file(s) 365 6	8	6 223 ## 179 ## 120 ## 192 ## 154 ## 8 ## 41 ##	14.7   q11.1s 0.6   q11.1s 0.6   q17.1s 0.3   q14.7 0.3   q14.7 0.6   q14.7 0.6   q14.7 0.6   q14.7 0.6   q14.7 0.3   q14.7 0.	7 2.0 1.0 0 1.0 7 3 1.0 3 7 1.0 27 0 1.0 9 0 1.0 9 0 1.0 9 0 1.0 9 0 1.0 9	13.1 X 15.6 X 11.8 D 10.3 D	verilog verilog verilog verilog verilog vhdl proprietar vhdl bluespec verilog verilog verilog verilog verilog vhdl verilog vhdl verilog verilog verilog verilog verilog	22 t6507lp 00 01 09 09 09 09 06 processo 07 08 mycpu 09 09 mega_co 04 cpu 04 cpu 04 cpu 04 z80_top 04 z80_top	Y yes Y yes Y yes Y yes Y yes r final Y yes r Y yes y asm y asm om asm d Y yes d Y yes	N   N   N   N   N   N   N   N   N   N	4G 64K M 4G N 64K 4G 64M 64K 64K N W 64K N 64K	4G 64K 4G 64K 4G 64M 128K 128K 64K	Y 10 96 Y 72	13 8 32 9	200 201 199 200 201 201 201 201 201 201 201 201 201	2022 7 2015 2011 5 2016 5 2002 4 2012 8 2019 7 2018 8 2009 5 2016 4 2020	http://www.dave uses John Kent's 6809 & adds color co- https://openrisc.id OpenRISC on Terasic DE1 board microcoded instruction set processor, ShBoom clone, fast ASIC with high co DPANS'94 32-bit Forth, masters thesis https://pit.morgol configurable ANP processor w/8 confi- https://pit.morgol configurable ANP processor w/8 confi- https://pit.morgol & ANP cores, 4 sets LUT counts posted x86. exe generates VHDL RISC uP "arithmetic core"	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones of for FPGA clusters gurations https://git.morgothdisk.com/VERILOG/VERILC using 32 bit example using 32 bit example has testbench & Caches
riscv_noel coco3fpga or1200_soc micro_nating ignite_ptsc myforthproces riscv_tinsel attiny_atmega xmega_core cpugen cpugen cpugen a-280 a-280 a-280 a-280	https://www.gasiler.ch https://github.c disch https://github.cm https://github.cm as https://github.cm https://github.cm https://github.cm https://open.cor htt	ta Gabricom/ gaislaire Gary ta gaz urre Geofoic Georbico Gerhole Giovo ble Giovo ble Giovo ble Gorable	oriel Oshiro, Samue ler y Becker O y Becker	6502 risc-v 6809 DpenRISC RISC forth forth risc-v AVR AVR RISC RISC RISC Z80 Z80	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	SP-kinter  zu-3e kintex-7- kintex-7- kintex-7- kintex-7- spartan- zu-3e kintex-7-	2 James r x James B James N -2 James B -3 James B -3 James B -3 James B -3 James B -4 James B -5 James B	missing files 4  3rakef 2959 6  //vadd 1366 116 6  5rakef 1116 6  5rakef 1474 6  5rakef 1597 6  missing file(s) 6  Devic 1819 6  iming 1761 365 6  rakef 1365 6	8	6 223 ## 179 ## 120 ## 154 ## 8 ## 24 ##	14.7   1.0   1.0   14.7   1.0	7 2.0 1.0 0 1.0 7 3 1.0 4 3 1.0 2 7 1.0 2 0 1.0 5 0 1.0 5 3 1.0 3 3 1.0 3 3 1.0 3	33.1 X 35.6 X 71.8 D 96.3 D 7.7 D 6.8 D 3.0 D	verilog ( vhdl  verilog  Y verilog  vhdl  proprietar  vhdl  bluespec  Y verilog	22 t6507lp 0	Y yes Y yes Y yes Y yes Y yes r final Y yes r Y yes r Y yes Y asm Y asm orr asm G Y yes G Y yes G Y yes G Y yes	N	4G 64K M 4G N 64K 4G 64M 64K 64K N 64K N 64K N 64K N 64K N 64K	4G 64K 4G 64K 4G 64M 128K 128K 64K 64K 64K 64K	Y N 10 96 Y 72 Y 72 Y Y	13 8 32 9	200 201 199 200 201 201 201 200 200 201 201 201 201	2022 7 2015 2011 5 2016 5 2002 4 2012 7 2018 3 2009 3 2009 4 2020 4 2020 4 2020 4 2020	https://www.dave uses John Kent's 6809 & adds color co- https://openrisc.id OpenRISC on Terastic DE1 board microcoded instruction set processor, ShBoom clone, fast ASIC with high co- DPAN'S'94 32-bit Forth, masters thesis https://git.morgoi onessage-passing architecture designed configurable AVR processor w/8 confi https://git.morgoi 8 AVR cores, 4 sets LUT counts posted x86 .eve generates VHDL RISC uP "arithmetic core" https://github.cor gate level reverse eng'd Z80 https://github.cor] gate level reverse eng'd Z80	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones of for FPGA clusters gurations https://git.morpothdisk.com/VERILOG/VERILG using 16 bit example has testbench & caches Complete implementation of a Sinclair ZX Spe
riscv_noel coco3fpga or1200_soc micro_nating ignite_ptsc myforthproces riscv_tinsel attiny_atmega xmega_core cpugen cpugen suslik a-z80 a-z80 a-z80 a-z80	https://www.gaisler.co https://jeithub.c dmiss/ https://opencor be https://opencor be https://opencor stat https://jeithub.com/pr/ https://opencor be https://opencor be https://opencor stat	ta Gabricom/ gaisle gaz	oriel Oshiro, Samue ler y becker O off Natin orge Shaw hard Hohen hard Hohen oroghiu Iulian orog	6502 risc-v 6809 DpenRISC RISC forth forth risc-v AVR AVR RISC RISC RISC Z80 Z80	8 8 8 8 8 32 32 8 8 16 16 16 32 8 8 32 32 8 8 16 8 16 32 16 32 16 32 16 32 16 32 8 8 8 8 8 8 8 8 8 8 8 8	SP-kinter  zu-3e kintex-7- kintex-7- kintex-7- kintex-7- spartan- zu-3e kintex-7-	x James B James N James B James N James B	missing files 4  Brakef 2959 6  Avivada 1366 116 6  Brakef 1116 6  Brakef 1176 6  Brakef 1597 6  Brakef 1180 6	8	6 223 ## 179 ## 120 ## 154 ## 8 ## 24 ##	14.7   1.0   1.7   1.0   1	7 2.0 1.0 0 1.0 7 3 1.0 4 3 1.0 27 7 1.0 27 0 1.0 9 0 1.0 3 3 1.0 3 3 1.0 3 3 1.0 3 3 1.0 3 3 1.0 3	33.1 X 35.6 X 71.8 D 96.3 D 7.7 D 6.8 D 3.0 D	verilog ( vhdl  verilog  Y verilog  Vhdl  proprietar  vhdl  proprietar  vhdl  bluespec  Y verilog	2 t6507lp 0	Y yes Y yes Y yes Y yes Y yes Y yes r final Y yes r Y yes Y asm Y asm or asm C Y yes C Y yes C Y yes Y	N	4G 64K M 4G N 64K 4G 64M 64K N 64K N 64K N 64K N 64K N 64K N 64K N 64K N 64K	4G 64K 4G 64K 4G 64M 128K 128K 64K 64K 64K 64K 64K	Y N 10 96 Y 72 Y 72 Y Y	13 8 32 9	200 200 200 200 200 200 200 200 201 201	2022 7 2015 2011 5 2016 6 2002 4 2012 7 2018 8 2009 6 2016 1 2020 1 2020 1 2020 1 2020 1 2020 1 2020	http://www.dave uses John Kent's 6809 & adds color co- https://openrisc.id OpenRISC on Terasis DE1 board microcoded instruction set processor,  ShBoom clone, fast ASIC with high co  DPANS'94 32-bit Forth, masters thesis  https://poets-pro	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones d for FPGA clusters gurations https://git.morgothdisk.com/VERILOG/VERILO using 16 bit example has testbench & caches Complete implementation of a Sinclair ZX Spe Speaked on the 18th 1130, Altera project & Pt.L.
riscv_noel coco3fpga or1200 soc micro_nating ignite_ptsc myforthproces riscv_tinsel attiny_atmega xmega core cpugen cpugen cpugen a-280 riscv_minimax	https://www.gaisler.ct https://jeithub.c dish https://opencor be https://opencor be https://opencor stal https://opencor be https://opencor be https://opencor stal https://opencor stal	ta Gabricom/ gaisla re Gary gaisla re Gary gaisla re Gary gaz ure Geofoic Georble Gerhole Giovanni ta Ghecta Ghecta Ghecta Ghecta Ghecta Giovanni ta Ghecta Garanti Grandi Grandi Garanti Grandi Garanti Grandi Garanti Grandi Garanti	oriel Oshiro, Samue ider y Becker O Matin Yashiro, Samue iden y Becker O Matin Yashir	6502 risc-v 6809 penRISC RISC forth forth risc-v AVR AVR RISC RISC RISC RISC RISC RISC RISC Z80 Z80 Z80 Z80 Z80 risc-v	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	SP-kintes  zu-3e kintex-7- kintex-7- kintex-7- spartan- zu-3e kintex-7- cyclone-	x James B James N James B James N James B	missing files 4  Brakef 2959 6  Avivada 1366 116 6  Brakef 1116 6  Brakef 1474 6  Brakef 1597 6  Brakef 1386 6  Brakef 1186 6  Brakef 1186 6	8	6 223 ## 179 ## 120 ## 154 ## 8 ## 24 ##	14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   0.3   14.	7 2.0 1.0 0 1.0 7 3 1.0 4 3 1.0 27 7 1.0 27 0 1.0 5 0 1.0 3 1.0 3 1.0 3 3 1.0 4	33.1 X 35.6 X 71.8 D 96.3 D 7.7 D 6.8 D 3.0 D	verilog ( vhdl  verilog  vhdl  verilog  vhdl  proprietar  vhdl  bluespec  verilog  vhdl  verilog	2 (6507lp 0   0   19   19   19   10   10   10   11   11   11   12   13   14   15   16   17   18   18   18   18   18   18   18   18	Y yes Y yes Y yes Y yes Y yes r final Y yes r Y yes Y yes Y 4 sm Y asm On asm Or y yes C Y yes Y yes	N   N   N   N   N   N   N   N   N   N	4G 64K M 4G N 64K 4G 64M 64K N 64K N 64K	4G 64K 4G 64K 4G 64M 128K 128K 128K 64K 64K 64K 64K 32K 4G	Y N 10 96 Y 72 Y 72 Y 72 Y Y Y Y Y Y Y	13 8 32 9	200 201 199 200 201 201 201 200 200 201 201 201 201	2022 7 2015 2011 5 2016 6 2002 4 2012 7 2018 8 2009 6 2016 1 2020 1 2020 1 2020 1 2020 1 2020 1 2020	https://www.dave uses John Kent's 6809 & adds color co- https://openrisc.id OpenRISC on Terastic DEt board microcoded instruction set processor. ShBoom clone, fast ASIC with high co- https://poets-pro- message-passing architecture designe configurable AVR processor w/8 confi- https://git.morsol BAVR cores. 4 sets LUT counts posted with sets of the configurable average configurable ave	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones of for FPGA clusters gurations https://git.morgothdisk.com/VERILOG/VERILOGISTERIC SUSING 16 bit example has testbench & caches Complete implementation of a Sinclair ZX Spe Dased on the IBM 1130, Altera project & PLL most 32-bit instrumentation survival and since a since and since a since and since a since a since a since and since a sinc
riscv_noel coco3fpga or1200_soc micro_nating ignite_ptsc myforthproces riscv_tinsel attiny_atmega xmega_core cpugen cpugen suslik a-z80 a-z80 a-z80 a-z80 c2650_mister riscv_minimax mips-hls-vivad	https://pethub.com/grithub.com	ta Gabroom, gaisla gaz ure Gary Georgic Grab Georgic Georgic Grab Georgic Grab Georgic Grab Georgic Ge	oriel Oshiro, Samue ider y Becker O y Becker	6502 risc-v 6809 openRISC RISC forth forth risc-v AVR RISC RISC RISC RISC Z80	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	SP-kinter  SP-kinter  zu-3e kintex-7- kintex-7- kintex-7- spartan- zu-3e kintex-7- cyclone-	x James R James N James B	missing files 4  Brakef 2959 6  Avivada 1366 116 6  Brakef 1116 6  Brakef 1474 6  Brakef 1597 6  Brakef 1186 6	8 8	6 223 ## 179 ## 120 ## 192 ## 154 ## 8 ## 41 ## 9 19 ##	14.7   0.6   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   0.3   14.7	7 2.0 1.0 1.0 7 3 1.0 4 3 1.0 27 0 1.0 27 0 1.0 5 0 1.0 3 1.0 4 1.0 3 1.0 3	33.1 X 35.6 X 71.8 D 96.3 D 7.7 D 6.8 D 3.0 D	verilog	2   16507lp	Y yes Y yes Y yes Y yes Y yes r final Y yes r Y yes Y yes Y asm Y asm On asm On yes C Y yes C Y yes C Y yes	N	4G 64K M 4G N 64K 4G 64M 64K N 64K N	4G 64K 4G 64K 4G 64M 128K 128K 128K 64K 64K 64K 64K 64K 64K 64K 64K	Y N 10 96 Y 72 Y 72 Y 72 Y 72 Y 7 Y Y Y Y Y Y Y Y	13 8 32 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	200 201 199 200 201 201 201 201 201 201 201 201 201	2022 7 2015 5 2016 5 2002 4 2012 8 2019 7 2018 8 2009 5 2016 5 2016 4 2020 4 2020 4 2020 4 2020 4 2020 5 2019	https://www.dave uses John Kent's 6809 & adds color co- https://openrisc.id OpenRISC on Terastic DE1 board microcoded instruction set processor. ShBoom clone, fast ASIC with high co DPAN'S94 32-bit Forth, masters thesi https://git.morgo! DPAN'S94 32-bit Forth, masters thesi https://git.morgo! SAVR cores, 4 sets LUT counts postel x86 .eve generates VHDL RISC uP "arithmetic core" https://github.cor gate level reverse eng'd 280 https://en.wikipet LUT count comparisons with other ris written in cp., no inst decode, limitee	32 & 64-bit, software tools, bit files  mputer SOC  educational  PTSC web site had full documentation  25.15 Whetstones  d for FPGA clusters  gurations  https://git.morgothdisk.com/VERILOG/VERILO  using 16 bit example  has testbench & caches  Complete implementation of a Sinclair ZX Spe  Complete
riscy noel cocodings or 1200 soc micro nating ignite pts myforthproces riscy_tinsel attiny_atmega xmega_core cpugen cpugen cpugen suslik a-280 a-280 a-280 a-280 a-280 mister riscy_mismax mips-hls-vivad mips32r1	https://www.gaisler.c/ https://github.c/ mac/ https://github.c/ mac/ https://github.c mac/ sashttps://github.c mac/ https://github.com/pe/ https://opencor be/ https://opencor be/ https://opencor stal https://pithub.com/ge/ https://github.com/ge/	ta Gabricom/ gaislaire Gary gaislaire Gary gaislaire Gary ure Geoffic Georbeld Giovannia ta Ghecata Ghecata Ghecata Ghecata Ghecata Ghecata Gorable Go	oriel Oshiro, Samue ler y Becker O y Becker	6502 risc-v 6809 DenRISC RISC forth forth forth risc-v AVR AVR RISC RISC RISC Z80 Z80 Z80 Z80 Z80 C2650 risc-v MIPS MIPS	8 8 32 32 8 8 32 16 16 16 16 16 16 16 16 16 16 16 16 16	SP-kinter  SP-kinter  zu-3e kintex-7- kintex-7- kintex-7- spartan- zu-3e kintex-7- cyclone-	x James P James B	missing files 4  Brakef 2959 6  Avivada 1366 116 6  Brakef 1116 6  Brakef 1474 6  Brakef 1597 6  Missing file(s) 6  Devic 1819 6  Brakef 1186 6	8 8 22	6 223 ## 179 ## 120 ## 192 ## 154 ## 8 ## 41 ## 9 19 ##	14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   0.3   14.	7 2.0 1.0 1.0 7 3 1.0 4 3 1.0 27 0 1.0 27 0 1.0 5 0 1.0 3 1.0 4 1.0 3 1.0 3	33.1 X 35.6 X 71.8 D 96.3 D 7.7 D 6.8 D 3.0 D	verilog ( vhdl  verilog  vhdl  verilog  vhdl  proprietar  vhdl  bluespec  verilog  vhdl  verilog	2   16507lp	Y yes Y yes Y yes Y yes Y yes r final Y yes r Y yes Y yes Y asm Y asm On asm On yes C Y yes C Y yes C Y yes	N	4G 64K M 4G N 64K 4G 64M 64K N 64K N	4G 64K 4G 64K 4G 64M 128K 128K 128K 64K 64K 64K 64K 64K 64K 64K 64K	Y N 10 96 Y 72 Y 72 Y Y Y Y Y Y Y Y	13 8 322 9 9	200 201 199 200 201 201 201 201 201 201 201 201 201	2022 7 2015 5 2016 5 2002 4 2012 8 2019 7 2018 8 2009 5 2016 4 2020 4 2020 4 2020 8 2020 2 2023 2 2019 2 2015	https://www.dave uses John Kent's 6809 & adds color co- https://openrisc.id OpenRISC on Terasito Et aboard microcoded instruction set processor. ShBoom clone, fast ASIC with high col https://poets-pro message-passing architecture designe configurable ANR processor w/8 confi https://git.morgo 8 ANR cores, 4 sets LUT counts poste x86.exe generates VHDL RISC uP x86.exe generates VHDL RISC uP x86.exe generates VHDL RISC uP https://github.cor/gate level reverse eng'd 280 https://en.wikipei clone of Signetics 2650 uP LUT count comparisons with other ris written in cpp. no inst decode, limitee https://github.cor/ Harvard arch	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones of for FPGA clusters gurations https://fet.morgothdisk.com/VERILOG/VERILOGINERILOG
riscv noel coco3fpg or 1200 soc micro nating ignite ptsc myforthproces riscv tinsel attiny atmega xmega core cpugen cpugen cpugen suslik a-280 a-280 a-280 a-280 mister riscv minimax mips.his-vivad mips32r1 mylltococos social socialistico socialistico social social social social social social soc	https://www.gaisler.c. https://jeithub.d.michips://opencor bthtps://opencor stathtps://opencor stathtps://op	ta Gabroom, gaislaid gazure Geoforic Georole Gorole	oriel Oshiro, Samue ider y Becker O Shiro, Samue ider y Becker O Shiro Shaw haif and the shaw haif and	6502 risc-v 6809 penRISC RISC forth forth risc-v AVR AVR RISC RISC Z80 Z80 Z80 Z80 c2650 risc-v MIPS MIPS accum	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	SP-kinten  SP-kinten  Zu-3e  kintex-7- kintex-7- kintex-7- zu-3e kintex-7- cyclone-  KU060  arria-2	x James R James N James B	missing files 4  Brakef 2959 6  Avada 1366 116 6  Brakef 1116 6  Brakef 116 6  Brakef 116 6  Brakef 1597 6  Brakef 189 6  Brakef 186 6  Brakef 3716 A	8 8 22	6 223 ## 179 ## 120 ## 192 ## 154 ## 8 ## 41 ## 9 19 ##	14.7   0.6   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   0.3   14.7	7 2.0 1.0 1.0 7 3 1.0 4 3 1.0 27 0 1.0 27 0 1.0 5 0 1.0 3 1.0 4 1.0 3 1.0 3	33.1 X 35.6 X 71.8 D 96.3 D 7.7 D 6.8 D 3.0 D	verilog	2   16507lp	Y yes Y yes Y yes Y yes Y yes r final Y yes r Y yes Y yes Y asm Y asm On asm On yes C Y yes C Y yes C Y yes	N	4G 64K M 4G 664M 664M 64K N 64K N 64K	4G 64K 4G 64K 4G 64M 128K 128K 128K 64K 64K 64K 64K 64K 64K 64K 64K	Y N 10 96 Y 72 Y 72 Y 72 Y 72 Y 7 Y Y Y Y Y Y Y Y	13 8 32 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	200 201 199 200 201 201 201 201 201 201 201 201 201	2022 7 2015 5 2016 5 2002 4 2012 8 2019 7 2018 8 2009 5 2016 5 2016 4 2020 4 2020 4 2020 4 2020 4 2020 5 2019	https://www.dave uses John Kent's 6809 & adds color co https://openrisc.id OpenRISC on Terastic DE1 board microcoded instruction set processor. ShBoom clone, fast ASIC with high co DPAN'S94 32-bit Forth, masters thesi https://glt.morgo longiturable AVR processor w/8 confilt https://glt.morgo longiturable AVR processor w/8 confilt https://glt.morgo longiturable AVR processor w/8 configurable AVR processor w/8 confilt https://glt.morgo longiturable AVR processor w/8 confilt https://glt.morgo longiturable AVR processor w/8 confilt https://glt.morgo longiturable avr longiturable longitur	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation PTSC web site had full documentation 25.15 Whetstones of for FPGA clusters gurations https://git.morgothdisk.com/VERILOG/VERILC using 16 bit example has testbench & caches Complete implementation of a Sinclair ZX Spe Complete implementation of a Sinclair ZX Spe Complete implementation of a Sinclair ZX Spe based on the IBM 1130, Altera project & PLL most 32-bit insts microcoded, limited 16-bit IS ISA complete offware since some since and the IBM 1130, Altera project & PLL most 32-bit insts microcoded, limited 16-bit IS ISA complete software tool chain Basic, CamelForth and CPM; also SD card, UAI
riscv noel coco3fpga or 1200 soc micro, nating ignite, pts myforthproces riscv tinsel attiny_atmega atmega core cpugen cpugen cpugen a-280 a-280 a-280 a-280 a-280 are migs-hts-winder riscv minimax migs-hts-winder migs-hts-winder migs-hts-winder migs-hts-minimax migs-hts-winder migs-hts-minimax migs-hts-winder migs-hts-minimax minimax migs-hts-minimax minimax m	https://www.gaisler.c/ https://github.c/ mac/ https://github.c/ mac/ https://github.c mac/ sashttps://github.c mac/ https://github.com/pe/ https://opencor be/ https://opencor be/ https://opencor stal https://pithub.com/ge/ https://github.com/ge/	ta Gabroom, gaislaid gais ure Gary ta gaz ure Geofic Georoble Gerhotta Ghecoble Giova de Gorable Gorable Gorable Gorable Gorable Gorable Gorable Granble Granb	oriel Oshiro, Samue ler y becker O off Natin Orge Shaw hard Hohner hith Tarawneh corghiu Iulian corghiu Iulian corghiu Iulian vanni Ferrante vanni Ferrante vanni Ferrante van Devic an Devic	6502 risc-v 6809 DenRISC RISC forth forth risc-v AVR AVR RISC RISC RISC RISC Z80	8 8 8 8 8 8 166 8	sp-kintes zu-3e kintex-7- kintex-7- kintex-7- kintex-7- spartan- zu-3e kintex-7- cyclone- i KU060 arria-2 zu-3e	2 James r x James B James N James B	missing files 4  3rakef 2959 6  vivado 1366 116 6  srakef 1116 6  srakef 117 6  srakef 1197 6  missing file(s) 6  Devic 1819 6  privado 1819 6  privado 1819 6  srakef 1597 6  srakef 1597 6  srakef 1597 6  srakef 1598 6  srakef 3716 A  srakef 3716 A	8 8 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	6 223 ## 179 ## 120 ## 154 ## 154 ## 8 ## 24 ## 20 ## 200 ##	14.7   0.6   14.7   1.0   14.7	7 2.0 1.0 0 1.0 7 3 1.0 4 3 1.0 2 7 1.0 27 0 1.0 5 1.0 3 1.0 3 3 1.0 3 3 1.0 3 3 1.0 3 1.0 3 1	33.1 X 35.6 X 71.8 D 66.3 D 66.3 D 66.3 D 66.8 D 66	verilog (     vhdi     verilog verilog verilog verilog vhdi     proprietar vhdi     bluespec verilog verilog verilog verilog (     vhdi verilog verilog (     vhdi verilog (     verilog verilog (	2 t6507lp 9 1 9 top 6 processo 7	Y yes Y yes Y yes Y yes Y yes Y yes r final Y yes r Y yes r Y yes y 3sm Y asm on asm Y yes C Y yes C Y yes	N   N   N   N   N   N   N   N   N   N	4G 64K M 4G V 64K 64K 64K N 64K N 64	4G 64K 4G 64K 4G 64M 128K 128K 128K 64K 64K 64K 64K 64K 4G 4G	Y N 10 96 Y 72 Y 72 Y 72 Y 72 Y 7 Y Y Y Y Y Y Y Y	13 8 32 32 32 32 32 16	200 201 199 200 200 201 201 201 201 201 201 201 201	2022 7 2015 5 2016 5 2002 4 2012 8 2019 7 2018 8 2009 5 2016 4 2020 4 2020 4 2020 8 2020 2 2023 2 2019 2 2015	https://www.dave uses: John Kent's 6809 & adds color co- https://openrisc.id pennISCs on Terasis DE1 board microcoded instruction set processor. ShBoom clone, fast ASIC with high co- brants://githupcets-pro/ https://poets-pro/ https://poets-pro/ https://poets-pro/ https://pithub.cor sage-passing architecture designer configurable AVR processor w/8 confi https://github.cor safe.eve generates VHDL RISC uP "archimetic core" https://github.cor gate level reverse eng d 280 https://github.cor safe level reverse eng d 280 https://github.cor	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones d for FPGA clusters gurations https://ext.morgothdisk.com/VERILOG/VERILOGIVERILOGINES bit example has testbench & caches Complete implementation of a Sinclair ZX Spe Spead on the IBM 1130, Altera project & Pt.L most 32-bit insts microcoded, limited 16-bit IS ISA complete software tool chain Basic, CamelForth and CPM; also SD card, UAI course work, Quartus project
riscv noel coco3fga or or 1200 soc or or 1200 soc or	https://www.gaisler.ch https://jeithub.ch https://open.cor stal https://jeithub.com/ge	ta Gabroom, gaisland	oriel Oshiro, Samue ider  y Becker  O Metal Matin  O Metal Matin  O Metal Matin  O Metal Matin  O Metal  O Meta	6502 risc-v 6809 OpenRISC RISC forth risc-v AVR AVR RISC RISC RISC 280 280 280 280 280 c2650 risc-v MIPS accum ARM9	8 8 8 32 32 32 32 32 32 32 32 32 32 32 32 32	SP-kinter  SP-kinter  zu-3e  kintex-7- kintex-7- kintex-7- spartan- zu-3e kintex-7- cyclone- i KU060  arria-2  zu-3e	x James B x James B Gran D	missing files 4  Brakef 2959 6  Avadd 1366 116 6  Brakef 1116 6  Brakef 116 6  Brakef 116 6  Brakef 116 6  Brakef 116 6  Brakef 1597 6  Brakef 1376 6  Brakef 186 6  Brakef 3716 A	8 22	6 223 ## 179 ## 120 ## 154 ## 18 ## 19 19 ## 200 ## 200 ## 155	q11.12 0.6 q11.12 0.6 q11.13 0.6 q11.14 0.6 q11.15 0.6 q11.17 0.3 q11.17 0.3 q11.17 0.3 q11.17 0.3 q11.11 0.3 q11.11 0.3 q11.11 0.3	7 2.0 1.0 1.0 1.0 1.0 2 3 1.0	33.1 X 35.6 X 71.8 D 96.3 D 7.7 D 6.8 D 3.0 D 18.2 X 17.5 A	verilog (	2 t6507lp 9 top 16 processo 6 processo 7 mga_co 9 mga_co 1 mga_co	Y yes Y yes Y yes Y yes Y yes r final Y yes Y yes r Y yes Y asm Y asm Or asm Or yes C Y yes C Y yes	N   N   N   N   N   N   N   N   N   N	4G 64K M 4G N 64K M 4G 64M 64K 64K N 64K N	4G 64K 4G 64K 4G 64M 128K 128K 128K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64	Y N 10 96 Y 72 Y 72 Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	13 8 32 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	200 201 199 200 201 201 201 201 201 201 201 201 201	2022 7 2015 5 2016 5 2002 4 2012 8 2019 7 2018 8 2009 5 2016 4 2020 4 2020 4 2020 8 2020 2 2023 2 2019 2 2015	https://www.dave uses John Kent's 6809 & adds color co- https://openrisc.id OpenRISC on Terastic DE1 board microcoded instruction set processor. ShBoom clone, fast ASIC with high co- DPANS'94 32-bit Forth, masters thesi https://pit.morpol https://git.morpol 8 AVR cores, 4 sets LUT counts postel x86 .exe generates VHDL RISC uP x86 .exe generates VHD	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation PTSC web site had full documentation 25.15 Whetstones d for FPGA clusters gurations https://git.morgothdisk.com/VERILOG/VERILO using 16 bit example has testbench & caches Complete implementation of a Sinclair ZX Spe Complete implementati
riscv noel coco3fpga or 1200 soc micro, nating ignite, pts myforthproces riscv tinsel attiny_atmega atmega core cpugen cpugen cpugen a-280 a-280 a-280 a-280 a-280 are migs-hts-winder riscv minimax migs-hts-winder migs-hts-winder migs-hts-winder migs-hts-minimax migs-hts-winder migs-hts-minimax migs-hts-winder migs-hts-minimax minimax migs-hts-minimax minimax m	https://pethub.com/galaire/ https://github.cl matu https://github.cl matu https://github.cl matu https://github.cl matu https://github.cl matu https://github.cl matu https://github.com/gr https://open.cor be https://open.cor be https://open.cor stal https://jopen.cor stal https://jopen.cor stal https://github.com/gr	ta Gabroom/gaisland gaisland g	oriel Oshiro, Samue ler y becker Off Natin orge Shaw hathar borghiu lulian oroghiu lulian oroghi	6502 risc-v 6809 DenRISC RISC forth forth risc-v AVR AVR RISC RISC RISC RISC Z80	8 8 32 32 32 32 32 32 32 32 32 32 32 32 32	SP-kinter  SP-kinter  zu-3e  kintex-7- kintex-7- kintex-7- spartan- zu-3e kintex-7- cyclone- i KU060  arria-2  zu-3e	2 James r x James B James N James B	missing files 4  Brakef 2959 6  Avadd 1366 116 6  Brakef 1116 6  Brakef 116 6  Brakef 116 6  Brakef 116 6  Brakef 116 6  Brakef 1597 6  Brakef 1376 6  Brakef 186 6  Brakef 3716 A	8 8 2:	6 223 ## 179 ## 120 ## 154 ## 18 ## 19 19 ## 200 ## 200 ## 155	14.7   0.6   14.7   1.0   14.7	7 2.0 1.0 1.0 1.0 1.0 2 3 1.0	3.1 X 3.6 X 71.8 D 96.3 D 7.7 D 6.8 D 3.0 D 18.2 X 17.5 A	verilog (  verilog (  verilog (  verilog verilog vhdl (  proprietar (  vhdl (  proprietar (  verilog (  verilo	2 t6507/p 9 top 9 top 9 top 6 processo 7 mycpu erilog 9 mega_co 4 cpu 4 cpu 4 cpu 4 z80_top 4 z80_top 4 z80_top 5 minimax 6 cpu 6 processo 8 top 1 hc11rtl	Y yes Y yes Y yes Y yes Y yes r final Y yes r Y yes r Y yes r Y yes r Y yes	N   N   N   N   N   N   N   N   N   N	4G 64K M 4G 64K	4G 64K 4G 64K 4G 64M 128K 128K 64K 64K 64K 64K 4G 4G 4G	Y N 10 96 Y 72 Y 72 Y 72 Y 72 Y 7 Y Y Y Y Y Y Y Y	32 32 32 32 32 32 32 32 32 32 32 32	200 201 199 200 201 201 201 201 201 201 201 201 201	2022   2015   2016   2016 	https://www.dave uses John Kent's 6809 & adds color co- https://openrisc.id OpenRISC on Terastic DE1 board microcoded instruction set processor.  ShBoom clone, fast ASIC with high co  DPANS'94 32-bit Forth, masters thesis  https://gith.morgol on thitps://gith.morgol on gate level reverse engid 280 https://gith.morgol gate level reverse en	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones d for FPGA clusters gurations https://ext.morothdisk.com/VERILOG/VERILOGIST bit example has testbench & caches Complete implementation of a Sinclair ZX Spe Spe Special Specia
riscv noel coco3fpga or 1200 soc micro, nating ignite, pts myforthproces riscv tinsel attiny atmega atmega core cpugen cougen cougen sussilk a-180 a-280 a-2	https://www.gaisler.ch https://github.cm/ga https://github.cm/ga https://github.cm/ga https://github.cm/ga https://github.cm/ga https://github.cm/ga https://open.cor https://open.cor https://open.cor https://open.cor stal https://github.com/ga https://github.com/g	ta Gabroom/gaisland gaisland g	oriel Oshiro, Samue ler y becker Off Natin orge Shaw hathar borghiu lulian oroghiu lulian oroghi	6502 risc-v 6809 DenRISC RISC forth forth risc-v AVR AVR RISC RISC RISC RISC RISC RISC RISC RIS	8 8 32 32 32 32 32 32 32 32 32 32 32 32 32	SP-kinter  SP-kinter  zu-3e  kintex-7- kintex-7- kintex-7- spartan- zu-3e kintex-7- cyclone- i KU060  arria-2  zu-3e	x James B x James B Gran D	missing files 4  Brakef 2959 6  Avadd 1366 116 6  Brakef 1116 6  Brakef 116 6  Brakef 116 6  Brakef 116 6  Brakef 116 6  Brakef 1597 6  Brakef 1376 6  Brakef 186 6  Brakef 3716 A	8 8 2 2 !	6 223 ## 179 ## 120 ## 154 ## 18 ## 19 19 ## 200 ## 200 ## 155	q11.12 0.6 q11.12 0.6 q11.13 0.6 q11.14 0.6 q11.15 0.6 q11.17 0.3 q11.17 0.3 q11.17 0.3 q11.17 0.3 q11.11 0.3 q11.11 0.3 q11.11 0.3	7 2.0 1.0 1.0 1.0 1.0 2 3 1.0	33.1 X 35.6 X 71.8 D 96.3 D 7.7 D 6.8 D 3.0 D 18.2 X 17.5 A	verilog ( verilog ( verilog ( verilog verilog ( verilog verilog (	2 t6507lp 9 top 9 top 6 processo 7 s 8 mycpu erilog 9 mega_co 4 cpu 4 cpu 4 cpu 4 cpu 4 280 top 4 280 top 2 minimax cpu 0 processo 8 s 8 l 1 hc11rtl 5 gd6809	Y yes	N   N   N   N   N   N   N   N   N   N	4G 64K M 4G 64K	4G 64K 4G 64K 4G 64M 128K 128K 64K 64K 64K 64K 4G 4G 4G	Y N 10 96 Y 72 Y 72 Y 72 Y 74 Y 74 Y 75 Y 77	32 32 32 32 32 32 32 32 32 32 32 32	200 201 199 200 201 201 201 201 201 201 201 201 201	2022 7 2015 2011 2011 5 2016 5 2066 5 2066 5 2066 5 2066 5 2068 6 2002 8 2019 8 2019 8 2020 8 2020 9 2020 2 2020 2 2020 2 2020 5 2016 6 2020 9 20	https://www.dave uses John Kent's 6809 & adds color co https://openrisc.id OpenRISC on Terastic DEL board microcoded instruction set processor. ShBoom clone, fast ASIC with high co DPANS'94 32-bit Forth, masters thesi https://pet-pro message-passing architecture designed configurable AVR processor w/8 confi https://gith.morros BAVR cores, 4 sets LUT counts posted with set of the set	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation PTSC web site had full documentation 25.15 Whetstones d for FPGA clusters gurations https://git.morgothdisk.com/VERILOG/VERILO using 16 bit example has testbench & caches Complete implementation of a Sinclair ZX Spe Complete implementati
riscv, noel coco3fpga or1200, soc micro, nating ignite ptsc myforthproces riscv, tinsel attiny, atmega xmega, core cpugen cpugen cpugen susilik a-280 a-280 a-280 a-280 a-280 a-280 mister riscv, minimax mips-hls-vivad mips-ls-vivad mips-ls-v	https://www.gaisler.cc https://github.c m/g https://github.c m/g https://github.c m/g https://github.c m/g https://github.c m/g https://github.com/p https://goencor be https://opencor be https://opencor be https://opencor stal https://poencor stal https://poencor stal https://poencor stal https://github.com/g https://www.gm stal	ta Gabricom, gaislature Garyrure Garyru	oriel Oshiro, Samue ider y Becker O Seker O O O O O O O O O O O O O O O O O O O	6502 risc-v risc	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	SP-kinter  zu-3e kintex-7- kintex-7- kintex-7- kintex-7- spartan- zu-3e kintex-7- cyclone- KU060 arria-2 zu-3e max10 kintex-7-	x James R James B	missing files 4  3rakef 2959 6  /ivadd 1366 116 6  5rakef 1116 6  5rakef 1176 6  5rakef 1597 6  missing file(s) 6  5evic 1819 6  1810 7  1820 6  1830 6  1840 7  1840 7  1850 6  1850 7  1850	8 8 2:	6 223 ## 179 ## 120 ## 18 ## 24 ## 24 ## 200 ## 200 ## 50 ## 50 ##	14.7   1.0   14.7   14.7	7 2.0  1.0  1.0  1.0  1.0  3 1.0 4  3 1.0 3  7 1.0 27  0 1.0  3 1	13.1 X 15.6 X 1.8 D 16.3 D 17.7 D 6.8 D 3.0 D 18.2 X 11.3 D 4.8.2 X	verilog ( verilog ( verilog ( verilog ( verilog verilog verilog verilog (	2 t6507lp 0 9 9 10 6 processo 8 mycpu 10 10 10 10 10 10 10 10 10 10 10 10 10	Y yes Y yes Y yes Y yes Y yes r final Y yes Y yes Y yes Y yes Y yes Y asm Y yes	N   N   N   N   N   N   N   N   N   N	64K	4G 64K 4G 64K 4G 664M 128K 128K 64K 64K 64K 32K 4G 4G 4G 4G	Y N 10 96 Y 72 Y 72 Y 72 Y 74 Y 74 Y 75 Y 74 Y 75 Y 77	32 32 32 32 32 32 32 32 32 32 32 32	200 201 199 200 200 200 200 201 201 201 201 201 201	2022   2015   2011   2015   2016   2026   2020   2020 	https://www.dave uses John Kent's 6809 & adds color co- https://openrisc.id OpenRISC on Terasito DE1 board microcoded instruction set processor. ShBoom clone, fast ASIC with high co- https://poets-pro- missage-passing architecture designe configurable AVR processor w/8 confinitos//fight morpo BAVR cores, 4 sets LUT counts posted with the configurable AVR processor w/8 confinitos//fight morpo BAVR cores, 4 sets LUT counts posted with the configurable available av	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones of for FPGA clusters gurations https://filet.morgothdisk.com/VERILOG/VERIL
riscv, noel coco3fpga or 1200 soc migrot post or 1200 soc myforthproces riscv, tinsel attiny, atmega core cpugen sussisk a-280	https://pethub.com/gr https://pithub.com/gr https://pithub.com/gr https://pithub.com/gr https://pithub.com/gr https://pithub.com/gr https://pithub.com/gr https://poncor https://opencor https://opencor https://opencor https://opencor https://opencor https://opencor https://opencor https://opencor https://opencor https://pithub.com/gr https://opencor stal https://pithub.com/gr	tat Gabriel Garante Ga	oriel Oshiro, Samue ider y Becker O Shiro, Samue ider y Becker O Shiro Shaw hand hand hand hand hand hand hand hand	6502 risc-v risc	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	SP-kinter  SP-kinter  zu-3e kintex-7- kintex-7- kintex-7- spartan- zu-3e kintex-7- cyclone- i KU060 arria-2 zu-3e max10 kintex-7-	x James N	missing files 4  Brakef 2959 6  Avaid 1366 116 6  Brakef 1597 6  Brakef 1186 6	8 22	6 223 ## 179 ## 179 ## 150 ## 154 ## 8 ## 24 ## 200 ## 200 ## 50 ## 127 ##	14.7   q11.14   0.6   14.7   1.0   14.7   14	7 2.0  1.0  1.0  1.0  1.0  1.0  1.0  1.0	33.1 X 15.6 X 17.8 D 10.6.3 D 10	verilog ( verilog ( verilog ( verilog verilog verilog ( verilog verilog (	2 t6507lp   0   0   0   0   0   0   0   0   0	Y yes   Y ye	N   N   N   N   N   N   N   N   N   N	64K	4G 64K 4G 64K 4G 664M 128K 128K 128K 64K 64K 64K 4G 4G 4G 4G 4G 64K 64K	Y N 10 96 Y 72 Y 72 Y 72 Y 72 Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	32 32 32 32 32 32 32 32 32 32 32 32	200 201 201 201 202 202 203 204 204 205 201 201 201 201 201 201 201 201 201 201	2022 7 2015 2011 2011 5 2016 5 2016 5 2026 7 2018 8 2019 7 2018 8 2029 8 2029 8 2020 8 2020 9 20	https://www.adave uses John Kent's 6809 & adds color co- https://openrisc.id OpenRISC on Terastic DE1 board microcoded instruction set processor. ShBoom clone, fast ASIC with high co- DPANS'94 32-bit Forth, masters thesi https://gith.morgol 8 AVR cores, 4 sets LUT counts postel x86 .exe generates VHDL RISC uP x86 .ex	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones of for FPGA clusters gurations https://git.morgothdisk.com/VERILOG/VERILC using 16 bit example has testbench & caches Complete implementation of a Sinclair ZX Spe Dased on the IBM 1130, Altera project & PLL most 32-bit insts microcoded, limited 16-bit IS ISA complete of Sinchair ZX Spe Dased on the IBM 1130, Altera project & PLL most 32-bit insts microcoded, limited 16-bit IS ISA complete software tool chain Basic, CamelForth and CPM; also SD card, UAI course work, Quartus project course work, top level is schematic semphasis on cycle accuracy, DIP replacement CHERI (Capability Hardware Enhanced RISC in claims very fast FPGA versions
riscv noel coco3fpga or 1200 soc micro, nating ignite, pts compared in the com	https://pithub.com/stibio-jopencor stal https://pithub.com/stibio-jopencor stal https://pithub.com/stibio-jopencor stal https://pithub.com/stibio-jopencor stal https://pithub.com/stibio-jopencor stal https://popencor stal https://popencor.stal https://popencor.sta	tata dalamenta da	oriel Oshiro, Samue ider y Becker O   Off Natin Orge Shaw hather orghis I   Off National Organization Organization I   Off National Organization Organization I   Off National Or	6502 risc-v G809 PpenRISC RISC forth forth Forth Fisc-v AVR AVR RISC RISC RISC RISC RISC RISC RISC RIS	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	cyclone-  SP-kinter  zu-3e  kintex-7- kintex-7- kintex-7- kintex-7- spartan- zu-3e  kintex-7- cyclone-  KU060  arria-2  zu-3e  max10 kintex-7- kin	x James B	missing files 4  arakef 2959 6  vivade 1366 116 6  rakef 1116 6  rakef 1116 6  rakef 1597 6  missing file(s) 6  Devic 1819 6  Devic 2084 4  Varyado defaults 6  A rakef 3716 A  A rakef 2190 6  Brakef 2190 6  Trakef 1207 6	8 8 2 2 9	6 223 ## 179 ## 120 ## 18 ## 24 ## 24 ## 200 ## 200 ## 50 ## 50 ##	14.7   1.0   14.7   14.7   1.0   14.7   14.7   1.0   14.7   14.7   14.7   14.7   14.7   14.7   1	7 2.0  1.0  1.0  1.0  1.0  1.0  1.0  1.0	13.1 X 15.6 X 1.8 D 16.3 D 17.7 D 6.8 D 3.0 D 18.2 X 11.3 D 4.8.2 X	verilog ( verilog ( verilog verilog vhdi vhdi vhdi proprietar vhdi vhdi verilog ( vhdi vhdi verilog ( vhdi verilog (	2 t6507lp 0 9 9 10 6 processo 8 mycpu erilog 9 mega_co 4 cpu 4 cpu 4 cpu 4 cpu 4 280 top, 4 280 top, 4 280 top, 5 minimax cpu 0 processo 8 8 1 hc11rtl 5 gd6809 4 mistop	Y yes	N   N   N   N   N   N   N   N   N   N	64K	4G 64K 4G 66K 4G 66H 128K 128K 128K 64K 64K 64K 64K 4G 4G 4G 4G 64K 4G 4G 4G 4G 4G 4G 4G 4G	Y N 10 96 97 97 97 97 97 97 97 97 97 97 97 97 97	32 32 32 32 32 32 32 32 32 32 32 32	200 201 201 201 201 201 201 201 201 201	2022   2022   2015   2016   2016   2026   2026 	https://www.dave uses John Kent's 6809 & adds color co- https://openrisc.id popnists.co in Treasis DE 15 board microcoded instruction set processor.  ShBoom clone, fast ASIC with high co- https://poets-pro/ https://poets-pro/ https://poets-pro/ https://poets-pro/ https://poets-pro/ https://poets-pro/ https://github.cor state level reverse engid 280 https://github.cor state leve	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones of for FPGA clusters gurations https://filet.morgothdisk.com/VERILOG/VERIL
riscv, noel coco3fpga or 1200 soc miner coco3fpga or 1200 soc miner coco soc miner coco soc my coco soc soc soc soc soc soc soc soc so	https://www.gaisler.ch https://github.c mol https://github.c mol https://github.c mol https://github.com/pe https://github.com/pe https://open.cor be https://open.cor be https://open.cor be https://open.cor stal https://pithub.com/gr https://github.com/gr https://yopen.cor mat http://www.htl be	ta da	oriel Oshiro, Samue ider  y Becker   Off Natin  orgas Hohner  orgas Hohner  orghi bulian  orghi buli	6502 risc-v 6809 penRISC 6809 RISC Forth F	8 8 8 32 322 32 32 32 32 32 32 32 32 32 32 32 32 32 32 3	cyclone- SP-kintev Zu-3e kintex-7- kintex-7- kintex-7- spartan- Zu-3e kintex-7- cyclone- KU060 arria-2 Zu-3e max10 kintex-7- cyclone- kintex-7- cyclone- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7-	z James II x James II y James II x James II	missing files 4  Brakef 2959 6  Avada 1366 116 6  Brakef 1116 6  Brakef 116 6  Brakef 1597 6  Brakef 1596 6  Brakef 1596 6  Brakef 1596 6  Brakef 2084 4  Brakef 2096 6  Brakef 2190 6  Brakef 3421 6  Brakef	1	## ## ## ## ## ## ## ## ## ## ## ## ##	14.7   1.0   14.7   1.1   14.7   1	7 2.0  1.0  1.0  1.0  1.0  7 1.0  1.0  1.0  1.0  1.0  1.0  1.0  1.0	3.1 X 3.5.6 X 7.7.8 D 10.7.7 D 10.7.7 D 11.3 D 11.3 D 12.7.5 A 13.7.5 A 14.8 X	verilog ( verilog ( verilog ( verilog verilog verilog verilog ( verilog	2 t6507lp   0   0   0   0   0   0   0   0   0	Y yes	N   N   N   N   N   N   N   N   N   N	64K	4G 64K 4G 66K 4G 66H 128K 128K 128K 64K 64K 64K 64K 4G 4G 4G 4G 64K 4G 4G 4G 4G 4G 4G 4G 4G	Y N 10 96 Y 72 Y 72 Y 72 Y 72 Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	32 32 32 32 32 32 32 32 32 32 32 32	200 201 201 201 202 202 203 204 204 205 201 201 201 201 201 201 201 201 201 201	2022   2022   2015   2016   2016   2026   2026 	https://poerisc.id  penRISC on Terastic DE1 board microcoded instruction set processor. ShBoom clone, fast ASIC with high co DPANS'94 32-bit Forth, masters thesi https://poets-pro missage-passing architecture designe configurable AVR processor W8 confi https://githmp.cor ab6.exe generates VHDL RISC uP //arthmetic core* https://github.cor gate level reverse eng'd 280 https://github.cor jate level reverse eng'd 280 https://github.cor	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation PTSC web site had full documentation 25.15 Whetstones of for FPGA clusters gurations https://git.morgothdisk.com/VERILOG/VERILC using 16 bit example has testbench & caches Complete implementation of a Sinclair ZX Spe Dased on the IBM 1130, Altera project & PLL most 32-bit insts microcoded, limited 16-bit IS ISA complete implementation of a Sinclair ZX Spe based on the IBM 1130, Altera project & PLL most 32-bit insts microcoded, limited 16-bit IS ISA complete software tool chain Basic, CamelForth and CPM; also SD card, UAI course work, Upartus project course work, top level is schematic so membasis on cycle accuracy, DIP replacement CHERI (Capability Hardware Enhanced RISC In claims very fast FPGA versions IC Implementations the labs offers several uP cores www.ht-labs.com
riscv, noel coco3fpg or1200 soc micro, nating ignite, ptsc myforthproces siscv, tinsel attiny, atmega xmega core cpugen cpugen cpugen susilk a-280 a-2	https://percor stalhtps://pithub.com/gr https://pithub.com/gr https://pithub.com/gr https://pithub.com/gr https://pithub.com/gr https://pithub.com/gr https://pencor be https://pencor be https://pencor be https://pencor stal ht	de la companya del companya del companya de la companya del company	oriel Oshiro, Samue ider y Becker O y Becker	6502 risc-v 6809 penRISC 6809 penRISC Forth forth forth forth AVR AVR RISC 280 280 280 280 280 280 280 280 280 280	8 8 8 8 32 32 32 32 32 32 32 32 32 32 32 32 32	cyclone- SP-kinter  ZU-3e kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- cyclone- kintex-7- cyclone- kintex-7-	z James R s alames R s	missing files 4  Brakef 2959 6  Avivada 1366 116 6  Frakef 1116 6  Frakef 1176 6  Frakef 1597 6  missing file(s) 6  Devic 1819 6  Frakef 1597 6  Frakef 1790 6  Frakef 1597	1	6 223 ## 179 ## 179 ## 150 ## 154 ## 8 ## 24 ## 200 ## 200 ## 50 ## 127 ##	14.7   0.6   14.7   1.0   14.7   0.6   14.7   0.6   14.7   0.6   14.7   0.6   14.7   0.6   14.7   0.3   14.7   0.3   14.7   0.3   14.7   0.6   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   0.3   0.5	7 2.0  1.0  1.0  1.0  1.0  1.0  1.0  1.0	3.1 X 3.5.6 X 7.7.8 D 10.7.7 D 10.7.7 D 11.3 D 11.3 D 12.7.5 A 13.7.5 A 14.8 X	verilog (	2 t6507lp 9 1 9 1 9 1 6 processo 8 mycpu erilog 1 mega_co 4 cpu 4 cpu 4 cpu 4 280 top 4 280 top 9 sys_top 2 minimax cpu 0 processo 8 8 1 hc11rtl 5 gd6809 4 v80n 5 tv80n 6 tv80n 6 tv80n 7 topu 8 tv80n 7 tv80	Y yes   Y ye	N   N   N   N   N   N   N   N   N   N	64K	4G 64K 4G 64K 4G 64K 128K 128K 128K 64K 64K 64K 4G 4G 4G 4G 4G 64K 4G 4G 4G 64K	Y N 10  96  Y 72  Y 72  Y 72  Y 74  Y 74	32 32 32 32 32 32 32 32 32 32 32 32	200 201 199 200 200 200 200 201 201 201 201 201 201	2022   7 2015   5 2016   6 2002   7 2018   8 2019   7 2018   8 2019   7 2018   8 2019   7 2018   8 2029   8 2020   9 2021   2020   2 2023   2 202	https://www.ave/ https://openrisc.id penRISC on Terasis DE1 board microcoded instruction set processor. ShBoom done, fast ASIC with high co DPANS 94 2-bit Forth, masters thesi https://pipoets-pro/ https://poets-pro/ https://poets-pro/ https://pithub.cor sage-passing architecture designe configurable AVR processor w/8 confi https://github.cor sage-passing architecture designe configurable AVR processor w/8 confi https://github.cor sage-passing architecture designe configurable AVR processor w/8 confi https://github.cor sage-passing architecture designe sage-passing architecture designe configurable AVR processor w/8 confi https://github.cor sage-passing architecture designe sage	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones of for FPGA clusters gurations https://git.morgothdisk.com/VERILOG/VERILC using 16 bit example has testbench & caches Complete implementation of a Sinclair ZX Spe Dased on the IBM 1130, Altera project & PLL most 32-bit insts microcoded, limited 16-bit IS ISA complete of Sinchair ZX Spe Dased on the IBM 1130, Altera project & PLL most 32-bit insts microcoded, limited 16-bit IS ISA complete software tool chain Basic, CamelForth and CPM; also SD card, UAI course work, Quartus project course work, top level is schematic semphasis on cycle accuracy, DIP replacement CHERI (Capability Hardware Enhanced RISC in claims very fast FPGA versions
riscv noel coco3fgga or 1200 soc micro_nating ignite_ptsc myforthproces riscv_tinsel attimy_atmega xmega_core_cpugen could attimy_atmega_sore_cpugen sussik a-280 a-280 a-280 a-280 a-280 a-280 a-280 mister riscv_minimax mips-hts-vivad mips-hts-viv	https://www.gaisler.ch https://github.cm/ga https://github.cm/ga https://github.cm/ga https://github.cm/ga https://github.com/pi https://github.com/pi https://open.cor be https://open.cor be https://open.cor be https://open.cor stal https://pen.cor stal https://github.com/ga https://jopen.cor mat http://www.ht. be https://open.cor mat http://www.ht. be https://open.cor stal https://open.cor st	ta da Gabrisher Garage	oriel Oshiro, Samue ider y Becker O   y Becker O   y Becker O    off Natin   ryge Shaw har	6502 risc-v 6809 risc-v 7809 r	8 8 8 8 32 32 32 32 8 8 32 32 32 32 8 8 8 161 6 162 32 32 32 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	cyclone- sp. kinter sp. kintex- sp. cyclone- sp. kintex- sp. cyclone- sp. kintex- sp. cyclone- kintex- sp. cyclone- kintex- sp. kintex- sp. kintex- kintex- kintex- kintex- kintex- kintex- kintex- kintex- sp. cyclone- ki	x James B A Jame	missing files 4  Brakef 2959 6  Avaida 1366 116 6  Brakef 1116 6  Brakef 1116 6  Brakef 1597 6  Brakef 160 6  Brakef 160 6  Brakef 200 6  Brakef 210 6  Brakef 2100 6  Brakef 1207 6  Brak	1	## ## ## ## ## ## ## ## ## ## ## ## ##	14.7   1.0   14.7   1.1   1.0   14.7   1.1   1.0   14.7   1.1   1.0   14.7   1.1   1.0   14.7   14.7	7 2.0  1.0  1.0  1.0  1.0  7 1.0  3 1.0  3 1.0  3 1.0  3 1.0  3 1.0  3 1.0  3 1.0  3 1.0  3 1.0  3 1.0  3 1.0  3 1.0  3 1.0  3 1.0  3 1.0  3 1.0  4.0  13 1.0  5 1.0  7 7 1.0  7 2.0  8 1.0  8 1.0  9	3.1 X 3.1 X 3.1 8 D 3.1 8 D 3.1 8 D 3.1 8 D 3.1 8 D 3.1 8 D 4.1 8 D	verilog ( verilog ( verilog ( verilog verilog ( verilog	2 t6507lp 0 9 9 10 6 processo 8 mycpu 10 10 10 10 10 10 10 10 10 10 10 10 10	Y yes   Y ye	N   N   N   N   N   N   N   N   N   N	64K 46 64K N	4G 64K 4G 64K 4G 64K 128K 128K 128K 64K 64K 64K 32K 4G 4G 4G 4G 64K 4G 4G 64K 1M 4G	Y N 10  96  Y 72  Y 72  Y 72  Y 72  Y 74  Y 74	13 8 32 32 9 9 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2000 2011 2010 2010 2010 2010 2010 2010	2022   2016   2011   2011   2011   2011   2012   2012   2013   2020   2020 	https://openrisc.id  penRISC on Terastic DE1 board  microcoded instruction set processor.  ShBoom clone, fast ASIC with high co bpANS'94 32-bit Forth, maters thesi https://poets-pro message-passing architecture designe tonituss://git morso  ANC cores, 4 sets LUT counts poste x86. exe generates VHDL RISC uP x86. exe g	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation 25.15 Whetstones of for FPGA clusters gurations https://git.morgothdisk.com/VERILOG/VERILOG sign 32 bit example sign 32 bit example sign 32 bit example has testbench & caches Complete implementation of a Sinclair ZX Spe Complete implementation CPM; also SD card, UAI course work, Quartus project Course work, Opt Preplacement CHERI (Capability Hardware Enhanced RISC in claims very fast FPGA versions (Cimplementations Int-labs offers several uP cores www.ht-lab.com
riscy, noel coco3fpg or 1200 soc micro, nating ignite, ptsc myforthproces riscy, tinsel attiny, atmega atmega core cpugen susiki a-1280	https://pithub.com/grithub.com	ta da	oriel Oshiro, Samue ider y Becker O y Becker	6502 Fisch of the control of the con	8 8 8 8 32 32 32 32 32 32 32 32 32 32 32 32 32	cyclone- SP-kinter  ZU-3e kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- kintex-7- cyclone- kintex-7- cyclone- kintex-7-	x James R x James R sames R sa	missing files 4  Brakef 2959 6  Avivadc 1366 116 6  Brakef 1116 6  Brakef 1597 6  Brakef 1186 6	1 1 1	6 223 ## 179 ## 120 ## 154 ## 8 ## 24 ## 9 19 ## 200 ## 200 ## 127 ## 182 ## 182 ## 183 ## 184 ## 185 ## 187 ##	14.7   0.6   14.7   1.0   14.7   0.6   14.7   0.6   14.7   0.6   14.7   0.6   14.7   0.6   14.7   0.3   14.7   0.3   14.7   0.3   14.7   0.6   14.7   1.0   14.7   1.0   14.7   1.0   14.7   1.0   14.7   0.3   0.5	7 2.0  1.0  1.0  1.0  1.0  1.0  1.0  1.0	3.1 3.1 3.1 3.1 3.1 3.1 3.1 3.1 3.1 3.1	verilog ( verilog ( verilog ( verilog verilog ( verilog	2 t6507lp   0   0   0   0   0   0   0   0   0	Y yes   Y ye	N   N   N   N   N   N   N   N   N   N	64K 4G 64K N	4G 64K 4G 64K 4G 64K 128K 128K 128K 128K 64K 64K 64K 64K 64K 64K 64K 64K 64K 64	Y N 10  96  Y 72  Y 72  Y 72  Y 74  Y 74	13 8 32 32 9 9 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	200 200 200 200 200 200 200 200 200 200	2022   7 2015   5 2016   6 2002   7 2018   8 2019   7 2018   8 2019   7 2018   8 2019   7 2018   8 2029   8 2020   9 2021   2020   2 2023   2 202	https://www.ave/ https://openrisc.id penRISC on Terasis DE1 board microcoded instruction set processor. ShBoom done, fast ASIC with high co DPANS 94 2-bit Forth, masters thesi https://pipoets-pro/ https://poets-pro/ https://poets-pro/ https://pithub.cor sage-passing architecture designe configurable AVR processor w/8 confi https://github.cor sage-passing architecture designe configurable AVR processor w/8 confi https://github.cor sage-passing architecture designe configurable AVR processor w/8 confi https://github.cor sage-passing architecture designe sage-passing architecture designe configurable AVR processor w/8 confi https://github.cor sage-passing architecture designe sage	32 & 64-bit, software tools, bit files mputer SOC educational PTSC web site had full documentation PTSC web site had full documentation 25.15 Whetstones of for FPGA clusters gurations https://git.morgothdisk.com/VERILOG/VERILC using 16 bit example has testbench & caches Complete implementation of a Sinclair ZX Spe Dased on the IBM 1130, Altera project & PLL most 32-bit insts microcoded, limited 16-bit IS ISA complete implementation of a Sinclair ZX Spe based on the IBM 1130, Altera project & PLL most 32-bit insts microcoded, limited 16-bit IS ISA complete software tool chain Basic, CamelForth and CPM; also SD card, UAI course work, Upartus project course work, top level is schematic so membasis on cycle accuracy, DIP replacement CHERI (Capability Hardware Enhanced RISC In claims very fast FPGA versions IC Implementations the labs offers several uP cores www.ht-labs.com

Here Services and Appelled Services and Applications of the Servic	_uP_all_soft folder	opencore prmary		status	author	style / clone	data sz inst sz	FPGA	repor com		Dff	mults	blk ram m	F :	e tool	MIPS /inst	clks/ inst	KIPS V	ven dor	src #sr code file		g cha	fltg i pt	max dat	max by	te te adr			t last	secondary web link	note worthy	comments
The section of the se	eco32	https://op	pencor	stable	Hellwing Geisse	RISC	32 32	kintex-7-	3 James Brake	ef 3367		6	5 :	147 #	## 14.7	1.00	1.5	29.1	ILX '	Y verilog 24	1 eco32	Y yes	N	512	M 256M	61	32	200	3 2014	homepages.thm.d	MIPS like, slow mul & div	
A THE PART OF THE	mc8051	http://ww	vw.ore	stable	Helmut Mavrhofer	8051																										ing-point by David Lundgren
A. M.	digital up	https://git	thub.co			mins	16 16																			60	16	201	2022	https://github.com		
The content of the		https://pit	thub.co																							60				https://github.com		
Martine Martin Martine Martine Martine Martine Martine Martine Martine Martine		http://ww	vw.bitl	stable	Herbert Kleebauer																					+ **		199	1995	778		
Sept.		https://or									_	6 7	1	8 ±	## 14.7	1.00		1.5								/	32					
THE PROPERTY OF STATE AND ALL HOLD AND ALL H	src	https://git							o sames brain	5545		<u> </u>	-	- 0 .	1.11	1.00	2.0	1.5	^+		o  cage_cor	1 703	+**		10		32	5 201		http://www.zeepe	book by Heuring & Jordan	
Series Minimal Lange Series Se	minicnu								I lamos lots	f 422		6 1	1 .	120 +	++ 14.7	0.22	1.0	07.7	v		minicau	V voc	N	11	AV I	1 26		200		пср.// и и и сесре		
The control of the co															14.7						ПППСРИ	1 yes	NI NI	N CAL	( CAV )		+	200	2018	C005 data abaata	same as my-cpu	uses riex, bison & ren to create gcc compiler
Martin   M												_				0.33	4.0		_			r yes	IN .	14 041	104K	,	22	0 202	2022		DICC V D I D	L
No. 1. A. S. C.												6 ##											IN				32	_	_	nttps://barvinn.re		
1. The first part of the first									James repla	ic 644		ь	2 .	233 ‡	## 14./	0.33	2.0	59.6	Λ.							-	$\vdash$	201		http://zhehaomac		
The control of the property of the control of the c																					L cpu	Y yes	N	4K			$\vdash$					
The content of the												6 1							Х	verilog 22	cpu_top	Y yes	N	Y 641	( 64K I					The iDEA DSP Bloo		
Section Control Contro	mb-lite_plus	http://ww	vw.late	stable	Huib Arriens	uBlaze	32 32	kintex-7-	James Brake	ef 244		6	2 3	319 #	## 14.7	1.00	1.0	1308	ΧI	B vhdl 34	1 tumbl	Y yes	N	4G	4G '	/	32	201	2012		Delft Un. Of Tech. course work	use inferred RAM
19.   19.	ben_eater_up	https://git	thub.co	m/hsnav	Humberto Silva Naves	accum	8 8													verilog 14	1 compute	r asm	N	256	16 '	/		201	2019	https://eater.net/	Ben Eater's 8-bit breadboard comput	microcode?
19.   19.	tiny-riscv	https://git	thub.co	m/hushc	Hyounguk Shon	RISC	32 32	2												verilog 35	riscv_top	Υ	N	4G	4G '	/ 24	32		2019		course work, reduced risc-v, 24 inst, f	our variations: cache, multi-cycle, pipeline & si
Ministry						accum	16 16	5												B system veril	og	Υ	N	N 4K	4K				2011		for course, SystemVerilog HDL - Exam	possibly same as simplecpu
Section   Sect		https://or	pencor	beta	Ian Chapman	6502	8 8	kintex-7-	3 James Brake	ef 4942		6		214 #	# 14.7	0.33	4.0	3.6	х	vhdl 3	ghdl pro	c Y ves	N	N 641	( 64K '	(		201	2010		targeted to LCMXO2280	
The control of the co		https://or										4	48	63 ‡	## a13.1	0.50	2.0	14.4														4K disk monitor system
Services (1987) A contract process of the contract pro		https://git										$\top$														(	32					Virtex VU3P-2 FPGA implementation (380K lu
The control of the co		https://or				MIPS		)		T										systemC		Y ves	N	46	4G '	/	32	200	2009			porting full MIPS R2000 ISA
The contract of the contract o		https://git						,								1.00	1.0				5	Y ves	N	46	4G '	/	32			https://shakti.org		
The contract of the contract o		110							intel faste	st 1509	T 1.	A H	2 .	566 ±	## 021.3			375.2										5		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
The control of the co			_				32 22					-									1							5		1		
Secondary   Control of Control																			÷t		+							5				
The control of the property of															421.3				÷t		+	Y ves	N	N AG	46			200		https://www.cilva		
without the second part of the s			_						ccscare	3000	<del>     </del>	+			1	0.00	2.0	2-7.2			3 r5n-mo	yes V vor	N	10	4G ,			200	_			
Section   Continue of the Co									lames no +c	n modulo		+	$\vdash$	-	## 1/17	0.67	4 0	$\rightarrow$	+		J 1 3p-1110us			40	46	<del>,      </del>		200			university project 68020 cubca+	read thesis code generator for ton modulos
Service Servic								killtex-/-	- James 110 to	rp moudle	+	+	$\vdash$	- +	14.7	0.07	4.0	$\rightarrow$	$\dashv$		cdc160					64	10	200			university project, 00020 subset	read triesis, code generator for top modules
Property   Company   Com		TICCP3.//BIT	tilub.co					-	<del>                                     </del>	+	-	+		-	_	-	-	-	-							04		-				
Table Service				,										_				-+	_	verilog 10	nova_cpt	yes ves	IN N	D41	04K	/ 20		-				
were general standing and and standing and services from the standing and standing	pepeees	nttps://git	thub.co	iii/juucis	,			-						-	_				-				IN	IN 4K	4K	28	$\vdash$	_		hard Hard		22.6.46216
The second control of the control of		nttps://git	tnub.co	.,,	,				<b>.</b>			_		-	+								-		+ . +		$\vdash$	-		nttp://www.bitsav	and the second s	
The property of the property o							16 16					6	1	250 #		0.67	1.0	1015	Х		CPUOL	Y			0 1	N 23	4	201	2019			
The content of the	verilog-harvard	https://git	thub.co	m/jaywo.			16 16		James mult	i-driven ne	et	6		#	## v21.1	0.67	1.0		Х	verilog 7		Y			0 1	N 23	4	5 201	2019			5-stage pipelined CPU, same for cpu4 thru cpu
The second particular contribution and c	verilog-harvard	https://git	thub.co	m/jaywo	Jae-Won Chung		16 16		James mult	i-driven ne	et	6		#	## v21.1	0.67	1.0		Х	verilog 7	cpu04	Υ	N	Y 0	0 1	N 23	4	5 201	2019			Data forwarding from the ALU
The property of the property o						RISC	16 16					6		#	## v21.1	0.67	1.0		Χ			Y	N	Y 0	0 1	N 23	4	5 201	2019			Branch prediction with a BTB with 2-bit satura
The property of the property o		https://git	thub.co	m/jaywo			16 16		James mult	i-driven ne	et	6		#	## v21.1	0.67	1.0		Х		cpu06	Y			0 1	N 23	4	5 201	2019			tournament branch predictor
Part		https://git	thub.co	m/jaywo.	Jae-Won Chung	RISC	16 16	zu-3e	James mult	i-driven ne	et	6		#	## v21.1	0.67	1.0		Χ	verilog 7	cpu07	Υ	N	Y 0	0 1	N 23	4	5 201	2019		multi-driven nets	Memory latency parameter
Part	verilog-harvard	https://git	thub.co	m/jaywo		RISC	16 16		James mult	i-driven ne	et	6		#	## v21.1	0.67	1.0		Χ	verilog 8	cpu08	Υ	N	Y 0	0 1	N 23	4	5 201	2019		multi-driven nets	instruction cache and data cache
werding harder for the profession of the profess	verilog-harvard	https://git	thub.co	m/jaywo	Jae-Won Chung		16 16		James mult	i-driven ne	et	6		#	## v21.1	0.67	1.0		Х	verilog 9		Υ	N	Y 0	0 1	N 23	4	5 201	2019			DMA module and its interrupt mechanism
werdings among states (institute contribute) and the foreign contribute contribut	verilog-harvard	https://git	thub.co	m/jaywo.	Jae-Won Chung		10 10	2000	Junios mare	GITT CITTIC	et	6		#	## v21.1	0.67			Χ	verilog 10	cpu10	Υ		٠	0 1	N 23	4	5 201	2019		multi-driven nets	DMA interleaved with instructions that access
Substantive	verilog-harvard	https://git	thub.co	m/jaywo	Jae-Won Chung	RISC	16 16	zu-3e	James mult	i-c 171		6	3	357 #	## v21.1	0.67	1.0	1399	Х	verilog 5		Υ	N	N 0	0 1	N 23	4	201	2019		multi-driven nets	single cycle CPU that has an IPC of 1
Substantive	verilog-harvar	https://git	thub.co	m/jaywo	Jae-Won Chung	RISC	16 16	5												verilog 74	1 cpu	Υ	N	0	0 1	V	4	201	2019		ten implementations of increasing so	missing memory & test bench RTL
13	blue_fpga	https://git	thub.co	m/Geckc	Jaime Centeno	accum	16 16	5											Х	vhdl 47	7 system	Υ	N	4K	4K I	N 16	2	202	2023		gate level png's, simulator exe	
## Seven excension of table   Immes Bowman   fort   6.1 fig   figs   fig	mera400f	https://git	thub.co	m/jakubi	jakubfi	RISC	16 16	5												verilog 77	7 mera400	f Y yes	N	641	64K '	/			2020		reimplementation of MERA-400 CPU,	Polish, Mera400 was TTL uP
13.22	J1	www.exca	amera.	stable .	James Bowman	forth	16 16	zu-2e	James area	o 253		6	1 3	336 #	## v20.1	0.80	1.0	1061	Х	vhdl 1	j1	Y fort	h N	641	64K	20		2 200	2015	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks
1332	J1	www.exca	amera.	stable .	James Bowman	forth	16 16	kintex-7-	3 James Brake	ef 335		6	1 :	180 #	## 14.7	0.80	1.0	431.0	Х	vhdl 1	j1	Y fort	h N	641	64K	20		2 200	2015	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks
13   13   15   15   15   15   15   15	J1a	www.exca	amera.	stable .	James Bowman	forth	16 16	kintex-7-	James DFF	ex 518		6	4	412 #	## 14.7	0.80	1.0	636.1	Х	verilog 3	j1	Y fort	h N	641	64K	20		2 200	2017	https://github.com	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
	J1a32	www.exca	amera.	stable .	James Bowman	forth	32 16	kintex-7-	James DFF	ex 930		6	3	358 ‡	# 14.7	1.00	1.0	384.4	Х	verilog 3	j1	Y fort	h N	641	64K	20		2 200	2017		uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
werlogs(202) https://jeetnerd and some shared find the file shared share		www.exca	amera.	stable .	James Bowman	forth	32 16	kintex-7-	James DFF	2612		6	- 3	302 #	## 14.7	1.00	1.0	115.5	Х	verilog 3	j1	Y fort	h N	641	64K	20		2 200	2017		uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks
werlogs(202) https://jeetnerd and some shared find the file shared share	J1b_16	www.exca	amera.	stable .	James Bowman	forth	32 16	kintex-7-	3 James DFF	2x 1588		6	3	355 ‡	# 14.7	1.00	1.0	223.4	Х	verilog 3	j1	Y fort	h N	641	64K	20		2 200	2017		uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks
http://examer   marcos   James Bowman   forth   16   8   kintex-7-3 james   requires preprocessor on VHOL   min   5   VHOL   1   228   min   5   VHOL   1   228   min   5   VHOL   1   229   Min   1   229		https://git	thub.c	errors .	James Bowman	1802	8 8	kintex-7-	3 James erro	'S		6		#	# 14.7	0.33	4.0			verilog 3	cdp1802	Y yes	N	N 64H	64K '	/		201	2020		runs CamelForth	all except RAM in one source file
Intern_1   Inter_1   Inter_2   Int	xpu	http://exc	amera	macros	James Bowman						ocessor	6			14.7	0.67	1.0			vhdl 1	c2a	П										
Emil Sprt   Notes/Spectors   State   Ames Brakefield   accum   1   9   sintex-7   ames   1.38g   61   1   2016   2017   1.0   2018   1.0   2017   1.0   2018   2018   2018   2018   2018   2018   2018   2018   2018   2018   20	lem1_9	https://op	encor	alpha .	James Brakefield	accum						6	1 :	171 #	## 14.5	0.04	1.0	91.2	IX	vhdl 2	lem1_9	Y	N	Y 32	2K I	N 24						
Imm   1		https://or	oencor			accum	1 9					6							ILX	vhdl 3	lem1 9m	i Y asm	N	Y 64	2K I	N 8	64	1 200	2009		logic emulation machine	
lem16_18   sem16_18		https://op	pencor				1 9					6																				4 index registers: (ix),(ix),(ix++),(ix+off)
Emm. 4   Stricts//open.com   A   Stricts//open.com				alpha	James Brakefield	accum	16 18					6											N	256	1K	77		1 201	2018			
Emm4 9 ptr   https://opencord	lem4_9	https://or	oencor	beta	James Brakefield	accum	4 9	kintex-7-	3 James 1 sta	ge 144		6														N 24		1 201	5		binary & BCD digit addition, speed mo	ode
Hem 49 pt   https://opencor   beta   lames Brakefield   accum   4   9   kintex-7-2   lames   stateg		https://or	encor	beta	James Brakefield	accum	4 9					6																				
Inter-Proper   Inte		https://or	pencor									6																				
Inters/fopencer alpha   James Brakefield   RISC   24   24   kintex-7-; James Brakefi   384   6   1   170   ##   14.7   0.83   1.0   36.8   8   X   v.hdl   2   rois24   24   v.hdl   7   rois24   24   v.hdl   rois24   rois24   24   v.hdl   rois24   rois24   24   v.hdl   rois24   rois24   rois24   24   v.hdl   rois24   rois24		https://or	encor																													
https://open.cor alpha   James Brakefield   RISC   24   24   Intex-7-2   James Brakefield   RISC   RISC   RISC   RISC		https://or	nencor																								64	1 201	2017	1		
State   American   A		https://c-	nencor																								64	1 201	2017	1		
the 12X 121P   alpha   alpha   almes Brakefield   stack/acc   12   2   kintex-7-2   almes Brakefield   stack/acc   12   kintex-7-2   almes Brakefield   stack/acc   stack/ac		https://00	Dericor																											1		
Namblen   Scorn   Sc		nitps://op	bencor									~											IN	101/	/I TPINI	55						
Namble   Score   Sco																						4 Y					64	1 201				
Sturm   https://github.com/james  ames Sharp   RISC   16   16   16   16   16   16   16   1		http://har	mblen.																_								$\vdash$			http://hamblen.ed		
Scamp-pup   https://jeithub.co   https://jeithub.		http://har							James alter	a 196	<b>⊢</b> ⊢ ⊢	4	1 :	166 #	##  q18.0	0.67	2.0	283.5			DE2_TOP	1	N	N 256	256			_		http://hamblen.ed	from Hamblen 2008 "Rapid prototypi	tiny edu, high IO count
oldland-cpu http://jamielles errors Jamie lles RISC 32 32 arria-2 James syntax errors A   ## q18.0 1.00 1.0   1   verilog 22 oldland, c Y   N   N   AG   AG   Y   16   5   2015   2017   https://github.com/cube lles   RISC 32 32 arria-2 James syntax errors A   ## q18.0 1.00 1.0   1   verilog 32   dolland, c Y   N   N   AG   AG   Y   16   5   2015   2017   https://github.com/cube lles   RISC 32   32 arria-2 James syntax errors A   ## q18.0 1.00 1.0   1   Y verilog 32   keynsham Y   N   N   AG   AG   Y   16   5   2015   2017   https://github.com/cube lles   RISC 32   32 arria-2 James syntax errors A   ## q18.0 1.00 1.0   1   Y verilog 32   keynsham Y   N   N   AG   AG   Y   N   N   AG   AG   Y   AG   AG   Y   AG   AG		https://git	thub.co							1		Ш	oxdot							. vernog 5						/ 20	16		LULL			
		https://git	thub.c								$\sqcup$	$\bot$	lacksquare	_												$\bot$	$\vdash$					
oldland-dpu http://minelles errors   Jamie lles   RISC   32   32   James   Jam		http://jam	nieiles.																	verilog 22	2   oldland_d	Y				/				https://github.com		
riscv GRVI-pha http://fpga.org/ beta   Jan Gray   riscv   32   32   Virtex-u-2   Jan Gray   32   Virtex-u-2   Jan Gray   32   Virtex-u-2   Jan Gray   32   Virtex-u-2   Jan Gray   Virtex-u-2   Virte		http://jam	nieiles.												## q18.0				1	Y verilog 32	2 keynshan	n Y					16			https://github.com		
xr16		https://git	thub.c					-,							$\perp \!\!\!\perp \!\!\!\!\perp$	0.0.											$\Box \Box$					
xr16	riscv_GRVI-pha	http://fpg	a.org/	beta	Jan Gray							6	1 3	375 #	## v16.4	1.00	1.0	1172	Х	proprietary		Y yes	N	4G	4G	45	32	3 201	2018	https://www.yout		
xr16		https://git					16 16	kintex-7-	James Brake									644.8		verilog 4	xr16		N	641	64K		16	199	2001		handcrafted instruction set	tool FPGA P&R, speed mode better
Stable   Jan Gray   RISC   16   16   Intex-7-2   James very s   371   6   ##   14.7   0.67   1.0   X   Verilog   16   Intex-7-2   James very s   371   6   ##   14.7   0.67   1.0   X   Verilog   16   Intex-7-2   James very s   371   3.0   Inter-7-2   James very s   371   Inter-7-2   James very s	xr16	https://git	thub.c	stable	Jan Gray		16 16	zu-2e	James need	s 346				282 #	## v20.1	0.67	1.0		Х	verilog 4	xr16	Υ	N	641	64K							
symphony         https://www.ecg         alpha         Jason Yu         vecting         47 yrpu_top         Verilog         47 yrpu_top         Verilog         47 yrpu_top         N         16K 16K         Y         2007 2008         vector addon to NIOS           1410         https://github.com/cube2  Jay Jaeger         1401         6 fsx         Value         Vhdl         700         Y         N         16K 16K         Y         2019 2023 https://www.com/superset of IBM1401, gate level vhdl, was student at UW           vrisc         https://github.com/jayval Jay Valentine         RISC         32         32         Vhdl         21 processor Y         N         Y         AG         4G         Y         37 6         32         2017         little-endian Harvard architecture RIS imple caches           lispmicrocontri <a href="http://www.iorg">http://www.iorg</a> lispmicrocontri <a href="http://www.iorg">http://www.iorg</a> N         Y         AG         4G         Y         37 6         32         2017         little-endian Harvard architecture RIS imple caches           lispmicrocontri <a href="http://www.iorg">http://www.iorg</a> N         Y         N         N         N         N         N         A         2017         little-endian Harvard architecture RIS imple caches		http://ww					16 16	kintex-7-	3 James verv	sl 371									х	verilog 16	xsoc	Y yes	N	N 64H	( 64K '	/ 16 4				https://github.com		
1410 https://github.com/cube3/layJaeger 1401 6 6 K										1		+		T	1		T			verilog 47	vpu ton	11	$\top$	1								
wrisc https://github.com/jayval_Jay Valentine RISC 32 32      September   Authors	1410	https://pit	thub.co					(		1		$\top$							$\neg$	vhdl 70	0	Υ	N	16	( 16K '	/				https://www.com		was student at UW
lispmicrocontr http://nvuzi.org errors Jeff Bush lisp 32 32 kintex-7-3 James missing init file 6 ## 14.7 1.00 1.0 verilog 10 ulisp V N program.hex missing		https://git	thub.co		,			2		1		$\top$		-					$\neg$		-	rlY				( 37 6	32	1				
									lames miss	ng init file		6		-	## 14 7	1.00	1.0		-						+ "	- 1 3/1 0	J.	+	12027	1		
mitecou https://eithub.cluntested1Jeff Bush laccum   8   11	mitecpu					accum			2011163111133	IIIIC IIIC	i -	-	$\vdash$	+*	14.7	1.00	1.0		+	vernog 10	Juliah	H			;	<del>/   - </del>	$\vdash$	201	7 2017			

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	st blk	F n max	a tool	MIPS /inst	clks/ inst	KIPS v	ren os	src #src code file:	top file	tooi chai	fltg ->e pt ±	max dat	max byte		# pip	start year		secondary web link	note worthy	comments
nyuzi_gpu	https://github.c	stable				arria-2	James syntax		А			## q18.0	1.00				system v 70		Y yes				80	64	2015	2022	https://github.com	32 scalar & 32 vector reg	should run on either altera or xilinx
nyuzi_gpu	https://github.o	stable	Jeff Bush	GPGPU	32 32	cyclone-4	Jeff Bush	74000	6		54	q18.0	16.00	1.0	11.7		system v 70	nyuzi	Y yes	Υ	4G	4G Y	80	64	2015	2022	https://github.con	32 scalar & 32 vector reg	
pasc		untested		RISC													verilog		Υ	N	64K	64K N	20 2	8	2017		https://github.con	16 RISC cores	
risc-processor	https://github.c		Jeff Bush		32 32	kintex-7-3	James Brakef			- 6	161	## 14.7	7 1.00	1.0	111.6		verilog 22	fpga_top	Y yes	N	4G	4G Y	21	32	2008		https://github.con		MIT course work
jcore_aka_sh2	http://www.j-co		Jeff Dionne. Rob Landl		32 16		need t	to run mak	ke per REA	DME file							vhdl 136	i							2014		https://www.yout		Americans in Japan
f21	http://www.ult	asic	Jeff Fox		21 5												proprietary								1997		http://www.ultrat		chip & simulator, AKA MuP21 or F21
recon	https://github.c	compenie	jeff lieu		32 32												verilog		Y yes	opt	4G	4G Y		32		2019	https://hackaday.		software helper files also
hack	https://github.c	compoduo	Jegor van Opdorp	accum				$\vdash$			1	_					system verile	Ť				32K N		2		2021		SystemVerilog version of the course i	naterials on hardware design
myfpga_forth	https://github.c	****	jemo07	forth			no top			-							verilog 7				4G		16		2023			beginner Forth machine	
cpu6502_true	https://opencor	stable	Jens Gutschmidt		8 8				6		159			4.0	7.8		vhdl 7		yes	N N	64K	64K Y	+	_	2008			cycle accurate	
cpu65c02_true	nttps://opencol		Jens Gutschmidt Jeremiah Mahler		8 8 32 32		James latch v					## 14.7			0.0	х ,		core	yes	N N	64K	64K Y	+	22 5	2008			cycle accurate	and the terrological and details to
mips-cpu microforth	nttps://gitnub.c	alpha				Kintex-7-:	James added	596	6	-	244	## 14.7	/ 1.00	1.0	409.2	X ,			Y yes		64K		35	32 5	2017		hara Hara da a da	Very early stage project, only implem	
popcorn	http://www.fpg	com/Forth			18 18 8 8x	kintov 7 3	James Brakef	f 267	6	++-	247	## 14.7	7 0 22	1.0	120 1			top	Y		64K		25 43	_	1998		nttp://minuworks	Arduino-like board/platform based up small 8 bit uP	AKA F18, educational, loop stack
myblaze	http://www.ipg	r mature	Jeung Joon Lee				James Braker		6			## 14.7			420.4		verilog 4 myhdl 15		Y yes					32	2010			clone, python code generators	
myblaze	https://opencor		lian Luo				James Braker		6	-	_	## 14.7		1.0			myhdl 13	тор	Y yes	NI NI	46	4G Y		32	2010			clone, python code generators	
mips32	https://opencor	matare	Jin Jifang		32 32		James Braker		6			## v17.4		1.0	52.0		verilog 17	pipelinem	Y ves	IN	4G	4G y		52	2010	2013		vivado project	"classic MIPS"
leon2	https://github.c		liri Gaisler				James Brakef		6	1 13							vhdl 82		Y yes						1999	2003	https://en.wikiner	large config file, rad-hard asic version	
leon2	https://github.c	0.10.0.0	Jiri Gaisler	SPARC			Klas Westerlu		4				1.00	1.0		1 1			Y yes	v .	46	4G Y	-		1999			LUT #s from Nios vs Leon2 compariso	
leon3	http://www.gai	stable		risc-v	32 32	cyclone 1	itido Westerie	7334	6		30		1.00	1.0		ILX Y			Y yes						2003	2021	https://en.wikiped		for microchip & xilinx RAD hard parts
leon3	http://www.gai		Jiri Gaisler, Jan Anders		32 32	kintex-7-3	Jiri Gaisler	2920	6		183		1.00	_		ILX Y			Y yes		4G				2003	2021	https://en.wikiped	customized for ~50 FPGA boards,	
rise	https://opencor	beta	Jlechner etal	RISC	16 16		James missin		oxes 6	1		14.7	7 0.67	1.0		х ,			Y asm						2006	2010		ARM style register usage	
scarts	https://opencor		Jlechner. Martin Walte		16 16		James missin						7 0.67	1.0					yes				122		2011			Scarts Processor	GCC compiler
dlx_superscala	https://www.rs		Joachim Horch	DLX	32 32		James degne		6		$\vdash$	## 14.7		1.0		١,			Y yes	N	4G	4G		32	1997			Course project, Two inst/clock, doc in	
pdp8	https://opencor		Joe Manojlovick, Rob I	PDP8	12 12		James Brakef		6	1		## 14.7			37.5	ΧY	vhdl 55		Y yes					8	2012				Boots OS/8, runs apps, several variants
jam	https://github.c	stable			32 32		James Brakef		6			## 14.7				χ ,	vhdl 17	cpu_sys	Υ	N Y	128K	128K		32 5	2002			serial multiply & divide	took out clock divider
jam	https://github.c		Johan Thelin etal		32 32		James Brakef		6			## 14.7				х ,	vhdl 17				128K				2002			serial multiply & divide	
risc16f84	https://opencor	stable	John Clayton	PIC16	8 14	kintex-7-3	James Brakef	f 375	6		392	## 14.7	7 0.33	2.0				risc16f84_	Y yes	N Y	256	4K Y			2002			derived from CQPIC by Sumio Moriok	other variants with RTL
ica		stable	John Cronin	RISC	8 32	kintex-7-3	James replac	3287	6	3 3	157	## 14.7	7 0.33	1.0	15.8		verilog 17		ľ					16				has VGA controller, plays Pong	altera memories
micro16b	http://member:	beta	John Kent	accum	16 16		James Brakef		6		434	## 14.7	7 0.33	2.0		X ,		u16bcpu	Y asm	N N	64K	4K Y	8		2002	2008	http://members.o	very limited inst set	MIPS/clk adj'd, 2 clks/inst
micro8a	http://member:	s beta	John Kent	accum	8 16	kintex-7	James Brakef	f 531	6		204	## 14.7	7 0.33	3.0	42.3	X ,	vhdl 11	Micro8	Υ	N N	2K	2K Y			2002	2002	http://members.o	derived from Tim Boscke's mcpu	also micro8 and micro8b variants
system01	http://member:	s beta	John Kent, David Burn	6801	8 8	kintex-7-3	James Brakef	field	6			14.7	7 0.33	4.0		-	vhdl		Y yes	N N	64K	64K Y			2003	2009			
system05	https://opencor	r beta	John Kent, David Burn	6805	8 8	kintex-7-3	James Brakef	f 834	6		204	## 14.7	7 0.33	4.0	20.2	ΧY	vhdl 10	System05	Y yes	N N	64K	64K Y			2003	2009	http://members.o	ptushome.com.au/jekent/	
system09	https://opencor	r stable	John Kent, David Burn	6809	8 8	kintex-7-3	James Brakef	f 1631	6	4:	1 88	## 14.7	7 0.33	3.0	6.0	IX Y	vhdl 40	cpu09l	Y yes	N N	64K	64K Y	44 13	8	2003	2021	http://members.o	from John Kent web page	opencores download URL incorrect, use col E
system11	https://opencor	r alpha	John Kent, David Burn		8 8		James Brakef		6		153	## 14.7	7 0.33	4.0		ΧY			Y yes						2003		http://members.o	known bugs & untested instructions	
system68	https://opencor	stable	John Kent, David Burn		8 8	spartan-3	James Brakef	f 2235	4	4	46	## 14.7	7 0.33	4.0	1.7	ΧY	vhdl 21	cpu68	Y yes	N N	64K	64K Y			2003		http://members.o	ptushome.com.au/jekent/	
cray2_reboot	https://opencor		John Kula	CRAY2	64 16												non-EDIF gat	e & module	Y yes	Y N	256M	256M N	128	528	2016	2017	Cray 1, 2 & 3 docs	gate level code	32-bit address registers
spam-1	https://github.c		John Lonergan		8 48											,	verilog	сри	Y yes	N	64K				2019		https://hackaday.i	8 Bit CPU Hardware Implementation	TTL modules with verilog
babyrisc	http://www.sar		John Rible		8 16		James vivado	249	6			## v21.:		2.0			verilog 1	qs5_mix	Υ	N	64K		15	8	1997		http://www.sand	part of a three class course	memory rd/wt & ALU per clock
babyrisc	http://www.sar		John Rible				James Brakef		6			## 14.7	0.00			Χ ,		qs5_mix			64K		15	8	1997		http://www.sand	part of a three class course	memory rd/wt & ALU per clock
qs5-rible	http://www.sar	n stable	John Rible		8 16		James Brakef		6			## 14.7		1.0		Χ ,		q55_mix			256				1998	1999		used in his class, also uses eP32	
nocpu	https://github.c	beta	John Tzonevrakis	RISC	8 8				6		243			1.5	306.1						256			4					8 ALU inst, 3 port reg file
jpu16	https://github.c		Joksan Alvarado		16 26		James missin						7 0.67	1.0			vhdl 9		Y asm		64K	64K		16	2012			32 deep call stack, 8 addressing mode	es
mips-lite	https://github.c		Jon Craton				James insuffi				_	## 14.7		1.0		_			asm					32	2009				
octagon	https://opencor	<u>r</u> beta			32 32		James Brakef	f 3021	6	4 9	333	## 14.7		1.0	110.2	X ,		octagon	asm		ļ	4G Y		32	2015	2015	https://github.con	8 thread barrel processor, largely MII	PS compatible
arm4u	https://opencor	res.org/pro	Jonathan Masur	arm	32 32	zu-3e	James altera	primitives	5 6			## v21.1	1 1.00	1.0			vhdl 12	сри	Y yes	Υ	4G	4G Y	80	16	2014	2014		ARMv3 ISA, clones early ARM process	ors in functionality
tinycpu	https://opencor		Jordan Earls		8 8		James Brakef		A			## q13.1				IX 1	vhdl 2	tinycpu	asm	N N	1K	1K	12	4	2012		directory contains		MIPS/inst reduced due to few inst
riscv_rudolv	https://github.c		Jörg Mische		32 32	kintex-7-3	Jörg Mische	545	6		200	##	1.00	1.0	367.0 AI			pipeline	Y yes	N	4G			32 5	_	2021		RISC-V processor for real-time system	
fx68k	http://fx68k.fxa		Jorge Cwik		16 16							_				-	system v 3		Y yes				+	16	2018		https://github.con	-,	.com/viewtopic.php?f=28&t=34730#p358139
sub86	https://opencor		Jose Rissetto		16 8		James Brakef		6			## 14.7			20.1			sub86	Y yes	N N	64K	64K Y		7	2012			very small x86 subset core	no segment registers, limited op-codes
v586	https://opencor		Jose Rissetto				James vivado			12 16		## v21.1				х ,			Y yes						2014			MMU & caches, branch cache	www.youtube.com/channel/UCNbm8Bah54c
v586	https://opencor		Jose Rissetto		_		James Brakef		6	12 16		## 14.7					verilog 22		Y yes				+		2014		https://github.com	MMU & caches, branch cache	www.youtube.com/channel/UCNbm8Bah54c
ion	https://opencor		Jose Ruiz		32 32		James Brakef		6	<del>                                      </del>		## 14.7		1.0				mips_soc			4G		+	32	2011		https://github.com	new version: moving to MIPS32r1	new version not ready, keeping old numbers
light52	nttps://opencor		Jose Ruiz				James Brakef					## 14.7	/ 0.33	6.0	8.3		vhdl 8	iight52_m	Y yes	N N	64K	64K Y	+		2012		haran Harris II	targeted to balanced	~ 6 clocks/inst
light8080	https://opencol		Jose Ruiz, Moti Litoche Jose Teiada		8 8		James Brakef	154 2471		12	247	14.	7 0.33	9.0		IX 1		i80soc					20	16	2007		nups://gitnub.com	compatible with ATT WE DSP16	older versions have both VHDL & Verilog
dsp16	mups://gitnub.c	Lorn/Jotego	Jose Fejada Josh Friend	dsp	16 16		Jose Tejada	24/1	612 A	1 1		##20 1	1 0.22	2.0	210.5	I 1	verilog 12	jtdsp16	ı asm	N Y	54K	64K N	29	тр	2020	2021		companie with ATT WE DSP16	DD alask students to add feetures
floveringlus	https://gith.ch	stable	Josh Friend Josie Condia	GPGPU	32 32	zu-2e	Jarnes timing	392	6	++-	500	## V20.1	1 0.53	2.0	Z1U.5	^	verilog 11 vhdl	сри	+	_	512	51Z Y	16	_	2012	2012 2020	https://oponsesses	for class project, small data stack GPGPU based on G80 architecture of	ANVIDIA heavy based on flowerin
flexgripplus	https://gitilUD.C				16 8	coartar 3	James Braket	1751	4	16		## 14.7	7 0 22	1.0	10.7	x ,		Board	minuos	NI	64K	CAV V	+	-			nttps://opencores		
c16	https://opencol		Jsauermann		10 8	spartan-3 zu-3e	James Brakef	f 1751	4	1 16	5/	## 14.2	0.33	1.0	10./	-		Board_cp	ıııı yes	IN N	04K	04K Y	+++	2	2003	2012	https://githh	8080 derivative, optional UART, 8-bit	
acc	https://github.c	stable	Juan Gonzalez-Gomez Juan Gonzalez-Gomez	accum accum	15 15		James DFF ex	88	6	++	227	## V21.1	7 0.67	2.0	865 n		verilog 1	acc2	r yes	N N	+	4K	+	-	2016	2016	https://github.com	26 chotr course using Apollo Commai	??why LUT count different from agcnorm ??why LUT count different from agcnorm
z80-fnca	https://github.c	sidule com/Ohii	Juan Gonzalez-Gomez Juan Gonzalez-Gomez		8 8	KIIILEX-/-:	24111G2 LOLLI &	. 00	ь	++	22/	mm 14.	0.07	2.0	00J.Z		verilog 1 verilog 5	accz	Y yes Y yes	N A	6AV		+	-		2016	nttps.//gitnub.com	Based on iceZ0mb1e by abnoname a	
z80-fpga	https://gitnub.c	e stable	Juan Gonzalez-Gomez Juergen Sauermann		8 16	cnartan 3	lames clock	2767		1 10	1 52	## 14.7	7 0 22	1.0	6.3			aur foor	v yes	N N	64K	64K Y	17	4	-				uses Sauermann core
atmega8_pong atmega8_pong	https://fr.wikive	e stable	Juergen Sauermann Juergen Sauermann	AVR	0 10		James clock of James clock of			1 10		## 14.7		1.0	6.0		vhdl 37	avr_fpga_ pacman_f	v yes	N	64K	64K Y	17	4	2017			several projects using avr core several projects using avr core	uses Sauermann core uses Sauermann atmega16 core
atmegas_pong	https://onanco	r stable	Juergen Sauermann	AVR AVR	8 16	zu-3e	James clock o	1606		1 1		## 14.		1.0	0.0		vhdl 20		Y yes		64K		72	32	2017	2017		extended lecture on EPGA up design	ases sauermann atmegato core
avr_ipga avr_fpga	https://openco	r stable	Juergen Sauermann	ΔVR	8 16	zu-se zu-se	lames vivado	1877	6	1 4	í I	## v21.	1 0.33	1.0	-	x v .	vhdl 20	avr force	V yes	N	64K	128K V	72	32	2009	2010	https://fr.wikivor	extended lecture on EDGA up docing	missing module in atmega? pong yas
avr_fpga	https://opencor	r stable	Juergen Sauermann	AVR	8 16		James Brakef		6	1 6	120	## 14.7	7 0.33	1.0	24.7	X ,	vhdl 20	cpu_core	Y vec	N	64K	128K Y	72	32	2009	2010	pa.//ii.wikivelS	extended lecture on FPGA uP design	moonig module in adnegao_pong_vgd
avr_tpga avr_fpga	https://openco	r stable	Juergen Sauermann		8 16		James Braker		6	1 1 6		## 14.7				X Y		avr_fpga	Y yes	N	64K			32	2009		https://fr.wikivere	extended lecture on FPGA uP design	missing module in atmega8 pong vga
niosprocessor	https://github.c		Julien Malka		32 32	ca-/-c	- Sincs braker	2077	- + 0	<del>                                     </del>	113	14.1	3.33	2.0	20.2			cpu cpu	Y yes	N	4G		<del>  '-   </del>	32	2019		por// wikivels	Project for Computer Architecture co	
mor1kx	https://github.c		Julius Baxter	OpenRISC		kintey-7-3	James Brakef	f 2718	6	3 3	3 217	## 14.7	7 1 00	1.0	80.0	х ,		mor1kx					+	32	2013	2021	https://www.vout	lots of configuration parameters	considered best openrisc design
or1k	https://onencor		Julius Baxter, Stefan Kı	OpenRISC			James Braker			3 3		## 14.7		1.0		ÎX ,							+	32	2001	2018	https://onencores	no longer supported, see mor1kx	cappuccino ALU
хисри	https://opencor		Jurgen Defurne		16 16		James Brakef		6			## 14.7					vhdl 25				4K		+		2015			Experimental Unstable CPU	- PP
risc uw dnn	https://github.c		Justin Qiao		32 32		Draker	330	- 0		107	2.4.7		0			system v 98		Y asm				28	32 5	2022		https://github.com		senior project at UW, MIPS derivative (WISC-
basic-cpu	https://emhedo	stable	Justin Qiao Justin Raiewski	RISC	8 16	zu-3e	James syntax	x errors	6	++	+	## v21	1 0.33	2.0			verilog 1	-500	, 43111	-+			16		2018	2018	par//pitriub.COI	16 inst, scrapped web page, 98 lines	
mproz	http://www.hit	stable			16 16	20 00	James schem		6	++	-	## 14.7	7 1.00	1.0		-	schematic	<b>T</b>	Y asm	N	1	32K	1	-	1999	2007	https://groups.go	little documentation, CPLD implemen	
tiny_cpu	http://www.cs.		K. Nakano		16		James multin				$\vdash$	## 14.7	7 0.66	3.0		ıx I	verilog 11	DE2 TIMV	Y ves	N	ΔK			-	2007		http://www.cs.hir	different from tinycpu	uses Flex. Bison & Perl to create gcc comp
	https://github.o		Ken Boak	accum						++		1 2-6.7	3.00	2.0	1		schemat 10		,		T		+	-	-20,	2021	2.7,	Digital schematic, very minimal	,
simple ttl cou	https://github.c		Ken Boak		16 8			1		++	-		1 1				schemat 7	<b>†</b>		$\neg$	1		+	-	$\vdash$	2020		Digital schematic, very minimal	5
simple_ttl_cpu suite-16			Ken Chapman	picoBlaze		kintex-7-3	James Brakef	f 110	6	11:	2 217	## 14.7	7 0.33	2.0	325.5		vhdl 1	kcspm6	Y asm	N	256	2K V		-	2003		https://en.wikiner	2 clocks/inst, no prog ROM	this is the original picoBlaze author
	https://www.vi	stable							- 0																				
suite-16 picoblaze	https://www.xii https://www.xii		Ken Chapman	picoBlaze	8 18			f 178	4	1	182	## 14.7	7 0.33	2.0	168.9	X I	vhdl 1	kcspm3	Y asm	N	256				2003		https://en.wikiped	2 clocks/inst, no prog ROM	this is the original picoBlaze author
suite-16	https://www.xi	stable	Ken Chapman			spartan-3	James Brakef James Brakef		6	_						X Y	vhdl 1 vhdl 19	kcspm3 kc705 kcr	Y asm Y asm	N N	256 256	2K Y			2003		https://en.wikiped	2 clocks/inst, no prog ROM 2 clocks/inst	this is the original picoBlaze author this is the original picoBlaze author
suite-16 picoblaze picoblaze	https://www.xii	stable stable	Ken Chapman Ken Chapman		8 18	spartan-3	James Brakef			_		## 14.7				XΥ	vhdl 19	kcspm3 kc705_kcp system	Y asm	N	256 256 256	2K Y 2K Y				2019	https://en.wikiped		this is the original picoBlaze author

folder  tinyfpga   1 or1k-cf   1 flexgrip   1 gup   1 ktc32   1 kgp-risc   1	prmary link		author	clone	data sz nst s	FPGA	repor com ter ents	ALUT	Dff	<u>                                   </u>		g tool	/inst	inst /LI	PS ve	n S src #	les top file	중 chai	fltg pt	dat	inst adre	i ti adr	е е		last revis	secondary web	note worthy	comments
or1k-cf	nttps://gitilub	.c stable	Ken Jordan	accum	8 8	kintex-7-3	James Brakef	185		Erar	1 175	## 14.7	_	, , ,			12 system	1		N 16			reg	2017		IINK	educational 8-bitter with 4-bit addres	why use block RAM?
gup ktc32 kgp-risc	https://opence	or alpha	Kenr	OpenRISC		!										confluence								2004	2009			
ktc32 kgp-risc	http://www.e		Kevin Andryc	GPGPU			James Brakef			## 11		## 14.7				vhdl	46 gpgpu_m	1505_top	_level					2013		http://www.ecs.u	eight GPU processors	requested & received source files
kgp-risc	https://openco	or stable	Kevin Phillipson	68HC11		arria-2	James Brakef	925	A	1	1 127	## q13.1	1 0.33	4.0 1	1.3	vhdl						37	22	2008		https://www.mil.i	top level is schematic	
Agp IIsc .	https://github	.com/kinp	kinpoko i Kiran & Aluru	risc	32 16 32 32					+	+		-			Y system v	15 KtC32	Y asm	N			3/	32	2022				spartan7 xdc file
open8_urisc		or stable	Kirk Havs. Jshamlet	RISC	8 8	kintex-7-3	James Brakef	691	-	1	263	## 14.7	7 033	1.0 12	5.6	verilog	9 Open8	Y ves			64K Y		8	2018			only two register fields + shift amoun accum & 8 regs, clone of Vautomation	
k1	http://mcforth	nnet/	Klaus Kohl-Schoepe		16 16		James Braker	031	- +		203	24.1	0.55	1.0 11	.5.0 /	verilog		Y forth				24			2020		based on J1, Quartus project file	unise processor, in use
microcore	http://www.p	d beta	Klaus Schleisiek		16 8		James find th	e correct	top 6			## v22.1	1 1.00	1.0	)	vhdl	38 ucore	Y asm						1999	2023		, , , , , , , , , , , , , , , , , , , ,	
microcore	http://www.p		Klaus Schleisiek	forth	12 8		James Brakef		6			## 14.7		2.0 14		vhdl	30 ucore110	Y asm	N '	Y 512	2K			1999		www.microcore.c	indexing into return stack, auto inc/d	only one block RAM? simplest core
microcore	http://www.p		Klaus Schleisiek	forth	16 8		James Brakef	1101	6			## 14.7				vhdl								1999				no block RAM?, uses tri-state signals
microcore	https://github		Klaus Schleisiek	forth	32 8		Klaus Schleisi	2864	4			## 3.12					38 ucore					84		1999			easy to add op-codes, fltg-pt opt., sin	
microcore	https://github		Klaus Schleisiek	forth	16 8		Klaus Schleisi	1976	4			## 3.12			1.2 AI		38 ucore	Y asm				84		1999			easy to add op-codes, fltg-pt opt., sir	
oks8	https://openco		Kongzilee Konrad Eisele	ARM7 ARM	32 32 32 16		James bad co		tice 6			## 14.7		1.0 20	4.0	verilog Y vhdl 1					64K Y	+	4.0	2006			clone of KS86C4204/C4208/P4208, SA	
core_arm I	https://openco		Konrad Eisele Kris Demuvnck	RISC		kintex-7-3	James Brakef James no me	768	280 6			## 14.7		1.0 20		X schemat	51 arm_pro	v yes	N N	64K		32	16	2004		http://cfw.source https://hackaday.	bare CPU	missing files found in sourceforge dir, very littl also has verilog
moncky			Kris Demuynck		16 16		James clock o	1196				## v21.1		1.0 4		X schemat					64K N	32	16	2020			from 16x65K to 64KB RAM	two phase clock, ALU & mem have own phase
moncky			Kris Demuynck	RISC	16 16		Kris Demuyno	1376	6	3		## v2:				X schemat		Y yes	N	64K	64K N		16	2020		https://hackaday.		IO: VGA, PS/2, SPI, SD
riscv_potato	https://github	.c beta	Kristian Skordal	risc-v	32 32	kintex-7-3	James Brakef	2467	6		116	## 14.7	7 1.00	1.0 4		B vhdl		Y yes	N I			30	32	2014	2020		risc-V interger only, no mult	"rocket-core" version at risc.org
riscv_myth	https://github		Kubiran Karakaran	risc-v	32 32																					https://tl-x.org		
riscv_minerva	https://github	.com/laml	lambdaconcept		0- 0-			LIT		$+\Gamma$			$\Box$		$\perp \Gamma$	nmigen		Y yes			4G Y		32 6	5	2020		microarchitecture of Minerva is large	ly inspired by the LatticeMico32 processor
nybbleForth	https://github		Lars Brinkhoff	forth	16 4		James missin		6	+		## 14.7		1.0			1 cpu	Y yes	+			11	22	2017				tiny
riscv_lattice			Lattice Semi	risc-v RISC	32 32 8 18		Lattice Semio	1507 265			4 60 1 104	##	1.00		9.8 I		10 icno	Y yes			4G Y		32 5	_	2021	https://eili	RV32I ISA, 5 stage pipeline, configure	
latticemico8 asip38	https://www.la	oc aalto fi	Lattice Semiconductor Lauri Isola	accum		zu-3e	James xilinx I	265		4 3		## v22.2	0.33 2 1.00				10 isp8_core	Y yes Y asm	IN N	256 V 164	16K N		34	2005 2018		https://en.wikipei	16 deep call stack, four configuration	missing prog & data mem, missing mult
asipso asip38	https://aaltod	oc.aalto.fi	Lauri Isola				James xilinx I	2962	1056 6	4 3	5 100	## v22.2	2 1.00	1.0 3		Y vhdl		Y asm				31 4	4	2018				missing prog & data mem, missing mult missing prog & data mem, missing mult
cpu_32	terpo () control		Lawrence Manning		8 16					11	1	1			Ť			Y asm				32	8	1	2020	110		o, uses <b>customasm</b> , doc in readme.md
cpu_32	https://github	.c WIP	Lawrence Manning	risc	8 32	!										vhdl	16 cpu32	Y asm	N	64K	64K Y	32	16		2022	https://www.yout	uses customasm, doc in readme.m	VGA pattern generator youtube video
ibm360-30	https://github	.com/ibm	Lawrence Wilkinson	360	8 16	zu-3e	James errors		6			## v21.1	1.00	20.0	)	vhdl	72 ibm2030	Y yes			1 24M Y	160	16	2012	2021	https://www.ljw.r	gate level clone, emulation only?	original 4Kx55 microcode, 8K RAM
mips_fault_tol	https://openco	or stable		MIPS			James Brakef			4		## 14.7					40 main	Y yes			4G Y			2013				no external memory port?
mipsr2000	https://opence		Lazaridis Dimitris				James Brakef		6	4		## 14.7					35 Dm	Y yes	N	4G	4G Y		32 5	2012		,,	supports almost all instructions of mi	
t180-cpu	http://www.le	stable	Leonard Brandwein	accum	16 8		James bypass	709 788		+		## 14.7				vhdl vhdl	23 cpu	Y	N	N 64K		182		2016		https://www.vtto	- · · · · · · · · · · · · · · · · · · ·	based on Viktor Toth's 4 bit microcontroller
dragonfly mips789	http://www.ie		Li Wei	MIPS	32 32		James Braker	1432	- 6		1 171	## 14.7	7 1.00	1.0 13	0.1	verilog	10 mips_core	re V vos				++-	32 5	2001			unusual, uses FIFOs supports most MIPSI instructions	
lwrisc	https://openc	or stable	Li Wu	accum	8 12		James Brakef	88	A			## q13.1		1.0 44		verilog	9 risc_core	asm	N ·	Y 256	2K Y	16	52 .	2008				absolute addressing only, lowered MIPS/clk
arm9-soft-cpu	https://github	.com/riscli	Li Xinbing	ARM9	32 32		James vivado	1807	736 6			## v21.1		1.0 19			4 risclite_n								2020			no mult, interrupts or reg banks
arm9-soft-cpu	https://github	.com/riscli	Li Xinbing	ARM9	32 32	zu-3e	James vivado	2098	778 6	4	238	## v21.1	1 1.00	1.0 11	3.5		4 risclite_n								2020			no interrupts or reg banks
arm9-soft-cpu	https://github		Li Xinbing		32 32	zu-3e	James vivado		1257 6	4		## v21.1					4 arm9_co	n Y yes	Υ	4G	4G Y				2020		ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz
r8051	https://github	.c stable	Li Xinbing	8051	8 8		James Brakef	1031	6	1	139	## 14.7	7 0.33	4.0 1	1.1	verilog	2 r8051	Y yes	N I	N 64K	64K Y			2015				
riscv_rv3n	https://github	.com/riscli	Li Xinbing	risc-v	32 32	!											17	Y yes					32		2020		RV32IMC processor core, which has a	
superscaler-ris	https://github	.com/moci	Li Xinbing		32 32												15 ssrv_top						32	2019			Super-scalar out-of-order RV32IMC	
sp-i586	https://github	.ci stable	Lini Mestar	x86	32 8		James Brakef			4 2		## 14.7		2.0	1.1		37 top_sys	Y yes	Υ	4G	4G Y				2016		gate level dsgn, vivado project also	http://img.youtube.com/vi/2W1guyhCJuE/0.jp
reonv			Lucas Castro	risc-v			James many f					## 14.7				vhdl	_	Y yes	N	4G	4G Y		32	2017	2018	https://strijar.live	uses Leon infrastructure with risc-v IS	
riscv_reonv simple-v	https://github	.com/lcbcl	Lucas Castro	risc-v	32 32		Wajih Yousse	3370	6	++-	133		1.00	1.0 3	9.4		_	Y yes	Y	4G			32	2040	2018	https://www.hind	Lightweight Cryptographic Instruction	
riscv harzad5	https://libre-si	oc.org/doc	Luke Leighton Luke Wren	RISC risc-v	64 32 32 32					+	+		-		-	python	18 hazard5_	Y		40	4G Y		32 5	2018		https://libre-soc.c	Scalable Vectors for Power ISA RISC-V processor designed for the RIS	has the respect of Mitch Alsup
riscv_riscboy	https://github	com/Wre	Luke Wren	risc-v	32 32						1				_		54 riscboy_f	r V ves	N	4G	4G Y	45	32 :	2019		nttps://github.com	portable games console desgn, PCB d	
igor			Lvkkebø	lisp	52 52		James missin	g files	6			## 14.7	7 0.33	1.0	_	vhdl		p . jcs	+"+	10	10 .	13	32	2010			IGOR - A microprogrammed LISP mac	
openscale	http://www.lii	m stable	Lyonel Barthe	uBlaze	32 32	spartan-3	Lyonel Barthe	1563	4		91	i12.1	1 1.00	1.0 5	8.2		26 sb_core	yes		4G	4G Y	86	32 5	2010	2012	www.lirmm.fr/AD	NoC secretblaze	data is for single secretblaze
secretblaze	http://www.lii		Lyonel Barthe		32 32		Lyonel Barthe				91			1.0 5	8.2	vhdl		yes		4G	4G Y	86	32 5	2010	2012	www.lirmm.fr/AD	DAC	
niloofar1	http://ce.shari		Mahdi Amiri	RISC	16 16		James ran ou		ory 6	i		## 14.7		1.0		verilog		Υ									derived from risc-16	ASIC, uses Leonardo for synthesis
inst_list_proce	https://opence		Mahesh Palve	accum	8 15		James using a	786	6			## 14.7		1.0 14			34 top	Y	N	128	1K	32		2014		// /	pipelined, state machine	UART, SPI & timer included
8bit_piped_pro	nttps://opence		Mahesh Sukhdeo Palve Mahesh Sukhdeo Palve	RISC	8 16		James swapp		1822 6			## 14.7				verilog		Y	++	+	++		16 16	2013		nttps://github.cor	uses Perl as assembler uses Perl as assembler	use Perl to generate ROM file
8bit_piped_pro	http://forum.c		maiordomo	RISC			James vivado					## V21.1				verilog vhdl		or yes	N.	y 46	46	20		2013		https://gitnub.com		use Perl to generate ROM file in debug, no comments, mostly in simulation
risc core i	https://openci	e.pe	Manuel Imhof	RISC	16 16		James Braker	349		1		## 14.7		3.0 33			13 CPU	Y asm	N	1 4G				1 2001		cp.//www.xtfluf	Havard arch, thesis project	derived clocks: estimated derating
mimafpga	https://github		Manuel Killinger	accum	24 24		2.2			+	1	1	1		+	Y vhdl			N	T		19			2019		Minimal Machine processor taught at	
darkriscv	https://github		Marcelo Samsoniuk	risc-v			James Brakef		6			## 14.7		1.0 11		verilog								2018		https://blog.hacks		readme is descriptive, uses cache
riscv_dark	https://github	.c beta	Marcelo Samsoniuk	risc-v	32 32	kintex-7-3	Marcelo Sam		6	$\perp \Gamma$	220	## v20.1	1.00	1.0 22		verilog	4 darkriscv	Y yes	N	4G	4G Y	45	32	2018	2021	https://opencores	written in one night, low line count	builds for five fpga boards
mrisc32	https://github	aipiia	Marcus Geelnard					$\vdash$		+	+	_	1			vhdl					4G Y		32	2018		https://www.bitsi		Cray-1 vector inst, also a1 variant, LLVM suppo
mrisc32	https://github		Marcus Geelnard		32 32	1				++	$\perp$		+	_							4G Y		32 16	2018			MC1 variant web page	logic that can output a 1920×1080@60 video
ice_mk2 f32c	https://gitlab.o		Mario Hoffmann marko zec, vordah, Da	RISC risc-v/MIP	16 16	atrix-7-3	zec & vordah	1048		4 3	2 107	## 14.7	7 1.00	1.0 17	65		8 top	Y yes		4K				2020			io/project/174049-ice-cpu-mk-ii MIPS or RISC-V ISA, Arduino support	variant of fpga4student
riszc dlx	nttps://gitilub		Martin Gumm	DLX	32 32		James errors	1046		4 3		## 14.7			0.0 )	vhdl 1	, ,	Y yes Y asm			40 Y	30	32 :	1995		nccp.//www.nxlab	University of Stuttgart, asic dsen	case statmt others clause has problems
leros	https://opence		Martin Schoeberl	accum	0- 0-		Martin Schoe	112			1 182	.07 14.1	0.67		089 I			Y yes			64K	+		2 2008		https://github.com	256 word data RAM, PIC like	short LUT inst ROM
lipsi	https://github	.ci stable		accum	8 8		Martin Schoe	162			1 162		0.17	1.0 16			2	Y		N 64K		9 3	16	2017	2019	https://github.cor	goal is 100 LUTs, program mapped to	
patmos	https://github		Martin Schoeberl		32 32										-t-	scala			T					2015		http://patmos.com	university project, ASIC tapeout	http://www.t-crest.org/
jop	https://openco		Martin Schoeberl etal		16 16	cyclone-1	Martin Schoe	2000	4		100	q10.0	0.67	1.0 3	3.5		11 core	Y yes	N	256K	256K			2004	2014		https://github.com/jop-devel/jop	java app builds some source code files
cpu_takagi			Masayuki Takagi	RISC	16 16	i				$\Box$						verilog			$\perp \perp$			16		2016				
mipscpu	https://github	.com/mfb	Matheus Souza	MIPS		1		$\vdash \vdash \vdash$		+	+	_	+			system v	24 cpu	N		4G		+		2017			MIPS like cpu, course project, VHDL v	verilog & system verilog
pdp-8x	https://github	.com/men	Mats Engstrom Matthew Balance	PDP8		ico40	Matthews	1653	- 1.		+	##	1.00	6.7	┵.	schematic	O furior (	Y yes				100	32	2010	2019	https://e	Digital schematic, TTL	O 15 DANIDS (AALI-
riscv_fwrisc riscv_fwrisc			Matthew Balance Matthew Balance	risc-v risc-v	32 32 32 32		Matthew Bala Matthew Bala		4		20	##	1.00	6.7	2.8 A	system v	8 fwrisc_fp 8 fwrisc_fp	t yes	IN N	46			32	2018		https://opencores	featherweight entry 2018 RISC-V cont featherweight entry 2018 RISC-V cont	
core9900			Matthew Hagerty	TMS9900			iviattiiew Bala	1000	- 4	+	1 20	π#	1.00	0.7	2.0 A	vhdl	7 top	Y yes	N	64¥	64K		16	2018	2018	nttps://opencores	MSP 9900	O.15 DIVIN 3/IVINZ
tms9900	https://github	.com/dno	Matthew Hagerty	TMS9900		1					$\top$	-	1 1		-	vhdl	7 (top 14 f18a top	Y	N	64K	64K Y		16	1	2017	https://github.cor	F18A is a gaming box, conflicts with C	Tang Nano 9K F18a Clone
reduceron			Matthew Naylor/Tomr									##	+		- 0		Reducero	on						2008	2018	https://github.cor	hardware for functional programming	
legv8			Matthew Olsson	AA64			James Brakef	884	6		2 137	## 14.7	7 1.00	1.0 15	5.0	verilog		Y yes	N	4G	4G Y	10	32	2018	2019		another implementation	legv8 from Patterson & Hennessy 2017
mecrisp-ice	https://source	forge.net/	Matthias Koch		16 16											verilog	48 j1a	Y forth	n N	64K	64K Y			2011			16-bit data size, some comments in G	
mecrisp-ice			Matthias Koch		32 16			<b>└</b>		+	$\perp$	_	+			verilog		Y forth				-		2011			32-bit data size, some comments in G	
mecrisp-ice		forge.net/	Matthias Koch	forth	64 16		$\Box$	oxdot		$\Box$	$\perp$	_	$\perp$			verilog	48 j1a	Y forth			16E Y			2011			64-bit data size, some comments in G	
mecrisp-quintu mroell_cpu			Matthias Koch	riscv	32 32		lamas	105		+	1	ни ***	7 6 35	10 0	71	verilog	24 FemtoRV		N	4G	4G Y	10	32	2011			based on femtorv32, some comment	s in German
	rittps://bitbuc	stable	Matthias Roell	accum	1 8 1 8	kintex-/-3	James added	185	1 6		357	## 14.7	/ 0.33	1.0 63	7.1	vhdl	o Icbn	Y	$\perp \perp$		$\perp \perp$	10		2014	2016		university course project	

	pencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	S blk	F max	a tool	MIPS /inst	clks/ Ki	IPS ve	or osrc #	src les top file	g cha	fltg 3	max dat	max byte	e t adr	# pip	start la year re	-	secondary web	note worthy	comments
reflet htt	tps://github.c	om/Arkae	Maxime Bouillot	accum	8 8											verilog									ht	ttps://github.con	original design	most ops between accumulator & register, risc
plasma_fpu htt	tps://opencor		Maximilian Reuter	MIPS		kintex-7-3	James errors		6			## 14.7	1.00	1.0			20 plasma	Y yes	Υ	4G	4G Y		32	2015 20			plasma with FPU	based on Plasma by Steve Rhoads
16bit_processo htt riscv_spu32 htt	tps://github.c		Md Badiuzzaman Pran Merten Maik	MIPS risc-v	16 16							_			_	schematic Y verilog	ton	Y yes	N	4G	4G Y		22	2018 20		ttps://prantoami	course project, schematics only actively being developed	simple up with well done schematics
mcip open htt	tps://gitriub.c		Mezzah Jbrahim		16 24		James Braket	f 881	6	1	200	## 14.7	0.67	1.0 15	52.1		23 MCIOop					+	32	2019 20		ittps://giters.com	light version of PIC18	
system6801 htt	tps://opencor		Michael L. Hasenfratz	6801	8 8		James Braket		4			## 14.7			4.0		15 wb cvclo							2003 20		ttp://members.o	based on John Kent's 6801	tested on Apex20K. Cyclone & Straix boards
simplecpu <u>htt</u>	tps://www-us	untested	Michael Freeman	RISC	32 32	!										vhdl		1				8		2018 20	19 ht	ttps://www-user	Educational, also a version 2 with VH	both mips & riscv RTL
mips_linder htt	tps://www.sc		Michael Linder		32 32		James Braket		6		238			1.0 21	16.5	B vhdl	39 a_mips		N		4G		32	2007 20			masters thesis	no LUT RAM, source code in PDF
m16c5x htt	tps://github.c	OIII, IVIOIII	Michael Morris		8 12		James std lib		ems 6			## 14.7		2.0			32 m16c5x							1998 20			pipelined and non-pipelined versions	
m16c5x htt m65c02 htt	tps://opencor		Michael Morris Michael Morris	PIC16	8 14		Michael Mor		6	3		## 14.7	0.33		16.3	Y verilog Y verilog	3 m16C5x					+		2013 20		ttne://aithub.com	SOC LUT count also a m65c02a version	micro-coded via F9408 soft sequencer
m65c02 htt	tns://githuh.c	om/Morri	Michael Morris	6502	8 8	zu-3e	James nortm	nan mismat	rh 6	113	110	## 14.7	0.33	4.0	20.6	verilog	51 M65C02	1 yes	N			+	_	2013 20	121	ttps.//github.com	enhanced 8/16-hit version of 65c02	PDFs on his figEorth for M65C02A
minicpu morri htt	tps://github.c	om/Morri	Michael Morris		8 8		Michael Mor	276	6		104	111 42213	0.33	2.0	52.2	verilog	15 minicpu	d Y	N N		64K Y	31		20	17		simplified 6502, see m65c02a	RE: 8-bit CPU challenge of Arlet Ottens
minicpu-s htt			Michael Morris		16 8		James Brakef		6		741			28.0 12			2 both	Υ	N			33		2012 20			separate source for each CPLD chip, u	fits (2) XC9500 CPLD @ 71.4 MHz
p16c5x htt			Michael Morris		8 14	kintex-7-3	James Braket	f 378	6		252	## 14.7	0.33	1.0 22	20.2	( verilog								2013 20				
pdp6 htt	tps://github.c		Michael Morris	PDP6													16 pdp6	Υ		256	K 256K	$\perp$		20		ttps://en.wikiped	ISA identical to PDP-10	PDP-10 was much more successful
r4000 supersmall htt	to://www.co		Michael Povlin Michael Ritchie	MIPS RISC	32 32 32 32		James lots of Michael Ritch		6 A			## 14.7 ## q9.0		1.0	38.1	verilog verilog				-				1994 19			does not implement 64-bit data 2-bit serial, Mostly MIPS-I compliant	only a few insts implemented, test vehicle Copyright 2005,2006,2009 Jonathan Rose, and
softpc htt		om/alreac			32 32		Micha block	613	4		180		1.00		8.9		13 nios2ee	V ves	ont	46	4G Y		32	2005 20			nine variations in attempt to improve	
			Michael Schroder	accum		cyclone-1	WIICHA DIOCK	013		-	100	q17.3	1.00	5.0 .	JO. J	verilog		Y			32K N		2	20		ttps://www.nand		book: Elements of Computing Systems
mix-fpga htt	tps://opencor	alpha	Michael Schroeder	accum	31 31											verilog	29 mix	Y	Υ	4K	4K N	49 4	8	20	21 ht	ttps://en.wikiped		as described in "The Art of Computer Programm
mips_cpu_blue htt			Michael Volling		32 32											myhdl		Y yes	N	4G	4G Y		32 5	20			simplified MIPS CPU with pipelining,	
riscv_microsen htt	tps://github.c		Microsemi				microsemi	8614	4	2 10	122	L11.8	1.00	1.0	L4.2	proprietar	у	Y yes	N	4G	4G Y		32	2016 20				has caches
riscv_rtg4 htt	tps://github.c	mature		risc-v	32 32					Н.	40-			40	25.0						4G Y		32	2018 20		ttps://github.con		based on rocket chip
synpic12 minimips supe htt	tns://opones		Miguel Angel Ajo Pelay	PIC12	8 12 32 32		James Braket	f 474	6	+ <sup>1</sup>	19/	## 14.7	1.00	0.5	36.8 I	vhdl vhdl	7 synpic12	y yes	N I	N 256	2K Y	+	32 5	2011 20		ittp://projects.nb	CHDL to verilog based on MIPS I	bad weblink
fisc htt	tps://opencor tps://github.c		Miguel Cafruni Miguel Santos		64 32		James errors	<del>                                     </del>	A		$\vdash$	## q18.0			-	vhdl	21 minimip:	Y ves	Y	N 46	46 V	85 6		2017 20		ttn://www.archf		dual issue to two pipes, 16-bit mulitplier caches, VHDL & System Verilog versions, alter
fisc htt	tps://github.c		Miguel Santos	RISC	64 32		James Braket	f 5036	4			## q18.0			26.1	system						85 6		2018 20		ttp://www.archf	Flexible Instruction Set Computer	caches, VHDL & System Verling Versions, altera
fpga-bbc htt	tps://github.c		Mike Stirling	6502	8 8	,,,,,,						-				vhdl			N	65K	65K			2011 20	16 ht	ttps://www.mike	BBC micro, uses t65 uP	also ZX-spectrum retro project
risc5x htt	tps://opencor	stable					James RLOC	constraint				14.7	0.00	1.0		2	15 cpu		N '					2002 20			makes extensive use of xilinx primitiv	
	tps://github.c		Milan Vidakovic				James errors	5	Α			## q18.0					10 compute					25	8	2018 20	18 ht	ttps://mvidakovi	16-bit CPU, 64KB, UART (115200 bps)	
fpgacomputer htt	tps://github.c		Milan Vidakovic		16 8		James erros	10000	6			## 14.7		4.0			10 compute					25	32	2018 20	18 ht	ttps://mvidakovi	16-bit CPU, 64KB, UART (115200 bps)	, and VGA
mipsfpga htt riscv cpu htt			MIPS Technologies misha kevlishvili		32 32	atrix-7-3	James Braket	10692	6	4/	118	## 14.7	1.00		11.0	Y verilog 1	93 mtp_sys					45	32	2014 20		ttps://www.yout	M14K core & mipsfpga-plus simple and easy to understand design	DRAM interface, I&D caches. 8/89 FF
riscv_cpu ntt riscv_n_chip8 htt	tps://github.c		misha keviishvili	risc-v			<del>                                     </del>						1.00	1.0			2 riscv	y yes	N N	46	4G Y		32	2019 20		ttps://www.yout		video: Tang Nano & LCD doing Chip-8 games
PSX MiSTer htt	tps://github.c		MiSTer-devel	mips	32 32		<del>                                     </del>										20 sys_top	Y ves	- 13	4G	4G Y		32	2021 20	22 ht	ttps://en.wikiped	MiSTer version of original Playstation	
riscv_pequeno htt	tps://chipmur	WIP	Mitu Raj	riscv	32 32													Y yes	N	4G	4G Y		32	2022 20	23 ht	ttps://chipmunkl	multi-page tutorial on uP design, peq	
misoc <u>htt</u>	tps://github.c	stable				arria_2		n source co				## q13.1			IL	X V*HDL		Y yes	N	4G	4G Y		32	2007 20	19 <u>h</u> 1	ttps://m-labs.hk	Video IP for Mist & others	choice of latticemicro32 or mor1kx uP
openpiton htt	tps://github.c		mmckeown	SPARC		kintex-7-3	James too m	any files	6			## 14.7	1.00	1.0		verilog		Y yes	ΥI	N 4G	4G Y		64	2015 20		ttp://parallel.prir		both FPGA & ASIC, very many source files
pdp11_reduce(htt	tps://github.c		Mohamed Omran Mohammad Hossein Y	PDP11 MIPS			-			-						vhdl verilog	9 system	Y yes	N I	N 64K	64K	24 10	32 5	2017 20			simplified pdp11, 24 inst	no byte data size, ucode, 2-12 clocks/inst
mips_pipelined htt am9080 htt	tps://gitnub.c		Moshe Shavit		8 8		James hung i	in synthesis	s 6			## 14.7	0.33	9.0	٠,	verilog	23 toplevelo 31 cpu	Y yes	N N	4G N 64K	4G V		32 :	2917 20		ttns://an.wikichi	course project, hazard detection as w emulation of AM9080 using bit-slice 8	
am9080 htt	tps://opencor		Moshe Shavit	8080	8 8		James hung i			_		## 14.7		9.0			31 sys9080					+++	_	2917 20		ttps://en.wikichi	emulation of AM9080 using bit-slice to	
fgpu <u>htt</u>	tps://github.c		Muhammed al Kadi		32 32		Muhammed			## 167		## v17.2			)		34 fgpu	Y yes		4G			32	2016 20		ttps://dl.acm.org	eigth cores, reviews comparable proj	vivado fltg-pt IP, benchmarks, wikipedia: GPGP
neogeo <u>htt</u>	tps://github.c		Murray Aickin	68000, z80		5										Y verilog								20	23 <u>h</u> 1			CycloneV, open hardware, retro gaming
myrisc1			Muza Byte	RISC			James Braket		Α			## q13.1	0.33	1.0 62			1 myRISC1		N '			16	4	2011 20		ttps://en.wikiped		AKA Mano Machine, LPM macros
bugs18 htt			Myron Plichota	forth			Myron Plicho		6		48		0.20	4.2 4			18 Bugs18_ 8 streame				64K N			2004			Four bit op-codes, Python assembler	full set of RTL SOC devices
streamer16 htt tms1000 htt	tp://www.ulti		Myron Plichota Nand Gates	forth TMS1000	16 3	KINTEX-7-3	James Braket	f 143	ь	H	41/	## 14.7	0.20	1.2 48	55.6 7		8 streame 4 tms1000		N			5/1	_	2001 20		ttp://www3.sym	MIPS/inst reduced Four function BCD calculator chip	2nd web adr non-functional used in several TI products
	ww.ip-arch.jp		Naohiko Shimizu		8 8	arria-2	James Braket	f 483	A		110	## a13.1	0.33	4.0	18.8	sfl & TDI		-		_	-	34		2001 20			Tour function BCD calculator crip	useu iii severar 11 products
pop11-40 htt		simulation	Naohiko Shimizu	PDP11	16 16	ep1K	Naohiko Shin	2687	4		20	##	0.67	2.0	2.5		17 top	Y yes		N 64K	( 64K Y	70 13	8	2009	w	www.ip-arch.jp/in	Boots UNIX	various papers, no verilog or vhdl
arm-cpu htt	tps://github.c		Navid Adelpour		64 32												14 cpu	Y yes	N	4G	4G Y	-	32	2018 20			both single cycle & pipelined versions	
avr8 htt	tps://opencor		Nick Kovach		8 16		James Braket	f 174	6		418	## 14.7	0.33	1.0 79	92.2			Y yes				17	4	2010 20			Reduced AVR Core for CPLD	not a full clone, doc is opencores page
dlx_nicola htt	tps://github.c		Nicola Vianello		32 32			1000		2		## a13.1	0.67	20 4	L3.1 D		37 a-dlx	Y asm					32	20			masters thesis	five stage pipeline, forwarding, automatic haza
next186 soc phtt	tps://opencor		Nicolae Dumitrache Nicolae Dumitrache		16 8 16 8		James Braket			1		## 413.7			13.1	Y verilog Y verilog	4 Next186					+		2012 20			boots DOS SoC version of next186	boots DOS, does video games & sound
next186mp3 htt	tps://opencor		Nicolae Dumitrache		16 8			ate errors		1		## 14.7					16 ddr_186					+		2013 20			SoC version of next186	boots DOS, has DSP core, no x86 source
nextz80 htt	tps://opencor		Nicolae Dumitrache	Z80	8 8		James Braket	f 854	6			## 14.7			16.0	B verilog	3 NextZ80	Y yes	N I	N 64K	64K Y			2011 20	19			claim of 700 LUTs in Spartan-3 probably wrong
oberon_sdram htt	tp://projectol		Nicolae Dumitrache	RISC	32 32	kintex-7-3	James Braket	f 2103	6	1		## 14.7			19.5	verilog	16 risc5	Y yes	Υ	4G	4G		16	2013 20			minimalist Wirth, part of Project Obe	
risc-fuggit htt	tps://github.c		Nikhil Shah		32 32	1											33 riscmain		N			+	32	20				hes, schematic conflicts with documentation of
risc0 htt	tps://sourcefo		Niklaus Wirth Niklaus Wirth	RISC	32 32		James Braket	f 1186	6	4 6	110	## 14.7	0.67	1.0	51.9	verilog	8 RISCO	Y yes	N	4G	4G	+	16	2011 20	18 ht	терез// ресертения	minimalist Wirth, education tool	Lola: https://people.inf.ethz.ch/wirth/Lola/ind
risc5 htt	tp://www.pro	beta heta	Niklaus Wirth Niklaus Wirth	RISC	32 32 32 32	zu-3e zu-3e	James IBUF of	f 1936	392 6	4	213	## v21.1	1.00	1.0 10	19 9 11	X verilog X verilog	8 RISC5 For	Y yes	v	4G	4G	+	16	2013 20	17 h	ttp://www.astro	minimalist Wirth, part of Project Obe minimalist Wirth, part of Project Obe	32x32 multiplier, wikipedia entry
risc5 htt	tn://www.prc		Niklaus Wirth		32 32		James Braket		392 6			## V21.1			38.3 IL	X verilog	8 RISCS	Y yes		4G		+	16	2013 20		ttn://www.astro	minimalist Wirth, part of Project Obe	
	tp://www.pro		Niklaus Wirth		32 32		James Braket			4 1		## 14.7					8 RISC5	Y yes			4G	+	16	2013 20		ttp://www.astro	minimalist Wirth, part of Project Obe	
risc5 htt	tp://www.prc	beta	Niklaus Wirth		32 32	atrix7-35	James Braket	f 2913	6	48	50	## v20.1					8 RISC5Top	Y yes	Υ		4G		16	2013 20		ttps://people.inf	minimalist Wirth, part of Project Obe	
risc5a htt	tp://www.prc		Niklaus Wirth		32 32								1.00	1.0			8 RISC5	Y yes	N	4G			16	2013 20		ttp://www.astro	minimalist Wirth, part of Project Obe	
senior-sagn-1 htt	tps://github.c		Niranjan Ramadas	RISC	64 32		James way to	135009	6	32	75	## 14.7	1.00	1.0	0.6		28 pipeline	+	N '	Y	Y	137	32 4-8	2012 20	12 <u>nı</u>	rbramadas.appsı		64-bit data paths, superscalar, branch analysis
pycpu htt	tps://pycpu.w		Norbert Feurle	6503	8 8		James Peel :	6 034	6	$\vdash\vdash$	176	## 14.7	0.33	4.0	L7.7 IL	myhdl	2 20 0000		N	N 64K	( 64K Y	+	-	2013	112 ht	ttps://pycpu.wor	python hardware processor	accurate"
ag_6502 htt	tps://opencor	beta	Oleg Odintsov	6502 6502	8 8	kintex-7-3	James Braket	f 824	6	+	176	## 14.7	0.33	4.0	17.7 IL	X verilog X verilog	2 ag_6502	yes	N I	N 64K	64K Y	+		2012 20	112		verilog code generation, "phase level verilog code generation, "phase level	accurate"
openmsp430 htt	tps://opencor		Oliver Girard	MSP430	16 16		Oliver Girard	1147	A	1	98	*****	0.67	2.0	28.5	verilog	30 openMS	Y ves	NI	N 64K	64K Y	+	16	2009 20	18		near cycle accurate	performance spreadsheet
tinyvliw8 htt	tps://opencor		Oliver Stecklina		8 32		James hacke		6			## 14.7					19 sysarch			Y 256				2013 20			tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs
hp86b htt	tps://sites.go		Olivier De Smet		8 8		James unres					## 14.7		2.0			B5 cpu						64	2010	ht	ttps://en.wikiped	uses PicoBlaze, emualtes HP86B	picoblaze uart uses LUT4s
mc68kods htt	tps://sites.go	beta	Olivier De Smet		32 16		James errors	4617	6			## 14.7	1.00	8.0		Y vhdl								2011			SOC for HP9816 computer emulation	
riscv_serv htt			Olof Kindgren		32 32		- C.	L	4							verilog	17 serv_top	Y yes	N	4G	4G Y	45	32	2018 20	21 <u>h</u> 1		RISC-V contest prize, 1-bit ALU	https://github.com/olofk/corescore
riscv_serv htt	tps://github.c		Olof Kindgren		32 32	vu37p	Olof Kindgrei	215	6	0.5	$\vdash$	##	1.00	32.0			52 serv_top				4G Y	45	32	2018 20	21 ht	ttps://riscv.org/2	6K cores in vu37p, reg-file in blk-RAM	https://github.com/olofk/corescore
harvard_arch_htt	tps://github.c		omarelhedaby opengateware	RISC z80		1		+		+	$\vdash$	+	+	-		vhdl 1 Y vhdl & ver		proj asm	n N '	6/1/	C SAK V	+	-	20	22 54	ttns://aithub.com	compatible Congo Bongo/Tip Top arc	many source files
opengateware htt riscv cva6 htt	tps://github.c		opengateware openhwgroup	risc-v		1	+-+	$\vdash$		$\vdash$	$\vdash$		1.00	1.0		i vilui & ver	nog	y yes	Y	4G	4G Y	+	32 6	2018 20	22 h	ttps://github.com	single issue, in-order CPU which impl	
riscv_cva6 htt			openhwgroup	risc-v	64 32			<del>     </del>		$\vdash$	$\vdash$		1.00	1.0		++ +		Y yes	Y	4G	4G Y			2018 20		ttps://github.com		A ariane, PULP/rocket & Ibex, directory name w
custom_mips3 htt			OriodMalo	mips	32 32											verilog	3 mips32	Y asm				40	32 5	20	23		reduced ISA MIPS32 CPU	

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz nst sz	FPGA	repor com ter ents	LUTs ALUT	Dff E	∯ blk	F max	e tool	MIPS /inst		KIPS v	en os	src #sr code file		र्ह chai	fltg -	max dat	max byte		# pip		last evis	secondary web	note worthy	comments
swssp	https://www.ip	patented	Othman Ahmad	RISC	8+ 8+	+											schematic		Υ	Y	1			8+	2014 2	021	https://groups.go	patent, "simplest scalable" data/inst	a template for dsgn configuration of uP
zpu	https://github.c		Oyvind Harboe		32 8		James Brakef	1073		3		## 14.					vhdl 23						37		2008 2	009		zpu4: 16 & 32 bit versions, code size	ZPU the worlds smallest 32 bit CPU with GCC t
pacoBlaze	www.bleyer.org		Pablo Kocik				Pablo Kocik	177	4		117		0.33	2.0			verilog 18						57	- 2		006		3 versions, behavioral coding	
usimplez	https://opencor	0100.0	Pablo Salvadeo etal		_		Pablo Salvade	48	4		134		0.17				vhdl 3			N			8		2011		http://www-gti.de	part of university course, simplez+i4	
piropiro	https://github.c		pandora2000 Paolo Mantovani	RISC	32 32		James port m	7491	- 6	11 1	118	## 14.	1.00	1.0	15./			top		YN			45	32	2010 2				no doc, xilinx constraint file
riscv_hl5 riscv_vroom	https://github.c		Paul Campbell	risc-v risc-v	32 32		Paul Campbe				25	v22.	2 4.00	1.0			system 0 12 system 0 51	. cpu	Y yes Y yes	N N	4G		45	32	2017 2		https://backaday.	32-bit RISC-V processor designed wit high-end RISC-V implementation	8 IPC (instructions per clock) peak, goal ~4 ave
tt-cpu	https://github.c		Paul Campbell	accum			raui Campbe	"			23	VZZ	4.00	1.0						N			25	32		022			gs and a carry bit. 8 & 12-bit instructions
mega65	https://github.c	,	Paul Gardner-Stephen	6502	8 8		James bash s	cript	6			## 14.	7 0.33	2.0		_		4 machine				64K Y	2.5		2017 2		nteps,// emytapeoc	Enhanced c65 running in FPGA	seeks high performance
mega65	https://github.c	untested	Paul Gardner-Stephen	6502	8 8		James missin		6			## v20.:	0.33	2.0		ΧΥ	vhdl 11	4 nocpu	Y yes	N N	64K	64K Y			2017 2	023		Enhanced c65 running in FPGA	seeks high performance
pauloblaze	https://github.c	mature	Paul Genssler	picoBlaze	8 18	3											vhdl 7	pauloBlaz	Y asm	N	256	2K Y			2015 2			LUT6 req'd, course project, slower m	ore LUTs than original claims easier to modify a
ben_eater_8bi	https://github.c	com/hneer	Paul Kappmeyer	accum	8 8												schemat 5										https://github.cor	Digital schematic, Ben Eater uP	
osu8	https://www.pi		Paul Stoffregen	accum	8 8												schematic			N N			24		1994 2	005	https://github.cor	OSU8 Microprocessor Project "instru	
s430	https://www.p-		Paul Taylor	MSP430			Paul Taylor	449	6		100		0.67	9.0	16.6		vhdl 1	s430			64K	64K Y			2019 2			msp430 subset with 8-bit alu	coded for size & not for speed
dp32			Peter Ashenden				James errors		6			## 14.		1.0			vhdl							32		001	book, CDROM		timing delays in source code
gumnut	http://digitalde		Peter Ashenden	RISC	8 18		James Brakef	388	6		259	## 14.	0.33	1.0		IX	verilog 6	gumnut-r	Y asm	N Y	256	4K Y		8	2007			see Digital Design: An Embedded Sys	
hack	https://github.c			accum													verilog 22	cpu		N Y				2		016	https://www.nano	CPU used to run Tetris	book: Elements of Computing Systems
16bit_relay_up	https://relaisco		Peter Prikasky	accum	16 16					+	-		0.67	4.0	_		schematic			N	_		16 3	4		023	https://hackaday.i		Excel macro simulator; imm, abs & indirect ad
msp430_vhdl	https://opencor		Peter Szabo		16 16		James Brakef		6		12,	## 14.	0.07	2.0			vhdl 9	сри	Y yes					16	2014 2			Comprehensive verification was not	
fpga-64	nttp://www.syn	stable	Peter Wendrich	6502	8 8	kintex-/-:	James Brakef	2210	t	4	156	## 14.	0.33	4.0	5.8			fpga64_c						26	2005 2		hara H	Rendition of Commodore 64	altera top level schematic
pmd85 m17	http://gitnub.c		PetrM1 Philip Koopman	8080 stack	8 8	1	+-		-+	++	$\vdash$	_	+	+			system v 28	sys_top	r yes	N	64K	64K Y	+	-	2	021		Czechoslovakian PC using Intel 8080 c chapter 4.3 in Koopman	6600 gate ASIC
m1/ msl16	incu://users.ece		Philip Koopman Philip Leong, Tsang, Le	forth	16 4	kintev-7	James Brakef	303	6	+	256	## 14.	7 0.67	1.0	66.4		proprietary vhdl 13	CDU	Y asm	N	256		16	-	2001	-1	incps://users.ece.	CPLD prototype	0000 gate ASIC
hack	https://github.		Philip Leong, Tsang, Le	accum	16 16	KIIILEA-/-:	Sames Braker	303	- 10	++	230	.rrr 14.	0.07	1.0	.50.4	^	verilog	Сри		N Y			10	2	2001	021		· F · · · · //F ·	of the Nand 2 Tetris course using Coq
riscy ibex low	https://github.c		Philipp Wagner	risc-v		<del>-</del>				++	$\vdash$	_	1 1	-+		$\dashv$	system v 27	ibex_core					+	32	2020 2	023	https://www.lowr	AKA zero-riscy, also see pulp	four performance levels, several tapeouts
vhdl-simple-up	https://github.c	untested	Pietro Lorefice	RISC	16 16		James ran ou	it of mem	orv A	+		## q18.0	0.67	1.0			vhdl 10	processor	γ γε3	N N	1 64V	64K N		16	2014 2		ps.,, *****OWI	simple processor using VHDL for logic	
vhdl-simple-up			Pietro Lorefice	RISC	16 16		James ran ou					## 14.		1.0				processor			64K			16	2014 2			simple processor using VHDL for logic	
wisc-sp13			Prayag Bhakar	RISC	16 16		1		, 1	+	T		2.07			-	verilog	p. 2223301			64K			8	2007 2				en of a microprocessor called the WISC-SP13
iitb-proc			Preetam Pinnada	RISC	16 16												vhdl 17	iitb proc	i i	N	1					020			very little doc, sizeable state machine
pulserain			PulseRain Tech LLC				James missin	g files	Α			## q18.0	0.33	3.0			system veril				64K	64K Y			2017 2		https://www.puls	intended for Max10	
pulserain	https://github.r		PulseRain Tech LLC	8051	8 8	arria-2			A	2 41	130	## q18.0		3.0	6.0		system v 25								2017 2		https://www.puls	1 clk/inst, intended for Max10	
riscv_reindeer	https://github.c		pulserain.com	risc-v	32 32							- 1					verilog		Y yes	N	4G	4G Y	45	32 4	2018 2	018	https://riscv.org/2	RISC-V contest prize	
mpdma	https://openco		quickwayne	uBlaze	32 32	kintex-7-3	James Brakef	ield	6			## 14.	7 1.00	1.0			perl		Y yes					32	2006 2	009		Soft MultiProcessor on FPGA	Perl gens *.xmp, mhs, mss & ucf files
hack	https://github.r	com/almaz	Rafael Almazar	accum	16 16	5											vhdl 34	micropro		N Y				2	2	021		cites: The Elements of Computing Sys	stems: Building a Modern Computer from First F
riscv_steel	https://openco	res.org/pro	Rafael Calcada	risc-v	32 32		James Brakef	1775	6		208	## v19.2	1.00	1.0	117.4		verilog 21				4G	4G Y		32 3	3 2	020	https://github.cor	github version has vivado proj	under grad thesis
riscv_steel			Rafael Calcada				James Brakef	1784	6		116	## v19.2	2 1.00	1.0	65.0		verilog 21	steel_top	Y yes	N	4G	4G Y		32	3 2	020	https://github.cor	github version has vivado proj	under grad thesis
vhdl-msp430			Rafael Hideo Toyomot														vhdl 15	processac	Y yes	N	64K		27	16	2018 2			course project, inspired by msp430, v	very little commentary
minsoc				OpenRISC			James Brakef	4945	6	4 8	107	## 14.	7 1.00	1.0	21.7 I		verilog 88		Y yes	Y N	1 4G	4G Y		32	2009 2		https://github.cor	minimal OR1200, vendor neutral, has	
stacks-16-bit	https://github.c	com/rcrist/			16 16												schemat 36									022		Digital schematic, TTL & 3 layer bread	
rcpu	https://github.c		redfast00		8 16											_		rcpu	Y yes	N	4K			6		019		verilog implementation of Python em	
ssppu	https://github.c				8 16												vhdl 20		asm				5			022	https://archive.or	SAP-1 (Simple-As-Possible) architectu	
mcs-4	https://opencor		Reece Pollack	4004	4 4		James Brakef	228	6			## 14.						i4004		N	4K				_	012		4004 was multi-chip	4004 CPU & MCS-4
ucpuvhdl	https://github.c		Reed Foster	RISC			James 512 LU	933	6	4 5		## 14.			20.0				Y asm		256		12 2	_/	2016 2			six tutorials on uCPUvhdl	using muCPUv2_1 of 3 upwards compatible de
mais	harris Harris II		Rene Doss Rene Schallner	RISC	8 8		James Brakef		6	4 5		## 14.	0.33	1.0 8.0	88.7			MAIS_soc			4G 64K		+	32	2013		use MIPS tools	register forwarding around ALU	license req'd for commercial use
rrisc opc.opc2cpu	https://github.c		revaldinho	accum	8 8		Rene Schallne James reduce		-	+	100	## 14.		4.0	170 1			top opc2cpu	Y asm				12 3	8	2020 2		https://git.sr.ht/~i	originally TTL/schematic, beginner's p	see hackaday One Page Computing Challenge
орс.орс2сри	https://github.u		revaldinho		16 16		James reduce		6	+		## 14.					verilog 2						13 3	_	2017 2		https://revaldinhe		see hackaday One Page Computing Challenge
орс.орс5сри	https://github.c		revaldinho				James reduce		6		294		7 0.30	3.0		Ŷ		орс5сри					15 4	16	2017 2		https://revaldinho	OPC5 RR inst. ISA similar to OPC1	see hackaday One Page Computing Challenge
opc.opc5lscpu	https://github.c		revaldinho	RISC	16 16		James Brakef	383	6			## 14.	7 0.40	3.0			verilog 2						18 4	16	2017 2	_	https://revaldinho	OPCSLS OPC5 with predicate inst	see hackaday One Page Computing Challenge
орс.орс6сри	https://github.c	stable	revaldinho	RISC	16 16			450	6		222		7 0.67	2.0		X	verilog 2	орс6сри					27 4	16	2017 2		https://revaldinho	OPC6 based on OPC5LS, more inst	see hackaday One Page Computing Challenge
opc.opc7cpu	https://github.c		revaldinho	RISC	32 16		James Brakef	624	6		303	## 14.	7 1.00	2.0		x	verilog 2		Y asm				32 5	16	2017 2		https://revaldinho		i see hackaday One Page Computing Challenge
opc.opc8cpu	https://github.c	beta	revaldinho	RISC	24 24	kintex-7-3	James no tes	516	6		323	## 14.	0.80	2.0	250.1			opc8cpu	Y asm	N N	16M	16M N	32 4	16	2017 2	021	https://revaldinhc		i see hackaday One Page Computing Challenge
орс.орссри	https://github.c	stable	revaldinho	accum	8 16	kintex-7-3	James reduce	101	6		526	## 14.	7 0.15	4.0	195.4	Х			Y asm		256		13 3		2017 2	021	https://revaldinhc	OPC1 one page computer for CPLD	see hackaday One Page Computing Challe
zap	https://openco	r alpha	Revanth Kamaraj	ARM7	32 32	kintex-7-3	James Brakef	7558	6	1 9	135	## 14.	7 1.00	1.0	17.9	Х	verilog 37	zap_top	Y yes	N N	4 4 G	4G Y		16	2017 2	022	https://github.cor	ARMv4T & Thumbv1	has cache & mmu
zap	https://openco		Revanth Kamaraj	ARM7	32 32	2 arria-2	James high D	10284	Α	. 2 38	111	## q18.0	1.00	1.0	10.8	Х	verilog 37	zap_top	Y yes	N N	4G	4G Y		16	2017 2	022	ddi0100e_armv1-	ARMv4T & Thumbv1	has cache & mmu
fc16		paper	Richard Haskell	forth	16												proprietary		ш									PDF papers	chpt 11: VHDL By Example: Fundamentals of D
oc54x	https://openco	<u>r</u> beta	Richard Herveille	DSP			James Brakef		6	1	180	## 14.			54.1	Х	verilog 10	oc54_cpu								009		40-bit accumulator, barrel shifter	C54x clone
bit-serial	https://github.c	com/howe	Richard Howe	accum	16 16	2000	James errors	init bkRAI	M 6	$\perp \perp$	$\perp$	## v21.	1 0.67	51.0			vhdl 6	top	Υ	N	4K	4K N	15		2020 2	021		bit serial, 16-bit uP, very simple	supports Forth
forth_cpu	https://anycpu.		Richard Howe		16 16					+	$\perp$	_	1					. top	Н.	$\sqcup \bot$	1	$\vdash$	+		2013 2	_	http://www.aholn	https://github.com/howerj/forth-cpu	based on J1 uP, used to operate DIY GPS reciev
forth-cpu/h2	https://opencor		Richard Howe				James Brakef	1858	6	1 9	149	## 14.			53.8	X Y	vhdl 11	top				64K	25		2017 2		https://github.cor		derived from J1, hex & bin files in 2/16/2018 to
mangomips32		stable		MIPS	32 32			-		+	$\vdash$	_	1.00	1.0	_	$\perp$	verilog 25		Y yes				100	32 5	2019 2		hu Here i	cache support, runs linux	very percise specs
riscv_clarinet	nttps://github.c		Riya Jain etal	risc-v			+	$\vdash$	-+	++	$\vdash$	_	+	-+		+	bluespec ve		Y yes				45	32 5	-	020			verilog for riscv flute & (3) posit sizes
rj32	nttps://github.c	alpha			16 16	1	-			+ +	-	_	1			+	verilog 8		Y asm				32	16	2013 2			Digital schematic editer	nanogo compiler, youtube videos
rjsc5		om/rj45/r	.,	risc-v	32 32	ensia 2	Inman Bast of	2010	Δ	+	+	## -10	+			-	schemat 6		Y yes			4G Y	+	32	2	022	https://seelection	Digital schematic, 16-bit data paths, i	micro-coded, multi-cycle
riscv_rv12 8bit_chapman	nutps://github.c		Roa Logic BV	risc-v	32 32	zu-3e	James Brakef James vivado		63 G		305	## q18.0	0.33	1.0	702.2	II X	system veril		Y yes	N	4G 256		24	32	1998 1	000	nups://roalogic.co	JIII	
	http://www.ece		Rob Chapman, Steven		8 8				63 6		000	_						stack_pro					24	-	1998 1			course work	
8bit_chapman dataflow chap	http://www.ece		Rob Chapman, Steven Rob Chapman, Steven	forth	16 16		James Brakef James file We				151	## 14.		1.0	243.3 I		vhdl 27			N N	256		24	-	2003	330		course work course work	
datariow_cnap ks10	http://www.tec		Rob Doyle	PDP10	36 36		Rob Doyle	4427	port 6		50	## 14.		2.0	5.6		verilog 39					ZJU NI	+	-	2003	01/1		36-bit accum & 18-bit adrs	ucf file, most tests pass
riscy reboot			Robert Baruch	risc-v	30 30	spartan-b	NOD DOYIE	4427	16	+ + 15	, 50	## 14.	1.00	2.0	3.0	^	python 8		Y yes			4G Y	45	32		014	https://www.vout	work in progress, has 60 minute vide	
z-machine			Robert Baruch	CISC-V	8 8	arria-2	James Brakef	ield	Α.	+		## a18.0	0 33	3.0		+	system v 15			N		70   1	7.7	34	2016	J2U	http://inform-ficti	Z-machine (Zork)	https://www.voutuhe.com/watch?v=2fMRHTC
riscv_clarvi	https://github.c	stable	Robert Eady	risc-v	32 32		James Altera		A		178	## q18.0		0.0	68.2			clarvi	Y yes		4G	4G V		32 6	2016 2	017	https://www.cl.ca		doesn't make use of block RAM RTL
any-1	https://github.c	defined	Robert Finch	RISC	64 36	zu-3e	lames errors	2010	- 1		1.0	## v21	2.00	1.0	20.2	X	system v 83	anv1base		Y	+	10	128	64	2021 2	021	http://anycnu.org	Cray-1 like with full set of vector inst	three versions with different ISAs, inst sz. reg s
bc6502	http://finitron.c	beta	Robert Finch	6502	8 8		James vivado	583	6		286	## v21.	1 0.33	4.0	40.4	x	verilog 18	bc6502			64K	64K Y	220	5-4	2012 2	012	p., / a./ycpu.olg	, 2 mic with rall set of vector filsti	bare source
bc6502	http://finitron.c		Robert Finch	6502	8 8		James Brakef		6		197	## 14.	7 0.33					bc6502		N N					2012 2				bare source
dgb16	see FISA64	stable	Robert Finch	RISC	16 16	kintex-7-3		780	6	+	313		0.00	1.0				dbg16		N Y				8			https://github.com	inside FISA64 project	debug uP for fisa64
fisa32	https://github.r		Robert Finch			kintex-7-	James Brakef		6	3 2		## 14.		1.0				FISA32		N Y				32	2014 2	014	https://github.con	n/robfinch/Cores	
fisa64	https://github.r		Robert Finch	RISC	64 32		James Brakef		6	12 7	_	## 14.		1.0			verilog 1	FISA64		N Y				$\neg$	2015 2		https://github.con	n/robfinch/Cores	need to use multi-cycle on mult
ft64	https://github.c		Robert Finch	RISC	64 32	2					ΤÉ						verilog	FT64v3b		Υ	+	16E Y			2017 2		https://www.ama	4th attempt at 64-bit core (raptor64,	amazon kindle book, L1 & L2 icaches & L1 dcac
klc32	https://openco		Robert Finch		32 32	kintex-7-3	James Brakef	3790	6	4 1	200	## 14.	7 1.00	4.0	13.2	Х	verilog 25	KLC32	Υ	N	4G	4G Y		32	2011 2		https://github.cor	single ported block RAM register file	
raptor64	https://openco	r alpha	Robert Finch	RISC	64 32													raptor64	Υ	YY	/ 4G	4G Y	105 2	96 9	2005 2	013		16 register sets, inst & data cache, m	
rf68000	https://openco		Robert Finch	68000			James missin	ig IP									system v 7							16	2008 2	022		mc68000 similar core, BCD instructio	ns have variances
-												•				-	•												

folder	opencores or prmary link	status	author	style /	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff	mults	blk Fram m	date a	tool ver	MIPS of	inst /L	PS vei	r S code	#src files	top file	g chai	fltg <sup>,</sup> \approx P,\approx P	max dat	max byte		# PIP	start I year r	ast evis	secondary web link	note worthy	comments
rf6809	https://openco	res.org/pro	Robert Finch	6809	12 12	artix-7	James Brakef	field		6	5	##	v21.2	0.50	4.0	Х	Y system	21 r	f6809	Y asm	N	64G	64G Y	44 13	8	2022 2	022 h	nttp://www.finitro	Different from rtf6809: 36-bit adrs, or	12-bit version, has inst. Cache
rf6809	https://openco	res.org/pro	Robert Finch	6809	8 8	artix-7	Robert Finch	4200		6	4 1	120 ##	v21.2	0.33	4.0	2.4 X	Y system	21 r	f6809	Y yes	N	16M	16M Y	44 13	8	2022 2	022	nttp://www.finitro	Different from rtf6809: 24-bit adrs. or	8-bit version, has inst, Cache
rf6809	https://onenco	res org/org	Robert Finch	6809	12 12	artix-7	Robert Finch			6	5 1	20 ##	v21.2	0.50	4.0	2.3 X	Y system	21 r		Y asm		64G	64G Y	44 13	8	2022 2	022	nttp://www.finitro	Different from rtf6809: 36-bit adrs, or	12-hit version has inst Cache
rfPhoenix	https://github.o		Robert Finch	GPGPU	32 10	-1 500 /		0300		-	<del>-                                     </del>		122.2	0.50			system					4G	4G Y		<u> </u>		022		gpgpu Under Construction, derived fr	
rtf64	https://github.c									_		_							1604	v			40 T		32		_			
	nttps://gitnub.c	aipiia	Robert Finch		64 8											_	system		1164	Y yes	Y					2020 2			variable length instructions	Posit support, glossary & references
rtf65002	https://openco	r alpha	Robert Finch	accum	32 8		James Brakef			6 4			v14.1			3.7 X			tf65002d		N		4G Y		16	2013 2		https://github.com	32-bit 6502 + 6502 emulation	"proven"
rtf6809	https://github.o		Robert Finch		8 8		James many	7506		6 1			14.7			1.2 X	vcog	4 r	tf6809	Y yes	N N	4G	4G Y	44 13	8	2012 2		nttp://www.finitro	6809 with 32-bit "FAR" addressing	see also rf6809 variant
rtf68ksys	https://openco	r alpha	Robert Finch	68000	16 16	spartan-3	James need t			4 12			14.7		4.0	Х	Y verilog						4G Y		16	2011 2	011	nttps://github.con	based on Tobias Gubener's TG68	
rtf8088	https://openco	r planning	Robert Finch	x86	16 8	kintex-7-3	James Brakef	4514		6 4	1	L74 ##	14.7	0.67	3.0	8.6 X	verilog	57 r	tf8088	Y yes	N N	1M	1M Y			2012 2	013	https://github.com	8-bit memory data, e.g. 8088	
table887	https://github.o	alpha	Robert Finch	RISC	16 16	kintex-7-3	James Brakef	643		6	2 2	208 ##	14.7	0.67	1.0 21	7.1 X	verilog	2 t	able887	Υ	N N	64K	64K	28	8	2014 2	016			included with Table888 source code
table888	https://github.c	alnha	Robert Finch				James Brakef			6 9					1.0		verilog		able888			4G		130	8	2014 2			2016 version gives same reults as 201	code for cache & mmu incomplete
thor	https://openco	r mature	Robert Finch	RISC	64 16	zu-5e	Iames WID						v21.1		1.0		cystem	27 ±	hor2021	V acm	V	16F	16F V	122	64	2015 2	021 F	attns://aithub.com	Thor-5: I 1 & I 2 caches. GP float & vec	plans for more features, eventually 2M LLITs
thor	https://openco	mature	Robert Finch	RISC	32 32	24-36	Robert Finch	90000			306	nn	VZ.1.1	2.00	1.0		verilog	2/ 6	hor	Y asm	v	4G	4G Y		64	2015 2	021	tttps://github.com	Thor 2015, 2021-3 docs	variable length instructions
thor	https://openco				64 32							_								Y asm				+	64		023	ittps://github.com	Thor-2: L1 & L2 caches, GP float & vec	
	nttps://openco		Robert Finch				Robert Finch				306					_	verilog									2015 2		https://gitnub.com		
thor	https://openco		Robert Finch		64 16		Robert Finch				306	_				_	verilog			Y asm		4G	4G Y		64	2015 2		nttps://github.com		plans for more features, eventually 2M LUTs
xgate	https://openco		Robert Hayes		16 16	kintex-7-3	James Brakef	2778		6	1	159 ##	14.7	0.67	1.0	8.3 X	vcog		gate_top		N				16	2009 2			high pin count	Freescale XGATE co-processor compatible
cmips	https://github.o	mature	Roberto Hexsel		32 32											- 1	vhdl			Y yes					32 5	2017 2		nttp://www.inf.uf	5-stage pipeline, MIPS32r2 core	
ssbcc	https://openco	r stable	Rodney Sinclair	forth	8 9	kintex-7	Rodney Sincle	196		6	4	174	14.7	0.33	1.0 79	7.9 IL)	X verilog	3 c	ore	Y asm	N Y	1K	8K Y	41	3	2012 2	020	nttps://github.cor	Python program generates the Verilo	inst after branch/call/rtn always execs
dfp	https://openco	r stable	Ron Chapman	forth	8 8	kintex-7-3	James Brakef	297		6	1	192 ##	14.7	0.33	1.0 21		vhdl			Υ						2003 2	009		8-bitter, generates a custom VHDL sta	
z80soc	https://openco	r stable	Ronivon Costa	780	8 8		James Brakef			6		1/1	v21.2		3.0		Y vhdl		op s3e		N N	64K	64K Y			2008 2			based on Daniel Wallner's T80	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
z80soc	https://openco	r stable	Ronivon Costa		8 8	spartan3e				4 2	19		14.7	0.00	3.0		Y vhdl		op_s3e					+ + +	-	2008 2			based on Daniel Wallner's T80	directory disappeared
minirisc	https://sees		Rudolf Usselmann				Rudolf Usselr			4 2		80	14.7		1.0			77 1	op_33e	V vos	N N	250	4K Y	+ + +	-	2008 2			DOUGLO ON DANIEL WAITIEL S TOU	опсскогу изарреатей
	https://openco			AVR											1.0		verilog		isc_core_						32	2001 2			VHDI core also	
avr_core	https://openco		Rusian Lepetenok		8 16		James vivado		519	6				0.00			verilog							12						
avr_core	https://openco	stable	Rusian Lepetenok	AVR	8 16			2135		6	1	_	14.7		_	9.7 X			vr_core			64K		72	32	2002 2	017		VHDL core also	
arm_rusian	https://github.o	com/0xD50	ruslan		32 32	zu-3e	James LUT RA	392		6	L_		v21.1		1.0	L_	system		RM_Pipe					$\bot$	16	2	019		from "Digital design and computer ar	incomplete RTL, prob 4 student exercise
arm_rusian	https://github.o	com/0xD50	ruslan	arm	32 32	zu-3e	James LUT RA		4815	6	2	200 ##	v21.1			34.7	system	6 A	RM_Mul	Y yes	Υ	4G	4G Y		16	2	019		from "Digital design and computer ar	single cycle,
arm_rusian	https://github.o	com/0xD50	ruslan			zu-3e	James LUT RA			6	1	47 ##	v21.1	1.00	1.0	1.2	system	verilo: A	RM_Sing	Y yes	Υ	4G	4G Y		16	2	019		from "Digital design and computer ar	
v6502	https://github.c	untested	Rvu Koiiro	6502	8 8	zu-3e	James bare c	868	131	6	7	250 ##	v21.1	0.33	3.0	1.7 X	vhdl	23 v	6502	Y yes	N N	64K	64K V	$\top$		2019 2	020	nttps://opencores		www.youtube.com/watch?v=K3jH-f_r80E
riscuva1	https://www.co		S. de Pablo			kintov-7	James Brakef			6			14.7		2.0 56		verilog		iscuva1	me	N V	256	1K V	35		2006 2				also VHDL version by Bikash Gogoi with identi
m68k	https://www.sc		Salvador Garcia	68000		KIIILEX-/-3	Joilles DidKel	109	-+	<u> </u>	<del>-                                     </del>	,,0 ##	14./	0.55	2.0 30	70.7 A	vhdl		pu3017	nne	14 T	230	1K 1	1 33	+		018	rcps.//github.COI	simplified 68K	and which version by bikash dogot with identi
	https://gitriub.0	r beta	San Gladstone etal	RISC	32 32	1	<del>   </del>	l l	-+	+	-	+	+		-+	-1-	verilog	13 C		+	N	100	4G	+	22				basic RISC	
sxp	https://openco				0- 0-			any los		$\rightarrow$		_				_						4G		$\perp$	32		009			too many los
kcp53000	https://github.o		Samuel Falvo II		64 32	kintex-7-3	James trimm			6			14.7		1.0 14		B verilog		olaris	Y yes	N Y	16E	16E Y		32	2016 2		https://github.com	kestrel #3, basic 64-bit RISC-V	uses state machine RTL generator
kestrel-2	kestrelcompute	stable	Samuel Falvo II	forth	16 16	kintex-7-3	James Brakef	735		6	8 1	L72 ##	14.7	0.67	1.0 15	7.2 X	Y verilog	27 N	/_kestrel					20	2	2012 2	015	nttps://hackaday.i		M_j1a runs at 244MHz & 368 LUTs
s16x4a	https://github.o	stable	Samuel Falvo II	forth	16 4	kintex-7-3	James Brakef	514		6	4	176 ##	14.7	0.67	1.0 62	0.7 X	B verilog	1 s	16x4a	Y	N N	64K	64K Y	12		2012 2	017		kestrel #2, byte & word data	derived from Myron Plichota's design (stream
s64x7	https://github.o	stable	Samuel Falvo II	forth	64 8												verilog	4 s				16E	16E Y	56			017		64-bit simple Forth engine	very little doc
minimins	https://openco	r stable	Samuel Hangouet	RISC	32 32	kintex-7-3	James Brakef	2939		6 8	1	18 ##	14.7	1.00	1.0	0.1 X		12 n	ninimips	Y ves	N N				32 5	2004 2	018		based on MIPS I	,
manik	https://www.da	ctable	Sandeeo Dytta		32 32		James needs	editing to					14.7	0.33	1.0		vhdl	45 n	nanik2tor	V voc	N	4K	AK V	+	16	2002 2	006	www niktech com	optional data & inst caches	supports Xilinx, Altera, Actel, Lattice; broken v
mocha	hadaaa.//aidhada		Sanjay Gupta	accum		KIIILCX-7-5	James needs	Culting to	зарро	<u> </u>	_	_	14.7	0.55	1.0		vhdl	20 -	rocessor	V sees	NI.	CAV	64K Y		10		018			IT University, course materials include full RTL
	http://www.DT				16 16	biotos 7.2	lassas Deales	332	-	6	-	117 ##	14.7	0.67	10 0	0 7 V									16					broken web link
dspuva16	http://www.bi		Santiago de Pablo				James Brakef								1.0 64		verilog									2001 2		www.1-core.com/		
up1232	http://www.dte		Santiago de Pablo		8 16	kintex-/-3	James Brakef	220		6	- 2	244 ##	14./	0.33	3.0 12	2.0 X	vhdl	3 u	p1232a			64K		33 2	32	2000 2	000		bare core, prog size 4K to 64K	description in source files
1802-soc	https://github.o	no RTL	Scott Baker	1802	8 8												Y vhdl			Y yes	N	64K	64K Y	52	16	2	016		1802 CPU + UART + Timer + I/O Ports	no RTL, probably uses 1802-pico-basic
nova-soc	https://github.o	com/scottll	Scott Baker	nova	16 16	zu-3e	James no me	em init file		6		##	v21.2	0.67	2.0		Y vhdl	14 s	OC	Y yes	N	64K	64K		7	2016 2	020		Nova CPU + RAM + UART + Timer + I/	O Ports, Sierra Circuit Dsgn, missing hex file
pdp11-soc	https://github.o	com/scottll	Scott Baker	pdp11	16 16	zu-3e	James no me	em init file		6		##	v21.2	0.67	3.0		Y vhdl	15 s	OC	Y yes	N N	64K	64K	70 13	8	2016 2	020		PDP-11/20 CPU + RAM + UART + Time	er + I/O Ports, Sierra Circuit Design now open s
pdp8-soc	https://github.o	com/scottl	Scott Baker	PDP8	12 12	zu-3e	James no me	em init file		6		##	v21.2	0.40	2.0		Y vhdl	15 s	OC	Y ves	N N	4K	4K			2016 2	020		implemented for the Lattice iCE40-hx	PDP-8 CPU + RAM + UART + Timer + I/O Ports
cpu8080	https://onenco	r stable	Scott Moore	8080	8 8	kintey-7-3	James Brakef	1179		6	2	99 ##	14.7	0.33	9.0	93 X	verilog	1 n	n8080	Y ves	N N	64K	64K V			2006 2	016		includes VGA display generator, three	variants
lm32	https://github.c	mature	Sebastien Bourdeaudu	LM32	32 32	KIIICK / C	James Braker	11/3	_	<del>-</del>			14.7	0.55	5.0	J.J /	verilog	24 li	m32-top	V voc	N V	46	4G Y		32 6	2	014		cleaned up lattice micro32, see milky	
milkymist	hatan //miahh		Sebastien Bourdeaudu	LM32			James failed	13531		6 31	70	FO ##	14.7	0.00	1.0	3.0 X							4G Y			2007 2				failed in mapper
	nttps://github.t															3.0 A	Y verilog	109 2	ystem	r yes	IN T	46								
navre	https://openco	r stable	Sebastien Bourdeaudu	AVR		kintex-/-	James Brakef	990		6	- 2	207 ##	14./	0.33	1.0	9.0 AIL	X verilog		oftusb_n	Y yes		64K				2010 2		https://www.milk	AVR clone, part of www.milkymist.org	
legv8	https://github.o	stable	Seninha phillbush		64 32					$\rightarrow$							verilog	28		Y asm		4G		10	32	2018 2			single cycle & pipeline versions	course project
y80e	https://openco	r stable	Sergey Belyashov		8 8	cycone-3	Sergey Belyas	2557		4			14.7		3.0		verilog	15 t	op_level	Y yes	N N	64K	64K Y			2013 2			Y80e - Z80/Z180 compatible processo	based on Y80 from "Microprocessor Design U
riscv_vhdl	https://openco	errors	Sergey Khabarov	risc-v	64 32	kintex-7-3	James many	files, miss	ing typ	6		##	14.7	1.00	1.0		Y vhdl & v	erilog		Y yes	N	4G	4G Y		32	2016 2	018	https://github.com	System-On-Chip based on bare Rocke	both rocket & river cores
hf-risc	https://openco		Sergio Johann Filho	MIPS	32 32	kintex-7-3	James Brakef	1446		6	4 1	115 ##	14.7	1.00	1.0	9.2 X	vhdl	9 s					4G Y	41	32	2016		nttps://github.com	MIPS I subset, no multiplier	
erp	https://openco	r stable	Shahzadjk	RISC	8 16	spartan-3	James Brakef	366		4 1	1	70 ##	14.7	0.33	1.0	3.5 X	verilog		RPverilog		$\neg$			15	6	2004 2	014		two report PDFs & one Verilog file	
ae18	https://openco		Shawn Tan		8 16		James vivado			6					1.0		X verilog				N v	4K	1M	1 1		2003 2		nttns://hackadavi	not 100% compatable	negative edge reset "clock"
ae18	https://openco		Shawn Tan	PIC18		arria-2	James Brakef	1084		A 1							x verilog		e18_core		N V	AL.	11/4	+ + +	-	2003 2		attne://hackade	not 100% compatable	negative edge reset "clock"
ae18	https://openco		Shawn Tan				James Braker	997		A 1			q13.1 v21.1		1.0 2							4K 4G		+	+	2003 2		rccps.//ridCKdudy.	not 100% compatable	negative euge reset clock
	nitps://openco				32 32				434	0 3							X verilog		eMB_cor					+	-					
aeMB	nttps://openco		Shawn Tan		32 32	kintex-7-3	James Brakef	1018		b 3			14.7		1.0 12		X verilog	7 a	eMB_cor	r yes	N	4G		+	_	2004 2			not 100% compatable	
k68	nttps://openco		Shawn Tan	68000			James Brakef			6			14.7				verilog							+	16	2003 2			68K binary compatible	
dcpu16	https://github.o		Shawn Tan, Marcus Pe		16 16	kintex-7-3	James Brakef	662		6 1	3	318 ##	14.7	0.67	4.0 8	80.4 X	vhdl & v	5 d	cpu16_c	Y asm	N N	64K	64K N	37	8	2009 2	012	nttps://en.wikiped		4+ addressing modes, 4 & 5-bit reg /modefield
nnarm	ftp://ftp.gwdg.d	untested	Sheng Shen	ARM	32 16			$oxedsymbol{oxedsymbol{oxed}}$ $oxedsymbol{oxed}$										$\perp \rfloor$			[	⊥∏					_J		mentioned at https://en.wikipedia.or	g/wiki/Amber_(processor_core), ran afoul of A
wisc-sp13	https://github.o	stable	Shyamal H Anadkat		16 16			ഥ⊤					$\perp$		T		verilog	$_{\perp}$ T		Y	N	64K	64K N		8	2007 2	017			n of a microprocessor called the WISC-SP13
x32	http://citeseero	stable	Sijmen Woutersen	forth	32 8	kintex-7-3	James missin	ng defines		6		##	14.7	1.00	1.0		vhdl	32 c	ore	Y yes						2006 2	007	nttps://pdfs.sema	MS thesis, byte code, needs caches	uses preprocessor on VHDL
hummingbird	https://github.o			accum		1	1 1	ΓĨ	- +			<del>                                     </del>				-1-	verilog		ummingl					27 3			020		4-bit "nibbler" expanded to 8-bits. TT	
4-bit-cpu	https://github.c		sim da-song		4 16			$\vdash$		+	_			-		-1-	verilog	8 c	nu	Y	N	_ ^		1 0	8		021		no branch instructions?	appears to be unfinished?
rotrupa	https://gitiiuD.0		Sim da-song Simon Cook		16 16	arria 3	James Brakef	7193	-+	A	-	202 4	g18.0	0.67	1.0	86.6 I		7 10	oO noo			CAV	1614 1	7	64	2015 2		atte://www.ami		
120	pricips://github.o																verilog	/ 0	eu_nano	ı yes	- Y	04K	TOINI A	+				ιτιμ://www.embε	includes Altera project	4 to 64 reg, 24-bit pc, no status reg
аар	Laborate Physics Co.		Simon Cook				James Brakef			4	3				1.0	9.3 I	verilog						16M Y		64	2015 2		nttp://www.embe		4 to 64 reg, 24-bit pc, no status reg
aap	https://github.o	uora com/	Simon Moore, Frankie		32 32			35		A	_		q18.0		1.0				inyComp						128	2007 2		nttps://www.cl.ca	from Thacker's version, Un Cambridg	e course
aap a_tiny_up	https://github.o https://www.qu		Simon Teran, Dinesh A		8 8		James Brakef	1991		_			14.7			4.4 X	Y verilog	66 d	ligital_co	Y yes	N	64K	64K Y			2000 2				
aap a_tiny_up oms8051mini	https://github.c https://www.qu https://openco	r alpha				zu-3e	James area o	1424	645	6	2	242 ##	v21.1	0.33	4.0	4.0 IL)	X verilog	32 c	c8051_td	Y yes	N	64K	64K Y			2001 2	016		8051 core includes several on-chip pe	ripherals, like timers and counters
aap a_tiny_up	https://github.o https://www.qu https://openco https://openco	r alpha	Simon Teran, Jakas	8051	8 8					6 1	1	11 ##	14.7				X verilog	32 c	c8051_tc	Y yes	N	64K	64K Y				016		8051 core includes several on-chip pe	
aap a_tiny_up oms8051mini 8051	https://github.c https://www.qu https://openco https://openco	r alpha r alpha	Simon Teran, Jakas		8 8		James tunrer	1744								- 1	system		op_level			256		1						ripherals, like timers and counters
aap a_tiny_up oms8051mini	https://github.c https://www.qi https://openco https://openco https://openco	r alpha r alpha					James tunred	1744	-		- 1	- 1	1 1		, j									13	16	2016 2	010			
aaap a_tiny_up oms8051mini 8051 8051 x9	https://github.o https://www.qi https://openco https://openco https://openco https://github.o	r alpha r alpha	Simon Teran, Jakas Simon Teran, Jakas Simon Zhang	8051 RISC	8 8 8 9	kintex-7-3	James tunred	1744			-	+		0.67	2.0	-					N	6/IV				2016 2	017		9-bit processor: 4:1:4 op-code, R0, R1	fields
aap a_tiny_up oms8051mini 8051 8051 x9 my_cpu	https://github.o https://openco https://openco https://openco https://openco https://github.o https://louis.ua	r alpha r alpha r alpha com/yehzh ah.edu/cgi/	Simon Teran, Jakas Simon Teran, Jakas Simon Zhang Skylar Overby	8051 RISC risc	8 8 8 9 16 16	kintex-7-3 artix-7				6		1		0.67	2.0	х	verilog	1 n	ny_cpu	Υ		64K	64K		16 16	2	017 023		9-bit processor: 4:1:4 op-code, R0, R1 educational 16-bit, docs, formal processor	fields RTL & xdc in appendix, small modules, full tes
aap a_tiny_up oms8051mini 8051 8051 x9 my_cpu ao486_mister	https://github.c https://www.qi https://openco https://openco https://openco https://github.c https://louis.ua https://github.c	r alpha r alpha r alpha com/yehzh ah.edu/cgi/ c beta	Simon Teran, Jakas Simon Teran, Jakas Simon Zhang Skylar Overby Sorgelig	8051 RISC risc x86	8 8 8 9 16 16 32 8	kintex-7-3 artix-7 zu-3e	James vivado	defaults		6			22.	1.00	1.0	ï	verilog Y system	1 n	ny_cpu o486	Y Y yes		4G	64K 4G Y			2020 2	017 023 021		9-bit processor: 4:1:4 op-code, R0, R1 educational 16-bit, docs, formal proce complete 486, SoC configuration	fields RTL & xdc in appendix, small modules, full te mister version of ao486: reworked with man
aap a_tiny_up oms8051mini 8051 8051 x9 my_cpu ao486_mister aspida	https://github.c https://www.qi https://openco https://openco https://github.c https://louis.ua https://github.c https://openco	r alpha r alpha r alpha com/yehzh h.edu/cgi/ c beta r stable	Simon Teran, Jakas Simon Teran, Jakas Simon Zhang Skylar Overby Sorgelig Sotiriou	RISC risc x86 DLX	8 8 8 9 16 16 32 8 32 32	kintex-7-3 artix-7 zu-3e zu-2e	James vivado James dated	defaults		6			v20.1	1.00	1.0	I X	verilog Y system verilog	1 n 85 a 10 D	o486 DLX_top	Y yes Y yes		4G 4G	64K 4G Y 4G			2020 2 2002 2	017 023 021 009		9-bit processor: 4:1:4 op-code, RO, R1 educational 16-bit, docs, formal proce complete 486, SoC configuration DLX	fields RTL & xdc in appendix, small modules, full tes mister version of ao486: reworked with many compiled sync version
aap a_tiny_up oms8051mini 8051 8051  x9 my_cpu ao486_mister aspida aspida	https://github.o https://www.qi https://openco https://openco https://github.o https://github.o https://github.o https://openco	r alpha r alpha r alpha com/yehzh ah.edu/cgi/ c beta	Simon Teran, Jakas Simon Teran, Jakas Simon Zhang Skylar Overby Sorgelig Sotiriou	8051 RISC risc x86 DLX DLX	8 8 8 9 16 16 32 8 32 32 32 32	artix-7 zu-3e zu-2e kintex-7-3	James vivado	defaults		6	2	##		1.00	1.0	ï	verilog Y system verilog verilog	1 n 85 a 10 C	o486 DLX_top	Y yes Y yes Y yes		4G 4G 4G	64K 4G Y 4G 4G			2020 2 2002 2 2002 2 2002 2	017 023 021 009		9-bit processor: 4:1:4 op-code, R0, R1 educational 16-bit, docs, formal proce complete 486, SoC configuration	fields RTL & xdc in appendix, small modules, full te mister version of ao486: reworked with man
aap a_tiny_up oms8051mini 8051 8051 x9 my_cpu ao486_mister aspida	https://github.c https://openco https://openco https://openco https://openco https://opis.ua https://iouis.ua https://openco https://openco https://openco https://opis.ua	r alpha r alpha r alpha com/yehzh sh.edu/cgi/ c beta r stable r stable	Simon Teran, Jakas Simon Teran, Jakas Simon Zhang Skylar Overby Sorgelig Sotiriou	RISC risc x86 DLX	8 8 8 9 16 16 32 8 32 32 32 32	artix-7 zu-3e zu-2e kintex-7-3	James vivado James dated	defaults		6	2			1.00	1.0	I X	verilog Y system verilog verilog	1 n 85 a 10 C	o486 DLX_top	Y yes Y yes Y yes		4G 4G 4G	64K 4G Y 4G 4G			2020 2 2002 2 2002 2 2002 2	017 023 021 009		9-bit processor: 4:1:4 op-code, RO, R1 educational 16-bit, docs, formal proce complete 486, SoC configuration DLX	fields RTL & xdc in appendix, small modules, full temister version of ao486: reworked with manicompiled sync version compiled sync version
aap a_tiny_up oms8051mini 8051 8051 x9 my_cpu ao486_mister aspida aspida riscv_kian	https://github.c https://oww.qi https://openco https://openco https://openco https://github.c https://github.c https://openco https://openco https://openco	r alpha r alpha r alpha d alpha com/yehzh ch.edu/cgi/ c beta r stable r stable com/spline	Simon Teran, Jakas Simon Teran, Jakas Simon Zhang Skylar Overby Sorgelig Sotiriou Sotiriou splinedrive	8051 RISC risc x86 DLX DLX risc-v	8 8 8 9 16 16 32 8 32 32 32 32 32 32	kintex-7-3 artix-7 zu-3e zu-2e kintex-7-3	James vivado James dated James dated	defaults xilinx prin 3586	nitives	6 6 6 6		257 ##		1.00 1.00 1.00	1.0	1 X	Y system verilog verilog verilog verilog	1 n 85 a 10 E 10 E	o486 DLX_top DLX_top ianv	Y yes Y yes Y yes Y yes Y yes	N	4G 4G 4G	64K 4G Y 4G 4G Y			2020 2 2002 2 2002 2 2002 2	017 023 021 009 009		9-bit processor: 4:1:4 op-code, RO, R1 educational 16-bit, docs, formal proce complete 486, SoC configuration DLX DLX very simple riscv cpu/soc one single f	fields RTL & xdc in appendix, small modules, full temister version of ao486: reworked with manicompiled sync version compiled sync version
aap a_tiny_up oms8051mini 8051 8051 8051 x9 my_cpu ao486_mister aspida aspida ariscv_kian bobcat	https://github.chttps://openco https://openco https://openco https://openco https://github.chttps://github.chttps://github.chttps://openco https://openco https://github.chttps://openco	r alpha r alpha r alpha com/yehzh ch.edu/cgi/ c beta r stable r stable com/spline beta	Simon Teran, Jakas Simon Teran, Jakas Simon Zhang Skylar Overby Sorgelig Sotiriou Sotiriou Splinedrive Stan Drey	RISC risc x86 DLX DLX risc-v DSP	8 8 8 9 16 16 32 8 32 32 32 32 32 32 16 24	kintex-7-3 artix-7 zu-3e zu-2e kintex-7-3	James vivado James dated	defaults xilinx prin 3586	nitives	6		257 ##	14.7	1.00 1.00 1.00	1.0 1.0 1.0	1 X	Y system verilog verilog verilog verilog vhdl	1 n 85 a 10 C 10 C 17 k	o486 DLX_top DLX_top ianv obcat_cc	Y yes Y yes Y yes Y yes Y yes	N	4G 4G 4G 4G 64K	64K 4G Y 4G 4G 4G Y 64K			2020 2 2002 2 2002 2 2002 2 1998 2	017 023 021 009 009		9-bit processor: 4:1:4 op-code, RÖ, R1 educational 16-bit, docs, formal proce complete 486, SoC configuration DLX DLX very simple riscv cpu/soc one single f	fields RTL & xdc in appendix, small modules, full tes mister version of ao486: reworked with man compiled sync version compiled sync version le implementation dead web links
aap a_tiny_up oms8051mini 8051 8051 8051 8051 x9 my_cpu ao486_mister aspida aspida riscv_kian bobcat	https://github.chttps://www.qu https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco	r alpha r alpha r alpha r alpha com/yehzh sh.edu/cgi/ c beta r stable r stable com/spline beta b stable	Simon Teran, Jakas Simon Teran, Jakas Simon Zhang Skylar Overby Sorgelig Sotiriou Sotiriou Sotiriou splinedrive Stan Drey Stanley Frankel	RISC risc x86 DLX DLX risc-v DSP accum	8 8 8 9 16 16 32 8 32 32 32 32 32 32 16 24 32 32	kintex-7-3 artix-7 zu-3e zu-2e kintex-7-3 kintex-7-3	James vivado James dated James dated James Brakef	defaults xilinx prin 3586	nitives	6 6 6 6 6		257 ##	14.7	1.00 1.00 1.00 0.67	1.0	1 X	verilog Y system verilog verilog verilog verilog vhdl Y vhdl	1 n 85 a 10 c 10 c 17 k 30 b	o486 DLX_top DLX_top ianv obcat_cc GP-30	Y yes	N N	4G 4G 4G 4G 64K 4K	64K 4G Y 4G 4G Y			2020 2 2002 2 2002 2 2002 2 1998 2	017 023 021 009 009 021 000 017		9-bit processor: 4:1:4 op-code, R0, R1 educational 16-bit, docs, formal proc complete 486, SoC configuration DLX very simple riscv cpu/soc one single for FPGA version of LGP30 drum compute	fields  RTL & xdc in appendix, small modules, full ter mister version of ao486: reworked with mans compiled sync version complied sync version le implementation dead web links r, also LGP21, RPC4000, 65F02
aap a_tiny_up oms8051mini 8051 8051 8051 x9 my_cpu ao486_mister aspida aspida riscv_kian bobotat lgp30 wb4pb	https://github.chttps://www.qi.https://opencohttps://opencohttps://opencohttps://opencohttps://opencohttps://opencohttps://opencohttps://github.chttps://opencohttps://opencohttps://github.chttps://opencohttps://o	r alpha r alpha r alpha r alpha com/yehzh sh.edu/cgi/ c beta r stable r stable com/spline beta b stable r stable r stable	Simon Teran, Jakas Simon Teran, Jakas Simon Zhang Skylar Overby Sorgelig Sottriou Sottriou Sottriou Stan Drey Stan Drey Stanley Frankel Stefan Fischer	RISC risc x86 DLX DLX risc-v DSP accum picoBlaze	8 8 8 9 16 16 32 8 32 32 32 32 32 32 16 24 32 32 13 13	artix-7 zu-3e zu-2e kintex-7-3 kintex-7-3	James vivado James dated James dated James Brakef James incom	o defaults xilinx prin 3586 f 1622	nitives t to kcp	6 6 6 6 6 1 6 1 6	1	107 ##	14.7	1.00 1.00 1.00 0.67	1.0 1.0 1.0 1.0	1 X 71.7 X	verilog Y system verilog verilog verilog verilog vhdl Y vhdl Y vhdl or	1 n 85 a 10 C 10 C 17 k 30 b 42 L	ny_cpu 0486 DLX_top DLX_top ianv obcat_cc GP-30 iicoblaze	Y yes wb_uart	N N N	4G 4G 4G 4G 64K 4K	64K 4G Y 4G 4G 4G Y 64K			2020 2 2002 2 2002 2 2002 2 1998 2 2010 2	017 023 021 009 009 021 000 017 013	nttps://en.wikipec	9-bit processor: 4:1:4 op-code, RO, R1 educational 16-bit, docs, formal procecomplete 486, SoC configuration DLX  DLX very simple riscv cpu/soc one single f FPGA version of LGP30 drum computs  software addon for picoBlazeSoftware	fields RTL & xdc in appendix, small modules, full termister version of ao486: reworked with many compiled sync version compiled sync version le implementation dead web links er, also LGP21, RPC4000, 65F02 ported to kcpsm6
aatiny up a tiny up oms8051mini 8051 8051 8051 x9 my_cpu ao486_mister aspida asspida arsicv_kian bobcat lgp30 wb4pb	https://github.chttps://www.qi.https://opencohttps://openc	r alpha r alpha r alpha com/yehzh sh.edu/cgi/ c beta r stable r stable com/spline beta b stable r stable stable stable	Simon Teran, Jakas Simon Teran, Jakas Simon Zhang Skylar Overby Sorgelig Sotiriou Sotiriou Splinedrive Stan Drey Stanley Frankel Stefan Fischer	RISC risc x86 DLX DLX risc-v DSP accum picoBlaze picoBlaze	8 8 9 16 16 32 8 32 32 32 32 32 32 16 24 32 32 13 13 13 13	kintex-7-3 artix-7 zu-3e zu-2e kintex-7-3 kintex-7-3 spartan-3	James vivado James dated James dated James Brakef James incom Stefan Fische	defaults xilinx prin 3586 f 1622 plete port	nitives t to kcp	6 6 6 6 1 6 4	1 1	257 ## 107 ## 102 ##	14.7 14.7 14.7 14.7	1.00 1.00 1.00 0.67	1.0 1.0 1.0 1.0 3.0 3.0	71.7 X 14.0 X	verilog Y system verilog verilog verilog verilog vhdl Y vhdl Y vhdl or Y vhdl or	1 n 85 a 10 C 10 C 17 k 30 b 42 L 14 p	o486 DLX_top DLX_top ianv obcat_cc GP-30 icoblaze_icoblaze_	Y yes Wb_uart wb_uart	N N N Y	4G 4G 4G 4G 64K 4K	64K 4G Y 4G 4G 4G Y 64K 4K N	16	32	2020 2 2002 2 2002 2 2002 2 1998 2 2010 2 2010 2	017 023 021 009 009 021 000 017 013		9-bit processor: 4:14 op-code, R0, R1 educational 16-bit, docs, formal proceduration DLX DLX DLX very simple riscv cpu/soc one single f FPGA version of LGP30 drum computs software addon for picolalzesoftwar.	fields RTL & xdc in appendix, small modules, full tes mister version of ao486: reworked with many compiled sync version compiled sync version le implementation dead web links ar, also LGP21, RPC4000, 65F02 ported to kcpsm6
aap a_tiny_up oms8051mini 8051 8051 8051 x9 my_cpu ao486_mister aspida aspida riscv_kian bobotat lgp30 wb4pb	https://openco https://openco https://openco https://github.ohttps://github.https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco https://openco	r alpha r alpha r alpha d alpha com/yehzh sh.edu/cgi/ c beta r stable r stable com/spline beta beta beta stable r stable r stable r stable r stable r stable r stable	Simon Teran, Jakas Simon Teran, Jakas Simon Zhang Skylar Overby Sorgelig Sottriou Sottriou Sottriou Stan Drey Stan Drey Stanley Frankel Stefan Fischer	RISC risc x86 DLX DLX risc-v DSP accum picoBlaze picoBlaze accum	8 8 9 16 16 16 32 8 32 32 32 32 32 32 32 32 32 32 32 32 32	kintex-7-3 artix-7 zu-3e zu-2e kintex-7-3 kintex-7-3 spartan-3 kintex-7-3	James vivado James dated James dated James Brakef James incom	defaults xilinx prin 3586 f 1622 plete port	nitives t to kcp	6 6 6 6 6 1 6 1 6	1 1 1	257 ## 107 ## 102 ## 105 ##	14.7 14.7 14.7 14.7 14.7	1.00 1.00 1.00 0.67 0.33 0.33	1.0 1.0 1.0 1.0 3.0 3.0 3.0 3.0	1 X 71.7 X 14.0 X 16.2 X	verilog Y system verilog verilog verilog verilog vhdl Y vhdl Y vhdl or	1 n 85 a 10 C 10 C 17 k 30 b 42 L 14 p 14 p	ny_cpu o486 DLX_top DLX_top ianv obcat_cc GP-30 icoblaze icoblaze	Y yes Wb_uart Wb_uart	N N N Y Y N	4G 4G 4G 4G 64K 4K	64K 4G Y 4G 4G 4G Y 64K N 64K		32 3	2020 2 2002 2 2002 2 2002 2 1998 2 2010 2	017 023 021 009 009 021 000 017 013 1 013 1	nttps://en.wikipec	9-bit processor: 4:1:4 op-code, RO, R1 educational 16-bit, docs, formal procecomplete 486, SoC configuration DLX  DLX very simple riscv cpu/soc one single f FPGA version of LGP30 drum computs  software addon for picoBlazeSoftware	fields RTL & xdc in appendix, small modules, full tes mister version of ao486: reworked with many compiled sync version compiled sync version dead web links r_, also LGP21, RPC4000, 65F02 ported to kcpsm6 kcpsm3 only works for Spartan 3

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents		Dff	mults	blk F	date			ks/ KIPS	ven dor		src les top fi	le g				max byte		# pip	start la	ast evis	secondary web link	note worthy	comments
or1200mp	https://github.	stable	Stefan Wallentowitz				James Brake			6 4			14.7		1.0 22		verilog								32	2012 20		https://openrisc.io	multiprocessor variant, single core	
riscv_rv01_cor	https://openco		Stefano Tonello		32 32	kintex-7-3	James Brake	f 13997		6 4	62 13	0 ##	14.7	1.00	1.0 9.	.3 X		65 rv01_s							32	2015 20	017		all files in one directory	two self test tops
j1sc	https://github.		Steffen Reith	forth	32 16											J		11 j1		forth N		64K		20		2017 20	020	https://steffenreit	J1 reimplemented using Scala/Spinal	
atlas_2K	https://openco		Stephan Nolting	RISC	16 16 16 16		James vivado			6 1		2 ##	v21.1		1.0 171 1.0 75	.4 ILX	vhdl	19 ATLAS	2K Y	asm N	Y	64K	64K M	80	8	2013 20				has MMU & full SOC features has MMU & full SOC features
atlas_2K atlas core	nttps://openco		Stephan Nolting Stephan Nolting	RISC	16 16		James Brake		_	6 1		-	v21.1				vhdl vhdl								8	2013 20			ARM thumb like inst set ARM thumb like inst set	non-MMU version
atlas_core	https://openco		Stephan Nolting	RISC	16 16				283	6 1			v14.1		1.0 286			8 ATLAS						80	8	2013 20			ARM thumb like inst set	non-MMU version
neo430	https://openco		Stephan Nolting				Stephan Nol			6			14.7		8.0 42	5 IX	vhdl	19 neo43	) to Y	ves N	++	28K	32K Y	00	16	2015 20		https://github.com	website has detailed resource untiliza	
neo430	https://openco		Stephan Nolting	MSP430			James chang			6			14.7		8.0 17	9 IX	Y vhdl	19 neo43	) te Y	ves N	+	28K	32K Y		16	2015 20		https://github.com	edit neo430 sysconfig.vhd to set opt	
neo430	https://openco		Stephan Nolting	MSP430			Stephan Nol	ti 626		6			14.7		8.0 15			19 neo43				28K			16	2015 20	021	https://github.cor	website has detailed resource unt	
riscv_neorv32	https://github.	stable	Stephan Nolting	risc-v	32 32	cyclone-I	Stephartl fpg	848		4	11	1 ##	q19.1	1.00	4.0 32	.7 AL	Y vhdl					4G	4G Y		32	2020 20	021	https://opencores	very well documented, customiza	many perpherals, LUT counts for all variat
storm_core	https://openco		Stephan Nolting	ARM7	32 32		James Brake			6 3	17	9 ##	14.7	1.00	1.0 77		vhdl	16 core	Υ	yes N		4G	4G Y		32 8	2011 20	014		Storm Core (ARM7 compatible)	I & D caches not compiled
storm_soc	https://openco		Stephan Nolting		32 32		James Brake			6 3			14.7		1.0 45		Y vhdl	40 storm	tor Y	yes N		4G	4G Y		32 8	2012 20			STORM SoC	cache & no peripherals
apple2fpga	http://www.cs		Stephen A Edwards	6502	8 8	zu-3e	James vivade			6			v21.1		4.0 13		Y vhdl	19 de2_to	p Y	yes N	Υ	64K	64K Y			2007 20			emulation of Apple II computer	replaced Altera PLL with stub
apple2fpga	http://www.cs.		Stephen A Edwards				James uncor			6			14.7		4.0 9	.2 IX	Y vhdl	19 de2_to	p Y	yes N	Υ	64K	64K Y			2007 20	022			replaced Altera PLL with stub
raptor16	www.spacewir		Steve Haywood Steve Rhoads	CISC			James Brake			6			14.7		2.7 280 1.0 39		vhdl vhdl	1 raptor 22 plasma		yes N	N	64K 4G	64K N	+	32	2004	24.6			no multiply, 8 adr modes
plasma	nttps://openco			1802	32 32 8 8					6												4G 64K		52	16		116	nttp://piasmacpu.	wide outside use, opencores page ha	
1802-pico-basi	https://github.	com/stovo	Steve Teal	accum	16 16	zu-3e	James area o		130	c .	2 42	/ ##	V21.1	0.33 1	2.0 47	.O LA	vhdl Y vhdl	9 misc f		yes N	+	CAV.	CAV N	10	10	2016 20	221	nttps://wiki.forth-	VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, Interrupts & DMA not imple
misc16	https://github.	com/Steve		accum	16 16		James Brake		78	6	50	0 ##	v21.2	0.22	1.0 558	4 X		1 misc_i		yes N	+	64K	64K N	10		20	121	https://github.com	16-bit minimal CPU, has a single instr	8.0
mx65	https://github	com/Steve	Steve Teal	6502	8 8	zu-3e	James Brake		148	6		0 ##			4.0 63			5 apple1		yes N		64K		10	_	2022 20		nttps://github.com	cycle accurate, passes Klaus Dormani	
pumpkin	https://github	com/Steve	Steve Teal	accum	16 16		James Brake	f 166	_	6			v21.2		2.0 126			e e e e e e e		asm N		4K		14	-	2022 20			scalable, 16-bit, 16 instruction soft CF	
pumpkin	https://github.	com/Steve	Steve Teal	accum			James Brake			6			v21.2		2.0 656			6 myco		asm N		4K		14		20			scalable, 16-bit, 16 instruction soft CF	
processor-core	https://github.		Steven Hua	RISC						$\top$						1	vhdl	1,77	Y			4G	4G	16	32	2018 20	018		clean, simple, prob classwork	Quartus proj, basic RISC instructions
avr_hp	https://openco	stable	Strauch Tobias	AVR	8 16	kintex-7-3	James 2 slot	1554		6	22	3 ##	14.7	0.33	1.0 47	.4 X	vhdl	10 avr_co	re_on	yes N	Ħ	64K	128K Y	72	32	2010 20	012		hyper pipelined (eg barrel) AVR	
or1200_hp	https://openco	r stable	Strauch Tobias	OpenRISC		virtex-5	Strauc 3 slot			6	18	5 ##			1.0 33		verilog	39 or1200	_ic Y	yes Y	М	4G	4G Y		32	2010 20			3 slot barrel version of OR1200	numbers from published paper
lc-3	https://github.		Sudhanshu Gupta	RISC	16 16	i											vhdl			asm N		64K		16	8	20			from book: 978-0072467505 by Patt 8	
artemis	https://github.		Sudharshan Sundaram	RISC	16 16		James incom			$\Box$			v21.1		1.0	1				asm N				18	8	2018 20		https://www.yout	simple, educational uP with decent vi	vivado project
cqpic	http://www00	stable	Sumio Morioka	PIC16	8 14	arria-2	James ROM						q13.1		1.0	11		5 CQPIC		yes N				1		1999 20			LPM macros	
c-nit	http://www.c-i	stable		RISC AVR	16 16 8 16		James xilinx			4	3 10		14.7 v21.1		2.0 44. 1.0	.5 X	verilog	6 soc		asm N			64K Y	22	15	2003 20	004		RISC with several load/store modes	
avr-cpu iane nn	https://github.	stable	Sung Hoon Choi Suresh Devanathan	RISC	8 16	zu-3e	James vhdl 2 James Brake		e	6	17	8 ##			1.0 81	4 X	vhdl	3 Proces	u Y	yes N	+	64K	128K Y	27	16	2002	J19		neural network microprocessor, spec	inlined registers
mano_machine	https://github		Susam Pal	accum	16 16		James needs			6	1/		14.7		2.0	.4 ^		5 micror		N.	+	4K	AV N	25	10	2002	216	https://op.wikipo		for XC9572 CPLD, large # of latches
mvrisc1	https://github.			RISC	8 8		James needs	3 304		0					1.0	+-		5 microp				256		16	4		016	https://en.wikipe		AKA Mano Machine, LPM macros
riscv_rsd			Susumu Mashimo	risc-v	32 32		Susumu Mas	28166		6	9	10			1.0 3.	2	system ve		v	yes N					32	2003 21	120	ittps://en.wikipei	RISC-V out-of-order superscalar proce	
ARC	https://www.s		Synopsys	ARC		porprieta		20100		<u> </u>					1.0		proprieta			yes		4G		+	32	-	220	https://www.svno	several families each with options	for ASIC use. FPGA versions avail
eight_bit_uc	.,,,		Synplicity	RISC	8 12	kintex-7-3	James signal	l/variable	mixup	6			14.7	0.67	1.0	1	vhdl				$\dagger \dagger$		2K Y		32	2000 20	000	-,-,-	part of Amplify documentation	
riscv_scr1	https://github.	untested	Syntacore	risc-v	32 32	arria-2	James Brake	field		Α		##	q18.0				system v	47 scr1_t	p_Y	yes N					32	2017 20	018	http://syntacore.o	<u>com</u>	
riscv_scr1	https://github.	untested	.,	risc-v		!				$\perp$							system v								32	2017 20	_	http://syntacore.o	com	
pdp2011	http://pdp2011		Sytse van Slooten	PDP11	16 16	kintex-7-3	James Brake			6 1	20		14.7		2.0 13	.6 IX		3 cpu	Y	yes Y	N	64K	64K	70 13	8	2008 20	019	http://pdp2011.sy		complete impl including orig IO devices
prawn	h//		Tadatoshi Ishii	accum	8 8	operen	James missir			6 6			14.7 14.7		3.0 1.0	IV		2 prawn		yes N					32 5	1992 2005 20	200		reduced version of parwan from VHD derived from, but independent of pla	DL: Analysis and Modeling of Digital Systems, 19
yacc mist1032	https://github	errors	Tak Sugawara Takahiro Ito	RISC	32 32					A	_		q18.0		1.0	- 1/	verilog verilog	87 mist10		yes iv		4G			64	2003 20			mist32 uP: out of order version	missing cache ram 16entry 512bit.v
mist1032	https://github.		Takahiro Ito	RISC			James altera			A 4	125 9		q18.0		1.0 9	1	system v					46			64	-	014		mist32 uP: embedded version	Initiating cache_rain_toencry_512bit.v
mist1032	https://github.		Takahiro Ito	RISC	32 32	cyclone-1	James altera	33251		4 4			q18.0			.0	verilog	.00 mist10			Ħ	4G	4G Y		64	20			mist32 uP: inorder version	high pin count
mblite	https://openco		Tamar Kranenburg		32 32		James Brake			6			14.7		1.0 240	.9 IX		18 core_v		yes N	T	4G	4G Y	86	32	2009 20	017			moved everything to work library
riscv_wolv-z7	https://github.	com/taner	Taner Öksüz	risc-v	32 32	!										AX	system v	46 cpu	Y	yes Y		4G			32	20		https://github.cor	SP & DP fltg-pt in VHDL & Sys Verilog	branch target address cache with bimodal brai
forth_kf532	https://github.	stable	Tarasov Ilia	forth	32 6		James no *.o	1719		6 4		2 ##			1.0 100			1 kf532	N	N	Υ	1K				2013 20			no trace of source code on web	
mcl51	http://www.mi		Ted Fried		8 8		Ted Fried	312		6	2 18	2			8.0 23		verilog		TO Y	yes N	N	64K	64K Y			2016 20		https://github.cor	micro-coded	
mcl65	http://www.mi	stable	Ted Fried	6502	8 8	atrix-7-3		252		6			14.7		4.0 64	.2 X	verilog	1 mcl65	Υ	yes N	N	64K	64K Y			2017 20		https://github.cor	microcoded, cycle exact	excellent micro-coding LUT counts
mcl65	http://www.mi		Ted Fried	6502	8 8		James insert			6			14.7		4.0 49	.6 X	verilog	1 mcl65	Y	yes N	N	64K	64K Y	+		2017 20				excellent micro-coding LUT counts
mcl86 xtensa	nttps://gitnub.		Ted Fried tensilica/cadence	RISC	16 8		Ted Fried	308		6	4 18	iU	-	0.67 2	0.0 19	.ь х	verilog		Y	yes N		4G		+++	32 5.7	2016 20	J21		microcoded, meets original 8088 tim	
openc .	https://github	com/T-bes	T-Head Semiconductor	risc-v	32 32	2 proprieta	у	1	-	++	-	+	+	-		+	proprieta	y	V	yes N		4G		++	32 5,7	2/	721	https://www.cov		ASIC usage, TIE tool generates RTL & software 906-and-c910, docs in Chinese, many many large
cowgirl	https://openco	r errors				kintex-7-3	James incom	nplete sou	rce cod	6		+	14.7	0.67	1.0	+		14 cowgir		7 C3 IN	+		64K	+	8	2006 20	009		incomplete source code	200 data 6520, does in crimese, many many liding
j1vh	https://github.		Theo Hussey		32 16			1		$\dashv$		$\top$			1	T	211101	5 j1vh		forth N	Ħ	_		20			019		VHDL clone of J1 forth CPU	altera block RAM
lion	https://github.	com/lliont/	Theodoulos Liontakis	RISC	16											- 1	Y vhdl	7 lionsys	ten Y	yes N	$\Box$	64K	64K Y		8	2015 20	019	https://hackaday.	custom gaming CPU, mem segments	
lion	https://github.	com/lliont/	Theodoulos Liontakis	RISC	16	1				П							Y vhdl	7 lionsys	ten Y	yes N		64K	64K Y		8	2015 20		http://users.sch.g	custom gaming CPU, mem segments	new directory, same RTL, Mister project
lion	https://github.	com/lliont/	Theodoulos Liontakis	RISC	32					$\Box$		$\bot$ $\Box$					Y vhdl	7 lionsys	ten Y	yes N		1M	1M Y	$\Box$	8	2015 20	_	http://users.sch.g	custom gaming CPU, Altera BDF files	new 32-bit version, Mister project
p-vex			Thijs van As	VLIW	32 ##		James bypas			6			14.7		1.0 140		vhdl	26 system	Y	yes N	Ш	25.5	414	73	32 4	2005 20		http://www.vliw.o	1, 2 or 4 issue VLIW, uses HP VEX too	probable degeneracy, LUT RAM for program m
free_risc8			Thomas Coonan	PIC16	8 14 9 8		James Brake			6			14.7		1.0 132		verilog		Y	yes N		256		+	2.4	2002 20		nττps://web.archi	ve.org/web/20120309123835/http://v	www.mindspring.com/~tcoonan/index.html
eric5	https://www.en		Thomas Entner Thomas Hornschuh	forth risc-v	32 32	-,	entner-elect			4 opt	1 6	i0 ##	14.7		1.0 229	.1	proprieta			wor		512 4G		++	32	2005 20	011	http://bonfirecou	25 MIPS: ERIC5xs, ERIC5Q vivado project, based on lxp32	comingled lyp23 & RICCu poorly or
riscv_bonfire pet_fpga	https://github.	stable	Thomas Hornschun Thomas Skibo	6502	8 9	kintex-7	James Brake		<del>                                     </del>	6	24	2 ##			4.0 19	0 Y		1 cpu65	_u 1	yes N				++	34		)18 )11	nttp://bonfirecpu https://github.cor	for Commodore PET	comingled lxp32 & RISCv; poorly organized gith
aquarius	https://onenco	r stable	Thorn Aitch	SuperH-2	32 16		James vivad		1384	6 2			v21.1		1.0 41				I	yes N	I'V	4G	4G V	+++	_	2007 20		tropo // Bitter	clone of Hitachi SH-2	project seems to have stalled
aquarius	https://onenco	r stable		SuperH-2			James Brake			6 2			14.7		1.0 23			21 top	v	yes N	H	4G	4G Y	1 1 1	-	2003 20	_		clone of Hitachi SH-2	project seems to have stalled
mcpu	https://openco		Tim Boscke		8 8		James Brake			6			14.7		1.0 749		vhdl	1 tb02cp	u2 Y	asm N	$\Box$	64	64 Y	4		2007 20			MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst
yafc	https://github.	alpha	Tim Wawrzynczak	forth	16		James Brake	f 617		6		7 ##			1.0 268		vhdl	20 cpu		asm N				26		20				influenced by J1, F16 & C18
basic-simd-up	https://github.	com/zslwy	Tingyuan Liang		16 18												verilog	5 cputor	Y			1K		47	8	2018 20				compiled via Cadence to ASIC layout
tg68	https://openco	r stable	Tobias Gubener				James Brake			6	4	4 ##			4.0 3	_	vhdl	2 TG68_	fast Y					$\Box$	16	2007 20			TG68 - execute 68000 Code	for use with Minimig
tg68kc	https://openco	r stable		68000	16 16	kintex-7-3	James Brake	field		ш		ш	[	0.67	4.0	Х			ocC Y	yes N	N	4G	4G Y	$\sqcup \sqcup$	16	2013 20	021	· · · · · · · · · · · · · · · · · · ·	68020 ISA (68000, 68010 & 68020 cho	
cortex_m3	http://www.clo	proprietar		ARM	32 16		<u> </u>			$\perp$		_		0.00	4.0		proprieta		1.		1,1	25.5	414	+	16	2013		cortex M3 data sh	claims to be mature	various academic papers, several projects
pic_coonan	https://		Tom Coonan				James Brake			6			14.7		1.0 166		verilog		Y	yes N	Y	256	4K Y	+	$\perp$	1999	200	hanne Harris	averalle at LITANI de	risc8 by Tom Coonan also a PIC uP
risc8 rtx2000	http://web.ar	stable asic	Tom Coonan Tom Hand	PIC16 forth	8 12 16 16		James Brake	f 355	+	6	15	4 ##	14./	U.33	2.0 71	.э Х	verilog		Y	yes N	Y	256	2K Y	+	+	1999 1	999	nttps://github.cor	excellent HTML doc Harris Corp., FPGA version at MPEfor	directory contains derivative design by anothe
cf ssp	https://onepco		Tom Hand Tom Hawkins	rortn ?	10 19	1	<del>                                     </del>	1	-	++	-	+	+	-		+	confluenc		Y	N	H		-	++	_	2003 20	200			CF State Space Processor
riscv urv-core	https://githuh.		Tomasz Włostowski		32 32	kintex-7-3	James missir	ng files	<del>   </del>	+	-	##	14.7	1.00	1.0	+	verilog	_		yes N		4G	4G Y		32	2015 20			The second countries of the se	a. alate space i rocessor
fpgammix	https://githuh	stable	Tommy Thorn	MMIX	64 32					A 8	10 9	$\overline{}$			4.0 3.	.0 I		3 core	Ý	yes Y	γ	160	16Q Y	-	288	2006 20		https://en.wikipe	clone of Knuth's MMIX	micro-coded
yari	https://github.	stable	Tommy Thorn	MIPS	32 32		James Brake			6	15 18	9 ##	14.7	1.00	1.0 52	.3 X		8 top	T	~   ·	Ħ	2M	2M		32	2004 20			subset of MIPS R3000	
yarvi	https://github.		Tommy Thorn	risc-v			James Brake				17 12	2 ##	14.7	1.00	2.0 28	.3 X	verilog	3 yarvi_s	ос Ү	yes N	N	4G	4G		32 3	20	016		no multiply or divide	simple implementation of RISC-V
yarvi	https://github.		Tommy Thorn			cyclone-V				6	10			1.00	1.0	IL	verilog	10 yarvi_s	ос Ү	yes N	N	4G	4G		32 8	2016 20	022		rewritten for perfomance	
dalton 8051	www.cs.ucr.ed	<u>u</u> stable	Tony Givargis	8051	8 8	kintex-7-3	James Brake	f 2725		6 1	1 10	15 ##	14.7	0.33	1.0 12	7 X	vhdl	7 i8051_	all Y	yes N	N	64K	64K Y			1999 20	003		ASIC	

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	S blk	F max	g tool	MIPS /inst	clks/ inst	KIPS /LUT	ven os	src #si	top file	당 chai	fltg -	max dat	max byt		# PII	start year i		secondary web	note worthy	comments
i8051		stable	Tony Givargis	8051	8 8	kintex-7-3	James Brakef	2690	6	1 1	105	## 14.7	7 0.33	4.0	3.2	Х	vhdl 9	i8051_all	Y yes	N	64K	64K Y			1999	1999		author has book & course	Embedded System Design: A Unified Hardware
sayuri_cpu	http://www.mc	stable	Toyoaki Sagawa	RISC	32 32	kintex-7-3	James Brakef	1604	6		208	## 14.7	7 1.00	1.0	129.9			3 cpu01			Y 4G			32	2000 2	2000			high number of DFF
risc8softcore hd63701	https://github.c		Trammell Hudson	AVR			James Brakef	1412	-	1 3	21	## 14.7	7 0 22	4.0	1.8	х	verilog 6	risc8-soc	Y yes	N	Y 64K	64K Y			2020 2	2020		mostly compatible with the AVR instr Used in Atari game console, 6801 clo	
780control	https://openco		Tsuyoshi Hasegawa Tyler Pohl		8 8		James Braker		6		_	## 14.7		-	_	XY		5 top_de1							2014	2012			interfaces to DRAM, based on T80 core
riscv_boom	https://github.		UC Berkeley		32 32	!	James Braker	1405			103		0.55	3.0	14.0		scala	J top_uc1	Y yes			4G Y	45	32	2010	LUIL	https://boom-core	Berkeley Out-of-Order RISC-V Process	
riscv_sodor	https://github.c		UC Berkeley	risc-v	32 32	!											scala		Y yes	N	4G	4G Y		32				1, 2, 3 and 5 stage pipe versions	
riscv_zscale	https://github.c		UC Berkeley	risc-v		!											scala		Y yes		4G	4G Y		32	2015			not maintained & not conformant	
vscale	https://github.c	stable	UC Berkeley		32 32		James Brakef	3072	6	19 16		## 14.7			41.2 8.2		verilog 2			N			200	32 24	2016		httn://cnu-ns32k r	risc-v RV32IM vscale processor, depre	
m32632 68hc05	https://opencol		Udo Moeller Ulrich Riedel	N32032			James Brakef James vivado		117 6	10 10		## 14.7						8 example 6805	y yes	N	Y 4G	4G Y	200	24	2009 2		nttp://cpu-ns32k.r	<u>net/</u>	21.97 VAX Mips at 50MHz (Cyclone IV) 68c05 & 68c08 very different Fmax
68hc05	https://openco		Ulrich Riedel		8 8		James Brakef		6			## 14.7				X		6805	ves	N	N 64K	64K Y			2007				oocos & oocos very different fillax
68hc08	https://openco	r stable	Ulrich Riedel	6808	8 8	zu-3e	James vivado	1875	128 6		164	## v21.1	1 0.33	4.0				x68ur08		N					2007	2009			68c05 & 68c08 very different Fmax
68hc08	https://openco		Ulrich Riedel		8 8		James Brakef		6			## 14.7	0.00			Х		x68ur08	yes	N					2007				
tiny64	https://openco		Ulrich Riedel				James Brakef		6		189	## 14.7			107.9	Х		tinyx	1		64K		14	8	2004			data size from 32 to 64 bits	micro-coded sub-ops
tiny8	https://openco		Ulrich Riedel	accum OpenRISC	8 8				M A		100	## q18.0			76.0		ahdl	C - H 22				64K Y		256	2002			Altera megafunctions	The construction
altor32 altor32 lite	https://opencol		Ultra Embedded Ultra Embedded	OpenRISC			James Brakef James Brakef		6			## 14.7				ILX ILX		altor32 altor32	Y yes					-	2012 2		https://openrisc.ic	simplified OpenRISC 1000 simplified OpenRISC 1000, no pipeline	xilinx S3 primitives
riscv_biriscv	https://openco		Ultra Embedded		32 32	KIIICCX-7-C	James Braker	1320	- 1		230	## 14.7	1.00	2.0	01.5		verilog	aitoraz	Y yes		4G			32	2012	2021	https://github.com	dual issue	also single issue version
riscv_uriscv	https://github.c	com/ultrae	ultra_embedded	risc-v	32 32								1.00	2.0			verilog 7	riscv_cor				4G Y		32		2021	https://opencores	Simple, small, multi-cycle 32-bit RISC-	V CPU implementation
hpc-16	https://openco		Umair Siddiqui		16 16		James Brakef	871	6			## 14.7					vhdl 2	) cpu	Y asm	N				16	2005				·
sweet32	https://openco		Valentin Angelovski	_			James Brakef			1		## 14.7				х в		Sweet32						16	2014			targets MACHXO2, no RAM	
sweet32	https://openco		Valentin Angelovski		32 16		James Brakef	1797 1177	_	1 2		## 14.7				X Y		Sweet32						16	2014			targets MACHXO2, DDR RAM	clock divider to Sweet32_v1_core
sweet32 v65c816	https://opencol		Valentin Angelovski Valerio Venturi		32 16 8 8		James Brakef Valerio Ventu	1693	4	1	25	## 14.7	0.33		98.8 1.6	X B		Sweet32 5 v6502					26	16	2014 2		https://opencoror	targets MACHXO2, no RAM 6502 with extras: 16-bit stack pointer	https://www.youtube.com/watch?v=K3jH-
v65c816			Valerio Venturi		8 8	-,		10,53	4		25		0.33		1.0	1		9 v65c816						$\vdash$	2011				https://www.youtube.com/watch?v=K3jH-
fpag4_risc16_1	http://www.fpr		Van Loi Le	RISC	16 16		James degen	erate desi	ign 6			## 14.7	7 0.66					5 Risc_16_		N	Y 64K	64K	13 4	16	2017			similar to mips16_16_1cycl	incomplete Risc_16_bit module
fpga4_8bit_up	http://www.fpr		Van Loi Le		8 8		James Brakef		6			## 14.7			85.3	-	vhdl 9	compute	rome				10	2	2016		book: LaMeres Int		16 input & 16 output ports fill out 256 byte adr
fpga4_mips_5p	http://www.fpg		Van Loi Le				James degen				_	## 14.7		-			verilog		Y yes						2017			educational, full pipelined MIPS	incomplete
fpga4_mips16_			Van Loi Le Van Loi Le		16 16 16 16		James Brakef James Brakef		6			## 14.7			363.1 405.0		verilog 8	mips_16		N		65K	13	8	2017 2			educational, no block RAM inferred educational, no block RAM inferred	same prog & data mem and alu as mips16_16
fpga4_mips16_ fpga4_up8_12	http://www.fpg		Van Loi Le		8 12		James degen					## 14.7			405.0		verilog 7			N	JOSK	NCO .	0	۰	2017			educational, no block RAM interred	actual prog sz=16, actual data mem sz=256 incomplete
single_cyc_mip	https://www.fp	CITOIS			16 16	i kiiitex-7-5	James degen	lerate desi	igii 0			## 14.	0.55	1.0			verilog 2	1111010001			64K	64K			2010	2010	https://www.fpga	4student.com/p/verilog-project.html	meompiete
complete_8bit	https://www.q		Van-Lei Le		8 8	kintex-7-3	James modifi	208	6	1	260	## 14.7	7 0.33	3.0	137.5		vhdl 6	compute	r N	N	96	128 Y			2016		.,,	,,,,	memory_unit uses block RAM, IO ports pruned
riscv_briscv	https://ascslab.				32 32	!													Y yes	Υ	4G	4G Y	45	32	2018	2020	https://opencores		Boston Un. Course work
riscv_orca	https://github.c		VectorBlox	risc-v	_		vectorblox	1082	A			## 14.7	0.00			-	vhdl 1		Y yes	N	4G	4G Y		32	2016			*, /, fltg-pt all optional	RV32IM
mxp	http://vectorblo	o stable	VectorBlox Computing Vedant Raval		8 32 32	zynq45-7	vectorblox	39856	6	64 81	1/5	## v17.2	2 1.00	0.1	35.1		proprietary vhdl 3:		Y yes	NI.	40	4G Y	80	16	2012	2017	http://www.ece.u	MXP Matrix Processor is a scalable so Single-cycle & multi-cycle ARM uP	LUT count for 8 lanes with custom inst constraint files for Basys3
complete-arm- cpu basic	https://github.c	com/vhdlf/	vhdlf	x86	8 8	cyclone-4	vhdlf	3558		4							vhdl 7	top	y yes	N			26	16		2021			readme has screen shots, very readable RTL
qrisc32	https://opencor		Viacheslav				James Brakef		A	4	144	## q13.1	1 1.00	1.0	46.9	-		qrisc32							2010	2011		grisc32 wishbone compatible risc cor	
single-cyc-cpu	https://github.c		Victor A Pajaro		32 32												vhdl 3		ajaro_sin	gl N	4G	4G Y		32		2019		nice schematic and clear description,	course work
r8-core	https://github.c	com/vctro	Victor O. Costa		16 16	i											vhdl 1		Y asm	N		64K N	35	16		2019		university project, doc in portuguese	expanded R8 ISA
mips_sc_rubio	http://www.ec		Victor P. Rubio		32 32	_											vhdl	mips_sc	Y yes			4G			2004			MIPS RISC Processor for Comp Arch E	
tisc	https://openco		Vincent Crabtree		8 8		James Brakef	195	6	$\perp \perp$	87	## 14.7	7 0.33	1.0	147.1	х				N		1K Y		2	2009			Tiny Instruction Set Computer	minimal accumulator machine
mark_ii whitebeard	https://github.c		Vladislav Mlejnecký		32 32					+-	$\vdash$		+			I Y		mark_ii	Y yes					16	2017			system on chip written in VHDL	custom PCB with MAX10
ztapchip	https://github.c	com/Mega	Vuk Đorđević Vuony Nguyen		8 16		3			$\vdash$		-10.0	1.00	1.0		IX Y		cpu 3 ztachip	+	N	64K	64K Y	20 2	8	2022 2			simple risc, shift ops, schematic captu vexriscy uP. AXI crossbar	ISA doc only on github web page Intel & Xilinx support, runs tensor flow
ztapchip	https://github.c		Vuony Nguyen		32 32		James Brakef	31331	Δ	43 578	100	## q18.0			3.2	I Y		3 ztachip	+		+				2015			multi-core with MIPS master	files no longer available, was under developme
w11	https://openco		Walter Mueller				James Brakef			1 1		## 14.7				X Y		8 pdp11_c	Y ves	N	N 4M	4M Y	70 13	8	2010		https://github.com	Boots UNIX, has MMU & cache, retro	
legv8	https://github.c		Warren Seto	AA64	64 32	kintex-7-3	James Brakef	field	6			## 14.7					verilog 2	arm_cpu	Y yes	N	4G	4G Y	10	32	2018			coursework, limited ISA, 3 versions	single cycle, inst: LDUR, STUR, ADD, SUB, ORR,
legv8	https://github.c		Warren Seto	AA64	0. 0.		James Brakef		6	2		## 14.7			210.5			arm_cpu	Y yes	N	4G	4G Y	10	32	2018	2019		coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A
legv8	https://github.c		Warren Seto	AA64	64 32			884	6	2		## 14.7				X B		arm_cpu	Y yes	N			10	32	2018	2019		coursework, limited ISA, 3 versions	inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, B
ucode_cpu verilogboy	http://minnie.tu	0100.0	Warren Toomey Wenting Zhang				James 4K LU			1 1		## 14.7				1	verilog 3	6 cpu	Y yes	N				16	2012	2015	haan.//nishh.nn	Game Boy in Verilog, both CPU (SM8)	originally schematic based (Logisim)
verilogboy	https://hackada		Wenting Zhang				James vivado		1601 6			## V21.1					verilog 2		Y yes							2019	https://github.com		also https://github.com/neildryan/GBA
opa	https://github.	stable	Wesley W. Terpstra		32 32		Wesle larges		A		125	q15.0			29.3		vhdl	2 1007	1 1/03					32	2013		reps.//gierros.com	An Out-of-Order Superscalar Soft CPU	
riscv_swerv	https://github.c		Western Digital			ZCU102	Weste high L	30128		4 62			1.00				system veri		Y yes			4G Y		32	2019	2020	https://blog.weste	9 stage pipe, dual issue	risc-v SoC for fpga, riscv_swerv_eh1_fpga now
ucore	https://openco		Whitewill		32 32		James Brakef		6			## 14.7					verilog 2		Y yes	N	4G	4G Y		32	2005			MMU & caches	
socz80 cosmacELF	http://sowerbu		Will Sowerbutts Winston Lowe	Z80 1802	8 8		James constr	2568	6	15	93	## 14.7	0.33					top_leve					100	16	2013	2014	https://baskad	based on Daniel Wallner's T80, for Pa AKA COSMAC ELF of 1976	pillio Pro board instructions on using Scala
16bitcpu			Winston Lowe Winston Van		16 16		+	$\vdash$	-+	+	$\vdash$	-	0.55	1.0					Y asm			1K N		10		2020	nccps.//ndckdudy.l	Custom 16 bit CPU and datapath in V	
suska-III	http://www.ex		Wolfgang Forster		16 16		James Brakef	7388	А	$\vdash$	55	## q13.1	1 0.67	4.0	1.3	1		1 wf68k00i						16	2003			for use as an Atari ST	
lemberg	https://github.c	stable	Wolfgang Puffitsch	VLIW	32 32	cyclone-4	James Brakef			25 54	43	## q13.1	1 1.00	1.0		1	vhdl 5	7 core	Y yes	Υ	4G	2M Y			2011		http://www2.imm	upto 4 inst/clock	LPM mem & floating point
marca			Wolfgang Puffitsch				James Brakef			22		## q13.1	1 0.67	6.0	10.0		vhdl 4		+	N		16K		16	2007				clks/inst is approx
hack	https://github.c				16 16	i	Wu Hanot co	267	4	4	+	_	1	$\vdash$				2 hack	Υ	N			+	2		2020	https://www.nang		book: Elements of Computing Systems
ben_eater_up or1k soc		com/JetSta	XarkLabs Xianfeng Zeng	accum OpenRISC	8 8	arria-2	James syntax	errors	6	$\vdash$	$\vdash$	## a18.0	1 00	1.0			vhdl 33 verilog 19				256	4G Y	++	32	2015 2	2019	https://eater.net/	Ben Eater's 8-bit breadboard comput SoC using OpenRISC 1200	er huge tar file
microblaze	https://www.xi			uBlaze	32 32	virtex ultr		563	6		682			1.0	1248		proprietary		Y yes				86		3 2002	-010	https://en.wikiner	MicroBlaze MCS, smallest configurati	70 configuration options, MMU optional
microblaze		proprietar		uBlaze				546	6	1	320			1.0			proprietary		Y yes				86		3 2002				70 configuration options, MMU optional
aizup/aizup_m	instruct1.cit.cor		Yamin Li, Wanming Ch	11150	8 16	arria-2	James Brakef	121	A			## q13.1					vhdl 1	. cpu		N	N 64K	64K	16	4	1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
aizup/aizup_ov	instruct1.cit.cor		Yamin Li, Wanming Ch		8 16	RITTER 7 S	James Brakef	138	6			## 14.7				IX	vhdl 1	. cpu		N			16	4	1996			used in Cornell EE475 course	MIPS/inst reduced due to few inst
aizup/aizup_pi	instruct1.cit.cor		Yamin Li, Wanming Ch		8 16		James Brakef	198	6			## 14.7				IX	vhdl 1	. cpu		N			16	4	1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst MIPS/inst reduced due to few inst
aizup/aizup_se yasep	https://backad	stable	Yamin Li, Wanming Ch Yann Guidon	RISC	8 16 16 32	kintex-7-3	James Brakef James reduce	136 632	6		0.0	## 14.7		0.0				cpu microYAI					16 51	16	1996	2018 1988	www.voutube.com	JavaScript generated VHDL, revisions	
yasep ygrec8	https://hackada		Yann Guidon		8 16	KIIILEA-7-3	- James reduct	032	- 10	$\vdash$	213	114.	1.00	2.0	170.0		vhdl	IIIICIOTAL	ı asılı				20	8	2005 2		https://hackaday.i		front panel: one button per op-code
latticemico32	http://www.lat	tstable	Yann Siommeau, Mich	LM32			James Brakef	2166		4 30		## q13.3	1 0.80				verilog 2			N	Y 4G	4G Y			2006	2017	https://en.wikiped	optional data & inst caches	Diamond3.10; see lm32 & misoc folders
latticemico32	http://www.lat	stable	Yann Siommeau, Mich		32 32		Lattice Semic	2370		4 30			0.80		38.8	LX	verilog 2	4 lm32_cp	y Y yes	N	Y 4G	4G Y		32	2006		https://en.wikiped	optional data & inst caches	Diamond3.10; see lm32 & misoc folders
pdp1	https://openco		Yann Vernier				James Brakef		4			## 14.7			5.0		vhdl 1		Y yes	N	N 4K	4K Y	20	4.5	2011		http://pdp-1.comj		uses Minimal UART from opencores
riscmcu mins cou?	https://openco		Yap Zi He Yash Bhutwala	AVR MIPS	8 16 32 32	arria-2	James LPM p	arameter	errors 4	+	$\vdash$	## q18.0	0.33	1.0		1	vhdl 1	v_riscmc	y yes	N		4G Y	92	16 32	2002 2			thesis Pipelined CPU, course project, actual	added 5 inst to AVR
mips-cpu2 multicycle risc	https://github.o		Yash Shutwala Yash Sanjay Bhalgat		16 16	kintex-7-3	James Brakef	1470	6	$\vdash$	212	## 14.7	7 0.67	1.0	97.0		verilog 6	2 risc15	Y yes	N			15	8	2016			multi-cycle IIT-B-RISC15 ISA	design in fibinacci or helloworld developed on Altera, course project
bst-cpu	https://github.c		Yichun Ma				James altera					## 14.7					verilog 6.	sc comp			4G		12	32	2015			learning, pipeline uP	acveraged on Aitera, course project
					1 32	,		,				- 1						120_00.11p		1	<u> </u>				,			O F.F	

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor ter		LUTs ALUT	Dff	mults	blk ram n		ಕ್ಷ tool ver						#src files	top file	ğ ch	oi ai pt	Hav'd	nax r dat i	nax byt nst adr	# inst	adr i	pip e eg lor		last revis	secondary web link	note worthy	comments
bst-cpu	https://github.co	stable	Yichun Ma	RISC	32 3	2 arria-2	James	Brakef	1439		A	2	58 #	## q18.0	1.00	1.0	40.2	_	verilog	26	sc_comp	uter	N		4G	4G			32	2016	2016		learning, single cycle uP	
gaia	https://github.co	m/nyuicl	Yuichi Nishiwaki	RISC	32 3	2												Х	vhdl	31	top	Y yes	Y		4G	4G Y					2015	https://hackaday.	ray-tracing in OCaml, custom CPU, co	many VHDL record types
cpu-16	https://opencore	es.org/pro	Yvo Zoer	RISC	16 1	6									0.67	3.0		_	verilog	5 5	cpu16		N	N (	64K	54K N	32		8	2019	2021		no LUT RAM, uses block RAM	Altera register file
parwan		stable	Zainalabedin Navabi	accum	8 8	kintex-7	-3 James	Brakef	157		5		435 #	## 14.7	0.33	4.0	228.5	Х	verilog	16	par_beh	Y yes	i N	N	4K	4K Y				1999	1997	2nd uP in director	from VHDL: Analysis and Modeling of	AKA cpu8, both vhdl & verilog versions
parwan		stable	Zainalabedin Navabi	accum	8 8	kintex-7	-3 James	Brakef	161	-	5		76 #	## 14.7	0.33	4.0	38.8	Х	vhdl	2	parwan	Y yes	. N	N	4K	4K Y				1995	1997	2nd uP in director	from VHDL: Analysis and Modeling of	AKA cpu8, both vhdl & verilog versions
m2cpu	https://github.co	om/ZakSN	Zakary Nafziger	cisc	8 8	max10	Zakary	y Nafzig	3504	1058	1	56	106 #	## q22.1	0.33	6.0	1.7	_	vhdl	27	m2cpu_	o Y asr	n N		64K	54K Y	75	4	7	2016	2018		micro-coded 8-bitter with 75 instruct	Quartus project files, vga output
w450		errors	Ze Long	CISC	8 8	kintex-7	-3 James	blocking	g & non-	blockin	5		#	## 14.7	0.33	3.0			verilog	3	w450				256	256 Y	8		4	3 2012	2		appears to be class project	3 versions of w450, used latest, patches cause
zet86	https://opencor	alpha	Zeus Marmolejo	x86	16 8	kintex-7	-3 James	Brakef	3642	-	5 1		68 #	## 14.7	0.67	2.0	6.2	Х	verilog	32	fpga_zet	Y yes	N	N	1M	1M Y				2008	2018	https://github.com	equivalent to 80186, boots MS-DOS	Zet The x86 (IA-32) open implementation
sys_180x	https://github.co	om/zpekio	Zoltan Pekic	1802	8 8	:													Y vhdl	65	CDP180)	( Y yes	N		64K I	54K Y	100		16		2020	https://hackaday.i	ucoded 1802 using mcc ucode compi	https://github.com/zpekic/MicroCodeCompile
	https://github.co	om/zpekio	Zoltan Pekic	S2000	4 8	spartan3	3 Zoltan	Pekic	1022	344	1		#	## 14.7	0.16			Х	Y vhdl	26	EMZ100	1/ Y asr	n N	Υ :	128	4K	59				2022	https://hackaday.i	recreation of Iskra EMZ1001 4-bit mid	no block ram? Picture of original chip
sys0800	https://github.co	stable	Zoltan Pekic	TMS0800	4 1	2													vhdl	26	sys0800	Y yes	, N	Υ	12	512				2019	2020	https://hackaday.i	calculator chip, both TI Datamath and	256x52 micro code
sys9080	https://github.co	stable	Zoltan Pekic	8080	8 8	1													vhdl	15	sys9080	Y yes	, N	N (	64K	54K Y				2017	2023	https://opencores	8-bit 8080 CPU based on 29XX bit-slic	e series of devices AMD 1978 51 pge ap note
tinycomputer	https://github.co	om/zpekio	Zoltan Pekic	accum	4 8	spartan3	3 James	Brakef	643	286	1		100 #	## 14.7	0.17	1.0	26.0	Х	/ vhdl	29	tinycom	ou Y	N			256	20		16		2017		4-bit Up via 2901 slice & micro code	no data RAM memory

122 #	usable(beta, st	1	25	100	289	blank	568	#	537	##	13	466 verilog	419
50 "	B" or "X" of lim	1		988	704	a						695 vhdl	382
MIPS/MHz Pro-	ating for data size	2:			85	zu-3e						sys verilog	69
1-bit	0.04	1	.6-bit	0.67	64-bit		2.00					proprietary	34
4-bit	0.17	2	4-bit	0.80	Silicon A	rea equi	valents					scala	13
8-bit	0.33	3	2-bit	1.00	LUTS/DS	P48	16:1					schematic	20
12-bit	0.40	4	8-bit	1.50	LUTS/Blo	ock RAM	32:1						

Under the assumption that the core is capable of one instuction per clock

Column Titles	Details
'A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
'B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
uP all soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
tyle / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
nst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
eporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
olk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
max	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
late	date of compile, place & route; serves to identify source version
ool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
:lks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
(IPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
/endor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC .	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
rc code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing; includes test benches
op file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
ool chain	is there a compiler or assembler provided or available
Itg pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
oyte adrs	is byte addressing provided
f inst	number of unique instructions, conditionals count as one instruction, somewhat subjective
f adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++,indir; (indir), (indir++), (indir), (indexed), abs-short/direct page, scaled
‡ reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
ast revis	last year for revisions or web page updates
secondary web link	secondary web address

non-blank 698 84

asm 147 Web page DMIPS p en.wikipedia.org/wiki/Instructions\_per\_community.freesc\_www.eembc.org/coremark/index.php forth 13 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/Instructions\_per\_second

75	_paper_only
60	educational
25	_weak_start
8	_up_cores
5	in limbo
10	planning
52	simulation
573	main+sim
521	net main
644	total
044	lulai

353	VHDL
399	Verilog
51	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
36	proprietary
13	other
4	Schematics
877	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)