

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst 2	FPGA	repor ter	com ents	LUTs ALUT	Off	LUT? mult	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chai	ftg pt	max dat	max inst	byte adrs	# reg	pip e	start year	last revis	secondary web link	note worthy	comments					
Small soft core uP Inventory ©2022 James Brakefield																																									
Opencore and other soft core processors																																									
ibm360-30	https://github.com/ibm201410		Lawrence Wilkinson		360	8	16	zu-3e	James	errors						##	v21.1	1.00	20.0		X	vhdl	72	ibm2030	Y	yes	N	24M	24M	Y	160	16	2012	2021	https://www.liv	gate level clone, emulation only?	original 4Kx55 microcode, 8K RAM				
1410	https://github.com/cube3		Jay Jaeger		1401	6	6x									##	v21.1	0.33	12.0	47.6	LX	vhdl	700	pico_basi	Y	yes	N	16K	16K	Y	52	16	2019	2022	https://www.com	superst of IBM1401, gate level vhd	was student at UW				
1802-pico-basi	https://github.c	beta	Steve Teal		1802	8	8	zu-3e	James	area o	247	136	6			2	427	##	v21.1	0.33	12.0			vhdl	6	pico_basi	Y	yes	N	64K	64K	Y	52	16	2016	2016	https://wiki.forth	VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, Interrupts & DMA not imple		
1802-50c	https://github.c	no RTL	Scott Baker		1802	8	8																Y	vhdl			Y	yes	N	64K	64K	Y	52	16	2016	2016		1802 CPU + UART + Timer + I/O Ports	no RTL, probably uses 1802-pico-basi		
cosmac	https://github.c	beta	Eric Smith		1802	8	8	kintex-7-3	James Brakef		244		6			270	##	14.7	0.33	1.0	365.5	X	X	vhdl	1	cosmac	Y	asm	N	64K	64K	Y	100	16	2009	2020		AKA COSMAC ELF of 1976	Fmax is for bare core, runs CamelForth		
cosmac	https://github.c	beta	Eric Smith		1802	8	8	kintex-7-3	James Brakef		598		6			87	##	14.7	0.33	1.0	48.0	X	X	vhdl	14	elf	Y	asm	N	64K	64K	Y	100	16	2009	2020		uses PIXIE graphics core	modified to use block RAM		
cosmacELF	https://hackada	stable	Winston Lowe		1802	8	8																scala	8	toplevel	Y	asm	N	64K	64K	Y	100	16	2020		https://hackada	AKA COSMAC ELF of 1976	instructions on using Scala			
sys_180x	https://github.com/zpek1802		Zoltan Pekic		1802	8	8																Y	vhdl	65	CDP180X	Y	yes	N	64K	64K	Y	100	16	2020		https://github.com/zpek1802	ucoded 1802 using mcs ucode compi	https://github.com/zpek1802		
verilog1802	https://github.c	errors	James Bowman		1802	8	8	kintex-7-3	James Brakef				6				##	14.7	0.33	4.0			verilog	3	cdp1802	Y	yes	N	64K	64K	Y			2015	2017		runs CamelForth	all except RAM in one source file			
mcs-4	https://opencor	alpha	Reece Pollack		4004	4	4	kintex-7-3	James Brakef		228		6			376	##	14.7	0.16	4.0	66.0	X	verilog	7	i4004	Y	yes	N	4K	4K	N			2012	2012		4004 was multi-chip	4004 CPU & MCS-4			
af65k	https://github.c	alpha	Andre Fachat		6502	32	8	kintex-7-3	James Brakef		4424		6			69	##	14.7	1.00	4.0	3.9	X	vhdl	13	gecko65k	Y	N	N						2011	2019	http://www.6502	extended 6502 AKA 65K with 16, 32 or 64 bit data				
af65k	https://github.c	alpha	Andre Fachat		6502	32	8	zu-3e	James vivado		4424		6			69	##	v21.1	1.00	4.0	3.9	X	vhdl	13	gecko65k	Y	N	N						2011	2019	http://www.6502	extended 6502 AKA 65K with 16, 32 or 64 bit data				
ag_6502	https://opencor	beta	Oleg Odintsov		6502	8	8	kintex-7-3	James Brakef		824		6			176	##	14.7	0.33	4.0	17.7	ILX	verilog	2	ag_6502	Y	yes	N	64K	64K	Y			2012	2012		verilog code generation, "phase level accurate"				
ag_6502	https://opencor	beta	Oleg Odintsov		6502	8	8	zu-3e	James vivado		824		6			176	##	v21.1	0.33	4.0	17.7	ILX	verilog	2	ag_6502	Y	yes	N	64K	64K	Y			2012	2012		verilog code generation, "phase level accurate"				
apple2fpga	http://www.cs.c	stable	Stephen A Edwards		6502	8	8	zu-3e	James vivado		1238	706	6			7	195	##	v21.1	0.33	4.0	13.0	IX	Y	vhdl	19	de2_top	Y	yes	N	Y	64K	64K	Y			2007	2022		emulation of Apple II computer	replaced Altera PLL with stub
apple2fpga	http://www.cs.c	stable	Stephen A Edwards		6502	8	8	kintex-7-3	James unco		1417		6			9	159	##	14.7	0.33	4.0	9.2	IX	Y	vhdl	19	de2_top	Y	yes	N	Y	64K	64K	Y			2007	2022		emulation of Apple II computer	replaced Altera PLL with stub
bc6502	http://finitron.c	beta	Robert Finch		6502	8	8	kintex-7-3	James Brakef		619		6			197	##	14.7	0.33	4.0	26.2	X	verilog	18	bc6502	Y	yes	N	64K	64K	Y			2012	2012		bare source				
bc6502	http://finitron.c	beta	Robert Finch		6502	8	8	zu-3e	James vivado		583		6			286	##	v21.1	0.33	4.0	40.4	X	verilog	18	bc6502	Y	yes	N	64K	64K	Y			2012	2012		bare source				
cpu6502_true	https://opencor	stable	Jens Gutschmidt		6502	8	8	kintex-7-3	James Brakef		1678		6			159	##	14.7	0.33	4.0	7.8	X	vhdl	7	r6502_tc	Y	yes	N	64K	64K	Y			2008	2018		cycle accurate				
cpu65C02_true	https://opencor	stable	Jens Gutschmidt		6502	8	8	spartan-6	James latch v		4794		6			47	##	14.7	0.33	4.0	0.8	X	vhdl	8	core	Y	yes	N	64K	64K	Y			2008	2021		cycle accurate				
electronfpga	https://github.c	mature	David Banks		6502	8	8																IX	Y	vhdl			Y	yes	N	64K	64K	Y			2014	2020	https://en.wikipe	Acorn Electron ULA in various FPGAs	uses T65 core	
fpga-64	http://www.syn	stable	Peter Wendrich		6502	8	8	kintex-7-3	James Brakef		2210		6			2	156	##	14.7	0.33	4.0	5.8	X	Y	vhdl	26	fpga64_cd	Y	yes	N	64K	64K	Y			2005	2008		Recreation of Commodore 64	altera top level schematic	
fpga-bbc	https://github.c	untested	Mike Stirling		6502	8	8																vhdl			Y	yes	N	65K	65K				2011	2016	https://www.mik	BBC micro, uses t65 uP	also ZX-spectrum retro project			
free6502	http://web.arch	stable	David Kessner		6502	8	8	kintex-7-3	James Brakef		646		6			193	##	14.7	0.33	4.0	24.6	X	vhdl	5	free6502	Y	yes	N	64K	64K	Y			1999	2000	http://www.spro	microcoded				
ladybug	https://github.c	untested	Arlot Ottens		6502	8	8																verilog			Y	yes	N	64K	64K	Y			2016		http://ladybug.xs4all.nl/arlet/fpga/6502/	targeted to LCMXO2280				
lattice6502	https://opencor	beta	Ian Chapman		6502	8	8	kintex-7-3	James Brakef		4942		6			214	##	14.7	0.33	4.0	3.6	X	vhdl	3	ghdl_proc	Y	yes	N	64K	64K	Y			2010	2010						
m65	www.ip-arch.jp	stable	Naohiko Shimizu		6502	8	8	aria-2	James Brakef		483		A			110	##	q13.1	0.33	4.0	18.8	X	sfi & TD	8	m65cpu	Y	yes	N	4K	4K	Y			2001	2002						
m65C02	https://opencor	mature	Michael Morris		6502	8	8	spartan-6	James Brakef		466		6			118	##	14.7	0.33	4.0	20.8	X	Y	verilog	13	M65C02	Y	yes	N	64K	64K	Y			2013	2020	https://github.c	also a m65C02a version	micro-coded via F9408 soft sequencer		
m65C02a	https://github.com/Morri		Michael Morris		6502	8	8	zu-3e	James portmap mismatch				6				##	v21.1	0.33	4.0			verilog	61	M65C02A	Y	yes	N	64K	64K	Y			2021			enhanced 8/16-bit version of 65C02	PDFs on his figForth for M65C02A			
mc6l5	http://www.mic	stable	Ted Fried		6502	8	8	artix-7-3	Ted Fried		252		6			2	196	##	14.7	0.33	4.0	64.2	X	verilog	1	mc6l5	Y	yes	N	64K	64K	Y			2017	2021	https://github.c	microcoded, cycle exact	excellent micro-coding LUT counts		
mc6l5	http://www.mic	stable	Ted Fried		6502	8	8	kintex-7-3	James insert		326		6			2	196	##	14.7	0.33	4.0	49.6	X	verilog	1	mc6l5	Y	yes	N	64K	64K	Y			2017	2021		microcoded, cycle exact	excellent micro-coding LUT counts		
mega65	https://github.c	untested	Paul Gardner-Stephen		6502	8	8	kintex-7-3	James bash script				6				##	14.7	0.33	2.0		X	Y	vhdl	114	machine	Y	yes	N	64K	64K	Y			2017	2022		Enhanced c65 running in FPGA	seeks high performance		
mega65	https://github.c	untested	Paul Gardner-Stephen		6502	8	8		James missing file				6				##	v20.1	0.33	2.0		X	Y	vhdl	114	nocpu	Y	yes	N	64K	64K	Y			2017	2022		Enhanced c65 running in FPGA	seeks high performance		
minicpu_morri	https://github.com/Morri																																								

_up_all_soft folder	opencores or primary link	status	author	style / clone	data date	inst size	PGA	repor ter	com ents	LUTs ALUT	Off	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool date	fltg chai	fltg chai	max dat	max inst	byte adrs	adr e inst	# reg	pip e reg	start year	last revis	secondary web link	note worthy	comments			
r051	https://github.com	stable	Li Xinbing	8051	8	8	kintex-7	James Brakef	1031		6	1	1	139	##	14.7	0.33	4.0	11.1	X	verilog	2	r051	Y	yes	N	N	64K	64K	Y				2015	2019					
t51	https://github.com	stable	Andreas Voggeneder	8051	8	8	kintex-7	James Brakef	1942		6	1	1	147	##	14.7	0.33	4.0	6.2	IX	vhdl	17	T8032	Y	yes	N	N	64K	64K	Y				2002	2010		8052 & 8032	8032 SoC		
turbo8051	https://opencore.com	beta	Dinesh Ananyaya	8051	8	8	kintex-7	James Brakef	1985		6	1	1	127	##	14.7	0.33	4.0	5.3	IX	verilog	74	oc8051.t	Y	yes	N	N	64K	64K	Y				2011	2016		includes peripherals			
am9080	https://opencore.com	beta	Moshe Shavit	8080	8	8	kintex-7	James Brakef			6				##	14.7	0.33	9.0		X	vhdl	31	cpu	Y	yes	N	N	64K	64K	Y				2017	2018	https://en.wiki.ch	emulation of AM9080 using bit-slice	has VHDL for AMD bit-slice chips		
am9080	https://opencore.com	beta	Moshe Shavit	8080	8	8	kintex-7	James Brakef			6				##	14.7	0.33	9.0		X	vhdl	31	sys9080	Y	yes	N	N	64K	64K	Y				2017	2018	https://en.wiki.ch	emulation of AM9080 using bit-slice	has VHDL for AMD bit-slice chips		
cpu8080	https://opencore.com	stable	Scott Moore	8080	8	8	kintex-7	James Brakef	1179		6			299	##	14.7	0.33	9.0	9.3	X	verilog	1	m8080	Y	yes	N	N	64K	64K	Y				2006	2016		includes VGA display generator, three variants			
ep8080	https://github.com	beta	C.H. Ting	8080	8	8	kintex-7	James Brakef	1276		6			184	##	14.7	0.33	9.0	5.3	X	vhdl	4	ep8080.vhd	Y	yes	N	N	64K	64K	Y				2002	2016		8080 data sheets	initialized Lattice memory blocks - work related to eP16		
light8080	https://opencore.com	stable	Jose Ruiz, Moti Litoch	8080	8	8	kintex-7	James Brakef	154		6	1	247			14.7	0.33	9.0	58.9	IX	verilog	5	l8080c	Y	yes	N	N	64K	64K	Y				2007	2019	https://github.com	targeted to area, includes UART, inter older versions have both VHDL & Verilog			
pm885	https://github.com/PetriM1	untested	PetriM1	8080	8	8														Y	system	28	sys_top	Y	yes	N	N	64K	64K	Y				2021		https://www.you	Czechoslovakian PC using intel 8080 clone, for use in MiSTER			
sys9080	https://github.com	stable	Zoltan Pekic	8080	8	8														Y	vhdl	15	sys9080	Y	yes	N	N	64K	64K	Y				2017	2018	https://opencore.com	8-bit 8080 CPU based on 29XX bit-slice series of devices AMD 1978 51 pge ap note			
vm80a	https://github.com	untested	1801BM1	8080	8	8	cyclone-3			607		4		104							verilog												2014	2018		Two versions of Soviet i8080a reverse engineered from silicon die, 607 4LUTs, 104M				
g185	http://simlab.ed	stable	Alma Miczo	8085	8	8	kintex-7	James Brakef			6					14.7	0.33	4.0		X	vhdl	1	i8085	Y	yes	N	N	64K	64K	Y				1993		http://www.fpga	also a TTL implementation in VHDL			
my8085light	https://github.com/debta	stable	Debtanu Mukherjee	8085	8	8															verilog	7	my8085	Y	yes	N	N	64K	64K	Y	18	8		2020		https://opencore.com	light weight 8085 with 18 inst			
ssppu	https://github.com/redos	redos	redos	8085	8	16														X	Y	vhdl	20	board	asm								2022		https://archive.or	SAP-1 (Simple-As-Possible) architecture	small subset of 8085			
ep994a	https://github.com	stable	Erik Piehl	9900	16	16	kintex-7	James Brakef	1340		6		5	286	##	14.7	0.83	3.0	59.0	X	Y	vhdl	10	ep994a	Y	yes	N	N	64K	64K	Y		16		2016	2019	https://hackaday	Ti 990 emulation	also tms9902 (uart) core by Paul Urbanus?	
ep994a/cy99	https://github.com	stable	Erik Piehl	9900	16	16														L	Y	verilog	29	tms9900	Y	yes	N	N	64K	64K	Y		16		2016	2020	https://hackaday	Ti 990 emulation	also tms9902 (uart) core by Paul Urbanus?	
ao68000	https://opencore.com	beta	Aleksander Osman	68000	16	16	arria-2	James Brakef	3479		A		6	169	##	q13.1	0.67	4.0	8.1	I	Y	verilog	1	ao68000	pr	yes	N	N	4G	4G	Y				2010	2012		uses microcode, instruction prefetch buffer		
aoocs	https://github.com	beta	Aleksander Osman	68000	16	16	cyclone-2	Aleksander O	26227		4	2	65		##	q10.1	0.67	4.0		I	Y	verilog	22	aoOCS	pr	yes	N	N	4G	4G	Y				2010	2011		uses ao68000 core, Amiga chip set	Wishbone Amiga OCS SoC	
aoocs	https://github.com	beta	Aleksander Osman	68000	16	16	kintex-7	James Brakef			6				##	14.7	1.00	1.0		I	Y	verilog	22	aoOCS	pr	yes	N	N	4G	4G	Y				2010	2011		uses ao68000 core, Amiga chip set	Wishbone Amiga OCS SoC	
aoocs	https://github.com	beta	Aleksander Osman	68000	16	16	arria-2	James Brakef	17852		A	2	43	57	##	q18.0	0.67	4.0	0.5	I	Y	verilog	22	aoOCS	pr	yes	N	N	4G	4G	Y				2010	2011		uses ao68000 core, Amiga chip set	Wishbone Amiga OCS SoC	
aoocs	https://github.com	beta	Aleksander Osman	68000	16	16	cyclone-1	James Brakef	26009		4	2	67	45	##	q18.0	0.67	4.0	0.3	I	Y	verilog	22	aoOCS	pr	yes	N	N	4G	4G	Y				2010	2011		uses ao68000 core, Amiga chip set	Wishbone Amiga OCS SoC	
apollo 68080	http://www.apo	proprieta	Gunnar von Boehn	68000	8	16	cyclone-V	Gunnar von Boehn													Y	vhdl			Y	yes	N	N	4G	4G	Y		32		2012	2022	http://www.apo	sells Amiga card, "68080" with 64-bit	claims very fast FPGA versions	
fx68k	http://fx68k.fxa	untested	Jorge Cwik	68000	8	16														Y	system	3	fx68k	Y	yes	N	N	4G	4G	Y		16		2018	2021		Accurate, see http://atari-forum.com/viewtopic.php?f=28&t=34730#p358139			
j68	https://github.com/fredre	stable	Frédéric Requin	68000	16	16	cyclone3	Frédéric Requin	1900		4		9	90			1.00	6.0	7.9		Y	verilog	38	soc_j68	Y	yes	N	N	64K	64K	Y		16		2018			A Size-Optimized Microcoded 68000	Stack based CPU with Forth-like microcode	
j68	https://code.go	stable	Frederic Requin	68000	32	16	stratix-2	Fredel	1900		4		4	180			1.00	6.0	15.8	I	Y	verilog	1	j68	Y	yes	N	N	4G	4G	Y		16		2009	2014		for use with Minimig		
k68	https://opencore.com	alpha	Shawn Tan	68000	16	16	kintex-7	James Brakef	2392		6		24	##		14.7	0.67	4.0	1.7	X	Y	verilog	15	k68_cpu	Y	yes	N	N	4K	4G	Y		16		2003	2009		68K binary compatible	micro-coded on stack machine	
m68k	https://github.com/usoki	untested	Salvador Garcia	68000	32	16															Y	vhdl	13	cpu3017											2018			simplified 68K		
mc68kods	https://sites.go	beta	Olivier De Smet	68000	32	16	kintex-7	James Brakef	4617		6			##		14.7	1.00	8.0		Y	Y	vhdl	10	mc68kods											2011			SoC for HP9816 computer emulation		
rf68000	https://opencore.com	alpha	Robert Finch	68000	32	16	zu5e	James missing IP													Y	system	7	r68000	Y	yes	N	N	4G	4G	Y		16		2008	2022		mc68000 similar core, BCD instructions have variances		
rtf68ksys	https://opencore.com	alpha	Robert Finch	68000	16	16	spartan-3	James Brakef	13639		4	12	17		##		14.7	0.67	4.0		X	Y	verilog	49	rtf68kSys	Y	yes	N	N	4G	4G	Y		16		2011	2013	https://github.com	based on Tobias Gubener's TG68	
suska-III	http://www.exp	beta	Wolfgang Forster	68000	16	16	arria-2	James Brakef	7388		A			55	##	q13.1	0.67	4.0	1.3	I	Y	vhdl	11	wf68k00ip	Y	yes	N	N	4G	4G	Y		16		2003	2013		for use as an Atari ST		
terracersta	https://github.com	beta	Darren Olafson	68000	16	16															Y	verilog	50		Y	yes	N	N	4G	4G	Y		16		2018	2022		FPGA compatible core of Nichibutsu	fx86k & t80 cores	
tg68	https://opencore.com	stable	Tobias Gubener	68000	16	16	kintex-7	James Brakef	2331		6		44	##		14.7	0.67	4.0	3.2	X	Y	vhdl	2	TG68_fast	Y	yes	N	N	4G	4G	Y		16		2007	2012		TG68 - execute 68000 code	for use with Minimig	
tg68kc	https://opencore.com	stable	Tobias Gubener	68000	16	16	kintex-7	James Brakefield												X	Y	vhdl	3	TG68d0cc	Y	yes	N	N	4G	4G	Y		16		2013	2021		68020 ISA (68000, 68010 & 68020 choice)		
v1_coldfire	https://www.silv	proprieta	Xtremex	68000	16	16	cyclone-3	freescala	5000		4			80			0.89	1.0	14.2	I	Y	verilog			Y	yes	N	N	4G	4G	Y		16		2008		https://www.silv	free for Altera	3500 LUTs on Stratix-III	
whitman_68k	https://www.wi	errors	Jack Whitman	68000	32	16	kintex-7	James no top module						##		14.7	0.67	4.0			Y	vhdl			Y	asm			4G	4G	Y		16		2002	2003		university project, 68020 subset	read thesis, code generator for top modules	
cf_ssp	https://github.com	stable	Tom Hawkins	?																	Y	confluence			Y	N	N								2003	2009		confluence to VHDL	CF State Space Processor	
gup	https://opencore.com	stable	Kevin Phillipson	68HC11	8	8	arria-2	James Brakef	925		A	1	1	127	##	q13.1	0.33	4.0	11.3	I	Y	vhdl	25	gator_upr	Y	yes	N	N	64K	64K	Y				2008	2011	https://www.mil	top level is schematic		
hc11core	http://www.gm	stable	Green Mountain Com	68HC11	8	8	kintex-7	James Brakef	2190		6		127	##		14.7	0.33	4.0	4.8	X	Y	vhdl	1	hc11rtf	Y	yes	N	N	64K	64K	N	53	8	2	2000			6811 data sheets	restricted use license, with corrections	
system11	https://opencore.com	alpha	John Kent, David Burn	68HC11	8	8	kintex-7	James Brakef	1218		6		153	##		14.7	0.33	4.0	10.3	X	Y	vhdl	17	cpu11	Y	yes	N	N	64K	64K	Y				2003	2009	http://members.e	known bugs & untested instructions		
legv8	https://github.com	simulation	Warren Seto	AA64	64	32	kintex-7	James Brakefield			6			##		14.7	1.00	1.0		B	Y	verilog	2	arm_cpu	Y	yes	N	N	4G	4G	Y	10	32		2018	2019		coursework, limited ISA, 3 versions	single cycle, inst: LDUR, STUR, ADD, SUB, ORR,	
legv8	https://github.com	stable	Warren Seto	AA64	64	32	kintex-7	James Brakef	731		6	2	1																											

_up_all_soft folder	opencores or primary link	status	author	style / clone	data inst	inst	2	FGPA	repor ter	com ents	LUTs ALUT	Off	LUT?	mults	blk ram	F	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	hsrc files	top file	tool cpu	ftg pt	max dat	max inst	byte adrs	adr inst	# reg	pip e	start year	last revis	secondary web link	note worthy	comments		
lem16_18		alpha	James Brakefield	accum	16	18		kintex-7-3	James Brakef	483		6		1	294	##	14.5	0.16	1.0	97.4	X	vhdl	2	lem16_18m	Y	N	N	256	1K	N	77			1	2010	2018		variable bit-length memory read/write op-codes coded, untested		
lem4_9	https://opencor	beta	James Brakefield	accum	4	9		kintex-7-3	James 1 stag	144		6		1	195	##	14.5	0.16	1.0	216.7	IX	vhdl	2	lem1_9	Y	N	N	32	2K	N	24			1	2016		binary & BCD digit addition, speed mode			
lem4_9ptr	https://opencor	beta	James Brakefield	accum	4	9		zu-2e	James 1 stag	210		6		0	397	##	v20.1	0.24	1.0	453.5	IX	vhdl	2	lem1_9ptr	Y	N	N	512	2K	N	24			1	2016		binary & BCD digit addition, speed m4	4 index registers: (ix), (-ix), (ix+), (ix+off)		
leros	https://opencor	stable	Martin Schoeberl	accum	4	9		kintex-7-3	James 1 stag	151		6		1	151	##	14.5	0.24	1.0	240.0	IX	vhdl	2	lem1_9ptr	Y	N	N	512	2K	N	24			1	2016		256 word data RAM, PIC like	4 index registers: (ix), (-ix), (ix+), (ix+off)		
lpg30	http://www.e-b	stable	Stanley Frankel	accum	32	32		spartan-6	Martin Schoe	112		6		1	182			0.67	1.0	100.0	##	IX	Y	vhdl	42	LGP-30	Y	Yes	N	Y	256	64K	N		2	2008	2020	https://github.com	FPGA version of LGP30 drum computer, also LGP21, RPC4000, 65F02	
lipisi	https://github.c	stable	Martin Schoeberl	accum	8	8		cyclone4	Martin Schoe	162		4		1	162			0.17	1.0	167.0		scala	2		Y	N	N	64K	64K	Y	9	3	16	2017	2019	https://github.com	goal is 100 LUTs, program mapped to "Lipsi, a very tiny processor"			
lwisc	https://opencor	stable	Li Wu	accum	8	12		arria-2	James Brakef	88		A		1	230	##	q13.1	0.17	1.0	443.6	I	verilog	9	risc_core	Y	asm	N	Y	256	2K	Y	16			2008	2009		ClairISC simplified PIC, 4 reg trn stack absolute addressing only, lowered MIPS/clk		
magic-1	http://www.homebrewc	stable	Bill Buzbee	accum	8	8																				N	2M	2M	Y	256	5	7	2004	2014	https://hackaday	TTL computer, 6809ish schematics of magic-16 planning, 200 TTL chips				
mano_machin	https://github.c	stable	Susam Pal	accum	16	16		kintex-7-3	James needs	364		6				##	14.7	0.67	2.0			vhdl	5	microproc	Y	N	N	4K	4K	N	25			2005	2016	https://en.wikiped	course project, bidir mem data	for XC9572 CPLD, large # of latches		
mano-comput	https://github.com/Amin		Amin Aliari	accum	16	16																vhdl	19	sayeh	Y	N	N	4K	4K	N	25			2005	2016	https://en.wikiped	Mano up implementation, course pro	different use of sayeh: simple & yet enough		
mcpu	https://opencor	stable	Tim Boscke	accum	8	8		spartan-6	James Brakef	41		6		384	##	14.7	0.08	1.0	749.0	X	vhdl	1	tb02cpu2	Y	asm	N	N	64	64	Y	4			2007	2018	https://github.com	MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst		
mcu8	https://opencor	alpha	Dimo Pepelyashev	accum	8	8		kintex-7-3	James Brakef	274		6		299	##	14.7	0.33	1.0	360.1	X	vhdl	16	processor	E	asm	N	N	256	256	Y	17			2008	2009		asm, simulated, builds?			
micro16b	http://members	beta	John Kent	accum	16	16		kintex-7	James Brakef	205		6		434	##	14.7	0.33	2.0	349.0	X	vhdl	1	u16bcpu	Y	asm	N	N	64K	4K	Y	8			2002	2008	http://members.c	very limited inst set	MIPS/clk adj'd, 2 clks/inst		
micro8a	http://members	beta	John Kent	accum	8	8		kintex-7	James Brakef	531		6		204	##	14.7	0.33	3.0	42.3	X	vhdl	11	Micro8	Y	N	N	2K	2K	Y				2002	2002	http://members.c	Mano up implementation, course pro	different use of sayeh: simple & yet enough			
mimafpga	https://github.c	stable	Manuel Killinger	accum	24	24																Y	vhdl	32	mmimapproc	Y	N	N				19			2019			Minimal Machine processor taught at	has testbench	
misc16	https://github.com/Steve	Steve Teal	accum	16	16		zu-3e	James Brakef	197	78	6		500	##	v21.2	0.22	1.0	558.4	X	B	vhdl	1	misc	Y	Yes	N	64K	64K	N	10			2021		https://github.com	16-bit minimal CPU, has a single instruction 'mov' & eforth				
misc16	https://github.com/Steve	Steve Teal	accum	16	16		zu-3e	James Altera mem			6			##	v21.2	0.22	1.0				I	Y	vhdl	9	misc_forth	Y	Yes	N	64K	64K	N	10			2021			16-bit minimal CPU which only has a single instruction 'mov'		
mitecpu	https://github.c	untested	Jeff Bush	accum	8	11																				N	Y	256	Y	7			2017	2017		only 7 inst, also: RISC-Processor, ChiselGSP, LISP/Microcontroller, PASC & NyuziProc				
mix-fpga	https://opencor	alpha	Michael Schroeder	accum	31	31																verilog	29	mix	Y	Y	4K	4K	N	49	4	8			2021		https://en.wikiped	binary version of the MIX-Computer as described in "The Art of Computer Programm		
mocha	https://github.c	stable	Sanjay Gupta	accum	8	8																vhdl	19	processor	Y	asm	N	64K	64K	Y	31			2018			8-bit microcontroller developed at NIIT University, course materials include full RTL			
moell cpu	https://bitbucke	stable	Matthias Roell	accum	8	8		kintex-7-3	James added	185		6		357	##	14.7	0.33	1.0	637.1	X	vhdl	8	cpu	Y							10			2014	2016		University course project			
multicomp	http://searle.ho	untested	Grant Searle	accum	8	8																													2014		https://blog.gadg	6502, 6800, 6809 & 280 on Cyclone II; Basic, CamellForth and CPM; also SD card, UAR		
multicomp	https://github.c	untested	Doug Gilliland	accum	8	8																													2021		https://hackaday	6502, 6800, 6809 & 280 on Cyclone II; console available		
mycpu	http://www.my	mature	Dennis Kuschel	accum	8	8		kintex-7-3	James Brakef	3428		6	1	155	##	14.7	0.33	3.0	5.0	X	vhdl	28	cpu_top	Y	N	N	64M	64M	Y				2010			originally in TTL				
ncore	https://opencor	alpha	Stefan Istvan	accum	16	8		kintex-7-3	James Brakef	223		6		105	##	14.7	0.67	1.0	316.3	X	verilog	3	nCore	Y	N	N	128K	64K		16		16	2006	2018		This is a little-tile processor core	micro-coded			
niblercpu	https://github.com/bchar		Bryan Chan	accum	4	8																system	24	nibbler	Y	N	Y	4K	4K					2017		http://www.raysi	originally a TTL project			
niblercpu	https://gist.github.com/e		Erin candescent	accum	4	8																vhdl	1	niblercpu	Y	N	Y	4K	4K					2014		https://www.bige	4-bit CPU in VHDL	secondary web link has documentation		
non-von-1	https://www.ch	stable	Christopher Fenton	accum	8	8		kintex-7-3	James Brakef	230		6		556	##	14.7	0.33	1.0	797.1		verilog	1	nonvontop	no	N	N	64		Y	30						2014			SIMD in tree structure	A & B regs, instructions broadcast
opc.opc2cpu	https://github.c	stable	revaldinho	accum	8	16		kintex-7-3	James reduce	117		6		556	##	14.7	0.15	4.0	178.1	X	verilog	2	opc2cpu	Y	asm	N	N	256	1K	Y	12	3			2017	2019	https://revaldinho	OPC2 revised OPC1, for XC9572 CPLD	see hackaday One Page Computing Challenge	
opc.opc3cpu	https://github.c	stable	revaldinho	accum	16	16		kintex-7-3	James reduce	174		6		526	##	14.7	0.30	4.0	226.9	X	verilog	2	opc3cpu	Y	asm	N	N	64K	64K	N	13	3			2017	2019	https://revaldinho	OPC3 16-bit OPC1, for XC95144 CPLD	see hackaday One Page Computing Challenge	
opc.opccpu	https://github.c	stable	revaldinho	accum	8	16		kintex-7-3	James reduce	101		6		526	##	14.7	0.15	4.0	195.4	X	verilog	2	opcpcu	Y	asm	N	N	256	2K	Y	13	3			2017	2019	https://revaldinho	OPC1 one page computer for CPLD	see hackaday One Page Computing Challenge	
osu8	https://www.ni	alpha	Paul Stoffregen	accum	8	8																schematic		Y	asm	N	64K	64K	Y	24			1994	2005	https://github.com	OSU8 Microprocessor Project "instru	*.1 schematics, doc at web page, currently act			
parwan		stable	Zainalabedin Navabi	accum	8	8		kintex-7-3	James Brakef	157		6		435	##	14.7	0.33	4.0	228.5	X	verilog	16	par_beh	Y	Yes	N	N	4K	4K					1995	1997		2nd up in director	from VHDL: Analysis and Modeling of AKA cpu8, both vhdl & verilog versions		
parwan		stable	Zainalabedin Navabi	accum	8	8		kintex-7-3	James Brakef	161		6		76	##	14.7	0.33	4.0	38.8	X	vhdl	2	parwan	Y	Yes	N	N	4K	4K	Y				1995	1997		2nd up in director	from VHDL: Analysis and Modeling of AKA cpu8, both vhdl & verilog versions		
pcycle	https://github.com/domin		Dominik Salvat	accum	4	8																vhdl	5	pcycle	Y	N	N	16	128		12			2015	2021		inspired by redstone processor in Minecraft, 1st custom VHDL design by author			
pcoporn	http://www.fpg	stable	Jeung Joon Lee	accum	8	8		kintex-7-3	James Brakef	267		6		347	##	14.7	0.33	1.0	428.4	X	verilog	4	pc	Y	N	N	64K	64K	Y	43			1998	2000		small 8 bit up				
prawn		errors	Tadatoshi Ishii	accum	8	8		spartan-6	James missing files			6			##	14.7	0.33	3.0			vhdl	2	prawn	Y	Yes	N	N	4K	4K	Y				1992			reduced version of parwan from VHDL: Analysis and Modeling of Digital Systems, 19			
pt13	http://www.sing	stable	Daniel Oshlue	accum	8	8		kintex-7-3	James Brakef	301		6		357	##	14.7	0.33	3.0	130.5		verilog	1	pt13	Y	asm	N	Y	64K	8K	Y	40	3			2011	2018	https://www.edn	PT13 is optimized to be completely e	micro-code & register updates, minimal ISA	
pumpkin	https://github.com/Steve	Steve Teal	accum	16	16		zu-3e	James Brakef	166	67	6		625	##	v21.2	0.67	2.0	1261		vhdl	6	hello_wor	Y	asm	N	N	4K	4K		14			2020			scalable, 16-bit, 16 instruction soft CP	LUT RAM inferred (small size)			
pumpkin	https://github.com/Steve	Steve Teal	accum	16	16		zu-3e	James Brakef	230	131	6		1	450	##	v21.2	0.67	2.0	656		vhdl	6	myco	Y	asm	N	N	4K	4K		14			2020			scalable, 16-bit, 16 instruction soft CP	emulates Myco, forced block RAM		
reflet	https://github.com/Arkae		Maxime Bouillot	accum	8	8																verilog														https://github.com	original design	most ops between accumulator & register, risc		
risc_cpu	https://electron	untested		accum	8	8																vhdl				N	32	32	Y	8			2017			part of university course, simpler+14	has an index register			
rtf5002	https://opencor	alpha	Robert Finch	accum	32	8		kintex-7-3	James Brakef	11216		6	4	6	123	##	v14.1	0.67	2.0	3.7	X	verilog	10	rtf5002d	Y	N	N	4G	4G	Y			16		2013	2013		32-bit 6502 + 6502 emulation</		

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst size	FPGA	repor ter	com ents	LUTs ALUT	Off	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chai	fltg pt	max dat	max inst	byte adrs	adr inst	# reg	pip e	start year	last revis	secondary web link	note worthy	comments			
zap	https://opencor	alpha	Revanth Kamaraj	ARM7	32	32	arria-2	James	high d	10284		A	2	38	111	##	q18.0	1.00	1.0	10.8	X	verilog	37	zap	Y	yes	N	4G	4G	Y	16	2017	2020	dd0100e_armv1-	ARMv4T & Thumbv1	has cache & mmu			
arm9-soft-cpu	https://github.com/riscit	stable	Li Xinbing	ARM9	32	32	zu-3e	James	vivado	3914	1257	6	4		167	##	v21.1	1.00	1.0	42.6		verilog	4	arm9_cor	Y	yes	Y	4G	4G	Y						ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz		
arm9-soft-cpu	https://github.com/riscit	stable	Li Xinbing	ARM9	32	32	zu-3e	James	vivado	2098	778	6	4		238	##	v21.1	1.00	1.0	113.5		verilog	4	riscitite_m	Y	yes	Y	4G	4G	Y						ARMv4-compatible CPU core	no interrupts or reg banks		
arm9-soft-cpu	https://github.com/riscit	stable	Li Xinbing	ARM9	32	32	zu-3e	James	vivado	1807	736	6			357	##	v21.1	1.00	1.0	197.6		verilog	4	riscitite_m	Y	yes	Y	4G	4G	Y						ARMv4-compatible CPU core	no mult, interrupts or reg banks		
armv4_uarch	https://github.com/grantw	stable	Grant Wilk	ARM9	32	32	max10	Grant Wilk		2860					50	##	q18.0	1.00	1.0	17.5	A	vhdl	18		Y	yes	N	4G	4G	Y	16	2020		https://grantwik	custom uarch for the ARMv4 ISA on	course work, top level is schematic			
armv4_uarch	https://github.com/grantw	stable	Grant Wilk	ARM9	32	32	zu-3e	James	vivado defaults						##	v21.1	1.00	1.0		A	vhdl	18		Y	yes	N	4G	4G	Y	16	2020		https://grantwik	custom uarch for the ARMv4 ISA on	course work, Quartus project				
atmega8_pong	https://fr.wikiv	stable	Juergen Sauermann	AVR	8	16	spartan-3	James	clock 4	2767		4	1	10	53	##	14.7	0.33	1.0	6.3	X	Y	vhdl	37	avr_fpga	Y	yes	N	64K	64K	Y	17	4	2017	2017		several projects using avr core	uses Sauermann core	
atmega8_pong	https://fr.wikiv	stable	Juergen Sauermann	AVR	8	16	spartan-3	James	clock 4	2898		4	1	11	53	##	14.7	0.33	1.0	6.0	X	Y	vhdl	37	pacman	Y	yes	N	64K	64K	Y	17	4	2017	2017		several projects using avr core	uses Sauermann atmega16 core	
attiny_atmega	https://opencor	beta	Gheorghiu Iulian	AVR	8	16	zu-3e	James	vivado	1366	116	6			179	##	v21.1	0.33	1.0	43.1	X	Y	verilog	9	mega_cor	Y	yes	N	64K	128K	Y	72	32	2018	2019	https://git.morgo	configurable AVR processor w/8 configurations		
avr_core	https://opencor	stable	Russian Lepetenok	AVR	8	16	zu-3e	James	vivado	1624	519	6			250	##	v21.1	0.33	1.0	50.8	X	verilog	70	avr_core	Y	yes	N	64K	128K	Y	72	32	2002	2017		VHDL core also			
avr_core	https://opencor	stable	Russian Lepetenok	AVR	8	16	kintex-7-3	James	Brakef	2135		6			127	##	14.7	0.33	1.0	19.7	X	verilog	15	avr_core	Y	yes	N	64K	128K	Y	72	32	2002	2017		VHDL core also			
avr_fpga	https://opencor	stable	Juergen Sauermann	AVR	8	16	kintex-7-3	James	Brakef	1606		6	1	6	120	##	14.7	0.33	1.0	24.7	X	Y	vhdl	20	cpu_core	Y	yes	N	64K	128K	Y	72	32	2009	2010		extended lecture on FPGA up design		
avr_fpga	https://opencor	stable	Juergen Sauermann	AVR	8	16	kintex-7-3	James	Brakef	1877		6	1	6	115	##	14.7	0.33	1.0	20.2	X	Y	vhdl	20	avr_fpga	Y	yes	N	64K	128K	Y	72	32	2009	2010	https://fr.wikiv	extended lecture on FPGA up design	missing module in atmega8_pong_vga	
avr_fpga	https://opencor	stable	Juergen Sauermann	AVR	8	16	zu-3e	James	vivado	1606		6	1	6		##	v21.1	0.33	1.0		X	Y	vhdl	20	cpu_core	Y	yes	N	64K	128K	Y	72	32	2009	2010		extended lecture on FPGA up design	missing module in atmega8_pong_vga	
avr_fpga	https://opencor	stable	Juergen Sauermann	AVR	8	16	zu-3e	James	vivado	1577		6	1	6		##	v21.1	0.33	1.0		X	Y	vhdl	20	avr_fpga	Y	yes	N	64K	128K	Y	72	32	2009	2010	https://fr.wikiv	extended lecture on FPGA up design	missing module in atmega8_pong_vga	
avr_hp	https://opencor	beta	Strach Tobias	AVR	8	16	kintex-7-3	James	2 slot	1554		6			223	##	14.7	0.33	1.0	47.4	X	Y	vhdl	10	avr_core	Y	yes	N	64K	128K	Y	72	32	2010	2012		hyper pipelined (gg barrel) AVR		
avr_hp	https://opencor	stable	Nick Kovach	AVR	8	16	kintex-7-3	James	Brakef	174		6			418	##	14.7	0.33	1.0	79.2	X	verilog	1	rAVR	Y	yes	N	64K	64K	Y	17	4	2010	2010		Reduced AVR Core for CPLD	not a full clone, doc is opencores page		
avr-cpu	https://github.c	stable	Song Hoon Choi	AVR	8	16	zu-3e	James	vhdl 2008 usage			6			##	v21.1	0.33	1.0			Y	vhdl	15	avr_cpu	Y	yes	N	64K	128K	Y	72	32	2019						
avrtiny61core	https://opencor	beta	Andreas Hilvarsson	AVR	8	16	kintex-7-3	James	Brakef	1243		6			194	##	14.7	0.33	1.0	51.5	X	Y	vhdl	1	mcu_core	Y	yes	N	64K	128K	Y	72	32	2008	2009		both A90S1200 & A90S2313	inserted fake inst ROM	
ax8	https://opencor	stable	Daniel Walner	AVR	8	16	spartan-6	James	missin	1549		6	1	213	##	14.7	0.33	1.0	45.3	X	Y	vhdl	14	A90S1200	Y	yes	N	64K	128K	Y	72	32	2002	2010		Implementing a CPU in VHDL parts 1.3			
classy_core_17	https://opencor	stable	Andreas Schweizer	AVR	8	16	spartan-3	Andreas Schw		358		4			164	##	14.7	0.33	1.0	151.2		Y	vhdl	8	top	Y	yes	N	64K	128K	Y	72	32	2019		https://blog.classy	adjust to some custom logic		
navre	https://opencor	stable	Sebastien Bourdeaudou	AVR	8	16	kintex-7-3	James	Brakef	990		6			207	##	14.7	0.33	1.0	69.0	AiLX	Y	verilog	1	softusb_n	Y	yes	N	64K	64K	Y	72	32	2	2010	2013	https://www.milky	AVR clone, part of www.milkyinst.org	
opendr8	https://github.com/Alorin	stable	Alorium technology	AVR	8	16																Y	verilog			Y	yes	N	64K	64K	Y	72	32	2019		https://www.alorin	AVR clone, Sn6 and Hini Arduino com	https://www.youtube.com/watch?v=Drr1M9s	
pavr	https://opencor	alpha	Doru Cuturela	AVR	8	16	kintex-7-3	James	Brakef	2630		6	1	132	##	14.7	0.33	1.0	16.5	X	Y	vhdl	18	pavr_cont	Y	yes	N	Y	4K	4M	Y	72	32	6	2003	2009		superset of AVR	
risc8softcore	https://github.com/osres	stable	Trammell Hudson	AVR	8	16																Y	vhdl	6	risc8-soc	Y	yes	N	Y	4K	4M	Y	72	32	2020	2020		mostly compatible with the AVR instruction set	
riscmcu	https://opencor	stable	Yap Zi He	AVR	8	16	arria-2	James	LPM parameter errors			4			##	q18.0	0.33	1.0			I	vhdl	15	v_riscmcu	Y	yes	N	Y	128	512	Y	92	16	3	2002	2009		thess	added 5 inst to AVR
sofawrcore	https://opencor	beta	Andras Pal	AVR	8	16	arrix-7-3								120	##	14.7	0.33	1.0	35.6	X	Y	verilog	34	mega_cor	Y	yes	N	64K	128K	Y	72	32	2019	2020	https://szofi.net/	full implementation of AVR 2-stage pipeline	variants: VR2, AVR2.5, AVR3, AVR4 & AVR5	
xmega_core	https://github.com/Grabu	beta	Gheorghiu Iulian	AVR	8	16	kintex-7-3	James	Brakef	1116		6			120	##	14.7	0.33	1.0	35.6	X	Y	verilog	34	mega_cor	Y	yes	N	64K	128K	Y	72	32	2017	2018	https://git.morgo	8 AVR cores, 4 sets LUT counts posted	https://git.morgothdsk.com/VERILOG/VERILO	
c2650_mister	https://github.com/Grabu	beta	Grabulosaure	C2650	8	8															I	Y	vhdl	15	v39	Y	yes	N	32K	32K	Y			2018	2020	https://en.wikipe	clone of Signetics 2650 up	based on the IBM 1130, Altera project & PLL	
h86b	https://sites.go	errors	Oliver D Smet	Capricorn	8	8	spartan-3	James	unresolved xilinx interf			4			##	14.7	0.33	2.0				Y	verilog	85	cpu	Y	yes	N	64K	64K	Y	72	32	2010		https://en.wikipe	uses PicoBlaze, eumaltes HP86B	picoBlaze uart uses LUT4s	
bts1arch	https://github.c	alpha	Brendan Bohannon	CISC	64	16															X	verilog	149	bpj2	Y	yes	Y	N	256T	256T	Y	64	32	2018	2022	https://www.yout	64-bit regs, 16x inst, 48-bit VM	BIK2 is superset of BtSR1, 4 data sizes	
bts1arch	https://github.c	beta	Brendan Bohannon	CISC	32	16	kintex-7-3	James	Brakef	4762		6	10	167	##	14.7	1.00	1.5	23.3	X	Y	verilog	11	bseuxmit	Y	yes	Y	N	64K	64K	Y	64	32	2018	2022	https://www.yout	is BtSR1, msp430 like, fltg-pt defined	3 data sizes, no (R++) or (-R) modes	
copro6502	https://github.c	stable	David Banks	CISC	8	8															Y	VHDL & Verilog		Y													ARM2 & 3 data cores selectable by DIP switch on		
forwardcom	https://github.com/Forwa	stable	Agner Fog	cisc	64	32	atrx-7	Agner Fog	gate	120616		6			70	##	v20.1	1.00	1.0	5.8	X	Y	system	18	top	Y	asm	Y	64K	32K	Y	64	2016	2021	https://github.com	x86 like, complete ISA, MMX & vector	16-bit compressed inst, x86 adr modes		
lc-2	http://www.cs.u	stable	Eric Frohnhofer	CISC	16	16	kintex-7-3	James	gate level primitives			6									Y	vhdl	13	lc2_all	Y	yes	N	64K	64K	N	16	8	2002	2002	https://en.wikipe	from book: 978-0072467505 by Pat	educational, compiled via Synopsys		
one-der	http://www.drd	untested	Al Williams	CISC	32	32	spartan-3	James	missing file			4										Y	verilog	18	topbox	Y	yes	N	64K	64K	N			2009	2009		The One Instruction Wonder	TTA	
raptor16	http://www.spacewre	stable	Steve Hayward	CISC	16	16	kintex-7-3	James	Brakef	590		6	319	##	14.7	1.40	2.7	280.2	X	Y	vhdl	1	raptor16	Y	yes	N	64K	64K	N			2004			8 data & 8 adr regs	no multiply, 8 adr modes			
w450	https://github.c	errors	Ze Long	CISC	8	8	kintex-7-3	James	blocking & non-blocking			6			##	14.7	0.33	3.0				Y	verilog	3	w450	Y	yes	N	256	256	Y	8	4	3	2012			appears to be class project	3 versions of w450, used latest, patches cause
xproz	http://www.biti	stable	Herbert Kleebarer	CISC	16	16																Y	verilog	3	w450	Y	asm	N	64K	64K				1993	1995		documentation in German	*.1 schematic design	
z3	https://opencor	stable	Charles Cole	CISC	8	8	arria-2	James	Brakef	3495		A	2		141	##	q18.0	0.33	3.0	4.4	I	verilog	3	boss	Y	yes	N	128K	128K				2014	2014	https://en.wikipe	Infocorn Z-Machine V3, youtube vide	http://inform-fiction.org/zmachine/standards/		
z-machine	https://opencor	stable	Robert Baruch	CISC	8	8	arria-2	James	Brakefield			A			##	q18.0	0.33	3.0		I	Y	system	15	plugh															

#	up_all_folders	opencores or primary link	status	author	style / clone	data size	PGPA	reporter	com ents	LUTs ALUT	Dff	LUT7	muls	bik ram	F max	date tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	SOC	src code	#src files	top file	doc	tool chain	flg pt	Hw/Dvd	max inst	byte adrs	# net	adr mod	# reg	pip e-line	start year	last revis	secondary web link	note worthy	comments	
eric5 F18a	http://www.entriproprietar	Thomas Entner	forth	9	8	cyclone-4	entner-electr	110				4	opt		60		0.42	1.0	229.1	I		proprietary												2005	2011		25 MIPS: ERIC5xs, ERICSQ	family of parallel processors		
F21	http://www.greasic	Chuck Moore	forth		21	5																proprietary			Y	yes									1997	2011	http://www.ultra	"machine forth", crazy address space	chip & simulator, AKA MuP21 or F21	
f1c16	http://www.ultrapaper	Jeff Fox	forth	16	16																	proprietary																		
forth cpu	https://anycpu.dstable	Richard Haskell	forth	16	16																	proprietary																		
forth-kf532	https://github.cstable	Tarasov Ilya	forth	32	6	kintex-7-3	James no * c	1719				6	4	4	172	##	14.7	1.00	1.0	100.3	X		vhdl	11	top	N		N	Y	1K	16K					2013	2021	http://www.aholv	https://github.com/howerj/forth-cpu	no trace of source code on web
forth-cpu-h2ignite-ptsc	https://opencorstable	Richard Howe	forth	16	16	kintex-7-3	James Brake	1858				6	9	9	149	##	14.7	0.67	1.0	53.8	X	Y	vhdl	11	top	N		N	Y	64K	64K	25				2017	2020	https://github.co	H2 Forth SoC, VHDL reads ".hex & .t	derived from J1, hex & bin files in 2/16/2018 t
J1	www.excamerastable	George Shaw	forth	32	8																	proprietary					N		4G	4G					1995	2002		SBHoom class, fast ASIC with high co	PTSC web site had full documentation	
J1a	www.excamerastable	James Bowman	forth	16	16	zu-2e	James area o	253				6	1	336	##	v20.1	0.80	1.0	#####	X		vhdl	1	j1	Y	forth	N		64K	64K	20				2	2006	2015	https://github.co	uCode inst, dual port block RAM	16 deep data & return stacks
J1a	www.excamerastable	James Bowman	forth	16	16	kintex-7-3	James Brake	335				6	1	180	##	14.7	0.80	1.0	431.0	X		vhdl	1	j1	Y	forth	N		64K	64K	20				2	2006	2015	https://github.co	uCode inst, dual port block RAM	16 deep data & return stacks
J1a32	www.excamerastable	James Bowman	forth	32	16	kintex-7-3	James DFF ex	518				6		412	##	14.7	0.80	1.0	636.1	X		verilog	3	j1	Y	forth	N		64K	64K	20				2	2006	2017	https://github.co	uCode inst, dual port block RAM	OFF used for 18 deep data & return stacks
J1b	www.excamerastable	James Bowman	forth	32	16	kintex-7-3	James DFF ex	930				6		358	##	14.7	1.00	1.0	384.4	X		verilog	3	j1	Y	forth	N		64K	64K	20				2	2006	2017	https://github.co	uCode inst, dual port block RAM	OFF used for 18 deep data & return stacks
J1b_16	www.excamerastable	James Bowman	forth	32	16	kintex-7-3	James DFF ex	2612				6		302	##	14.7	1.00	1.0	115.5	X		verilog	3	j1	Y	forth	N		64K	64K	20				2	2006	2017	https://github.co	uCode inst, dual port block RAM	OFF used for 32 deep data & return stacks
j1sc	https://github.cstable	Steffen Reith	forth	32	16	kintex-7-3	James DFF ex	1588				6		355	##	14.7	1.00	1.0	223.4	X		verilog	3	j1	Y	forth	N		64K	64K	20				2	2006	2017	https://github.co	uCode inst, dual port block RAM	OFF used for 16 deep data & return stacks
j1svh	https://github.com/flamim	Theo Hussey	forth	32	16																	scala	11	j1	Y	forth	N		64K	64K	20				2	2017	2018		J1 reimplemented using Scala/Spinal to generate VHDL or Verilog	
jop	https://opencorstable	Martin Schoeberl et al	forth	32	16																	vhdl	11	core	Y	yes	Y	yes	N	256K	256K					2004	2014		VHDL clone of J1 forth CPU	altera block RAM
k1	http://mcforth.net/	Klaus Kohl-Schoepe	forth	16	16																	verilog	11	K1	Y	forth	N		64K	64K	24				2020			based on J1, Quartus project file	java app builds some source code files	
kestrel-2	https://www.kestrelcomputer.com/	Samuel Falvo II	forth	16	16	kintex-7-3	James Brake	735				6	8	172	##	14.7	0.67	1.0	157.2	X	Y	verilog	27	M_kestrel	Y	asm	N	Y	512	2K					2	2012	2015	https://hackaday.com/	J1 with wishbone bus	M_1ja runs at 244MHz & 368 LUTs
microcore	http://www.pdlbeta.com/	Klaus Schleisiek	forth	12	8	kintex-7-3	James Brake	399				6	1	294	##	14.7	0.40	2.0	247.4	X		vhdl	30	ucore110	Y	asm	N	Y	512	2K					1999	2022	www.microcore.com	indexing into return stack, auto inc/d	only one block RAM? simplest core	
microcore	http://www.pdlbeta.com/	Klaus Schleisiek	forth	16	8	kintex-7-3	James Brake	1101				6		168	##	14.7	0.67	2.0	51.1	X		vhdl	17	ucore120	Y	asm	N	Y	4K	4K					1999	2022		indexing into return stack, auto inc/d	no block RAM?, uses tri-state signals	
microcore	https://github.cstable	Klaus Schleisiek	forth	16	8							6		168	##	14.7	0.67	2.0				Y	vhdl	17	ucore	Y	asm	N	Y	4K	4K					2021				
microforth	https://github.com/Forth	Jess Totorica	forth	18	18																	Y	verilog	34	top	Y	asm	N	Y	64K	64K	N	25			2019	2020	http://mindworks	Arduino-like board/platform based u	AKA F18, educational, loop stack
msl16		beta	forth	16	4	kintex-7-3	James Brake	303				6		256	##	14.7	0.67	1.0	56.4	X		vhdl	13	cpu	Y	asm	N	256		16				2001			CPDL prototype			
myforthproce	https://opencorstable	Philhard Hohner	forth	32	8	SP-kintex	James Brake	2959				6	6	223	##	14.7	1.00	1.0	75.3	X		vhdl	58	mcpu	Y	yes	N	64M	64M	96				2004	2012		DPANS'94 32-bit Forth, masters thesi	25.15 Whetstones		
nc4016	https://en.wikicstable	Chuck Moore	forth	16	16																	proprietary																		
nige_machine	https://github.cstable	Andrew Read	forth	32	8	kintex-7-3	James Brake	5033				6	8	33	123	##	14.7	1.00	1.0	24.5	X		vhdl	29	Board	Y	yes	N	16M	16M	512	512			2014			standalone Forth system	https://www.youtube.com/watch?v=PRIRE86	
nybbleForth	https://github.cstable	Lars Brinkhoff	forth	16	4	kintex-7-3	James missing inst	file														verilog	1	cpu	Y	yes	N	4K	4K	Y	11			2017	2017		empty design, no init file	tiny		
p16	http://www.ultratechnol	Don Golding	forth	16	5	kintex-7-3	James bad syntax															vhdl	1	p16	Y	asm	N	64K	64K					2000						
p16b		beta	forth	16	5	kintex-7-3	James case c	367				6		355	##	14.7	0.67	1.0	648.1	X		vhdl	1	cpu16	Y	asm	N	64K	64K	28				2000			part of eForth?	data width can be expanded		
p24e		beta	forth	24	6	spartan	James Brake	1175				6	16	51	##	14.7	0.83	1.0	36.0	X		vhdl	1	p24c	Y	asm	N	2K	2K					2000			part of eForth?	data width can be expanded		
rx2000	http://www.mpsstable	Sam Falvo II	forth	16	16																	proprietary					N	N	64K	64K	Y	12			2012	2017		Harris Corp., FPGA version at MPeForth		
s16x4a	https://github.cstable	Gabriel de Sa	forth	16	16	kintex-7-3	James Brake	514				6		476	##	14.7	0.67	1.0	620.7	X	B	verilog	1	s16x4a	Y	asm	N	64K	64K	Y	36				2017	2020	https://gitlab.com/baioic/s4pu	kestrel #2, byte & word data	derived from Myron Plichota's design (stream	
s4pu	https://baioic.github.io/bstable	Gabriel de Sa	forth	16	16	kintex-7-3	James Brake	3306	1622			4	86	50	##	q13.1	0.67	1.0	10.1	I		vhdl	17	s4pu	Y	asm	N	64K	64K	Y	32				2017	2020		64-bit simple Forth engine	in Portuguese	
s64x7	https://github.cstable	Samuel Falvo II	forth	64	8																	verilog	4	s64x7	Y	asm	N	16E	16E	Y	56				2017	2020		64-bit simple Forth engine	very little doc	
sc20	http://www.torproprietar	Brad Eckert	forth	32	8	virtex-6	Brad Eckert	1977				6		150	##	14.7	1.00	1.0	75.9	X		proprietary																		
sbscc	https://opencorstable	Rodney Sinclair	forth	8	9	kintex-7-3	Rodney Sinclair	196				6		474	##	14.7	0.33	1.0	797.9	IX		verilog	3	core	Y	asm	N	Y	1K	8K	Y	41	3			2012	2014	https://github.co	Python program generates the Verilo	inst after branch/call/rtn always execs
stack_machine	https://people.ecestable	Ruce R. Land	forth	16	5	cyclone1E	James Brake	5101				4	6	29	66	##	q18.0	0.67	0.3	25.9	X		verilog	9	VGA_sram	Y	asm	N	64K	4K	N	8	2			2008	2020	https://people.ecestable	(3) up cores, Cornell course material	VGA output, uses Nankano's tiny_cpu
streamer16	http://www.ultra	Myron Plichota	forth	16	3	kintex-7-3	James Brake	13				6		417	##	14.7	0.20	1.2	485.6	X		vhdl	3	streamer	Y	asm	N	64K	64K	N				2001	2003	https://github.com/3syn	uCode inst, reduced	2nd web adns non-functional		
x32																																								

_up_all_soft folder	opencores or primary link	status	author	style / clone	data inst	FPGA	report ter	com ents	LUTs ALUT	Off	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool cpu	flt pt	max dat	max inst	byte adrs	adr e inst	# reg	pip e	start year	last revis	secondary web link	note worthy	comments			
mipscpu	https://github.com/mfbsc		Matheus Souza	MIPS	32 32															system	24	cpu	N	N	4G	4G					2017	2019		MIPS like cpu, course project, VHDL verilog & system verilog				
mips-cpu	https://github.c	alpha	Jeremiah Mahler	MIPS	32 32	kintex-7-3	James Braker	added	596		6	1	244	##	14.7	1.00	1.0	409.2	X	verilog	15	cpu	Y	N	N	4G	4G	Y		32	5	2017	2017		Very early stage project, only implem	no outputs, missing im_data.txt		
mips-cpu2	https://github.c	untested	Yash Bhutwala	MIPS	32 32															verilog			Y	Yes	N	4G	4G	Y		32		2016	2017		Pipelined CPU, course project, actual design in fbinacci or helloWorld			
mipsfpga	https://www.mfbsc	stable	MIPS Technologies	MIPS	32 32	atrx-7-3	James Braker	10692			6	47	118	##	14.7	1.00	1.0	11.0	X	Y	verilog	193	mfp_syste	Y	Yes	N	4G	4G	Y		32		2014	2018	https://www.you	M14K core & mipsfpga-plus	DRAM interface, I&D caches. 8789 FF	
mips-lvs-vivado	https://github.c	stable	Grammatopoulos Vasi	MIPS	32 32															cpp		cpu	Y	Yes	N	4G	4G	Y		32		2019			written in cpp, no inst decode, limited ISA			
mips-lite	https://github.c	untested	Ion Craton	MIPS	32 32	kintex-7-3	James Braker	insufficient memory			6			##	14.7	1.00	1.0			vhdl	65	cpu	Y	asm	N	N	4G	4G	Y		32		2009	2009				
mipsr2000	https://opencor	stable	Lazaridis Dimitris	MIPS	32 32	kintex-7-3	James Braker	1971			6	4	6	71	##	14.7	1.00	1.0	36.2	X	vhdl	35	3m	Y	Yes	N	4G	4G	Y		32	5	2012	2016		supports all kinds of instructions of m	course project	
octagon	https://opencor	stable	Ion Pri	MIPS	32 32	kintex-7-3	James Braker	3021			6	4	9	333	##	14.7	1.00	1.0	110.2	X	vhdl	46	octagon	asm	Y	Yes	N	4G	4G	Y		32		2015	2015	https://github.c	8 thread barrel processor, largely MIPS compatible	
plasma	https://opencor	stable	Steve Rhoads	MIPS	32 32	kintex-7-3	James Braker	2462			6	3	97	##	14.7	1.00	1.0	39.5	X	vhdl	22	plasma	Y	Yes	N	4G	4G	Y		32		2001	2016	http://plasmacpu	wide outside user, opencores page has list of related publications			
plasma_fpu	https://opencor	stable	Maximilian Reuter	MIPS	32 32	kintex-7-3	James Braker	errors			6			##	14.7	1.00	1.0			vhdl	20	plasma	Y	Yes	Y	4G	4G	Y		32		2015	2015		plasma with FPU	based on Plasma by Steve Rhoads		
PSX_MiSTer	https://github.c	beta	MiSTer-devel	mips	32 32															vhdl	120	sys_top	Y	Yes	N	4G	4G	Y		32		2021	2022	https://en.wikiped	MiSTer version of original Playstation	VHDL, verilog & system verilog RTL		
r4000		errors	Michael Povlin	MIPS	32 32	kintex-7-3	James Braker	lots of problems			6			##	14.7	1.00	1.0			verilog											1994	1995		does not implement 64-bit data	only a few insts implemented, test vehicle			
sardmips	https://opencor	systemC	Igor Loi	MIPS	32 32															systemC			Y	Yes	N	4G	4G	Y		32		2006	2009		synthesizable parametric IP core supporting full MIPS R2000 ISA			
single_cyc_mip	https://www.fpga4student.com/2017/01/verilog			MIPS	16 16															verilog	2	single_cyc_mips				64K	64K							https://www.fpga4student.com/p/verilog-project.html				
single-cyc-cpu	https://github.c	mature	Victor A Pajaro	MIPS	32 32															vhdl	30	AlvarezPajaro_sing	N	N	4G	4G	Y		32			2019			nice schematic and clear description, course work			
sweet32	https://opencor	alpha	Valentin Angelovski	MIPS	32 16	kintex-7-3	James Braker	1050			6	1	142	##	14.7	1.00	1.0	135.1	X	B	vhdl	2	Sweet32	Y	Yes	N	4G	4G	Y	26	16		2014	2015		targets MACHXO2, no RAM		
sweet32	https://opencor	alpha	Valentin Angelovski	MIPS	32 16	kintex-7-3	James Braker	1797			6	1	2	185	##	14.7	1.00	1.0	103.1	X	Y	vhdl	28	sweet32	Y	Yes	N	4G	4G	Y	26	16		2014	2015		targets MACHXO2, DDR RAM	clock divider to Sweet32_v1_core
sweet32	https://opencor	alpha	Valentin Angelovski	MIPS	32 16	kintex-7-3	James Braker	1177			6	1	116	##	14.7	1.00	1.0	98.8	X	B	vhdl	2	Sweet32	Y	Yes	N	4G	4G	Y	26	16		2014	2015		targets MACHXO2, no RAM		
ucore	https://opencor	stable	Whitewill	MIPS	32 32	kintex-7-3	James Braker	2469			6	1	231	##	14.7	1.00	1.0	93.5	X	verilog	25	ucore	Y	Yes	N	4G	4G	Y		32	6	2005	2010		MMU & caches			
vhdl-cpu2	https://github.com/lebric		Fabrice Normandin	mips	32 32															asm			asm	N	N	4G	4G	Y	29	32	5		2018			McGill Un. Course, MIPS CPU/VHDL	MIPS inst card, pipe hazard notes	
yacc	https://opencor	stable	Tak Sugawara	MIPS	32 32	kintex-7-3	James Braker	map e	2220		6	6		##	14.7	1.00	1.0		IX	verilog	10	yacc2	Y	Yes	N	4G	4G	Y		32	5	2005	2009		derived from, but independent of pla	YACC Yet Another CPU parser		
yari	https://github.c	stable	Tommy Thorn	MIPS	32 32	kintex-7-3	James Braker	3610			A		15	189	##	14.7	1.00	1.0	52.3	X	Y	verilog	8	top						2M	2M		2004	2008		subset of MIPS R3000		
ztapchp	https://github.c	stable	Vuony Nguyen	MIPS	32 32	cyclone-5	James Braker	31331			A	43	578	100	##	q18.0	1.00	1.0	3.2	I	Y	vhdl	53	ztachip									2015	2015		multi-core with MIPS master	files no longer available, was under developme	
ztapchp	https://github.c	stable	Vuony Nguyen	MIPS	32 32									q18.0	1.00	1.0			IX	Y	vhdl	53	ztachip									2015	2022		verixsc up, AXI crossbar	Intel & Xilinx support, runs tensor flow		
m1_core	https://opencor	beta	Fabrizio Fazzino, Albert	MIPS?	32 32	arria-2	James Braker	2101			A		190	##	q13.1	1.00	1.0	90.6	IX	verilog	9	m1_core	yes	N	N	4G	4G	Y		32		2007	2012		GCC target?			
dragonfly	http://www.lego	beta	LEOX team	MISC	64 16	kintex-7-3	James Braker	788			6		164	##	q1.7	0.67	1.0	33.9	X	vhdl	6	dgf_core	Y	Yes	N	256	2K					2001			unusual, uses FIFOs			
fpгамmix	https://github.c	stable	Tommy Thorn	MMIX	64 32	arria-2	James Braker	11605			A	8	10	94	##	q13.1	1.50	4.0	3.0	I	system	3	core	Y	Yes	Y	Y	16Q	16Q	Y	256	288	2006	2014	https://en.wikiped	clone of Knuth's MMIX	micro-coded	
mip430_vhdl	https://opencor	beta	Peter Szabo	MSP430	16 16	kintex-7-3	James Braker	1735			6		127	##	q1.7	0.67	2.0	24.5	IX	vhdl	9	cpu	Y	Yes	N	64K	64K	Y		16		2014	2017		Comprehensive verification was not	compiles on cyclone II		
neo430	https://opencor	alpha	Stephan Nolting	MSP430	16 16	virtex-6	Stephan Nolting	402			6	2	204	##	q1.7	0.67	8.0	42.5	IX	vhdl	19	neo430_t	Y	Yes	N	28K	32K	Y		16		2015	2021	https://github.c	website has detailed resource utilizat	minimal configuration		
neo430	https://opencor	alpha	Stephan Nolting	MSP430	16 16	artix-7	James chang	947			6	2	203	##	q1.7	0.67	8.0	17.9	IX	Y	vhdl	19	neo430_t	Y	Yes	N	28K	32K	Y		16		2015	2021	https://github.c	edit neo430_sysconfig.vhd to set opt	+84 clocks for R-Inst	
neo430	https://opencor	alpha	Stephan Nolting	MSP430	16 16	cyclone-4	Stephan Nolting	626			6	2	117	##	q1.7	0.67	8.0	15.7	IX	vhdl	19	neo430_t	Y	Yes	N	28K	32K	Y		16		2015	2021	https://github.c	website has detailed resource utiliz	minimal configuration		
openmisp430	https://opencor	stable	Oliver Girard	MSP430	16 16	stratix-3	Oliver Girard	1147			A	1		98		q1.7	0.67	2.0	28.5	IX	verilog	30	openMSP4	Y	Yes	N	64K	64K	Y		16		2009	2018		near cycle accurate	performance spreadsheet	
s430	https://www.p	stable	Paul Taylor	MSP430	16 16	artix-7	Paul Taylor	449			6		100		q1.7	0.67	9.0	16.6		vhdl	1	s430				64K	64K	Y		27		2019	2019		misp430 subset with 8-bit au	coded for size & not for speed		
vhdl-misp430	https://github.c	mature	Rafael Hideo Toyomoto	MSP430	16 16															vhdl	15	processad	Y	Yes	N	64K	64K	N	27	16		2018	2018		course project, inspired by msp430,	very little commentary		
m32632	https://opencor	stable	Udo Moeller	N32032	32 8	kintex-7-3	James Braker	10167			6	19	16	83	##	q1.7	1.00	1.0	8.2	IX	verilog	18	example	Y	Yes	Y	Y	4G	4G	Y	200	24	3	2009	2019	http://cpu-ns32k.net/	21.97 VAX MIPS at 50MHz (Cyclone IV)	
nios2		proprietary	Altera	Nios II	32 32	stratix-3	Altera consis	1020			A		290	##	q13.1	0.90	1.0	255.9	I	proprietary			Y	Yes	opt	4G	4G	Y		32		2004			flt-pt, caches & MMU options	Nios II/f: fastest version, DMIPS adj. 2.15 Core!		
nios2		proprietary	Altera	Nios II	32 32	stratix-5	Altera consis	584			A		420	##	q16.0	0.10	1.0	71.9	I	proprietary			Y	Yes	opt	4G	4G	Y		32		2004			flt-pt, caches & MMU options	Nios II/e: min LUTs version, DMIPS adj. 1.68 C		
niosprocessor	https://github.com/julien		Julien Malka	Nios II	32 32															vhdl	25	cpu	Y	Yes	N	4G	4G	Y		32		2019	2019		Project for Computer Architecture co	software Altera source code		
recon	https://github.com/jefflie		jeff lie	Nios II	32 32															verilog			Y	Yes	opt	4G	4G	Y		32		2019		https://hackaday	NIOS helper files	uses much helper files also		
softpc	https://github.com/alreac		Michael S	Nios II	32 32	cyclone-1	Michael S	613			4	1	180	##	q17.1	1.00	5.0	58.9		vhdl	13	nios2ee	Y	Yes	opt	4G	4G	Y		32		2019			nios variations in attempt to improve	16-bit ALU		
nova-soc	https://github.com/scottb		Scott Baker	nova	16 16	zu-3e	James no mem init file				6			##	v21.2	0.67	2.0			Y	vhdl	14	soc	Y	Yes	N	64K	64K			7		2016	2020		Nova CPU + RAM + UART + Timer + I/O Ports, Sierra Circuit Design now open sc	missing hex file	
altor32	https://opencor	stable	Ultra Embedded	OpenRISC	32 32	kintex-7-3	James Braker	2505			6	5	192	##	q1.7	1.00	1.0	76.8	ILX	verilog	16	altor32	Y	Yes	N	Y	4G	4G	Y		32		2012	2015	https://openisc	simplified OpenRISC 1000	xilinx S3 primitives	
altor32_lite	https://opencor	stable	Ultra Embedded	OpenRISC	32 32	kintex-7-3	James Braker	1928			6		236	##	q1.7	1.00	2.0	61.3	ILX	verilog	7	altor32	Y	Yes	N	Y	4G	4G	Y		32		2012	2014	https://openisc	simplified OpenRISC 1000, no pipelin	xilinx S3 primitives	
minsoc	https://opencor	stable	Raul Fajardo etal	OpenRISC	32 32	kintex-7-3	James Braker	4945			6	4	8	107	##	q1.7																						

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst sz	FPGA	report ter	com ents	LUTs ALUT	Off	LUT? LUT	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool ver	fltg ch	max dat	max inst	byte adrs	inst e	# reg	# mod	pip e	start year	last revis	secondary web link	note worthy	comments							
rcore54		beta	Hans Tiggele	PIC16	8	14	kintex-7	James	Cannot find r-core	pk	6						14.7	0.33	1.0			vhdl	20	rcore54_s	Y	yes	N	Y	256	4K	Y				1999			not available at ht-lab website	www.ht-lab.com						
risc16f84	https://opencor	stable	John Clayton	PIC16	8	14	kintex-7	James	Brakef	375						392	##	14.7	0.33	2.0	172.5	IX	verilog	1	risc16f84	Y	yes	N	Y	256	4K	Y				2002	2018		derived from CQPIC by Sumio Morio	other variants with RTL					
risc5x	https://opencor	stable	Mike	PIC16	8	14	kintex-7	James	RLOC constraint errors								14.7	0.33	1.0			vhdl	15	cpu	Y	yes	N	Y	256	4K	Y				2002	2011		makes extensive use of xilinx primitives							
risc8	https://web.arct	stable	Tom Coonan	PIC16	8	12	kintex-7	James	Brakef	355						154	##	14.7	0.33	2.0	71.5	X	verilog	8	cpu	Y	yes	N	Y	256	2K	Y				1999	1999	https://github.com	excellent HTML doc	directory contains derivative design by another					
ae18	https://opencor	beta	Shawn Tan	PIC18	8	16	aria-2	James	Brakef	1084				1		207	##	q13.1	0.33	1.0	63.1	ILX	verilog	1	ae18_core	yes	N	Y	4K	1M						2003	2009	https://hackaday	not 100% compatible	negative edge reset "clock"					
ae18	https://opencor	beta	Shawn Tan	PIC18	8	16	zu-3e	James	vivado	954	501					208	##	v21.1	0.33	1.0	72.1	ILX	verilog	1	ae18_core	yes	N	Y	4K	1M						2003	2009	https://hackaday	not 100% compatible	negative edge reset "clock"					
mcip_open	https://opencor	beta	Mezzah Ibrahim	PIC18	16	24	kintex-7	James	Brakef	881				1		200	##	14.7	0.67	1.0	152.1	X	vhdl	23	MCIOpen	yes	N	Y	4K	1M	Y				2014	2015		light version of PIC18							
copyblaze	https://opencor	stable	Abdallah Elbrahimi	picoBlaze	8	18	kintex-7	James	missin	622						217	##	14.7	0.33	2.0	57.5	IX	vhdl	16	cp_copybl	Y	asm	N	256	2K	Y				2011	2016		wishbone extras							
dapzipl8	https://github.com/ehsan	beta	Ehsan Ali	picoBlaze	8	18	zu-5e	Ehsan	conver	305	49					224	##	v22.1	0.33	1.0	242.4	X	vhdl	20	top	Y	asm	N	256	2K	Y				2022			Deterministic Branch Prediction for RISC	also zip80 starting point, PhD thesis						
nanoblaze	https://opencor	beta	Francois Corthay	picoBlaze	8	18	kintex-7	James	punctuation							##	14.7	0.33	2.0		X	vhdl	12	nanoblaze	asm	N	256	2K	Y							2015	2015		nanoblaze compatible, adjustable data width						
nanoblaze	https://opencor	beta	Francois Corthay	picoBlaze	8	18	kintex-7	James	Brakef	247						169	##	14.7	0.33	2.0	113.2	X	vhdl	12	nanoblaze	asm	N	256	2K	Y							2015	2015		nanoblaze compatible, adjustable data width					
pacoblaze	www.blever.org	mature	Pablo Kocik	picoBlaze	8	18	spartan-3	Pablo Kocik		177						117	##	14.7	0.33	2.0	109.1	X	verilog	18	pacoblaze	Y	asm	N	256	2K	Y	57			2	2006			3 versions, behavioral coding						
pauloblaze	https://github.com	mature	Paul Genssler	picoBlaze	8	18																vhdl	7	pauloblaz	Y	asm	N	256	2K	Y							2015	2021		LUT6 req'd, course project, slower more LUTs than original	claims easier to modify				
picoBlaze	https://www.xil	stable	Ken Chapman	picoBlaze	8	18	kintex-7	James	Brakef	110						217	##	14.7	0.33	2.0	325.5	X	vhdl	1	kcsmp6	Y	asm	N	256	2K	Y							2003		https://en.wikipe	2 clocks/inst, no prog ROM	this is the original picoBlaze author			
picoBlaze	https://www.xil	stable	Ken Chapman	picoBlaze	8	18	spartan-3	James	Brakef	178						182	##	14.7	0.33	2.0	168.9	X	vhdl	1	kcsmp6	Y	asm	N	256	2K	Y							2003		https://en.wikipe	2 clocks/inst, no prog ROM	this is the original picoBlaze author			
picoBlaze	https://www.xil	stable	Ken Chapman	picoBlaze	8	18	kintex-7	James	Brakef	317						195	##	14.7	0.33	2.0	101.6	X	Y	vhdl	19	kc705_kcp	Y	asm	N	256	2K	Y							2003		https://en.wikipe	2 clocks/inst	this is the original picoBlaze author		
riscuva1	https://www.sc	stable	S. de Pablo	picoBlaze	8	14	kintex-7	James	Brakef	109						370	##	14.7	0.33	2.0	560.7	X	verilog	1	riscuva1_pme	N	Y	256	1K	Y	35						2006	2006	https://github.com	Verilog source included in PDF file	also VHDL version by Bikash Gogoi with identic				
wb4pb	https://opencor	stable	Stefan Fischer	picoBlaze	13	13	kintex-7	James	incomplete port to kcp							##	14.7	0.33	3.0			Y	vhdl or v	14	picoBlaze_wb_uart	Y	Y										2010	2013	https://en.wikipe	software add-on for picoBlazeSoftware	ported to kcsmp6				
wb4pb	https://opencor	stable	Stefan Fischer	picoBlaze	13	13	spartan-3	Stefan Fische		309						102	##	14.7	0.33	3.0	36.2	X	Y	vhdl or v	14	picoBlaze_wb_uart	Y	Y										2010	2013	https://en.wikipe	software add-on for picoBlazeSoftware	kcsmp3 only works for Spartan 3			
microwatt	https://opencor	beta	Anton Blanchard	PPC	32	32																X	vhdl	37	topelev	Y	yes	Y	4G	4G	Y							2019	2022	https://openpowe	open source PPC from IBM	supports microPython, beta stage			
power_a2	https://github.com/openp	beta	(BM) (open PPC)	PPC	64	32	vu3p-2		TCL files														vhdl	285		Y	yes	Y	16E	16E	Y				32			2019	2020		PPC RTL, asic gate RTL	Virtex VU3P-2 FPGA implementation (380K lut)			
lutiac		custom	David Galloway, David	reg	16	NA	stratix-4	David Galloway		140						198		0.67	1.0	947.6			vhdl & verilog					64	N	64				32	3	2010			Talks at Un. Toron	synthesis maps PC into code					
octavo	http://fpagcpu.c	reg	Charles LaForest	reg	16	16	stratix-4	Charles LaFor		500						550		0.67	1.0	737.0			verilog	18	Octavo	Y	asm	N							14	16	10	2012	2019	https://github.com	8 core barrel, adjustable data width	"= performance across word sizes, no call/rtn			
16bitcpu	https://github.com	simulation	Winston Van	risc	16	16																vhdl	19	top	Y	asm	N	1K	1K	N	16						2020			Custom 16 bit CPU and datapath in VHDL inspired by RISC-V					
24bit_up	https://github.com	alpha	Harshl Mittal	RISC	24	24	zu-3e	James	area o	3535	2166					187	##	v21.1	0.80	1.0	42.2	X	verilog	17	processor	Y	N	16M	16M	N	17				32			2019	2019	https://github.com	basic 24-bit RISC, course work	big Off count, multiple writes to register file			
8bit_piped_pro	https://opencor	stable	Maresh Sukhdeo Palv	RISC	8	16	kintex-7	James	swapp	1049						370	##	14.7	0.33	1.0	116.4	X	vhdl	28	top	Y											2013	2017	https://github.com	uses Perl as assembler	use Perl to generate ROM file				
8bit_piped_pro	https://opencor	stable	Maresh Sukhdeo Palv	RISC	8	16	zu-3e	James	vivado	1500	1822					500	##	v21.1	0.33	1.0	110.0	X	verilog	28	top	Y											2013	2017	https://github.com	uses Perl as assembler	use Perl to generate ROM file				
a_tiny_up	https://www.aurora.c	errors	Simon Moore, Frankie	RISC	32	32	aria-5	James	tiny LU	35						##	q18.0	0.67	1.0			system	1	TinyComp	Y	asm	N	Y	1K	1K	N	13	128					2007	2011	https://www.cl.ca	from Thacker's version, Un Cambridge course				
a_tiny_up	https://www.aurora.c	errors	Chuck Thacker	RISC	32	32	zu-3e	James	missing files							##	v21.1	0.67	1.0			verilog	1	TinyComp	Y	asm	N	Y	1K	1K	N	13	128						2007	2007	https://www.cl.ca	104 lines of verilog, Thacker (wikipedia) deceased			
a2z	https://hackada	errors		RISC	16	24	kintex-7	James	replace Altera RAM wit							14.7	0.67	1.0				verilog																2016	2018		runs on Cyclone IV				
a2z	https://hackada	errors		RISC	16	24	zu-3e	James	area cot							##	v21.1	0.67	1.0			verilog																2016	2018		runs on Cyclone IV				
a2z	https://hackada	stable		RISC	16	24	yclone-4	James	Brakef	1524						62	##	q17.0	0.67	1.0	27.4		verilog																2016	2018		runs on Cyclone IV			
aap	https://github.com	stable	Simon Cook	RISC	16	16	aria-2	James	Brakef	7193						393	##	q18.0	0.67	1.0	36.6		verilog	7	deo_nano	Y	yes	Y	64K	16M	Y							64			2015	2016	http://www.emba	Includes Altera project	4 to 64 reg, 24-bit pc, no status reg
aiup/aiup_m	http://www.emb	stable	Yamin Li, Wanming Ch	RISC	8	16	yclone-4	James	Brakef	10630						306	##	q18.0	0.67	1.0	19.3		verilog	7	deo_nano	Y	yes	Y	64K	16M	Y							64			2015	2016	http://www.emba	Includes Altera project	4 to 64 reg, 24-bit pc, no status reg
aiup/aiup_m	http://www.emb	stable	Yamin Li, Wanming Ch	RISC	8	16	aria-2	James	Brakef	121						298	##	q13.1	0.17	2.0	205.4	IX	vhdl	1	cpu	N	N	64K	64K	Y	16						4			1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst	
aiup/aiup_pi	http://www.emb	stable	Yamin Li, Wanming Ch	RISC	8	16	kintex-7	James	Brakef	138						318	##	14.7	0.17	3.0	128.3	IX	vhdl	1	cpu	asm	N	64K	64K	Y	16						4			1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst	
aiup/aiup_pi	http://www.emb	stable	Yamin Li, Wanming Ch	RISC	8	16	kintex-7	James	Brakef	198						375	##	14.7	0.17	2.0	157.9	IX	vhdl	1	cpu	asm	N	64K	64K	Y	16						4			1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst	
aiup/aiup_se	http://www.emb	stable	Yamin Li, Wanming Ch	RISC	8	16	kintex-7	James	Brakef	136						313	##	14.7	0.17	8.0	48.1	IX	vhdl	1	cpu	asm	N	64K	64K	Y	16						4			1996	1998		MIPS/inst reduced due to few inst		
altium/TSK300	http://techdocs.altium	proprietary	Altium	RISC	32	32	spartan-3	Altium		2426						4	50		1.00	1.0	20.6	AIIX	proprietary			Y	yes	N	64K	4G	Y							2004	2017	CR0140.pdf, http://	frozen, asm, C, C++, schem, VHDL & default clock 50MHz, opt mult/div				
alwcpu	https://opencor	alpha	Andreas Hilvarsson	RISC	16	16	kintex-7	James	Brakef	377						194	##	14.7	0.67	1.0	345.5	ILX	vhdl	7	top	pme	N	N	64K	64K	Y				16			2009	2010		lightweight CPU	maximal features			

_up_all_soft folder	opencores or primary link	status	author	style / clone	data inst	inst	FPGA	report ter	com ents	LUTs ALUT	Off	LUT? inst	blks ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool type	ftg ch	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments			
fpge4_mips16	http://www.fpg	stable	Van Loi Le	RISC	16	16	kintex-7	James Brakef	369		6			200	##	14.7	0.67	1.0	363.1	X	verilog	8	mips_vhdl		N	65K	65K	13	8	8	2017	2017		educational, no block RAM inferred	actual prog & data mem and alu as mips16_16				
fpge4_mips16	http://www.fpg	stable	Van Loi Le	RISC	16	16	kintex-7	James Brakef	352		6			213	##	14.7	0.67	1.0	405.0	X	verilog	8	mips_vhdl		N	65K	65K	8	8	8	2017	2017		educational, no block RAM inferred	actual prog sz=16, actual data mem sz=256				
fpgecomputer	https://github.c	errors	Milana Vidakovic	RISC	16	16	aria-2	James errors			A				##	q18.0	0.67	4.0		Y	verilog	10	computer	Y	asm	N	64K	64K	Y	25	8	2018	2018	https://mvidakov	16-bit CPU, 64KB, UART (115200 bps), and VGA				
fpgecomputer	https://github.c	errors	Milana Vidakovic	RISC	16	16	kintex-7	James errors			A				##	14.7	0.67	4.0		Y	verilog	10	computer	Y	asm	N	64K	64K	Y	25	8	2018	2018	https://mvidakov	16-bit CPU, 64KB, UART (115200 bps), and VGA				
ftc4	https://github.c	alpha	Robert Finch	RISC	64	32															verilog		FT64v3b	Y	yes	Y	16E	16E	Y			2017	2018	https://www.ama	4th attempt at 64-bit core (raptor64), amazon kindle book, L1 & L2 icaches & L1 dec				
gaia	https://github.com/nyuic		Tuichi Nishiwaki	RISC	32	32														X	verilog	31	top	Y	yes	Y	4G	4G	Y			2015	2022	https://www.ama	ray-tracing in OCaml, custom CPU, col many VHDL record types				
gbox16-gpu	https://github.com/nyuic	chomplet	engineers-box	RISC	16	16														X	verilog	6	gumut-r	Y	asm	N	Y	256	4K	Y			2007			Digital schematic, based on NVIDIA and AMD arch			
gumut	http://diagonalizer	stable	Peter Ashenden	RISC	8	18	kintex-7	James Brakef	388		6			259	##	14.7	0.33	1.0	220.7	IX	verilog	6	gumut-r	Y	asm	N	Y	256	4K	Y			2007			See Digital Schematic: An Embedded Systems Approach Using VHDL			
harvard_arch	https://github.com/omar		omarehadeday	RISC	32	32															vhdl	135	harvard_proc	Y	asm	N	Y						2021			hybrid scalar & vector processor	many source files		
hicovec	https://opencor	beta	Harald Manske, Gund	RISC	32	32	kintex-7	James compiler errors			6					14.7	1.00	1.0			vhdl	28	cpu	Y	asm	N			Y			2008	2010						
hpc-16	https://opencor	beta	Umais Siddiqui	RISC	16	16	kintex-7	James Brakef	871		6			152	##	14.7	0.67	1.0	116.6	X	vhdl	20	cpu	Y	asm	N	64K	64K				2005	2015						
ice_mk2	https://github.c	alpha	Mario Hoffmann	RISC	16	16															verilog	8	top	Y	asm	N	4K	4K	N	16	16	2011	2020	https://hackaday.o/project/174049-ice-cpu-mk-i	variant of fpga4student				
IDEA	https://github.c	alpha	Hui Yan Cheah et al	RISC	16	32	virtex-6	Liu Chu unabl	321		6	1	2	405		13.2	0.67	1.0	845.3	X	verilog	22	cpu_top	Y	yes	N	Y	64K	64K	N	24	32	9	2011	2016	https://hackaday.o/project/174049-ice-cpu-mk-i	uses DSP slice in barrel mode for ALU from GitHub, rg'd NOPs lower actual results		
itib-proc	https://github.com/preet		Preetam Pinnada	RISC	16	16															vhdl	17	itib_proc		N							2020			very little doc, sizeable state machine				
top16b	https://github.c	alpha	Doug Gilliland	RISC	8	16															Y	vhdl	51	cpu_top	Y	asm	N	4K	4K	Y	11	8	2021	2022	https://hackaday	I/O Processor with minimal instruction set of peripherals			
jam	https://github.c	stable	Johan Thelin et al	RISC	32	32	kintex-7	James Brakef	1396		6			159	##	14.7	1.00	1.0	113.7	X	vhdl	17	cpu_sys	Y	asm	N	Y	128K	128K			32	5	2002	2014		serial multiply & divide	took out clock divider	
jam	https://github.c	stable	Johan Thelin et al	RISC	32	32	kintex-7	James Brakef	1369		6			143	##	14.7	1.00	1.0	104.2	X	vhdl	17	cpu	Y	asm	N	Y	128K	128K			32	5	2002	2014		serial multiply & divide		
jan_e_nn	https://github.c	stable	Suresh Devanathan	RISC	4	8	kintex-7	James Brakef	723		6			178	##	14.7	0.33	1.0	81.4	X	vhdl	3	Processor	Y	asm	N					27	16	2002			neural network microprocessor, specialized registers			
jca	https://github.c	stable	John Cronin	RISC	8	32	kintex-7	James replac	3287		6	3	3	157	##	14.7	0.33	1.0	15.8	IX	Y	verilog	17	soc	Y	asm	N	Y	256	256	Y	16	4		2020			has VGA controller, plays Pong	altera memories
jimmy	https://github.com/kuash		Eduardo Corpeho	RISC	8	8															verilog	2	jimmy	Y	asm	N	Y	256	256	Y	16	4		2020			educational, 4 regs, 8-bit adr spaces	vendor neutral source code	
jpui16	https://github.c	stable	Josuan Alvarado	RISC	16	26	kintex-7	James missing RAM files			6						0.67	1.0			vhdl	9	JPU16	Y	asm	N	64K	64K				2012			32 deep call stack, 8 addressing modes				
kcp-risc	https://github.com/krant		Kiran & Aluru	RISC	32	32															verilog		KLC32	Y	asm	N	4G	4G				2018	2020		only two register fields + shift amount				
kic32	https://opencor	planning	Robert Finch	RISC	32	32	kintex-7	James Brakef	3790		6	4	1	200	##	14.7	1.00	4.0	13.2	X	verilog	25	KLC32	Y	asm	N	4G	4G	Y			2011	2012	https://github.c	single ported block RAM register file	heavy use of includes			
kpu	https://github.c	alpha	Andrea Corallo	RISC	32	32	kintex-7	James missin	6178		6	3		19	##	14.7	1.00	1.0	3.0	X	verilog	19	kpu	Y	yes	N	Y	4G	4G			32	2016	2018	http://andreaora	KPU is a minimal system on chip written used as testbench for the KPU core			
kraken16	https://people.e	alpha	Bruce R. Land	RISC	18	18	kintex-7	James Brakef	281		6	1	278	##	14.7	0.67	1.0	662.3	X	Y	verilog	1	DE2_TOPU	Y	asm	N	256	256	N	22	16	2008		https://people.e	Cornell course material				
latticemicro8	http://www.latt	stable	Lattice Semiconductor	RISC	8	18	LFE2	Lattice Semic	265		4	1	104			0.33	2.0	64.4	ILX		vhdl	10	isp8_core	Y	yes	N	256	4K	Y		32	2005	2010	https://en.wikiped	16 deep call stack, four configurations	tool kit: LMS for Diamond3.10			
lc-3	https://github.com/Sacus		Sudhanshu Gupta	RISC	16	16															vhdl			Y	asm	N	64K	64K	Y	16	8	2017		https://en.wikiped	from book: 978-0072467505 by Patt	appendx has schematic			
limen	https://github.com/dominik		Dominik Salvat	RISC	16	16															vhdl	12	core	Y	asm	N	64K	64K	N	20	8	2018	2021		teenager, highschool thesis				
lion	https://github.com/lliont		Theodoulos Liantakis	RISC	16	16															Y	vhdl	7	lionsystem	Y	yes	N	64K	64K	Y		8	2015	2019	https://hackaday	custom gaming CPU, mem segments	software in C#, has BASIC		
lion	https://github.com/lliont		Theodoulos Liantakis	RISC	16	16															Y	vhdl	7	lionsystem	Y	yes	N	64K	64K	Y		8	2015	2021	http://users.sch	custom gaming CPU, mem segments	new directory, same RTL, Mister project		
lion	https://github.com/lliont		Theodoulos Liantakis	RISC	32	32	kintex-7	James Brakef	850		6	3	1	196	##	14.7	1.00	2.0	115.4	AIX	Y	vhdl	7	lionsystem	Y	yes	N	1M	1M	Y		8	2015	2022	http://users.sch	custom gaming CPU, Altera BDF files	new 32-bit version, Mister project		
lpx32	https://opencor	beta	Alex Kuznetsov	RISC	32	32	kintex-7	James Brakef	948		6	4	2	250	##	v21.1	1.00	2.0	131.9	AIX	vhdl	20	lpx32u	to	Y	asm	N	4G	4G	Y	30	256	3	2016	2022	https://lpx32.gith	register file in block RAM	vendor neutral source code, no div inst	
lpx32	https://opencor	beta	Alex Kuznetsov	RISC	32	32	zu-3e	James Brakef	948		6	4	2	250	##	v21.1	1.00	2.0	131.9	AIX	vhdl	20	lpx32u	to	Y	asm	N	4G	4G	Y	30	256	3	2016	2022	https://lpx32.gith	register file in block RAM	vendor neutral source code, no div inst	
manik	https://www.ds	stable	Sandeep Dytt	RISC	32	32	kintex-7	James needs editing to supp			6					14.7	0.33	1.0			vhdl	45	manik2to	Y	yes	N	4K	4K	Y		16	2002	2006	www.niktech	optional data & inst caches	supports Xilinx, Altera, Actel, Lattice; broken w			
marca	https://github.c	stable	Wolfgang Puffitsch	RISC	16	16	aria-2	James Brakef	1763		A	22	157	##	q13.1	0.67	6.0	10.0			Y	vhdl	40	marca	Y	asm	N	8K	16K	Y	75	16	4	2007	2009		serial multiply & divide	clks/inst is approx	
mark_ii	https://github.com/Vladislav		Vladislav Mlejnecky	RISC	32	32															Y	vhdl	mark_ii	Y	yes	Y	16M	16M	N		16	2017	2018		system on chip written in VHDL	custom PCB with MAX10			
mera400f	https://github.com/jakub		Jakub	RISC	16	16															verilog	77	mera400f	Y	yes	N	64K	64K	Y			2020			reimplementation of MERA-400 CPU, Polish, Mera400 was TTL up				
micro_nating	https://github.c	mature	Geoff Natin	RISC	16	16															vhdl	56	processor final		Y	asm	N	64K	64K	N	10	9	2016	2016		microcoded instruction set processor, educational			
minimips	https://opencor	stable	Samuel Hangouet	RISC	32	32	kintex-7	James Brakef	2939		6	8		118	##	14.7	1.00	1.0	40.1	X	vhdl	12	minimips	Y	yes	N	4G	4G			32	5	2004	2018		based on MIPS I			
minimips_supe	https://opencor	alpha	Miguel Cafruni	RISC	32	32															vhdl	18	minimips	Y	asm	N	4G	4G			32	5	2017	2018		based on MIPS I	dual issue to two pipes, 16-bit multiplier		
mips_16	https://opencor	stable	Doyya Doyya	RISC	16	16	kintex-7	James collapsed in compile			6					14.7	1.00	1.0			verilog	12	mips_16	Y	asm	N	64K	64K	13	8	5	2012	2013	https://m-labs.hk	Educational 16-bit MIPS Processor				
misc	https://github.c	stable	M-Labs	RISC	32	32	aria_2	python source code run thru migen								q13.1	0.80	1.0		ILX	V*HDL			Y	yes	N	4G	4G	Y		32	2007	2019	https://m-labs.hk	Video IP for Mist & others	choice of latticemicro32 or mor1kx up			
mist1032	https://github.c	stable	Takahiro Ito	RISC	32	32	aria_2	James altera	10801		A	4	125	98	##	q18.0	1.00	1.0	9.1		system v	50	mist32e1q	Y	asm	N	4G	4G	Y		64	2014			mist32 up: embedded version				
mist1032	https://github.c	errors	Takahiro Ito	RISC	32	32	aria_2	James altera mem			A	4	138	32	##	q18.0	1.00	1.0			verilog	87	mist1032sa																

#	up_all_folders	opencores or primary link	status	author	style / clone	data size	FPGA	reporter	com ents	LUTs ALUT	Dff	LUT7	muls	blk ram	F max	date	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	SOC	src code	#src files	top file	doc	tool chain	flg pt	Hw/d	max dat	max inst	byte adrs	# inst	adr mod	# reg	pip e len	start year	last revis	secondary web links	note worthy	comments	
plasma_cortex-processor-core	https://github.com/Nucleon	untested	Dylan Brophy	RISC	32	16						6					1.00	1.0		X		vhdl	4	cpu	Y	yes	N	N	4G	4G	Y	16	32	8	2018		https://hackaday.io/project/160180-plasma-cortex-open-source-cpu-in-vhdl				
propeller	https://github.com/ChipGracey	stable	Steven Hua	RISC	32	32																verilog			Y	yes	N	N	4G	4G	Y	16	32	2	2018	2018		clean, simple, prop classwork	Quartus proj, basic RISC instructions		
propeller_p8x32	https://www.p8x32.com	stable	Chip Gracey	RISC	32	32	kintex-7-3	James Brakef	9498					20	160	##	14.7	1.00	0.1	134.8	X		verilog	9	top	Y	yes	N	N	64K	64K	N	18	4	16	2020		https://github.com	original propeller has verilog (FPGA) ISA: op/ddd/sss format with predication	eight propellers, clocking from ucf file derived from NICE: http://www.vaxm	several FPGA card build files
qnice-fpga	https://github.com/qnice-fpga	stable	Bernid Ulmann	RISC	16	16						A	4			144	###	q13.1	1.00	1.0	46.9	I	system v	1	qnice32	Y	yes	N	N	4G	4G	Y	32	4	2010	2011	https://github.com	grisc32 wishbone compatible risc core used in his class, also uses eP32	for PhD thesis		
qrisc32	https://opencore.org.uk/qrisc32	alpha	Vlachoslav	RISC	32	32	arria-2	James Brakef	3075													verilog	1	qnice32	Y	yes	N	N	256	32K	Y			1998	1999				huge download, canceled		
qs5-rible	https://www.san	stable	John Ribble	RISC	8	16	kintex-7-3	James Brakef	468													Y	vhdl	14	r8 uc	Y	asm	N	64K	64K	N	35	16	2021			university project, doc in portuguese	expanded R8 ISA			
r32v2020	https://github.com/dougl		Doug Gilliland	risc																														2019			16 register sets, inst & data cache, m	ISA not finished, core runs			
r8-core	https://opencore.org.uk/r8-core	alpha	Robert Finch	RISC	64	32																verilog	5	raptor64	Y	yes	Y	Y	4G	4G	Y	105	2	96	9	2005	2013	https://github.com	verilog implementation of Python emulator, six 16-bit registers		
raptor64	https://opencore.org.uk/raptor64	redfat00	Robert Finch	risc	8	16																verilog	5	raptor64	Y	yes	Y	Y	4G	4G	Y	105	2	96	9	2005	2013	https://github.com	verilog implementation of Python emulator, six 16-bit registers		
risc_core_i	https://sourceforge.net/projects/risc-core-i	beta	Manuel Imhof	RISC	16	16	kintex-7-3	James Brakef	349			6	1		526	###	14.7	0.67	3.0	336.8	X	B	vhdl	13	CPU	Y	asm	N	1K	1K	Y			8	4	2001	2009		Harvard arch, thesis project	derived clocks: estimated derating	
risc0	https://sourceforge.net/projects/risc0	stable	Niklaus Wirth	RISC	32	32	kintex-7-3	James Brakef	1186			6	1	4	6	110	###	14.7	0.67	1.0	61.9	X	verilog	8	RISCU	Y	yes	N	4G	4G	Y			8	2011		https://user.eng.uci.edu/~wirth	minimalist Wirth, education tool	single cycle, pipeline & OO variants	Little Computer (LC-896) derivative	
risc16_archer	https://github.com/nicklas-wirth/archer	beta	Alexander Archer	RISC	16	16																vhdl	12	cpu	Y	yes	N	64K	64K	N	9	8	8	2000	2015	https://user.eng.uci.edu/~wirth	educational	single cycle, pipeline & OO variants	Little Computer (LC-896) derivative		
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-2e	James Brakef	2001	392	6	4		177	###	v20.1	1.00	1.0	88.3	ILX		verilog	2	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry		
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	1936	392	6	4		213	###	v21.1	1.00	1.0	109.9	ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry		
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	kintex-7-3	James Brakef	2441			6	4	1	92	###	14.7	1.00	1.0	37.8	ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v21.1	1.00	1.0		ILX		verilog	8	RISC5	Y	yes	Y	Y	4G	4G	Y			16	2013	2017	http://www.astron.ch/~wirth/risc5.html	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry	
risc5	http://www.proj-beta	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	2441			6	4		213	###	v																								

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	report ter	com ents	LUTs ALUT	Off	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool type	ftg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments			
verilog-harvard	https://github.com/jaywc	untested	Jae-Won Chung	RISC	16	18	zu-3e	James	multi-driven net	6					##	v21.1	0.67	1.0		X	verilog	9	cpu09	Y	N	Y	64K	64K	N	23	4	5	2019	2015		multi-driven nets	DMA module and its interrupt mechanism		
verilog-harvard	https://github.com/jaywc	untested	Jae-Won Chung	RISC	16	18	zu-3e	James	multi-driven net	6					##	v21.1	0.67	1.0		X	verilog	10	cpu10	Y	N	Y	64K	64K	N	23	4	5	2019	2015		multi-driven nets	DMA interleaved with instructions that access		
vespa	http://www.arc	untested	David J. Lilja	RISC	32	32															verilog			Y	asm	N	4G	4G	N	16	32	2005	2005		from book: Designing Digital Computer Systems with Verilog 0-521-82866-X, Un. Mir				
vhdl-processor	https://github.com/lazyor	untested	Anurag Saha Roy	risc	8	16			incomplete source code												vhdl	8	processor V	Y	N	Y	256	256			16	2015	2015		"generic 8-bit processor"	no memory, just IO locations			
vhdl-simple-up	https://github.com/lazyor	untested	Pietro Lorefice	RISC	16	16	arria-2	James	ran out of memory	A					##	q18.0	0.67	1.0			vhdl	10	processor V	Y	N	N	64K	64K	N		16	2014	2014		simple processor using VHDL for logic	based on Gray's xsoc			
vhdl-simple-up	https://github.com/lazyor	untested	Pietro Lorefice	RISC	16	16	kinex-7-3	James	ran out of memory	6					##	14.7	0.67	1.0			vhdl	10	processor V	Y	N	N	64K	64K	N		16	2014	2014		simple processor using VHDL for logic	based on Gray's xsoc			
vrisc	https://github.com/jaywc	stable	Jay Valentine	RISC	32	32															verilog	21	processor V	Y	N	Y	4G	4G	Y	37	6	32	2017	2017		little-endian Harvard architecture RISC	simple caches		
wisc-sp13	https://github.com/jaywc	stable	Shyamal H Anadkat	RISC	16	16															verilog			Y	N	N	64K	64K	N		8	2007	2017		CS 552 term project : functional design of a microprocessor called the WISC-SP13				
wisc-sp13	https://github.com/jaywc	stable	Prayag Bhakar	RISC	16	16															verilog			Y	N	N	64K	64K	N		8	2007	2021		CS 552 term project : functional design of a microprocessor called the WISC-SP13				
xg	https://github.com/yehab		Simon Zhang	risc	8	9															system	24	top_level	Y	asm	N	256	256	Y	13	16	2016	2017		9-bit processor: 4:1:4 op-code, R0, R1 fields				
xgate	https://opencores.org	alpha	Robert Hayes	RISC	16	16	kinex-7-3	James Brakef	2778		6			159	##	14.7	0.67	1.0	38.3	X	verilog	7	xgate_top	Y	N	N				42	16	2009	2013		high pin count	Freescale XGATE co-processor compatible			
xr16	https://github.com	stable	Jan Gray	RISC	16	16	kinex-7-3	James Brakef	273		6			263	##	14.7	0.67	1.0	644.8	X	verilog	4	xr16	Y	N	N	64K	64K			16	1999	2001		handcrafted instruction set	tool FPGA P&R, speed mode better			
xr16	https://github.com	stable	Jan Gray	RISC	16	16	kinex-7-3	James Brakef	346		6			282	##	v20.1	0.67	1.0	547.0	X	verilog	4	xr16	Y	N	N	64K	64K			16	1999	2001		handcrafted instruction set	tool FPGA P&R, speed mode better			
xsoc	http://www.fpg	stable	Jan Gray	RISC	16	16	kinex-7-3	James very s	371		6			##	14.7	0.67	1.0		X	verilog	16	xsoc	Y	yes	N	N	64K	64K	Y	16	4	16	2000	2001		very compact, bare core	similar to xr16		
xstensa	https://ip.cadence	proprietary	tensilica/cadence	RISC	16	6.2	proprietary														proprietary						4G	4G			32	5.7		ch 8, Processor D	upward compatible family, sliding reg	ASIC usage, TIE tool generates RTL & software			
xthundercore	http://forum.x	alpha	majorjomo	RISC	32	32	kinex-7-3	James Brakef	793		6		2	193	##	14.7	1.00	1.0	243.7	X	vhdl	49	xtc	bm	yes	N	Y	4G	4G			16	5	2014		http://www.xthu	Gadget Factory Forum thread	In debug, no comments, mostly in simulation	
xucpu	https://opencores.org	alpha	Jurgen Defurne	RISC	16	16	spartan-6	James Brakef	356		6		4	187	##	14.7	1.00	1.0	524.8	X	Y	vhdl	25	system_4k			4G	4K					2015	2017		Experimental Unstable CPU			
xulak250c	https://opencores.org	mature	Dan Gisselquist	RISC	32	32	spartan-6	James Brakef	7936		6	4	25	87	##	14.7	1.00	1.0	11.0	X	Y	verilog				N	N	4G	4G	N	20	16	5	2015			uses ZIP CPU		
yasep	https://hackaday.io/proje	alpha	Yann Guidon	RISC	16	32	kinex-7-3	James	reduct	632		6		215	##	114.7	1.00	2.0	170.0	AX	vhdl	3	microYAE	Y	asm	N	N	2G	2G		51	16	2005	2018	www.youtube.com	JavaScript generated VHDL, revisions ongoing			
yfcpu	https://github.com	errors	Cory Walker	RISC	16	16	kinex-7-3	James	degen	18					##	14.7	0.67	1.0			verilog	2	yfcpu	Y	N	N	256	256	Y	5	1	16				Colin Mackenzie?	Educational	very simple	
ygrc8	https://hackaday.io/proje	alpha	Yann Guidon	risc	8	16															vhdl				N	N	256	256	Y	20	8	2017	2021	https://hackaday	educational uP with front panel	front panel: one button per op-code			
zbasic	https://github.com	mature	Dan Gisselquist	RISC	32	32															verilog	70	main	Y	yes	N	N	4G	4G	Y	35	16	5	2018	2020	https://github.com	bare bones variant of zippcu	autofpga builds complete system	
zippcu	https://github.com	stable	Dan Gisselquist	RISC	32	32	kinex-7-3	James Brakef	1687		6		2	218	##	14.7	1.00	1.0	128.9	X	Y	vhdl	7	zippcu	Y	N	N	4G	4G	Y	35	16	5	2015	2021	www.librecores.org	ISA has changed, multiple instruction	http://zippcu.com/zippcu/2018/01/01/zippcu	
riscv_cpu_veril	https://github.com/simulation		Elliot Liu	riscv	32	32	artix-7	James Brakef	config'd for sim	6					##	v22.2	1.00	1.0			verilog	26	RiscVCPU	Y	yes	N	N	4G	4G	Y	45	32		2022			Five-Stage Pipe RISC-V uP	has top schematic	
riscv_maximiscv	https://github.com/gsmel		Graeme Smecher	riscv	32	32	ku060	Graeme Sme	423	6				200	##	v22.2	1.00	4.0	118.2	X	vhdl	2	minimax	Y	yes	N	N	4G	4G	Y		32		2022			Two port register file	most 32-bit insns microcoded, limited 16-bit IS	
riscv_noel	https://www.gaisler.com		Charles Papon?	riscv	32	32	artix7	Charlel AKA st	13300		6			155			1.00	0.4	29.1		vhdl	1	noel	Y	yes	N	N	4G	4G	Y		32		2022		https://spinalhdl	OOO execution w/reg renaming, Superscalar(2 decode, 3 execution units, 2 retire), 2		
riscv_percival	https://github.com/artecs		ArTeCS (Un Madrid)	riscv	64	32	kinex7	ArTeC	largest	57129	27996	6		50	v20.2	1.00	2.0	0.4	X	system	~60		Y	yes	N	16E	16E	Y		32		2017	2022	https://github.com	Open-Source Posit RISC-V Core with Quire Capability, cav6(AKA Ariane) derivative				
riscv_reonv	https://github.com/icbfc		Jasas Castro	riscv	32	32	spartan-6	Wajih Yousef	3370	6				133			1.00	1.0	39.4		Y	vhdl	5		Y	yes	N	4G	4G	Y	45	32		2018		https://www.hind	Lightweight Cryptographic Instruction RISC-V version on Leon3 tools		
darkriscv	https://github.com	alpha	Marcelo Samsoniuk	risc-v	32	32	kinex-7-3	James Brakef	1422		6		1	167	##	14.7	1.00	1.0	117.2	X	verilog	2	darksovc	Y	yes	N	N	4G	4G	Y		32	2	2018	2018	https://blog.hack	written in one night, low line count	readme is descriptive, uses cache	
instant-soc	https://www.fpg	stable	Marcelo Samsoniuk	risc-v	32	32															vhdl				N	N	4G	4G	Y		32		2020	2022	https://github.com	converts C++ into VHDL, riscv-CPU & peripherals, unused instructions omitted			
kcp33000	https://github.com/simulation		Samuel Falvo II	risc-v	64	32	kinex-7-3	James trimm	2455	6				175	##	14.7	2.00	1.0	142.9	X	B	verilog	4	polaris	Y	yes	N	Y	16E	16E	Y		32	2016	2017	https://github.com	kernel #3, basic 64-bit RISC-V	uses state machine RTL generator	
leon3	http://www.gais	stable	Jiri Gaisler, Jan Anders	risc-v	32	32											1.00	1.0		AIXL	Y	vhdl	100s		Y	yes	Y	4G	4G			64	7	2003	2021	https://en.wikiped	RTL for LEON3, LEON5 and NOEL-V for microchip & xilinx RAD hard parts		
openc	https://github.com/T-head		T-Head Semiconductor	risc-v	32	32															verilog				Y	yes	N	N	4G	4G	Y		32		2021		https://www.cnx	Alibaba ASIC RISC-V uP: e902-e906-e906-and-e910, docs in Chinese, many many large	
reonv	https://github.com	untested	Lucas Castro	risc-v	32	32	kinex-7-3	James	many files		6				##	14.7	1.00	1.0			vhdl				Y	yes	N	N	4G	4G	Y		32	2017	2018	https://strjaliv	uses Leon infrastructure with risc-v ISA		
riscv_ariane	https://github.com	untested	pulp project	risc-v	64	32											1.00	1.0			verilog				Y	yes	Y	4G	4G	Y		32	6	2018	2022	https://github.com	single issue, in-order CPU which implements the 64-bit RISC-V ISA IMAC extensions, 1		
riscv_biriscv	https://opencores.org/pr		Ultra Embedded	risc-v	32	32															verilog				Y	yes	N	N	4G	4G	Y		32		2020		https://github.com	dual issue	also single issue version
riscv_black-par	https://github.com/black		Daniel Petrisco	risc-v	64	32															system verilog				Y	yes	Y	16E	16E	Y		32		2021			cache-coherent, RV64GC multicore		
riscv_bonfire	https://github.com/rado	proj	Thomas Hornschuh	risc-v	32	32	kinex-7	James Brakefield			6				##	14.7	1.00	1.0			vhdl			Y	yes	Y	4G	4G	Y		32		2018		http://bonfirecpu	avado project, based on kxp32	comingled kxp32 & RISCv; poorly organized git		
riscv_boom	https://github.com	untested	UC Berkeley	risc-v	32	32															scala			Y	yes	Y	4G	4G	Y	45	32		2022		https://boom-com	Berkeley Out-of-Order RISC-V Processor			
riscv_brisvc	https://asclab	untested	various	risc-v	32	32															bluespec verilog			Y	yes	Y	4G	4G	Y	45	32		2018	2020	https://opencores	six implementations of risc-v	Boston Un. Course work		
riscv_clarinet	https://github.com/HPC-L		Riya Jain et al	risc-v	32	32															bluespec verilog			Y	yes	Y	4G	4G	Y	45	32	5	2020		https://github.com	RISC-V with posit arithmetic, bluespec	verilog for riscv flute & (3) posit sizes		
riscv_clarv	https://github.com	stable	Robert Eady	risc-v	32	32	arria-2	James	Altera	2616	A			178	##	q18.0	1.00	1.0	68.2	I	B	system V	7	clarv	Y	yes	N	N	4G	4G	Y		32	6	2016	2017	https://www.cl.c	educational simple RISC-V implement	doesn't make use of block RAM RTL
riscv_cpu	https://github.com	untested	misha keshivshvili	risc-v	32	32															verilog			Y	yes	N	N	4G	4G	Y	45	32		2019	2019	https://www.yout	simple and easy to understand design		
riscv_croyde																																							

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst size	FGPA	repor ter	com ents	LUTs ALUT	Off	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool cpu	flt pt	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments			
riscv_rudolf	https://github.com/bobbi	stable	Jörg Mische	risc-v	32	32	kintex-7-	Jörg Mische	545		6				200	##	1.00	1.0	367.0	ALMX	verilog	4	pipeline	Y	yes	N	4G	4G	Y		32	5		2015	2021		RISC-V processor for real-time system	34 clock mult & divide	
riscv_rv01_cor	https://opencor	stable	Stefano Tonello	risc-v	32	32	kintex-7-	James Braker	13997		6	4	62	130	##	14.7	1.00	1.0	9.3	X	system	verilog	65	rv01_selfv	Y	yes	N	4G	4G	Y		32		2015	2017		all files in one directory	two self test tops	
riscv_rv12	https://github.c	untested	Roa Logic BV	risc-v	32	32	arria-2	James Brakefield			A				##	q18.0	1.00	1.0			system	verilog			Y	yes	N	4G	4G	Y		32			https://roalogic.com				
riscv_rv3n	https://github.com/riscv	untested	Li Xinbing	risc-v	32	32															verilog	17		Y	yes	N	4G	4G	Y		32		2020	2020		RV32IMC processor core, which has a new pipeline with "3+N" stages			
riscv_rvbs	https://github.com/riscv	untested	Alexandre Joannou	risc-v	32	32															bluespec	33		Y	yes	N	4G	4G	Y		32		2019	2020		description of the RISC-V instruction set in Bluespec, requires bluespec, no verilog code			
riscv_scarv-cpu	https://github.com/scarv	untested	Daniel Page	risc-v	32	32															Y	verilog	31	frv_core	Y	yes	N	4G	4G	Y		32		2019	2020		single channel hardened, no cache, branch prediction or virtual memory, research pro		
riscv_scr1	https://github.c	untested	Syntacore	risc-v	32	32	arria-2	James Brakefield			A				##	q18.0	1.00	1.0			system	47	scr1_top	Y	yes	N	4G	4G	Y		32		2017	2018					
riscv_scr1	https://github.c	untested	Syntacore	risc-v	32	32															system	47	scr1_core	Y	yes	N	4G	4G	Y		32		2017	2021					
riscv_serv	https://github.c	untested	Olof Kindgren	risc-v	32	32															verilog	17	serv_top	Y	yes	N	4G	4G	Y		32		2018	2021		RISC-V contest prize, 1-bit ALU	https://github.com/olofk/corescore		
riscv_serv	https://github.c	untested	Olof Kindgren	risc-v	32	32	icv40			215		6		0.5	##		1.00	32.0		X	verilog	52	serv_top	Y	yes	N	4G	4G	Y	45	32		2018	2021		6K cores in v37p3, reg-file in blk-RAM	https://github.com/olofk/corescore		
riscv_serv	https://github.c	untested	IIT Madras	risc-v	32	32											1.00	1.0			bluespec	25		Y	yes	N	4G	4G	Y		32	3	2014	2021		~8 different riscv cores, Madras India			
riscv_sifive	https://www.sifiv	asic		risc-v	32	32															proprietary			Y	yes	N	4G	4G	Y		32			https://www.sifiv	free Artix-7 bitstream				
riscv_sifive	https://www.sifiv	asic		risc-v	64	32															proprietary			Y	yes	N	4G	4G	Y		32			https://www.sifiv	ASIC IP house, 64-bit "freedom" core				
riscv_sodor	https://github.c	scala	UC Berkeley	risc-v	32	32															scala			Y	yes	N	4G	4G	Y		32			https://www.sifiv	free Artix-7 bitstream				
riscv_spu32	https://github.c	untested	Merten Maik	risc-v	32	32															Y	verilog	top		Y	yes	N	4G	4G	Y		32		2019	2021		actively being developed		
riscv_steel	https://opencores.org/pr	stable	Rafael Calçada	risc-v	32	32	zu-2e	James Braker	1775		6				208	##	v19.2	1.00	1.0	117.4	verilog	21	steel_top	Y	yes	N	4G	4G	Y		32	3		2020			github version has vivado proj	under grad thesis	
riscv_steel	https://opencores.org/pr	stable	Rafael Calçada	risc-v	32	32	arrix-7-3	James Braker	1784		6				116	##	v19.2	1.00	1.0	65.0	verilog	21	steel_top	Y	yes	N	4G	4G	Y		32	3		2020			github version has vivado proj	under grad thesis	
riscv_swerv	https://github.c	untested	Western Digital	risc-v	32	32	ZCU102	Westelhigh LI	30128		6	4	62				1.00	1.0			system	verilog			Y	yes	N	4G	4G	Y		32		2019	2020		9 stage pipe, dual issue	risc-v SoC for fpga, riscv_swerv_eh1_fpga now	
riscv_taiga	https://github.c	stable	Arti Matthews	risc-v	32	32	zynq			1551					1	123		1.00	1.0	79.3	IX	system	46		Y	yes	N	4G	4G	Y		32		2017	2022		TAIGA: A new RISC-V soft-processor f	33% smaller & 39% faster than LEON3	
riscv_tinsel	https://github.com/POET	untested	Ghaith Tarawneh	risc-v	32	32															bluespec	verilog			Y	yes	N	4G	4G	Y		32			https://poets-pro	message-passing architecture designed for FPGA clusters			
riscv_uriscv	https://github.c	ultra_embedded		risc-v	32	32											1.00	2.00			verilog	7	riscv_core	Y	yes	N	4G	4G	Y		32			2021			Simple, small, multi-cycle 32-bit RISC-V CPU implementation		
riscv_urv-core	https://github.c	error	Tomasz Wlostowski	risc-v	32	32	kintex-7-	James	missing files						##	14.7	1.00	1.0			verilog			Y	yes	N	4G	4G	Y		32		2015	2015					
riscv_vanilla	https://github.c	verified	Ben Marshall	risc-v	32	32	artix-7	Ben Marshall	2422		6				150		1.00	2.00	31.0		verilog	26	frv_cpu_a	Y	yes	N	4G	4G	Y		32	5		2019			"toy" 5 stage RISC-V CPU, implementing the rv32imc		
riscv_vanilla	https://github.c	verified	Ben Marshall	risc-v	32	32	zu-5e	James	JO lin	2422		6			##	v21.1	1.00	2.00			verilog	26	frv_cpu_a	Y	yes	N	4G	4G	Y		32	5		2019			"toy" 5 stage RISC-V CPU, implementing the rv32imc		
riscv_vexriscv	https://github.c	beta	Charles Papon	risc-v	32	32	artix-7	Charles Papon	481		6				346		0.52	1.0	374.1	X	scala		smallest	Y	yes	N	4M	4M	Y				2018			preformance #s for 8 configurations	"Briey" is SOC variant		
riscv_vexriscv	https://github.c	scala	Charles Papon	risc-v	32	32	artix-7-3	Charles Papon	1399		6				295		1.00	1.0	210.9	X	scala		full no cad	Y	yes	N	4G	4G	Y				2018			preformance #s for 8 configurations	"Briey" is SOC variant		
riscv_vexriscv	https://github.c	beta	Charles Papon	risc-v	32	32	artix-7	Charles Papon?			6						0.52	1.0		X	verilog			Y	yes	N	4M	4M	Y				2018			verilog source	scala not needed		
riscv_vhdl	https://opencor	errors	Sergey Khabarov	risc-v	64	32	kintex-7-	James	many files, missing typ		6				##	14.7	1.00	1.0			Y	vhdl & verilog			Y	yes	N	4G	4G	Y		32		2016	2018		System-On-Chip based on bare Rocke	both rocket & river cores	
riscv_vroom	https://github.c	stable	Paul Campbell	risc-v	32	32															system	51	cpu	Y	yes	N	4G	4G	Y		32		2019	2022		high-end RISC-V implementation	8 IPC (instructions per clock) peak, goal ~4 ave		
riscv_zscale	https://github.c	scala	UC Berkeley	risc-v	32	32															scala			Y	yes	N	4G	4G	Y		32		2015	2017					
riscv_zscale	https://github.c	scala	UC Berkeley	risc-v	32	32															schema	6		Y	yes	N	4G	4G	Y		32			2022			Digital schematic, 16-bit data paths,	micro-coded, multi-cycle	
riscv_zscale	https://github.c	scala	UC Berkeley	risc-v	32	32															verilog	15	ssrv_top	Y	yes	N	4G	4G	Y		32		2019	2020		Super-scalar out-of-order RV32IMC	performance: 6.4 CoreMark/MHz		
riscv_zscale	https://github.c	scala	UC Berkeley	risc-v	32	32															verilog	36	vbh	Y	yes	N	4G	4G	Y		32		2019	2020		Game Boy in Verilog, both CPU (SM8)	uses riscv_picrov32 core		
riscv_zscale	https://github.c	scala	UC Berkeley	risc-v	32	32															verilog	23	vscale_core	Y	yes	N	4G	4G	Y		32		2016	2017		riscv-rv32imc scale processor, depre	deprecated: not up to date (risc-v)		
riscv_zscale	https://github.c	scala	UC Berkeley	risc-v	32	32															verilog	3	yarvi_soc	Y	yes	N	4G	4G	Y		32	3		2016			no multiply or divide	simple implementation of RISC-V	
riscv_zscale	https://github.c	scala	UC Berkeley	risc-v	32	32															vhdl	50		Y	yes	N	4G	4G	Y	30	32	5	2014	2019		MIPS or RISC-V, Arduino support	https://www.youtube.com/watch?v=55MzKH		
riscv_zscale	https://github.c	scala	UC Berkeley	risc-v	32	32															Y	vhdl	26	EMZ1001A	Y	asm	N	Y	128	4K	59			2022			recreation of Iskra EMZ1001 4-bit mic	no black mark? Picture of original chip	
riscv_zscale	https://github.c	scala	UC Berkeley	risc-v	32	32															vhdl	136		Y	yes	N	4G	4G	Y				2014	2016		https://www.youtube.com/watch?v=55MzKH	Americans in Japan		
riscv_zscale	https://github.c	scala	UC Berkeley	risc-v	32	32															Y	vhdl	45	cpu	Y	yes	N	4G	4G	Y		16		2014	2020		https://www.cnx	different from jcore_aka_sh2, schematic for Spartan-6 board	
riscv_zscale	https://github.c	scala	UC Berkeley	risc-v	32	32															Y	vhdl	34	fpu	Y	yes	N	4G	4G	Y		32		2016	2017		https://dl.acm.org	eight cores, reviews comparable proj	vivado flit-pt IP, benchmarks, wikipedia: GPGE
riscv_zscale	https://github.c	scala	UC Berkeley	risc-v	32	32															Y	verilog	22	boy	Y	yes	N	4G	4G	Y				2019			Game Boy in Verilog, both CPU (SM8)	also https://github.com/neildryan/GBA	
riscv_zscale	https://github.c	scala	UC Berkeley	risc-v	32	32															Y	vhdl	82	leon	Y	yes	N	4G	4G	Y		64	5	1999	2003		large config file, hard-ardc asic	https://www.gaisler.com/index.php/products	
riscv_zscale	https://github.c	scala	UC Berkeley	risc-v	32	32															Y	vhdl	90	leon	Y	yes	N	4G	4G	Y		64	5	1999	2003		LUT #s from Mios vs Leon2 comparison	https://www.gaisler.com/index.php/products	
riscv_zscale	https://github.c	scala	UC Berkeley	risc-v	32	32															Y	vhdl	100s	leon3x	Y	yes	N	4G	4G	Y		64	7	2003	2021		customized for "50 FPGA boards,	xls with utilization for all targets	
riscv_zscale	https://github.c	scala	UC Berkeley	risc-v	32	32															Y	vhdl	100s	leon3x	Y	yes	N	4G	4G	Y		64	7	2003	2021		little documentation, CPLD implem	*.1 schematics, also mpro3	
riscv_zscale	https://github.c	scala	UC Berkeley	risc-v	32	32															Y	vhdl	100s	leon3x	Y	yes	N	4G	4G	Y		64	7	2003	2021		reduced version of OpenSPARC T1	Vivado run	
r																																							

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst size	FPGA	report ter	com ents	LUTs ALUT	Off	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chai	ftg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e log	start year	last revis	secondary web link	note worthy	comments			
secretblaze	http://www.lirmm.fr/ADAC	stable	Lyonel Barthe	uBlaze	32	32	spartan-3	Lyonel Barthe	1563		4				91	112.1	1.00	1.0	58.2	X	vhdl	26	sb_core	Y	yes		4G	4G	Y	86	32	5	2010	2012	www.lirmm.fr/ADAC				
mvp	http://vectorblox.com	stable	VectorBlox Computing	vect	8	32	zynq45-7	vectorblox	39856		6	64	81	175	##	v17.2	1.00	0.1	35.1		proprietary			Y													MXP Matrix Processor is a scalable SoC LUT count for 8 lanes with custom inst		
symphony	http://www.ece.uva.nl	stable	Jason Yu	vect	32	32														verilog	47	vpu_top	Y	yes	Y	4G	2M	Y		32	4	2007	2008			vector addtion to NIOS			
iemberg	https://github.com/vtvan	stable	Wolfgang Puffitsch	VLIW	32	32	cyclone-4	James Brakef	37459		4	25	54	43	##	q13.1	1.00	1.0	1.1	I	vhdl	57	core	Y	yes	Y	4G	2M	Y		32	4	2011		http://www2.imm.dtu.dk		upto 4 inst/clock		
p-vex	https://github.com/vtvan	stable	Thijs van As	VLIW	32	32	kintex-7-3	James bypast	1660		6		1	233	##	14.7	1.00	1.0	140.1		vhdl	26	system_cpu	Y	yes	N	64K	64K	Y							probable degeneracy, LUT RAM for program m			
spam-1	https://github.com/vtvan	simulation	John Loneragan	vlw	8	48														verilog	19	sysarch	Y	yes	N	Y	256	1K	Y							8 Bit CPU Hardware Implementation			
tinyvliw8	https://opencores.org	alpha	Oliver Stecklina	x86	32	32	kintex-7-3	James hakef	895		6				149	##	14.7	0.33	1.0	55.0	X	vhdl	19	sysarch	Y	yes	N	Y	256	1K	Y						tinyVLIW8 soft-core processor		
ao486	https://opencores.org	beta	Aleksander Osman	x86	32	8	zu-3e	James Brakef	altera avalon IO		6									I	Y	system	85	ao486	Y	yes	Y	4G	4G	Y							complete 486, SoC configuration		
ao486	https://opencores.org	beta	Aleksander Osman	x86	32	8	cyclone-4	James Brakef	36094		4	4	47	46	##	q13.1	1.00	1.0	1.3	I	Y	system	85	ao486	Y	yes	Y	4G	4G	Y							complete 486, SoC configuration		
ao486 mister	https://github.com/vtvan	beta	Sorgellig	x86	32	8	zu-3e	James vivado defaults			6									I	Y	system	85	ao486	Y	yes	Y	4G	4G	Y							mister version of ao486: reworked with many readme has screen shots, very readable RTL		
cpu basic	https://github.com/vhdf			x86	8	8	cyclone-4	vhdf		3558		4									vhdl	7	top	Y	yes	N	64K	64K	Y	26	16					32-bit CPU with x86 inst. format			
cpu86	http://www.ht-labs.com	beta	Hans Tiggele	x86	8	8	kintex-7-3	James Brakef	3421		6	1			127	##	14.7	0.17	2.0	3.1	X	vhdl	23	cpu86_top	Y	yes	N	N	1M	1M	Y							8088 clone	
mc186	https://github.com/vtvan	stable	Ted Fried	x86	16	8	kintex-7-3	Ted Fried	308		6		4	180			0.67	20.0	19.6	X	verilog	3	EU	Y	yes	N	N	1M	1M	Y							microcoded, meets original 8088 timing@100MHz		
next186	https://opencores.org	stable	Nicolae Dumitrache	x86	16	8	arria-2	James Brakef	1966		A	2			77	##	q13.1	0.67	2.0	13.1	IX	verilog	4	Next186	Y	yes	N	N	1M	1M	Y							boots DOS	
next186_soc	https://opencores.org	stable	Nicolae Dumitrache	x86	16	8	kintex-7-3	James	translate errors		6	1					##	14.7	0.67	2.0		Y	verilog	40	rd186	Y	yes	N	N	1M	1M	Y							SoC version of next186
next186mp3	https://opencores.org	stable	Nicolae Dumitrache	x86	16	8	kintex-7-3	James			6	1					##	14.7	0.67	2.0		Y	verilog	16	rd186	Y	yes	N	N	1M	1M	Y							boots DOS, has DSP core, no x86 source
rf8088	https://opencores.org	planning	Robert Finch	x86	16	8	kintex-7-3	James Brakef	4514		6	4			174	##	14.7	0.67	3.0	8.6	X	verilog	57	rf8088	Y	yes	N	N	1M	1M	Y							8-bit memory data, e.g. 8088	
80186	https://github.com/vtvan	stable	Jamie Iles	x86	16	8	cyclone-V	Jamie Iles	1750		A				60		0.67	2.0	11.5	I	Y	system	50	core	Y	yes	N	N	1M	1M	Y							80186 binary compatible core	
sp-1586	https://github.com/vtvan	stable	Lini Mestari	x86	32	8	kintex-7-3	James Brakef	32144		6	4	28	73	##	14.7	1.00	2.0	1.1	X	verilog	37	top_sys	Y	yes	Y	4G	4G	Y							gate level dsqn, vivado project also			
sub86	https://opencores.org	alpha	Jose Risetto	x86	16	8	kintex-7-3	James Brakef	1916		6				172	##	14.7	0.67	3.0	20.1	X	verilog	1	sub86	Y	yes	N	N	64K	64K	Y	7						very small x86 subset core	
v586	https://opencores.org	beta	Jose Risetto	x86	32	8	kintex-7-3	James Brakef	22282		6	12	16	102	##	14.7	1.00	2.0	2.3	X	verilog	22	v586	Y	yes	N	N	1M	1M	Y							MMU & caches, branch cache		
v586	https://opencores.org	beta	Jose Risetto	x86	32	8	zu-3e	James vivado defaults			6	12	16	102	##	v21.1	1.00	2.0		X	verilog	22	core	Y	yes	N	N	1M	1M	Y							limited set of x86-64 operations		
y86-64	https://github.com/vtvan	early	Adithya Sunil	x86	64	8															verilog			Y	yes	N	N	1M	1M	Y							educational		
zet86	https://github.com/vtvan	alpha	Zeus Marmolejo	x86	16	8	kintex-7-3	James Brakef	3642		6	1			68	##	14.7	0.67	2.0	6.2	X	verilog	32	fpga_zet	Y	yes	N	N	1M	1M	Y							equivalent to 80186, boots M5-DOS	
fz88	https://opencores.org	stable	Fabio Pereira	28	8	8	cyclone-4	James Brakef	5184		4	1	16				##	14.7	0.33	4.0	I	vhdl	4	fz88_cpu	Y	yes	N	N	2	16K	Y							Zilog Z8 encore (eZ8) 8-bit core	
altium/TSK80x	http://techdocs.altium.com	proprietary	Altium	280	8	8	spartan-3	Altium	2558		4				50		0.33	3.0	2.2	AltX	proprietary			Y	yes	N	N	64K	64K	Y							Altium megafunctions (mem)		
a-z80	https://github.com/vtvan	stable	Goran Devic	280	8	8	spartan-6	Goran Devic	1819		6		8			##	14.7	0.33	1.0	IX	verilog	24	z80_top_d	Y	yes	N	N	64K	64K	Y							default clock speed is 50MHz		
a-z80	https://opencores.org	stable	Goran Devic	280	8	8	kintex-7-3	James Brakef	1186		6				24	##	14.7	0.33	1.0	6.8	IX	verilog	24	z80_top_d	Y	yes	N	N	64K	64K	Y							Complete implementation of a Sinclair ZX Spec	
a-z80	https://opencores.org	stable	Goran Devic	280	8	8	zu-3e	James timing	1761	365	6				41	##	v21.1	0.33	1.0	7.7	IX	verilog	24	z80_top_d	Y	yes	N	N	64K	64K	Y							Complete implementation of a Sinclair ZX Spec	
a-z80	https://opencores.org	stable	Goran Devic	280	8	8	cyclone-2	Goran Devic	2084		4		29	19	##	q11.1	0.33	1.0	3.0	IX	verilog	24	z80_top_d	Y	yes	N	N	64K	64K	Y							Complete implementation of a Sinclair ZX Spec		
darfpga	https://github.com/darfpga		darfpga	280	8	8														I	Y	VHDL & Verilog		Y	yes	N	N	64K	64K	Y							games ported to M5Ter and DE10-Lite		
nextz80	https://opencores.org	stable	Nicolae Dumitrache	280	8	8	kintex-7-3	James Brakef	854		6				119	##	14.7	0.33	1.0	46.0	X	B verilog	3	NextZ80C1	Y	yes	N	N	64K	64K	Y							claim of 700 LUTs in Spartan-3 probably wrong	
opengateware	https://github.com/opengateware		opengateware	280	8	8														Y	vhdl & verilog		Y	yes	N	N	64K	64K	Y								several others at opengateware		
reverse-u16	https://github.com/vtvan	stable	A.T.	280	8	8	cylcone-4	James Brakef	11224		4				60		##	14.7	0.33	4.0	X	Y	vhdl	29	zxpoly	Y	yes	N	N	64K	64K	Y							SOC project using T80, HDMI generat
soc-z80	https://github.com/vtvan	stable	Will Sowerbutts	280	8	8	spartan-6	James constr	2568		15	93				##	14.7	0.33	3.0	4.0	X	vhdl	25	top_level	Y	yes	N	N	64K	64K	Y							retro Z80 based on T80 by Daniel Wallner	
t80	https://opencores.org	stable	Daniel Wallner	280	8	8	kintex-7-3	James Z80 m	1389		6				163	##	14.7	0.33	3.0	12.9	X	vhdl	5	T80a	Y	yes	N	N	64K	64K	Y							based on Daniel Wallner's T80, for Papilio Pro board	
tv80	https://opencores.org	mature	Guy Hutchison, Howar	280	8	8	kintex-7-3	James Brakef	1207		6				182	##	14.7	0.33	3.0	16.6	IX	verilog	6	tv80n	Y	yes	N	N	64K	64K	Y							Z80, 8080 & gameboy inst sets, several usages	
wb_z80	https://opencores.org	stable	Brewster Porcella	280	8	8	kintex-7-3	James Brakef	2025		6				144	##	14.7	0.33	3.0	7.8	X	verilog	4	z80_core	Y	yes	N	N	64K	64K	Y							derived from Daniel Wallner's T80, ASIC implementations	
y80e	https://opencores.org	stable	Sergey Belyashov	280	8	8	cyccone-3	Sergey Belya	2557		4					##	14.7	1.00	3.0			verilog	15	top_level	Y	yes	N	N	64K	64K	Y							Wishbone High Performance Z80	
z80control	https://opencores.org	alpha	Tyler Pohl	280	8	8	kintex-7-3	James Brakef	1483		6				189	##	14.7	0.33	3.0	14.0	X	Y	verilog	55	top_de1	Y	yes	N	N	64K	64K	Y							based on Y80 from "Microprocessor Design Us
z80-fpga	https://github.com/Obiwan		Juan Gonzalez-Gomez	280	8	8									1/14	v21.2	0.33	3.0		IX	Y	vhdl	19	top_s3e	Y	yes	N	N	64K	64K	Y							Microprocessor targeting embedded	
z80soc	https://opencores.org	stable	Ronivon Costa	280	8	8	zu-3e	James Brakefield			6										Y	vhdl	19	top_s3e	Y	yes	N	N	64K	64K	Y							Based on ice20mb1e by abnoname and TV80, with tinyBasic	
z80soc	https://opencores.org	stable	Ronivon Costa	280	8	8	spartan-3	James Brakef	2474		4	2	19	78	##	14.7	0.33	3.0	3.4	IX	Y	vhdl	19	top_s3e	Y	yes	N	N	64K	64K	Y							based on Daniel Wallner's T80	
complete_8bit	https://www.gd-sci.com	stable	Van-Lei Le	280	8	8	kintex-7-3	James modif	208		6	1			260	##	14.7	0.33	3.0	137.5	X	vhdl	6	computer	N		N	96	128	Y							directory disappeared		
gpu	https://github.com/vtvan	stable	Diego A. Idarraga	x86	32	8	kintex-7-3	James errors in source			6					##	14.7	1.00	1.0																				

uP_all_soft folder	opencores or primary link	status	author	style / clone	data file #	FPGA	reporter	com ments	LUTs ALUT	Dff	LUT? LUT?	mips/ mips	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chai	fltg pt	Hav'd	max dat	max inst	byte adrs	# inst	adr mod	# reg	pip e len	start year	last revis	secondary web link	note worthy	comments
MIPS /inst			prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors																																				
clks / inst			number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP																																				
KIPS /LUT			figure of merit, does not include effects of memory capacity, floating point or instruction set quality																																				
Vendor			Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado																																				
SOC			B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)																																				
src code			VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc																																				
# src files			number of source files for compile, place, route & timing; includes test benches																																				
top file			top file for compile, place, route & timing run, multiple versions of same design distinguished here																																				
doc			is documentation provided?																																				
tool chain			is there a compiler or assembler provided or available																																				
fltg pt			does the compile, place, route & timing run include floating point?																																				
Hav'd			H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)																																				
max data			maximum data address																																				
max inst			maximum instruction address																																				
byte adrs			is byte addressing provided																																				
# inst			number of unique instructions, conditionals count as one instruction, somewhat subjective																																				
# adr modes			abs, imm, PCrel, indexed, reg-reg indexed; stack, indir, indir++, --indir; (indir), (indir++), (--indir), (indexed), abs-short/direct/page, scaled																																				
# reg			number of registers in register file																																				
pipe len			number of pipeline stages																																				
start year			year of first design activity																																				
last revis			last year for revisions or web page updates																																				
secondary web link			secondary web address																																				
note worthy			anything special about the design																																				