_uP_all_soft folder	opencores of	r sta	tus author		yle / lone	data sz	inst sz		por c		JTs .UT	off 🖺	blk ram	F max	e tool	MIPS cli	s/ KIPS st /LUT	ven dor	src #s	rc es top file	g chai	fitg P	max dat	max byt	te te a	dr # pil od reg	start last	secondary web	note worthy	comments
	ore uP Inve			21 Jan	nes Br	akefiel	ld								·															
ibm360-30	https://github	.com/i	m20 Lawrence Wilkinson		360	8 1	16 zu-3	le Ja	mes er	rrors		6			## v21.1	1.00 20	0.0	Х	vhdl 7	2 ibm2030	Y yes		24M	24M Y	160	16	2012 2021	1 https://www.ljw.n	gate level clone, emulation only?	original 4Kx55 microcode, 8K RAM
1410	https://github	.com/c	ube1 Jay Jaeger		L401		6x												vhdl 7		Υ	N	16K				2019 2021	1 https://www.com	superset of IBM1401, gate level vhdl,	
1802-pico-basi cosmac	https://github		eta Steve Teal				8 <b>zu-3</b>	ex-7-3 la	mes ar		247	136 6	2		## v21.1		2.0 47.0		vhdl	pico_bas L cosmac	y yes		64K		100	16	2016 2016	https://wiki.forth-	VHDL 1802 Core with TinyBASIC AKA COSMAC FLF of 1976	tiny Basic in ROM, Interrupts & DMA not impler
cosmac	https://github		eta Eric Smith			8 8		ex-7-3 Ja			598	6	17		## 14.7		1.0 48.0			4 elf	Y asm				100	16	2009 2020	0	uses PIXIE graphics core	modified to use block RAM
cosmacELF	https://hackad		ble Winston Lowe			8 8										0.33		Х		3 toplevel					100	16	2020	https://hackaday.	AKA COSMAC ELF of 1976	instructions on using Scala
verilog1802 mcs-4	https://github		ors James Bowman			8 8		ex-7-3 Jai ex-7-3 Jai			228	6		076		0.33 4	0.1		verilog	cdp1802	Y yes	N N	64K	64K Y			2015 2017		runs CamelForth	all except RAM in one source file
af65k	https://eithub		oha Reece Pollack oha Andre Fachat					ex-7-3 Jai			424	6	+			1.00			verilog vhdl 1		_	N N		4K N	++		2012 2012	9 http://www.6502.	4004 was multi-chip extended 6502 AKA 65K with 16, 32 of	4004 CPU & MCS-4 or 64 bit data
af65k	https://github	.cc al	oha Andre Fachat	6	5502	32 8	8 zu-3	Be Jai	mes vi	vado 4	424	6		69	## v21.1	1.00	1.0 3.9	X	vhdl 1	3 gecko65l	Y	N N					2011 2019	9 http://www.6502.	extended 6502 AKA 65K with 16, 32 of	
ag_6502	https://openc	or b	eta Oleg Odintsov	- 6	5502	8 8		ex-7-3 Ja	mes Br	akef	824	6		176			1.0 17.	ILX	verilog			N N	64K	_			2012 2012	2	verilog code generation, "phase level	accurate"
apple2fpga	http://www.cs	or b	ble Stephen A Edwards	- 6	5502	8 1	8 zu-3 8 zu-3		mes vi	vado 1	238	706 6	7	1/6	## v21.1		1.0 17.3	) IX )	verilog	2 ag 6502 9 de2_top		N Y	64K		++	+	2012 2012	9	emulation of Apple II computer	replaced Altera PLL with stub
apple2fpga	http://www.cs		ble Stephen A Edwards							ncon 1		6	9	159	## 14.7	0.33	1.0 9.2	2 IX Y	vhdl 1	9 de2_top	Y yes	N Y	64K	64K Y			2007 2009	9	emulation of Apple II computer	replaced Altera PLL with stub
bc6502	http://finitron		eta Robert Finch			8 8		ex-7-3 Ja			619 583	6		197	## 14.7	0.33	1.0 26.2	X	verilog 1	8 bc6502	yes	N N	64K	64K Y		$\bot\bot$	2012 2012	2		bare source
bc6502 cpu6502 true	http://finitron		eta Robert Finch					ex-7-3 Jai			678	6	-		## V21.1	0.33 4	1.0 40.4		verilog 1 vhdl	7 r6502 to	yes	N N	64K	64K Y	++	+	2012 2012	2 R	cvcle accurate	bare source
cpu65c02_true	https://openc		ble Jens Gutschmidt			8 8		rtan-6 Ja			794	6			## 14.7			3 X		core	yes	N N	64K	64K Y			2008 2023	1	cycle accurate	
electronfpga	https://github		ture David Banks			8 8					_							IX Y			Y yes	N N	64K	64K Y			2014 2020	https://en.wikiped	Acorn Electron ULA in various FPGAs	uses T65 core
fpga-64 fpga-bbc	http://www.sy		ble Peter Wendrich			8 8		ex-7-3 Ja	mes Br	aket 2	210	ь	2	156	## 14.7	0.33	1.0 5.8	3 X Y	vhdl 2	6 fpga64_c	d Y yes		64K			26	2005 2008	6 https://www.mike	Rendition of Commodore 64 BBC micro, uses t65 uP	altera top level schematic also ZX-spectrum retro project
free6502	http://web.ard		ble David Kessner					ex-7-3 Ja	mes Br	akef	646	6		193	## 14.7	0.33	1.0 24.6	X	vhdl	free6502	Y yes	N N	64K	64K Y	++		1999 2000	http://www.sprov		also 2x-spectrum retro project
ladybug	https://github		ested Arlet Ottens			8 8													verilog		yes	N N	64K	64K Y			2016	http://ladybug.xs4	all.nl/arlet/fpga/6502/	
lattice6502 m65	https://openco		eta lan Chapman ble Naohiko Shimizu			8 8		ex-7-3 Jai			942 483	6 A		214	## 14.7 ## a13.1		1.0 3.6	X	vhdl sfl & TDF	ghdl_pro	c Y yes	N N	64K	64K Y	+		2010 2010	0	targeted to LCMXO2280	
m65c02	https://openci		ture Michael Morris					rtan-6 Ja			466	6	3		## 14.7	0.33	1.0 20.8	3 X Y	verilog 1	3 M65C02	Y yes	N N	64K	64K Y	++		2013 2020	https://github.com	also a m65c02a version	micro-coded via F9408 soft sequencer
m65c02a	https://github		Morri: Michael Morris	_	5502	8 8			mes po	ortmap n	nismato	ch 6			## v21.1	0.33	1.0		verilog 6	1 M65C02	A Y yes	N N	64K	64K Y			2023	1	enhanced 8/16-bit version of 65c02	PDFs on his figForth for M65C02A
mcl65 mcl65	http://www.m		ble Ted Fried ble Ted Fried			8 8		c-7-3 Te ex-7-3 Jai			252 326	6		196	## 14.7	0.33	1.0 64.2	X	verilog verilog	l mcl65	Y yes		64K		-	+	2017	1	microcoded, cycle exact microcoded, cycle exact	excellent micro-coding LUT counts excellent micro-coding LUT counts
mega65	https://eithub		ested Paul Gardner-Steph			8 8				ash script		6					2.0		verilog 1	L4 machine	Y ves	N N	64K	64K Y	-		2017 2021	1	Enhanced c65 running in FPGA	seeks high performance
mega65	https://github		ested Paul Gardner-Steph	en 6	5502	8 8	8	Jai	mes m	issing file		6			## v20.1	0.33	2.0	ΧY	vhdl 1	L4 nocpu	Y yes	N N	64K	64K Y			2017 2023	1	Enhanced c65 running in FPGA	seeks high performance
minicpu_morr	https://github	.com/t	Michael Morris					rtan-6 M		Morr	276	148 6	-	104	## 24.2	0.33	2.0 62.2	X	verilog 1	5 minicpu_	ďΥ	N	64K	64K Y	31		2017	7	simplified 6502, see m65c02a	RE: 8-bit CPU challenge of Arlet Ottens
mx65 pet_fpga	https://github	.com/s	teve- Steve Teal ble Thomas Skibo				8 <b>zu-3</b> 8 kinte	ex-7-3 Ja	mes Br		485 052	148 6			## v21.2 ## 14.7	0.33 4	1.0 63.0 1.0 19.0	) X	vhdl verilog	apple1	Y yes		64K		++		2007 2013	1 https://github.com	cycle accurate and passes the Klaus D for Commodore PET	ormann 6502 functional tests
t65	https://openco		ble Daniel Wallner					ex-7-3 Ja			575	6			## 14.7		1.0 41.		vhdl	7 T65	Y yes	N N	64K	64K Y			2002 2010	0	6502, 65C02 & 65C816; wide use	
t6507lp	https://openco		eta Gabriel Oshiro, Sam					rtan-6 Ja							14.7		1.0		verilog 2	2 t6507lp	Y yes	N N	64K	64K Y			2009 2010	0	for use in ATARI 2600	
v6502 verilog-6502	https://github		ested Daniel Loffgren			8 8		ex-7-3 Ja			868 407	131 6		250	## v21.1		3.0 31.3 1.0 40.6		vhdl 2 verilog	3 v6502 2 cpu	Y yes	N N	64K	64K Y		+	2019 2020	https://opencores	6502 with extras: 16-bit stack pointer	www.youtube.com/watch?v=K3jH-f_r80E
verilog-6502	https://github		ble Arlet Ottens					Se Ja				112 6				0.33	3.0 77.2	X	verilog	cpu cpu	yes	N N	64K	64K Y			2007 2018	8 http://ladybug.xs4	all.nl/arlet/fpga/6502/	
verilog-65C02	https://github		oha Arlet Ottens					ex-7-3 Ja			599	6				0.67			verilog		yes	N N	I 4G	4G			2011 2018	http://forum.6502	16-bit data RAM "bytes"	boot ROM mapped to LUTs?
verilog-65C02 hd63701	https://github		oha Arlet Ottens Ining Tsuyoshi Hasegawa	- 6	5502	16 8	8 <b>zu-3</b> 8 snar	tan-6 la	mes Rr	vado akef 1	327 412	98 6	1 3	370	## v21.1		3.0 124.6 1.0 1.8		verilog 2 verilog	6 cpu 5 HD63701	yes	N N	64K	64K Y			2011 2021	1 https://github.com	used in 100MHZ 6502 DIP module Used in Atari game console, 6801 clor	rewritten for 6LUTs, spartan6 version has black
system01	http://membe		eta John Kent, David Bu	rne 6	5801	8 8	8 kinte	ex-7-3 Ja	mes Br	akefield		6	1 3	31			1.0		vhdl		Y ves	N N	64K	64K Y	++		2003 2009	9	Osed in Atan game console, 6601 clos	ie:
system68	https://openco		ble John Kent, David Bu	rne 6	5801	8 8	8 spar	rtan-3 Jai	mes Br	akef 2		4	4	46		0.33	1.0				Y yes						2003 2009	http://members.o	ptushome.com.au/jekent/	
system6801 mc6803	https://opence		ble Michael L. Hasenfra ble Dukov			8 8		one-3 Ja	mes Br	akef 1	.507	4	3	73	## 14.7	0.33	1.0 4.0 3.0	)	vhdl 1 system ver		Y yes	N N	64K	64K Y	-		2003 2009 1999	http://members.o	based on John Kent's 6801	tested on Apex20K, Cyclone & Straix boards John E. Kent, translated CPU core from VHDL to
68hc05	https://openc		ble Ulrich Riedel				8 zu-3	Be Jai	mes vi	vado 1	106	117 6		485	## v21.1			x	vhdl		yes	N N	64K	64K Y	-   -		2007 2009	9	based on Systemos and Systemos by	68c05 & 68c08 very different Fmax
68hc05	https://openco		ble Ulrich Riedel	6	5805	8 8	8 kinte	ex-7-3 Ja	mes Br	akef 1	112	6		300	## 14.7	0.33	1.0 22.2	2 X	vhdl	1 6805	yes	N N	64K	64K Y			2007 2009	9		
df6805 system05	www.hitechgle		ietar Hitech Global eta John Kent, David Bu					tix-1 Hi			690 834	6	-	83 204	** 117		1.0 4.3		proprietary vhdl 1		Y yes	N N	64K	64K Y	-	++	2003 2009	6805 data sheets	ptushome.com.au/jekent/	
68hc08	https://openci		ble Ulrich Riedel					ex-7-3 Jai				128 6			## 14.7 ## v21.1		1.0 20.2		vhdl	L x68ur08	ves	N N	64K	64K Y	++		2003 2009	nttp://members.o	ptusnome.com.au/jekent/	68c05 & 68c08 very different Fmax
68hc08	https://openco	or st	ble Ulrich Riedel		808	8 8	8 kinte	ex-7-3 Jai	mes Br	akef 2	290	6		101	## 14.7	0.33	1.0 3.6		vhdl	x68ur08	yes	N N	64K	64K Y			2007 2009	9		·
6809_6309	https://openco		eta Alejandro Paz Schm		809	8 8	8 zu-3	Be Ja	mes vi	vado 1		367 6 A		333	## v21.1	0.33	3.0 21.	AILX E	verilog	MC6809	Yyes	N N	64K	64K Y			2012 2015	5	6309 op-codes not implemented	does not match timing results of zynq+
6809_6309 6809 6309	https://openci		eta Alejandro Paz Schm eta Alejandro Paz Schm	idt 6	5809 5809	8 1	8 strat	tix-5 Jai	mes Br	akef 1	711	6			## q14.0	0.33	3.0 14.:	AILX E	verilog verilog	MC6809	Y yes	N N	64K	64K Y			2012 2015	5	6309 op-codes not implemented 6309 op-codes not implemented	
6809_6309	https://openc		eta Alejandro Paz Schm	idt 6	809	8 8	8 arria	a-2 Ja	mes Br	akef 1	680	Α			## q18.0		3.0 9.5	AILX E	verilog	MC6809	Y yes	N N	64K	64K Y			2012 2015	5	6309 op-codes not implemented	
coco3fpga mc6809	https://github		ure Gary Becker			8 8			_		_								verilog 3			A. A.		644	.		2007 2015	http://www.daveb	uses John Kent's 6809 & adds color co	
mc6809e	nttps://gitnub		ble Greg Miller eta Flint Weller			8 8		ex-7-3 la	mes ga	ate level p	orimitiv	ese 6			14.7	0.33	3.0		verilog vhdl 2	gd6809 6 core_680	Y yes	N N	64K	64K Y	++	+	2016 2017 1999	https://snop.trenz	Cycle Accurate MC6809 Core course work, ASIC orientation	emphasis on cycle accuracy, DIP replacement
rtf6809	https://github	.cc al	ha Robert Finch	6	5809	8 8	8 kinte	ex-7-3 Ja	mes m	any 7	506	6		106	## 14.7	0.33		2 X	verilog	rtf6809	Y yes	N N	1 4G	4G Y		8	2012 2015	http://www.finitro	6809 with 32-bit "FAR" addressing	probably for simulation?
system09	https://openc		ble John Kent, David Bu					ex-7-3 Ja			631	645 6	41				8.0 6.0	) IX Y	vhdl 4	0 cpu09l	Y yes	N N	64K	64K Y	+	+	2003 2021	1 http://members.o	from John Kent web page	opencores download URL incorrect, use col E
8051 8051	https://openci		oha Simon Teran, Jakas oha Simon Teran, Jakas		3051 3051	8 1	8 kinte	ex-7-3 la	mes to	rea o 1 inred 1		645 6			## v21.1 ## 14.7	0.33 4	1.0 5.3	ILX ILX	verilog 3	2 oc8051	t Y yes	N	64K	64K Y	++	++	2001 2016	6	8051 core includes several on-chip pe 8051 core includes several on-chip pe	
altium/TSK51A	http://techdor	cs.orop	ietar Altium	8	3051	8 8	8 spar	rtan-3 Alt	tium	1	890	4	1	50		0.33	5.0 1.5	AILX	proprietary		Y yes	N N	64K	64K Y			2004 2017	7 CR0140.pdf, CR01	frozen, asm, C, C++, schem, VHDL & V	default clock speed is 50MHz
cast_8051	http://www.ca	astorop	ietar CAST Inc				8 virte	ex-6 CA	AST I 82	20 sli 1		6	2			0.33	3.0 5.0		proprietary		Y yes	N	64K	64K Y	$\perp T$	32	1000	http://www.cast-i	Cast has uP related IP	several versions, FPGA kits
dalton_8051 dp8051	https://www.c		ble Tony Givargis letar Digital Core Design			8 8		ex-7-3 Jai ex-5 Di		akef 2	699	6			## 14.7	0.33	1.0 12.3		vhdl proprietary		Y yes Y yes	N N	64K	64K Y		+	1999 2003	3	ASIC also PIC, HC11, 68000, 680x, d32pro	full system with RAM
i8051			ble Tony Givargis			8 8	8 kinte	ex-7-3 Ja	mes Br	akef 2		6		105			1.0 33.3		vhdl	i8051_all	Y yes	N	64K	64K Y	1	士士	1999 1999	9	author has book & course	Embedded System Design: A Unified Hardware/
light52	https://openco		eta Jose Ruiz				8 kinte	ex-7-3 Jai	mes Br	akef 1	022	6	1 1	154				IX Y	vhdl	3 light52_r	n Y yes	N N	64K	64K Y			2012 2018	8	targeted to balanced	~ 6 clocks/inst
mc8051	http://www.o		ble Helmut Mayrhofer					ex-7-3 Ja			022	6	1		## 14.7		1.0 2.3			9 mc8051d	d Y yes	N N	256	64K Y		+	1999 2013	www.oreganosyst	fast 8051, version available with float	ing-point by David Lundgren
mcl51 oms8051mini	https://onenc	_	ble Ted Fried oha Simon Teran, Dinesi					k-7-3 Te		akef 1	312 991		1 32	180 133	## 147	0.33 8			proprietary verilog 6		Y yes	N N	64K	64K Y	++	++	2016 2000 2018	8	micro-coded	
pulserain	https://github		ors PulseRain Tech LLC							issing file		A	- 52		## q18.0		3.0	Î Î	system ver	loį PulseRair	y yes	N Y	64K	64K Y			2017 2018	https://www.pulse	intended for Max10	
pulserain	https://github	.cc sta	ble PulseRain Tech LLC	8	3051	8 8	8 arria	a-2 Ja	mes so	ome: 2	376	Α	2 41			0.33			system v 2	5 FP51_fas	t Y yes	N Y	64K	64K Y	1	$\Box$	2017 2018	https://www.pulse	1 clk/inst, intended for Max10	
r8051	https://github		ble Li Xinbing ble Andreas Voggenede					ex-7-3 Jai		akef 1	942	6	1			0.33 4			verilog		Y yes Y yes				+	++	2015 2019	1	8052 & 8032	8032 SoC
turbo8051	https://openc	or b	eta Dinesh Annayya	8	3051	8 8	8 kinte	ex-7-3 Ja	mes Br	akef 1	985	6		127	## 14.7	0.33	1.0 5.3	IX	verilog 7	4 oc8051_	to Y yes	N N	64K	64K Y	1	$\pm \pm$	2011 2016	6	includes perpherials	
am9080	https://openco	or b	eta Moshe Shavit	8	3080	8 8	8 kinte	ex-7-3 Ja	mes h	ung in syr	nthesis	6			## 14.7	0.33	9.0	Х	vhdl 3	1 cpu	Y yes	N N	64K	64K Y			2917 2018	https://en.wikichij	emulation of AM9080 using bit-slice &	
am9080 cpu8080	https://openco		eta Moshe Shavit			8 8		ex-7-3 Jai ex-7-3 Jai		ung in syr	thesis	6		299		0.33	9.0 9.3	X Y	vhdl 3	1 sys9080 1 m8080	Y yes	N N	64K	64K Y	++	++	2917 2018	https://en.wikichi	emulation of AM9080 using bit-slice 8 includes VGA display generator, three	
ep8080	https://github		eta C.H. Ting					ex-7-3 Jai			276	6	+			0.33			vhdl	1 ep80.vhc	Y yes	N N			++	++	2006 2016	6 8080 data sheets		work related to eP16
light8080	https://openc		ble Jose Ruiz, Moti Lito	:h∈ 8	3080	8 8	8 kinte	ex-7-3 Ja			154	6	1	247	14.7	0.33	9.0 58.9	) IX	verilog	i80soc	Y yes	N N	64K	64K Y			2007 2019		targeted to area, includes UART, inter	older versions have both VHDL & Verilog
pmd85 sys9080	https://github	.com/f	etrM PetrM1 ble Zoltan Pekic			8 8						-	-		_	$\vdash$	_	)	vhdl 1	8 sys_top	Y yes	N N	64K	64K Y		++	2017 2018	https://www.yout	Czechoslovakian PC using Intel 8080 c	lone, for use in MISTer e series of devices AMD 1978 51 pge ap note
vm80a	https://github		ested 1801BM1				8 cyclo	one-3	$\dashv$	_	607	4	+	104	+	$\vdash$	_	++	verilog	USUPCYC C	r yes	IN IN	04K	O+N Y	+	++	2017 2018			e series of devices AMD 1978 51 pge ap note e engineered from silicon die, 607 4LUTs, 104MF
•																													<del></del>	

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz inst sz	FPGA	repor com ter ents		Dff 5	E ram	F a	tool ver	MIPS clk		ven dor	src code	#src files top file	tool fite	, >			adr #		art last	secondary web	note worthy	comments
gl85	http://simlab.ec		Alex Miczo			kintex-7-	James gate I	evel desi	gn 6			14.7	0.33 4	1.0	Х	vhdl					Υ		19	93	http://www.fpga.v	also a TTL implementation in VHDL	
my8085light en994a	https://github.co		Debtanu Mukherjee Erik Piehl	8085 9900		Islantos 7.1	lames Brake	f 1340	6	-	286 ##	1 117	0.83 3	8.0 59.0	X		7 11190003			K 64K		16	2/	2020	https://opencores	light weight 8085 with 18 inst TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
ep994a/icy99	https://github.co		Erik Piehl		16 16	kintex-7-:	James Brake	1 1340	ь	-   -	286 ##	14./	0.83 3		L		10 ep994a 29 tms9900			K 64K		16		16 2019	https://hackaday.i	TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
ao68000	https://opencor		Aleksander Osman		16 16	arria-2	James Brake	f 3479	A	6	169 ##	q13.1	0.67 4		ΙY	verilog	1 ao68000	myes N	40		Y			10 2012	ncps.//nackaday.i	uses microcode, instruction prefetch l	
aoocs	https://github.co	beta	Aleksander Osman	68000			Aleksander C				5 ##	q10.1	0.67 4	1.0	I Y	verilog	22 aoOCS			4G				10 2011		uses ao68000 core, Amiga chip set en	
aoocs	https://github.co		Aleksander Osman	68000			James altera						1.00 1		I Y	verilog		m yes N	40	4G	Y			10 2011		uses ao68000 core, Amiga chip set en	
aoocs	https://github.co		Aleksander Osman Aleksander Osman	68000 68000	16 16	arria-2	James Brake			2 43	57 ##	q18.0 d18.0	0.67 4	1.0 0.5	I Y		22 aoOCS 2	m yes N	40	4G	Y			10 2011 10 2011		uses ao 68000 core, Amiga chip set en uses ao 68000 core. Amiga chip set en	
apollo accelera	http://www.apo			68000	8 16		Gunnar von			2 07	43 #	410.0	0.07	1.0 0.3	T .	vhdl	22 80003	Y yes N			Y	32	20	2020	http://www.apollo	sells Amiga card, "68080" with 64-bit	
fx68k	http://fx68k.fxat		Jorge Cwik	68000													3 fx68k	Y yes N	46	4G		16		18 2021	https://github.com	Cycle accurate, see http://atari-forum	.com/viewtopic.php?f=28&t=34730#p358139
k68	https://opencor		Shawn Tan	68000		kintex-7-	James Brake	f 2392	6		24 ##	14.7	0.67 4	1.0	Х	verilog	15 k68_cpu	Y yes N	N 4k	4G	Y	16	20	03 2009		68K binary compatible	
m68k mc68kods	https://github.co https://sites.goo		Salvador Garcia Olivier De Smet	68000 68000		kintov 7	James errors	s 4617	6	_		147	1.00 8	2.0			13 cpu3017 10 mc68kods	+ +	++-	+		_	20	2018		simplified 68K SOC for HP9816 computer emulation	
minimig	https://code.goo		Frederic Requin	68000	32 16		Freder speed			- 4	180		1.00 6		Τ.			Y yes N	40	4G	Y	16		09 2014		for use with Minimig	micro-coded on stack machine
minimig-j68_cr	https://github.co	om/fredre	Frédéric REQUIN	68000												verilog		Y yes N	46		Y	32		2018		Stack based CPU with Forth-like micro	code implementing 68000 uP
rtf68ksys	https://opencor		Robert Finch	68000			James need			12 17	##		0.67 4		X Y	verilog	49 rtf68kSys		N 40		Y	16		11 2011	https://github.com	based on Tobias Gubener's TG68	
suska-III tg68	http://www.exp		Wolfgang Forster Tobias Gubener	68000 68000			James Brake		1				0.67 4 0.67 4			vhdl vhdl	11 wf68k00ip 2 TG68_fast	Y yes N		4G		16		03 2013 07 2012		for use as an Atari ST TG68 - execute 68000 Code	for use with Minimig
tg68kc	https://opencor		Tobias Guberier	68000	16 16		James Brake				44 ##	14.7	0.67 4		X	vhdl	3 TG68doc0		N 40		Y	16		13 2021		68020 ISA (68000, 68010 & 68020 ch	
v1_coldfire	https://www.silv		IPextreme	68000	16 16		freescale	5000	4		80		0.89 1			verilog		Y yes N			Y	16		08	https://www.silva		3500 LUTs on Stratix-III
whitham_68k	https://www.jwl		Jack Whitham	68000	32 16	kintex-7-	James no to	p module			##	14.7	0.67 4	1.0		vhdl		Y asm	40	4G	Y	16		02 2003		university project, 68020 subset	read thesis, code generator for top modules
cf_ssp	https://opencor		Tom Hawkins	?		L			A					10 11 3	-	confluen		Y N	N 64					03 2009		confluence to VHDL	CF State Space Processor
gup hc11core	https://opencor http://www.gmv			68HC11	8 8	arria-2	James Brake James Brake	f 925 f 2190		1 1	127 ##		0.33 4 0.33 4		X		25 gator_upr 1 hc11rtl		04	K 64K	Y 52		2 20	08 2011		top level is schematic restricted use license, with correction	
system11	https://opencor			68HC11			James Brake	f 1218	6	$\neg$			0.33 4			vhdl	17 cpu11	Y yes N	N 64	K 64K	γ 55	一一'		03 2009	http://members.o	known bugs & untested instructions	
legv8	https://github.co	om/matto	Matthew Olsson	AA64	64 32	kintex-7-	James Brake	f 884			137 ##	14.7	1.00 1	1.0 155.0		verilog		Y yes N	46		Y 10	32	20	18 2019		another implementation	legv8 from Patterson & Hennessy 2017
legv8	https://github.co			AA64			James Brake		6				1.00 1				2 arm_cpu	Y yes N		4G 4G		32		18 2019			single cycle, inst: LDUR, STUR, ADD, SUB, ORR,
legv8 legv8	https://github.co		Warren Seto Warren Seto	AA64 AA64		kintex-7-	James Brake James Brake	f 731 f 884		1 2			1.00 1		X E	verilog	2 arm_cpu 2 arm_cpu		40		r 10 y 10	32		18 2019 18 2019		coursework, limited ISA, 3 versions coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, B
8bit-verilog mc	u	stable	Josh Friend	accum	8 8	zu-2e	James timin	g 392		1	500 ##	v20.1		2.0 210.5	X	verilog	11 cpu	i yes iv	51	2 512	Y 16	32	20	12 2012		for class project, small data stack	PB clock, students to add features
acc	https://github.co	stable	Juan Gonzalez-Gomez	accum	15 15	kintex-7-	James rom 8			1	227 ##	14.7		2.0 865.2		verilog	1 acc2	Y yes N		4K			20	16 2016	https://github.com	26 chptr course using Apollo Commar	??why LUT count different from agcnorm
acc	https://github.co	stable	Juan Gonzalez-Gomez	accum	15 15	zu-3e	James DFF e	× 88		1	. ##	v21.1	0.67 2		IX	verilog	1 acc2	Y yes N	-	4K		_	20	16 2016	https://github.com	26 chptr course using Apollo Commar	??why LUT count different from agcnorm
agcnorm ahmes	https://opencor		Dave Roberts Fabio Pereira	accum	15 15	spartan-3	James Brake		6	2	20 ##		0.66 1		X	vhdl vhdl	5 AGC 3 ahmes		Y 4K	72K 6 256	N 11	1 1		62 2012 16 2017	http://klabs.org/h	Apollo Guidance Computer via 3-inpu	t NOR gate emulation bare CPU with no RAM
ben eater up	https://github.co			accum		KIIILEX-7-	Jailles blake	100	' i		4/0 ##	14.7	0.55	201.0	Λ		14 computer			6 16		-		15 2017	https://eater.net/	Ben Eater's 8-bit breadboard computer	
ben_eater_up	https://github.co	om/XarkLa	Ken Jordan		8 8											vhdl	6 system	Y asm N		6 16	Y		20	15 2019	https://eater.net/l	Ben Eater's 8-bit breadboard compute	
ben_eater_up	https://github.co	om/JetSta		accum				<u> </u>								vhdl	38 computer			6 16	Y		20	15 2019	https://eater.net/l	Ben Eater's 8-bit breadboard compute	er .
bit-serial blue	https://github.co	om/hower	Richard Howe Al Williams	accum accum		zu-3e	James errors	s init bkR. v 1025	1141		62 ##	v21.1	0.67 51	1.0 41.1	X	vhdl	6 top 16 topbox	Y N		4K	N 15	-	20	20 2021 09 2010		bit serial, 16-bit uP, very simple derived from Caxton Foster's Blue	http://www.youtube.com/watch?v=dt4zez709
c88	https://github.co		Daniiel Bailey	accum			James Brake	f 3088		_			0.33 2				25 C88	Y asm N		256	Y 10	- 8		15 2015	https://www.yout	only 8 memory locations	used 3658 Dff, doesn't infer block or LUT RAM
c88	https://github.co		Daniiel Bailey	accum	8 8	spartan-3	James Dff ge	2664	4	2		14.7						Y asm N			Y 10	8	20	15 2015	https://www.yout	only 8 memory locations	used 3785 Dff, doesn't infer block or LUT RAM
cardiac	https://opencor		Al Williams	accum		-parter -	James Brake						0.30 1						10		N 10			13 2019	https://www.cs.dr	CARDboard Illustrative Aid to Comput	
classic_HP_calc	https://github.co		Brian Nemetz Iain McNally	accum	56 10 16 16	kintex-7-	James Brake	f 1750	6	- 3	233 ##	14.7	0.17 10	0.0 2.2	X	vhdl svstem v	15 classichp_		N 4K	4K	N 40		20	2011		processor & ROMs for HP-55, 45 & 35 for course, SystemVerilog HDL - Exam	includes LED display driver & UART, for Papilio
eight32	https://github.co		Alastair M. Robinson	accum		cvclone-4	Alasta appro	1300	4		133		1.00 1	.0 102.3			17 eightthirty				Y 28		20	19 2021	https://retroramb	5-bit op-code & 3-bit reg #	full tool set, see github page for ISA description
ez8	https://github.co	stable	Howard Mao	accum	8 16	kintex-7-	James replac			2	233 ##	14.7	0.33 2	2.0 59.6	Х		13 ez8_cpu		25	6 4K			20	14 2014	http://zhehaomao	.com/	not sure inferred RAM correct?
fpga4_8bit_up	http://www.fpga		Van Loi Le	accum			James Brake			1			0.33 3		Х		9 computer			128	Y 10	- 2		16 2016	book: LaMeres Int		16 input & 16 output ports fill out 256 byte ad
fpga4_up8_12 hack	http://www.fpga		Van Loi Le Jegor van Opdorp	accum		kintex-7-	James deger	nerate de	sign 6		##	14.7	0.33 1	1.0		verilog system v	7 microconti			K 32K		-	20	16 2016 2021		educational, simplified PIC12 SystemVerilog version of the course n	incomplete
hack	https://gitlab.co		Michael Schroder	accum											1		24 cpu			K 32K		1		2016	https://www.nand	CPU used to run Tetris	book: Elements of Computing Systems
hack	https://github.co	only theup	Peter Clarke	accum											Х	verilog	22 cpu	Y N	Y 32	K 32K	N	- 2		2016	https://www.nand		book: Elements of Computing Systems
hack	https://github.co		Philip Zucker	accum	-	i										verilog				K 32K		2		2021			of the Nand 2 Tetris course using Coq
hack hamblen scorr	https://github.co		Wu Han	accum	16 16 16 16	٠	Wu Ha not co	_		4	204		0.00		L		22 hack			K 32K		- 2		2020	https://www.nand		book: Elements of Computing Systems
hamblen_scorr	http://hambien.		James O. Hamblen James O. Hamblen		16 16		James altera		, ,		204 ##			2.0 852.7		verilog	1 scomp 2 DE2_TOP	N N	N 25	6 256 6 256	N 4	+		2008	http://hambien.ed	from Hamblen 2008 "Rapid prototypi from Hamblen 2008 "Rapid prototypi	tiny edu, high IO count
hrm-cpu	https://github.co			accum		cyclone 2	Junies ditere	150			100	q10.0	0.07	205.5		verilog	2 022_101		11 23		Y 16	2	20	18 2019	ntep.// numblem.ee	modelled on "Human Resource Mach	
inst_list_proce:	https://opencor		Mahesh Palve		8 15	kintex-7-	James using	× 786		1	340 ##			1.0 142.6	Х	verilog	34 top	Y N			32			14		pipelined, state machine	UART, SPI & timer included
lem1_9	https://opencor			accum	_		James 1 stag				171 ##				IX II X		2 lem1_9			2 K		-		16 2017		single bit at a time, absolute adrs	
lem1_9min lem1_9ptr	https://opencor		James Brakefield James Brakefield	accum	1 9		James 1 stag			1 1	358 ## 176 ##			1.0 227.2 1.0 72.0	ILA	vhdl vhdl	3 lem1_9mi 2 lem1_9ptr			2 K		64	1 20	03 2009		logic emulation machine	4 index registers: (ix),(ix),(ix++),(ix+off)
lem16_18	nccps.//opencor			accum	16 18		James I stag James Brake			1	294 ##						2 lem1_9pti 2 lem16_18r			6 1K	77	+		10 2018		variable bit-length memory read/writ	
lem4_9	https://opencor	beta	James Brakefield	accum	4 9	kintex-7-	James 1 stag	144	6	1	195 ##	14.5	0.16 1	1.0 216.7	IX	vhdl	2 lem1_9	Y N	Y 32	2 K			1 20	16		binary & BCD digit addition, speed mo	de
lem4_9ptr	https://opencor		James Brakefield		4 9	zu-2e	James 1 stag	210			397 ##						2 lem1_9pti	Y N	Y 51	2 2K	N 24	_	1 20				4 index registers: (ix),(ix),(ix++),(ix+off)
lem4_9ptr leros	https://opencor		James Brakefield Martin Schoeberl	accum	4 9 16 16		James 1 stag				151 ##		0.24 1			vhdl vhdl	2 lem1_9ptr 5 leros		Y 51	2 2K	N 24	+-	1 20		https://github.com		4 index registers: (ix),(ix),(ix++),(ix+off) short LUT inst ROM
Igp30	http://www.e-ba				32 32	spartan+0	rear uti 3U10i	112		+-1	102	$\vdash$	0.07						Y 25		N	- 1	2 20	2017	cps.//gitriub.com	FPGA version of LGP30 drum compute	
lipsi	https://github.co	stable	Martin Schoeberl	accum	8 8		Martin Scho	e 162		1	162		0.17 1			scala	2	Y N		K 64K	Y 9	3 16		17 2019	https://github.com	goal is 100 LUTs, program mapped to	"Lipsi, a very tiny processor"
lwrisc	https://opencor	stable		accum	8 12	arria-2	James Brake	f 88	A	1	230 ##	q13.1	0.17 1	1.0 443.6	1		9 risc_core		Y 250		Y 16	e -		08 2009	https://htd	ClaiRISC simplified PIC, 4 reg rtn stack	absolute addressing only, lowered MIPS/clk
magic-1 mano machine	http://www.hon https://github.co		Bill Buzbee Susam Pal	accum		kintex-7-	lames needs	364	6		##	14.7	0.67 2	2.0	+	schemat vhdl	5 microprod		2N		Y 256	3 7		04 2014	Computer System		magic-16 planning, 200 TTL chips for XC9572 CPLD, large # of latches
тсри	https://opencor	stable	Tim Boscke	accum			James Brake	f 41	6		384 ##	14.7	0.08 1	1.0 749.0	Х	vhdl	1 tb02cpu2	Y asm N					20	07 2018		MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst
mcu8	https://opencor		Dimo Pepelyashev	accum			James Brake						0.33 1			vhdl	16 processor	E asm		6 256				08 2009		asm, simulated, builds?	
micro16b micro8a	http://members		John Kent John Kent	accum	16 16	kintex-7	James Brake James Brake	f 205 f 531		+			0.33 2 0.33 3		X	vhdl vhdl	1 u16bcpu 11 Micro8	Y asm N	N 64	K 4K	y 8	-		02 2008	http://members.o	very limited inst set derived from Tim Boscke's mcpu	MIPS/clk adj'd, 2 clks/inst also micro8 and micro8b variants
mimafpga	http://members	stable	Manuel Killinger	accum		KIIILEX-/	James Drake	331		-	204 ##	14./	0.55	9.0 4Z.3	^ Y		32 mimappro	Y N		- ZN	19	+	21	2019	ncg.//members.o	Minimal Machine processor taught at	
			Steve Teal	accum	16 16	zu-3e	James Brake	f 197	78 6		500 ##	v21.2	0.22 1	1.0 558.4	X E			Y yes N	64	V 04V	N 10			2021		16-bit minimal CPU which only has a s	ingle instruction 'mov'
misc16	https://github.co			accum	8 11	1		1	$\sqcup\sqcup$	$\bot$	$\vdash$	$\Box$			$\vdash$		20!		Y 25		Y 7	,   -	20	17 2017	hater of the state of		selGPU, LispMicrocontroller, PASC & NyuziProc
misc16 mitecpu	https://github.co	untested	Jeff Bush						1 1 1	- 1	1 1		$\perp \perp$		$\perp$	verilog	29 mix 29 processor			4K		4 8	1 1	2021	nttps://en.wikiped	pinary version of the MIX-Computer a	s described in "The Art of Computer Programm
misc16 mitecpu mix-fpga	https://github.co https://github.co https://opencor https://github.co	alpha	Michael Schroeder	accum	31 31																Y   21			2019		8-bit microcontroller developed at NII	IT University, course materials include full DTL 9
misc16 mitecpu mix-fpga mocha mroell_cpu	https://github.co https://github.co https://opencor https://github.co https://bitbucke	alpha stable	Michael Schroeder Sanjay Gupta Matthias Roell	accum accum	31 31 8 8	kintex-7-	James added	d 185	6		357 ##	14.7	0.33 1	1.0 637.1	Х		8 cpu	Y dSIII IN	64	K 64K	Y 31	-	20	2018 14 2016		8-bit microcontroller developed at NII university course project	T University, course materials include full RTL 8
misc16 mitecpu mix-fpga mocha mroell_cpu multicomp	https://opencor https://github.co https://bitbucke https://github.co	alpha stable stable untested	Michael Schroeder Sanjay Gupta Matthias Roell Doug Gilliland	accum accum accum	31 31 8 8 8 8 8 8	kintex-7-	James added	185	6		357 ##	14.7	0.33 1	1.0 637.1	Х			Y asiii N	54	K 64K			20	14 2016 2021	https://hackaday.i	university course project 6502, 6800, 6809 & Z80 on Cyclone II	console available
misc16 mitecpu mix-fpga mocha mroell_cpu multicomp multicomp	https://github.co https://opencor https://opencor https://github.co https://github.co https://github.co http://searle.ho	alpha stable stable untested untested	Michael Schroeder Sanjay Gupta Matthias Roell Doug Gilliland Grant Searle	accum accum accum accum	31 31 8 8 8 8 8 8											vhdl	8 сри	Y						2016 2021 2014	https://hackaday.i	university course project 6502, 6800, 6809 & Z80 on Cyclone II 6502, 6800, 6809 & Z80 on Cyclone II	console available Basic, CamelForth and CPM; also SD card, UAI
misc16 mitecpu mix-fpga mocha mroell_cpu multicomp	https://opencor https://github.co https://bitbucke https://github.co	alpha stable stable untested untested mature	Michael Schroeder Sanjay Gupta Matthias Roell Doug Gilliland Grant Searle Dennis Kuschel	accum accum accum	31 31 8 8 8 8 8 8 8 8 8 8	kintex-7-	James Brake	f 3428	6	1	155 ##	14.7		3.0 5.0	х	vhdl	8 cpu 28 cpu_top	Y N	641	м 64м		16	20	2016 2021 2014 10	https://hackaday.l https://blog.gadge	university course project 6502, 6800, 6809 & Z80 on Cyclone II 6502, 6800, 6809 & Z80 on Cyclone II originally in TTL	console available
misc16 mitecpu mix-fpga mocha mroell_cpu multicomp multicomp mycpu	https://opencor https://github.co https://bitbucke https://github.co http://searle.ho http://www.myo https://opencor	alpha stable stable untested untested mature alpha	Michael Schroeder Sanjay Gupta Matthias Roell Doug Gilliland Grant Searle Dennis Kuschel Stefan Istvan	accum accum accum accum accum	31 31 8 8 8 8 8 8 8 8 8 8 8 8	kintex-7-		f 3428	6	1	155 ##	14.7	0.33 3	3.0 5.0	х	vhdl vhdl verilog	8 сри	Y N Y N	641	M 64M 8K 64K	10 Y	16	20	2016 2021 2014	https://hackaday. https://blog.gadge	university course project 6502, 6800, 6809 & Z80 on Cyclone II 6502, 6800, 6809 & Z80 on Cyclone II	Basic, CamelForth and CPM; also SD card, UAF

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5	E ran	F g	tool ver	MIPS clk		ven dor	src code	#src files top fil	e g too	fltg pt	max dat	max byte	# mo	r # d reg	pip e start last e year revis	secondary web link	note worthy	comments
opc.opc2cpu	https://github.co		revaldinho	accum			James reduc						0.15 4			verilog	2 opc2cp	u Y asm	N	N 256		12 3		2017 2019	https://revaldinho		see hackaday One Page Computing Challenge
орс.орс3сри орс.орссри	https://github.co		revaldinho revaldinho	accum	16 16 8 16		James reduc			-	526 # 526 #		0.30 4 0.15 4	.0 226.9		verilog	2 opc3cp 2 opccpu	u Y asm	N I	N 64K	64K N	13 3	+	2017 2019	https://revaldinho		see hackaday One Page Computing Challenge see hackaday One Page Computing Challe
osu8	https://www.pjr		Paul Stoffregen	accum		KIIICEX-7-	James reduc	.0 10.			320 m	114.7	0.13	.0 133.4	^	schemat					64K Y			1994 2005	https://github.com	p.Q p	*.1 schematics, doc at web page, currently act
parwan			Zainalabedin Navabi	accum	8 8		James Braket						0.33 4				16 par_bel				4K Y			1995 1997	2nd uP in director		AKA cpu8, both vhdl & verilog versions
parwan	https://github.co		Zainalabedin Navabi Dominik Salvet	accum	8 8	kintex-7-	James Braket	f 161	6	-	76 #	# 14.7	0.33 4	.0 38.8	X	vhdl vhdl	2 parwan 5 pcycle	Y yes	N I	N 4K Y 16	4K Y	12	+	1995 1997 2015 2021	2nd uP in director		AKA cpu8, both vhdl & verilog versions ecraft, 1st custom VHDL design by author
popcorn	http://www.fpga		Jeung Joon Lee	accum		kintex-7-	James Braket	f 267	6		347 #	# 14.7	0.33 1	.0 428.4	Х	verilog	4 pc	Y		64K		43		1998 2000		small 8 bit uP	cerary 13t castom viribe actign by author
prawn		errors	Tadatoshi Ishii		8 8		James missir		6			# 14.7				vhdl	2 prawn	Y yes	N I					1992			L: Analysis and Modeling of Digital Systems, 199
pt13 pumpkin	http://www.sing		Daniel Ogilvie Steve Teal	accum		kintex-7-	James Braket James Braket						0.33 3 0.67 2			verilog vhdl	1 pt13 6 hello_w	Y asm		Y 64K		40 3 14	-	2011 2018	https://www.edn.	PT13 is optimized to be completely er scalable, 16-bit, 16 instruction soft CP	micro-code & register updates, minimal ISA
pumpkin	https://github.co		Steve Teal		16 16	zu-se zu-se	James Braket	_					0.67 2			vhdl	6 myco	Y asm	N	4K	4K	14		2020		scalable, 16-bit, 16 instruction soft CP	
reflet	https://github.co	m/Arkae	Maxime Bouillot	accum	8 8								0.0.			verilog	,								https://github.com	original design	most ops between accumulator & register, risc
risc_cpu	https://electron			accum										_		vhdl			N	_	32 Y	8		2017			
rtf65002	https://opencor	epe-	Robert Finch Ahmed Shahein	accum	32 8		James Braket James no LU			4 (	200 #		0.67 2	.0 3.7			10 rtf6500 15 mp_str		N N	4G 16	4G Y	-	16	2013 2013 2012 2017	https://github.com	32-bit 6502 + 6502 emulation Simple as Possible Computer from Ma	"proven"
scamp-cpu	https://github.co		James Stanley	accum	16 16	KIIICEX-7-	Janies no Lo	40	ŤŤ		200 #	H 14.7	0.10 4	104.2			76 fpga-cp			64K		-		2012 2017	https://hackaday.	TTL & Verilog home built, has OS	pictures of TTL version
t180-cpu			Leonard Brandwein	accum			James bypas	5 709					0.67 3		X	vhdl	23 cpu	Υ			64K Y	182		2016 2016	https://www.vtto	8-bitter with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller
td4	https://github.co	stable	cielo_ee Ulrich Riedel		8 8	spartan-3	James Braket						0.20 1		X I	verilog ahdl	5 td4_top	)	-	256	16 Y 64K Y		256	2012 2015			very small uP
tiny8 tinyfpga	https://opencor		Ken Jordan	accum			James Reeds						0.33 3			vhdl	12 system		N		16 Y	10	250	2002 2009		Altera megafunctions educational 8-bitter with 4-bit addres	why use block RAM?
tis-100	https://github.co	m/Maste	Felix Queißner		8 8												2 tis100	Y asm	N	256		13		2015 2016	https://en.wikiped	programming/puzzle video game by 2	achtronics Industries
tisc	https://opencor		Vincent Crabtree	accum			James Braket						0.33 1				1 TISC		N	256	1K Y		2	2009 2009		Tiny Instruction Set Computer	minimal accumulator machine
uos up3	https://opencor		Daniel Roggen Bruce Land	accum	8 16	cyclone-2	James Braket Bruce Land	f 441			270 #		0.33 3	.0 67.4	X	vhdl	14 cpu 1 de2_to	Υ .	+ +			3	4	2014 2017		UoS Educational Processor Cornell ECE576	inspired by x86 ISA basic core is scomp, used by up3 & de2 top'
usimplez	https://opencor		Pablo Salvadeo etal	accum	12 12		Pablo Salvad	le 48	3 4		134	q9.1	0.17 2	.0 237.9	1	vhdl	3 usimple	z_cpu	N			8	$\pm$	2011	http://www-gti.de	part of university course, simplez+i4 h	
vhdl_cpu	https://github.co		Charles Grassin		8 16	spartan-3		203	3 4			14.7	0.20 2				6 comput		N	N 256		14		2017 2020	http://charleslabs	educational, very simple	case statement program
arm cpu ddca	https://www.syr	roprietar	Synopsys Evan Nguyen	ARC	32 16	porprieta zu-3e	Iames I I IT D	AM for i	nst & da A	$\vdash$		# v21 1	1.00 1		$\vdash$	propriet	ary 23 ton	Y yes	V	4G		$\vdash$	16	2021	https://www.sync	several families each with options	for ASIC use, FPGA versions avail
arm_cpd_ddca	https://github.co	m/0xD50	ruslan	arm	32 32	zu-3e	James LUT R	2360	4815 6		200 #	# v21.1		.0 84.7	·	system v	6 ARM_N	ful Y yes	Y	4G			16	2019		from "Digital design and computer an	single cycle, empty synthesis
arm_rusian	https://github.co	m/0xD50	ruslan	arm	32 32	zu-3e	James LUT R	392	6		#	# v21.1		0		system v	reriloj ARM_P	ipe Y yes	Υ	4G	4G Y		16	2019		from "Digital design and computer are	incomplete RTL, prob 4 student exercise
arm_rusian	https://github.co	m/0xD50	ruslan	arm	32 32	zu-3e	James LUT R	3563	6		147 #	# v21.1	1.00 1	.0 41.2	!	system v	erilo ARM_S	ng Y yes	Y	4G	4G Y	00	16	2019		from "Digital design and computer an	multi-cycle
core arm	https://opencor	beta	Konrad Eisele	ARM	32 16	kintex-7-	James Braket	f 1239	9 6		3 250 #	# 14.7	1.00 1	.0 201.8	XY	vhdl	151 arm_pr	oc Y yes	N	256M	256M	80	16	2014 2014	http://cfw.source	very large project with many unused:	missing files found in sourceforge dir, very little
cortex_m3	http://www.clou		Tobias Strauch		32 16	5										propriet		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	m				16	2013		claims to be mature	various academic papers, several projects
cpu-arm	https://github.co		Ankit Solanki	ARM	32 32	2										vhdl	18 process	or Y yes	Y	4G	4G Y	80	16	2018		Design, implementation and simulation	
nnarm ARM_Cortex_A	http://ftp.gwdg.di		Sheng Shen ARM	ARM ARM A53	64 22	asic	Xilinx	6000			1500		2.00 0	1.5 #####		asic	_	Y ves	v						https://en.wikings	mentioned at https://en.wikipedia.org	g/wiki/Amber_(processor_core), ran afoul of AR dual issue, includes fltg-ot & MMU & caches
ARM_Cortex_A	https://develope	ASIC		ARM A9	32 16		altera	4500			1050		2.50 1			asic		Y yes	Y	4G	4G Y	80	16	10 2012	https://en.wikiped	uses pro-rated LC area	dual issue, includes fitg-pt & MMU & caches
ARM_Cortex_N	https://www.arr			ARM M1	32 16	5			6				1.00 1			encrypte		Y yes			4G Y		16		https://www.arm		TL, uses Digilent A7 or S7 board, AIX bus interface
ARM_Cortex_N ARM Cortex R	http://www.arm	roprietar ASIC	ARM	ARM M1 ARM R5	32 16	virtex-5	ARM 65nm Xilinx	1900	) 6 A		200 600	-	1.00 1	.0 105.3	AIX	propriet asic	ary	Y yes Y yes	N	4G		90	16 16	3 2007	https://en.wikiped	ARM Cortex M0, M1 & M3 avail for F uses pro-rated LC area	see xilinx Xcell64 real-time interrupt handling
amber	https://opencor		Conor Santifort	ARM7		zu-3e	James area o	3105	1857 6	10		# v21.1		0 40.7	ILX		25 a23_co				4G Y	80	16	3 2010 2017	https://en.wikiped	no MMU, shared cache	rear-time interrupt nanding
amber	https://opencor		Conor Santifort	ARM7	32 32	zu-3e	James area o		2382 6	20	175 #	# v21.1	1.05 1	0 36.4	ILX	verilog	25 a25_co	re Y yes	N		4G Y	80	16	5 2010 2017	https://en.wikiped	no MMU	
amber amber	https://opencor		Conor Santifort Conor Santifort	ARM7 ARM7	32 32		James Braket			18			1.05 1 0.75 1				25 a25_co 25 a23 co			4G 4G	4G Y	80	16 16	3 2010 2017 3 2010 2017	https://en.wikiped	no MMU no MMU, shared cache	2048 LUTs used as single port RAM
oks8	https://opencor		Kongzilee	ARM7	32 32		James Brake			H-			0.75 1		ILA		8 oks8	Y yes			64K Y	80	16	2006 2009	nttps://en.wikiped	clone of KS86C4204/C4208/P4208. S.	
storm_core	https://opencor	beta	Stephan Nolting	ARM7	32 32	kintex-7-	James Braket	f 2312	6	3			1.00 1			vhdl	16 core	Y yes	N		4G Y		32	8 2011 2014		Storm Core (ARM7 compatible)	I & D caches not compiled
storm_soc	https://opencor		Stephan Nolting Revanth Kamarai	ARM7	32 32		James Braket			3 4			1.00 1			vhdl	40 storm_		N	4G	4G Y		32 16	8 2012 2015	4410400	STORM SoC ARMv4T & Thumbv1	cache & no peripherals
zap	https://opencor		Revanth Kamaraj	ARM7		arria-2	James Brake		, , ,				1.00 1				37 zap_top 37 zap_top				4G Y		16	2017 2021		ARMv41 & Thumbv1	has cache & mmu
arm9-soft-cpu	https://github.co	m/risclite	Li Xinbing	ARM9	32 32	zu-3e	James vivado	0 3914		4			1.00 1			verilog	4 arm9_c	on Y yes	Y		4G Y			2020		ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz
arm9-soft-cpu arm9-soft-cpu	https://github.co	m/risclite	Li Xinbing	ARM9	32 32	zu-3e	James vivado		778 6				1.00 1				4 risclite_			4G	4G Y			2020		ARMv4-compatible CPU core ARMv4-compatible CPU core	no interrupts or reg banks
armv4 uarch	https://github.co	m/risciite m/granty	Grant Wilk	ARM9	32 32	max10	James vivado Grant Wilk	2860					1.00 1 1.00 1		A	vhdl	4 risclite_	Y yes	N	4G			16	2020	https://grantwilk.	custom uarch for the ARMv4 ISA on I	no mult, interrupts or reg banks course work, top level is schematic
armv4_uarch	https://github.co	m/grantv	Grant Wilk	ARM9	32 32	zu-3e	James vivado	o default	s 6		#	# v21.1	1.00 1	0	Α	vhdl	18	Y yes	N	4G	4G Y		16	2020	https://grantwilk.	custom uarch for the ARMv4 ISA on I	course work, Quartus project
atmega8_pong	https://fr.wikive		Juergen Sauermann	AVR	8 16	spartan-3	James clock			1 10	53 #		0.33 1			vhdl	37 avr_fpg		N	64K		17	4	2017 2017		several projects using avr core	uses Sauermann core
atmega8_pong attiny_atmega	https://fr.wikive		Juergen Sauermann Gheorghiu Iulian	AVR AVR		spartan-3	James clock James vivado		116 6	1 1			0.33 1		XY	vnai	37 pacmar 9 mega_c	or Y yes	N	64K	64K Y	72	32	2017 2017 2018 2019	https://git.morgot	several projects using avr core configurable AVR processor w/8 confi	uses Sauermann atmega16 core
avr_core	https://opencor	stable	Rusian Lepetenok	AVR	8 16	zu-se zu-se	James vivado			$\vdash$	250 #	# v21.1	0.33 1	0 50.8	X	verilog	70 avr_cor	e Y yes	N	64K		72	32	2002 2017	ps.//gicinorgo	VHDL core also	9
avr_core	https://opencor		Rusian Lepetenok	AVR		kintex-7-	James Braket						0.33 1			verilog	15 avr_cor	e Y yes	N		128K Y	72	32	2002 2017		VHDL core also	
avr_fpga avr_fpga	https://opencor		Juergen Sauermann Juergen Sauermann	AVR AVR	8 16		James Braket James Braket			1 1			0.33 1 0.33 1		X	vhdl vhdl	20 cpu_co 20 avr_fpg	a Y yes	N	64K	128K Y	72	32 32	2009 2010	https://fr.wikivere	extended lecture on FPGA uP design extended lecture on FPGA uP design	missing module in atmega8 pong vga
avr_fpga	https://opencor	stable	Juergen Sauermann	AVR	8 16	zu-3e	James vivado	0 1606		1			0.33 1		X	vhdl	20 cpu_co		N	64K	128K Y	72	32	2009 2010		extended lecture on FPGA uP design	
avr_fpga	https://opencor	stable	Juergen Sauermann	AVR	8 16	zu-3e	James vivado	1877	U	1	5 #	# v21.1	0.33 1	0	Х Ү	vhdl	20 avr_fpg	a Y yes	N	64K	128K Y	72	32	2009 2010	https://fr.wikivers	extended lecture on FPGA uP design	missing module in atmega8_pong_vga
avr_hp avr8	https://opencor	stable	Strauch Tobias Nick Kovach	AVR AVR	8 16	kintex-7-	James 2 slot James Braket	f 1554	6	$\vdash$		# 14.7	0.33 1 0.33 1	.0 47.4			10 avr_cor 1 rAVR	e_om yes Y yes	N N		128K Y 64K Y	72	32	2010 2012 2010 2010	<del> </del>	hyper pipelined (eg barrel) AVR Reduced AVR Core for CPLD	not a full clone, doc is opencores page
avr-cpu	https://github.co	stable	Sung Hoon Choi	AVR	8 16	zu-3e	James Braker			++	418 #	# 14.7 # v21.1	0.33 1	0 /92.2	^	vhdl	1 ravk 15 avr cpu		N	64K	128K Y	72	32	2010 2010		Neduced AVA COLG IOL CATA	not a rail cione, doc is opencores page
avrtinyx61core	https://opencor		Andreas Hilvarsson	AVR	8 16	kintex-7-	James Braket	f 1243					0.33 1		Х	vhdl	1 mcu_cc	re yes	N		128K Y	72	32	2008 2009			
ax8	https://opencor	stable	Daniel Wallner	AVR	8 16		James missir						0.33 1		Х		14 A90S12				128K Y	72	32	2002 2010	have delegate	both A90S1200 & A90S2313	inserted fake inst ROM
classy_core_17 navre	https://gitnub.co	stable	Andreas Schweizer Sebastien Bourdeaudu	AVR AVR	8 16	spartan-3	Andreas Sch					# 14.7 # 14.7	0.33 1	.0 151.2	AILX	vhdl verilog	8 top 1 softusb	Y yes n Y yes	N N	64K		72	32	2 2010 2013	https://biog.classy	adjuct to some custom logic  AVR clone, part of www.milkymist.org	Implementing a CPU in VHDL parts 13
openxlr8	https://github.co	m/Aloriu	alorium technology	AVR	8 16	5							-		Υ	verilog	-	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						2019	https://www.alori	AVR clone, Snō and Hinj Arduino com	https://www.youtube.com/watch?v=Drr1M9z
pavr	https://opencor		Doru Cuturela	AVR	8 16	kintex-7-	James Braket	f 2630	) 6		132 #	# 14.7	0.33 1	.0 16.5	Х	vhdl	18 pavr_co	nt Y yes	N	Y 4K	4M Y	72	32	6 2003 2009		superset of AVR	
risc8softcore riscmcu	https://github.co		Trammell Hudson Yap Zi He		8 16	arria-2	James I PM r	naramete	er error 4	++		# a18.0	0.33 1	.0		verilog	6 risc8-so 15 v_riscm			Y 64K Y 128		92	16	3 2002 2009	1	mostly compatible with the AVR instri	action set
softavrcore	https://opencore	es.org/pro	Andras Pal	AVR	8 16	atrix-7-3						. 420.0	-		XL Y	verilog	8 top	Y yes	N	64K	64K Y			2019 2020	https://szofi.net/p	full implementation of AVR 2-stage pi	variants: VR2, AVR2.5, AVR3, AVR4 & AVR5
xmega_core	https://opencor		Gheorghiu Iulian	AVR	_		James Braket	f 1116					0.33 1			verilog	34 mega_c	or Y yes		64K		72	32	2017 2018	https://git.morgol	8 AVR cores, 4 sets LUT counts posted	https://git.morgothdisk.com/VERILOG/VERILO
c16 c2650 mister	https://opencor		Jsauermann Grabulosaure		16 8	spartan-3	James Braket	f 1751	4	10	57 #	# 14.7	0.33 1	.0 10.7	X		22 Board_		N N		64K Y	$\vdash$	5	2003 2012	https://en.udki	8080 derivative, optional UART, 8-bit	xilinx 4K RAM primitives
hp86b	https://github.co		Grabulosaure Olivier De Smet	c2650 Capricorn		spartan-3	James unres	olved xili	nx inter 4	++	#	# 14.7	0.33 2	.0	+ + + *	verilog	39 sys_top 85 cpu	-	14	32K	34N Y	+	64	2018 2020	https://en.wikiped	clone of Signetics 2650 uP uses PicoBlaze, emualtes HP86B	based on the IBM 1130, Altera project & PLL picoblaze uart uses LUT4s
btsr1arch	https://github.co	alpha	Brendan Bohannon	CISC	64 16	5						14.7			Х	verilog	149 bjx2	Y yes	Υ	N 256T		64	32	2018 2021	https://www.yout	64-bit regs, 16x inst, 48-bit VM	BJX2 is superset of BtSR1, 4 data sizes
btsr1arch copro6502	https://github.co		Brendan Bohannon David Banks	CISC		kintex-7-	James Braket		r each core		167 #	# 14.7	1.00 1	5 23.3		verilog VHDL &	11 bsrexur	it Y yes	Υ	N 64K	64K Y	64	32	2018 2021 2014 2017	https://std-t	is BtSR1, msp430 like, fltg-pt defined	3 data sizes, no (R++) or (R) modes
forwardcom	https://github.co		Agner Fog		64 32	atrix-7		12026		++	70 #	# v20.1	1.00 1	.0 5.8			18 top	Y asm	Υ	64K	32K Y	$\vdash$	64	2014 2017	https://github.com		16-bit compressed inst, x86 adr modes
Ic-2	http://www.cs.u	mature	Eric Frohnhoefer	CISC	16 16	kintex-7-	James gate le	evel prim	nitives 6		#	# 14.7	0.67 2	.0		vhdl	13 lc2_all	Y yes	N		64K N	16	8	2002 2002	https://en.wikiped	from book: 978-0072467505 by Patt	educational, compiled via Synopsys
one-der	http://www.drd	untested	Al Williams	CISC	32	spartan-3	James missir	mg file	4		#	# 14.7	1.00 1	.0	ىلىد	verilog	18 topbox							2009 2009	l	The One Instruction Wonder	TTA

_uP_all_soft folder	opencores or	status	author	style /	data sz nst sz	FPGA	repor com ter ents	LUTS	Dff 2	tar Si bii	r F	tool	MIPS clks		ven oo	src code	#src files top file	tool flt	۰	x max t	byte 5	adr #	pi <sub>e</sub>	start last	secondary web	note worthy	comments
raptor16	www.spacewire	stable	Steve Haywood	CISC	16 16	kintex-7-3	James Braket	590	6	_			1.40 2.	7 280.2	Х	vhdl	1 raptor16	n ·		K 64K	N		اما	2004		8 data & 8 adr regs	no multiply, 8 adr modes
w450		errors	Ze Long	CISC	8 8	kintex-7-3	James blocki	ng & nor	n-blocki 6				0.33 3.	0		verilog	3 w450		25	6 256		8	4	3 2012		appears to be class project	3 versions of w450, used latest, patches cause
xproz	http://www.bitli		Herbert Kleebauer Charles Cole	CISC	16 16 8 8	arria-2	James Braket	natic base		2	144	## q18.0	0.33 3.	-		schemat		Y asm N		K 64K		+	-	1993 1995 2014 2014	haran //am ildə am	documentation in German Infocom Z-Machine V3, youtube video	*.1 schematic design
z-machine	https://eithub.co		Robert Baruch		8 8	arria-2	James Braket		A				0.33 3.		i		3 boss 15 plugh	Y N	1 120	3K 120K				2014 2014	http://inform-ficti	Z-machine (Zork)	https://www.voutube.com/watch?v=2fNBkU
t400	https://opencor	stable		COP400			Arnim Laeug				2 60		0.16 4.	0 3.7	IX	vhdl	36 t400_core		1 Y 64		Υ			2006 2009		implementation of National's 4-bit CC	
cray1	www.chrisfento	alpha	Christopher Fenton	CRAY1	64 16	kintex-7-3	James Braket	13463	6	19 1	0 127 #		6.00 1. 6.00 1.		X		46 cray_sys_1 46 cray_sys_1			/ 4M		8 53	6	2010 2015	https://www.chris CRAY data sheets	homebrew Cray1	24-bit address registers 24-bit address registers
cray1 cray2 reboot	https://opencor	beta	John Kula	CRAY1	64 16	zu-se	James under	11510	ь	15	1 +	## VZ1.1	6.00 1.	U	X			Y yes Y	14 -914		N 12	8 52	8	2010 2015	Cray 1. 2 & 3 docs	homebrew Cray1 gate level code	32-bit address registers 32-bit address registers
aspida	https://opencor	stable	Sotiriou	DLX	32 32	zu-2e	James dated						1.00 1.				10 DLX_top			6 4G				2002 2009		DLX	compiled sync version
aspida	https://opencor	stable			32 32		James dated	3586	6	_	257 #		1.00 1.		Х		10 DLX_top		40	3 4G	_			2002 2009		DLX	compiled sync version
dlx calvino	https://github.co		Martin Gumm Alessandro Calvino	DLX	32 32	kintex-7-3	James errors		ь		+ + + + *	## 14.7	1.00 1.	0		vhdl	120	Y asm Y yes N	1 40	3 4G	-	3		1995 2014		University of Stuttgart, asic dsgn masters thesis	case statmt others clause has problems also supports Synopsys Design Compiler
dlx_chiara	https://github.co	,	Alessandro Di Chiara	DLX	32 32	kintex-7-3	James Braket	2915	6	_	90 #	## 14.7	1.00 1.	0 30.9	Х		32 a-dlx	. 903	40			3	_	5 2017 2017			HDL via instructor?
dlx_nicola	https://github.co		Nicola Vianello	DLX	32 32	!											37 a-dlx	Y asm N		3 4G		3		2019		masters thesis	five stage pipeline, forwarding, automatic haz
dlx_palmiero dlx_superscalai	https://github.co		Christian Palmiero	DLX	32 32		James design		y proble 6	_			1.00 1. 1.00 1.				41 a-dlx 4 dlx	. 100		4G		3		5 2015 2017		Course project, VHDL to netlist (STM - Course project, Two inst/clock, doc in	
bobcat	nttps://www.is.		Stan Drey	DSP	16 24		James Braket		6	1			0.67 1.		х		30 bobcat_cd	Y N		K 64K			-	1998 2000		course project, Two instructors, doc in	dead web links
dspuva16	http://www.DTE		Santiago de Pablo		16 16		James Braket	332	6				0.67 1.		Х		1 dspuva16		I Y 25		4	0 1	.6	2001 2004	www.1-core.com/	16 bit data memory, 24 bit regs	broken web link
oc54x ensilica	https://opencor		Richard Herveille ensilica.com	DSP eSi-1600	16 16		James Braket ensilica	2225 1100	6	1	180 #	## 14.7	1.00 1.		X	verilog verilog	10 oc54_cpu		1 Y 64	K 64K	v 0	2 10 1	6	5 2001 2016		40-bit accumulator, barrel shifter verilog source included with license	room for 90 user inst, also as ASIC
ensilica	http://www.ens			eSi-1600		virtex-5		1100			160		1.00 1.			verilog	eSi-1600 eSi-1650	Y yes				2 10 1		5 2001 2016		verilog source included with license	room for 90 user inst, also as ASIC
ensilica	http://www.ens			eSi-3200	32 16		ensilica	2200			200			0 181.8	IX	verilog	eSi-3250	Y yes				4 10 1		5 2001 2016		verilog source included with license	room for 90 user inst, also as ASIC
ensilica 8bit chapman	http://www.ens http://www.ece		ensilica.com Rob Chapman, Steven	eSi-3200 forth			ensilica James vivado	1800			200	W v211	1.50 1. 0.33 1.	0 166.7	IX	verilog vhdl	eSi-3200 10 stack pro	Y yes		6 4G		4 10 1	.6	5 2001 2016 1998 1998		verilog source included with license course work	room for 90 user inst, also as ASIC
8bit_chapman	http://www.ece		Rob Chapman, Steven		8 8		James Braket	176					0.33 1.		ILX		10 stack_pro			6 256			+	1998 1998		course work	1
b16	www.bernd-pay	stable	Bernd Paysan	forth	16 5		James Braket	554					0.67 1.	0 161.7	IX	verilog	15 b16	Y yes N	1 64	K 64K	N			2002 2017	https://github.com	two versions: one/15 source files, der	
b16	www.bernd-pay		Bernd Paysan	forth		bint = 4	James Braket		6	4	1 250		0.67 1.		IX		1 b16-small		1 64 1 N	K 64K			+	2002 2019	https://github.com	two versions: one/15 source files, der	
bytemachine cd16	https://github.co http://anycpu.or		cOpperdragon Brad Eckert	forth forth			James Braket James Braket	319 681					0.33 2.				7 bytemach 16 cd16		N 128	4K 8K 8M	т 3	<u> </u>	+	2016 2017	http://web.archive	top is Altera schematic Spartan-3 block RAM	results are for 2016 bare core bare core
cd16	http://anycpu.or		Brad Eckert		16 16	spartan-3		618			7 31 #		0.67 2.			vhdl	16 demosoce						+	2003 2003	http://web.archive	Spartan-3 block RAM	includes stack RAMs & some inst RAM
cfm	https://github.co		Cliff L. Biffle	forth		i										haskell			. 04	K 64K				2018 2018	https://clash-lang.	Forth-inspired processor targeting the	
chad chad	https://github.co		Brad Eckert	forth		atrix-7-1	James DFF e	1982 1995				## v21.1			XIML		33 mcu_arty			K 64K	N 2	3 1		2021		verilog, .f &.c code; fpga project files	
chad	https://github.co		Brad Eckert Brad Eckert	forth forth		atrix-7-3	James DFF e						0.80 1. 0.80 1.			verilog	33 mcu_arty 33 mcu_arty			K 64K		3 1		2021		verilog, .f &.c code; fpga project files verilog, .f &.c code; fpga project files	max SUC, -3 speed grade
chad	https://github.co		Brad Eckert		18 16	atrix-7-3	James option	1972					0.80 1.			verilog	33 mcu	Y yes N	64	K 64K	N 2	3 1	.6	2021		verilog, .f &.c code; fpga project files	min SOC, -3 speed grade
cpu16 dataflow_chap	http://www.ultr		C.H. Ting		16 5		James Braket				364 #		0.67 1. 0.33 1.		х	vhdl vhdl	1 cpu16			K 64K	N 2	8	_	2000 2000		P16 in VHDL	CPU24.vhd with width=16
dfp datanow_cnap	https://opencor		Rob Chapman, Steven Ron Chapman	forth forth			James file W James Braket				192 #		0.33 1.				27 DataFlow 25 DataFlow		1 25	6 256	_		+	2003 2009		course work 8-bitter, generates a custom VHDL sta	ack machine compiler is in Forth
ep16	https://github.co		C.H. Ting		16 5		James Braket	837					0.67 1.				5 ep16.vhd		I N 32	K 32K	N 3	2	+		PDF files	initialized Lattice memory blocks	5-bit instructions
ep24		stable	C.H. Ting	forth		kintex-7-3	James substi					## 14.7	0.83 1.	0 135.6	Х	vhdl	1 ep24	Y asm N	l N	4K	2	7		2002 2002		room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz
ep32 ep32	https://www.arr		C.H. Ting CH Ting	forth forth	32 6	XP2	C.H. Ting	3368	4		+ +	ispL	1.00 1.	0		proprieta	7 ep32	Y forth N				+	-	2007 2018	https://wiki.forth-	kindle book & RTL available: EP32 RIS has eForth binary & source	
epsz eric5	http://www.enti		Thomas Entner		9 8	cyclone-4	entner-electr	110	4	ont	60		0.42 1.	0 229 1		proprieta		Y TOTTH IN	51	2 1K		3.,	4	2005 2011		25 MIPS: ERIC5xs, ERIC5Q	now free
f18a	http://www.gree		Chuck Moore	forth		.,										proprieta		Y yes	1							AKA G144A12: 12x12 array	family of parallel processors
f21	http://www.ultr		Jeff Fox	forth	21 5											proprieta								1997 2011	http://www.ultrat	"machine forth", crazy address space	chip & simulator, AKA MuP21 or F21
fc16 forth cpu	https://anyenu.e	paper	Richard Haskell Richard Howe	forth forth							-					proprieta vhdl						+	+	2013 2020	http://www.aholm	PDF papers https://github.com/howeri/forth-cou	chpt 11: VHDL By Example: Fundamentals of E based on J1 uP, used to operate DIY GPS recie
forth_kf532	https://github.co		Tarasov Ilia	forth		kintex-7-3	James no *.c	1719	6	4	4 172 #	## 14.7	1.00 1.	0 100.3	Х		1 kf532	N N	Y 18	( 16K			+	2013 2013	ittp://www.anoin	no trace of source code on web	based 01131 dr., dised to operate D11 Gr.3 recie
forth-cpu/h2	https://opencor		Richard Howe			kintex-7-3	James Braket	1858	6		9 149 #	## 14.7	0.67 1.			vhdl			64	K 64K	2	5	I	2017 2020	https://github.com		derived from J1, hex & bin files in 2/16/2018 t
ignite_ptsc	www.excamera.	asic stable	George Shaw James Bowman	forth forth	32 8	zu-2e	James area o	253	6	_	1 226 6	## v20.1	0.00 1	0 #####	х	proprieta vhdl			1 40	6 4G K 64K	2		-	1995 2002 2 2006 2015	https://aithub.com	ShBoom clone, fast ASIC with high cou uCode inst. dual port block RAM	PTSC web site had full documentation 16 deep data & return stacks
J1	www.excamera.		James Bowman	forth	16 16		James Braket	335					0.80 1.				1 11		1 64		2		+	2 2006 2015	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks
J1a	www.excamera.		James Bowman		16 16		James DFF e	518					0.80 1.			verilog		Y forth N		K 64K	2			2 2006 2017	https://github.com	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
J1a32 J1b	www.excamera.		James Bowman James Bowman	forth forth	32 16		James DFF e	930 2612					1.00 1. 1.00 1.			verilog verilog		Y forth N	l 64 l 64	K 64K	2			2 2006 2017		uCode inst, dual port block RAM uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks DFF used for 32 deep data & return stacks
J1b_16	www.excamera.		James Bowman	forth		kintex-7-3	James DFF e	1588			355 #	# 14.7	1.00 1.	0 223.4	X	verilog		Y forth N			2			2 2006 2017		uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks
j1sc	https://github.co		Steffen Reith	forth	32 16	5										scala		Y forth N			2			2017 2018		J1 reimplemented using Scala/Spinal	
j1vh iop	https://github.co	om/flamin stable	Theo Hussey Martin Schoeberl etal	forth forth	32 16 16 16	oudono 1	Martin Schoo	2000	4	_	100	a10.0	0.67 1.	0 33.5	1		5 j1vh 11 core	Y forth N Y yes N		K 64K	2	0	+	2019		VHDL clone of J1 forth CPU	altera block RAM iava app builds some source code files
k1	http://mcforth.n		Klaus Kohl-Schoepe	forth		cyclone-1	rear uti SUIOE	2000	1 4	-	100	q10.0	0.07 1.	33.5	-	verilog			1 64	K 64K	2	4	+	2004 2014		based on J1, Quartus project file	Java app bullus some source code mes
kestrel-2	kestrelcomputer	stable	Samuel Falvo II	forth			James Braket				8 172 #	## 14.7	0.67 1.	0 157.2	ΧY	verilog	27 M_kestrel	Y yes N	1 64	K 64K	2	0		2 2012 2015	https://hackaday.o	J1 with wishbone bus	M_j1a runs at 244MHz & 368 LUTs
microcore microcore	http://www.pldv		Klaus Schleisiek Klaus Schleisiek	forth forth	12 8		James Braket	399 1101		_			0.40 2. 0.67 2.				30 ucore110 17 ucore120		Y 51	2 2K		++	+	1999 2004 1999 2004	www.microcore.o	indexing into return stack, auto inc/de indexing into return stack, auto inc/de	only one block RAM? simplest core
microcore	https://github.co		Klaus Schleisiek	forth		KIIILEX-/-:	James Diake	1101	6	$\dashv$			0.67 2.						1 Y 4			+	+	2021		muching into return stack, auto inc/or	gno block rotivit, uses ti ristate signals
microforth	https://github.co		Jess Totorica	forth		3										verilog	34 top		I Y 64		N 2	,		2019 2020	http://mindworks.	Arduino-like board/platform based up	AKA F18, educational, loop stack
msl16 myforthproces	https://s		Philip Leong, Tsang, Le	forth forth			James Braket	303		_			0.67 1. 1.00 1.		X				25		1	_	+	2001		CPLD prototype DPANS'94 32-bit Forth, masters thesis	a 2E 1E Whatstones
nc4016	https://en.wikicl		Gerhard Hohner Chuck Moore	forth		SP-KINTEX	James Braket	2959	1 10	+	223 #	14.7	1.00 1.	/5.3		proprieta		Y yes N	641	vi b4M	9	+	+	2004 2012		DPANS'94 32-bit Forth, masters thesis chapter in Koopman	223.13 Whetstones
nige_machine	https://github.co	stable	Andrew Read	forth	32 8		James Braket			8 3	3 123 #	## 14.7			Х	vhdl	29 Board	. ,	10.	M 16M	51	2 51	.2	2014		standalone Forth system	https://www.youtube.com/watch?v=PRltE8qt
nybbleForth	https://github.co		Lars Brinkhoff		16 4		James missir		6		#		0.67 1.				1 cpu	Y yes	48		Y 1	1	+	2017 2017		empty design, no init file	tiny
p16 p16b	nttp://www.ultra		Don Golding C. H. Ting	forth forth			James bad sy James case o				355 #		0.67 1. 0.67 1.				1 p16 1 cpu16	Y asm N	64	K 64K	2	8	+	2000		part of eForth?	data width can be expanded
p24e		beta	C. H. Ting	forth	24 6		James Braket						0.83 1.		X	vhdl	1 p24c	Y asm N		( 2K	2		T	2000		part of eForth?	data width can be expanded
rtx2000	http://www.mp	asic	Tom Hand	forth		liles = -			$+$ $T_{z}$		470		0.63	0 000-	J.	proprieta	ary		J.L.	v	V.	$\perp \top$	F	2012 221		Harris Corp., FPGA version at MPEfor	
s16x4a s4pu	https://bainc.git		Samuel Falvo II Gabriel de Sant'Anna	forth forth			James Braket Gabriel de Sa	514 3306	1622 4		4/6 # 6 50 #	# 14.7	0.67 1. 0.67 1.	0 020.7	X B		1 s16x4a 17 s4pu		N 64	K 64K	Y 1	2	+	2012 2017		kestrel #2, byte & word data /bajoc/s4pu	derived from Myron Plichota's design (stream in Portuguese
	https://github.co	stable	Samuel Falvo II	forth		-, -, -, -, -, -, -, -, -, -, -, -, -, -				°		415.1		10.1			4 s64x7	1	16		Y 5		上	2017		64-bit simple Forth engine	very little doc
s64x7		roprietar	Brad Eckert	forth	32 8		Brad Eckert	1977		1	150		1.00 1.		X	proprieta	ary							2010		PDF file, Forth Inc.	
sc20	http://www.fort			forth	8 9	kintex-7	Rodney Sincl	196		6 2	474		0.33 1.		ILX X		3 core 9 VGA_sram		1 Y 18	K 4K	Y 4	1	3	2012 2014	https://github.com	Python program generates the Verilo (3) uP cores. Cornell course material	inst after branch/call/rtn always execs VGA output, uses Nakano's tiny cpu
sc20 ssbcc	http://www.fort https://opencor	stable		forth	16 5	cyclone16	James Brakel											· Jasiii   IV	111 04	· +v		1 1					
sc20	http://www.fort https://opencor http://people.ec http://www.ultr	stable stable	Bruce R. Land Myron Plichota		16 5 16 3	-,	James Braket James Braket	5101 143				## 14.7	0.20 1.	2 485.6	Х		8 streamer	Y yes N		K 64K		8 2			http://www3.sym	MIPS/inst reduced	2nd web adr non-functional
sc20 ssbcc stack_machine streamer16 x32	http://www.fort https://opencor http://people.ec http://www.ultr http://citeseerx.	stable stable stable stable	Bruce R. Land Myron Plichota Sijmen Woutersen	forth forth	16 3 32 8	kintex-7-3	James Braket James missir	143 ng define	6 s 6		417 #	## 14.7	0.20 1. 1.00 1.	0		vhdl vhdl	8 streamer 32 core			K 64K G 4G		8 2		2001 2001 2006 2007	http://www3.sym https://pdfs.sema	MS thesis, byte code, needs caches	2nd web adr non-functional uses preprocessor on VHDL
sc20 ssbcc stack_machine streamer16 x32 xpu	http://www.fort https://opencor http://people.ec http://www.ultr http://citeseerx. http://excamera	stable stable stable stable macros	Bruce R. Land Myron Plichota Sijmen Woutersen James Bowman	forth forth forth	16 3 32 8 16 8	kintex-7-3 kintex-7-3 kintex-7-3	James Brake James missir James requn	143 ng define es prepro	6 s 6 ocessor 6		417 #	## 14.7 14.7	1.00 1. 0.67 1.	0		vhdl vhdl vhdl	32 core 1 c2a	Y yes N	40	3 4G		8 2		2001 2001 2006 2007 2003 2003	http://www3.sym https://pdfs.semai		2nd web adr non-functional uses preprocessor on VHDL uses preprocessor on VHDL
sc20 ssbcc stack_machine streamer16 x32	http://www.fort https://opencor http://people.ec http://www.ultr http://citeseerx. http://excamera https://github.co https://github.co	stable stable stable stable macros alpha	Bruce R. Land Myron Plichota Sijmen Woutersen	forth forth	16 3 32 8 16 8	kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3	James Braket James missir	143 ng define es prepro	6 s 6 ocessor 6		417 #	## 14.7 14.7 ## 14.7	1.00 1.	0 0 268.5	Х	vhdl vhdl vhdl vhdl	32 core	y yes N	1 40	G 4G	Y 2	6 7		2001 2001 2006 2007	http://www3.sym https://pdfs.semai	MS thesis, byte code, needs caches predates J1	2nd web adr non-functional uses preprocessor on VHDL

_uP_all_soft folder	opencores or prmary link	status	author	style		sz inst sz	FPGA	repor ter	com ents	LUTs ALUT	Dff 5	E ram max	date ve		clks/ KIP inst /LU		osrc code	#src files	top file	tool f	ltg P pt P	max max dat in	ax byte st adr	mo # ins	r # pip	start year		secondary web Ilink note worthy comments
zpuino	http://alvie.com	m alpha	Alvaro Lopes	forti	1 32	8	spartan (	E James I	Brakef	2547	6	4 12 126	## 14	1.7 1.00	4.0 12	.3 X	Y vhdl		papilio_pr	Y ves	N	4G 4	G Y	37		2008	2012	SoC version of modified ZPU pipelined, removed ucf file
flexgripplus	https://github.		Josie Condia	gpgp		32				20.11			1 1				vhdl		F-0-F	. ,,		1.2					2020	https://opencores GPGPU based on G80 architecture of NVIDIA, heavly based on flexgrip
flexgrip	http://www.ec		Kevin Andryc	GPL		32	atrix-7	James I	Brakef	72649	6	### 119 100	## 14	1.7 1.00	0.1 11	.0 X		46	gpgpu_ml5	05_top le	vel					2013		http://www.ecs.ur eight GPU processors requested & received source files
spu-mark-ii	https://github.e	CC WIP	Felix Queißner	hybri	d 16	16											vhdl	17	soc	Υ		16M 16	M Y			2020	2021	https://ashet.com/SPU Mark II instruction set architecture, RISCish cpu that uses the stack machine a
cpus-caddr	https://github.i	cc unteste	Brad Parker	lisp	32	48											verilog			Y lisp	Y	16M 16	5K			2011	2016	https://dspace.mil Verilog FPGA re-implementation of M uses 48-bit u-code
igor	https://github.	errors		lisp			kintex-7-	3 James	missing	files	6		## 14				vhdl	25	leval							2010	2010	IGOR - A microprogrammed LISP mac two versions, spartan3 LUT4
lispmicrocontro	http://nyuzi.or	g errors	Jeff Bush	lisp	32		kintex-7-3				6		## 14	1.7 1.00	1.0		verilog	10	ulisp	Υ	N							program.hex missing
latticemico32	http://www.lat	stable	Yann Siommeau, Mich			32	arria_2	James I	Brakef	2166	A		## q13	3.1 0.80					lm32_cpu		N Y	4G 4				2006		https://en.wikiped optional data & inst caches Diamond3.10; see lm32 & misoc folders
latticemico32	http://www.lat	stable	Yann Siommeau, Mich			32	ECP3	Lattice	Semic	2370	4	4 30 115	i	0.80	1.0 38	.8 LX	verilog	24	lm32_cpu	Y yes	N Y	4G 4	G Y			2006		https://en.wikipec optional data & inst caches Diamond3.10; see lm32 & misoc folders
lm32	https://github.		Sebastien Bourdeaudu	u LM3		32													lm32-top								2014	cleaned up lattice micro32, see milkymist
milkymist	https://github.i		Sebastien Bourdeaudu	u LM3			spartan-6			13531	6	31 78 50						169	system	Y yes	N Y	4G 4			32	2007	2014	uses LM32, uses Spartan-6 IO failed in mapper
t48	https://openco		Arnim Laeuger	MCS-			cyclone-1				4	1 59					vhdl		t48_core		N	256 1	K			2004		T48 uController used in several projects
brainfuckcpu	https://openco	beta (	Aleksander Kaminski	men		3	kintex-7-	3 James I	Braket	110	6	432	## 14	1.7 0.08	2.0 157	.2 X			brainfuck_c			4011		8	0	2014		http://www.cliffor Touring machine like, 2ndary link is an adj prog & data mem size, terrible name
verysimplecpu	https://github.i	com/MC2	Abdullah Yıldız Md Badiuzzaman Prar	men n MIP:		16										-	verilog schema			Y yes	N N	16K 16	SK N	8 2	+	2014		https://github.com/educational, 2 address, public version is missing processor RTL https://orantoami.course.project.schematics.only/simple.up/with.well.done.schematics
16bit_processc 32-bit_MIPS	https://gitnub.i	com/prani	Cairo University	MIP		_	zu-3e			w synthes	6	1 100	## v21	1.1 1.00	1.0	-	vhdl			V	N	4G 4	G Y		22	2018		https://prantoaml course project, schematics only simple up with well done schematics  Cairo University EE dept stopped run in synthesis
aor3000	https://sourcei		Aleksander Osman	MIP						4199 2			## V21			.8 IX		10	mips_mod aoR3000			4G 4		+	32	2011		MIPS R3000A compatible, has MMU moved declarations forward
aor3000	https://openco		Aleksander Osman	MIP			kintex-7-			5307	6		## 14				verilog	19	aoR3000	V ves	N	4G 4		+		2014		MIPS R3000A compatible, has MMU moved declarations forward
beri	https://www.cl		Gregory Chadwick	MIP		32	KIIICCA 7 .	- Junies	Diakei	3307	Ť	7 3 223	111111111111111111111111111111111111111	1.7	2.0 24					Y yes		70 7	<u> </u>		32	2012		https://github.com/Bluespec Extensible RISC Implemental CHERI (Capability Hardware Enhanced RISC
cmips	https://github.		Roberto Hexsel	MIP		32			-		-				<del>                                     </del>	1	vhdl			Y yes	N N	4G 4	G V			2017	2019	http://www.inf.ufi 5-stage pipeline, MIPS32r2 core
edge	https://openco		Hesham ALMatary	MIP	S 32	32	spartan-6	James I	Brakef	5345	6	7 1 8	## 14	1.7 1.00	1.0 1	.5 X	verilog	30	edge_core	Y ves	N N	4G 4	G Y			2014		Edge Processor (MIPS) MIPS1 clone
fpga4_mips_5r	http://www.fpi	errors	Van Loi Le	MIP	S 32	32	kintex-7-	3 James	degener	ate desig	n 6		## 14	1.7 1.00	1.0		verilog			Y ves	N N	4G 4	G Y			2017		educational, full pipelined MIPS incomplete
hf-risc	https://openco	r stable	Sergio Johann Filho	MIP:	S 32	32	kintex-7-	3 James I	Brakef	1446	6	4 115	## 14	1.7 1.00	1.0 79	.2 X	vhdl	9	spartan3e_	neves	N N	4G 4	G Y	41	32	2016		https://github.com MIPS I subset, no multiplier
ion	https://openco	mature	Jose Ruiz	MIP		32	kintex-7-	3 James I	Brakef	1533	6	163			1.0 106	.0 IX		12	mips_soc	Y yes	N	4G 4	G Y		32	2011	2018	https://github.com new version: moving to MIPS32r1
mais			Rene Doss	MIP:		32	kintex-7-			2760	6	4 5 245	## 14	1.7 1.00		.7 X	vhdl	22	MAIS_soc.	Y yes	N N	4G 4	G		32	2013		use MIPS tools register forwarding around ALU license req'd for commercial use
mangomips32	https://github.	cc stable	Ricky Tino	MIP:		32								1.00	1.0		verilog	25		Y yes	N	4G 4	G Y	100	32	2019	2019	cache support, runs linux very percise specs
mips_fault_tole	https://openco		Lazaridis Dimitris	MIP:			kintex-7-			2017	6		## 14				vhdl	40	main	Y yes	N	4G 4				2013		arithmetic includes fault detection no external memory port?
mips_linder	https://www.so		Michael Linder	MIP:		32	kintex-7-	3 James I	Brakef	1100	6	238	## 14	1.7 1.00	1.0 216	.5	B vhdl	39	a_mips	Y yes	N	4G 4			32	2007		masters thesis no LUT RAM, source code in PDF
mips_pipelined	https://github.i		Mohammad Hossein \	Y MIP		32		$\Box$			$-\Gamma$		$\perp \Gamma$				verilog	23	toplevelcir			4G 4		$\perp \Gamma$	32	2017		course project, hazard detection as well as forwarding, limited ISA
mips_sc_rubio	http://www.ec		Victor P. Rubio	MIP:		32		$oldsymbol{ol}}}}}}}}}}}}}}}}$			_   _	$\Box$	$oldsymbol{oldsymbol{\sqcup}}$				vhdl		mips_sc			4G 4			$\perp$	2004		MIPS RISC Processor for Comp Arch Ed, 2004, single cycle, RTL in PDF
mips32	https://openco		Jin Jifang	MIP						3696	6	0 131						17	pipelinem	Y yes		4G 4		++	32	2017		vivado project "classic MIPS"
mips32r1	https://openco	r stable		MIP.				James I		3716	Α		## q13	3.1 1.00	1.0 21	.3 IX	verilog	20	processor	Y yes	N Y	4G 4	G Y			2012		https://github.com Harvard arch complete software tool chain
mips789	https://openco	stable	-	MIP			kintex-7-	3 James I	Brakef	1432	6	1 171	## 14	1.7 1.00	1.0 119	.1 IX			mips_core	Y yes	N	4G 4			32	2007		supports most MIPSI instructions
mipscpu	https://github.i		Matheus Souza	MIP		32					_						system					4G 4			-	2017		MIPS like cpu, course project, VHDL verilog & system verilog
mips-cpu	https://github.		Jeremiah Mahler	MIP		32	kintex-7-	James	added	596	6	1 244	## 14	1.7 1.00	1.0 409	.2 X	verilog			Y yes		4G 4				2017		Very early stage project, only implem no outputs, missing im_data.txt
mips-cpu2	https://github.		Yash Bhutwala	MIP:		32										<u> </u>	verilog			Y yes		4G 4			32	2016		Pipelined CPU, course project, actual design in fibinacci or helloWorld
mipsfpga	https://www.m		MIPS Technologies	MIP:		32	atrix-7-3	James	Braket	10692	6	47 118	## 14	1.7 1.00	1.0 11	.0 X	Y verilog		mfp_syste	Y yes	N	4G 4			32	2014	2018	https://www.yout M14K core & mipsfpga-plus DRAM interface, I&D caches. 8789 FF
mips-hls-vivado	https://github.i		Grammatopoulos Vas	MIP:		32	Islanton 7. 1	2 1	la a effect				*** 1	1 7 1 00	1.0	+	cpp		cpu	Y yes	N	4G 4	G Y		32	2000		written in cpp, no inst decode, limited ISA
mips-lite	https://github.i		Jon Craton Lazaridis Dimitris	MIP		32	kintex-7-			ent mem		4 6 71	## 14			2 V	vhdl vhdl	65 35		asm		4G 4	c v	-	32	2009		cumparts almost all instructions of mid-source project
mipsr2000 octagon	https://openco		Jon Pry	MIP			kintex-7-			1971		4 9 333					vhdl			Y yes asm	IN	4G 4		-	32	2012	2016	supports almost all instructions of mid course project <a href="https://github.con">https://github.con</a> 8 thread barrel processor, largely MIPS compatible
plasma	https://openco		Steve Rhoads	MIP			kintex-7-			2462	6	9 333	## 14					22	plasma		N	4G 4			32	2001	2015	http://plasmacpu. wide outside use, opencores page has list of related publications
plasma fpu	https://openco		Maximilian Reuter	MIP		32	kintex-7-	2 James	errors	2402	6	3 37		1.7 1.00			vhdl	20	plasma	V ves	v .	4G 4			32	2015	2015	plasma with FPU based on Plasma by Steve Rhoads
r4000			Michael Povlin	MIP			kintex-7-			roblems	6			1.7 1.00			verilog		p	,,,,,,	_	1.2	-		+**	1994		does not implement 64-bit data only a few insts implemented, test vehicle
sardmips	https://openco		Igor Loi	MIP		32					+		1 -				system			Y yes	N	4G 4	G Y		32	2006		synthesizable parametric IP core supporting full MIPS R2000 ISA
single_cyc_mip	https://www.fp	oga4stude	nt.com/2017/01/verilog		S 16												verilog	2	single_cyc_			64K 64			1 -			https://www.fpga4student.com/p/verilog-project.html
single-cyc-cpu	https://github.e	cc mature	Victor A Pajaro	MIP	S 32	32											vhdl		AlvarezPaja			4G 4			32		2019	nice schematic and clear description, course work
sweet32	https://openco	r alpha	Valentin Angelovski	MIP		16	kintex-7-	3 James I	Brakef	1050	6	1 142	## 14	1.7 1.00	1.0 135	.1 X	B vhdl		Sweet32_					26	16	2014	2015	targets MACHXO2, no RAM
sweet32	https://openco	r alpha	Valentin Angelovski	MIP	S 32	16	kintex-7-	3 James I	Brakef	1797	6	1 2 185	## 14	1.7 1.00	1.0 103		Y vhdl		sweet32_I						16	2014	2015	targets MACHXO2, DDR RAM clock divider to Sweet32_v1_core
sweet32	https://openco		Valentin Angelovski	MIP	S 32	16	kintex-7-	3 James I	Brakef	1177	6	1 116	## 14				B vhdl	2	Sweet32_	Y yes	N N	4G 4			16	2014	2015	targets MACHXO2, no RAM
ucore	https://openco		Whitewill	MIP:		32	kintex-7-	3 James I	Brakef	2469	6	1 231	. ## 14	1.7 1.00	1.0 93	.5 X	verilog	25	ucore	Y yes		4G 4				2005		MMU & caches
vhdl-cpu2	https://github.o		Fabrice Normandin	mip:		32														asm		4G 4				;	2018	McGill Un. Course, MIPS CPU/VHDL MIPS inst card, pipe hazard notes
yacc	https://openco		Tak Sugawara				kintex-7-			2220	6	6	## 14			IX				Y yes	N	4G 4				2005		derived from, but independent of plas YACC Yet Another CPU CPU
yari	https://github.i		Tommy Thorn	MIP.			kintex-7-			3610	6	15 189			1.0 52		Y verilog					2M 2	м		32	2004		subset of MIPS R3000
ztapchip	https://github.i		Vuony Nguyen	MIP			cyclone-5			31331	A	43 578 100					Y vhdl	53	ztachip				_		$\bot$	2015		multi-core with MIPS master files no longer available, was under develop
m1_core	https://openco		Fabrizo Fazzino, Alber	MIS				James I		788	A 6				1.0 90							4G 4		$\vdash$	32	2007		GCC target?
dragonfly	http://www.led			MMI			kintex-7-3				Δ				1.0 139	.3 X	vnai					160 16		25.0	288	2001		
fpgammix msp430_vhdl	https://gitnub.i	cc stable	Tommy Thorn Peter Szabo	MSP4	7. 04		arria-2 kintex-7-	James I		1735	A 6	0 10 54	## q13		2.0 24		system vhdl	9				64K 64		250	16	2006		https://en.wikiped clone of Knuth's MMIX micro-coded  Comprehensive verification was not compiles on cyclone II
neo430	https://openco		Stephan Nolting	MSP4						402	6	2 204			8.0 42		vhdl	10	neo430_te			28K 3			16	2014		https://github.com/website has detailed resource untilizar minimal configuration
neo430	https://openco		Stephan Nolting				artiix-7			947	6	2 204			8.0 42				neo430_te			28K 32			16	2015		https://github.com/website has detailed resource untilizal minimal configuration  https://github.com/edit neo430_sysconfig.yhd to set opti ~8+ clocks for R-R inst
neo430	https://openco		Stephan Nolting	MSP4						626	6		## 14		8.0 15		vhdl		neo430_te			28K 3			16	2015		https://github.com/ website has detailed resource unt minimal configuration
openmsp430	https://openco		Oliver Girard	MSP4			stratix-3-			1147		1 98	1 1		2.0 28			30	openMSP4	Y ves		64K 64			16	2009		near cycle accurate performance spreadsheet
s430	https://www.p		Paul Taylor	MSP4		16	artix-7	Paul Ta	ylor	449	6	100			9.0 16	.6	vhdl	1	s430	1		64K 64				2019		msp430 subset with 8-bit alu coded for size & not for speed
vhdl-msp430	https://github.		Rafael Hideo Toyomot	t MSP4	30 16	16		T			T			1			vhdl		processad	Y yes		64K 64		27	16	2018		course project, inspired by msp430, very little commentary
m32632	https://openco	r stable	Udo Moeller	N320	32 32	8	kintex-7-	3 James I	Brakef	10167	6	19 16 83	## 14	1.7 1.00	1.0 8	.2 IX	verilog	18	example	Y yes	YY	4G 4	G Y	200	24	2009	2019	http://cpu-ns32k.net/ 21.97 VAX Mips at 50MHz (Cyclone IV)
nios2		proprieta	r Altera	Nios			stratix-3				A			3.1 0.90	1.0 255		proprie	tary		Y yes	opt	4G 4	G Y		32	2004		fitg-pt, caches & MMU options Nios II/f: fastest version, DMIPS adj, 2.15 Co
nios2		proprieta	r Altera	Nios			stratix-5	Altera	consist	584	Α	420			1.0 71		proprie	tary		Y yes	opt	4G 4	G Y		32	2004		fltg-pt, caches & MMU options Nios II/e: min LUTs version, DMIPS adj, 1.68
niosprocessor		com/Julier	Julien Malka	Nios		32											vhdl	25	cpu	Y yes	N	4G 4			32	2019		Project for Computer Architecture col uses much Altera source code
recon	https://github.i			Nios		32		$\perp$									verilog			Y yes		4G 4			32		2019	https://hackaday.e
softpc	https://github.		Michael S	Nios			-,			613	4		q17	7.1 1.00	5.0 58		vhdl		nios2ee						32		2019	nine variations in attempt to improve 16-bit ALU
altor32	https://openco		Ultra Embedded	OpenR						2505	6				1.0 76				altor32	Y yes	N Y	4G 4	G Y	$\perp \perp$	$\perp \perp$	2012		https://openrisc.ic simplified OpenRISC 1000 xilinx S3 primitives
altor32 lite	https://openco		Ultra Embedded	OpenR			kintex-7-			1928	6	236	## 14							Y yes		4G 4			1	2012		https://openrisc.ic/simplified OpenRISC 1000, no pipeline/xilinx S3 primitives
	1.00		Raul Fajardo etal	OpenR			kintex-7-			4945	6	4 8 107			1.0 21										32	2009		https://github.com minimal OR1200, vendor neutral, has caches
minsoc	https://openco		Julius Baxter	OpenR			kintex-7-			2718	6	3 3 217												++	32	2012		https://www.yout lots of configuration parameters considered best openrisc design
minsoc mor1kx	https://openco		Damjan Lampret	OpenR OpenR				James I		5231	6	4 8 118	## 14					78	or1200_td	Y yes	Y M			+-	32	2010		https://openrisc.ic best older openrisc implementation no LUT RAM for reg file
minsoc mor1kx or1200	https://openco https://github.o	cc stable			1501 32		virtex-5	Strauc	3 SIOT I	5602	6	185	## q11		1.0 33				or1200_ic	r yes	r M	46 4	6 Y	++	32	2010		https://openrisc.ic 3 slot barrel version of OR1200 numbers from published paper
minsoc mor1kx or1200 or1200_hp	https://openco https://github.i https://github.i https://openco	stable stable	Strauch Tobias			_	acalaa a	1						L.1: 0.67	2.0		Y verilog		tup	r yes	r M	4G 4	G Y		32	1	2011	
minsoc mor1kx or1200 or1200_hp or1200_soc	https://github.i https://openco https://openco	stable stable beta	Strauch Tobias gaz	OpenR	ISC 32	32	cyclone-2				4	1 0 444			1 1 0 22	4 V	worlle -							1 1	22	2012		https://openrisc.id/OpenRISC on Terasic DE1 board
minsoc mor1kx or1200 or1200_hp or1200_soc or1200mp	https://openco https://github.i https://openco https://openco https://openco https://openco	stable stable beta stable	Strauch Tobias gaz Stefan Wallentowitz	OpenR OpenR	ISC 32	32	kintex-7-	3 James I	Brakef	4960	6	7 0 111	. ## 14	1.7 1.00		.4 X	verilog	104	mortler	v yes	N AA	40 4	6 4		32	2012	2012	https://openrisc.ic multiprocessor variant, single core
minsoc mor1kx or1200 or1200_hp or1200_soc or1200mp or1k	https://github.i https://openco https://openco	stable stable beta cc stable stable	Strauch Tobias gaz Stefan Wallentowitz Julius Baxter, Stefan K	OpenR OpenR r OpenR	ISC 32 ISC 32	32 32 32 32	kintex-7-	James I James I	Brakef Brakef	4960 3299	۰	7 0 111	## 14	1.7 1.00 1.7 1.00	1.0 57	.3 IX	verilog	39	mor1kx	Y yes	N M	4G 4	G Y		32 32	2001	2012 2018	https://openrisc.id multiprocessor variant, single core https://opencores no longer supported, see mor1kx cappuccino ALU
minsoc mor1kx or1200 or1200_hp or1200_soc or1200mp or1k or1k_soc	https://github.i https://openco https://openco	stable stable stable stable stable mature	Strauch Tobias gaz Stefan Wallentowitz Julius Baxter, Stefan Ki Xianfeng Zeng	OpenR OpenR or OpenR OpenR	ISC 32 ISC 32 ISC 32 ISC 32	32 32 32 32 32	kintex-7-	3 James I	Brakef Brakef	4960 3299	۰	7 0 111	. ## 14	1.7 1.00 1.7 1.00	1.0 57	.3 IX	verilog Y verilog	39 194	mor1kx or1k_soc_	Y yes	N M	4G 4	G Y G Y			2001	2012 2018 2010	https://openrisc.ic multiprocessor variant, single core
minsoc mor1kx or1200 or1200_hp or1200_soc or1200mp or1k_soc or1k_soc or1k-cf	https://github.i https://openco https://openco	stable	Strauch Tobias gaz Stefan Wallentowitz Julius Baxter, Stefan Ki Xianfeng Zeng Kenr	OpenR OpenR openR OpenR OpenR	ISC 32 ISC 32 ISC 32 ISC 32 ISC 32	32 32 32 32 32 32 32 32	kintex-7-	James I James I	Brakef Brakef	4960 3299	۰	7 0 111	## 14	1.7 1.00 1.7 1.00	1.0 57	.3 IX	Y verilog Conflue	39 194 ence	mor1kx or1k_soc_	Y yes Y yes	N M	4G 4	G Y			2001 2009 2004	2012 2018 2010 2009	https://openrisc.ic multiprocessor variant, single core https://opencores no longer supported, see mor1kx https://openrisc.ic SoC using OpenRISC 1200 huge tar file
minsoc mor1kx or1200 or1200_hp or1200_soc or1200mp or1k or1k or1k or1k-cf fpg1	https://github.i https://openco https://openco	stable stable beta cc stable stable stable restable resta	Strauch Tobias gaz Stefan Wallentowitz Julius Baxter, Stefan Ki Xianfeng Zeng Kenr I Hrvoje Čavrak	OpenR OpenR openR OpenR OpenR OpenR	ISC 32 ISC 32 ISC 32 ISC 32 ISC 32	32 32 32 32 32 32 32 32 32 38	kintex-7- kintex-7- arria-2	James I James I James	Brakef Brakef syntax e	4960 3299 errors	۰	3 3 189	## 14 ## 14 ## q18	1.7 1.00 1.7 1.00 3.0 1.00	1.0 57	.3 IX	Y verilog Conflue Y verilog	39 194 ence 31	mor1kx or1k_soc_ cpu	Y yes Y yes Y yes	N M	4G 4 4G 4	G Y G Y			2001 2009 2004	2012 2018 2010 2009 2019	https://openrisc.ic/ multiprocessor variant, single core https://openrisc.ic/ soc using OpenRISC. 1200 huge tar file video display of PDP-1 console, a mister core, retro gaming
minsoc mor1kx or1200 or1200_hp or1200_soc or1200mp or1k_soc or1k_soc or1k-cf	https://github.i https://openco https://openco	stable stable stable beta cc stable stable stable restable restabl	Strauch Tobias gaz Stefan Wallentowitz Julius Baxter, Stefan Ki Xianfeng Zeng Kenr I Hrvoje Čavrak Yann Vernier	OpenR OpenR OpenR OpenR OpenR PDP PDP	ISC 32 ISC 32 ISC 32 ISC 32 ISC 32 ISC 32 1 18 1 18	32 32 32 32 32 32 32 32 32 31 38 38	kintex-7-3 kintex-7-3 arria-2 spartan-3	James I James I James James	Brakef Brakef syntax e Brakef	4960 3299 errors	۰	3 3 189	## 14 ## 14 ## q18	1.7 1.00 1.7 1.00 3.0 1.00	1.0 57	.3 IX	Y verilog conflue Y verilog vhdl	39 194 ence 31 15	mor1kx or1k_soc_ cpu top	Y yes Y yes Y yes Y yes	N M	4G 4 4G 4 4K 4 4K 4	G Y G Y	28		2001 2009 2004 2011	2012 2018 2010 2009 2019 2017	https://openrisc.ic multiprocessor variant, single core https://opencores no longer supported, see mortix https://opencores no longer supported, see mortix https://openrisc.ic SoC using OpenRisC 1200 huge tar file  video display of PDP-1 console, a mister core, retro gaming http://odp-1.com/PDP-1 descended from MIT TX-0 Juses Minimal UART from opencores
minsoc mor1kx or1200 or1200_hp or1200_soc or1200mp or1k or1k_soc or1k-cf fpg1 pdp1	https://github.i https://openco https://openco	stable st	Strauch Tobias gaz Stefan Wallentowitz Julius Baxter, Stefan Ki Xianfeng Zeng Kenr Hrvoje Čavrak Yann Vernier Rob Doyle	OpenR OpenR OpenR OpenR OpenR PDP PDP	ISC 32 ISC 32 ISC 32 ISC 32 ISC 32 ISC 32 1 18 1 18	2 32 2 32 2 32 2 32 2 32 3 18 3 18 3 18	kintex-7- kintex-7- arria-2	James I James I James James	Brakef Brakef syntax e Brakef	4960 3299 errors	6 6	3 3 189	## 14 ## 14 ## q18	1.7 1.00 1.7 1.00 3.0 1.00	1.0 57	.3 IX	Y verilog conflue Y verilog vhdl	39 194 ence 31 15 39	mor1kx or1k_soc_ cpu top esm_ks10	Y yes Y yes Y yes Y yes Y yes	N M N N N N N N N N N N N N N N N N N N	4G 4 4G 4 4K 4 4K 4	G Y G Y K K Y	28	32	2001 2009 2004	2012 2018 2010 2009 2019 2017 2014	https://openrisc.ic/ multiprocessor variant, single core https://openrisc.ic/ soft using OpenRISC 1200 huge tar file https://openrisc.ic/ soft using OpenRISC 1200 huge tar file  video display of PDP-1 console, a mister core, retro gaming http://pdp-1.com/PDP-1 descended from MIT TX-0  Ja-bit accum 8 18-bit advs  use Minimal UART from opencores  use file most tests pass
minsoc mor1kx or1200 or1200_hp or1200_soc or1200mp or1k or1k or1k or1k or1k or1k soc or1k-cf fpg1 pdp1 ks10	https://github.i https://openco https://openco	stable stable beta stable stab	Strauch Tobias gaz Stefan Wallentowitz Julius Baxter, Stefan Ki Xianfeng Zeng Kenr Hrvoje Čavrak Yann Vernier Rob Doyle 1801BM1	OpenR OpenR OpenR OpenR OpenR PDP PDP PDP1	ISC 32 ISC 32 ISC 32 ISC 32 ISC 32 ISC 32 1 18 1 18	2 32 2 32 2 32 2 32 2 32 2 32 3 18 3 18 5 36 5 16	kintex-7-3 kintex-7-3 arria-2 spartan-3	James I James I James James	Brakef Brakef syntax e Brakef	4960 3299 errors	6 6	3 3 189	## 14 ## 14 ## q18	1.7 1.00 1.7 1.00 3.0 1.00	1.0 57	.3 IX	Y verilog Y verilog conflue Y verilog vhdl verilog	39 194 ence 31 15 39	mor1kx or1k_soc_  cpu top esm_ks10	Y yes Y yes Y yes Y yes Y yes Y yes Y yes Y yes	N M N N Y N N	4G 4 4G 4 4K 4 4K 4 64K 64 64K 64	G Y K K Y N 1K Y 1K Y	28	32	2001 2009 2004 2011 2011	2012 2018 2010 2009 2019 2017 2014 2020	https://openrisc.ic multiprocessor variant, single core https://opencores no longer supported, see mortix https://opencores no longer supported, see mortix https://openrisc.ic SoC using OpenRisC 1200 huge tar file  video display of PDP-1 console, a mister core, retro gaming http://odp-1.com/PDP-1 descended from MIT TX-0 Juses Minimal UART from opencores

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data	FPGA	repor cor ter ent			B F ram max		ool MIPS ver /inst	clks/ KIPS inst /LUT	ven dor	src #s		tool chai	fitg pt	P max dat	max b	oyte ‡ a	adr # pip nod reg	start year		secondary web link note worthy	comments
pdp11-34verilc	www.heeltoe.c	stable	Brad Parker	PDP11	16 1	6 arria-2	James Brak	kef 25	32 /	A 126	## q2	13.1 0.67	2.0 16.7	IX	Y verilog 2	4 pdp11	Y yes		N 64K		70	13 8	2009		boots & runs RT-11, EIS inst & MMU	
pdp2011	http://pdp2013	1. stable	Sytse van Slooten	PDP11	16 1	6 kintex-7-	3 James Brak			5 1 205	## 1	14.7 0.67	2.0 13.6	IX	Y vhdl	3 cpu	Y yes	Υ	N 64K	64K	70		2008	2019	ttp://pdp2011.sy SoC, build files for A&X boards	complete impl including orig IO devices
pop11-40	http://www.ip-	asimulatio	Naohiko Shimizu	PDP11	16 1	.6 ep1K	Naohiko Sh	him 26	87 4	4 20		0.67	2.0 2.5	_	NSL 1	7 top	Y yes		N 64K	64K	Y 70		2009		ww.ip-arch.jp/in Boots UNIX	various papers, no verilog or vhdl
w11	https://openco		Walter Mueller		16 1	6 kintex-7-	3 James Brak	kef 17	60 6	5 1 1 147	## 1	14.7 0.67	2.0 28.0	Х	Y vhdl 1	18 pdp11_c	Y yes	N	N 4M		Y 70	13 8	2010	2019	ttps://github.com Boots UNIX, has MMU & cache, retro I	PDP-11/70 CPU core and SoC
pdp6	https://github.o		Michael Morris	PDP6	36 3										verilog 1	.6 pdp6	Y		256K					2018	ttps://en.wikiped ISA identical to PDP-10	PDP-10 was much more successful
cpus-pdp8	https://github.o		Brad Parker	PDP8			3 James Brak			4 1	## 1			Х	Y verilog 1	5 top	Y yes						2004			k emulator which uses a IDE disk as a backir
odp8	https://openco		Joe Manojlovick, Rob	PDP8	12 1		3 James Brak						2.0 37.5		Y vhdl 5	5 cpu	Y yes					8	2012	2016	PDP-8 Processor Core and System	Boots OS/8, runs apps, several variants
pdp8l	https://openco	r beta	Ian Schofield	PDP8	12 1	2 cyclone-	3 James Brak	kef 10	88 4	48 63	## q1	13.1 0.50	2.0 14.4	-1	vhdl 1	1 top	Y yes	N	N 4K				2013		Minimal PDP8/L implementation with 4	
pdp8-soc	https://github.o	com/scottl	Scott Baker	PDP8	12 1	.2									Y vhdl 1	.5 soc	Y yes	N	N 4K	4K			2016	2020	implemented for the Lattice iCE40-hx8 I	PDP-8 CPU + RAM + UART + Timer + I/O Por
pdp8verilog	www.heeltoe.c	c stable	Brad Parker	PDP8	12 1	2 kintex-7-	3 James Brak	kef 5	05 6	366	## 1	14.7 0.50	2.0 181.3	X		8 pdp8	Y yes	N	N 32K	32K		8	2005	2010	boots & runs TSS/8 & Basic	
socdp8	https://github.e	cc beta	Folke Will	PDP8	12 1	2					П				vhdl 3	4 socdp8_	Y yes	N	N 32K	32K		8	2019	2019	SoC implementation of a PDP-8/I for t	ncludes extended ALU
synpic12		stable	Miguel Angel Ajo Pelay	PIC12	8 1	2 kintex-7-	3 James Brak	kef 4	74 6	5 1 197	## 1	14.7 0.33	1.0 136.8	IX	vhdl	7 synpic12	Y yes	N	N 256	2K	Υ		2011	2011	ttp://projects.nb CHDL to verilog	oad weblink
altium/TSK165	http://techdoc	s.proprieta:		PIC16	8 1	2 spartan-	3 Altium	4	16 4	4 50		0.33	2.0 19.8	AILX	proprietary		Y yes	N	Y 256	4K	Υ		2004	2017	R0140.pdf, CR01 frozen, asm, C, C++, schem, VHDL & V	default clock speed is 50MHz
cqpic	http://www00	2. stable	Sumio Morioka	PIC16	8 1	4 arria-2	James RON	M param	eter error	A	## q1	13.1 0.67	1.0	- 1	vhdl & v	5 COPIC	Y ves	N	Y 256	4K	Y		1999	2004	LPM macros	
free_risc8	https://web.are	stable	Thomas Coonan	PIC16	8 1	4 kintex-7-	3 James Brak	kef 3	55 6	5 142			1.0 132.2	Х	verilog	B cpu	Y yes	N	256	4K	Y		2002		ttps://web.archive.org/web/20120309123835/http://wv	vw.mindspring.com/~tcoonan/index.html
m16c5x	https://openco	r mature	Michael Morris	PIC16	8 1	4 spartan-	Michael M	orr 12	17 4	4 3 60	##	0.33	1.0 16.3	Х	Y verilog	3 m16C5x	Y yes	N	Y 256	4K	Y		2013	2014	SOC LUT count	
m16c5x	https://github.e	com/Morri	Michael Morris	PIC16	8 1		3 James std		roblems 6	6	## 1	14.7 0.33			verilog 3	2 m16c5x	Y yes	N	Y 256	4K	Y		1998		pipelined and non-pipelined versions	
minirisc	https://openco	r stable	Rudolf Usselmann	PIC16	8 1	4 spartan-	3 Rudolf Uss	eln 4	60 4	4 80		0.33	1.0 57.4	Х	verilog	7 risc core	Y yes	N	Y 256	4K	Y		2001	2012		
16c5x	https://openco	r mature	Michael Morris	PIC16	8 1	4 kintex-7-	3 James Brak	kef 3	78 6	5 252	## 1	14.7 0.33	1.0 220.2	IX									2013	2014		
oic_coonan		alpha	Tom Coonan	PIC16	8 1	4 kintex-7-	3 James Brak	kef 3	28 6	5 1 165	## 1	14.7 0.33	1.0 166.1	Х			Y yes	N	Y 256	4K	Y		1999			isc8 by Tom Coonan also a PIC uP
oic-16c5x	https://tams-w	v errors	Ernesto Romani	PIC16	8 1	2 kintex-7-	3 James std			5	## 1				vhdl 1	6 pic_core	Y ves	N	Y 256	4K	Y		1998			is part of thesis?
px16	https://openco	r stable	Daniel Wallner	PIC16	8 1	4 kintex-7-	3 James miss	sin 4	09 6	5 238			1.0 192.1	Х	vhdl 1	0 P16C55	Y ves	N	Y 256	4K	Y		2002		both 16C55 & 16F84	vith fake instruction ROM
ecore54		beta	Hans Tiggeler	PIC16	8 1	4 kintex-7-	3 James Can	not find	<rcore 6<="" pl="" td=""><td>6</td><td>1</td><td>14.7 0.33</td><td>1.0</td><td></td><td>vhdl 2</td><td>0 rcore54_</td><td>s Y yes</td><td>N</td><td>Y 256</td><td>4K</td><td>Y</td><td></td><td>1999</td><td></td><td>not available at ht-lab website</td><td>vww.ht-lab.com</td></rcore>	6	1	14.7 0.33	1.0		vhdl 2	0 rcore54_	s Y yes	N	Y 256	4K	Y		1999		not available at ht-lab website	vww.ht-lab.com
isc16f84	https://openco	r stable	John Clayton	PIC16			3 James Brak		75 6	5 392	## 1	14.7 0.33	2.0 172.5	IX	verilog	1 risc16f84	Yyes	N	Y 256	4K	Y		2002	2018	derived from CQPIC by Sumio Moriok	ther variants with RTL
risc5x	https://openco	r stable		PIC16			3 James RLO			5		14.7 0.33		П	vhdl 1	5 cpu	Y yes	N	Y 256	4K	Υ		2002		makes extensive use of xilinx primitives	
risc8	https://web.are	ct stable	Tom Coonan	PIC16	8 1		3 James Brak			5 154	## 3	14.7 0.33	2.0 71.5	Х	verilog	В сри	Y yes	N	Y 256	2K	Υ		1999		ttps://github.com excellent HTML doc	directory contains derivative design by ano
e18	https://openco		Shawn Tan	PIC18	8 1		James Brak			A 1 207	## q2	13.1 0.33		ILX			e yes	N	Y 4K	1M			2003		ttps://hackaday.i not 100% compatable	negative edge reset "clock"
ne18	https://openco	r beta	Shawn Tan	PIC18	8 1	6 <b>zu-3e</b>	James viva	ado 9	54 501 6	5 208	## v2	21.1 0.33	1.0 72.1	ILX	verilog	1 ae18_co	e yes	N	Y 4K	1M			2003	2009		negative edge reset "clock"
mcip_open	https://openco	r beta	Mezzah Jbrahim	PIC18	16 2		3 James Brak	kef 8		5 1 200	## 1	14.7 0.67	1.0 152.1	Х	vhdl 2	3 MCIOop	en_n yes	N	Y 4K	1M	Υ		2014	2015	light version of PIC18	
copyblaze	https://openco		Abdallah Elibrahimi	picoBlaze	e 8 1		3 James miss						2.0 57.5			6 cp_copy	Y asm	N	256	2K	Υ	$\neg \vdash$	2011	2016	wishbone extras	
nanoblaze	https://openco		Francois Corthay	picoBlaze			3 James pun			5	## 1			Х		2 nanoblaz			256	2K	Y	$\neg \vdash$	2015	2015	nanoBlaze compatable, adjustable data	width
nanoblaze	https://openco	r beta	François Corthay	picoBlaze	8 1	8 kintex-7-	3 James Brak	kef 2	47 6	5 1 169	## 1	14.7 0.33	2.0 113.2	х		2 nanoblaz			256		Υ		2015	2015	nanoBlaze compatable, adjustable data	width
pacoBlaze	www.blever.or	e mature	Pablo Kocik	picoBlaze	8 1	8 spartan-	Pablo Kocil	k 1	.77 4	1 117			2.0 109.1		verilog 1	8 pacoblaz	e Y asm	N	256	2K	Y 57			2006	3 versions, behavioral coding	
pauloblaze	https://github.e		Paul Genssler	picoBlaze	8 1	8				<del>                                     </del>						7 pauloBla			256				2015			e LUTs than original claims easier to modif
picoblaze	https://www.vi		Ken Chapman	picoBlaze	9 8 1	8 kintey-7-	3 James Brak	ref 1	10 6	5 2 217	## 1	14.7 0.33	2.0 325.5	x		1 kcspm6					Y		2003			his is the original picoBlaze author
picoblaze	https://www.xi		Ken Chapman	picoBlaze			3 James Brak			1 182			2.0 168.9			1 kcspm3					-	-	2003		The state of the s	his is the original picoBlaze author
picoblaze	https://www.xi	stable	Ken Chapman	picoBlaze	8 1		3 James Brak		17 6	5 2 195	## 1					9 kc705 k		N	256		v		2003		ttps://en.wikiped 2 clocks/inst	his is the original picoBlaze author
riscuva1	https://www.xi		S. de Pablo	picoBlaze			3 James Brak			5 370			2.0 560.7		verilog				Y 256		Y 35		2006	2006		ilso VHDL version by Bikash Gogoi with ide
wb4pb	https://openco		Stefan Fischer	picoBlaze						5 370		14.7 0.33						14	v 230	11/	1 33	-	2010			ported to kcpsm6
wb4pb wb4pb	https://openco	r stable	Stefan Fischer	picoBlaze			3 James inco 3 Stefan Fisch		09 4	1 102	## 1				Y vhdlor v 1 Y vhdlor v 1			+	1	_	$\rightarrow$	-	2010			ccpsm3 only works for Spartan 3
	nttps://openco		1	PPC	32 3		3 Steran Fisci	nei 3	09 4	1 102	## .	14.7 0.33	3.0 36.2					$\rightarrow$	4G		Y	-	2010			
microwatt	nttps://github.i		anton blanchard			_	TO:	ću.	-		$\vdash$					7 toplevel										supports microPython, beta stage
power_a2	nttps://gitnub.i	com/openi	IBM (open PPC)	PPC	64 3	2 vu3p-2	TCL				$\vdash$			_	vhdl 2		Y yes	Υ	16E			32	2019			/irtex VU3P-2 FPGA implementation (380K I
Lutiac		custom		reg	16 N	A stratix-4			40 /	A 4 198 A 1 550		0.67	1.0 947.6		vhdl & veri				$\perp$	64		32		2010		no inst mem: small state machine, ~200 inst
octavo	http://fpgacpu		Charles LaForest	reg			Charles Laf					0.67	2.0 .00		verilog 1		Y asm	N	4614		14	16 10	2012		ttps://github.com 8 core barrel, adjustable data width	= performance across word sizes, no call/rt
24bit_up	nttps://gitnub.i		Harshal Mittal Mahesh Sukhdeo Palv	RISC	24 2		James area		00 2200		## v2			X			r v	N	16M	TOIVI	N 17	16	2019			oig Dff count, multiple writes to register file
8bit_piped_pro	nttps://openco			RISC			3 James swa	ipp 10						X			Y	-	_	-	20		2013			ise Perl to generate ROM file
8bit_piped_pro	nttps://openco	stable	Mahesh Sukhdeo Palv	RISC	8 1	6 zu-3e	James viva	15	00 1822 6	5 1 500	## V2	21.1 0.33	1.0 110.0	Х	verilog 2	8 top	Y	N.I.	V 411	411	20	16	2013	2017	ttps://github.com uses Perl as assembler	ise Perl to generate ROM file
a tiny up	https://www.q	u errors	Simon Moore, Frankie	RISC	32 3	2 zu-3e 2 arria-5	James tiny	sing files	35 /	,	## q1	10.0 0.67	1.0	$\vdash$	system v	1 TinyCom	o V asm	N.	V 1V	11/	N 13	128	2007	2007	ttps://www.cl.ca/104 lines of verilog, Thacker (wikipedia/ ttps://www.cl.ca/from Thacker's version, Un Cambridge	deceased
a_tilly_up	https://hackad		Simon widore, mankie	RISC	16 3		3 James repl			5		14.7 0.67			verilog	Tillycolli	p i asiii	-14	I IK	IN	N 13	120	2016		runs on Cyclone IV	course
a27	https://hackad	a errors		DISC	16 2	4 zu-2e	James repi	a ont	I a IU-IVI W	5	## 1/3	20.1 0.67	1.0		verilog			-	+	_			2016		runs on Cyclone IV	
277	https://hackad	a stable		RISC	16 2		4 James Brak	kef 15	24 7	1 1 12 62	## q1	17.0 0.67	1.0 27.4	i i	verilog	top_a2z	++-	-	+	-			2016		Tulis off Cyclotie IV	
aap	https://github.	co stable	Simon Cook	RISC			James Brak			A 393	## q2			Ħ		7 de0_nan		$\vdash$	Y 64K	1604	v	64	2015		ttp://www.embe includes Altera project	to 64 reg, 24-bit pc, no status reg
220	https://github.		Simon Cook	RISC			4 James Brak			1 306			1.0 19.3	Ħ				$\vdash$	Y 64K		Y	64	2015			to 64 reg. 24-bit pc, no status reg
aizup/aizup m	instruct1 cit.co		Yamin Li, Wanming Ch	RISC			James Brak		21 /		## 01		2.0 205.4	-		1 cpu	J I yes	N			16	4	1996			VIPS/inst reduced due to few inst
aizup/aizup_ov	instruct1 cit co	ri stable	Yamin Li, Wanming Ch	RISC	8 1		3 James Brak				## 1		3.0 128.3			1 cpu	asm		N 64K		10	4	1996			VIPS/inst reduced due to few inst
aizup/aizup_pi	instruct1 cit co		Yamin Li, Wanming Ch	RISC			3 James Brak								vhdl	1 cpu	asm				Y 16	1	1996			MIPS/inst reduced due to few inst
aizup/aizup_pi	instruct1 cit co		Yamin Li, Wanming Ch	RISC	8 1		3 James Brak		36 6	5 3/3	## 1		8.0 48.1	IX		1 cpu	asm		N 64K	64K	V 16	4	1996			VIPS/inst reduced due to few inst
altium/TSK300	http://techdoc	Sproprieta		RISC	22 2	2 spartan-3		24		1 4 50					proprietary	cpu	V voc	N	N 4G	4G	v 10	- "	2004		R0140.pdf, http://frozen, asm, C, C++, schem, VHDL & V	
alwepu	https://openco		Andreas Hilvarsson	RISC	16 1		3 James Brak		20	. 4 30			1.0 20.6	IIX	vhdl	7 top	ome	N	N 64K	64K	Y	16	2004			naximal features
any-1	https://github	or defined	Pohort Einch	RISC	64 3	6 zu-3e	James erro	act 5	· '   -   '	194	##	21 1 2 00	1.0 343.5	ΙLΛ V	cyctom : C	2 anythan	V	V	.4 046	O4V	120	64	2009	2020	ttn://anyonu.org/Cray-1 like with full set of vector instru	hree versions with different ISAs instances
artemis	https://github	cr simulatio	Sudharshan Sundaram	RISC	16 1	6 zu-3e	lames inco	mnlete	source code	+ + + -	## 1/2	21.1 2.00	1.0	^	verilog	9 main tes	t V acm	N	+	$\rightarrow$	N 18	0	2018	2021	ttps://www.vout simple. educational uP with decent vid	rivado project
itlas 2K	https://openso		Stephan Nolting	RISC		6 zu-3e	James inco			5 1 5 262				ПV		9 ATLAS_2		N	V 64V		M 80	0	2018			nas MMU & full SOC features
itlas_ZK	https://openco		Stephan Nolting	RISC			3 James Brak			5 1 5 151		14.7 0.80				9 ATLAS_2						0	2013			nas MMU & full SOC features
atlas_zk atlas_core	https://openco		Stephan Nolting	RISC			James viva				## V2		1.0 75.9			B ATLAS C						- 0	2013			non-MMU version
itlas_core	https://openco		Stephan Nolting	RISC	16 1		3 James Brak			5 1 333	## V2		1.0 436.4			B ATLAS_C						- 0	2013		ARM thumb like inst set	non-MMU version
pabyrisc	http://www.co		John Rible	RISC	8 4		3 James Brak		68 4				2.0 49.7	y	verilog	1 ass min	V	N	644	64K	Y 15	- 0	1997	1990	ttp://www.sandg part of a three class course	nemory rd/wt & ALU per clock
	http://www.sa		John Rible	RISC	8 1		James viva			5 286				X				N	64K		Y 15	- 0	1997			nemory rd/wt & ALU per clock
oabyrisc	http://www.Sa	n stable	John Kible Justin Rajowski	RISC	0 4	6 zu-3e	James VIVa	tow orr	, t	286	-	21.1 0.33	2.0 189.3	_^	verilog	XIM_ccp 1	+'-	IN	04K	740	1 15	8	2018			nemory rd/wt & ALU per clock verilog no call/rtn, hare core, excellent ex
oix1	https://empedi	di Stabic	Justin najeviski	RISC	32 1		2 James Synt	rax GLLOI	3 1	5	## V.	L Z . Z . D . D . D	2.0	$\mapsto$	4C1110B	A over-th	l v	<del>     </del>	N 4G	4.0	7.D	0 40			To may acropped web page, so mies or	verilog, no cany ran, bare core, executer ex
	https://github.i	cc alpha	Brendan Bohannon Yichun Ma	RISC	22 2		3 James synt 3 James alte		,		## 1					4 exunit sc comp		N		4G	-	2 10	2017		128-bit memory path learning, pipeline uP	pased on SH-4, work suspended
ost-cpu	https://github.i		Yichun Ma Yichun Ma	RISC	22 2		James Brak			A 2 58			1.0 40.2	+++	verilog 2			N	4G 4G		+	32	2016			
st-cpu 16too	https://gitnub.i		Cole Design and Devel	RISC						5 271							y asm		4G 64K		N 20	32	2016	2010	learning, single cycle uP oledd.com/electr graphics capability	lock/2 and sky phases
ast ha22	https://www.so		Cole Design and Devel	RISC	16 1		3 James Brak			5 32 72		14./ 0.67	4.0 88.9	^					64K		iN 20	32	2003			clock/2 and six phases
	http://www.ca	p		RISC	32 1					32 72	## 1		1.0 40.0	X			Y yes	N	46	46	$\rightarrow$	32	2012	2010		everal versions, FPGA KITS
hip8	https://bitbuck		Carsten Elton Sørense		8		3 James miss						30 4:-	_	verilog 2	o cnips	Υ		NI CAL	CAV	V 33	15	2013			ittps://www.zopnar.net/pdroms/cnip8/ch
-nit	nttp://www.c-r	ni stable	Sumit	RISC	16 1		3 James xilin		52 4	4 3 100	## 1		2.0 44.5	X	verilog	SOC	om asm	N	N 64K		Y 22	15	2003		RISC with several load/store modes	
	nttps://github.i		G.K Yvann Monny	RISC			3 James doe			5 127	## 1	14.7 1.00	3.0 47.0	X	vhdl			N			N 20	32	2018		MIPS based, simulation DO files, I&D d	very small caches do not infer any RAM
	https://www.so		Cole Design & Develop	RISC			6 James Brak						7.0 51.4	Х		1 core	Y asm	N			N 20	8	2002		ttps://blog.classy (7) clks per inst, complete SOC	
ole_c16			Thebeekeeper	RISC	16 1		3 James inco	omplete	source co	5	1	14.7 0.67	1.0			4 cowgirl	+	$\sqcup$	$\perp$	64K		8	2006		incomplete source code	
ole_c16 owgirl	https://openco		Masayuki Takagi	RISC	16 1	.6	$\bot$		+	$\bot$ $\bot$ $\bot$	$\perp \perp$			$\sqcup$	verilog		$\vdash$	$\sqcup \downarrow$			16	$\bot$	2016			
ole_c16 owgirl pu_takagi		untested	Yvo Zoer	RISC	16 1	.6	$\perp \perp$		$\perp \perp$		$\perp$	0.67	3.0		verilog		₩	N	N 64K	64K	N 32	8	2019	2021	no LUT RAM, uses block RAM	Altera register file
ole_c16 owgirl pu_takagi pu-16		res.org/pro			32 1	C I kintov 7	3 James Brak	kefl 4	74 6	5 192		14.7 0.67	1.0 271.8		vhdl 1		Y asm		N			1 1	2003	2009	x86 .exe generates VHDL RISC uP	ısing 16 bit example
ole_c16 owgirl :pu_takagi :pu-16 :pugen		res.org/pro	Giovanni Ferrante	RISC																						
ole_c16 cowgirl cpu_takagi cpu-16 cpugen cpugen		ores.org/pro or stable or stable	Giovanni Ferrante Giovanni Ferrante	RISC	32 1		3 James Brak			5 8 154	## 1	14.7 1.00	1.0 96.3	IX		4 cpuc	Y asm	N	N				2003	2009	x86 .exe generates VHDL RISC uP	ising 32 bit example
cole_c16 cowgirl cpu_takagi cpu-16 cpugen cpugen crisv32_axis_e1		or stable or stable or stable er asic	Giovanni Ferrante Giovanni Ferrante Axis Communications	RISC RISC	32 1 32 1	6 kintex-7-	3 James Brak	kef 15	97 6				2.0		Y proprietary	,	Y yes			4G	Υ	16		2009 2007	x86 .exe generates VHDL RISC uP utp://developer.a embedded comm	very dated product
cole_c16 cowgirl cpu_takagi cpu-16 cpugen cpugen crisv32_axis_e1 dcpu16	https://openco https://openco https://openco https://openco https://openco http://develop https://github.i	res.org/pro r stable r stable e asic co beta	Giovanni Ferrante Giovanni Ferrante Axis Communications Shawn Tan, Marcus Pe	RISC RISC RISC		6 kintex-7- 6 kintex-7-	3 James Brak 3 James Brak	kef 15	97 6	5 1 318	## 1	14.7 0.67	4.0 80.4	Х	Y proprietary vhdl & v	dcpu16_	Y yes	N			Y N 37	16		2009 2007	x86 .exe generates VHDL RISC uP it ttp://developer.a embedded comm ttps://en.wikiped for the 0X10c game 4	rery dated product I+ addressing modes, 4 & 5-bit reg /modef
cole_c16 cowgirl cpu_takagi cpu-16 cpugen cpugen crisv32_axis_e1 dcpu16		ores.org/pro stable or stable e asic cc beta stable	Giovanni Ferrante Giovanni Ferrante Axis Communications Shawn Tan, Marcus Pe Robert Finch	RISC RISC RISC RISC	32 1 32 1 16 1 16 1	6 kintex-7- 6 kintex-7- 6 kintex-7-	James Brak James Brak James Brak	kef 15 kef 6 kef 7	97 6	5 1 318	## 1	14.7 0.67 14.7 0.67	4.0 80.4	X	Y proprietary vhdl & v	dcpu16_ dbe16	Y yes Y asm Y	N N	N 64K Y	64K	Y N 37	16 8 8	2009	2009 2007 2012	x86 .exe generates VHDL RISC uP ttp://developer.a embedded comm ttps://en.wikiped for the 0X10c game 4	very dated product
cowgirl cpu_takagi cpu-16	https://openco https://openco https://openco https://openco https://openco http://develop https://github.i	ores.org/pro stable or stable e asic cc beta stable	Giovanni Ferrante Giovanni Ferrante Axis Communications Shawn Tan, Marcus Pe	RISC RISC RISC RISC	32 1 32 1 16 1 16 1	6 kintex-7- 6 kintex-7- 6 kintex-7-	3 James Brak 3 James Brak	kef 15 kef 6 kef 7	97 6	5 1 318	## 1	14.7 0.67 14.7 0.67	4.0 80.4	X	Y proprietary vhdl & v	dcpu16_ dbe16	Y yes	N N	N 64K Y		Y N 37	16 8 8		2009 2007 2012	x86 .exe generates VHDL RISC uP it ttp://developer.a embedded comm ttps://en.wikiped for the 0X10c game 4	rery dated product I+ addressing modes, 4 & 5-bit reg /modefi

Second Column	P_all_soft opencores or folder prmary link	status	author	style /	data	nst sz		repor com			blk F		tool MIPS	clks/ KIPS	ven dor	o src #	src les top file	too cha	fltg pt	P max	max I		adr i	# pip	start year		secondary web Iink note worthy	comments
Second Column	2	errors	Peter Ashenden	RISC	32	32 kir	ntex-7-3 J	James error	rs	Ε	,			1.0				T .	T					32			book, CDROM from The Designers Guide to VHDL ti	ming delays in source code
PROPERTY OF COMPANY OF													14.7 1.00	1.5 45.5											2003	2014	homepages.thm.d MIPS like, slow mul & div	-
GENERAL MATERIAL STATE STATE AND ADMINISTRATION OF THE PROPERTY OF THE PROPERT					32						5 14	7 ##	14.7 1.00	1.5 29.1	ILX	Y verilog	24 eco32	Y yes	N	512N								
March   Marc					32												12 eco32f	Y yes	N	5121								ache & mmu
Proceedings   1906					_														+		2K	Y		_				
Mary														1.0 141.0	X	verilog	1 ERPveri	08 Y	+			15						
Proceedings											3 2 15	2 ##	14.7 1.00	1.0 43.7	X	verilog	1 FISA32	Υ	N	Υ				32			https://github.com/robfinch/Cores	
See Configuration of the Confi										14 6	12 7 6							Υ	N	Υ								eed to use multi-cycle on mult
March										c F	21 6				_													aches, VHDL & System Verilog versions, alter aches, VHDL & System Verilog versions, alter
Teach Age   March   Property																						1 63	6					acties, vinde & system verling versions, after
Seed Americal Conference of the Conference of th	4_risc16_1 http://www.fpga														m	verilog	15 Risc_16	bΥ	N	Y 64K	64K	13	4					complete Risc_16_bit module
Second						16 kir	ntex-7-3 J	James Brake								verilog	8 mips_16		N	65K				8	2017	2017	educational, no block RAM inferred sa	me prog & data mem and alu as mips16_16
Secondary   Seco																								8				ctual prog sz=16, actual data mem sz=256
See	computer https://github.co	errors	Milan Vidakovic		16										$\vdash$	Y verilog	10 comput	er Y asm	N	N 64K	64K			8	2018	2018	https://mvidakovi 16-bit CPU, 64KB, UART (115200 bps), a	nd VGA
Part					64		III.CX-7-33	James erros	,	++	<del>'                                    </del>		14.7 0.07	4.0			FT64v3l	Y ves	Y			Y 23		0				mazon kindle book. L1 & L2 icaches & L1 dca
Store C. M. 2000 100 100 100 100 100 100 100 100 10					8	_	ntex-7-3 J	James Brake	ef 38	8 6	25	9 ##	14.7 0.33	1.0 220.7	'IX	verilog						Y		8				
Decomposition   Decompositio	metpo.//githdo.com																			Υ								any source files
Max.   Part   Part   Max.   Part   Max.   Part   Max.   Part   Max.   Part   Part   Max.   Part   Part   Max.   Part   Max.   Part   Part   Max.   Part					32										1	vhdl	28 cpu					Υ					hybrid scalar & vector processor	
Decomposition   Decompositio					16		ntex-7-3 J	James Brake	et 87	1 6	15	2 ##	14.7 0.67	7 1.0 116.6	X	vhdl	20 cpu					N 16					https://beskeder.le/essket/474040.les.ess.esk.ll	and the second second second
Barrier   Barr							rtex-6	Liu Chi unah	ole 32	1 6	1 2 40	5	13.2 0.63	1.0 845.3	X													ariant of fpga4student om GitHub, rg'd NOPs lower actual results
See							0		1 52	++	1 1 40.	+	5.0.		Ĥ	vhdl	17 iitb_pro	c , , c3			1		<del>     </del>	7				
Part				RISC												vhdl						Y 11		8		2021	https://hackaday. I/O Processor with minimal instruction s	
Section   Control   Cont	https://github.co	stable	Johan Thelin etal							-								Υ										ook out clock divider
Carlo   Miles   Mile																			N	Y 128	128K							
Fig.   Property   Control (Control Control C					4													or Y	+	-	+	27			2002			zed registers tera memories
March   Part   March					8		ex-7=3 J	zames repla	328	4 + 6	3 3 15		±-4.7 U.33	1.0 15.6	IX	verilog	2 jimmv	Y	N	Y 256	256	Y 16			+	2020		
Section   Sect						-	ntex-7-3 J	James missi	ing RAM	files 6	;	$\top$	14.7 0.67	7 1.0					N	64K		- 1 -0	-					
Part					32													Υ										
Exercise   Teach Respondence   Teach Respond					32					0 6	4 1 20					verno <sub>b</sub>		Υ				Υ		32				
International State					32						3 1											N 22						used as testbench for the KPU core
State   International Conditional Condit													_															nol kit: LMS for Diamond2 10
International Committed Applications of State (Particular Committed Commit	https://github.com						LZ I	Lattice Jeiiii	20	3 1	1 10	+	0.5.	2.0 04.4	ILA		10  13p0_c0	Y asm	N	64K					2003	2017		andx has schematic
Institute   Inst	n https://github.com	om/domir				16										vhdl		Υ	Ν	Y 64K	64K	N 20		8				
International Content   International Processor   International Proc	https://github.com	com/lliont/																				Υ		8			0 0 ,	oftware in C#, has BASIC
Stage   Control   Stage   Stage   Control   Stage	https://github.com	com/lliont/			16	_				$\perp$		$\perp$			_							Y						ew directory, same RTL, Mister project
Index:   Index:   Control   Contro	https://github.com	om/Iliont/			32	22 kie	ntov 7 3 I	James Brake	of OF	0 6	3 1 10	c 44	147 100	2.0 115 /		Y vhdl	7 lionsyst	en Y yes	N	1M			1				http://users.sch.gr custom gaming CPU, Altera BDF files in	ew 32-bit version, Mister project endor neutral source code, no div inst
Internation					32					8 6							20 lxp32u_	to Y asm	N	N 4G			2					endor neutral source code, no div inst
Improx   Internal Properties   Internal Pr	ik https://www.dsp	stable	Sandeeo Dytta	RISC				James need	s editing													Υ		16	2002	2006	www.niktech.com optional data & inst caches si	ipports Xilinx, Altera, Actel, Lattice; broken w
Procedure   Process   Pr							ria-2 J	James Brake	ef 176	i3 A	22 15	7 ## q	13.1 0.67	7 6.0 10.0		vhdl -	40 marca	Y	N	8K								ks/inst is approx
minimax   mini										$\perp$					- 1		mark_ii	Y yes	Υ	16N	16M	N		16				ustom PCB with MAX10
minimps   mini									-	+		++			$\vdash$	verilog	77 mera40	Of Y yes	N	64K	64K	Y 10		_				
Imministy   September   Sept		matarc					ntev-7-3 I	James Brake	of 293	9 6	8 11:	8 ##	14.7 1.00	1.0 40.1								N 10						ducational
mps_16					32	32	neca 7 5 3	Junies Brake	233		, 0 11	-			Ť						4G							ual issue to two pipes, 16-bit mulitplier
mest 1032 bit miss / feet Marko 10 miss 12					16	16 kir	ntex-7-3 J	James colla	psed in c	ompile 6	i		14.7 1.00	1.0		verilog	12 mips_16	_ Y	N	64K	64K			8 5	2012	2013	Educational 16-bit MIPS Processor	
mist322   miss_//miss_com/mi															ILX				N									noice of latticemicro32 or mor1kx uP
mixto   mixt												## q	18.0 1.00															issing cache_ram_16entry_512bit.v
moncky   m					32														+									igh pin count
moncky   https://jettbb.com/hep-bat   five Demuynck   RSC   16   Eu-Jeu   James   Loke   Loke   James   Loke   Loke   Loke   James   Loke					16										X				N									): VGA, PS/2, SPI, SD
monice   mose				RISC			ı-3e J	James no m	ne 76	8 280 6				7 1.0 218.1	Х	X verilog	36 Moncky	3 Y yes	N	64K	64K	N 32						
modeliete   https://github.c stable   Anthony Green   RISC   32   32   kintex-7-2   James Brakef   3195   6   3   152   ##   14.7   1.00   1.0   48.0   X   whild   11   modeliete   W   46   46   V   1.6   2009   2017   https://github.c com/attrees/mose-cores   mixis-22   https://github.c alpha   Marcus Geelaard   RISC   32   32   V   V   V   V   V   V   V   V   V					16	16 zu	1-3e J	James clock	( 119			8 ## v	21.1 0.67	7 1.0 43.8	X	X verilog	36 top	Y yes	N	64K				16	2020	2021		vo phase clock, ALU & mem have own phase
Introse   Intr																		تللت	$\Box$					_				our read, two write register file missing
Intros://eithub.c. alpha   Marcus Geelaard   RISC   32   32   32   32   32   33   34   34																			+									
Intros://Jeithub.cc   alpha   Marcus Geelnard   RISC   32   32   32   32   32   32   34   45   45   45   45   45   45   45					72		rid-Z J	James Brake	269	10 F	4 9	p ## q	16.0 1.00	1.0 34.6	^			_	Y					20			https://github.com/atgreen/moxie-cores	ray-1 vector inst, also a1 variant, LLVM supp
multicycler_intos_//github.cc   stable   Vash Sanlay Bhalgat   RISC   32   2   32   32   34   34   36   56   35   34   34   36   34   34					-				+	+		+			t			Y asm	Υ	4G							https://www.bitsn MC1 variant web page	gic that can output a 1920×1080@60 video
myroc   https://pithub.c   alpha   A. Raamakrishnan   RISC   32   32   32   32   34   4   20   20   17   (pf reducational purposes: myrocs (in myrisc1   10   10   10   10   10   10   10	ticycle_risc https://github.co	stable	Yash Sanjay Bhalgat	RISC	16	16 kir	ntex-7-3 J	James Brake	ef 147	'0 ε	21	3 ##	14.7 0.67	7 1.0 97.0		verilog	62 risc15	Υ	N	64K	64K			_	2015	2015	multi-cycle IIT-B-RISC15 ISA d	eveloped on Altera, course project
myroc   https://pithub.c   alpha   A. Raamakrishnan   RISC   32   32   32   32   34   4   20   20   17   (pf reducational purposes: myrocs (in myrisc1   10   10   10   10   10   10   10	ti-cycle-cpu https://github.com	om/Amrik	Amrik Sadhra		72											vhdl -		el Y				Y 21		J.L	2016	2016	https://www.yout nicely documented with state diagram s	preadsheet for test programs, ISE project
Intross/   Intross /   Intro											1 1 1			10000	.L.I							14		32			uP for educational purposes: myproc1(s	ingle cycle), myproc2 (pipelined)
Parallus   Biblic   https://peepcor   beta   Fabio Guzman   RISC   8   16 kintes-7-   lames Brakef   232   6   1   175   ##   14.7   0.11   3.0   27.7   X   verilog   2   natalus   X   son   X   V   256   2.4   Y   29   8   2012   2012   minimal & complete   S   No.							rıa-2 J	James Brake	ет 12	1 A	2 23	1 ## q												4				KA Mano Machine, LPM macros KA Mano Machine, LPM macros
Inlogar   Intros / Iges hard   errors   Mahdl Amiri   RISC   15   15   15   15   15   15   15   1					-	-	ntex-7-3	James Brake	ef 23	2 F	1 17	5 ##			_								+	8				clocks/inst
Indextor											1 1 1/				TÎ I			Y	۳	1230		. 23	$\vdash$	1				SIC, uses Leonardo for synthesis
Oberon_sfarm_http://orojectoble_beta_kincle_loge_loge_loge_loge_loge_loge_loge_lo	ou https://github.co				8	8 kir	ntex-7-3 J	James Brake	ef 17	'5 ε			14.7 0.33	3 1.5 306.1	. Х	verilog	5 cpu		N			Υ		4				ALU inst, 3 port reg file
Deless   https://opencor   stable   Dmytro Senyakin   RISC   ##   16   stratix-5   Dmytro Senyakin   RISC   ##   16																						$\perp$						odified to use DRAM, serial mult
Deleta   Inters//opencor   Stable   Dmytro Senyakin   RISC   ##   16   Istrativs   Dmytro Senyakin   RISC   ##   Istrativ																system v	27 CoreQu	ad Y asm	Y	4G								7-bit adr, quad issue, caches, 32-64-128 fltg-p
Delete   D																	27 CoreOn	ev rasm	Y			_						7-bit adr, quad issue, caches, 32-64-128 fltg-p
Decision					-											system	27 CoreOn	eV Y asm	Y			-		_				7-bit adr, quad issue, caches, 32-64-128 fitg-r 7-bit adr. quad issue. caches. 32-64-128 fitg-r
Deless   https://open.cord   Stable   Dmytro Senyakin   RISC   ##   16   Cyclone-5   James   Slow tq   S0135   A   72   112   90   ##   q18.0   1.00   1.0   7.2   1   System   27   CoreOneV   Y asm   Y   4G   4G   16   2017   2017   https://open.cores   Altera proj., Multicore, P&R results at   37   Ordinary   1.00   1.0														1.0 11.4	1	system v	27 CoreOn	eV Y asm	Y									7-bit adr, quad issue, caches, 32-64-128 fitg-
Oldland-cpu   http://amielles   RISC   32   32   arria-2   James Syntax errors   A   ## q18.0   1.00   1.0   1   verilog   22   oldland, c  Y   N   N   46   46   Y   16   5   2015   2017   https://github.com has caches & MMU   nu   oldland-cpu   http://amielles   rerors   Jamie lles   RISC   32   32   arria-2   James Syntax errors   A   ## q18.0   1.00   1.0   1   Verilog   32   keynsham Y   N   N   46   46   Y   16   5   2015   2017   https://github.com has caches & MMU   nu   nu   nu   nu   nu   nu   nu   n	s https://opencor	r stable	Dmytro Senyakin							5 A	72 112 9	0 ## q	18.0 4.00	1.0 7.2	!	system v	27 CoreOn	eV Y asm	Υ	4G							https://opencores Altera proj, Multicore, P&R results at 43	7-bit adr, quad issue, caches, 32-64-128 fltg-p
opa <a href="https://eithub.cu">https://eithub.cu</a> stable   Wesley W. Terpstra   RISC   32   32   cyclone-5   Wesle  larges   8540   A   125   q15.0   1.00   0.5   29.3   1   vhdl   32   2013   2016   An Out-of-Order Superscalar Soft CPU te	and-cpu http://jamieiles.	errors	Jamie Iles					James synta	ax errors								22 oldland	c Y				Υ						ins on Cyclone V
					-												32 keynsha	m Y	N	N 4G	4G	Υ		_				ins on Cyclone V
Opc.opc5cpu   https://github.cq   stable   revaldinho   RISC   16   16   kintex-7-2   James   reduce   273   6   294   ##   14.7   0.40   3.0   143.6   X   verilog   7   Opc5cpu   Y   asm   N   N   64K   64K   N   15   4   16   2017   2019   https://revaldinho   OPC5 RR inst, ISA similar to OPC1   se				RISC													7 one5co	Vacm	N	N GAV	64V	N 15	4	16				ested, incomplete ee hackaday One Page Computing Challenge
						16 kir	ntex-7-3	James Brake	ef 38							verilog						N 18	4	16				ee hackaday One Page Computing Challenge
opc.opc6cpu   https://github.cs   stable   revaldinho   RISC   16   16   kintex-7-4   James Brakef   450   6   222   ##   14.7   0.67   2.0   165.4   X   verilog   2   opc6cpu   Y   asm   N   N   64K   64K   N   27   4   16   2017   2019   https://revaldinho   OPC6 based on OPC5LS, more inst   see					16	16 kir	ntex-7-3 J	James Brake	ef 45	0 6	22:	2 ##	14.7 0.67	7 2.0 165.4	X	verilog	2 opc6cpi	y asm	N	N 64K	64K	N 27	4	16	2017	2019		ee hackaday One Page Computing Challenge
Opc.opc7cpu   <a href="https://github.cs">https://github.cs</a> stable   revaldinho   RISC   32   16   kintex-7-2   James Brakef   624   6   303   ##   14.7   1.00   2.0   242.8   X   verilog   2   opc7cpu   Y   asm   N   N   1M   N   32   5   16   2017   2019   https://revaldinhod/OPC7 32bit, based on OPCSLS, more   Section   Section	opc7cpu https://github.co											3 ##	14.7 1.00	2.0 242.8	X	verilog	2 opc7cpt	ı Y asm	N	N 1M	1M	N 32	5		2017	2019		ee hackaday One Page Computing Challenge
Opc.opc8cpu   https://github.cd   beta   revaldinho   RISC   24   24   kintex-7-3   James   no tes   516   6   323   ##   14.7   0.80   2.0   250.1   X   verilog   1   opc8cpu   Y   asm   N   N   16M   16M   N   32   4   16   2017   2019   https://revaldinhod/ OPC8 24bit, based on OPC5LS, more   second or opc5LS, more			revaldinho								32	3 ##	14.7 0.80	2.0 250.1	X	verilog	1 opc8cpi	y asm	N	N 16N	16M	N 32	4	16			https://revaldinho OPC8 24bit, based on OPC5LS, more i	ee hackaday One Page Computing Challenge
Open8_urisc         https://opencord         stable         Kirk Hays, shamlet         RISC         8         8         kintex-7-3 james Brakef         691         6         1         263         ##         1.47         0.33         1.0         125.6         X         V/ves         N         64K         64K         Y         8         2006         2021         accum & 8 regs, clone of Vautomation under the properties of the properties	8_urisc https://opencor	r stable	KIRK Hays, Jshamlet	RISC	8	8 kir	ntex-7-3 J	James Brake	ет 69	1 6	1 26	3 ##	14.7 0.33	1.0 125.6	Х	vhdl	9 Open8	Y yes	N	64K	64K	Υ	$\perp \perp$	8	2006	2021	accum & 8 regs, clone of Vautomation u	KISC processor, in use

_uP_all_soft folder	opencores or prmary link	statu	ıs	author	style /	data sz inst sz	FPGA	repor ter	com ents	LUTs ALUT	Dff 2	m us p	lk F am ma	date t		VIIPS clks,		ven dor	src code	#src files	op file	tool fits	Hav'd	ax max	byte adrs	ts adr	# I reg	pip e start last year revis	secondary web link	note worthy	comments
or1k_marocch	https://github.			drey Bacherov	RISC		2												verilog		١		4				32	2012 2019	https://github.com	continous regression tests	Implements a variant of Tomasulo algorithm
pasc	https://github.		ted Jeff		RISC		i .						_	++	_				verilog		,	/ N	6	1K 64K	N	20 2	8	2017 2019	https://github.com	16 RISC cores	
patmos pet-on-a-chip	https://github.			artin Schoeberl a Thomas	RISC	32 32	-	-					-	+	+	0.67 2.0	2	V	scala verilog	10 to		asm N	Y 6	1K 64K	Y	40 5		2015	http://patmos.co	robot controller, senior design projec	nttp://www.t-crest.org/
piropiro	https://github.			ndora2000	RISC		kintex-7-	3 James	port m	7491	6	11	1 1:	18 ## :		1.00 1.0		х	vhdl					1K 64K		40 3	32	2010 2011	nttps://ezrasiobo	five variants	no doc. xilinx constraint file
plasma_cortex	https://github.	com/Nuc		lan Brophy	RISC	32 16	5				6					1.00 1.0	0	Х	vhdl	4 cp	u Y			G 4G			8	2018	https://hackaday	io/project/160180-plasma-cortex-ope	n-source-cpu-in-vhdl
processor-core	https://github.			ven Hua	RISC	32 32	!							$\bot\bot$	_				vhdl		,	/ N		G 4G		16	32	2018 2018		clean, simple, prob classwork	Quartus proj, basic RISC instructions
propeller propeller p8x3	https://propell			ip Gracey ip Gracey	RISC	32 32	kintex-7-	3 James	Drakof	9498	6		20 16	50 ##	14.7	1.00	1 134.8	Х	verilog	9 to	n \	/ yes	4	6 46	$\vdash$		512	5 2014 2020	nttps://gitnub.com	original propeller has verilog (FPGA) s eight propellers, clocking from ucf file	ISA: op/ddd/sss format with predication
qnice-fpga	https://qnice-f			rnd Ulmann	RISC		KIIILEX-7-	Jannes	DIAKEI	3430	Ť	T -	20 10		14.7	1.00 0.	134.0	Y			ince_cp \	yes N	N 6	1K 64K	N	18 4	16	2020	https://github.com	derived from NICE: http://www.vaxm	
qrisc32	https://openco	r alph		icheslav	RISC	32 32	arria-2	James		3075	A	4		14 ## q:		1.00 1.0		1	system v	8 qri	isc32	yes N		G 4G			32	4 2010 2011		qrisc32 wishbone compatible risc cor	
qs5-rible	http://www.sa	n stabl		nn Rible		8 16	kintex-7-	3 James	Brakef	468	6		13	35 ## :	14.7	0.33 1.0	95.3	Х	verilog	1 qs!	5_mix	N	2	56 32K	Y	_		1998 1999		used in his class, also uses eP32	
r32v2020 r8-core	https://github.	com/dou	ror Vic	ug Gilliland tor O. Costa	risc RISC	16 16					-	-		+	-	_	+	- v	vhdl	14 r8	110	asm N	6	1K 64K	N	25	16	2021		university project, doc in portuguese	huge download, canceled expanded R8 ISA
raptor64	https://openco	r alph		bert Finch	RISC								-	+	-			-	TITUI			usiii it				105 2		9 2005 2013		16 register sets, inst & data cache, me	
risc_core_i	https://openco	r planni	ing Ma	nuel Imhof	RISC	16 16	kintex-7-	3 James	Brakef	349	6	1	52	26 ## :	14.7	0.67 3.0	336.8	X B		13 CP	U V	asm N	1	K 1K			8	4 2001 2009		Havard arch, thesis project	derived clocks: estimated derating
risc0	https://source			daus Wirth	RISC		kintex-7-	3 James	Brakef	1186	6	4	6 1:	10 ## :		0.67 1.0	61.9	Х	verilog			yes N	4	G 4G			L	2011		minimalist Wirth, education tool	
risc-16 risc5	https://github.	cc stabl o beta	le Bru	ice Jacob daus Wirth	RISC	16 16	zu-2e	James	Drokof	2001	392 6	4	- 11	77 ## v2		0.67 1.00 1.0	0 88.3	ILX	vhdl verilog			yes N		1K 64K G 4G		9	16	2000 2015	https://user.eng.u	single cycle, pipeline & OO variants minimalist Wirth, part of Project Obe	Little Computer (LC-896) derivative r 32x32 multiplier, wikipedia entry
risc5	http://www.pr			daus Wirth	RISC	32 32	zu-ze zu-3e	James			392 6	4				1.00 1.0			verilog				4				16	2013 2017	http://www.astro	minimalist Wirth, part of Project Obe	
risc5	http://www.pr	o beta	a Nik	daus Wirth	RISC	32 32	kintex-7-	3 James	Brakef			4	1 9	92 ## :	14.7	1.00 1.0	37.8		verilog				4	G 4G			16	2013 2017	http://www.astro	minimalist Wirth, part of Project Obe	r 32x32 multiplier, wikipedia entry
risc5	http://www.pr	o beta		daus Wirth	RISC	32 32	zu-3e	James	IBUF cl	locking	6	4	2:	13 ## v2	21.1	1.00 1.0	0	ILX		8 RIS	SC5Top \	yes Y	4	9			16	2013 2017	http://www.astro	minimalist Wirth, part of Project Obe	32x32 multiplier, wikipedia entry
risc5 risc63	http://www.pr			daus Wirth minik Salvet	RISC RISC		atrix7-35	James	Braket	2913	6	1	48 5	50 ## v2	20.1	1.00 1.0	17.2	ILX	verilog vhdl			yes Y	4	G 4G	V	20	16 16	2013 2017	http://www.astro	minimalist Wirth, part of Project Obe tightly packed 16-bit ISA	rf 32x32 multiplier, wikipedia entry thesis in Chech
riscff	/gittidb.	proprie			RISC		5				+	++	+	+	$\dashv$	-	+	$\vdash$	propriet			IN IN	+	+	+ +		10	2004	1	now produce ESP8266 & ESP32	III GIRGH
risc-fuggit	https://github.	com/itsS	hn Nik	chil Shah	RISC	32 32	2												verilog	33 ris			4				32	2019		non-standard set of conditional brane	ches, schematic conflicts with documentation o
riscompatible	https://openco	beta	a And le Jeff	dre Soares	RISC	32 32		3 James		2167	6	++		15 ## :				X						G 4G		21	16	2014	https://cith.ch	based on RISCO processor by Junque	ira & Suzim 1993
risc-processor rise	https://github. https://openco			t Bush chner etal	RISC		kintex-7-	3 James					b 16			1.00 1.0		X	verilog			yes N	6			21	32 16	2008 2019 5 2006 2010	en.wikiversity.org	two designs with same name ARM style register usage	MIT course work
rj32	https://github.	cc alph				16 16	5	Junes		5 Didek D	JACJ U			11		0.07 1.0		~	verilog			asm N				32	16	2013 2021	CH.WIKIVCI SICY.OIG	y www. style register usuge	verilog generated from schematic
rois	https://openco	r alph	a Jan	nes Brakefield	RISC		zu-2e	James		627	6	_				0.83 1.0			vhdl	2 roi	is24_24m	in N		M 16M		30	64	1 2016 2017		single pipe stage, passes simulation	24-bit word operations only
rois	https://openco			nes Brakefield nes Brakefield	RISC	24 24		3 James		384 382	6					0.83 1.0		X	vhdl vhdl		is24_24m			M 16M		30 55	64	1 2016 2017		single pipe stage, passes simulation	24-bit word operations only
rois	https://openco			nes Brakefield	RISC		zu-2e	James		9000						0.83 1.0		X			is24_24u is24_24u			M 16M		55	64	1 2016 2017		single pipe stage, pre simulation stage single pipe stage, pre simulation stage	e 8, 16 & 24-bit load/store
rtf64	https://github.	ccalpha		bert Finch	RISC	64 8	1	-						-			20.0			3 rtf		yes Y			Y	-	32	2020 2021		variable length instructions	Posit support, glossary & references
s6soc	https://openco			n Gisselquist		32 32	spartan-6	6 James	sparta	2820	6	1	10 13	33 ## :		1.00 1.0		X Y					N 4			20	16	5 2015			uses ZIP CPU
sayeh_cpu sayeh_process	https://github.			min Kazemi reza Haghdoost, Arr	RISC RISC		kintex-7-	3 James	Drokof	479	6	1	- 10	64 ## :		0.67 1.0	0 229.7	х	vhdl verilog	Sa		asm N		1K 64K			64 32	2017	haghdoost porsia	16-bit MIPS, data flow schematic	64 word reg file? simple RISC
sayuri_cpu	http://www.m			yoaki Sagawa	RISC			3 James		1604	6		20	08 ## 3	14.7	1.00 1.0	0 129.9		vhdl	13 cp	u01			G 4G		-	32	2000 2000	haghdoost.persia	dead weblink	high number of DFF
scarts	https://openco	r beta		chner, Martin Walte		16 16	kintex-7-			g signal d					14.7				vhdl	18 sca		yes N		1K 64K		122	16	4 2011 2012		Scarts Processor	GCC compiler
schoolmips	https://github.			drea Guerrieri	RISC		!								_							yes		G 4G	_		$\sqcup$		https://github.com	small MIPS CPU core originally based	schoolMIPS has several versions
senior-sagn-1 simplecpu				anjan Ramadas chael Freeman	RISC	22 22	kintex-7-	3 James	way to	135009	ь	32	-	75 ## :	14.7	1.00 1.0	0.6	Х	verilog vhdl	28 pip	peline	N	Y	_	Y	137	32	4-8 2012 2012 2018 2019	https://www.uses	university ASIC project, read PDF Educational, also a version 2 with VH	64-bit data paths, superscalar, branch analysis
softcore-cpu	https://github.	com/Ayr		men Sekhri		32 16	5											1		15 co	ntrol_ui \	asm N	4	G 4G	Υ	32	7	2019 2020	ncps,//www.usc.		, 32-bit immediates, multi-cycle design
spartanMC	http://www.sp			k Hassler	RISC		kintex-7-	3 James	Brakef	853	6	1	2 12	20 ## :	14.7	0.67 1.0	94.6	ΧY		38 sp	artanmo \	/ asm						2012 2014		SPARC like register windows	
src supersmall	https://github.	cc untest	ted Hei	uring & Jordan chael Ritchie	RISC	32 32		Micha	- I Dis-il-	207	A	-	+8 12	26 444	-0.0	1.00 16.0	38.1		verilog verilog				-		+		$\vdash$	2018	http://www.zeep	book by Heuring & Jordan  2-bit serial, Mostly MIPS-I compliant	also Kilts cpt17 Adv FPGA dsgn Copyright 2005,2006,2009 Jonathan Rose, an
suslik	https://openco			ran Dakov		32 32	kintex-7-				6	2	70 1			1.00 10.0			verilog	4 cp	u bi	masm			+ +		+	2015 2016		"arithmetic core"	has testbench & caches
swssp	https://www.ip	patent		hman Ahmad	RISC				Ì	, .,,,									schemat		,	1	Υ				8+	2014 2021	https://en.wikipe	patent, "simplest scalable" data/inst	s a template for dsgn configuration of uP
swt16	https://github.		otai cap	otaindane	RISC	16 16	5							$\perp$	_					10 sw	/t16-top \			1K 64K		31	16	5 2020			on in Verilog. Includes assembler, simulator, and
table887	https://openco	beta		m Gladstone etal bert Finch	RISC	16 16	kintey-7-	3 James	too ma		6		2 20	18 ##	14.7	0.67 1.0	0 217.1	Х	verilog			N N		G 4G 4K 64K		28	32	2001 2009		basic RISC	too many los included with Table888 source code
table888	https://github.			bert Finch	RISC		kintex-7-				_					2.00 1.0					ble888 pr			G 4G			8	2014 2016		2016 version gives same reults as 203	1 code for cache & mmu incomplete
tarhi	https://github.			gvadorj Galbadrakh	RISC	32 32	kintex-7-	3 James	everyt	396	6		1 12	23 ## :	14.7	1.00 4.0	77.9				rhi_contro	oller N	16	M 16M	1 N	11	4	2013 2013		no doc, extremely small RISC	difficulty with timing, try 7.0ns
theia_gpu thor	https://openco			ego Valverde		96 64	kintex-7-	3 James		934049	6			## :	14.7	0.40 1.0	0	GP	verilog				Н.				64	2009 2012	//	Ray Cast Programable graphic Proces	four cores, huge LUT count, 2/3rds LUT RAM
thor	https://openco			bert Finch bert Finch	RISC	32 32 64 32	-	Robert		210000		3	06	++	-		1		verilog	the		asm Y		G 4G			64	2015 2021 2015 2021	https://github.com	Thor-2: L1 & L2 caches, GP float & ve	variable length instructions
thor	https://openco			bert Finch	RISC		5			210000			06						verilog					G 4G			64	2015 2021	https://github.com		plans for more features, eventually 2M LUTs
thor	https://openco	r matu	ire Rol	bert Finch	RISC	64 16	zu-5e	James	WIP					## v2	21.1	2.00 1.0	D		system v	27 the	or2021	asm Y	1	SE 16E	Υ		64	2015 2021	https://github.com	Thor-5: L1 & L2 caches, GP float & ve	plans for more features, eventually 2M LUTs
tigli_cpu	https://github.			eiton Juffo			kintex-7- zu-3e			636	thosis 6	++	45			0.67 4.0		Х	verilog vhdl	24 cp		/ N		1K 64K		16 50	16	2013 2013 2014 2015	-	course project, not pipelined TIM: Tiny Instruction Machine, variab	no LUT RAM for reg file
tiny_soc	https://githuh	com/ent		a Thomas		8 16	zu-se	James	uegene	erate syn	riiesis D	++	+	## V.	1.1.1	0.35 3.0		Y	verilog			r r r asm N					16	2014 2015	https://ezrasroho	small cpu with VGA	includes GPU (char gen)
tiny64	https://openco		le Ulr	ich Riedel	RISC		kintex-7-	3 James	Brakef	874	6	ш				1.00 2.0			vhdl	6 tin	nyx		6	1K 64K		14	8	2004 2007		data size from 32 to 64 bits	micro-coded sub-ops
tinycpu	https://openco	alph		dan Earls		8 8	arria-2	James	Brakef	136	A	Ш	38	34 ## q:	13.1	0.17 2.0	235.5	IX	vhdl	2 tin				K 1K		12	4	2012 2012	directory contains		MIPS/inst reduced due to few inst
tinyisa tiny-riscv	https://github.	com/dillo		lon Huff	RISC RISC		;}					$\vdash$	-	++	+	_	+	$\vdash$	verilog verilog			/ N		G 4G			32 32	2019			ned & with forwarding implementations four variations: cache, multi-cycle, pipeline & sir
totalcpu	https://openco	r alph	ia iii	ounguk Shon		12+ 12	kintex-7-	3 James	Brakef	229	6	1	14	19 ## :	14.7	0.33 3.0	71.7	Х	verilog	10 cp		n N		- 46	+ '	24	16	2019		data width 12 bits and up, no data me	
tpu	https://github.	cc untest	ted Col	lin Riley	RISC	16 16	5				ΞŤ	Ħ	Ė						vhdl	20 tpu	u_top	N	6			士	8	2016 2016	https://domipheu		essing Unit. A simple 16-bit CPU in VHDL for ed
ucode_cpu	http://minnie.t			arren Toomey	RISC		atrix-7-3			6748		1	1			0.67 2.0		1		16 cp				1K 64K			16	2012 2015			originally schematic based (Logisim)
ucpuvhdl up1232	http://github.	cc stabl		ed Foster ntiago de Pablo	RISC			3 James 3 James		933 220	6		1:	14 ## 3	14.7	0.33 2.0	20.8	X		29 co 3 up			6			12 2 33 2		2016 2017 2000 2000	nttps://github.com	six tutorials on uCPUvhdl bare core, prog size 4K to 64K	using muCPUv2_1 of 3 upwards compatible de description in source files
urisc	ncp.//www.dt			rhad Mavaddat		16 16	kintex-7-		missing	_	6	++	- 24		14.7				vhdl	31 uri		/ 1	6-		N	1 2	34	1987 2012	https://cs.uwater	Ultimate Reduced Inst Set Computer	
verilog-harvarı	https://github.	com/jayı	wo Jae	e-Won Chung	RISC		6												verilog	74 cp	u Y	/ N	6	1K 64K	N		4	2019 2019		ten implementations of increasing s	missing memory & test bench RTL
verilog-harvard	https://github.	com/jayı	wo Jae	-Won Chung	RISC	16 16	zu-3e	James	multi-	171	6	H	35	57 ## v2	21.1	0.67 1.0	1399	X	verilog	5 cp	u01	N	N 6	1K 64K	N	23	4	2019 2019		multi-driven nets	single cycle CPU that has an IPC of 1
verilog-harvard	https://github.	com/jayı	wo Jae	e-Won Chung e-Won Chung	RISC	16 16	zu-3e zu-3e	James	multi-c	288 Iriven ne	6		+	## V	21.1	0.67 1.0	n	X	verilog	/ cp	u02 \	/ N	N 6	1K 64K	. IN	23	4	2019 2019	<b> </b>	multi-driven nets multi-driven nets	Systage pipelined CPLL same for could thru cou
verilog-harvard	https://github.	com/jav		e-Won Chung	RISC	16 16	zu-se zu-se	James	multi-c	friven ne	t 6			## V	21.1	0.67 1.0	0	X	verilog		u04 \	/ N		1K 64K	. N	23	4	5 2019 2019		multi-driven nets	Data forwarding from the ALU
verilog-harvard	https://github.	com/jay		-Won Chung	RISC	16 16	zu-3e	James	multi-c	friven ne	t 6			## v2	21.1	0.67 1.0	0	Х	verilog	7 cp	u05		Y 6	1K 64K	N	23	4	5 2019 2019		multi-driven nets	Branch prediction with a BTB with 2-bit satura
verilog-harvard	https://github.	com/jayı		-Won Chung	RISC	16 16	zu-3e	James	multi-c	friven ne	t 6	+		## V2	21.1	0.67 1.0	0	X	verilog		u06	/ N	Y 6	1K 64K	N	23	4	5 2019 2019		multi-driven nets	tournament branch predictor
verilog-harvard	https://github.	com/jayı		-Won Chung	RISC	16 16	zu-3e	James	multi-c	iriven ne friven ne	. 6	++	+	## V	21.1	0.67 1.0	0	X	verilog		u07	N N	Y 6	1K 64K	IN N	23	4	5 2019 2019	1	multi-driven nets multi-driven nets	instruction cache and data cache
verilog-harvard	https://github.	com/jay	110	e-Won Chung	RISC	16 16	zu-3e	James	multi-c	driven ne	t 6	шt		## v2	21.1	0.67 1.	0	X	verilog	9 cp	u09		Y 6	1K 64K	. N	23	4	5 2019 2019		multi-driven nets	DMA module and its interrupt mechanism
verilog-harvard	https://github.	com/jayı	wo Jae	-Won Chung	RISC	16 16	zu-3e	James	multi-c	driven ne	t 6			## v2	21.1	0.67 1.	0	Χ	verilog	10 cp	u10	/ N	Y 6	1K 64K	N	23	4	5 2019 2019		multi-driven nets	DMA interleaved with instructions that access
vespa vhdl-simple-up	http://www.ar			vid J. Lilja tro Lorefice	RISC		neri- 3	laces	ran -	t of re-	orv A	₽₽	-		10.0	0.67 1.0	2	$\vdash$	verilog	10 -				G 4G		16	32 16	2005 2005	<b> </b>		er Systems with Verilog 0-521-82866-X, Un. Mir
vhdl-simple-up	https://github.			tro Lorefice	RISC		arria-2 kintex-7-	James 3 James	ran ou	t of men	ory 6	++	+			0.67 1.0					ocessor \			1K 64K		-	16	2014 2014		simple processor using VHDL for logic simple processor using VHDL for logic	based on Gray's xsoc
vrisc	https://github.			Valentine	RISC		2								İ				vhdl	21 pro	ocessor \	/ N	Y 4	G 4G	Υ	37 6		2017		little-endian Harvard architecture RIS	
wisc-sp13	http://git.anur	stabl	le Shy	yamal H Anadkat	RISC	16 16	i						$\top$	T	$\neg$				verilog				$\Box$	Т			8	2007 2017	http://pages.cs.w		on of a microprocessor called the WISC-SP13

Series Se	_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5T	st bli	c F n max	g tool		st /LUT	ven dor	src code	#src files top fi		tool chai pt	_	max byte	mo #	ir # od reg	e year revis	secondary web link	note worthy	comments
Column   C	x9	https://github.co				0														u3111	250	5 256 Y	10					
See Learner of the control of the co	xgate	https://opencor									_								top Y				42					Freescale XGATE co-processor compatible
See	xr16	https://github.co										263	## 14.7	0.67	1.0 644.8	Х			Υ									
Service Servic		https://github.co																	Υ									
March   Marc									S 371	. 6			## 14.7	0.67	1.0	Х			Υ				16 4					
Service Control of the Control of th		https://ip.caden							f 702			102	## 11.	1.00	0 242.7	· V			-				$\vdash$			ch 8, Processor De		
Anthone Services (1988) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		https://opencor																	AL.	yes iv				10		http://www.xtmun		in debug, no comments, mostly in simulation
See Fragment of the Control of the C		https://opencor									4 2	5 87					verilog			N			20	16			Experimental offstable CF o	uses 7IP CPU
See	yasep	https://hackada																								www.youtube.com	JavaScript generated VHDL, revisions	
And Anti-Anti-Anti-Anti-Anti-Anti-Anti-Anti-	yfcpu	https://github.co	errors	Cory Walker	RISC	16 16	kintex-7-	James deger	18	6							verilog	2 yfcpu	Y	N	N 256	5 256 Y	5 1	16				
Heat Manuface   Mary 1   Section   Mary 1   Mary	ygrec8	https://hackada	y.io/proje	Yann Guidon																			20	8	2017 2021	https://hackaday.		front panel: one button per op-code
March	zbasic	https://github.co														$\sqcup \bot$										https://github.com		
Tree Control of Manual		https://github.co									_												35			www.librecores.or		
Property Company of the Company of		nttps://gitnub.co		Marcelo Samsoniuk	risc-v	32 32	kintex-/-:	James Brake	1422	2 6		1 16/	## 14.	1.00	1.0 117.2	Х	verilog	2 darkso	CV Y	yes N					2 2018 2018	nttps://biog.nacks		
The property and the property of the property		https://github.co		Samuel Falvo II	risc-v	64 32	kintey-7-	lames trimn	2455	6		175	## 14 7	2.00	1 0 142 9	X B		4 nolaris	. v						2016 2017	https://github.com		
Mary Mary Mary Mary Mary Mary Mary Mary	leon3	http://www.gais					KIIICA 7	Junes trains	2433	6		1/3	1111 24.1													https://en.wikiped		
The control of the Legisland Services and Control of the Control o	openc	https://github.co	om/T-head	T-Head Semiconductor	risc-v	32 32											verilog				4G	4G Y		32	2021	https://www.cnx-	Alibaba ASIC RISC-V uP: e902-e906-c	906-and-c910, docs in Chinese, many many larg
See No. 20. Mar. Control of Section Services (1985) 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	reonv				risc-v		kintex-7-	James many	files	6			## 14.7													https://strijar.livej		
The control of the co		https://github.co												1.00	1.0											https://github.com		
Property		https://opencore								$\perp \perp \perp$								LL								https://github.con		also single issue version
Property							blake: 7	In an an Danilla	El-Ial		_	+	** 11.	1 100		-										haran I Ibana Banana		
The property of the property o		https://github.co				32 32	KINTEX-7	James Brake	rieid	, b	_	+	## 14.	1.00	1.0	$\vdash$		DONIII	_c,				45		2018	http://bonnirecpu.		
Mary		https://ascslab.c				32 32	1										Scala						45		2018 2020	https://opencores		
Section of the property of the	riscv_clarinet					32 32			1	++	-	+	-	+			bluespe	c verilog								https://github.com		
See	riscv_clarvi						arria-2	James Altera	2616	6 A	$\dashv$	178	## q18.0	1.00	1.0 68.2	I B							<del>                                     </del>			https://www.cl.ca		
March   Marc		https://github.co	untested	misha kevlishvili	risc-v	32 32											verilog		Υ	yes N	4G		45	32	2019 2019	https://www.yout	simple and easy to understand design	i
Company   Comp	riscv_croyde	https://github.co														Y	system v			100								small, simple yet SOC, see also his tim & vanil
19. (a)	riscv_dark						kintex-7-	Marcelo San				220	## v20.1			$\perp \perp$	verilog	4 darkris	cv Y	yes N			73			https://opencores		
Secondary   Seco		https://github.co							306	5 4		-		1.00	5.7	AL					4G	4G Y	45			https://riscv.org/2		
No. No.   No.		https://github.co				32 32			4000		_			4.00		L										https://members.		
Marche   March   Mar		https://github.co				32 32																				https://opencores		
The Content of the						JL JL																				https://opencores	reatnerweight entry 2018 RISC-V con	"Haplita" router 1690 cores in VCV/HDD
100. No. No. Manufacture, and the second process of the second pro		https://github.co					VII tex-u-2	Jan Gray	320	,   0		1 3/3	## V10.4	1.00	1.0 #####	^			15 d V							https://www.yout		
The Chamber of Standard And Andrew Company of Standard Andrew Company of St		https://github.co	_																J_4 -	yes N	46	4G V	45			ntcps.//github.com		
Second   Control   Contr		riceps.//gitriab.co		r adio iviantovani			kintex-7-	James too n	nany los	6			## 14.7	1.00	1.0				cpu Y	ves N	4G	4G Y	43				e200 has opensource	also have a chip
The Property of the Property o		https://github.co	stable			32 32				6	3	2 62	## 14.7	1.00	1.0 4.4	Х	verilog	141 e203_	soc Y	yes N				32			e200 has opensource	
The property of the control of the c	riscv_humming	https://github.co	untested			32 32											verilog		Υ					32	2017 2018		AKA e200, Chinese	software tools take 80MB
The control will be control wi	riscv_ibex_low	https://github.co																								https://www.lowr		
The content		https://github.co	om/fredre											1.00 2	0.0													
New Process		https://github.co	om/spline				11100		4505					4.00			verilog	17 kianv										
The content of the		https://www.lat					macnxU:	Lattice Semi	1507	4	_	4 60	##	1.00	1.0 39.8		ccala		Y	yes in	46	46 Y	++	32		http://www.lowrie		
The content of the		https://github.co					nolarfire	microsemi	8614	1 4	2 1	0 122	1113	1.00	10 14 2	+ + '		tarv	v	ves N	46	AG V		32		https://www.nowrig		
Manuscript   Man		https://github.co					polarriic	microsciiii	0014	HÌ		122	LIZIN	1.00	14.2											itcps.// www.inici		
		https://github.co				32 32													$\neg$							https://tl-x.org		1
	riscv_neorv32	https://github.co	stable	Stephan Nolting	risc-v	32 32	cyclone-l'	Stephartl fpg	848								vhdl	25 neorv	32_1 Y							https://opencores	very well documented, customiza	many perpherals, LUT counts for all varia
State   Compared printed	riscv_niosv	https://www.int																		100								
Inter-plane		https://www.int				32 32																		32				
Inter-princip parametr   Inter-princip param		nttps://www.int				32 32											propriet	tary										
State   Stat		https://github.co					Stratix-5	vectorblox	1082	A		r 244	## 14.	0.98	1.0 221.0	-				100						https://eec.hc-aug		
First person/2 1985/Person-1.2		https://github.co	,									+ 1								100						nttps://ees.ns-aug		
Prince		https://github.co					xcku3p-3	Cliffor small	761	6		769	## v16.2	1.00	3.0 336.8	ΧY	verilog	1 picorv	32 Y	yes N	4G	4G Y					mimimal features, soc options	designed for minimum LUTs
Price public   Integriphies   Integrity		https://github.co			risc-v	32 32				6		454	## v16.2	1.00	3.0 198.9	ΧY	verilog	1 picorv	32 Y	yes N	4G	4G Y		32	2016 2020		mimimal features, soc options	LUTs & Fmax for Kintex, Virtex & Ultrascale+
Figure   F						JL JL				6					1.0 47.1	X B	vhdl	24 pp_co	re Y				30				risc-V interger only, no mult	
Figure   F	riscv_pulpino	https://github.co					arria-2	James missi	ng files	A		$+$ $\Box$	## q18.0				system v	v 9	Υ	100			$\perp$			http://www.pulp-		
Fiscon Stroke   Strok		nttps://github.co				32 32	1		1	++	_	+	-	++	-	L		8					45			nttps://www.yout		o on design issues
Fistor, Pp. the control of the contr		https://github.co				32 32	1	$\vdash$	1	++		+		+	-	AL		54 sleek -		,						nttps://riscv.org/2		Iran see riscy hazard29.5
riscy zgy https://ghttps.com/riscy and spiral process of spiral pr	riscv_riscboy	https://github.co					1		+	+	$\dashv$	+	-	-	+	V			-'H Y	yes N	46	46 Y	43				portable gaines console desgn, PCB 0	isgn, see nscv_nazarusocs
Section   History   Amount   H		https://github.co	000.0				artix-7	Colin Rilev	3291	6	12	1 100	## 14.7	1.00	1.0 30.4	1 1					46	4G Y	+			http://labs.domini	Series of 16 tutorials on uP design, we	RPU uP, TPU now discarded
Fisco   180   18	riscv_rsd	https://github.co				32 32					$\dashv$		1 - 7							yes N	4G	4G Y		32	2020			
Fistor   Mistor   M	riscv_rtg4	https://github.co	_			32 32	LL'												Υ	yes N	4G	4G Y	ഥऻ		2018 2020	https://github.com		
fistory	riscv_rudolv	https://github.co				32 32											verilog	4 pipelin	e Y	yes N	4G	4G Y	ш	32	5 2021			
riscy 21 https://fethub.com/criscy 32 32 arria-2   ames Brakefield   A   ## 018.0   system verilog   Y   yes   N   46   46   Y   32   2020   RV32IMC processor core, which has a new pipeline with "3+N" stages   Riscy vivis   https://fethub.com/criscy 10 and Page   riscy   32 32   2   2   2   2   2   2   2   2	riscv_rv01_cor	https://opencor				32 32				6	4 6	2 130	## 14.7	1.00	1.0 9.3	Х	vhdl	65 rv01_s	elft Y	yes N	4G	4G Y			2015 2017		all files in one directory	two self test tops
Section   Sect		https://github.co	untested				arria-2	James Brake	field	A		+	## q18.0		4	$\vdash$							$\vdash$			https://roalogic.co	om Tayloon to	1
Fish   Section   Fish		nttps://github.co	om/risclite				1	$\vdash$	+	++	+	+	_	+	-	++				,			++			-		
Inter-fired process of the properties of the p		https://github.co					1	+	+	++	+	+	_	++	-								++			https://www.		
riscy serv   https://github.co untested   John Ranger   fises   23   23   23   24   25   25   25   25   25   25   25		https://github.co				32 32	arria-2	James Brake	field		+	+	## 019 (	<del>.                                    </del>	+-	<b> </b>	system	31 TrV_CO	ne Y				+			http://syntacore.c	siue channei nardened, no cache, bra	I prediction or virtual memory, research pro
Interstruction   Inte		https://github.co				32 32	J.1.18-Z	.umcs brake	1	^	+	+ +	410.0	1	1-	1 +	system	47 scr1 c	ore v				+			http://syntacore.c	om	1
Fisco   Fisc		https://github.co					ice40		1	4	$\dashv$					L	verilog	17 serv_t	y qc	100			45			https://riscv.org/2	RISC-V contest prize, 1-bit ALU	https://github.com/olofk/corescore
riscv skith https://www.sift asic riscv 32 32 4	riscv_serv	https://github.co			risc-v	32 32	vu37p	Olof Kindgre	n 215	6	0.	5	##	1.00 3	2.0	Х	verilog	52 serv_t	ор Ү	yes N			45		2018 2021			https://github.com/olofk/corescore
Fiscy Sife https://www.sife   15tgs://www.sife   3sic   riscv   23   23   2   2   2   2   2   2   2	riscv_shakti	https://github.co	untested	IIT Madras	risc-v	32 32								1.00	1.0		bluespe	25		yes N					3 2014 2021	https://shakti.org.	~8 different riscv cores, Madras India	
riscv yasio intos://jetubu.cd scala   U. Gerkeley   riscv   32   32   2   32   32   32   32   33   32   34   35   38   36   36   36   36   36   36   36	riscv_sifive	https://www.sifi				32 32											propriet	tary								https://www.sifive		
Intos://github.cg   Into		https://www.sifi					1	$\perp \perp \perp$		$\perp \perp \mid \mid \mid \mid$	$\bot$	$oldsymbol{\perp}$		$\perp$	4								$\perp \perp$			https://www.sifive		free Artix-7 bitstream
Inter-/fopencores page   Inter-/fopencores p		https://github.co					1		1	++	-	+	_	-	_	$\perp \perp$					4G	4G Y	$\vdash$					1
https://poets.org/prc   Afael Calcada   riscv   32   32   atrix-7-3   ames Brakef   1784   6   116   ## V19.2   1.00   1.0   65.0   verilog   21   steel top   V   ves   N   4G   4G   V   32   3   2020   https://github.com/github version has vivado proj   under grad thesis   riscv   32   32   2019   atrix-7-3   ames Brakef   1784   6   116   ## V19.2   1.00   1.0   5.0   verilog   21   steel top   V   ves   N   4G   4G   V   32   2019   2020   https://github.com/github version has vivado proj   under grad thesis   riscv   32   32   2019   2020   https://github.com/github version has vivado proj   under grad thesis   viscv   32   32   2019   2020   https://github.com/github version has vivado proj   under grad thesis   viscv   32   32   2019   2020   https://github.com/github version has vivado proj   under grad thesis   viscv   32   32   2019   2020   https://github.com/github version has vivado proj   under grad thesis   viscv   32   32   2019   2020   https://github.com/github version has vivado proj   under grad thesis   viscv   32   32   2019   2020   https://github.com/github version has vivado proj   under grad thesis   viscv   32   32   2019   2020   https://github.com/github version has vivado proj   under grad thesis   viscv   32   32   2019   2020   https://github.com/github version has vivado proj   under grad thesis   viscv   32   32   2019   2020   https://github.com/github version has vivado proj   under grad thesis   viscv   32   32   2019   2020   https://github.com/github version has vivado proj   under grad thesis   viscv   32   32   2019   2020   https://github.com/github version has vivado proj   under grad thesis   viscv		nttps://github.co						In annual Day 1	4775		_	200	## .401	1.00	10 117	Y	verilog	top					$\vdash$			nttps://giters.com		Lucador and the sale
riscv_swerv		https://opencore									+					+							++		3 2020	https://github.com		
riscv_taiga https://petab.co stable Eric Matthews riscv_ 32 32 zynq 1551 1 123 1.00 1.0 79.3 X system 46 Yes N 4G 4G Y 32 2017 TAIGA: A new RISCV soft-processor frj 33% smaller & 39% faster than LEON3 riscv_tinsel https://peets.groij message-passing architecture designed for FPGA clusters		https://github.co									4 6		## V19.2			+							+		2019 2020	https://blog.worte		
riscv_tinsel https://pithub.com/POETs Ghalith Tarawneh risc-v 32 32 bluespec verifog https://poets-groj message-passing architecture designed for FPGA clusters								A COLUMN I					+			x							++			cps.//biog.weste		
		https://github.co					27.14		1,531		+	123		2.50	/9.3	<u> </u>			$\pm$	, 14	1 1 43	1 1	+	32	101/	https://poets-proi		
riscv_uriscv https://github.com/ultrae ultra embedded risc-v   32   32	riscv_uriscv	https://github.co							1		$\dashv$			1.00	2.0				ore Y	yes N	4G	4G Y	$\vdash$	32	2021	https://opencores	Simple, small, multi-cycle 32-bit RISC	

Series Series (19)	_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 2	mults	ilk F am max	a tool	MIPS clk		ven dor	src code	#src files top file	tool fi	ltg P	nax ma	ax byte st adrs	ts adr mod	# reg	pip e start last year revis	secondary web link	note worthy	comments
Column		https://github.co							P mes				## 14.	2.00					. ,						2015 2015			
Column   C		https://github.co	verified	Ben Marshall		32 32	artix-7	Ben Marshall				150		1.00 2	2.0 31.0	)	verilog	26 frv_cpu_a		N	4G 40	G Y		32	5 2019		"toy" 5 stage RISC-V CPU, implementi	ng the rv32imc
Column   C		https://github.co	verified	Charles Danon		32 32	Z ZU-56	Charles Dane					## V21.	0.52 1	2.0	_	verilog	26 frv_cpu_a		N	46 40	G Y		32	5 2019		"toy" 5 stage RISC-V CPU, implementi	ng the rv32imc
March   Marc		https://github.co				32 32						346														https://riscv.org/2		
Section 19 1		https://github.co				32 32		Charles Papo	1399									full no cac	Y yes			G Y				https://riscv.org/2		
Company		https://opencor				64 32	kintex-7-	3 James many	files, mi	ssing typ 6			## 14.	7 1.00 1	1.0	Y		verilog				G Y				https://github.com	-,	both rocket & river cores
March		https://github.co				32 32	2									-		15 ceny ton										nerformance: 6.4 CoreMark/MHz
The contract of the contract		https://hackada					zu-3e	James vivado	872	2 608 6		313	## v21.:	1.00	3.0 119.5	X	verilog	36 vbh						32		https://github.com		
Second Column		https://github.co	stable	UC Berkeley		32 32	kintex-7-		f 3072			127	## 14.7	7 1.00 1	1.0 41.2		verilog	23 vscale_co	e					32				
March   Marc		https://github.co							_																		,	simple implementation of RISC-V
Second Column   Col		https://github.co				32 32	atrix-7-3		1 20-10				## 14.	7 1.00 1	1.0 176.5	X	TITUI	30	Y yes	N Y	4G 4	G Y	30	32		http://www.nxlab	MIPS or RISC-V ISA, Arduino support	https://www.youtube.com/watch?v=55MzMH
The column		https://github.co				32 32	zvna704						## v17.	,		X			Y ves	Υ	4G 4	G Y		32		https://dl.acm.org	eigth cores, reviews comparable proje	vivado fitg-pt IP. benchmarks, wikipedia: GPGF
March   Marc		https://hackada			SM83	8 8							## v21.:	0.33	3.0 10.8	X Y				N N	64K 64	IK Y			2019	https://github.con	Game Boy in Verilog, both CPU (SM8	
March   Marc		https://github.co			3171110	32 32												82 leon	Y yes							https://en.wikiped		https://www.gaisler.com/index.php/products/
Secondary   Seco		https://github.co				32 32							##							-	_	_				https://en.wikiped		https://www.gaisler.com/index.php/products/
Second Column   Col		http://www.gais				32 32							## 14.			AILA 1		100s leonax								http://en.wikiped		hoth EPGA & ASIC, very many source files
The Content of the		https://opencor	stable	Fabrizio Fazzino etal	SPARC	64 32					8 !	59 56	## v14.	2.00	1.0 2.1	. IX		136 s1_top		Y N	4G 40	G Y		32		https://en.wikiped	reduced version of OpenSPARC T1	Vivado run
March   Marc		https://opencor		Dmitry Rozhdestvensk		64 32			5	6						Y			N	Υ								
Minister		http://temlib.or				32 32																						
No.   Section   Process		https://github.co	0100.0	Alberto Moriconi		32 S					3									i iv	40 41	-		04	2013 2015	https://en.wikined		
Mary	hive	https://opencor			stack	32 16					8 :							hive_core	Y	N		N	40	10	8 2013 2015	, , , , , , , , , , , , , , , , , , ,		pipeline barrel
		http://users.ece			stack						H							tary					0.0	I	200	https://users.ece.o		
Proc.   Proc		http://www.cs.h																			4K   4	K N	20	$\vdash$				
Decided   Deci		http://www.bitli								6						^					32	ĸ	33	$\vdash$		https://groups.go		
Dec. of the content	pancake	https://people.e	stable	Bruce Land	stack	16 5				1 6	1						verilog	7 de2_minio		N	4K 4	K	31			http://www.cs.hir	The Pancake Stack Machine dervied f	Cornell ECE5760
Part		https://github.co					5																23					
Section   Process   Proc	tho12V 12UD	http://www.cs.h						3 James multip			1	1 122					verilog	11 DE2_TINY					EA	64		http://www.cs.hir		
Part		https://opencor																					34	04		http://0pf.org/i-co		
Mile   Per   Table   Per   T		https://opencor	stable	Thorn Aitch			kintex-7-			1 6	2 :					ILX	verilog	21 top	Y yes							http://0pf.org/j-co	clone of Hitachi SH-2	project seems to have stalled
Fig.   Composition   Composi		https://github.co					2														_	12				https://hackaday.		
		https://opencor						4											-		64 1	K	54		2021 2021	//		
		http://www.cliff									1	345							14 03111		54K 64	IK Y	8	$\vdash$	2003 2003	http://www.nt-lac		
																	_			-		IK Y	8			https://en.wikiped		
### Manufacture    bfcpu	http://www.cliff	stable	Clifford Wolf		8 3	zu-3e	James vivado		7 6								4 cw6671	Y yes				8		2003 2003	https://en.wikiped	no accum, data pointer and brackete	internal 1-byte data cache doubles performan	
Index: Proceedings   Continue		https://opencor																7 aeMB_cor									p	
International Content of Conten		https://opencor				32 32					3									-		_						full system has naturary of cores
State   Column   State   Market   State   Column   State   Market   State	_	https://opencor				32 32					3																,	,
The properties   The	mblite	https://opencor	beta	Tamar Kranenburg		32 32	kintex-7-	3 James Braket	f 941			2 227	## 14.	7 1.00 1	1.0 240.9	IX	vhdl	18 core_wb	Y yes				86		2009 2017		not all instructions implemented	moved everything to work library
The completion   The		http://www.late																	. , ,	-		-	0.0			hadaaa //aa aadalaaa		
Indignate   Indi		https://www.xiii											***						Y ves c	opt						nttps://en.wikipet		
Inter-Processor   Inter-Proc		https://opencor	beta	quickwayne		32 32	kintex-7-	3 James Braket	field	6						Y	perl		Y yes	N	4G 40	G Y			2006 2009			
Committed   Comm		https://opencor				32 32						_	_					15 top		-		_		-				
Departure   Computation   Co		https://opencor				32 32						_		2.00			,	12 anonfire										"EDCA Dravan"
September   Sept		https://opencor				32 32					3	2 105				XY			1 9 03									derived from Stephen Craven's OpenFire
No.   Processor			stable	Lyonel Barthe	uBlaze		spartan-3	Lyonel Barth	1563								vhdl	26 sb_core	yes		4G 40	G Y				www.lirmm.fr/AD		data is for single secretblaze
Employed   State   S		http://www.lirm		-,			- parten -	-,						2.00		X			yes		4G 4	G Y	86	32	0 0000 0000	*****	<del>NC</del>	
Emberg   Hasses/(effeths)   Emberg   Hasses/(effeths)   Emberg   Hasses   Falses   Hasses   Falses   Hasses		http://vectorblo				22 22	zynq45-7	vectorblox	39856	ь ь	64 8	81 175	## v17.	2 1.00 (	0.1 35.1	-			Y	+				$\vdash$		http://www.ece.u		LUT count for 8 lanes with custom inst
Power   Internation   Power   Internation   Power   Internation   Power   Po		https://github.co				32 32	2 cyclone-4	James Braket	f 37459	9 4	25 !	54 43	## q13.:	1 1.00 1	1.0 1.1	1	vhdl	57 core	Y yes	Υ	4G 21	V Y		32		http://www2.imm		LPM mem & floating point
	p-vex	https://github.co								-							vhdl	26 system	Y yes				73	32	. 2000 2020	http://www.vliw.c		probable degeneracy, LUT RAM for program n
1945	tinyvliw8	https://opencor										149	## 14.	7 0.33 1	1.0 55.0								$\sqcup \sqcup$	$\sqcup$				
Express    1865   187		https://opencor				32 8 32 8																	$\vdash$	$\vdash$				
Equation   Laber   L	ao486_mister	https://github.co				32 8							1423															mister version of ao486: reworked with many
Pext186   Nittos://open.cor   Stable   Nicolee Dumitrache   x86   16   8   A   Z   77   ## (13.1   0.67   2.0   13.1   0.67   2.0   14.1   V   Vering   4   Next186, V   Yes   N   N   1.0   1.0   V   Vering   4   Next186, V   Yes   N   N   1.0   1.0   V   Vering   4   Next186, V   Yes   N   N   1.0   1.0   V   Vering   4   Next186, V   Yes   N   N   1.0   V   Vering   4   Next186, V   Yes   N   N   1.0   V   Vering   4   Next186, V   Yes   N   N   1.0   V   V   V   V   V   V   V   V   V		http://www.ht-l		Hans Tiggeler							1		## 14.						Y yes			VI Y				http://www.ht-lab		
Rect186mg3   Intest / Josepoco   Stable   Nicolae Dumitrache   x86   16   8   Kintes -7-3   ames   transiale errors   6   1		http://www.mic											## -42									M Y	$\vdash$	H		http://www.embe		ning@100MHz
Rext186mp2   Intross//opencor   Stable   Nicolae Dumitrache   x86   16   8   kintex-7-3   mase Braker   4514   6   4   1.74   ms. 47   0.67   2.0   8.75   x   verificial   5.0   5.0   x   verificial   x   verificial   x   verificial   x   verificial   x   x   verificial   x   x   verificial   x   x   verificial		https://opencor									-					IX V						VI Y	$\vdash$	$\vdash$				hoots DOS, does video games & sound
REFORMS		https://opencor														Y						VI Y		$\dashv$				boots DOS, does video games & sound boots DOS, has DSP core, no x86 source
Expression   Exp	rtf8088	https://opencor	planning	Robert Finch	x86	16 8	kintex-7-	3 James Braket			4		## 14.	7 0.67 3	8.0 8.6		verilog	57 rtf8088	Y yes		_	_			2012 2013	https://github.com	8-bit memory data, e.g. 8088	
Subsection   Sub													*** ***											$\dashv$		https://www.jami	, ,	implementing the full 80186 ISA
1   1   1   1   1   1   1   1   1   1		https://onencor			AUU	32 0					4 .						verilog						$\vdash$	7		ncp://imesnoo.ne		no segment registers, limited on-codes
Special   Spec		https://opencor		Jose Rissetto							12						verilog	22 v586								https://github.com		
Ed 56	v586	https://opencor		Jose Rissetto			zu-3e				12						verilog	22 core	Y yes	N	1M 1	V Y				https://github.com		
Express   https://open.cor   stable   Fabio Pereira   28   8   8   Cyclone-4   James Brakef   5184   4   1   16   ##   14.7   0.33   4.0   1   whd   4   fpg.8 cpu   7   N   7   2k   16k   Y   2016		https://github.co				0-1 0		2 James Profes	5 26/1	,	- 1		## 14.	7 067	00 63	V .			V vec	NI NI	104 44	u v	$\vdash$	$\vdash$	LULI	https://gith.sh.com		Caacatona
altium/Tix8x0x Intro/Tixexhocs.proprietarly Altium 280 8 8 Spartan-3 latium 2558 4 50 0.33 3.0 2.2 AlXX proprietary Y lyes N N 64K 64K Y 2004 2017 (R0140.pdf, CR01 forces, asm, c, c++, schem, VHDL & V default clock implementation of a Sincla P±80 mitros/Topencor stable Goran Devic 280 8 8 Spartan-3 Goran Devic 1819 6 8 mitros/Topencor stable Goran Devic 280 8 8 kintex-7-2 lames Brakef 1186 6 2.4 ## 14.7 0.33 1.0 6.8 IX verilog 24 180 top 4 lyes N N 64K 64K Y 2014 2020 https://github.cor gate level reverse eng d 280 Complete implementation of a Sincla a-280 https://opencor stable Goran Devic 280 8 8 kintex-7-2 lames Brakef 1186 6 4.4 ## 41.7 0.33 1.0 8.0 IX verilog 24 180 top 4 lyes N N 64K 64K Y 2014 2020 https://github.cor gate level reverse eng d 280 Complete implementation of a Sincla a-280 https://opencor stable Goran Devic 280 8 8 kintex-7-3 lames Brakef 18.6 6 1.9 ## 41.1 0.33 1.0 3.0 IX verilog 24 180 top 4 lyes N N 64K 64K Y 2014 2020 https://github.cor gate level reverse eng d 280 Complete implementation of a Sincla a-280 https://opencor stable Goran Devic 280 8 8 kintex-7-3 lames Brakef 18.5 6 1.119 ## 41.1.1 0.33 1.0 46.0 K X B verilog 24 180 top 4 lyes N N 64K 64K Y 2014 2020 https://github.cor gate level reverse eng d 280 Complete implementation of a Sincla next Subject of the		https://opencor									1						vhdl	4 fpz8 cnu				K Y		$\vdash$		ncps.//gitnub.con		
P-200   https://opencor   stable   Goran Devic   280   8   8   Spartan-6   Goran Devic   1819   6   8   ##   14.7   0.33   1.0   0.5   verilog   24   280 top. ¢ V yes   N   N   64K   64K   V   2014   2020   https://github.com gate level reverse eng/d 280   Complete implementation of a Sincla a-280   https://opencor   stable   Goran Devic   280   8   8   kintex-7-2   James Brakef   1156   6   24   ##   14.7   0.33   1.0   0.6   8   N   verilog   24   280 top. ¢ V yes   N   N   64K   64K   V   2014   2020   https://eithub.com gate level reverse eng/d 280   Complete implementation of a Sincla a-280   https://opencor   stable   Goran Devic   280   8   8   kintex-7-2   James Brakef   1126   56   6   41   ##   v21.1   0.33   1.0   7.7   N   verilog   24   280 top. ¢ V yes   N   N   64K   64K   V   2014   2020   https://eithub.com gate level reverse eng/d 280   Complete implementation of a Sincla a-280   https://opencor   stable   Goran Devic   280   8   8   kyclone-2   Goran Devic   2084   4   29   19   ##   11.1   0.33   1.0   3.0   N   verilog   24   280 top. ¢ V yes   N   N   64K   64K   V   2014   2020   https://eithub.com gate level reverse eng/d 280   Complete implementation of a Sincla a-280   https://opencor   stable   Goran Devic   280   8   8   kyclone-2   James Brakef   1124   N   33   1.0   3.0   N   verilog   3   Next280C   V yes   N   N   64K   64K   V   2011   2019   N   2014   2020   https://eithub.com gate level reverse eng/d 280   Complete implementation of a Sincla a-280   https://opencor   stable   Goran Devic   280   8   8   kintex-7-3 James Brakef   1124   N   33   1.0   4.0   N   V   V   V   N   N   64K   64K   V		http://techdocs										_	_		_											CR0140.pdf, CR01		
8-280 https://open.cor stable Goran Devic 280 8 8 <b>zu-3e</b> James Itiming 1761 365 6 4 41 ## v2.11 0.33 1.0 3.7 IX verilog 24 280 ttps://vipen.cor stable Goran Devic 280 8 8 cyclone-2 James Brakef 184 6 6 119 ## 14.7 0.33 1.0 46.0 X B verilog 3 Next280C Y lyes N N 64K 64K Y 2011 2019 1019 1019 1019 1019 1019 1019		https://opencor										0	1111 24.7				verilog	24 z80_top_c	Y yes			IK Y				https://github.com		Complete implementation of a Sinclair ZX Spec
https://pencor stable Goran Devic 280 8 8 (kydone-2 looran Devic 2084 4 29 19 ## 11.1 0.33 1.0 3.0 K verlog 34 (280_top_c V) yes N N 64K 64K V 2014 2000 https://pencor stable Nicolae Dumitrache 280 8 8 kintex-7-2 James Brakef 854 6 119 ## 14.7 0.33 1.0 46.0 K 8 kerlog 3 Next280C V yes N N 64K 64K V 2011 2019 Claim of 700 Units //pencor stable Nicolae Dumitrache 280 8 8 kintex-7-2 James Brakef 854 6 119 ## 14.7 0.33 4.0 K 8 kerlog 3 Next280C V yes N N 64K 64K V 2011 2019 Score dumitrache 280 Score Nicolae		https://opencor									++											K Y	$\Box$	$\sqcup$		https://github.com	U	Complete implementation of a Sinclair ZX Spec
nextz80 https://open.cor stable Nicolae Dumitrache Z80 8 8 kintex-7-3 James Braker 854 6 119 ## 14.7 0.33 1.0 46.0 X 8 verilog 3 Nextz80C V vs N N 64K 64K Y 2011 2019 Claim of 700 LUTS in Spartan-3 proba reverse-u16 https://github.co stable A.T. Z80 8 8 8 cylcone-4 James Braker 11224 4 60 ## 14.7 0.33 4.0 X Y vhdl 29 zxpoly V vs N N 64K 64K Y 2015 SOC project using T80, HDMI general retror 280 based on T80 by Daniel Wa		https://opencor									H.						verilog	24 z80_top_c	r yes				$\vdash$	$\vdash$		https://github.com		Complete implementation of a Sinclair ZX Spec
reverse-u16 https://github.cs stable A.T.		https://onencor										119	## 141	7 0.33 1	1.0 46.0	XR	verilog	3 Next7800	Y ves	N N	54K 64	K Y		$\vdash$		cps.//gitilub.COII	Pore leact teactor still n 700	claim of 700 LUTs in Spartan-3 probably wron
Soc 280 http://sowerbut stable Will Sowerbut stable	reverse-u16	https://github.co	stable	A.T.	Z80	8 8	cylcone-4	James Braket	f 11224	1 4		60	## 14.	7 0.33 4	1.0	X Y	vhdl	29 zxpoly	Y yes	N N	64K 64	K Y			2015			retro Z80 based on T80 by Daniel Wallner
	socz80	http://sowerbut	stable	Will Sowerbutts	Z80	8 8	spartan-6	James consti	2568	3 6		15 93	## 14.	7 0.33 3	3.0 4.0	X	vhdl	25 top_level	Y yes	N N	64K 64	K Y			2013 2014	_		

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inet ez	FPG	repor c	om Li		t UI	blk ram	F :	too vei	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	당 ch	ai Hitg			byte st adrs	dr # od reg	6	start la year re		secondary web link	note worthy	comments
t80	https://opencor	stable	Daniel Wallner	Z80	8 8	kintex	c-7-3 James Z8	30 m :	1389	6		163 #	# 14.	7 0.33	3.0	12.9	Х	vhdl	5	T80a	Y yes	s N	N 64	K 64	K Y			2002 20	018		Z80, 8080 & gameboy inst sets, sever-	al usages
tv80	https://opencor	mature	Guy Hutchison, Howar	Z80	8 8	kintex	c-7-3 James Br	akef :	1207	6		182 #	## 14.	7 0.33	3.0	16.6	IX	verilog	6	tv80n	Y yes	s N	N 64	K 64	K Y			2004 20	018 h	https://github.com	derived from Daniel Wallner's T80, AS	SIC implementations
wb_z80	https://opencor	stable	Brewster Porcella	Z80	8 8	kintex	c-7-3 James Br	akef 2	2025	6		144 #	## 14.	7 0.33	3.0	7.8	Х	verilog	4	z80_core	Y yes	s N	N 64	K 64	K Y			2004 20	012		derived from Guy Hutchison TV80	Wishbone High Performance Z80
y80e	https://opencor	stable	Sergey Belyashov	Z80	8 8	cycon	ie-3 Sergey Bi	elyas 2	2557	4		#	## 14.	7 1.00	3.0			verilog	15	top_level	Y yes	s N	N 64	K 64	K Y			2013 20	019		Y80e - Z80/Z180 compatible processo	based on Y80 from "Microprocessor Design Usi
z80control	https://opencor	alpha	Tyler Pohl	Z80	8 8	kintex	k-7-3 James Br	akef :	1483	6		189 #	## 14.	7 0.33	3.0	14.0	ΧY	verilog	55	top_de1	Y yes	s N	N 64	K 64	K Y			2010 20	012		Microprocessor targeting embedded	interfaces to DRAM, based on T80 core
z80-fpga	https://github.co	om/Obijua	Juan Gonzalez-Gomez	Z80	8 8												L	verilog	5		Y yes	s N	N 64	K 64	K Y			20	020		Based on iceZ0mb1e by abnoname ar	nd TV80, with tinyBasic
z80soc	https://opencor	stable	Ronivon Costa	Z80	8 8	sparta	an-3 James Br	akef 2	2474	4	2 19	78 #	## 14.	7 0.33	3.0	3.4	IX Y	/ vhdl	19	top_s3e	Y yes	s N	N 64	K 64	K Y			2008 20	016		based on Daniel Wallner's T80	
complete_8bit	https://www.qu	stable	Van-Lei Le		8 8	kintex	k-7-3 James m	odifi	208	6	1	260 #	## 14.	7 0.33	3.0	137.5	Х	vhdl	6	computer	N	N	96	12	28 Y			2016				memory_unit uses block RAM, IO ports pruned
gpu	https://opencor	stable	Diego A. Idarraga			kintex	k-7-3 James er	rors in s	ource	6		#	## 14.	7 1.00	1.0			vhdl	21	gpu		Y						2015 20	015		graphic processing unit	coding errors
pycpu	https://pycpu.w	myhdl	Norbert Feurle		8	3												myhdl										2013	h	https://pycpu.wor	python hardware processor	
reduceron	https://www.cs.	stable	Matthew Naylor/Tomm	ny Thorm								#	##				IX			Reducero	n							2008 20	018 <u>h</u>	https://github.com	hardware for functional programming	red-lava generates the RTL

114 #	usable(beta, st	1	20 86	218 blank	545	#	513	# 1	3 377 verilog	391
50 "	B" or "X" of lim	1	880	667 a					666 vhdl	342
MIPS/MHz Pro-r	ating for data size:			78 zu-3e					sys verilog	46
1-bit	0.04	16-bit	0.67	64-bit	2.00				proprietary	38
4-bit	0.17	24-bit	0.80	Silicon Area equ	ivalents				scala	11
8-bit	0.33	32-bit	1.00	LUTS/DSP48	16:1					
12-bit	0.40	48-bit	1.50	LUTS/Block RAM	32:1					
Under the assum	ption that the core is	s capable of one	instuction per clock							

Column Titles	Details		
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original		
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family		
cat	main, educational, planning, simulation, paper, in limbo or weak		
uP_all_soft folder	if opencores design is their folder name, otherwise my folder name		
opencores or primary link	about 200 designs in open cores, about 100 in github		
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation		
uthor	First Name, Last Name or university or corporation		
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip		
data size	data register size in bits		
nst size	shortest instruction size in bits		
PGA	FPGA family for compile, place, route & timing, usually using fastest part grade		
reporter	First Name, Last Name		
comments	compile, place, route & timing problems		
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable		
Off	total number of DFFs		
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile		
nults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up		
olk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up		
max	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp		
late	date of compile, place & route; serves to identify source version		
ool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number		
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors		
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP		
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality		
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado		
SOC .	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)		
rc code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc		
src files	number of source files for compile, place, route & timing; includes test benches		
op file	top file for compile, place, route & timing run, multiple versions of same design distinguished here		
doc	is documentation provided?		
ool chain	is there a compiler or assembler provided or available		
itg pt	does the compile, place, route & timing run include floating point?		
lav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)		
nax data	maximum data address		
max inst	maximum instruction address		
oyte adrs	is byte addressing provided		
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective		
adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++,indir; (indir), (indir++), (indir), (indexed), abs-short/direct page, scaled		
reg	number of registers in register file		
pipe len	number of pipeline stages		
start year	year of first design activity		
last revis	last year for revisions or web page updates		
secondary web link	secondary web address		
note worthy	anything special about the design		

non-blank 616 78

asm 121 Web page DMIPS pi en.wikipedia.org/wiki/instructions\_per\_community.freesc\_www.eembc.org/coremark/index.php
forth 10 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/instructions\_per\_second

75	_paper_only
60	educational
25	_weak_start
8	_up_cores
5	in limbo
10	planning
52	simulation
573	main+sim
521	net main
644	total

259	VHDL
277	Verilog
26	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
35	proprietary
13	other
4	Schematics
635	total
_	

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)