



url	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	reporter	com	LUTs ALUT	LUT7	mem	bik ram	F max	g	g	tool ver	MIPS /inst	clk/ inst	KIPS /LUT	ven dor	src doc	src files	top file	doc	tool ch	fltg pt	Has V	max inst	max dat	byte adrs	# inst	adr mod	# reg	pip e	start year	last rev	secondary web link	note worthy	comments			
my8085light	<a href="https://github.com/debtanu8085">https://github.com/debtanu8085</a>	stable	Debtanu Mukherjee	8085	8	8	kintex-7-3	James Braker	1340	6			5	286	##	14.7	0.83	3.0	59.0		X	vhdl	10	ep944a	Y	yes	N	64K	64K	Y	18				2020	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139">https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139</a>	light weight 8085 with 18 inst						
ep944a/ic99	<a href="https://github.com/ep944a">https://github.com/ep944a</a>	stable	Erik Pielh	9900	16	16															X	vhdl	10	ep944a	Y	yes	N	64K	64K	Y	16			2016	2019	<a href="https://hackaday.com/2019/06/20/ti990-emulation/">https://hackaday.com/2019/06/20/ti990-emulation/</a>	Ti990 emulation	also tms9902 (uart) core by Paul Urbanus?					
aoc8000	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139">https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139</a>	stable	Aleksander Osman	68000	16	16	arria-2	James Braker	3479 A				6	169	##	q13.1	0.67	4.0	8.1		I	Y	verilog	1	aoc68000	pm	yes	N	4G	4G	Y	2010	2012									uses microcode, instruction prefetch buffer	
aoc68000	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139">https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139</a>	stable	Aleksander Osman	68000	16	16	arria-2	James Braker	3479 A				2	43	57	##	q18.0	0.67	4.0	0.5	I	Y	verilog	22	aoc68000	pm	yes	N	4G	4G	Y	2010	2011									uses aoc68000 core, Amiga chip set	
aoc68000	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139">https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139</a>	stable	Aleksander Osman	68000	16	16	cyclone-10	James Braker	26009 A				2	67	45	##	q18.0	0.67	4.0	0.3	I	Y	verilog	22	aoc68000	pm	yes	N	4G	4G	Y	2010	2011									uses aoc68000 core, Amiga chip set	
aoc68000	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139">https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139</a>	stable	Aleksander Osman	68000	16	16	cyclone-2	Aleksander O	26227 A				2	65		##	q10.1	0.67	4.0		I	Y	verilog	22	aoc68000	pm	yes	N	4G	4G	Y	2010	2011									uses aoc68000 core, Amiga chip set	
apollo_acceler	<a href="http://www.apollo.com">http://www.apollo.com</a>	proprietary	Gunnar von Boehn	68000	8	16	kintex-7-3	Aleksander O	26227 A							##	14.7	1.00	1.0		I	Y	verilog	22	aoc68000	pm	yes	N	4G	4G	Y	2010	2011									uses aoc68000 core, Amiga chip set	
fx68k	<a href="http://fx68k.fax">http://fx68k.fax</a>	untested	Jorge Cwik	68000	16	16	kintex-7-3	James Braker	2392	6			24	##	14.7	0.67	4.0	1.7		X	vhdl	15	fx68k	cpu	Y	yes	N	4K	4G	Y	16			2018	2021	<a href="http://www.apollo.com">http://www.apollo.com</a>	Sells Amiga card, "68080" with 64-bit	claims very fast FPGA versions					
k68	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139">https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139</a>	stable	Shawn Tan	68000	16	16	kintex-7-3	James Braker	2392	6			24	##	14.7	0.67	4.0	1.7		X	vhdl	15	fx68k	cpu	Y	yes	N	4K	4G	Y	16			2018	2021	<a href="http://www.apollo.com">http://www.apollo.com</a>	Sells Amiga card, "68080" with 64-bit	claims very fast FPGA versions					
m68k	<a href="https://github.com/usokio">https://github.com/usokio</a>	stable	Salvador Garcia	68000	32	16	kintex-7-3	James Braker	2392	6			24	##	14.7	0.67	4.0	1.7		X	vhdl	15	fx68k	cpu	Y	yes	N	4K	4G	Y	16			2018	2021	<a href="http://www.apollo.com">http://www.apollo.com</a>	Sells Amiga card, "68080" with 64-bit	claims very fast FPGA versions					
mc68kods	<a href="https://github.com/usokio">https://github.com/usokio</a>	stable	Salvador Garcia	68000	32	16	kintex-7-3	James Braker	2392	6			24	##	14.7	0.67	4.0	1.7		X	vhdl	15	fx68k	cpu	Y	yes	N	4K	4G	Y	16			2018	2021	<a href="http://www.apollo.com">http://www.apollo.com</a>	Sells Amiga card, "68080" with 64-bit	claims very fast FPGA versions					
minimig	<a href="https://code.google.com/p/minimig/">https://code.google.com/p/minimig/</a>	stable	Frederic Requin	68000	32	16	stratix-2	Frederic	1900	4			4	180			1.00	6.0	15.8		I	verilog	1	j68	Y	yes	N	4G	4G	Y	16			2009	2014							SOC for HP8196 computer emulation for use with Minimig	micro-coded on stack machine
minimig_g68k	<a href="https://github.com/fredre">https://github.com/fredre</a>	stable	Frederic Requin	68000	8	16															I	verilog	16	soc_j68	Y	yes	N	4G	4G	Y	16			2018								Stack based CPU with Forth-like microcode implementing 68000 uP	
rtf68kSYS	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Robert Finch	68000	16	16	spartan-3e	James Braker	13639	4			12	17	##	14.7	0.67	4.0			X	Y	verilog	49	rtf68kSYS	Y	yes	N	4G	4G	Y	16			2011	2013	<a href="https://github.com">https://github.com</a>	based on Tobias Gubener's TG68					
suska-III	<a href="http://www.exp">http://www.exp</a>	stable	Wolfgang Forster	68000	16	16	arria-2	James Braker	7388 A				55	##	q13.1	0.67	4.0	1.3		X	Y	vhdl	11	vf68k000Y	Y	yes	N	4G	4G	Y	16			2003	2011							for use as an Atari ST	
tg68	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139">https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139</a>	stable	Tobias Gubener	68000	16	16	kintex-7-3	James Braker	2331	6			44	##	14.7	0.67	4.0	3.2		X	vhdl	2	TG68_fast	Y	yes	N	4G	4G	Y	16			2007	2012							TG68 - execute 68000 Code	for use with Minimig	
tg68k	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139">https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139</a>	stable	Tobias Gubener	68000	16	16	kintex-7-3	James Braker	2331	6			44	##	14.7	0.67	4.0	3.2		X	vhdl	2	TG68_fast	Y	yes	N	4G	4G	Y	16			2007	2012							TG68 - execute 68000 Code	for use with Minimig	
v1_coldfire	<a href="https://www.silicon.com">https://www.silicon.com</a>	proprietary	IPextreme	68000	16	16	cyclone-3	James Braker	5000	4			80	##	14.7	0.67	4.0	14.2		I	verilog	1	TG68doc	Y	yes	N	4G	4G	Y	16			2008								free for Altera	3500 LUTs on Stratix-II	
whitham_68k	<a href="https://www.iw">https://www.iw</a>	errors	Jack Whitham	68000	32	16	kintex-7-3	James Braker	186	6			476	##	14.7	0.67	4.0	281.6		X	vhdl	1	acc2	Y	yes	N	4K	4K	Y	16			2002	2003							university project, 68020 subset		
cf_ssp	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139">https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139</a>	stable	Tom Hawkins	?																																		confluence	free project, 68020 subset				
gcp	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139">https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139</a>	stable	Kevin Phillipson	68HC11	8	8	arria-2	James Braker	925 A	1			1	127	##	q13.1	0.33	4.0	11.3		I	vhdl	25	gator_upt	Y	yes	N	64K	64K	Y	16			2003	2011	<a href="https://www.mil">https://www.mil</a>	top level is schematic						
hc11core	<a href="http://www.gm">http://www.gm</a>	stable	Green Mountain Com	68HC11	8	8	kintex-7-3	James Braker	2190	6			127	##	14.7	0.33	4.0	4.8		X	vhdl	1	h1c11rt	Y	yes	N	64K	64K	Y	16			2000								6811 data sheets	restricted use license, with corrections	
system11	<a href="https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139">https://opencores.org/viewtopic.php?f=28&amp;t=34730p358139</a>	stable	John Kent, David Burn	68HC11	8	8	kintex-7-3	James Braker	1218	6			153	##	14.7	0.33	4.0	10.3		X	Y	vhdl	17	cpu11	Y	yes	N	64K	64K	Y	16			2003	2009	<a href="http://members.c">http://members.c</a>	known bugs & untested instructions						
legv8	<a href="https://github.com/simulation">https://github.com/simulation</a>	stable	Warren Seto	A64	64	32	kintex-7-3	James Braker	731	6			2	137	##	14.7	1.00	1.0	210.5		X	B	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10			2018	2019							coursework, limited ISA, 3 versions
legv8	<a href="https://github.com/simulation">https://github.com/simulation</a>	stable	Warren Seto	A64	64	32	kintex-7-3	James Braker	731	6			2	137	##	14.7	1.00	1.0	210.5		X	B	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10			2018	2019							coursework, limited ISA, 3 versions
legv8	<a href="https://github.com/simulation">https://github.com/simulation</a>	stable	Warren Seto	A64	64	32	kintex-7-3	James Braker	731	6			2	137	##	14.7	1.00	1.0	210.5		X	B	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10			2018	2019							coursework, limited ISA, 3 versions
legv8	<a href="https://github.com/simulation">https://github.com/simulation</a>	stable	Warren Seto	A64	64	32	kintex-7-3	James Braker	731	6			2	137	##	14.7	1.00	1.0	210.5		X	B	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10			2018	2019							coursework, limited ISA, 3 versions
legv8	<a href="https://github.com/simulation">https://github.com/simulation</a>	stable	Warren Seto	A64	64	32	kintex-7-3	James Braker	731	6			2	137	##	14.7	1.00	1.0	210.5		X	B	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10			2018	2019							coursework, limited ISA, 3 versions
legv8	<a href="https://github.com/simulation">https://github.com/simulation</a>	stable	Warren Seto	A64	64	32	kintex-7-3	James Braker	731	6			2	137	##	14.7	1.00	1.0	210.5		X	B	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10			2018	2019							coursework, limited ISA, 3 versions
legv8	<a href="https://github.com/simulation">https://github.com/simulation</a>	stable	Warren Seto	A64	64	32	kintex-7-3	James Braker	731	6			2	137	##	14.7	1.00	1.0	210.5		X	B	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10			2018	2019							coursework, limited ISA, 3 versions
legv8	<a href="https://github.com/simulation">https://github.com/simulation</a>	stable	Warren Seto	A64	64	32	kintex-7-3	James Braker	731	6			2	137	##	14.7	1.00	1.0	210.5		X	B	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10			2018	2019							coursework, limited ISA, 3 versions
legv8	<a href="https://github.com/simulation">https://github.com/simulation</a>	stable	Warren Seto	A64	64	32	kintex-7-3	James Braker	731	6			2	137	##	14.7	1.00	1.0	210.5		X	B	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10			2018	2019							coursework, limited ISA, 3 versions
legv8	<a href="https://github.com/simulation">https://github.com/simulation</a>	stable	Warren Seto	A64	64	32	kintex-7-3	James Braker	731	6			2	137	##	14.7	1.00	1.0	210.5		X	B	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10			2018	2019							coursework, limited ISA, 3 versions
legv8	<a href="https://github.com/simulation">https://github.com/simulation</a>	stable	Warren Seto	A64	64	32	kintex-7-3	James Braker	731	6			2	137	##	14.7	1.00	1.0	210.5		X	B	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10			2018	2019							coursework, limited ISA, 3 versions
legv8	<a href="https://github.com/simulation">https://github.com/simulation</a>	stable	Warren Seto	A64	64	32	kintex-7-3	James Braker	731	6			2	137	##	14.7	1.00	1.0	210.5		X	B	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10			2018	2019							coursework, limited ISA, 3 versions
legv8	<a href="https://github.com/simulation">https://github.com/simulation</a>	stable	Warren Seto	A64	64	32	kintex-7-3	James Braker	731	6			2	137	##	14.7	1.00	1.0	210.5		X	B	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10			2018	2019							coursework, limited ISA, 3 versions
legv8	<a href="https://github.com/simulation">https://github.com/simulation</a>	stable	Warren Seto	A64	64	32	kintex-7-3	James Braker	731	6			2	137	##	14.7	1.00	1.0	210.5		X	B	verilog	2	arm_cpu	Y	yes	N	4G	4G	Y	10			2018	2019							coursework, limited ISA, 3 versions
legv8	<a href="https://github.com/simulation">https://github.com/simulation</a>	stable	Warren Seto	A64	64	32	kintex-7-3	James Braker	731	6			2	137	##																												

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	repor ter	com ents	LUTs ALUT	LUTs LUT	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	start year	last revis	secondary web link	note worthy	comments			
parwan		stable	ZainalAbidin Navabi	accum	8	8	kintex-7-3	James Brakef	161	6				76	##	14.7	0.33	4.0	38.8	X	vhdl	2	parwan	Y	N	N	4K	4K	Y	43			1995	1997	2nd up in director	from VHDL: Analysis and Modeling of	AKA cpu8, both vhdl & verilog versions		
popcorn	<a href="http://www.fpg">http://www.fpg</a>	stable	Jeung Joon Lee	accum	8	8x	kintex-7-3	James Brakef	267	6				347	##	14.7	0.33	1.0	428.4	X	verilog	4	parwan	Y	N	N	64K	64K	Y	43			1998	2000		small 8 bit up			
prawn		errors	Tadatoshi Ishii	accum	8	8	spartan-6	James Brakef	missing files	6					##	14.7	0.33	3.0			vhdl	2	prawn	Y	yes	N	N	4K	4K	Y			1992			reduced version of parwan from VHDL: Analysis and Modeling of Digital Systems, 199			
pt13	<a href="http://www.sing">http://www.sing</a>	stable	Daniel Ogilvie	accum	8	8	kintex-7-3	James Brakef	301	6				357	##	14.7	0.33	3.0	130.5		vhdl	1	pt13	Y	asm	N	Y	64K	8K	Y	40	3	2011	2018	<a href="https://www.edn">https://www.edn</a>	PT13 is optimized to be completely e	micro-code & register updates, minimal ISA		
reflet	<a href="https://github.com/Arkae">https://github.com/Arkae</a>	untested	Maxime Bouillot	accum	8	8															verilog														original design	most ops between accumulator & register, risc			
risc_cpu	<a href="https://electron">https://electron</a>	untested		accum	8	8															vhdl																		
rft65002	<a href="https://opencor">https://opencor</a>	alpha	Robert Finch	accum	32	8	kintex-7-3	James Brakef	11216	6	4	6	123	##	v14.1	0.67	2.0	3.7	X	verilog	10	rft65002d	Y	N	N	4G	4G	Y	8	16			2013	2013	<a href="https://github.co">https://github.co</a>	32-bit 6502 + 6502 emulation	"proven"		
sap	<a href="https://opencor">https://opencor</a>	stable	Abmed Shahein	accum	8	8	kintex-7-3	James Brakef	195	6				200	##	14.7	0.10	4.0	104.2	X	vhdl	15	mp_struct	Y	N	N	16	16	Y	5			2012	2017	<a href="https://shirishko">https://shirishko</a>	Simple as Possible Computer from M	<a href="https://www.youtube.com/watch?v=prpyEfxz">https://www.youtube.com/watch?v=prpyEfxz</a>		
t180-cpu		stable	Leonard Brandwein	accum	16	8	kintex-7-3	James Brakef	709	6				83	##	14.7	0.67	3.0	26.2	X	vhdl	23	cpu	Y	N	N	64K	64K	Y	182			2016	2016	<a href="https://www.vtto">https://www.vtto</a>	8-bit with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller		
td4	<a href="https://github.c">https://github.c</a>	stable	cielo_ee	accum	8	8			102					200	##	14.7	0.20	1.0	392.2	X	verilog	5	td4_top	Y	N	N	16	16	Y			2012	2015		very small up				
tiny8	<a href="https://opencor">https://opencor</a>	ltera dsg	Ulrich Riedel	accum	8	8	aria-2	James Brakef	needs async RC	A					##	q18.0	0.33	3.0			ahdl						256	64K	Y		256		2002	2009		Altera megafuncions			
tinyfpga	<a href="https://github.c">https://github.c</a>	stable	Ken Jordan	accum	8	8	kintex-7-3	James Brakef	185	6				1	175	##	14.7	0.33	3.6	86.9	X	vhdl	12	system	N	N	16	16	Y	10			2017	2017		educational 8-bit with 4-bit addres	why use block RAM?		
tisc	<a href="https://github.c">https://github.c</a>	beta	Vincent Crabtree	accum	8	8	kintex-7-3	James Brakef	195	6				87	##	14.7	0.33	1.0	147.1	X	vhdl	1	TISC	N	N	256	1K	Y		2		2009	2009		Tiny Instruction Set Computer	minimal accumulator machine			
uos	<a href="https://opencor">https://opencor</a>	mature	Daniel Roggen	accum	8	16	kintex-7-3	James Brakef	441	6				270	##	14.7	0.33	3.0	67.4	X	vhdl	14	cpu	Y						3	4	2014	2017		UoS Educational Processor	inspired by x86 ISA			
up3	<a href="https://people.e">https://people.e</a>	stable	Bruce Land	accum																	verilog	1	de2_top	Y	N	N	512	512	Y	8			2011		<a href="http://www.gti.de">http://www.gti.de</a>	Cornell ECES76	basic core is scomp, used by up3 & de2_top'		
usimplez	<a href="https://opencor">https://opencor</a>	stable	Pablo Salvadeo et al	accum	12	12	stratix-2	Pablo Salvadeo	48	4	1		134	##	q9.1	0.17	2.0	237.9	I	vhdl	6	usimplez_cpu	Y	asm	N	N	512	512	Y	14			2017	2020	<a href="http://charleslab">http://charleslab</a>	part of university course, simplezH4	has an index register		
vhdl_cpu	<a href="https://github.com/CGras">https://github.com/CGras</a>	stable	Charles Grass	accum	8	16	spartan-3	Charl	203	4											vhdl	6	computer	Y	asm	N	N	512	512	Y			2017	2020	<a href="https://www.synops">https://www.synops</a>	educational, very simple	case statement program		
ARC	<a href="https://www.synops">https://www.synops</a>	beta	Synopsis	ARC	32	16	proprietary														proprietary			Y	yes	N	4G	4G	Y						2017	2017	<a href="https://www.synops">https://www.synops</a>	several families each with options	for ASIC use, FPGA versions avail
core arm	<a href="https://opencor">https://opencor</a>	beta	Konrad Eissle	ARM	32	16	kintex-7-3	James Brakef	5102	6				3	250	##	14.7	1.00	1.0	201.8	X	Y	vhdl	151	arm_proc	Y	yes	N	256M	256M	Y	16		2004	2009	<a href="https://civw.sourceforge">https://civw.sourceforge</a>	very large project with many unused	missing files found in sourceforge dir, very litt	
cortex_m3	<a href="http://www.clogor">http://www.clogor</a>	proprietary	Tobias Strauch	ARM	32	16															proprietary			Y	yes	N	256M	256M	Y	16		2013			cortex M3 data sh	claims to be mature			
cpu-arm	<a href="https://github.com/teech">https://github.com/teech</a>	untested	Ankit Solanki	ARM	32	32															vhdl	18	processor	Y	yes	Y	4G	4G	Y	80			2018			Design, implementation and simulati	probably course work		
nnarm	<a href="ftp://ftp.gwdg.de">ftp://ftp.gwdg.de</a>	untested	Sheng Shen	ARM	32	16																		Y	yes	Y	4G	4G	Y	80					2018		<a href="https://en.wikipedia.org/wiki/Amber_(processor_core)">https://en.wikipedia.org/wiki/Amber_(processor_core)</a>	mentioned at https://en.wikipedia.org/wiki/Amber_(processor_core), ran afoul of AI	dual issue, includes fltg-pt & MMU & caches
ARM Cortex A	<a href="https://develop">https://develop</a>	ASIC	ARM	ARM A53	64	32	asic	Xilinx	6000	A				1500			2.00	0.5	1000.0		asic			Y	yes	Y										<a href="https://en.wikiped">https://en.wikiped</a>	uses pro-rated LC area		
ARM Cortex A	<a href="https://develop">https://develop</a>	ASIC	ARM	ARM A9	32	16	aria-2	altera	4500	A				1050			2.50	1.0	583.3		asic			Y	yes	Y	4G	4G	Y	80	16	10	2012			<a href="https://en.wikiped">https://en.wikiped</a>	uses pro-rated LC area		
ARM Cortex A	<a href="http://www.arm.org">http://www.arm.org</a>	proprietary	ARM	ARM M1	32	16	virtex-5	ARM	65nm	1900	6			200			1.00	1.00	105.3	AIX	proprietary			Y	yes	N	4G	4G	Y	16	3	2007			<a href="https://en.wikiped">https://en.wikiped</a>	ARM Cortex M0, M1 & M3 avail for F	see xilinx Xcell64		
ARM Cortex A	<a href="https://www.arm.org">https://www.arm.org</a>	proprietary	ARM	ARM M1	32	16												1.00	1.0		X	encrypted			Y	yes	N	4G	4G	Y	16	3	2019			<a href="https://www.arm">https://www.arm</a>	free use on Xilinx Vivado, encrypted RTL	uses Digilent A7 or S7 board, AIX bus interf	
ARM Cortex A	<a href="https://develop">https://develop</a>	ASIC	ARM	ARM R5	32	16	asic	Xilinx		A				600				1.0			asic			Y	yes	Y	4G	4G	Y	80	16				<a href="https://en.wikiped">https://en.wikiped</a>	uses pro-rated LC area	real-time interrupt handling		
amber	<a href="https://opencor">https://opencor</a>	stable	Conor Santifort	ARM7	32	32	kintex-7-3	James Brakef	6409	6				2	82	##	14.7	0.75	1.0	9.6	ILX	verilog	25	a23_core	Y	yes	N	4G	4G	Y	80	16	3	2010	2017	<a href="https://en.wikiped">https://en.wikiped</a>	no MMU, shared cache	2048 LUTs used as single port RAM	
amber	<a href="https://opencor">https://opencor</a>	stable	Conor Santifort	ARM7	32	32	kintex-7-3	James Brakef	6103	6				18	127	##	v18.2	1.05	1.0	21.8	ILX	verilog	25	a25_core	Y	yes	N	4G	4G	Y	80	16	3	2010	2017	<a href="https://en.wikiped">https://en.wikiped</a>	no MMU		
amber	<a href="https://opencor">https://opencor</a>	stable	Conor Santifort	ARM7	32	32	<b>zu-2e</b>	James Brakef	3145	6				10	175	##	v20.1	0.75	1.0	41.8	ILX	verilog	25	a23_core	Y	yes	N	4G	4G	Y	80	16	3	2010	2017	<a href="https://en.wikiped">https://en.wikiped</a>	no MMU, shared cache		
amber	<a href="https://opencor">https://opencor</a>	stable	Conor Santifort	ARM7	32	32	<b>zu-2e</b>	James Brakef	5102	6				20	169	##	v20.1	1.05	1.0	34.7	ILX	verilog	25	a25_core	Y	yes	N	4G	4G	Y	80	16	5	2010	2017	<a href="https://en.wikiped">https://en.wikiped</a>	no MMU		
arm4mu	<a href="https://opencor">https://opencor</a>	stable	Joanathan Masur, Xav	ARM7	32	32	aria-2	James Brakef	1668	6	4	8	66	##	q13.1	0.75	1.0	29.5	I	vhdl	12	cpu	Y	yes	N	4G	4G	Y	80	16	5	2013	2014		university project	altera memory			
oks8	<a href="https://opencor">https://opencor</a>	alpha	Konrad Eissle	ARM7	32	32	kintex-7-3	James Brakef	bad coding pra	6							14.7	0.67	1.0		X	vhdl	8	oks8	Y	yes	N	64K	64K	Y			2006	2009		clone of K86C4204/C4208/P4208, SAM87Ri instruction set			
storm_core	<a href="https://opencor">https://opencor</a>	beta	Stephan Nolting	ARM7	32	32	kintex-7-3	James Brakef	2312	6	3			179	##	14.7	1.00	1.0	77.4	IX	vhdl	16	core	Y	yes	N	4G	4G	Y	32	8	2011	2014		Storm Core (ARM7 compatible)	I & D caches not compiled			
storm_soc	<a href="https://opencor">https://opencor</a>	beta	Stephan Nolting	ARM7	32	32	kintex-7-3	James Brakef	3514	6	3	4	159	##	14.7	1.00	1.0	45.2	X	Y	vhdl	40	storm_top	Y	yes	N	4G	4G	Y	32	8	2012	2015		STORM SoC	CACHE & no peripherals			
zap	<a href="https://opencor">https://opencor</a>	alpha	Revanth Kamaraj	ARM7	32	32	aria-2	James Brakef	10284	6	2	38	111	##	q18.0	1.00	1.0	10.8	X	verilog	37	zap_top	Y	yes	N	4G	4G	Y	16	2017	2018	ddi0100e_armv1	ARMv4T & Thumbv1	has cache & mmu					
zap	<a href="https://opencor">https://opencor</a>	alpha	Revanth Kamaraj	ARM7	32	32	kintex-7-3	James Brakef	7558	6	1	9	135	##	14.7	1.00	1.0	17.9	X	verilog	37	zap_top	Y	yes	N	4G	4G	Y	16	2017	2018	ddi0100e_armv1	ARMv4T & Thumbv1	has cache & mmu					
arm9-soft-cpu	<a href="https://github.com/riscit">https://github.com/riscit</a>	untested	Li Xinbing	ARM9	32	32															verilog	2	arm9_core	Y	yes	Y	4G	4G	Y			2020			ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz			
atmega8_pong	<a href="https://fr.wikiv">https://fr.wikiv</a>	stable	Juergen Sauermann	AVR	8	16	spartan-3-5	James Brakef	2767	4	1	10	53	##	14.7	0.33	1.0	6.3	X	Y	vhdl	37	avr_fpga	Y	yes	N	64K	64K	Y	17	4	2017	2017		several projects using avr core	uses Sauermann core			
atmega8_pong	<a href="https://fr.wikiv">https://fr.wikiv</a>	stable	Juergen Sauermann	AVR	8	16	spartan-3-5	James Brakef	2898	4	1	11	53	##	14.7	0.33	1.0	6.0	X	Y	vhdl	37	pacman	Y	yes	N	64K	64K	Y	17	4	2017	2017		several projects using avr core	uses Sauermann atmega16 core			
attiny_atmega	<a href="https://opencor">https://opencor</a>	beta	Gheorgiu Iulian	AVR	8	16											0.33	1.0			verilog			Y	yes	N	64K	128K	Y	72	32	2018	2019	<a href="https://git.morgoth">https://git.morgoth</a>	configurable AVR processor w/8 configurations				
avr_core	<a href="https://opencor">https://opencor</a>	stable	Ruslan Lepetenok	AVR	8	16	kintex-7-3	James Brakef	2135	6				127	##	14.7	0.33	1.0	19.7	X	verilog	15	avr_core	Y	yes	N	64K	128K	Y	72	32	2002	2017		VHDL core also				
avr_fpga	<a href="https://opencor">https://opencor</a>	stable	Juergen Sauermann	AVR	8	16	kintex-7-3	James Brakef	1606	6	1	6	120	##	14.7	0.33	1.0	24.7	X	Y	vhdl	20	cpu_core	Y	yes	N	64K	128K	Y	72	32	2009	2010		extended lecture on FPGA up design				



up_all	opencores	status	author	style / data	inst size	FPGA	report	com	LUTs	LUT7	mults	bik ram	F max	date	tool ver	MIPS	clk/inst	KIPS	ven	soc	src code	#src files	top file	doc	tool	flg	max dat	max inst	byte adrs	# net	adr	# reg	pip	start year	last revis	secondary web link	note worthy	comments
dspuav16	<a href="http://www.DTF">http://www.DTF</a>	stable	Santiago de Pablo	DSP	16	16	kintex-7-3	James Braker	332	6	1	317	##	14.7	0.67	1.0	640.7	X	verilog	10	dspuav16	asm	N	Y	256	4K	40	40	16	5	2001	2004	<a href="http://www.1-core.com">www.1-core.com</a>	16 bit data memory, 24 bit regs	broken web link			
oc54x	<a href="https://opencor">https://opencor</a>	beta	Richard Herveille	DSP	16	16	kintex-7-3	James Braker	2225	6	1	180	##	14.7	0.67	1.0	54.1	X	verilog	10	oc54_cpu	Y	yes	N	Y	64K	64K	Y	92	10	16	5	2002	2009		40-bit accumulator, barrel shifter	C54x clone	
ensilica	<a href="http://www.ensilica.com">http://www.ensilica.com</a>	proprietary	ensilica.com	eSi-1600	16	16	virtex-5	ensilica	1100	6		160		1.00	1.0	145.5	IX	verilog		eSi-1600	Y	yes		64K	64K	Y	92	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC			
ensilica	<a href="http://www.ensilica.com">http://www.ensilica.com</a>	proprietary	ensilica.com	eSi-1600	16	16	virtex-5	ensilica	1100	6		160		1.00	1.0	145.5	IX	verilog		eSi-1650	Y	yes		64K	64K	Y	92	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC			
ensilica	<a href="http://www.ensilica.com">http://www.ensilica.com</a>	proprietary	ensilica.com	eSi-3200	32	16	stratix-4	ensilica	1800	A		200		1.50	1.0	166.7	IX	verilog		eSi-3200	Y	yes		4G	4G	Y	104	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC			
8bit_chapman	<a href="http://www.8bit-chapman.com">http://www.8bit-chapman.com</a>	beta	Rob Chapman, Steven	forth	8	8	kintex-7-3	James Braker	176	6		131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	N	256	256	Y	24				1998	1998		course work				
8bit_chapman	<a href="http://www.8bit-chapman.com">http://www.8bit-chapman.com</a>	beta	Rob Chapman, Steven	forth	8	8	zu-2e	James Braker	122	6		305	##	v20.1	0.33	1.0	82.7	ILX	vhdl	10	stack_pro	Y	N	256	256	Y	24				1998	1998		course work				
b16	<a href="http://www.bernd-paysan.com">www.bernd-paysan.com</a>	beta	Bernd Paysan	forth	16	5	spartan-6-3	James Braker	554	6		134	##	14.7	0.67	1.0	161.7	IX	verilog	1	b16	Y	yes	N								2002	2011		two versions: one/15 source files, derived from c18			
bytemachine	<a href="https://github.com/copperdragon">https://github.com/copperdragon</a>	mature		forth	8	8	kintex-7-3	James Braker	319	6	1	250	##	14.7	0.33	2.0	129.3	IX	vhdl	7	bytemachine	N	N	N	4K	Y	30					2016	2017		it is Altera schematic	results are for 2016 bare core		
cd16	<a href="http://anycpu.com">http://anycpu.com</a>	stable	Brad Eckert	forth	16	16	spartan-3-3	James Braker	681	6		83	##	14.7	0.67	2.0	41.0	IX	B	vhdl	16	cd16	N	N	128K	8M						2003	2003		Spartan-3 block RAM	bare core		
cd16	<a href="http://anycpu.com">http://anycpu.com</a>	stable	Brad Eckert	forth	16	16	spartan-3-3	James Braker	618	4		7	31	##	14.7	0.67	2.0	16.9	IX	X	vhdl	16	cd16	N	N	128K	8M						2003	2003		Spartan-3 block RAM	includes stack RAMs & some inst RAM	
cfm	<a href="http://www.ccfiff.com">http://www.ccfiff.com</a>	stable	Cliff J. Biffle	forth	16	16	spartan-3-3	James Braker	618	4		7	31	##	14.7	0.67	2.0	16.9	IX	X	vhdl	16	cd16	N	N	128K	8M						2003	2003		forth-inspired processor targeting the	alu inst is ucoded, some missing ops	
cpu16	<a href="http://www.ultilab.com">http://www.ultilab.com</a>	stable	C.H. Ting	forth	16	5	kintex-7-3	James Braker	347	6		364	##	14.7	0.67	1.0	702.1	X	vhdl	1	cpu16	N	N	64K	64K	N	28				2000	2000		P16 in VHDL	CPU24.vhd with width=16			
dataflow_chap	<a href="https://opencor">https://opencor</a>	alpha	Rob Chapman, Steven	forth	16	16	kintex-7-3	James Braker	297	6		192	##	14.7	0.33	1.0	213.2	X	vhdl	25	DataFlowV	Y	N	256	256	Y	32				2003	2009		8-bit, generates a custom VHDL stack machine, compiler is in Forth	5-bit instructions			
dfr	<a href="https://github.com">https://github.com</a>	stable	Rob Chapman	forth	8	8	kintex-7-3	James Braker	837	6		254	##	14.7	0.67	1.0	203.6	X	vhdl	5	ep16.vhd	Y	yes	N	N	32K	32K	N	32				2003	2012		initialized Lattice memory blocks	removing stack clear: 503 LUT6 & 143MHz	
ep16	<a href="https://github.com">https://github.com</a>	beta	C.H. Ting	forth	16	5	kintex-7-3	James Braker	837	6		254	##	14.7	0.67	1.0	203.6	X	vhdl	5	ep16.vhd	Y	yes	N	N	32K	32K	N	32				2005	2012		room for 37 additional op-codes		
ep24	<a href="https://www.angpropietary.com">https://www.angpropietary.com</a>	stable	C.H. Ting	forth	32	6	kintex-7-3	James Braker	1020	6	3	167	##	14.7	0.83	1.0	135.6	X	vhdl	1	ep24	Y	asm	N	N	4K	27				2007	2018		kindle book & RTL available: EP32 RIS	RTL: 525 from C.H. Ting			
ep32	<a href="http://forth.org">http://forth.org</a>	mature	C.H. Ting	forth	32	5	XP2	C.H. Ting	3368	4						1.00	1.0			proprietary	vhdl	7	ep32	Y	forth	N						2007	2018		has eForth binary & source	now free		
eric5	<a href="http://www.eric5.com">http://www.eric5.com</a>	proprietary	Thomas Entner	forth	9	8	cyclone-4-e	entner-electr	110	4	opt	180		0.42	1.0	229.1	I		proprietary	proprietary	proprietary	proprietary	proprietary	Y	yes						3-4		2005	2011		AKA G144A12: 12x12 array	family of parallel processors	
f18a	<a href="http://www.eric5.com">http://www.eric5.com</a>	asic	Chuck Moore	forth																																		
f21	<a href="http://www.ultilab.com">http://www.ultilab.com</a>	asic	Jeff Fox	forth	21	5																																
fc16	<a href="http://www.ultilab.com">http://www.ultilab.com</a>	paper	Richard Haskell	forth	16	5																																
forth_cpu	<a href="https://anycpu.com">https://anycpu.com</a>	untested	Richard Howe	forth	16	16																																
forth_k532	<a href="https://github.com">https://github.com</a>	stable	Tarasov Ilya	forth	32	6	kintex-7-3	James Braker	1719	6	4	172	##	14.7	1.00	1.0	100.3	X	vhdl	1	k532	N	N	Y	1K	16K												
forth_cpu/h2	<a href="https://github.com">https://github.com</a>	stable	Richard Howe	forth	16	16	kintex-7-3	James Braker	1858	6	9	149	##	14.7	0.67	1.0	53.8	X	Y	vhdl	11	top		N	Y	64K	64K	25										
ignite_ptsc	<a href="https://github.com">https://github.com</a>	asic	George Shaw	forth	32	8																																
J1	<a href="http://www.excamera.com">www.excamera.com</a>	stable	James Bowman	forth	16	16	kintex-7-3	James Braker	335	6	1	180	##	14.7	0.80	1.0	431.0	X	vhdl	1	J1	Y	forth	N	64K	64K	20											
J1	<a href="http://www.excamera.com">www.excamera.com</a>	stable	James Bowman	forth	16	16	zu-2e	James Braker	253	6	1	136	##	v20.1	0.80	1.0	106.1	X	vhdl	1	J1	Y	forth	N	64K	64K	20											
J1a	<a href="http://www.excamera.com">www.excamera.com</a>	stable	James Bowman	forth	16	16	kintex-7-3	James Braker	335	6	1	180	##	14.7	0.80	1.0	431.0	X	vhdl	1	J1	Y	forth	N	64K	64K	20											
J1a32	<a href="http://www.excamera.com">www.excamera.com</a>	stable	James Bowman	forth	32	16	kintex-7-3	James Braker	598	6		358	##	14.7	1.00	1.0	384.4	X	verilog	3	J1	Y	forth	N	64K	64K	20											
J1b	<a href="http://www.excamera.com">www.excamera.com</a>	stable	James Bowman	forth	32	16	kintex-7-3	James Braker	2612	6		302	##	14.7	1.00	1.0	115.5	X	verilog	3	J1	Y	forth	N	64K	64K	20											
J1b 16	<a href="http://www.excamera.com">www.excamera.com</a>	stable	James Bowman	forth	32	16	kintex-7-3	James Braker	1588	6		355	##	14.7	1.00	1.0	223.4	X	verilog	3	J1	Y	forth	N	64K	64K	20											
J1sc	<a href="https://github.com">https://github.com</a>	scala	Steffen Reith	forth	32	16																																
J1vh	<a href="https://github.com/flamir">https://github.com/flamir</a>	stable	Theo Hussey	forth	32	16																																
jp	<a href="https://opencor">https://opencor</a>	stable	Martin Schoeberl et al	forth	16	16	cyclone-1	Martin Schoe	2000	4		100		q10.0	0.67	1.0	33.5	I	vhdl	11	core	Y	yes	N	256K	256K												
kernel-2	<a href="http://mclforth.net/">http://mclforth.net/</a>	stable	Klaus Kohl-Schoepe	forth	16	16																																
microcore110	<a href="http://www.pld">http://www.pld</a>	beta	Samuel Falvo II	forth	16	16	kintex-7-3	James Braker	399	6	1	174	##	14.7	0.60	2.0	147.2	X	Y	verilog	11	K1	Y	forth	N	64K	64K	24										
microcore120	<a href="http://www.pld">http://www.pld</a>	beta	Klaus Schlesiess	forth	16	8	kintex-7-3	James Braker	1101	6		168	##	14.7	0.67	2.0	51.1	X	vhdl	17	ucore	Y	asm	N	Y	4K	4K											
ms16	<a href="https://github.com">https://github.com</a>	stable	Philip Leong, Tsang, Le	forth	16	4	kintex-7-3	James Braker	303	6		256	##	14.7	0.67	1.0	566.4	X	vhdl	13	cpu	Y	asm	N	Y	4K	256	16										
myforthprocs	<a href="https://opencor">https://opencor</a>	stable	Gerhard Hohner	forth	32	8	SP-kintex-7	James Braker	2959	6	6	223	##	14.7	1.00	1.0	75.3	X	vhdl	58	mcpu	Y	yes	N	64M	64M	96											
nc4016	<a href="https://en.wikic">https://en.wikic</a>	stable	Chuck Moore	forth	16																																	
nige_machine	<a href="https://github.com">https://github.com</a>	stable	Andrew Read	forth	32	8	kintex-7-3	James Braker	5033	6	8	33	123	##	14.7	1.00	1.0	24.5	X	vhdl	29	Board	Y	yes	N	16M	16M	512										
nybbleForth	<a href="https://github.com">https://github.com</a>	errors	Lars Brinkhoff	forth	16	4	kintex-7-3	James Braker	1011	6		417	##	14.7	0.67	1.0																						
p16	<a href="http://www.ultratechnol">http://www.ultratechnol</a>	stable	Don Golding	forth	16	5	kintex-7-3	James Braker	367	6		355	##	14.7	0.67	1.0	648.1	X	vhdl	1	p16	Y	asm	N	64K	64K	28											
p16b	<a href="https://github.com">https://github.com</a>	beta	C. H. Ting	forth	16	5	spartan-3-	James Braker	1175	4	16	51	##	14.7	0.83	1.0	36.0	X	vhdl	1	p24c	Y	asm	N	2K	2K	28											
p24e	<a href="http://www.mp">http://www.mp</a>	beta	C. H. Ting	forth	24	6	spartan-3-	James Braker	1175	4	16	51	##	14.7	0.83	1.0	36.0	X	vhdl	1	p24c	Y	asm	N	2K	2K	28											
rx2000	<a href="https://github.com">https://github.com</a>	stable	Samuel Falvo II	forth	16	4	kintex-7-3	James Braker	514	6		476	##	14.7	0.67	1.0	620.7	X	B	verilog	4	s16x4a	Y	N	64K	64K	Y	12										
s16x4a	<a href="https://github.com">https</a>																																					

[illegible]

#	chip	opencores or primary link	status	author	style / clone	date size	inst size	FPGA	reporter	com	LUTs ALUT	LUTs LUT7	muls mult	bik ram	F max	date date	tool ver	MIPS inst	clks inst	KIPS LUTs	ven soc	src code	#src files	top file	tool doc	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pip loc	start year	last rev	secondary web link	note worthy	comments			
pic_coonan			alpha	Tom Coonan	PIC16	8	14	kintex-7-3	James Brakef		328	6		1	165	##	14.7	0.33	1.0	166.1	X	verilog	7	piccpu	Y	yes	N	Y	256	4K	Y				1999			riscB by Tom Coonan also a PIC uP			
pic-16c5x	<a href="https://tams-wy.com/pic-16c5x">https://tams-wy.com/pic-16c5x</a>	errors	beta	Ernesto Romani	PIC16	8	12	kintex-7-3	James2 lib library prot						##	14.7	0.33	2.0			vhdl	16	pic_core	Y	yes	N	Y	256	4K	Y				1998	2002		as part of thesis?				
ppx16	<a href="https://openoc.org/projects/ppx16">https://openoc.org/projects/ppx16</a>	stable	beta	Daniel Wallner	PIC16	8	14	kintex-7-3	James missin		409	6			238	##	14.7	0.33	1.0	192.1	X	vhdl	10	P16C55	Y	yes	N	Y	256	4K	Y				2002	2009		both 16C55 & 16F84 with fake instruction ROM			
recore54		stable	beta	Hans Tiggleger	PIC16	8	14	kintex-7-3	James Cannot find cr		6					##	14.7	0.33	1.0			vhdl	20	rcore54_s	Y	yes	N	Y	256	4K	Y				1999			not available at ht-lab website <a href="http://www.ht-lab.com">www.ht-lab.com</a>			
risc16f84	<a href="https://openoc.org/projects/risc16f84">https://openoc.org/projects/risc16f84</a>	stable	beta	John Clayton	PIC16	8	14	kintex-7-3	James Brakef		375	6			392	##	14.7	0.33	2.0	172.5	IX	verilog	1	risc16f84	Y	yes	N	Y	256	4K	Y				2002	2018		derived from CQPIC by Sumio Morioke other variants with RTL			
risc5x	<a href="https://openoc.org/projects/risc5x">https://openoc.org/projects/risc5x</a>	stable	beta	MikeJ	PIC16	8	14	kintex-7-3	James RLOC constrain		6					##	14.7	0.33	1.0			vhdl	15	cru	Y	yes	N	Y	256	4K	Y				2002	2011		makes extensive use of xilinx primitives			
risc8	<a href="https://web.archive.org/web/20190909080000/http://www.openoc.org/projects/risc8">https://web.archive.org/web/20190909080000/http://www.openoc.org/projects/risc8</a>	stable	beta	Tom Coonan	PIC16	8	12	kintex-7-3	James Brakef		355	6			154	##	14.7	0.33	2.0	71.5	X	verilog	8	cpu	Y	yes	N	Y	256	2K	Y				1999	1999	<a href="https://github.com/tcoonan/risc8">https://github.com/tcoonan/risc8</a>	excellent HTML doc directory contains derivative design by another			
ae18	<a href="https://openoc.org/projects/ae18">https://openoc.org/projects/ae18</a>	stable	beta	Shawn Tan	PIC18	8	16	aria-2	James Brakef		1084	A	1	207	##	q13.1	0.33	1.0	63.1	ILX	verilog	1	aE18core	Y	yes	N	Y	4K	1M	Y				2003	2009	<a href="https://hackaday.io/project/1000-compatib">https://hackaday.io/project/1000-compatib</a>	not 100% compatible negative edge reset "clock"				
mcip_open	<a href="https://openoc.org/projects/mcip_open">https://openoc.org/projects/mcip_open</a>	stable	beta	Mezzah Ibrahim	PIC18	16	24	kintex-7-3	James Brakef		110	6		1	200	##	14.7	0.67	1.0	152.1	X	vhdl	23	MCIOpen	Y	yes	N	Y	4K	1M	Y				2014	2015		light version of PIC18			
copyblaze	<a href="https://openoc.org/projects/copyblaze">https://openoc.org/projects/copyblaze</a>	stable	beta	Abdallah Elibrhami	picoblaze	8	18	kintex-7-3	James missin		622	6			217	##	14.7	0.33	2.0	57.5	IX	vhdl	16	cp_copyblz	Y	asm	N	256	2K	Y				2011	2016		wishbone extras				
nanoblaze	<a href="https://openoc.org/projects/nanoblaze">https://openoc.org/projects/nanoblaze</a>	stable	beta	Francois Cortthy	picoblaze	8	18	kintex-7-3	James Brakef		247	6		1	169	##	14.7	0.33	2.0	113.2	X	vhdl	12	nanoblaze	Y	asm	N	256	2K	Y				2015	2015		nanoBlaze compatible, adjustable data width				
nanoblaze	<a href="https://openoc.org/projects/nanoblaze">https://openoc.org/projects/nanoblaze</a>	stable	beta	Francois Cortthy	picoblaze	8	18	kintex-7-3	James punctuation		6					##	14.7	0.33	2.0		X	vhdl	12	nanoblaze	Y	asm	N	256	2K	Y				2015	2015		nanoBlaze compatible, adjustable data width				
pacoblaze	<a href="http://www.bleyer.org/pacoblaze/">www.bleyer.org/pacoblaze/</a>	mature	beta	Pablo Kocic	picoblaze	8	18	spartan-3	Pablo Kocic		177	A	1	117	##	14.7	0.33	2.0	109.1	X	verilog	18	pacoblaze	Y	asm	N	256	2K	Y	57			2	2006			3 versions, behavioral coding				
paublaze	<a href="https://github.com/paublaze/paublaze">https://github.com/paublaze/paublaze</a>	mature	beta	Paul Genssler	picoblaze	8	18									##	14.7	0.33	2.0		X	vhdl	7	paublaze	Y	asm	N	256	2K	Y				2015	2019		course project, slower more LUTs than original	claims easier to modify and extend			
paublaze	<a href="https://www.xilinx.com/zh/hq/press-releases/2019/09/09/2019-09-09-paublaze.html">https://www.xilinx.com/zh/hq/press-releases/2019/09/09/2019-09-09-paublaze.html</a>	stable	beta	Ken Chapman	picoblaze	8	18	kintex-7-3	James Brakef		317	6		2	195	##	14.7	0.33	2.0	101.6	X	vhdl	19	kc705_kc7	Y	asm	N	256	2K	Y				2003	2019	<a href="https://en.wikipedia.org/wiki/PIC18045">https://en.wikipedia.org/wiki/PIC18045</a>	2 clocks/inst this is the original picoblaze author				
picoblaze	<a href="https://www.xilinx.com/zh/hq/press-releases/2019/09/09/2019-09-09-paublaze.html">https://www.xilinx.com/zh/hq/press-releases/2019/09/09/2019-09-09-paublaze.html</a>	stable	beta	Ken Chapman	picoblaze	8	18	kintex-7-3	James Brakef		110	6		2	217	##	14.7	0.33	2.0	325.5	X	vhdl	1	kcpm3	Y	asm	N	256	2K	Y				2003	2019	<a href="https://en.wikipedia.org/wiki/PIC18045">https://en.wikipedia.org/wiki/PIC18045</a>	2 clocks/inst, no prog ROM this is the original picoblaze author				
picoblaze	<a href="https://www.xilinx.com/zh/hq/press-releases/2019/09/09/2019-09-09-paublaze.html">https://www.xilinx.com/zh/hq/press-releases/2019/09/09/2019-09-09-paublaze.html</a>	stable	beta	Ken Chapman	picoblaze	8	18	spartan-3-4	James Brakef		178	A		1	182	##	14.7	0.33	2.0	168.9	X	vhdl	1	kcpm3	Y	asm	N	256	2K	Y				2003	2019	<a href="https://en.wikipedia.org/wiki/PIC18045">https://en.wikipedia.org/wiki/PIC18045</a>	2 clocks/inst, no prog ROM this is the original picoblaze author				
riscuva1	<a href="https://www.scs.stg.brown.edu/research/projects/riscuva/">https://www.scs.stg.brown.edu/research/projects/riscuva/</a>	stable	beta	S. de Pablo	picoblaze	8	14	kintex-7-3	James Brakef		109	6			370	##	14.7	0.33	2.0	560.7	X	verilog	1	riscuva1_pme	Y	asm	N	Y	256	1K	Y	35			2006	2006	<a href="https://github.com/riscuva/riscuva1">https://github.com/riscuva/riscuva1</a>	Verilog source added in PDF file also VHDL version by Bikash Gogoi with identica			
wb4b	<a href="https://www.scs.stg.brown.edu/research/projects/riscuva/">https://www.scs.stg.brown.edu/research/projects/riscuva/</a>	stable	beta	Stefan Fischer	picoblaze	13	13	kintex-7-3	James incomplete		6				##	14.7	0.33	3.0			Y	vhdl or	14	picoblaze	Y	wb_uart	Y	asm	N	Y	1K	1K	N	13	128	2007	2007	<a href="https://www.cdn-dns.com/riscuva1">https://www.cdn-dns.com/riscuva1</a>	software add-on for picoblazeSoftware	ported to kcpm3	
wb4b	<a href="https://www.scs.stg.brown.edu/research/projects/riscuva/">https://www.scs.stg.brown.edu/research/projects/riscuva/</a>	stable	beta	Stefan Fischer	picoblaze	13	13	spartan-3	Stefan Fische		309	A		1	102	##	14.7	0.33	3.0	36.2	X	Y	vhdl or	14	picoblaze	Y	wb_uart	Y	asm	N	Y	1K	1K	N	13	128	2007	2007	<a href="https://www.cdn-dns.com/riscuva1">https://www.cdn-dns.com/riscuva1</a>	software add-on for picoblazeSoftware	kcpm3 only works for Spartan 3
microwatt	<a href="https://github.com/openocorg/microwatt">https://github.com/openocorg/microwatt</a>	untested	beta	Anton Blanchard	PPC	32	32	vu3p-2								##	14.7	0.33	3.0		X	vhdl	37	toplevel	Y	yes	Y	4G	4G	Y				2019	2020	<a href="https://openoc.org/projects/microwatt">https://openoc.org/projects/microwatt</a>	open source PPC from IBM	supports microPython, beta stage			
power_a2	<a href="https://github.com/openocorg/power_a2">https://github.com/openocorg/power_a2</a>	untested	beta	IBM (open PPC)	PPC	64	32	vu3p-2	TCL files							##	14.7	0.33	3.0		X	vhdl	285	toplevel	Y	yes	Y	16G	16G	Y				2019	2020	<a href="https://openoc.org/projects/microwatt">https://openoc.org/projects/microwatt</a>	open source PPC from IBM	kcpm3 only works for Spartan 3			
Lutiac		custom	beta	David Galloway, David	reg	16	NA	stratix-4	David Galloway		140	A	4	198	##	0.67	1.0		947.6	I	vhdl	1	verilog	7	de0_nano	Y	yes	Y	64K	16M	Y	64	64	32	3	2010	2010	Talks at Un. Toron	synthesis maps PC into code	this is the original picoblaze author	
octavo	<a href="http://fpgacpu.com/octavo">http://fpgacpu.com/octavo</a>	beta	beta	Charles LaForest	reg	16	16	stratix-4	Charles LaFor		500	A	1	550	##	0.67	1.0		737.0	I	verilog	18	Octavo	Y	asm	N	Y	16M	16M	N	14	12	10	2012	2019	<a href="https://github.com/octavo/octavo">https://github.com/octavo/octavo</a>	8 core barrel, adjustable data width	no inst mem: small state machine, ~200 inst/			
24bit up	<a href="https://github.com/octavo/octavo">https://github.com/octavo/octavo</a>	alpha	beta	Harshal Mittal	RISC	24	24	zu-2e	James Lafor		3453	6	1	187	##	v20.1	0.80	1.0	43.2	X	verilog	17	processor	Y	asm	N	Y	16M	16M	N	17	32	2019	2019	<a href="https://github.com/octavo/octavo">https://github.com/octavo/octavo</a>	basic 24-bit RISC, course work	Big diff count, multiple writes to register file				
8bit piped pr	<a href="https://openoc.org/projects/8bit_piped_pr">https://openoc.org/projects/8bit_piped_pr</a>	stable	beta	Maheeh Sukhdeo Palvi	RISC	8	16	kintex-7-3	James swap		1049	6		1	370	##	14.7	0.33	1.0	116.4	X	verilog	28	top	Y	asm	N	Y	20	16				2013	2017	<a href="https://github.com/octavo/octavo">https://github.com/octavo/octavo</a>	uses Perl as assembler	use Perl to generate ROM file			
8bit piped pr	<a href="https://openoc.org/projects/8bit_piped_pr">https://openoc.org/projects/8bit_piped_pr</a>	stable	beta	Maheeh Sukhdeo Palvi	RISC	8	16	zu-2e	James a.o		1227	6		1	410	##	v20.1	0.33	1.0	110.2	X	verilog	28	top	Y	asm	N	Y	20	16				2013	2017	<a href="https://github.com/octavo/octavo">https://github.com/octavo/octavo</a>	uses Perl as assembler	use Perl to generate ROM file			
a_tiny up	<a href="https://www.quora.com/a_tiny-up">https://www.quora.com/a_tiny-up</a>	stable	beta	Simon Moore, Frankie	RISC	32	32	aria-5	James tiny LU		35	A			##	14.80	0.67	1.0			system v	1	TinyComp	Y	asm	N	Y	1K	1K	N	13	128	2007	2011	<a href="https://www.cdn-dns.com/riscuva1">https://www.cdn-dns.com/riscuva1</a>	from Thacker's version, Un Cambridge course					
a_tiny up	<a href="https://www.quora.com/a_tiny-up">https://www.quora.com/a_tiny-up</a>	stable	beta	Simon Moore, Frankie	RISC	32	32	aria-5	James no output reg		A				##	14.80	0.67	1.0			system v	1	TinyComp	Y	asm	N	Y	1K	1K	N	13	128	2007	2007	<a href="https://www.cdn-dns.com/riscuva1">https://www.cdn-dns.com/riscuva1</a>	from Thacker's version, Un Cambridge course	104 lines of Verilog, Thacker (wikipedia) deceased				
a2z	<a href="https://hackaday.io/project/1000-compatib">https://hackaday.io/project/1000-compatib</a>	stable	beta	Chuck Thacker	RISC	16	24	cyclone-4	James Brakef		1524	A	1	12	62	##	14.70	0.67	1.0	27.4	I	verilog	1	top_a2z	Y	asm	N	Y	1K	1K	N	13	128	2007	2007	<a href="https://www.cdn-dns.com/riscuva1">https://www.cdn-dns.com/riscuva1</a>	104 lines of Verilog, Thacker (wikipedia) deceased				
a2z	<a href="https://hackaday.io/project/1000-compatib">https://hackaday.io/project/1000-compatib</a>	stable	beta	Chuck Thacker	RISC	16	24	kintex-7-3	James Brakef		1524	A	1	12	62	##	14.70	0.67	1.0	27.4	I	verilog	1	top_a2z	Y	asm	N	Y	1K	1K	N	13	128	2007	2007	<a href="https://www.cdn-dns.com/riscuva1">https://www.cdn-dns.com/riscuva1</a>	104 lines of Verilog, Thacker (wikipedia) deceased				
a2z	<a href="https://hackaday.io/project/1000-compatib">https://hackaday.io/project/1000-compatib</a>	stable	beta	Chuck Thacker	RISC	16	24	zu-2e	James a.o		6				##	v20.1	0.67	1.0			I	verilog	1	top_a2z	Y	asm	N	Y	1K	1K	N	13	128	2007	2007	<a href="https://www.cdn-dns.com/riscuva1">https://www.cdn-dns.com/riscuva1</a>	104 lines of Verilog, Thacker (wikipedia) deceased				
aap	<a href="https://github.com/aap/aap">https://github.com/aap/aap</a>	stable	beta	Simon Cook	RISC	16	24	aria-2	James Brakef		7193	A		393	##	14.80	0.67	1.0	36.6	I	verilog	7	de0_nano	Y	yes	Y	64K	16M	Y	64	64	32	3	2010	2016	<a href="http://www.embe.com/aap/">http://www.embe.com/aap/</a>	includes Altera project	4 to 64 reg, 24-bit pc, no status reg			
aizup/aizup.m	<a href="https://github.com/aizup/aizup.m">https://github.com/aizup/aizup.m</a>	stable	beta	Simon Cook	RISC	16	24	cyclone-4	James Brakef		10630	A		306	##	14.80	0.67	1.0	19.3	I	verilog	7	de0_nano	Y	yes	Y	64K	16M	Y	64	64	32	3	2010	2016	<a href="http://www.embe.com/aap/">http://www.embe.com/aap/</a>	includes Altera project	4 to 64 reg, 24-bit pc, no status reg			
aizup/aizup.m	<a href="https://github.com/aizup/aizup.m">https://github.com/aizup/aizup.m</a>	stable	beta	Simon Cook	RISC	16	24	aria-2	James Brakef		121	A		398	##	14.80	0.67	1.0	205.4	IX	vhdl	1	cpu	Y	asm	N	Y	64K	64K	Y	16	4	1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst				
aizup/aizup.m	<a href="https://github.com/aizup/aizup.m">https://github.com/aizup/aizup.m</a>	stable	beta	Simon Cook	RISC	16	24	kintex-7-3	James Brakef		138	6		318	##	14.7	0.17	3.0	128.3	IX	vhdl	1	cpu	Y	asm	N	Y	64K	64K	Y	16	4	1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst				
aizup/aizup.m	<a href="https://github.com/aizup/aizup.m">https://github.com/aizup/aizup.m</a>	stable	beta	Simon Cook	RISC	16	24	kintex-7-3	James Brakef		198	6		375	##	14.7	0.17	3.0	157.9	IX	vhdl	1	cpu	Y	asm	N	Y	64K	64K	Y	16	4	1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst				
aizup/aizup.m	<a href="https://github.com/aizup/aizup.m">https://github.com/aizup/aizup.m</a>	stable	beta	Simon Cook	RISC	16																																			



_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	reporter	com ents	LUTs ALUT	LUTs ULUT	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	top code	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pp e loc	start year	last revis	secondary web link	note worthy	comments
fpaga4_mips16	<a href="https://www.fpga.computer">https://www.fpga.computer</a>	stable	Van Loi Le	RISC	16	16	kintex-7-3	James Brakef	352	6				213	##	14.7	0.67	1.0	405.0	X			8	mips_vhdl		N	65K	65K		8	8	8	2017	2017		educational, no block RAM inferred	actual prog sz=16, actual data mem sz=256	
fpaga4computer	<a href="https://github.com/16-bit">https://github.com/16-bit</a>	errors	Milan Vidakovic	RISC	16	16	aria-2	James Brakef	16	6					##	14.8	0.67	4.0				10	computer_Y	asm	N	64K	64K	Y	25	8	8	2018	2018	<a href="https://mvidakovi">https://mvidakovi</a>	16-bit CPU, 64KB, UART (115200 bps), and VGA			
fpaga4computer	<a href="https://github.com/16-bit">https://github.com/16-bit</a>	errors	Milan Vidakovic	RISC	16	16	kintex-7-3	James Brakef	16	6					##	14.7	0.67	4.0				10	computer_Y	asm	N	64K	64K	Y	25	8	8	2018	2018	<a href="https://mvidakovi">https://mvidakovi</a>	16-bit CPU, 64KB, UART (115200 bps), and VGA			
ft64	<a href="https://github.com/digitaldesign">https://github.com/digitaldesign</a>	stable	Robert Finch	RISC	64	32		alpha															6	FT64v3b_Y	yes	N	16K	16K	Y		8	2018	2018	<a href="https://www.ama">https://www.ama</a>	4th attempt at 64-bit core (raptor64, amazon Kindle book, L1 & L2 icaches & L1 dac			
gumnut	<a href="https://github.com/omarehadeday">https://github.com/omarehadeday</a>	stable	Peter Ashenden	RISC	8	18	kintex-7-3	James Brakef	388	6				259	##	14.7	0.33	1.0	220.7	IX			6	gumnut-r_Y	asm	N	Y	256	4K	Y		8	2007	2007		see Digital Design: An Embedded Systems Approach Using VHDL	many source files	
harvard_arch	<a href="https://github.com/omarehadeday">https://github.com/omarehadeday</a>	stable	omarehadeday	RISC	32	32		beta															135	harvard_proasm	N	Y			Y			2008	2010		hybrid scalar & vector processor			
hivocovc	<a href="https://opencores.org/revallidnrx">https://opencores.org/revallidnrx</a>	stable	Harald Manske, Gund	RISC	32	32	kintex-7-3	James Brakef	871	6				152	##	14.7	0.67	1.0	116.6	X			20	cpu_Y	asm	N	64K	64K			16	2005	2015					
hps-16	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Umar Siddiqui	RISC	16	16		alpha															20	cpu_Y	asm	N	64K	64K			16	2020	2020	<a href="https://hackaday.io/project/174049-ice-cpu-mk-ii">https://hackaday.io/project/174049-ice-cpu-mk-ii</a>	variant of fpga4student			
ice_mik2	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Mario Hoffmann	RISC	16	16		alpha															22	cpu_top_Y	yes	N	Y	64K	64K	N	24	32	9	2011	2016	The IDEA DSP Block	uses DSP slice in barrel mode for ALU	from GitHub, req'd NOPs lower actual results
idea	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Hui Yan Cheah et al	RISC	16	32	virtex-6	Liu Ch	321	6	1	2	405			13.2	0.67	1.0	845.3	X			17	itlb_proc	Y	N	Y	64K	64K	N	24	32	9	2011	2016		course project for EE224 @EE.ITB, f	very little doc, sizeable state machine
itlb-proc	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Preetam Pinnada	RISC	16	16		alpha															17	itlb_proc	Y	N	Y	64K	64K	N	24	32	9	2011	2016			
jam	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Johan Thelin et al	RISC	32	32	kintex-7-3	James Brakef	1369	6				143	##	14.7	1.00	1.0	104.2	X			17	cpu_Y	Y	N	Y	128K	128K			32	5	2002	2014		serial multiply & divide	
jam	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Johan Thelin et al	RISC	32	32	kintex-7-3	James Brakef	1396	6				159	##	14.7	1.00	1.0	113.7	X			17	cpu_Y	Y	N	Y	128K	128K			32	5	2002	2014		serial multiply & divide	
janne_nn	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Suresh Devanathan	RISC	4	8	kintex-7-3	James Brakef	723	6				178	##	14.7	0.33	1.0	81.4	X			17	Processor_Y	Y	N	Y	128K	128K			27	16	2002	2002		neural network microprocessor, specialized registers	
jca	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	John Cronin	RISC	8	32	kintex-7-3	James Brakef	3287	6	3	3	157			14.7	0.33	1.0	15.8	IX	Y		17	soc	Y	N	Y	256	256	Y	16	4	2020	2020		has VGA controller, plays Pong	altera memories	
jimmy	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Eduardo Corpeño	RISC	8	8		alpha															9	jimmy_Y	asm	N	Y	256	256	Y	16	4	2020	2020		educational, 4 regs, 8-bit adr spaces	vendor neutral source code	
ipu16	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Joskan Alvarado	RISC	16	26	kintex-7-3	James Brakef	16	6						14.7	0.67	1.0					9	IPU16_Y	asm	N	Y	64K	64K			16	2012	2012		32 deep call stack, 8 addressing modes		
krc-risc	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Kiran & Aluru	RISC	32	32		alpha																										2018	2020		only two register fields + shift amount	
klc32	<a href="https://opencores.org/revallidnrx">https://opencores.org/revallidnrx</a>	planning	Robert Finch	RISC	32	32	kintex-7-3	James Brakef	3790	6	4	1	200	##	14.7	1.00	4.0	13.2	X				25	KL32_Y	Y	N	Y	4G	4G	Y		32	2011	2012	<a href="https://github.com/alpha">https://github.com/alpha</a>	single ported block RAM register file	heavy use of includes	
kpu	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Andrea Corallo	RISC	32	32	kintex-7-3	James Brakef	6178	6	3	19		##	14.7	1.00	1.0	3.0	X	Y			19	kpu_Y	yes	N	Y	4G	4G			32	2016	2018	<a href="http://andrea.c">http://andrea.c</a>	KPU is a minimal system on chip written used as testbench for the KPU core		
kraken16	<a href="https://people.e">https://people.e</a>	stable	Bruce R. Land	RISC	18	18	kintex-7-3	James Brakef	281	6				278	##	14.7	0.67	1.0	662.3	X			1	DE2_TOP_Y	asm	N	Y	256	256	N	22	16	2008	2008	<a href="https://people.e">https://people.e</a>	Cornell course material	tool kit: LMS for Diamond3.10	
latictemico8	<a href="https://www.latt">https://www.latt</a>	stable	Lattice Semiconductor	RISC	8	18	LFE2	Lattice Semic	265	4				104			0.33	2.0	64.4	ILX			1	isp8_core_Y	yes	N	Y	256	4K	Y		32	2005	2010	<a href="https://en.wikipe">https://en.wikipe</a>	16 deep call stack, four configuration	from book: 978-0072467505 by Patt	
lc-3	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Sudhanshu Gupta	RISC	16	16		alpha															1	isp8_core_Y	yes	N	Y	256	4K	Y		32	2005	2010	<a href="https://en.wikipe">https://en.wikipe</a>	from book: 978-0072467505 by Patt	appendix has schematic	
limen	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Dominik Salvat	RISC	16	16		alpha															12	core_Y	Y	N	Y	64K	64K	N	20	8	2018	2020		teenager, highschool thesis		
lpx32	<a href="https://opencores.org/revallidnrx">https://opencores.org/revallidnrx</a>	stable	Alex Kuznetsov	RISC	32	32	kintex-7-3	James Brakef	850	6	3	1	196	##	14.7	1.00	2.0	115.4	AIX				20	lpx32to_Y	asm	N	Y	4G	4G	Y	30	256	3	2016	2019	<a href="https://lpx32.gith">https://lpx32.gith</a>	register file in block RAM	vendor neutral source code, no div inst
manik	<a href="https://www.ds">https://www.ds</a>	stable	Sandeep Dyta	RISC	32	32	kintex-7-3	James Brakef	6	6						14.7	0.33	1.0					45	manik2to_Y	yes	N	Y	4K	4K	Y		16	2002	2006	<a href="http://www.niktech.com">www.niktech.com</a>	optional data & inst caches	supports Xilinx, Altera, Actel, Lattice; broken w	
marca	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Wolfgang Puffitsch	RISC	16	16	aria-2	James Brakef	1763	A		22	157	##	14.7	0.67	6.0	10.0	I				40	marca_Y	Y	N	Y	8K	16K	75	16	4	2007	2009		serial multiply & divide	clks/inst is approx	
micro_nating	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Geoff Natin	RISC	16	16		alpha															56	processor_final	N	N	64K	64K	N	10	9	2016	2016		microcoded instruction set processor,	educational		
minimips	<a href="https://opencores.org/revallidnrx">https://opencores.org/revallidnrx</a>	stable	Samuel Hangout	RISC	32	32	kintex-7-3	James Brakef	2939	6	8		118	##	14.7	1.00	1.0	40.1	X				12	minimips_Y	yes	N	Y	4G	4G			32	5	2004	2018		based on MIPS I	
minimips_supr	<a href="https://opencores.org/revallidnrx">https://opencores.org/revallidnrx</a>	stable	Miguel Cafruni	RISC	32	32		alpha									1.00	0.5					18	minimips_Y	asm	N	Y	4G	4G			32	5	2017	2018		based on MIPS I	dual issue to two pipes, 16-bit multiplier
mips-16	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Doyya Doyya	RISC	16	16	kintex-7-3	James Brakef	6	6						14.7	1.00	1.0					12	mips-16_Y	Y	N	Y	64K	64K		13	8	5	2012	2013		Educational 16-bit MIPS Processor	
misoc	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	M-Labs	RISC	32	32	aria-2	python source code run thru migen								##	14.7	0.80	1.0					1	VHDL_Y	Y	N	Y	4G	4G	Y		32	2007	2019	<a href="https://m-labs.h">https://m-labs.h</a>	Video IP for Mist & others	choice of latticemicro32 or mor1kx up
mist1032	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Takahiro Ito	RISC	32	32	aria-2	James Brakef	1081	A	4	125	98	##	14.7	0.80	1.0	9.1					50	mist32e1_Y	Y	N	Y	4G	4G	Y		64	2014	2014		mist32 up: embedded version		
mist1032	<a href="https://github.com/alpha">https://github.com/alpha</a>	errors	Takahiro Ito	RISC	32	32	aria-2	James Brakef	1081	A	4	125	98	##	14.7	0.80	1.0	9.1					50	mist32e1_Y	Y	N	Y	4G	4G	Y		64	2014	2014		mist32 up: order of version	missing cache_ram_16entry_512bit.v	
mist1032	<a href="https://github.com/alpha">https://github.com/alpha</a>	errors	Takahiro Ito	RISC	32	32	aria-2	James Brakef	1081	A	4	125	98	##	14.7	0.80	1.0	9.1					50	mist32e1_Y	Y	N	Y	4G	4G	Y		64	2014	2014		mist32 up: inder version	high pin count	
moxie	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Anthony Green	RISC	32	32	aria-2	James Brakef	2696	A	4	93		##	14.7	0.80	1.0	1.0	34.6	X			16	moxie_Y	Y	N	Y	4G	4G	Y		16	2009	2017	<a href="https://github.com/atgreen/moxie-cores">https://github.com/atgreen/moxie-cores</a>	mist32 up: inder version	four read, two write register file missing	
moxielite	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Anthony Green	RISC	32	32	aria-2	James Brakef	2696	A	4	93		##	14.7	0.80	1.0	1.0	34.6	X			16	moxie_Y	Y	N	Y	4G	4G	Y		16	2009	2017	<a href="https://github.com/atgreen/moxie-cores">https://github.com/atgreen/moxie-cores</a>	mist32 up: inder version	four read, two write register file missing	
moxielite	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Anthony Green	RISC	32	32	aria-2	James Brakef	2696	A	4	93		##	14.7	0.80	1.0	1.0	34.6	X			16	moxie_Y	Y	N	Y	4G	4G	Y		16	2009	2017	<a href="https://github.com/atgreen/moxie-cores">https://github.com/atgreen/moxie-cores</a>	mist32 up: inder version	four read, two write register file missing	
mrisc32	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Marcus Geelhard	RISC	32	32	kintex-7-3	James Brakef	3159	6	3	152	##	14.7	1.00	1.0	48.0	X					36	mc1_Y	asm	Y	Y	4G	4G	Y	68	32	2018	2021	<a href="https://www.bisi">https://www.bisi</a>	Mostly harmless Reduced Instruction	Cray-1 vector inst, also a1 variant, LLVM suppo	
multicycle_risc	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Yash Sanjay Bhagat	RISC	16	16	kintex-7-3	James Brakef	1470	6			213	##	14.7	0.67	1.0	97.0	X				62	risc15_Y	Y	N	Y	64K	64K		15	8	2015	2015		multi-cycle IT-B-RISC15 ISA	developed on Altera, course project	
multi-cycle-cpu	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	Amrik Sadhra	RISC	32	32		alpha															48	top_level_Y	Y	N	Y	4G	4G	Y	21	32	2016	2016	<a href="https://www.you">https://www.you</a>	nicey documented with state diagram	spreadsheet for test programs, ISE project	
myproc	<a href="https://github.com/alpha">https://github.com/alpha</a>	stable	A. Raamakrishnan	RISC	32	32		alpha																										2017	2017		up for educational purposes: my	

id	up_all_repo	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	reporter	com	com	LUTs ALUT	LUT?	mult	blk ram	F max	date	tool ver	MIPS /inst	clks /inst	KIPS /LUT	ven dor	src doc	#src files	top file	tool doc	flg pt	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pip loc	start year	last revis	secondary web link	note worthy	comments									
riscff			proprietary	Expressif	RISC	16	16																												2004			now produce ESP8266 & ESP32											
risc-fuggit	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Nikhil Shah	RISC	32	32																													2019			non-standard set of conditional branches, schematic conflicts with documentation on										
risc-compatible	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	André Soares	RISC	32	32	kintex-7-3	James	set IO	2167	6				1	145	##	14.7	1.00	3.0	22.3	X	verilog	13	riscman	Y	N	Y	4G	4G						32	16	2014			based on RISCO processor by Junqueira & Suzim 1993							
risc-processor	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Jeff Bush	RISC	32	32	kintex-7-3	James	Brakef	1445	6				6	161	##	14.7	1.00	1.0	111.6	X	verilog	22	fpga_top	Y	Y	N	4G	4G	Y					32	2008	2019			two designs with same name							
risc	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Jlechner et al	RISC	16	16	kintex-7-3	James	missing black b		6		1									X	verilog	26	risc	Y	asm	N	64K	64K	Y				16	5	2006	2010			ARM style register usage							
rj32	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	rj45	RISC	16	16																													2013	2021			verilog generated from schematic									
rois	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	James Brakefield	RISC	24	24	kintex-7-3	James	Brakef	384	6				1	170	##	14.7	0.83	1.0	368.8	X	verilog	8	rois2	Y	N	16M	16M	N	30	64	1	2016	2017					single pipe stage, passes simulation								
rois	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	James Brakefield	RISC	24	24	zu-2e	James	no blk	627	6					382	##	14.7	0.83	1.0	507.1	X	verilog	2	rois24	Y	N	16M	16M	N	30	64	1	2016	2017					single pipe stage, passes simulation								
rois	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	James Brakefield	RISC	24	24	zu-2e	James	Brakef	682	6				1	120	##	14.7	0.83	1.0	261.7	X	verilog	2	rois24up	Y	N	16M	16M	N	55	64	1	2016	2017					single pipe stage, pre simulation stage								
rois	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	James Brakefield	RISC	24	24	zu-2e	James	huge l	9000	6				1	150	##	14.7	0.83	1.0	13.9	X	verilog	2	rois24up	Y	N	16M	16M	N	55	64	1	2016	2017					single pipe stage, pre simulation stage								
rtf64	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Robert Finch	RISC	64	8																													2020	2021			variable length instructions									
s6soc	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Dan Gissequist	RISC	32	32	spartan-6-3	James	sparta	2820	6		1	10	133	##	14.7	1.00	1.0	47.3	X	Y	verilog	31	toplevel	Y	N	N	4G	4G	N	20	16	5	2015						uses ZIP CPU							
sayeh_cpu	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		untested	Armin Kazemi	RISC	16	16																													2017			16-bit MIPS, data flow schematic										
sayeh_process	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Alireza Haghdoust, Armin Kazemi	RISC	16	16	kintex-7-3	James	Brakef	479	6	1	164	##	14.7	0.67	1.0	229.7	X																	2017			64 word reg file?									
sayuri_cpu	<a href="https://www.no">https://www.no</a>		stable	Toyosaki Sagawa	RISC	32	32	kintex-7-3	James	Brakef	1604	6				208	##	14.7	0.67	1.0	129.9	X	verilog	13	sayuri	Y	N	64K	64K	Y								32	2000	2000				simple RISC					
scarts	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Jlechner, Martin Walte	RISC	16	16	kintex-7-3	James	missing signal c		6																									2011	2012			high number of DFF								
schoolmips	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Andrea Guerrieri	RISC	32	32																														2011	2012			GCC compiler								
senior-sag-1	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Niranan Ramadas	RISC	64	32	kintex-7-3	James	way to c	135009	6		32	75	##	14.7	1.00	1.0	0.6	X	Y	verilog	28	pipeline			N	Y								32	4-8	2012	2012			small MIPS CPU core originally based						
simplecpu	<a href="https://www-us">https://www-us</a>		untested	Michael Freeman	RISC	32	32																																		64-bit data paths, branch analysis								
softcore-cpu	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		untested	Aymen Sekhri	RISC	32	16																I	verilog	15	control_u	Y	asm	N	4G	4G	Y	32	7					2018	2019			both mips & riscv RTL						
spartanMC	<a href="https://www.spa">https://www.spa</a>		stable	Falk Hassler	RISC	18	18	kintex-7-3	James	Brakef	853	6	1	2	120	##	14.7	0.67	1.0	94.6	X	Y	verilog	38	spartanm	Y	asm	N											2012	2014			32-bit mips, multi-cycle design						
src	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		untested	Heuring & Jordan	RISC	32	32																															2018			SPARC like register windows								
supersmall	<a href="https://www.ees">https://www.ees</a>		stable	Michael Ritchie	RISC	32	32	stratix 3	Michael Ritch	207	A			2+8	126	##	14.7	1.00	1.0	38.1	I		verilog	4	cpu	Y	asm	N	Y	64K	64K	Y	31	16	5	2020						also Kilts c71 Adv FPGA dsgr							
suslik	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Goran Dakov	RISC	32	32	kintex-7-3	James	missing file(s)		6																										2005	2009			2-bit serial, Mostly MIPS-1 compliant							
swt16	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	captaindane	RISC	16	16																															2015	2016			has testbench & caches							
swp	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Sam Gladstone et al	RISC	32	32																																	2020			16-bit, 5-stage RISC up. RTL description in Verilog. Includes assembler, simulator, and						
table887	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Robert Finch	RISC	16	16	kintex-7-3	James	Brakef	643	6				2	208	##	14.7	0.67	1.0	217.1	X	verilog	12	swt16-top	Y	asm	N	Y	64K	64K	Y	31	16	5	2020						too many los						
table888	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Robert Finch	RISC	16	16	kintex-7-3	James	Brakef	5756	6		9	6	137	##	14.7	2.00	1.0	47.6	X	verilog	3	table887	Y	N	64K	64K	Y	28	8	2014	2016								2016	2016			included with Table888 source code			
tarihi	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Dagvadorj Galbadrakhi	RISC	32	32	kintex-7-3	James	everyt	396	6		1	123	##	14.7	1.00	4.0	77.9	X	verilog	4	tarihi	Y	asm	N	16M	16M	N	11	4	2013	2013								2016	2016			2016 version gives same results as 2013			
theia_gpu	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Diego Valverde	RISC	96	64	kintex-7-3	James	huge 934049		6											GP	verilog	32	theia	Y	asm	N	16M	16M	N	11	4	2013	2013								2019	2019			no doc, extremely small RISC	
thor	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Robert Finch	RISC	32	32																																		difficulty with timing, try 7.0ns								
thor	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Robert Finch	RISC	64	32																																		Ray Cast Programmable graphic Proces								
thor	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Robert Finch	RISC	64	32																																		four cores, huge LUT count, 2/3rds LUT RAM								
tiglu_cpu	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Cleiton Juffo	RISC	16	16	kintex-7-3	James	Brakef	636	6				455	##	14.7	0.67	4.0	119.7	X	Y	verilog	24	cpu	Y	N	Y	64K	64K	Y	16	16	2013	2013								2015	2019				
tiny_soc	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Ezra Thomas	RISC	8	16																																										
tiny64	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Ulrich Riedel	RISC	32	32	kintex-7-3	James	Brakef	874	6				189	##	14.7	1.00	2.0	107.9	X	verilog	16	tiny64	Y	asm	N	Y	64K	64K	Y	14	16	2004	2007								2015	2019			Thor-2: L1 & L2 caches, GP float & vector regs	
tinycpu	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Jordan Earls	RISC	8	8	arria-2	James	Brakef	136	A																													2015	2019			Thor-5: L1 & L2 caches, GP float & vector regs				
tinyisa	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Dillon Huff	RISC	32	32																																										
tinyriscv	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Hyunguk Shon	RISC	32	32																																										
totalcpu	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	James Brakef	RISC	12+12	12	kintex-7-3	James	Brakef	229	6	1	149	##	14.7	0.33	3.0	71.7	X	verilog	10	riscv	Y	asm	N	Y	4G	4G	Y	24	32													2012	2019			course work, reduced risc-v, 24 inst, four variations: cache, multi-cycle, pipeline & s
tpu	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		untested	Damien Toomey	RISC	16	32																																										
ucode_cpu	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Warren Toomey	RISC	16	16																																										
upvuhdl	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		stable	Reed Foster	RISC	8	8	kintex-7-3	James	AK LUT	6748	6	1	1																																			
u232	<a href="https://www.dte">https://www.dte</a>		stable	Sanhadi de Pablo	RISC	8	16	kintex-7-3	James	Brakef	933	6				244	##	14.7	0.33	3.0	122.0	X	verilog	31	u232	Y	N	64K	64K	Y	33	2	32																
urisc	<a href="https://github.com/ITSshr">https://github.com/ITSshr</a>		errors	Fahrad Mavaddat	RISC	8	16	kintex-7-3	James	missing module		6																																					
verilog-harvar	<a href="https://github.com/ITSshr">https://github.com/</a>																																																



_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	reporter	com ents	LUTs ALUT	LUTs ULUT	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	start year	last revis	secondary web link	note worthy	comments	
riscv_gri-vh	<a href="http://fpga.org/">http://fpga.org/</a>	beta	Jan Gray	risc-v	32	32	virtex-u-2	Jan Gray	320	6		1	375	##	v16.4	1.00	1.0	1171.9	X		proprietary			Y	yes	N	4G	4G	Y	45	32	3	2015	2018	<a href="https://www.your">https://www.your</a>	hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P
riscv_hls	<a href="https://github.com">https://github.com</a>	stable	Paolo Mantovani	risc-v	32	32														systemC	12	hls	Y	yes	N	4G	4G	Y	45	32	2017	2020		32-bit RISC-V processor designed with HLS, coded in SystemC			
riscv_humming	<a href="https://github.com">https://github.com</a>	stable		risc-v	32	32	kintex-7-3	James	too many los	6				##	14.7	1.00	1.0			verilog	141	e203_cpu	Y	yes	N	4G	4G	Y	32	2016	2018		e200 has opensource	also have a chip			
riscv_humming	<a href="https://github.com">https://github.com</a>	stable		risc-v	32	32	kintex-7-3	James Brakef	14119	6		32	62	##	14.7	1.00	1.0	4.4	X	verilog	141	e203_soc	Y	yes	N	4G	4G	Y	32	2016	2018		e200 has opensource	also have a chip			
riscv_humming	<a href="https://github.com">https://github.com</a>	untested		risc-v	32	32														verilog			Y	yes	N	4G	4G	Y	32	2017	2018		AKA e200, Chinese	software tools take 80MB			
riscv_jive	<a href="https://github.com/fredric">https://github.com/fredric</a>		Frédéric REQUIN	risc-v	32	32											1.00	20.0			verilog	19	jive_cpu	Y	yes	N	4G	4G	Y	32	2018			Size-Optimized Microcoded RISC-V CH 16-bit ALU			
riscv_lattice	<a href="https://www.lattice.com">https://www.lattice.com</a>	stable	Lattice Semi	risc-v	32	32	machXO3D	Lattice Semic	1507	4		4	60	##		1.00	1.0	39.8	L	Y			Y	yes	N	4G	4G	Y	32	5	2021			RV32I ISA, 5 stage pipeline, configured & generated using Lattice Propel			
riscv_lowrisc	<a href="https://github.com">https://github.com</a>	stable	Alex Bradbury	risc-v	32	32														Y	scala		Y	yes	N	4G	4G	Y	32	6	2020		<a href="http://www.lowrisc.org">http://www.lowrisc.org</a>	version 0.4-lowRISC with tagged memory and minion core			
riscv_microsemi	<a href="https://github.com">https://github.com</a>	stable	Microsemi	risc-v	32	32	polarfire	microsemi	8614	4	2	10	122		L11.8	1.00	1.0	14.2		proprietary			Y	yes	N	4G	4G	Y	32	2016	2018	<a href="https://www.microsemi.com">https://www.microsemi.com</a>	is encrypted IP	has caches			
riscv_minerva	<a href="https://github.com">https://github.com</a>	stable	lambdadaconcept	risc-v	32	32														nmigen			Y	yes	N	4G	4G	Y	32	6	2020			microarchitecture of Minerva is largely inspired by the LatticeMico32 processor			
riscv_myth	<a href="https://github.com/kubary">https://github.com/kubary</a>		Kubiran Karakaran	risc-v	32	32																											<a href="https://ti-x.org">https://ti-x.org</a>				
riscv_neorv32	<a href="https://github.com">https://github.com</a>	stable	Stephan Nolting	risc-v	32	32	cyclone-IV	stephanr/fpga	848	4			111	##	q19.1	1.00	4.0	32.7	AL	Y	vhdl	25	neorv32	Y	yes	N	4G	4G	Y	32	2020	2021	<a href="https://opencores.org">https://opencores.org</a>	<b>very well documented, customizable</b>	<b>many peripherals, LUT counts for all variants</b>		
riscv_orca	<a href="https://github.com">https://github.com</a>	stable	VectorBlox	risc-v	32	32	stratix-5	vectorblox	1082	A		?	244	##	14.7	0.98	1.0	221.0	I		bluespec	verilog	13	orca	Y	yes	N	4G	4G	Y	32	2016			* / flg-pt all optional	RV32IM	
riscv_piccolo	<a href="https://github.com">https://github.com</a>	untested	BlueSpec	risc-v	32	32																	Y	yes	N	4G	4G	Y	32	3	2018	2018		RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)			
riscv_picov32	<a href="https://github.com">https://github.com</a>	beta	Clifford Wolf	risc-v	32	32	kintex-U-3	Clifford small	761	6			454	##	v16.2	1.00	3.0	198.9	X	Y	verilog	1	picov32	Y	yes	N	4G	4G	Y	32	2016	2020		minimal features, soc options	LUTs & Fmax for Kintex, Virtex & UltraScale+		
riscv_picov32	<a href="https://github.com">https://github.com</a>	beta	Clifford Wolf	risc-v	32	32	xcvu3p-3	Clifford small	761	6			769	##	v16.2	1.00	3.0	336.8	X	Y	verilog	1	picov32	Y	yes	N	4G	4G	Y	32	2016	2020		minimal features, soc options	designed for minimum LUTs		
riscv_potato	<a href="https://github.com">https://github.com</a>	beta	Kristian Skordal	risc-v	32	32	kintex-7-3	James Brakef	2467	6			116	##	14.7	1.00	1.0	47.1	X	B	vhdl	24	pp_core	Y	yes	N	4G	4G	Y	30	2014	2020		risc-v integer only, no mult	"rocket-core" version at risc.org		
riscv_pulpinio	<a href="https://github.com">https://github.com</a>	untested	Andreas Kurth	risc-v	32	32	aria-2	James	missing files	A				##	q18.0					systemC	9		Y	yes	N	4G	4G	Y	32	2015	2020	<a href="http://www.pulp-platform.org">http://www.pulp-platform.org</a>	pulpissimo is single core "pulp" with interest in non-riscv ISA expansion				
riscv_reboot	<a href="https://github.com">https://github.com</a>	beta	Robert Baruch	risc-v	32	32														python	8		Y	yes	N	4G	4G	Y	45	32	2020		<a href="https://www.your">https://www.your</a>	work in progress, has 60 minute video on design issues			
riscv_rocket	<a href="https://github.com">https://github.com</a>	stable	Andrew Waterman	risc-v	32	32														Y	scala		Y	yes	N	4G	4G	Y	32	2016	2018						
riscv_rpu	<a href="https://github.com">https://github.com</a>	untested	Colin Riley	risc-v	32	32															vhdl			Y	yes	N	4G	4G	Y	32	2015	2018	<a href="http://labs.dominp.org">http://labs.dominp.org</a>	Series of 16 tutorials on uP design, w/ RPU up, TPU now discarded			
riscv_rsd	<a href="https://github.com/rsd-dg">https://github.com/rsd-dg</a>	beta	Susumu Mashimo	risc-v	32	32	zynq	Susumu Mash	28166	6			90			1.00	1.0	3.2		system	verilog		Y	yes	N	4G	4G	Y	32	2018	2020	<a href="https://github.com">https://github.com</a>	RISC-V out-of-order superscalar processor	can be synthesized for small FPGAs			
riscv_rtg4	<a href="https://github.com">https://github.com</a>	stable	microsemi	risc-v	32	32																	Y	yes	N	4G	4G	Y	32	2018	2020		risc-v for actel FPGAs, tcl files only	based on rocket chip			
riscv_rudolf	<a href="https://github.com/bobbi">https://github.com/bobbi</a>	beta	Jörg Mische	risc-v	32	32	kintex-7-3	Jörg Mische	545	6			200	##		1.00	1.0	367.0	ALMX		verilog	4	pipeline	Y	yes	N	4G	4G	Y	32	5	2021			RISC-V processor for real-time system	34 clock mult & divide	
riscv_rv01_core	<a href="https://opencores.org">https://opencores.org</a>	stable	Stefano Tonello	risc-v	32	32	kintex-7-3	James Brakef	13997	6	4	62	130	##	14.7	1.00	1.0	9.3	X		vhdl	65	rv01_selfi	Y	yes	N	4G	4G	Y	32	2015	2017					
riscv_rv32	<a href="https://github.com">https://github.com</a>	untested	Roa Logic BV	risc-v	32	32	aria-2	James Brakefield	A					##	q18.0					system	verilog		Y	yes	N	4G	4G	Y	32			<a href="https://roa-logic.com">https://roa-logic.com</a>	all files in one directory	two self test tops			
riscv_rv3n	<a href="https://github.com/riscv/rv3n">https://github.com/riscv/rv3n</a>		Li Xinbing	risc-v	32	32														verilog	17		Y	yes	N	4G	4G	Y	32								
riscv_rvbs	<a href="https://github.com/CTSRd">https://github.com/CTSRd</a>		Alexandre Joannou	risc-v	32	32														bluespec	33	rv	Y	yes	N	4G	4G	Y	32								
riscv_scarv-cpu	<a href="https://github.com/scarv">https://github.com/scarv</a>		Daniel Page	risc-v	32	32														Y	verilog	31	frv_core	Y	yes	N	4G	4G	Y	32	2019	2020	<a href="https://www.ukrisc.org">https://www.ukrisc.org</a>	side channel hardened, no cache, branch prediction or virtual memory, research pro			
riscv_scr1	<a href="https://github.com">https://github.com</a>	untested	Syntacore	risc-v	32	32	aria-2	James Brakefield	A				##	q18.0						systemC	47	scr1_top	Y	yes	N	4G	4G	Y	32	2017	2018	<a href="http://syntacore.com">http://syntacore.com</a>					
riscv_scr1	<a href="https://github.com">https://github.com</a>	untested	Syntacore	risc-v	32	32														systemC	47	scr1_core	Y	yes	N	4G	4G	Y	32	2017	2021	<a href="http://syntacore.com">http://syntacore.com</a>					
riscv_serv	<a href="https://github.com">https://github.com</a>	untested	Olof Kindgren	risc-v	32	32	ice40			4										L	verilog	17		Y	yes	N	4G	4G	Y	45	32	2018	2020	<a href="https://riscv.org/">https://riscv.org/</a>	RISC-V contest prize, 1-bit ALU	<a href="https://github.com/olofk/corescore">https://github.com/olofk/corescore</a>	
riscv_shakti	<a href="https://bitbucket.org">https://bitbucket.org</a>	untested		risc-v	32	32																	Y	yes	N	4G	4G	Y	32								
riscv_sifive	<a href="https://www.sifive.com">https://www.sifive.com</a>	asic		risc-v	32	32															proprietary			Y	yes	N	4G	4G	Y	32			<a href="https://www.sifive.com">https://www.sifive.com</a>	ASIC IP house, 32-bit "freedom" core	free Artix-7 bitstream		
riscv_sifive	<a href="https://www.sifive.com">https://www.sifive.com</a>	asic		risc-v	64	32															proprietary			Y	yes	N	4G	4G	Y	32			<a href="https://www.sifive.com">https://www.sifive.com</a>	ASIC IP house, 64-bit "freedom" core	free Artix-7 bitstream		
riscv_sodor	<a href="https://github.com">https://github.com</a>	stable	UC Berkeley	risc-v	32	32															scala			Y	yes	N	4G	4G	Y	32				1, 2, 3 and 5 stage pipe versions			
riscv_spu32	<a href="https://github.com">https://github.com</a>	untested	Merten Maik	risc-v	32	32															verilog			Y	yes	N	4G	4G	Y	32	2019	2019		actively being developed			
riscv_steel	<a href="https://opencores.org">https://opencores.org</a>	beta	Rafael Calçada	risc-v	32	32	zu2-2	James Brakef	1775	6			208	##	v19.2	1.00	1.0	117.4		verilog	21	steel_top	Y	yes	N	4G	4G	Y	32	3	2020		<a href="https://github.com">https://github.com</a>	github version has vivado proj	under grad thesis		
riscv_steel	<a href="https://opencores.org">https://opencores.org</a>	beta	Rafael Calçada	risc-v	32	32	atrx-7-3	James Brakef	1784	6			116	##	v19.2	1.00	1.0	65.0		verilog	21	steel_top	Y	yes	N	4G	4G	Y	32	3	2020		<a href="https://github.com">https://github.com</a>	github version has vivado proj	under grad thesis		
riscv_swerv	<a href="https://github.com">https://github.com</a>	untested	Western Digital	risc-v	32	32														system	verilog		Y	yes	N	4G	4G	Y	32	2019	2020	<a href="https://blog.westerndigital.com">https://blog.westerndigital.com</a>	9 stage pipe, dual issue	risc-v SoC for fpga, riscv_swerv_eh1_fpga now			
riscv_taiga	<a href="https://github.com/POETS">https://github.com/POETS</a>	stable	Eric Matthews	risc-v	32	32	zynq		1551			1	123			1.00	1.0	79.3	X	system	verilog	46		Y	yes	N	4G	4G	Y	32	2017	2020	<a href="https://poets-proj.org">https://poets-proj.org</a>	TAIGA: A new RISC-V soft-processor f	33% smaller & 39% faster than LEON3		
riscv_tinsel	<a href="https://github.com">https://github.com</a>	beta	Ghaith Tarawneh	risc-v	32	32															bluespec	verilog		Y	yes	N	4G	4G	Y	32			<a href="https://poets-proj.org">https://poets-proj.org</a>	message-passing architecture designed for FPGA clusters			
riscv_ur-core	<a href="https://github.com">https://github.com</a>	error	Tomasz Wlostowski	risc-v	32	32	kintex-7-3	James	missing files					##	14.7	1.00	1.0			verilog			Y	yes	N	4G	4G	Y	32	2015	2015						
riscv_vexriscv	<a href="https://github.com">https://github.com</a>	beta	Charles Papon	risc-v	32	32	artix-7	Charles Papon	481	6			346			0.52	1.0	374.1	X	scala		smallest	Y	yes	N	4M	4M	Y	32			<a href="https://riscv.org/">https://riscv.org/</a>	performance #s for 8 configurations	"Briery" is SOC variant			
riscv_vexriscv	<a href="https://github.com">https://github.com</a>	stable	Charles Papon	risc-v	32	32	artix-7-3	Charles Papon	1399	6			295			1.00	1.0	210.9	X	Y	scala		full no cac	Y	yes	N	4G	4G	Y	32			<a href="https://riscv.org/">https://riscv.org/</a>	performance #s for 8 configurations	"Briery" is SOC variant		
riscv_vexriscv	<a href="https://github.com">https://github.com</a>	beta	Charles Papon	risc-v	32	32	artix-7	Charles Papon?	6							0.52	1.0			X	vero.pg			Y	yes	N	4M	4M	Y	32				verilog source	scala not needed		
riscv_vhdl	<a href="https://opencores.org">https://opencores.org</a>	errors	Sergey Khabarov	risc-v	64	32	kintex-7-3	James	many files, mis	6				##	14.7	1.00	1.0			Y	vhdl																

_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	reporter	comments	LUTs ALUT	LUTs LUT?	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chain	flg pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	start year	last revis	secondary web link	note worthy	comments																		
mb-lite_plus	<a href="http://www.late">http://www.late</a>	stable	Huib Arriens	uBlaze	32	32	kintex-7-3	James Brakef	244	6	6	2	319	##	14.7	1.00	1.0	1308.1	X	B	vhdl	34	tumbl	Y	yes	N	4G	4G	Y	32	32	2010	2012		Delft Un. Of Tech. course work	use inferred RAM																		
microblaze	<a href="https://www.xil">https://www.xil</a>	proprietary	Xilinx	uBlaze	32	32	kintex-7	Xilinx	546	6	6	1	320	##		1.03	1.0	603.7	X		proprietary			Y	yes	opt	4G	4G	Y	86	32	3	2002		MicroBlaze MCS, smallest configurati	70 configuration options, MMU optional																		
microblaze	<a href="https://www.xil">https://www.xil</a>	proprietary	Xilinx	uBlaze	32	32	virtex ultra	Xilinx	563	6	6	1	682	##		1.03	1.0	1247.7	X		proprietary			Y	yes	opt	4G	4G	Y	86	32	3	2002		MicroBlaze MCS, smallest configurati	70 configuration options, MMU optional																		
mpdma	<a href="https://opencor">https://opencor</a>	beta	quickwayne	uBlaze	32	32	kintex-7-3	James Brakefield		6				##	14.7	1.00	1.0			Y	perl		15	top	Y	yes	N	4G	4G	Y	32	2006	2009	<a href="https://en.wikipe">https://en.wikipe</a>	Soft MultiProcessor on FPGA	Perl gens *.xmp, mhs, mss & ucl files																		
myblaze	<a href="https://opencor">https://opencor</a>	mature	Jian Luo	uBlaze	32	32	kintex-7-3	James Brakefield		6				##	14.7	1.00	1.0			Y	myhdl		15	top	Y	yes	N	4G	4G	Y	32	2010	2010		clone, python code generators																			
myblaze	<a href="https://opencor">https://opencor</a>	mature	Jian Luo	uBlaze	32	32	kintex-7-3	James Brakefield		6				##	14.7	1.00	1.0			Y	myhdl		15	top	Y	yes	N	4G	4G	Y	32	2010	2010		clone, python code generators																			
openfire_core	<a href="https://opencor">https://opencor</a>	alpha	Alex Marschner, Steph	uBlaze	32	32	kintex-7-3	James Brakef	1201	6	3	2	105	##		14.7	0.33	1.0	87.4	X	Y	verilog	12	openfire_	Y	yes	N	4G	4G	Y	32	2007	2009		OpenFire Processor Core	"FPGA Proven"																		
openfire2	<a href="https://opencor">https://opencor</a>	beta	Antonio Antton	uBlaze	32	32	kintex-7-3	James Brakef	1201	6	3	2	105	##		14.7	1.00	1.0	87.4	X	Y	verilog	27	openfire_	Y	yes	N	4G	4G	Y	32	2007	2012		OpenFire Processor Core	"FPGA Proven"																		
opencsacle	<a href="http://www.lirm">http://www.lirm</a>	stable	Lyonel Barthe	uBlaze	32	32	spartan-3	Lyonel Barthe	1563	4				91	##	112.1	1.00	1.0	58.2	X	Y	vhdl	26	sb_core	yes	yes	N	4G	4G	Y	86	32	5	2010	2012	<a href="http://www.lirmm.fr/ADAC">www.lirmm.fr/ADAC</a>	NoC secretblaze	derived from Stephen Craven's OpenFire data is for single secretblaze																
secretblaze	<a href="http://www.lirm">http://www.lirm</a>	stable	Lyonel Barthe	uBlaze	32	32	spartan-3	Lyonel Barthe	1563	4				91	##	112.1	1.00	1.0	58.2	X	Y	vhdl	26	sb_core	yes	yes	N	4G	4G	Y	86	32	5	2010	2012	<a href="http://www.lirmm.fr/ADAC">www.lirmm.fr/ADAC</a>	NoC secretblaze	derived from Stephen Craven's OpenFire data is for single secretblaze																
mmp	<a href="http://vectorblo">http://vectorblo</a>	stable	VectorBlox Computing	vect	8		zynq45-7	vectorblox	39856	6	64	81	175	##	v17.2	1.00	0.1	35.1			proprietary		Y														MXP Matrix Processor is a scalable so	LUT count for 8 lanes with custom inst																
symphony	<a href="http://www.ece">http://www.ece</a>	alpha	Jason Yu	vect	32	32														verilog	47	vpu_top															2007	2008																
lemberg	<a href="https://github.c">https://github.c</a>	stable	Wolfgang Puffitsch	VUW	32	32	cyclone-4-6	James Brakef	37459	4	25	54	43	##	q13.1	1.00	1.0	1.1	I		vhdl	57	core	Y	yes	Y	4G	2M	Y	32	4	2011																						
p-vex	<a href="https://github.com/vana">https://github.com/vana</a>	stable	Thijs van As	VUW	32	128	kintex-7-3	James bypass	1660	6	1		233	##	14.7	1.00	1.0	140.1			vhdl	26	system	Y	yes	N				73	32	4	2005	2015																				
tinyvliw8	<a href="https://opencor">https://opencor</a>	alpha	Oliver Stecklina	VUW	8	32	kintex-7-3	James hacke	895	6	1		149	##	14.7	0.33	1.0	55.0	X		vhdl	19	sysarch	N	Y	256	1K	Y																										
ao486	<a href="https://opencor">https://opencor</a>	beta	Aleksander Osman	x86	32	8	cyclone-4-7	James Brakef	36094	4	4	47	46	##	q13.1	1.00	1.0	1.3	I	Y	system	85	ao486	Y	yes	Y	4G	4G	Y																									
ao486	<a href="https://opencor">https://opencor</a>	beta	Aleksander Osman	x86	32	8	zu-2e	James Brakef		6				##	v20.1	1.00	1.0		I	Y	system	85	ao486	Y	yes	Y	4G	4G	Y																									
ao486_mister	<a href="https://github.c">https://github.c</a>	beta	Sorgelig	x86	32	8				A						1.00	1.0		I	Y	system	85	ao486	Y	yes	Y	4G	4G	Y																									
cpu86	<a href="http://www.ht-lal">http://www.ht-lal</a>	beta	Hans Tiggele	x86	8	8	kintex-7-3	James Brakef	3421	6	1		127	##	14.7	0.17	2.0	3.1	X		vhdl	23	cpu86_top	Y	yes	N	1M	1M	Y																									
mc186	<a href="http://www.mic">http://www.mic</a>	stable	Ted Fried	x86	16	8	kintex-7-3	Ted Fried	308	6	4	180				0.67	20.0	19.6	X		proprietary		Y	yes	N	1M	1M	Y																										
next186	<a href="https://github.c">https://github.c</a>	stable	Nicolas Dumitrache	x86	16	8	aria-2	James Brakef	1966	A	2		77	##	q13.1	0.67	2.0	13.1	IX		verilog	4	Next186_V	Y	yes	N	1M	1M	Y																									
next186_soc	<a href="https://opencor">https://opencor</a>	stable	Nicolas Dumitrache	x86	16	8	kintex-7-3	James translate error	6	1				##	14.7	0.67	2.0			Y	verilog	40	ddr_186_V	Y	yes	N	1M	1M	Y																									
next186mp3	<a href="https://opencor">https://opencor</a>	stable	Nicolas Dumitrache	x86	16	8	kintex-7-3		6	1				##	14.7	0.67	2.0			Y	verilog	16	ddr_186_V	Y	yes	N	1M	1M	Y																									
rtf8088	<a href="https://github.c">https://github.c</a>	planning	Robert Finch	x86	16	8	kintex-7-3	James Brakef	4514	6	4		174	##	14.7	0.67	3.0	8.6	X		verilog	57	rtf8088_V	Y	yes	N	1M	1M	Y																									
s80186	<a href="https://github.c">https://github.c</a>	stable	Jamie Iles	x86	16	8	cyclone-V	Jamie Iles	1750	A			60			0.67	2.0	11.5	I	Y	system	50	core	Y	yes	Y	N	1M	1M	Y																								
sp-i586	<a href="https://github.c">https://github.c</a>	stable	Lini Mestart	x86	32	8	kintex-7-3	James Brakef	32144	6	4	28	73	##	14.7	1.00	2.0	1.1	X		verilog	37	top_sys	Y	yes	Y	4G	4G	Y																									
sub86	<a href="https://github.c">https://github.c</a>	alpha	Jose Rissetto	x86	16	8	kintex-7-3	James Brakef	1916	6			172	##	14.7	0.67	3.0	20.1	X		verilog	1	sub86	Y	yes	N	64K	64K	Y	7																								
v586	<a href="https://opencor">https://opencor</a>	beta	Jose Rissetto	x86	32	8	kintex-7-3	James Brakef	22282	6	12	16	102	##	14.7	1.00	2.0	2.3	X		verilog	22	v586	Y	yes	N	1M	1M	Y																									
y86-64	<a href="https://github.c">https://github.c</a>	early	Adithya Sunil	x86	64	8															verilog																																	
zet86	<a href="https://opencor">https://opencor</a>	alpha	Zeus Marmolejo	x86	16	8	kintex-7-3	James Brakef	3642	6	1		68	##	14.7	0.67	2.0	6.2	X		verilog	32	fpga_zet_V	Y	yes	N	1M	1M	Y																									
fpz8	<a href="https://opencor">https://opencor</a>	stable	Fabio Pereira	Z8	8	8	cyclone-4	James Brakef	5184	4	1	16		##	14.7	0.33	4.0		I		vhdl	4	fpz8_cpu_V	Y	yes	N	Y	2K	16K	Y																								
altium/TSK80x	<a href="http://techdocs">http://techdocs</a>	proprietary	Altium	Z80	8	8	spartan-2-3	Altium	2558	4			50			0.33	3.0	2.2	AIIX		proprietary		Y	yes	N	64K	64K	Y																										
a-z80	<a href="https://opencor">https://opencor</a>	stable	Goran Devic	Z80	8	8	cyclone-2	Goran Devic	2084	4	29	19	##	q11.14	0.33	1.0	3.0	IX		vhdl	24	z80_top_c_V	Y	yes	N	64K	64K	Y																										
a-z80	<a href="https://opencor">https://opencor</a>	stable	Goran Devic	Z80	8	8	kintex-7-3	James Brakef	1186	6			24	##	14.7	0.33	1.0	6.8	IX		verilog	24	z80_top_c_V	Y	yes	N	64K	64K	Y																									
a-z80	<a href="https://opencor">https://opencor</a>	stable	Goran Devic	Z80	8	8	kintex-7-3	Goran Devic	1819	6		8		##	14.7	0.33	1.0		IX		verilog	24	z80_top_c_V	Y	yes	N	64K	64K	Y																									
next80	<a href="https://opencor">https://opencor</a>	stable	Nicolas Dumitrache	Z80	8	8	kintex-7-3	James Brakef	854	6			119	##	14.7	0.33	1.0	46.0	X	B	verilog	3	Next80C_V	Y	yes	N	64K	64K	Y																									
reverse-u16	<a href="https://github.c">https://github.c</a>	stable	A.T.	Z80	8	8	cyclone-4	James Brakef	11224	4	60			##	14.7	0.33	4.0		X	Y	vhdl	29	zxpoly_V	Y	yes	N	64K	64K	Y																									
soc280	<a href="http://sowerbutts">http://sowerbutts</a>	stable	Will Sowerbutts	Z80	8	8	spartan-6-3	James constr	2568	6	15	93	##	14.7	0.33	3.0	4.0	X		vhdl	25	top_level_V	Y	yes	N	64K	64K	Y																										
t80	<a href="https://opencor">https://opencor</a>	stable	Daniel Wallner	Z80	8	8	kintex-7-3	James Z80 m	1389	6			163	##	14.7	0.33	3.0	12.9	X		vhdl	5	T80a_V	Y	yes	N	64K	64K	Y																									
tv80	<a href="https://opencor">https://opencor</a>	mature	Guy Hutchison, Howar	Z80	8	8	kintex-7-3	James Brakef	1207	6			182	##	14.7	0.33	3.0	16.6	IX		verilog	6	tv80n_V	Y	yes	N	64K	64K	Y																									
wb_z80	<a href="https://opencor">https://opencor</a>	stable	Brewster Porcella	Z80	8	8	kintex-7-3	James Brakef	2025	6			144	##	14.7	0.33	3.0	7.8	X		verilog	4	z80_core_V	Y	yes	N	64K	64K	Y																									
y80e	<a href="https://opencor">https://opencor</a>	stable	Sergey Belyashov	Z80	8	8	cyclone-3	Sergey Belyas	25																																													

[illegible]