_UP_all_soft opencores or folder prmary link at the prmary link and the prmary link are style / g to lone for prmary link are style / g to lone for prmary link are style / g to lone for prmary link are style / g to lone for prmary link are style / g to lone for prmary link are style / g to lone for prmary
--

Dencore and other soft core processors	James Brakefield																		
bm360-30 https://github.com/cibet] Lawrence Wilkinson 410 https://github.com/cubet] lay Jaeger 802-pico-basie https://github.ccj no RTL Scott Baker 802-soc https://github.ccj no RTL Scott Baker																			
.410 https://github.com/cube1 Jay Jaeger .802-pico-basichttps://github.cc beta Steve Teal .802-soc https://github.cc no RTL Scott Baker																			
.802-pico-basic https://github.cc beta Steve Teal .802-soc https://github.cc no RTL Scott Baker	360 8 16 zu	:u-3e James errors	6		## v2	21.1 1.	00 20.0)	Χ	vhdl	72 ibm2030 Y	yes	24M 24N	1 Y 1	60	16	2012 2	21 https://www.ljw.n gate level clone, emulation only?	original 4Kx55 microcode, 8K RAM
.802-soc https://github.co no RTL Scott Baker	1401 6 6x									vhdl	700 Y	N	16K 16k				2019 2		
-4-770		zu-3e James area o 2	47 136 6	2	427 ## v2	21.1 0.	33 12.0	47.6	LX	vhdl	6 pico_basic Y		64K 64K			16	2016 2		tiny Basic in ROM, Interrupts & DMA not imp
	1802 8 8		+	-					Y	vhdl	Y	yes N	64K 64k	Υ	J.L.	16	2	1802 CPU + UART + Timer + I/O Ports	no RTL, probably uses 1802-pico-basic
osmac https://github.cc beta Eric Smith			44 6		270 ## 1				Х	vhdl		asm N	N 64K 64k	Y 1		16	2009 2	220 AKA COSMAC ELF of 1976	Fmax is for bare core, runs CamelForth
osmac https://github.cd beta Eric Smith		kintex-7-3 James inferre 5	98 6	17	87 ## 3	14.7 0.	33 1.0 33 1.0		X X			asm N	N 64K 64K			16 16	2009 2	020 uses PIXIE graphics core	modified to use block RAM
	1802 8 8			_		0.	33 1.0	1		scala			64K 64K				2		instructions on using Scala
ys_180x https://github.com/zpekic Zoltan Pekic erilog1802 https://github.cd errors James Bowman	1802 8 8 1802 8 8 ki	kintex-7-3 James errors			## 1	14.7 0.	33 4.0		Y	vhdl verilog	65 CDP180X Y 3 cdp1802 Y	yes N	N 64K 64K		00	16	2015 2	020 https://hackaday.i ucoded 1802 using mcc ucode compile	all except RAM in one source file
ncs-4 https://opencore alpha Reece Pollack			28 6	_		14.7 0.			х	verilog	7 i4004	yes N			+	_	2015 2		4004 CPU & MCS-4
f65k https://github.cc alpha Andre Fachat		kintex-7-3 James Brakefi 44	20		69 ## 3				X	vhdl	13 gecko65k Y	N		IN			2012 2	019 http://www.6502. extended 6502 AKA 65K with 16, 32 or	
f65k https://github.cc alpha Andre Fachat		zu-3e James vivado 44				21.1 1.		3.9	X	vhdl	13 gecko65k Y	N	V				2011 2	019 http://www.6502. extended 6502 AKA 65K with 16, 32 or	
g_6502 https://opencore beta Oleg Odintsov	6502 8 8 ki	kintex-7-3 James Brakefi 8	24 6		176 ## 3	14.7 0.	33 4.0	17.7	ILX	verilog	2 ag 6502	yes N	N 64K 64K	Y			2012 2	verilog code generation, "phase level a	
g 6502 https://opencore beta Oleg Odintsov		zu-3e James vivado 8			176 ## v2	21.1 0.	33 4.0		ILX	verilog	2 ag 6502	ves N	V 64K 64K	Y	1 1		2012 2	012 verilog code generation, "phase level a	ccurate"
pple2fpga http://www.cs.c stable Stephen A Edwards	6502 8 8 zu	zu-3e James vivado 12	38 706 6	7	195 ## v2	21.1 0.	33 4.0	13.0	IX Y	vhdl	19 de2_top Y	yes N	Y 64K 64k	Y			2007 2	022 emulation of Apple II computer	replaced Altera PLL with stub
pple2fpga http://www.cs.c stable Stephen A Edwards	6502 8 8 ki	kintex-7-3 James uncon: 14	17 6	9	159 ## 3	14.7 0.	33 4.0	9.2	IX Y	vhdl	19 de2_top Y	yes N	Y 64K 64k	Y			2007 2	022 emulation of Apple II computer	replaced Altera PLL with stub
oc6502 http://finitron.ca beta Robert Finch	6502 8 8 zu	zu-3e James vivado 5			286 ## v2		33 4.0	40.4	Х	verilog		yes N	N 64K 64k	Y			2012 2	012	bare source
oc6502 http://finitron.ca beta Robert Finch		kintex-7-3 James Brakefi 6			197 ## 3				Х	verilog			N 64K 64k				2012 2	012	bare source
pu6502_true_https://opencore stable Jens Gutschmidt		kintex-7-3 James Brakefi 16			159 ## 3				х			,	N 64K 64k				2008 2	018 cycle accurate	
pu65c02_true https://opencore stable Jens Gutschmidt		spartan-6 James latch v 47	94 6		47 ## 3	14.7 0.	33 4.0	0.8	Х			yes N	N 64K 64k	Y			2008 2	7,000 0000000	
electronfpga https://github.co mature David Banks	6502 8 8		10	+-	450				IX Y				N 64K 64K		+	26	2014 2		uses T65 core
pga-64 http://www.synt stable Peter Wendrich pga-bbc https://github.cd.untested Mike Stirling	6502 8 8 ki	kintex-7-3 James Brakefi 22	10 6	2	156 ## 3	14.7 0.	33 4.0	5.8	X Y	vhdl	26 fpga64_co Y	yes N	65K 65K		+	26	2005 2		altera top level schematic
0 0		vintov 7.3 lames Perlisti	46 6	+	193 ## 1	147 ^	22 4 ^	24.0	х	vhdl	E frocCEO2	-			+	+			also ZX-spectrum retro project
ree6502 http://web.archi stable David Kessner adybug https://github.co.untested Arlet Ottens	6502 8 8 ki	kintex-7-3 James Brakefi 6	40 b	+	193 ## 3	14./ 0.	33 4.0	24.6	^	vhdl	5 free6502 Y	100			+	-	1999 2	000 http://www.sprow/microcoded 016 http://ladybug.xs4all.nl/arlet/fpga/6502/	
		kintex-7-3 James Brakefi 49	42 6	+	214 ## 3	14.7 0.	33 4.0	3.6	x	verilog	2 and proc V		N 64K 64K		+	_	2010 2	016 http://ladybug.xs4all.nl/arlet/fpga/6502/ 010 targeted to LCMXO2280	
attice6502 https://opencor beta lan Chapman n65 www.ip-arch.jp/ stable Naohiko Shimizu		arria-2 James Brakefi 49	72	+	214 ## c				^	sfl & TDF	3 ghdl_proc Y 8 m65cpu Y	yes N			+	\dashv	2010 2	rangered to ECIVIAUZZ80	
n65c02 https://opencore mature Michael Morris	0002 0 0 0.	arria-2 James Brakefi 4 spartan-6 James Brakefi 4		2	110 ## q					verilog	8 m65cpu Y 13 M65C02 Y	,	N 4K 4K		+	+	2001 2	020 https://github.com also a m65c02a version	micro-coded via F9408 soft sequencer
n65c02a https://github.com/Morris Michael Morris	6502 0 0 5	zu-3e lames portman mis	match 6	3	##	21 1 0	33 4.0	20.0	^ 1	verilog	61 M65C02A V	ves N	N 64K 64K	V	+	_	2013 2	enhanced 9/16-bit version of 65-002	PDFs on his figForth for M65C02A
ncl65 http://www.mic stable Ted Fried	6502 8 8 at		52 6	2	196 ## 3	14.7 O	33 4.0	64.2	x	verilog	1 mcl65 Y	yes N	N 64K 64K	Y	+	\dashv	2017 2	221 https://github.com/microcoded, cycle exact	excellent micro-coding LUT counts
ncl65 http://www.mic stable Ted Fried		kintex-7-3 James inserte 3		2	196 ## 1					verilog		yes N					2017 2		excellent micro-coding LUT counts
nega65 https://github.co untested Paul Gardner-Stephen		kintex-7-3 James bash script	6				33 2.0		X Y		114 machine Y		V 64K 64K				2017 2		seeks high performance
nega65 https://github.co untested Paul Gardner-Stephen	6502 8 8	James missing file	6		## v2		33 2.0		ΧY			yes N	N 64K 64K	Y			2017 2	23 Enhanced c65 running in FPGA	seeks high performance
ninicpu_morris https://github.com/Morris Michael Morris		spartan-6 Michael Morr 2	76 6		104		33 2.0	62.2			15 minicpu_c Y				31		2		RE: 8-bit CPU challenge of Arlet Ottens
nx65 https://github.com/Steve- Steve Teal	6502 8 8 zu	zu-3e James Brakefi 4	85 148 6	2	370 ## v2	21.2 0.	33 4.0			vhdl	5 apple1 Y	yes N	64K 64k	Y			2022 2		
pet_fpga https://github.cq stable Thomas Skibo	6502 8 8 ki	kintex-7-3 James Brakefi 10	52 6		242 ## 3	14.7 0.	33 4.0	19.0	Х	verilog	1 cpu6502 Y		N 64K 64k	Y			2007 2		
65 https://opencore stable Daniel Wallner	6502 8 8 ki	kintex-7-3 James Brakefi 5	75 6		291 ## 3	14.7 0.	33 4.0	41.7	IX	vhdl	7 T65 Y	yes N	N 64K 64k				2002 2	010 6502, 65C02 & 65C816; wide use	
6507lp https://opencore beta Gabriel Oshiro, Samuel		spartan-6-James errors				14.7	4.0			verilog	22 t6507lp Y	yes N	N 64K 64k	Y			2009 2		
6502 https://github.cd untested Ryu Kojiro	6502 8 8 zu		68 131 6		250 ## v2				Х			yes N					2019 2		www.youtube.com/watch?v=K3jH-f_r80E
65c816 https://github.com/RyuKo Valerio Venturi		cyclone-IV Valerio Ventu 16		_	25		33 3.0		1	vhdl	26 v6502 Y		N 64K 64k			_	2011 2		https://www.youtube.com/watch?v=K3jH-
65c816 https://github.com/RyuKo Valerio Venturi		cyclone-IV	75 112 6	-	25 333 ## v2	0.			I	vhdl	29 v65c816 Y	yes N yes N	N 64K 64K	Y	_		2011 2		https://www.youtube.com/watch?v=K3jH-
erreg total			07 6		200 ## 3				X	verilog	2 cpu				-	_	2007 2		sync memory, e.g. use block RAM
rerilog-6502 https://github.cc stable Arlet Ottens rerilog-65C02 https://github.cc alpha Arlet Ottens			27 98 6	+	370 ## v2				X	verilog verilog			N 64K 64K		+	-	2007 2		rewritten for 6LUTs, spartan6 version has blac
rerilog-65C02 https://github.cc alpha Arlet Ottens	0001 10 0 10		99 6	2		14.7 0.			^	verilog		yes N yes N			-		2011 2	018 http://forum.6502 16-bit data RAM "bytes"	boot ROM mapped to LUTs?
nd63701 https://opencor/planning Tsuyoshi Hasegawa		spartan-6 James Brakefi 14		1 2	31 ## 1				Х	verilog	6 HD63701 CC		V 64K 64K		+ +		2011 2	Used in Atari game console, 6801 clon	
ystem01 http://members beta John Kent, David Burne	0000 0 0	kintex-7-3 James Brakefield	6	1 3			33 4.0		^	vhdl		yes N			+ +		2003 2	009	=:
ystem68 https://opencore stable John Kent, David Burne		spartan-3 James Brakefi 22		4	46 ##	14.7 0.	33 4.0		X Y				N 64K 64K				2003 2	009 http://members.optushome.com.au/jekent/	
ystem6801 https://opencore stable Michael L. Hasenfratz	6801 8 8 cy	cyclone-3 James Brakefi 15	07 4	3	73 ## 3	14.7 0.	33 4.0	4.0	- 1	vhdl	15 wb_cyclon Y		N 64K 64K	Y			2003 2	009 http://members.o based on John Kent's 6801	tested on Apex20K, Cyclone & Straix boards
nc6803 https://opencore stable Dukov	6803 8 8					0.				system v	erilog Y	yes N					1999		ohn E. Kent, translated CPU core from VHDL to
8hc05 https://opencore stable Ulrich Riedel	6805 8 8 zu	zu-3e James vivado 11	06 117 6		485 ## v2		33 4.0		Х		1 6805	yes N	N 64K 64K	Y			2007 2	009	68c05 & 68c08 very different Fmax
8hc05 https://opencore stable Ulrich Riedel		kintex-7-3 James Brakefi 11			300 ## 3				Х	vhdl		yes N					2007 2	009	
lf6805 www.hitechglobproprietar Hitech Global	6805 8 8 st	stratix-1 Hitech Global 16			83	0.	33 4.0		1	propriet	ary Y	yes N		Y				6805 data sheets	
ystem05 https://opencore beta John Kent, David Burne		kintex-7-3 James Brakefi 8			204 ## 3			20.2	X Y	vhdl		yes N					2003 2	009 http://members.optushome.com.au/jekent/	
8hc08 https://opencore stable Ulrich Riedel		zu-3e James vivado 18			164 ## v2					vhdl		yes N			\perp		2007 2	009	68c05 & 68c08 very different Fmax
i8hc08 https://opencore stable Ulrich Riedel		kintex-7-3 James Brakefi 22		4	101 ## 1				Х		1 x68ur08	yes N			\perp		2007 2		
809_6309 https://opencore beta Alejandro Paz Schmidt		zu-3e James vivado 16		_	333 ## v2					verilog	5 MC6809_c Y	yes N	N 64K 64K				2012 2		does not match timing results of zynq+
809_6309 https://opencore beta Alejandro Paz Schmidt		stratix-5 James Brakefi 17		+	223 ## q1			14.3	AILX B	verilog	5 MC6809_d Y	yes N	N 64K 64k	Y		8	2012 2		
809_6309 https://opencor beta Alejandro Paz Schmidt 809_6309 https://opencor beta Alejandro Paz Schmidt		kintex-7-3 James Brakefi 19 arria-2 James Brakefi 16		-	175 ## 14					verilog	5 MC6809_d Y		N 64K 64K		44 13 44 13	8	2012 2		
oco3fpga https://opencori beta Alejandro Paz Schmidt	6809 8 8 ar	ina-z James Brakeri 16	ou A	+	145 ## q1	IO.U U.	3.0	9.5	WILY B	verilog verilog	5 MC6809_d Y		64K 64K		44 13	0	2012 2	015 6309 op-codes not implemented 015 http://www.daveb uses John Kent's 6809 & adds color co	mnuter SOC
nc6809 https://github.cc stable Greg Miller	6809 8 8	-++-	+	-	-++	+	-	1	-+	verilog	6 gd6809 Y	yes N yes N			44 13	8	2007 2		emphasis on cycle accuracy. DIP replacement
nc6809e beta Flint Weller		kintex-7-3 James gate level pr	imitives er 6	+	 	14.7 0.	33 3 0		-+	vhdl	26 core_6809 Y	,			44 13	8	1999	https://www.linke course work, ASIC orientation	
f6809 https://opencores.org/pro Robert Finch		artix-7 James Brakefield	6	5		21.2 0.			χ۷	system v	21 rf6809 Y	asm N	64G 64G		44 13	8	2022 2	122 http://www.finitro Different from rtf6809: 36-bit adrs. op	12-bit version, has inst. Cache
f6809 https://opencores.org/pro Robert Finch	0000	artix-7 Robert Finch 42	00 6	4	120 ## v2			2.4	χV	-jecom.		yes N	16M 16N		44 13	8	2022 2	122 http://www.finitrg Different from rtf6809: 24-bit adrs, op	
f6809 https://opencores.org/pro/Robert Finch		artix-7 Robert Finch 65		5	120 ## v2							asm N	64G 64G		44 13	8	2022 2		
tf6809 https://github.cq alpha Robert Finch		kintex-7-3 James many 75			106 ## 3					verilog					44 13		2012 2		see also rf6809 variant
ystem09 https://opencore stable John Kent, David Burne	6809 8 8 ki	kintex-7-3 James Brakefi 16	31 6	41	88 ## 3	14.7 0.	33 3.0	6.0	IX Y		40 cpu09I Y	yes N	N 64K 64K		44 13	8	2003 2		opencores download URL incorrect, use col E
051 https://opencore alpha Simon Teran, Jakas	8051 8 8 zu	zu-3e James area o 14			242 ## v2	21.1 0.	33 4.0			verilog	32 oc8051_to Y	yes N	64K 64k	Y			2001 2	016 8051 core includes several on-chip per	
054		kintex-7-3 James tunred 17		1		14.7 0.			ILX	verilog	32 oc8051_td Y	yes N	64K 64k				2001 2		
051 https://opencorg alpha Simon Teran, Jakas		spartan-3 Altium 18		1	50	0.			AILX	propriet	ary Y	yes N					2004 2	017 CR0140.pdf, CR011 frozen, asm, C, C++, schem, VHDL & Ve	default clock speed is 50MHz
ltium/TSK51A http://techdocs.proprietar Altium		virtex-6 CAST 820 sli 18		2					Х	propriet	ary Y	yes N	64K 64k			32	Ш	http://www.cast-ii Cast has uP related IP	several versions, FPGA kits
altium/TSK51A http://techdocs.proprietar Altium ast_8051 http://www.casbroprietar CAST Inc	8051 8 8 ki	kintex-7-3 James Brakefi 27		1 1	105 ## 3		33 1.0		Х	vhdl	7 i8051_all Y	yes N	N 64K 64k		\perp		1999 2	O3 ASIC	
Iltium/TSK51A http://techdocs.proprietar Altium ast_8051 http://www.cas.broprietar CAST Inc lalton_8051 www.cs.ucr.edu stable Tony Givargis	0000 0 0	virtex-5 Digital Core D 16	99 6			14.7 0.			ILX	propriet	ary Y	yes N	64K 64k				1999 1	also PIC, HC11, 68000, 680x, d32pro	full system with RAM
http://techdocs.proprietar Altium ast 8051 http://www.castproprietar CAST Inc lalton_8051 www.cs_urr_edu_stable logical by 10051 https://www.dcproprietar Digital Core Design		virtex-5 Digital Core D 16					22 4.0	2.2	V				C414 C41	v			1999 1		
http://www.dcsproprietar Altium	8051 8 8 vi 8051 8 8 ki	kintex-7-3 James Brakefi 26			105 ## 1				Х		9 i8051_all Y	yes N	64K 64k			_			
	8051 8 8 vi 8051 8 8 ki				105 ## 3			8.3	IX Y		8 light52_m Y	yes N	N 64K 64k				2012 2		~ 6 clocks/inst
http://www.dcsproprietar Altium	8051 8 8 vi 8051 8 8 ki 8051 8 8 ki	kintex-7-3 James Brakefi 26	22 6	1 1	154 ## 3 83 ## 3	14.7 0.	33 6.0 33 4.0	8.3	X Y		8 light52_m Y 49 mc8051co Y	yes N yes N	N 64K 64K N 256 64K	Y			2012 2 1999 2	targeted to balanced	~ 6 clocks/inst
	8051 8 8 vi 8051 8 8 ki 8051 8 8 ki 8051 8 8 ki 8051 8 8 ar	kintex-7-3 James Brakefi 26 kintex-7-3 James Brakefi 10 kintex-7-3 James Brakefi 30 artix-7-3 Ted Fried 3	22 6 22 6 12 6	1 1 1 2	154 ## 1 83 ## 1 180	14.7 0. 14.7 0. 0.	33 6.0 33 4.0 33 8.0	8.3 2.3 23.8	X X	vhdl vhdl verilog	8 light52_m Y 49 mc8051co Y 3 mcl51_TO Y	yes N yes N yes N	N 64K 64K N 256 64K N 64K 64K	Y			2012 2 1999 2 2016 2	targeted to balanced targeted to balanced www.oreganosyst fast 8051, version available with floation thicks://github.com/micro-coded	
	8051 8 8 vi 8051 8 8 ki 8051 8 8 ki 8051 8 8 ki 8051 8 8 ki 8051 8 8 ar 8051 8 8 ki	kintex-7-3 James Brakefi 26 kintex-7-3 James Brakefi 10 kintex-7-3 James Brakefi 30 artix-7-3 Ted Fried 3 kintex-7-3 James Brakefi 19	22 6 22 6 12 6 91 6	1 1 1 2 1 32	154 ## 3 83 ## 3 180 133 ## 3	14.7 0. 14.7 0. 0. 14.7 0.	33 6.0 33 4.0 33 8.0 33 5.0	2.3 23.8 4.4	X X X	vhdl vhdl verilog verilog	8 light52_m Y 49 mc8051co Y 3 mcl51_TO Y 66 digital_cor Y	yes N yes N yes N yes N	N 64K 64K N 256 64K N 64K 64K 64K 64K	Y			2012 2 1999 2 2016 2 2000 2	targeted to balanced 113 www.oreganosyst fast 8051, version available with floatii 114 https://github.com/micro-coded	~ 6 clocks/inst
	8051 8 8 vi 8051 8 8 ki 8051 8 8 ki 8051 8 8 ki 8051 8 8 ki 8051 8 8 ar 8051 8 8 ki	kintex-7-3 James Brakefi 26 kintex-7-3 James Brakefi 10 kintex-7-3 James Brakefi 30 artix-7-3 Ted Fried 3	22 6 22 6 12 6 91 6	1 1 1 2 1 32	154 ## 3 83 ## 3 180 133 ## 3	14.7 0. 14.7 0. 14.7 0. 14.7 0. 18.0 0.	33 6.0 33 4.0 33 8.0 33 5.0 33 3.0	8.3 2.3 23.8 4.4	X X X Y	vhdl vhdl verilog verilog system v	8 light52_m Y 49 mc8051co Y 3 mcl51_TO Y	yes N yes N yes N yes N yes N	N 64K 64K N 256 64K N 64K 64K 64K 64K Y 64K 64K	Y			2012 2 1999 2 2016 2	targeted to balanced www.oreganosyst fast 8051, version available with floation https://github.com/micro-coded https://www.pulse intended for Max10	~ 6 clocks/inst

_uP_all_soft folder	opencores or prmary link	status	author	style /	Jata SZ	FPGA	repor		LUTS Dff	St blk	F max	e tool	MIPS	clks/ KIPS	ven o	src #s		tool	fltg -		max l		adr 4	# pip	e start last	secondary web	note worthy comments
r8051	https://github.co	stable	Li Xinbing		8 :	8 kintex-7				5 1		## 14.				verilog :			N N	64K			mou re	- в пен	2015 2019	IIIIK	
t51	https://opencore		Andreas Voggeneder	8051	8 :		7-3 James			5 1				4.0 6.						64K				+	2002 2010		8052 & 8032 8032 SoC
turbo8051	https://opencore		Dinesh Annayya	8051			7-3 James			5 1		## 14.					4 oc8051_to								2011 2016		includes perpherials
am9080	https://opencore		Moshe Shavit	8080			7-3 James			5		## 14.		9.0	Х	vhdl 3	1 cpu	Y yes	N N	64K	64K	Υ			2917 2018	https://en.wikichi	emulation of AM9080 using bit-slice & has VHDL for AMD bit-slice chips
am9080	https://opencore		Moshe Shavit	8080	8 8		7-3 James			5		## 14.		9.0	X Y	vhdl 3	1 sys9080	Y yes	N N	64K		Υ		\perp	2917 2018	https://en.wikichi	emulation of AM9080 using bit-slice & has VHDL for AMD bit-slice chips
cpu8080 ep8080	https://opencore	0100.0	Scott Moore	8080			7-3 James			5		## 14.		9.0 9.	7	verilog :	1 m8080	Y yes	N N	64K	64K	Υ	\vdash	_	2006 2016		includes VGA display generator, three variants
light8080	https://gitnub.co	beta	C.H. Ting Jose Ruiz, Moti Litoche	8080 8080	8 8		7-3 James 7-3 James			5 :	247	## 14. 14.		9.0 5. 9.0 58.		vnai 4		Y yes Y yes				Y	+	+	2002 2016	8080 data sheets	initialized Lattice memory blocks work related to eP16 targeted to area, includes UART, interiolder versions have both VHDL & Verilog
pmd85	https://github.co	om/PetrM		8080			r-3 Jannes	Diaken	154	' '	247	24.	0.33	3.0 30.			8 sys_top	Y ves	N	64K					2007 2013	https://www.vou	Czechoslovakian PC using Intel 8080 clone, for use in MISTer
sys9080	https://github.co	stable	Zoltan Pekic	8080	8 8	8										vhdl 1	5 sys9080	Y yes	N N	64K	64K	Υ			2017 2023	https://opencores	8-bit 8080 CPU based on 29XX bit-slice series of devices AMD 1978 51 pge ap note
vm80a	https://github.co		1801BM1	8080	8 8					4	104					verilog									2014 2018		Two versions of Soviet i8080a reverse engineered from silicon die, 607 4LUTs, 104MH
g185	http://simlab.ec		Alex Miczo	8085	8 8		7-3 James	gate leve	l design	5		14.	0.33	4.0	Х		1 i8085	1 903	N N	64K	0.410	Υ			1993	http://www.fpga.	also a TTL implementation in VHDL
my8085light			Debtanu Mukherjee	8085	8 8	-				\bot							7 my8085		N	64K			3	8	2020	https://opencores	light weight 8085 with 18 inst
ssppu	https://github.co	,		8085					4240	5 6	200			3.0 59.		vhdl 2		asm	N N	64K		Y 5			2022	https://archive.or	SAP-1 (Simple-As-Possible) architectur small subset of 8085
ep994a ep994a/icv99	https://github.co	stable	Erik Pieni Erik Piehl	9900 9900	16 1		7-3 James	вгакет	1340	- :	286	## 14.	0.83				0 ep994a 9 tms9900			64K				16	2016 2019	https://hackaday.	TI 990 emulation also tms9902 (uart) core by Paul Urbanus? TI 990 emulation also tms9902 (uart) core by Paul Urbanus?
ao68000	https://opencore		Aleksander Osman	68000			James	Brakefi	3479	A 6	169	## a13.					1 ao68000		N	4G				10	2010 2012	ittps://ilackaday.	uses microcode, instruction prefetch buffer
aoocs	https://github.co	beta	Aleksander Osman	68000	16 1	L6 cyclone-	-2 Aleksai	nder O: 2	26227	4 2 65		## q10.	0.67	4.0			2 aoOCS	om yes	N	4G	4G	Υ			2010 2011		uses ao68000 core, Amiga chip set em Wishbone Amiga OCS SoC
aoocs	https://github.co	beta	Aleksander Osman	68000		L6 kintex-7	7-3 James	altera pin	nitives	5		## 14.			I Y	verilog 2	2 aoOCS	om yes	N	4G					2010 2011		uses ao68000 core, Amiga chip set em Wishbone Amiga OCS SoC
aoocs	https://github.co		Aleksander Osman	68000			James			4 2 43		## q18.		4.0 0.		verilog 2	2 aoOCS	om yes	N	4G					2010 2011		uses ao68000 core, Amiga chip set em Wishbone Amiga OCS SoC
aoocs	https://github.co		Aleksander Osman	68000	16 1		-1 James			4 2 67	45	## q18.	0.67	4.0 0.			2 aoOCS		N	4G	4G	Υ			2010 2011		uses ao68000 core, Amiga chip set em Wishbone Amiga OCS SoC
apollo_68080			Gunnar von Boehn			L6 cyclone-	-V Gunna	r von Boe	hn	++	+	_	1		+	vhdl	fucoi.	Y yes	N	4G	4G	Y			2012 2022	http://www.apoll	sells Amiga card, "68080" with 64-bit i claims very fast FPGA versions
fx68k i68	http://fx68k.fxat		Jorge Cwik Frederic Requin	68000 68000	16 1 32 1		2 Freder	sneed	1900	4 4	180	+	1.00	6.0 15.	8 1	system v	1 i68	Y yes Y yes	N N	4G 4G		Y			2018 2021	nctps://gitnub.com	Cycle accurate, see http://atari-forum.com/viewtopic.php?f=28&t=34730#p358139 for use with Minimiz micro-coded on stack machine
i68	https://github.co		Frédéric Requin	68000			3 Frédéri			1 9	90	+		6.0 7.		verilog 3				64K					2009 2012		A Size-Optimized Microcoded 68000 C Stack based CPU with Forth-like microcode
k68	https://opencore		Shawn Tan			L6 kintex-7				5		## 14.						Y yes	N N	4K	4G	Υ	1 1	16	2003 2009		68K binary compatible
m68k	https://github.co		Salvador Garcia	68000	32 1	16										vhdl 1	3 cpu3017								2018		simplified 68K
mc68kods	https://sites.goo	beta	Olivier De Smet	68000			7-3 James			5		## 14.	7 1.00	8.0	Y	vhdl 1	0 mc68kods				\Box			I	2011		SOC for HP9816 computer emulation
rf68000	https://opencore		Robert Finch			L6 zu5e										system v		Y yes	N N	4G		Υ			2008 2022		mc68000 similar core, BCD instructions have variances
rtf68ksys	https://opencore		Robert Finch			L6 spartan-				1 12 17	_	## 14.					9 rtf68kSys	. 100	N N			Υ		16	2011 2011	https://github.com	based on Tobias Gubener's TG68
suska-III	http://www.exp		Wolfgang Forster	68000		L6 arria-2	James	Brakefi	7388	4	55	## q13.	0.67	4.0 1.	3 I		1 wf68k00ip		N N	4G		Υ			2003 2013		for use as an Atari ST
terracresta tg68	https://github.co		Darren Olafson Tobias Gubener	68000	16 1	L6 kintex-7	7 2 1	Dar-lar-fi	2224	5	44	11	7 0.67	4.0 3.	1 2 V	verilog 5	0 TG68_fast	Y yes	N A	4G 4G		Y			2018 2022		FPGA compatible core of Nichibutsu N fx86k & t80 cores TG68 - execute 68000 Code for use with Minimig
tg68kc	https://opencor		Tobias Gubener Tobias Gubener			L6 kintex-7				-	44	## 14.	0.67				3 TG68doc0	y yes		4G		Y			2013 2021		68020 ISA (68000, 68010 & 68020 choice)
v1 coldfire	https://www.silv		IPextreme			L6 cyclone-				1	80	_	0.89			verilog	10000000	Y yes				Y			2008	https://www.silva	free for Altera 3500 LUTs on Stratix-III
whitham 68k	https://www.iwl		Jack Whitham			L6 kintex-7						## 14.				vhdl		Y asm		4G				16	2002 2003		university project, 68020 subset read thesis, code generator for top modules
cf_ssp	https://opencore		Tom Hawkins	?												confluence		Υ	N						2003 2009		confluence to VHDL CF State Space Processor
neogeo	https://github.co	om/Mazar	Murray Aickin	68000, z80	0 16 1	16									I Y	verilog									2023	https://en.wikipe	port of Neogeo Core (video arcade CycloneV, open hardware, retro gaming
gup	https://opencore	stable	Kevin Phillipson	68HC11					925	1 1		## q13.			3 I	vhdl 2	5 gator_upr	Y yes	N N	64K		Υ			2008 2011	https://www.mil.	top level is schematic
hc11core	http://www.gmv					8 kintex-7				5		## 14.					1 hc11rtl		? N	64K			3	8 :	2 2000	6811 data sheets	restricted use license, with corrections
system11	https://opencore		John Kent, David Burne	68HC11 AA64	64 3		7-3 James			5		## 14.		4.0 10.						64K 4G				22	2003 2009	http://members.c	known bugs & untested instructions
legv8 legv8	https://github.co		Warren Seto Seninha phillbush	AA64			7-3 James	вгакетіеіс	1	5		## 14.	7 1.00	1.0		verilog 2	2 arm_cpu	Y yes Y asm	N N			Y 10 Y 10) :	22	2018 2019		coursework, limited ISA, 3 versions single cycle, inst: LDUR, STUR, ADD, SUB, ORR, single cycle & pipeline versions course project
legv8	https://github.co		Warren Seto				7-3 James	Brakefi	731	5 3	154	## 14.	7 1.00	1.0 210.	5 X R	verilog 2	2 arm_cpu		N			Y 10			2018 2019		coursework, limited ISA, 3 versions pipelined, inst: LDUR, STUR, ADD, SUB, ORR, AN
legv8	https://github.co		Warren Seto	AA64	64 3		7-3 James			5 2		## 14.					2 arm_cpu		N	4G		Y 10			2018 2019		coursework, limited ISA, 3 versions inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, B,
legv8	https://github.co	om/mattce	Matthew Olsson	AA64	64 3	32 kintex-7	7-3 James	Brakefi		5 2		## 14.				verilog		Y yes	N	4G		Y 10		32	2018 2019		another implementation legv8 from Patterson & Hennessy 2017
16bit_relay_up	https://relaiscon	WIP	Peter Prikasky	accum	16 1	16							0.67	4.0		schematic			N	64K	64K	N 16	3	4	2023	https://hackaday.	min Accum uP: PC, Accum, SR & IR reg Excel macro simulator; imm, abs & indirect adr
495_cpu	https://github.co	om/Totorc	Brian Cheng	accum											1		top_level	Υ	N			Y 14	ı		2019 2020		very basic simple & complete doc
8bit-verilog_mc	u	stable	Josh Friend	accum	8 8	o zu-ze	James	timing	392	5 :	500	## v20.	0.33	2.0 210.	5 X	verilog 1	1 cpu			512	512	Y 16	5	_	2012 2012		for class project, small data stack PB clock, students to add features
acc	https://github.co	stable stable	Juan Gonzalez-Gomez Juan Gonzalez-Gomez	accum	15 1	15 zu-3e	James 7-3 James	DFF ex	88	5 1	227	## v21.	0.67	2.0 865.	2 IX	verilog :	1 acc2	Y yes	N N		4K	_	-	_	2016 2016	https://github.com	26 chptr course using Apollo Comman ??why LUT count different from agenorm
acc agcnorm	https://github.co	0100.0	Dave Roberts	accum	15 1		-3 James		00	4 :		## 14.					5 AGC	Y yes	N Y	4K		N 11	+	1	1962 2012	https://github.com	Apollo Guidance Computer via 3-input NOR gate emulation
ahmes	https://github.co		Fabio Pereira	accum	8 3		7-3 James			5 .		## 14.					3 ahmes		N N			Y 15		1	2016 2017	http://embedded	systems.io/ahmes-a-simple-8-bit-cpu-in bare CPU with no RAM
asip38	https://aaltodoc.			accum	32 3		James		2962 1056			## v22.					4 top		N Y			N 31		4	2018 2021	http://www.kolur	Application-Specific Instruction set Promissing prog & data mem, missing mult
asip38	https://aaltodoc.	.aalto.fi/b	Lauri Isola	accum			James			5 4 35		## v22.:	1.00	1.0 33.	8 X Y		4 asip38	Y asm	N Y	16K	16K	N 31	4	4	2018 2021	http://www.kolur	Application-Specific Instruction set Promissing prog & data mem, missing mult
ben_eater_8bit	https://github.co		Paul Kappmeyer	accum												schemat !										https://github.com	Digital schematic, Ben Eater uP
ben_eater_up	https://github.co			accum	8 8	8	\perp	$\sqcup \sqcup$	\perp	+	\vdash	_	1		\bot			1 03111	N	256		Y 10		\perp	2020	https://eater.net/	based on Ben Eater's tutorial on building an 8-Bit breadboard computer
ben_eater_up	nttps://github.co		Humberto Silva Naves	accum	8 8		+	\vdash	\rightarrow	++	+	+	+		+		4 computer		N N	256		Y	+	+	2015 2019	nttps://eater.net/	Ben Eater's 8-bit breadboard compute microcode?
ben_eater_up ben_eater_up	https://github.co https://github.co		Ken Jordan	accum	8 8		+		-+	++-	+-+	_	+		+			. 03	N N	256 256		Y	+	+	2015 2019	nttps://eater.net/	Ben Eater's 8-bit breadboard computer
ben_eater_up bit-serial	https://github.co https://github.co		XarkLabs Richard Howe	accum	16 1		lamo-	arrors is:	t bkRAM	5	+ +	##21	1 0 67	51.0	++	*****	8 computer 5 top	r asm	N N	256 4K		N 15		+	2015 2019	nttps://eater.net/	Ben Eater's 8-bit breadboard computer bit serial, 16-bit uP, very simple supports Forth
blue	https://energer		Al Williams	accum			-3- James			4	63	## V21.	7 0.67	1.0 41.	1 X	viidi '		veb	N	4K		N 16	1	2	2009 2010	1	derived from Caxton Foster's Blue http://www.youtube.com/watch?v=dt4zez7P8
blue_fpga	https://github.co	om/Gecke	Jaime Centeno	accum		open con-	-3 James	remov	1023	++-	0.5	mm 14.	0.0/	1.0 41.	- ^		7 system		N		4K 4K			2	2009 2010	1	gate level png's, simulator exe
c16	https://onencor	stable	Jsauermann	accum			-3-James	Brakefi	1751	4 16	57	## 14	7 0.33	1.0 10.	7 X	vhdl 2	2 Board_cpi		N	64K			+	5	2003 2012	i e	8080 derivative, optional UART, 8-bit r xilinx 4K RAM primitives
c88	https://github.co	0100.0	Daniiel Bailey	accum			7-3 James			5 2		## 14.	7 0.33	2.0 8.		vhdl 2	5 C88	Y asm	N			Y 10		8	2015 2015	https://www.you	only 8 memory locations used 3658 Dff, doesn't infer block or LUT RAM
c88	https://github.co	alpha	Daniiel Bailey	accum	8 8		-3-James		2664	4 2	54	## 14.	7 0.33	1.0 6.			5 C88	Y asm	N			Y 10		8	2015 2015	https://www.you	only 8 memory locations used 3785 Dff, doesn't infer block or LUT RAM
cardiac	https://opencore		Al Williams	accum			-3-James			4				1.0 38.		verilog 1		Y asm	N			N 10		T	2013 2019	https://www.cs.d	CARDboard Illustrative Aid to Comput: 3 digit BCD arithmetic
classic_HP_calc	https://github.co		Brian Nemetz			LO kintex-7	7-3 James	Brakefi	1750	5 3	233	## 14.	7 0.17	10.0 2.			5 classichp_		N			N 40		7	2012		processor & ROMs for HP-55, 45 & 35 includes LED display driver & UART, for Papilio
cpu_mcnally	https://www.sou			accum			\perp	oxdot	\perp	+	\vdash		1			system veri		Υ		4K		_	++	\perp	2011		for course, SystemVerilog HDL - Examp possibly same as simplecpu
e0c6200			Adam Gastineau	accum	4 1		4	\vdash			\vdash		1			system v 5		Υ	N		4K			_	2023 2023		Tamagotchi P1 for Analogue-Pocket/MiSTer, based on Epson E0C6200 uP
eight32	https://github.co	3111/1001113	Alastair M. Robinson				-4 Alastai	-	1300	4	133		1.00				7 eightthirt	Y yes	N	500M		Y 28	3	8	2019 2023	https://retroramb	5-bit op-code & 3-bit reg # full tool set, see github page for ISA description
fogs4 Phit	nttps://github.co		Howard Mao	accum			7-3 James 7-3 James			5 2		## 14.		2.0 59. 3.0 85.		verilog 1	3 ez8_cpu		N	256		V 10	+	2	2014 2014	nttp://zhehaomad	not sure inferred RAM correct?
fpga4_8bit_up_ fpga4_up8_12	http://www.fpg		Van Loi Le Van Loi Le	accum						5 :		## 14.			3 X		computer microcont		N N	96	128	Y 10	1	2	2016 2016	book: LaMeres Int	
rpga4_up8_12 hack	http://www.fpga	errors	Van Loi Le Jegor van Opdorp	accum	16 1		7-3 James	uegenera	ite design	1	1	## 14.	0.33	1.0	+			v	N Y	32K	224	N	+	2	2016 2016	1	educational, simplified PIC12 incomplete SystemVerilog version of the course materials on hardware design
hack	https://github.co	om/theasi	Jegor van Opdorp Peter Clarke	accum	16 1		+	\vdash	\rightarrow	+	+	+-	+		У	system veri verilog 2	2 cpu	v	N Y	32K		N N	+++	2	2021	https://www.pop	CPU used to run Tetris book: Elements of Computing Systems
hack	https://github.co			accum					\rightarrow		 		1		1 "	verilog 2	- cpu	Y	N Y	32K			1 +	2	2021	cps.//www.iidili	educational formally verified version of the Nand 2 Tetris course using Coq
hack		,	Rafael Almazar	accum	_		1 1		\rightarrow		1 +	_	1		1		4 microproc	Y	N Y				1 +	2	2021	1	cites: The Elements of Computing Systems: Building a Modern Computer from First Pr
hack	https://github.co			accum			Wu Ha	not co	267	1 4	1 1				L	verilog 2			N Y	0.410			1 1	2	2020	https://www.nan	CPU used to run Tetris book: Elements of Computing Systems
hack	https://gitlab.com	m/x653/n	Michael Schroder	accum	16 1	16					+		1		1	verilog 2	4 cpu	Υ	N Y	32K	32K	N	+	2	2023	https://www.nan	CPU used to run Tetris book: Elements of Computing Systems
hamblen_scom			James O. Hamblen	accum	16 1	L6 cyclone-	-1 James	altera	00	4 :		## q18.			7 I	verilog :	1 scomp		N N	256	256	N 4	ı		2008		from Hamblen 2008 "Rapid prototypin tiny edu, high IO count
hamblen_scom			James O. Hamblen	accum	16 1	L6 cyclone-			196	4 :	166	## q18.	0.67	2.0 283.	5 I	verilog 2	DE2_TOP		N N	256					2008	http://hamblen.e	from Hamblen 2008 "Rapid prototypin tiny edu, high IO count
hrm-cpu	https://github.co	untested	Alexandre Dumont	accum	8 1	16							1			verilog		Y	N	1	- 1	Y 16	2	- 1	2018 2019	1	modelled on "Human Resource Machine"

Mary 1967 - 16 - 16 - 16 - 16 - 16 - 16 - 16 -	_uP_all_soft folder	opencores or prmary link status author	style / g to clone	FPGA		om LUTs	Dff 5	E ram	F max	e too	MIPS /inst	clks/ KIPS inst /LUT	ven dor	Src #sr code file		tool f	ltg ', pt T		max byte inst adrs			start la		secondary web link note worthy comments
Martine Martin Martine Martine Martine Martine Martine Martine Martine Martine		https://github.com/slcz/hi Silei Zhang	accum 8 8	8			İ							verilog 30	hummingb					27 3		20	020 h	ttps://www.bigm 4-bit "nibbler" expanded to 8-bits, TTL picture of TTL breadboard
See Level 1 and 1								1	340	## 14.														
See Meer Configure 1. Mar. Section 1. Mar. See Meer Configure 1. Mar. See M																								
March Marc							7 6	1				1.0 72.) IX	vhdl 2	lem1 9ptr	Y asitt	N Y						CUU	
The control of the co	lem16_18		accum 16 1	8 kintex-7-3	James Br	akefi 483						1.0 97.		vhdl 2	lem16_18r	1		256	1K		1	2010 20	018	variable bit-length memory read/write op-codes coded, untested
West Service S								1															_	
March Marc								1															-	
New Process of Control 1989 1989										## 14.										2.4			020 h	
See	lgp30	http://www.e-base stable Stanley Frankel	accum 32 3	32										Y vhdl 42	LGP-30	Y yes	N	4K	4K N		3			FPGA version of LGP30 drum computer, also LGP21, RPC4000, 65F02
Self-order of the control of the con			accum 8 8	8 cyclone4	Martin So	choe 162)	scala 2						9 3	16			
Control Cont					James Br	aketi 8	8 A	1 3	230	## q13.	1 0.17	1.0 443.	5 I		risc_core					256 5	7			
Section of the control of the contro					James ne	eeds 364	4 6		1	## 14.	7 0.67	2.0	+		microproc		-							
Seminor Membro M			accum 16 1	.6												-	N			25				ttps://en.wikiped Mano uP implementation, course proj different use of sayeh: simple & yet enough
Monthe Month Mark Mark Mark Mark Mark Mark Mark Mark) X				N			4				
The state of the s													_							8				
See Control of the Co													3 X			Y	N N							
The second control property of	mimafpga		accum 24 2	24										Y vhdl 32	! mimappro	Υ	N			19		20	019	Minimal Machine processor taught at has testbench
Section 1985 1	misc16		accum 16 1	.6 zu-3e	James Al	ltera mem	70 6		500	## v21.	2 0.22	1.0	 	Y vhdl 9	misc_forth	Y yes	N	64K	64K N	10		20	021	16-bit minimal CPU which only has a single instruction 'mov'
mary mary mary mary mary mary mary mary					James Bri	акеті 19.	/ /8 6	++-	500	## V21.	2 0.22	1.0 558.	* ^	B Vnai 1	misc	y yes	N V			7	\vdash			
Mart Part			accum 31 3:	31							上十		L	verilog 29	mix	Υ	Υ			49 4	8			ttps://en.wikiped binary version of the MIX-Computer as described in "The Art of Computer Programmi
Margin Control Contr														VIII Z.		Y asm	N	64K	64K Y	31				8-bit microcontroller developed at NIIT University, course materials include full RTL &
Marcol M					James ac	dded 18	5 6		357	## 14.	7 0.33	1.0 637.	1 X	vhdl 8	cpu	Υ	\dashv			10	\vdash	2014 20	016	
Mary							+ +			_	+ +		+			+ +	\dashv				-			
Section Company Comp					James Br	akefi 3428	8 6	1	155	## 14.	7 0.33	3.0 5.	х	vhdl 28	cpu_top	Υ	N	64M	64M Y					
Marting Mart		https://opencon alpha Stefan Istvan	accum 16 8	8 kintex-7-3	James Br	akefi 22	3 6		105			1.0 316.	3 X	4C11105 3		-				16	16			
March Control Contro																								
Segolgian Description of the Part Company Configuration of the Part Compan					lames Br	akofi 220	0 6	++-	556	## 14	7 0 22	1.0 707	,						4K V	30	\vdash	20	014 <u>n</u>	
Sepanting Sepant													1 X			Y asm	N N		1K Y	12 3		2017 20	021 h	
See -	орс.орс3сри	https://github.co stable revaldinho	accum 16 1	6 kintex-7-3	James re	duce 174	4 6		526	## 14.	7 0.30					Y asm	N N	64K	64K N	13 3		2017 20	021 <u>h</u>	
The part Section Sec	орс.орссри				James re	duce 10:	1 6		526	## 14.	7 0.15	4.0 195.	4 X		орссри		-							, U
Part				_	1 D-	-l61 451	7 6		425	## 11	7 0 22	4.0 220								24				
Property													_			. ,,	-							
Section Sect					Janies Di	dkell 10.	1 1		70	## 14.	7 0.33	4.0 30.	, ^			1 903	** **			12			_	
## 1	popcorn	http://www.fpga stable Jeung Joon Lee	accum 8 8	8x kintex-7-3	James Br	akefi 26			347	## 14.	7 0.33	1.0 428.	4 X			Y	N	64K	64K Y	43				
pumplish these / pumpli																								reduced version of parwan from VHDL: Analysis and Modeling of Digital Systems, 1993
pumples interfered that pumples of the pumples of t	P-1-0		accaiii 0 c	o militex / 3									5			1 03111								
The time of the property of th										_			1			. 03111								
Internation				8 zu-se	James Br	akeri 230	0 131 0	 '	450	## V21.	2 0.67	2.0 656.		VIII.01 0	myco	Y asm	IN	41.	48	14	\vdash	20	020 h	
State Above Share State Above Share State Above Share State Above Share State Stat	risc_cpu		accum 8 8																	8		20	017	
State Company State																-					16			
simple 11 go blasses (fell-this com/morance) are Back as comm 8 8 8 1 1 1 1 1 1 1					James no	0 LU1 48	8 6		200	## 14.	7 0.10	4.0 104.	2 X	vhdl 15	mp_struct					5				
State Stat							1 1			-						T dSIII	IN	U++K	U4K					
1300								++-																
1886 1887	t180-cpu				James by		-						-			Υ	N N			182				
Intercontage Tries Active Activ	td4												_		td4_top		-							1,7,1,1
Interface Inte																V				20				
15-100 1155 15-100 1155 15-100 1155 15-100 1155 15-100 1155 15-100 15-100 15-100										_	_						-			10	10			
https://genery http		https://github.com/Maste Felix Queißner		8										vhdl 2	tis100			256	256 Y	13		2015 20	016 <u>h</u>	ttps://en.wikipec programming/puzzle video game by Zachtronics Industries
1	tisc				James Br	akefi 19	5 6		87	## 14.	7 0.33	1.0 147.	1 X								2			
Up3 https://peoples stable Bruce Land accum Lip Street Pablo Salvadee etal accum Lip Street Stre					lamer Pr	akofi 44	1 6	++	270	## 14	7 0.32	20 67	1 4			Y	N	128	128	25	3			
Using leg								1 1				3.0 07.	^			+	\dashv	-+		-	"	2014 20	01/	
held, cpu https://fethabe.com/CGrass/ Charles Grassin accum a 16 Sapartana Charles Grassin accum a	usimplez	https://opencon stable Pablo Salvadeo etal	accum 12 1	2 stratix-2	Pablo Sal	lvade 48	8 4		134	q9.	1 0.17		9 1	vhdl 3	usimplez_c					8			h	
arm parris struct//booksite_simulatiol David Harris ARM 32 32 22 32 32 32 32 32 32 32 32 32 32						Grass 203	3 116 4	HE.	\Box	14.	7 0.20		Ш	vhdl 6		Y asm				14		2017 20	020 <u>h</u>	ttp://charleslabs. educational, very simple case statement program
arm harris http://booksite.simulatiol David Harris ARM 32 32 22	arm cou da				ry Iamas !!	IT DAM for:	nct & data	++	++	##24	1 1 00	1.0	+	proprietary	ton	Y yes	v	4G	4G V	\vdash	16	2/	n21	
arm_harris https://booksite_simulation David Harris ARM 32 32 32 32 32 32 32 3					James LL	DI RAIVITOTT	nat ox tidly b	+	\vdash	## VZ1.	1.00	1.0		system v 40	arm single	Y yes	N Y	4G	4G Y	\vdash	10	2014 20	015 h	
armusianhttps://github.com/0x050 nuslan armarmarmnuslanhttps://github.com/0x050 nuslan arm	arm_harris	http://booksite.simulatior David Harris						ш									N Y		4G Y			2014 20	015 h	
arm_rusian	arm_rusian	https://github.com/0xD50 ruslan			James LU	JT R/ 392	2 6		\Box			1.0	П	system veril	og ARM_Pipe	Y yes	Υ			\Box	16	20	019	from "Digital design and computer arc incomplete RTL, prob 4 student exercise
arm 42 32 32 22 32 32 32 32 32 32 32 32 32 32								++												\vdash				
arm-cpu https://github.com/navide/ https://githu	arm4u							++					А							80				
Complete-arm https://leithub.com/Vedan/ Vedant Raval arm 32 32 arm 32 32 arm 32 32 arm 33 32 arm 34 35 arm 35 32 arm								ш						verilog 14	сри	Y yes	N				32	2018 20	018	
core_arm https://open.core/ beta Konrad Eisele ARM 32 16 kintex-7-3 lames Brakef 129 6 3 250 ## 14.7 1.00 1.0 256M/256M 16 2004 2009 https://open.cor/ beta kints//www.clo_proprietar/ beta 16 2013 2018 Locartex.M3 data shł claims to acrtex.M3 data shł claims to mentioned at https://exew.do. proprietar/ beta 16 2018 Design, implementation and simulatiol probably course work nnarm ftp://ft.nwiks/j/develoge/ ARM. Cortex.A ASI.C ARM ARM ASI.C ARM ARM ASI.C ARM ARM ASI.C ARM ASI.C ARM ASI.C ARM ASI.C ARM ASI.C ARM ARM ASI.C <					James er	rrors	6		\Box	## v22.	1						N				8			
Cortex 3 http://www.clog/proprietar/ Tobias Strauch ARM 32 16 2013 cortex M3 data sh claims to be mature various academic papers, several projects cpu-arm https://sithub.com/techcl ARM 52 3 2 1 4 4 4 4 4 4 4 9 9 5 1 0 5 0 5 1 0 1 0 1 0 0 0 1 0 0 0 1 0 <				_	James P-	akofi 122	0 6	+ + -	250	## 14	7 1 00	1.0 201			main	y yes				80				
Copus arm https://github.com/teck.cd Ankit Solanki ARM 32 32 vhd 18 processor V yes V yes V yes V yes V yes V sol 16 2018 Design, implementation and simulation probably course work nnarm ftp://ftp.wikiped.gog ASIC ARM ARM 32 16 mentioned at https://en.wikiped.users por-rated LC area mentioned at https://en.wikiped.users por-rated LC area mentioned at https://en.wikiped.users por-rated LC area dual issue, includes fttp-gr & MMU& caches ARM Cortex_A https://develope ASIC ARM	_				James Br	anen 1235	* *	++-	250	## 14.	1.00	1.0 201.	^			yes		Z JUIVI Z	JUIVI	\vdash				
nnarm ftp://ftp://tg:/wdg.g/ untested Sheng Shen ARM 32 16 mentioned at https://ex-wikipedia.org/wiki/Amber. (processor core), an afoul of AR ARM Cortex_Anttos://develope ASIC ARM ASIC ARM ARM ASI 48 32 asic Xilin Asic Asic<		https://github.com/techce Ankit Solanki	ARM 32 3	32										vhdl 18	processor	Y yes	Υ	4G	4G Y	80				
ARM_Cortex_Antps://develope ASIC ARM ARM A9 32 16 arria V altera 4500 A 1050 2.50 1.0 583.3 asic Y yes Y 4G 4G Y 80 16 10 2012 https://en.wikiped.uses.pro-rated LC area dual issue, includes filtg-pt & MMU & caches								\Box	\Box		\Box		Ш				Щ						I	mentioned at https://en.wikipedia.org/wiki/Amber_(processor_core), ran afoul of ARI
										-			2					AC.	AG V	80	16 40	1	012 F	
			ARM M1 32 1		onera	4500			1030	+	1.00	1.0 583.	X	encrypted	1		N			80				ttps://www.arm. free use on Xilinx Vivado, encrypted RTL, uses Digilent A7 or S7 board, AIX bus interfac

_uP_all_soft	opencores or prmary link status	author	style /	data sz nst sz	FPGA		com LU		Signal Figure	F max	tool		s/ KIPS			#src files top	file 👸	tool flt		nax max	byte ts	adr 4	pipe		secondary web	note worthy	comments
ARM Cortex N	http://www.armproprietar	ΔRM	ARM M1	32 16	virtey-5	ARM 6	5nm 1	900	6	200		1.00	1.0 105.3	ΔIX	propriet	arv	٧	ves N	1 4	4G 4G	Υ		16 3	2007	https://en.wikined	ARM Cortex M0, M1 & M3 avail for FP	see viliny Xcell64
ARM_Cortex_R	https://develope ASIC		ARM R5	32 16		Xilinx	,511111 1		A	600	_		1.0	, AIA	asic	ат у	Y			4G 4G			16	2007	https://en.wikiped	uses pro-rated LC area	real-time interrupt handling
amber	https://opencore stable	Conor Santifort	ARM7	32 32	zu-3e	James a	rea o 3	105 1857	6 10	168	## v21.1	0.75	1.0 40.7	7 ILX	verilog	25 a23_				4G 4G	Y 80			2010 2017	https://en.wikiped	no MMU, shared cache	
amber	https://opencore stable	Conor Santifort	ARM7	32 32		James a		066 2382		175	## v21.1		1.0 36.4		verilog	25 a25_		yes N		4G 4G	Y 80) :	16 5	2010 2017	https://en.wikiped	no MMU	
amber		Conor Santifort	ARM7	32 32	MITTER 7 2	3 James Br					## v18.2		1.0 21.8			25 a25_		yes N		4G 4G	Y 80			2010 2017		no MMU	
amber oks8		Conor Santifort Kongzilee	ARM7	32 32		3 James Br	rakefi 6		6 2		## 14.7 ## 14.7		L.O 9.6	5 ILX		25 a23_ 8 oks8		/		4G 4G 64K 64K	Y 80	1	16 3	2010 2017	https://en.wikiped	no MMU, shared cache clone of KS86C4204/C4208/P4208, SA	2048 LUTs used as single port RAM
storm core		Stephan Nolting	ARM7	32 32	kintex-7-3				6 3			1.00		1 IX		16 core		yes N yes N			Y		32 8	2011 2014		Storm Core (ARM7 compatible)	I & D caches not compiled
storm_soc		Stephan Nolting	ARM7	32 32		3 James Br			6 3 4							40 storn		yes N	1 4	4G 4G	Y			2012 2015		STORM SoC	cache & no peripherals
zap	https://opencore alpha	Revanth Kamaraj	ARM7	32 32	kintex-7-3	3 James Br	rakefi 7	558	6 1 9	135	## 14.7		1.0 17.9			37 zap_1			I N 4	4G 4G	Υ		16	2017 2022	https://github.com	ARMv4T & Thumbv1	has cache & mmu
zap		Revanth Kamaraj	ARM7	32 32			nigh D 10		A 2 38				1.0 10.8	3 X		37 zap_1					Υ		16	2017 2022	ddi0100e_armv1-5	ARMv4T & Thumbv1	has cache & mmu
arm9-soft-cpu		Li Xinbing	ARM9			James vi		807 736			_		1.0 197.6	5		4 risclit					Y	-	_	2020)	ARMv4-compatible CPU core	no mult, interrupts or reg banks
arm9-soft-cpu arm9-soft-cpu	https://github.com/risclite	Li Xinbing Li Xinbing	ARM9 ARM9	32 32		James vi		098 778 914 1257	6 4		## v21.1		1.0 113.5	5		4 risclit				4G 4G 4G 4G	Y		_	2020		ARMv4-compatible CPU core	no interrupts or reg banks Dhrystone value: 1.2 DMIPS/MHz
army4_uarch	https://github.com/risclite	Grant Wilk	ARM9	32 32	zu-3e	James vi	rivado dof	914 1257	6	16/	## V21.1	1.00	1.0 42.6	Λ	verilog	4 arm9	_com Y	yes Y		4G 4G	Y		16	2020	https://grantwill.	ARMv4-compatible CPU core	Dnrystone value: 1.2 DMIPS/MHZ
armv4_uarch	https://github.com/granty	Grant Wilk	ARM9	32 32	max10	Grant W	/ilk 2	860	4	50	## a18.0	1.00	1.0 17.5	5 A	vhdl	18	Y	y C 3		4G 4G	Y		16	2020	https://grantwilk.o	custom uarch for the ARMv4 ISA on In	course work, con level is schematic
atmega8_pong	https://fr.wikive stable	Juergen Sauermann	AVR	8 16	spartan-3	3 James cl	lock c 2	767	4 1 10	53	## 14.7	0.33	1.0 6.3	3 X	Y vhdl	37 avr_f			1 6	64K 64K	Y 17		4	2017 2017		several projects using avr core	uses Sauermann core
atmega8_pong		Juergen Sauermann	AVR	8 16		3 James cl			4 1 11		## 14.7		1.0 6.0) X	Y vhdl	37 pacm	nan_N Y	yes N		64K 64K	Y 17		4	2017 2017		several projects using avr core	uses Sauermann atmega16 core
attiny_atmega_		Gheorghiu Iulian	AVR			James vi					## v21.1		1.0 43.1		Y verilog					4K 128K	Y 72			2018 2019	https://git.morgot	configurable AVR processor w/8 confi	gurations
avr_core avr_core		Rusian Lepetenok Rusian Lepetenok	AVR AVR	8 16	zu-3e	James Vi 3 James Br			6		## v21.1 ## 14.7	0.33	L.0 50.8 L.0 19.7		verilog	70 avr_0		yes N		54K 128K 54K 128K	Y 72		32	2002 2017		VHDL core also VHDL core also	
avr_core	https://opencon_stable	Juergen Sauermann	AVR	8 16	zu-3e	James bi		606	6 1 6	12/	## 14.7 ## v21.1	0.33	1.0 19.7	Y Y	verilog vhdl	20 cnu		yes N		4K 128K	Y 72		32	2002 2017		extended lecture on EPGA uP design	
avr_fpga	https://opencore stable	Juergen Sauermann	AVR	8 16	zu-3e	James vi	rivado 1		6 1 6		## v21.1	0.33	1.0	X	Y vhdl	20 avr f		ves N		54K 128K	Y 72		32	2009 2010	https://fr.wikivers	extended lecture on FPGA uP design	missing module in atmega8 pong vga
avr_fpga	https://opencore stable	Juergen Sauermann	AVR	8 16		3 James Br			6 1 6		## 14.7		1.0 24.7	7 X		20 cpu_	core Y	yes N		4K 128K	Y 72		32	2009 2010		extended lecture on FPGA uP design	
avr_fpga	https://opencore stable	Juergen Sauermann	AVR		kintex-7-3							0.33			Y vhdl	20 avr_f	pga Y	yes N		64K 128K	Y 72			2009 2010	https://fr.wikivers	extended lecture on FPGA uP design	missing module in atmega8_pong_vga
avr_hp		Strauch Tobias	AVR	8 16	RITTECA 7 S				6			0.33				10 avr_0	ore_om			4K 128K	Y 72		32	2010 2012	1	hyper pipelined (eg barrel) AVR	
avr8	https://opencon beta	Nick Kovach	AVR AVR	8 16	kintex-7-3	3 James Br	rakefi rhdl 2008 ι	174	6	418	## 14.7	0.00	1.0 792.2	2 X	verilog vhdl	1 rAVR		yes N		4K 64K	Y 17		4	2010 2010		Reduced AVR Core for CPLD	not a full clone, doc is opencores page
avr-cpu avrtinyx61core	riceps,//strides.cestable	Andreas Hilvarsson	AVR AVR	8 16		James Vi 3 James Br			6	194	## V21.1	0.00	L.0 51.5	5 X	VIIIGII	15 avr_c 1 mcu	- ·	yes N ves N		54K 128K	Y 72		32	2008 2009	1		
ax8		Daniel Wallner	AVR	8 16		5 James n			6 1		## 14.7		1.0 45.3		vhdl	14 A90S		ves N		4K 128K	Y 72		32	2002 2010		both A90S1200 & A90S2313	inserted fake inst ROM
classy_core_17		Andreas Schweizer	AVR	8 16		3 Andreas			4		## 14.7		1.0 151.2	2		8 top		yes N	1 6	4K 128K	Y 72		32	2019		adjuct to some custom logic	Implementing a CPU in VHDL parts 13
navre	https://opencore stable	Sebastien Bourdeaudu	AVR	8 16	kintex-7-3	3 James Br	rakefi	990	6	207	## 14.7	0.33	1.0 69.0	AILX	verilog	1 softu				64K 64K	Y 72	:	32 2	2010 2013	https://www.milk	AVR clone, part of www.milkymist.org	
openxir8		alorium technology	AVR	8 16	_										Y verilog				$\perp \perp$					2019	https://www.alori	AVR clone, Sno and Hinj Arduino com	https://www.youtube.com/watch?v=Drr1M9z1
pavr risc8softcore		Doru Cuturela Trammell Hudson	AVR AVR	8 16	kintex-7-3	3 James Br	rakefi 2	630	6 1	132	## 14.7	0.33	1.0 16.5	5 X		18 pavr		100		4K 4M	Y 72		32 6	2003 2009		superset of AVR	
riscesoftcore riscencu	https://github.com/osrese https://opencore_stable		AVR AVR	8 16	arria 2	Iamas II	DM param	eter errors	4	 	## a18.0	0.33	1.0	-		6 risc8					Y 92		16 3	2020 2020)	mostly compatible with the AVR instru	added 5 inst to AVR
softavrcore		Andras Pal	AVR	8 16	atrix-7-3		rivi paraili	eter errors	*		## 410. 0	0.33	1.0		Y verilog	15 v_rise 14 top	Y	yes N	1 6	4K 64K	Y 32		10 3	2019 2023	https://szofi.net/p	full implementation of AVR 2-stage pi	variants: VR2, AVR2.5, AVR3, AVR4 & AVR5
xmega_core		Gheorghiu Iulian	AVR	8 16		3 James Br	rakefi 1	116	6	120	## 14.7	0.33	1.0 35.6		verilog	34 mega				4K 128K	Y 72		32	2017 2018		8 AVR cores, 4 sets LUT counts posted	https://git.morgothdisk.com/VERILOG/VERILOG
c2650_mister	https://github.com/Grabu		c2650	8 8										_	Y vhdl & V	39 sys_t			1 3	32K 32K	Υ			2018 2020	https://en.wikiped	clone of Signetics 2650 uP	based on the IBM 1130, Altera project & PLL
hp86b		Olivier De Smet	Capricorr	n 8 8	spartan-3	3 James u	inresolved	xilinx interf	4		## 14.7	0.33	2.0		verilog	85 cpu			$\perp \perp$				64	2010	https://en.wikiped	uses PicoBlaze, emualtes HP86B	picoblaze uart uses LUT4s
cdc160		jadelsbach Brendan Bohannon	cdc160	12 12							14.7			×		2 cdc16	60 Y			4K 4K	64		20	2015	//	5413	and:
btsr1arch btsr1arch		Brendan Bohannon	CISC	32 16	kintov 7 3	3 James Br	rakofi A	762	6 10	167	## 14.7	1 100	1.5 23.3	X R X	vernog	149 bjx2 11 bsrex	runit V		N 2	56T 256T 64K 64K	Y 64		32	2018 2023	nttps://www.yout	64-bit regs, 16x inst, 48-bit VM is BtSR1, msp430 like, fltg-pt defined	BJX2 is superset of BtSR1, 4 data sizes
copro6502		David Banks	CISC	8 8				for each core	, 10	107	## 14.7	1.00	1.5 25.3	_	Y VHDI &		Y	yes i	14 0	34K 04K	1 04	+ +		2018 2023	https://stardot.org		M2 & 32016 cores selectable by DIP switch on Sp.
forwardcom	https://github.co stable	Agner Fog	cisc	32 32	atrix-7			248 4990		64	## v20.1	1.00	1.0 4.8	3 X	system v	18 top	Y	asm Y	6	32K	Υ	-	64	2016 2023			x86 adr modes, vector inst use width of vect reg
forwardcom	https://github.co stable	Agner Fog	cisc	64 32	atrix-7	Agner Fo	og 21	121 7392	6	56	## v20.1	2.00	1.0 5.3	3 X		18 top	Y	asm Y	6	32K	Υ		64	2016 2023	https://www.forw	x86 like, complete ISA, MMX & vector	x86 adr modes, vector inst use width of vect reg
Ic-2		Eric Frohnhoefer	CISC		kintex-7-3				6		## 14.7	0.0.	2.0			13 lc2_a		yes N	1 6	64K 64K	N 16			2002 2002	https://en.wikiped	from book: 978-0072467505 by Patt 8	educational, compiled via Synopsys
m2cpu		Zakary Nafziger	cisc	8 8				504 1058			## q22.1		5.0 1.7	7 1		27 m2cp		asm N	1 6	64K 64K	Y 75	4	7	2016 2018		micro-coded 8-bitter with 75 instructi	
one-der raptor16		Al Williams Steve Haywood	CISC	16 16		3 James Br	nissimg file		6		## 14.7 ## 14.7		1.0 2.7 280.2) v	verilog vhdl	1 rapto		yes N	I N 6	54K 64K	N	-	+	2009 2009	1	The One Instruction Wonder 8 data & 8 adr regs	no multiply, 8 adr modes
w450	errors		CISC	8 8				non-blockin	0		## 14.7		3.0	1		3 w450		yes iv		256 256	Y 8		4 3	2012		appears to be class project	3 versions of w450, used latest, patches caused
xproz		Herbert Kleebauer	CISC	16 16			chematic I						1.0		schemat			asm N		64K 64K				1993 1995		documentation in German	*.1 schematic design
z3	https://opencore stable	Charles Cole	CISC	8 8	arria-2	James Br	rakefi 3	495	A 2		## q18.0		3.0 4.4	4 I	verilog	3 boss	Y			28K 128K				2014 2014	https://en.wikiped	Infocom Z-Machine V3, youtube video	http://inform-fiction.org/zmachine/standards/
z-machine		Robert Baruch	CISC	8 8		James Br			A		## q18.0		3.0	- 1		15 plugh		N						2016	http://inform-ficti	Z-machine (Zork)	https://www.youtube.com/watch?v=2fNBkUCjl
t400		Arnim Laeuger	COP400	4 8	spartan-2				3 2	60			1.0 3.7	7 IX		36 t400			1 Y 6		Υ	\vdash		2006 2009		implementation of National's 4-bit CC	
cray1		Christopher Fenton	CRAY1	64 16		James u			b 15 1	127	## v21.1	0.00	1.0	X	verilog	46 cray_		7		1M 4M	N 128	5	36	2010 2015	CRAY data sheets	homebrew Cray1	24-bit address registers
cray1 cray2_reboot		Christopher Fenton John Kula	CRAY1 CRAY2	64 16		3 James Br	rakefi 13	403	0 19 10	127	## 14.7	6.00	1.0 56.6	X	verilog	46 cray gate & mo	sys_t Y		N 4		N 128 N 128			2010 2015	https://www.chris Cray 1, 2 & 3 docs	homebrew Cray1	24-bit address registers 32-bit address registers
aspida	https://opencore stable		DLX	32 32		James d	lated xilin	primitives	6	 	## v20.1	1.00	1.0	Х	verilog	10 DLX_	top Y	ves	14 25	4G 4G	14 128	1 3.	-0	2002 2009	c. ay 1, 2 & 3 u0CS	DLX DLX	compiled sync version
aspida	https://opencore stable		DLX	32 32		3 James d		586	6		## 14.7		1.0 71.7	7 X	verilog	10 DLX_		yes		4G 4G				2002 2009		DLX	compiled sync version
dlx	errors	Martin Gumm	DLX	32 32		3 James e			6		## 14.7				vhdl		Y	asm						1995 2014		University of Stuttgart, asic dsgn	case statmt others clause has problems
dlx_calvino		Alessandro Calvino	DLX	32 32	1									١	vhdl			/		4G 4G			32	2019	1	masters thesis	also supports Synopsys Design Compiler
dlx_chiara		Alessandro Di Chiara Nicola Vianello	DLX	32 32	kintex-7-3	3 James Br	rakefi 2	915	6	90	## 14.7	1.00	1.0 30.9	X	vhdl vhdl	32 a-dlx 37 a-dlx		yes N asm N		4G 4G			32 5 32	2017 2017		Course project, no RTL comments, VH masters thesis	
dlx_nicola dlx_palmiero		Nicola Vianello Christian Palmiero	DLX	32 32	kintev-7 3	3 James 4	lesion hein	rchy probler	6	 	## 14.7	1.00	1.0	1		37 a-dix 41 a-dix				4G 4G 4G 4G	\vdash			2015	1	Course project, VHDL to netlist (STM 4	five stage pipeline, forwarding, automatic hazar
dix_paimiero dix superscalar		Joachim Horch	DLX	32 32		3 James d			6		## 14.7		L.O	1	vhdl	41 a-dix 4 dix				4G 4G 4G 4G			32 5 32	1997 1998		Course project, VHDL to netlist (STM 4 Course project, Two inst/clock, doc in	
bobcat		Stan Drey	DSP	16 24			rakefi 1		6 1		## 14.7		1.0 44.0	Х		30 bobc	at_co Y			64K 64K				1998 2000		, , , , , , , , , , , , , , , , , , , ,	dead web links
dsp16	https://github.com/jotego	Jose Tejada	dsp	16 16		Jose Teja								1	verilog	12 jtdsp	16 Y	asm N		64K 64K	N 29		16	2020 2021		compatible with ATT WE DSP16	
dspuva16		Santiago de Pablo	DSP	16 16		3 James Bi			6		## 14.7		1.0 640.7		verilog	1 dspu	va16	asm N			40		16	2001 2004	www.1-core.com/	16 bit data memory, 24 bit regs	broken web link
oc54x		Richard Herveille	DSP	16 16		3 James Br		LLJ	6 1	180	## 14.7		1.0 54.1	1 X		10 oc54		,		64K 64K	Y 92	10		2002 2009	1	40-bit accumulator, barrel shifter	C54x clone
ensilica ensilica	http://www.ensproprietar http://www.ensproprietar	ensilica.com	eSi-1600	16 16	virtex-5				6	160	-1		LO 145.5		verilog verilog	eSi-1		yes yes		64K 64K	Y 92 Y 92			2001 2016		verilog source included with license verilog source included with license	room for 90 user inst, also as ASIC room for 90 user inst, also as ASIC
ensilica		ensilica.com	eSi-1600	32 16	stratix-4		2		A	200			1.0 181.8	B IX		eSi-3		yes		4G 4G	Y 104			2001 2016		verilog source included with license	room for 90 user inst, also as ASIC
ensilica		ensilica.com	eSi-3200	32 16					A	200	1		1.0 166.7	7 IX				yes		4G 4G	Y 104	10	16 5	2001 2016		verilog source included with license	room for 90 user inst, also as ASIC
8bit_chapman		Rob Chapman, Steven	forth	8 8	zu-3e	James vi		132 63	6		## v21.1		1.0 762.2	2 ILX		10 stack			1 2	256 256	Y 24			1998 1998		course work	·
8bit_chapman		Rob Chapman, Steven	forth	8 8		3 James Bi		176	6	131	## 14.7		1.0 245.5	5 ILX	vhdl	10 stack	_prot Y	N		256 256	Y 24	\Box		1998 1998		course work	
b16		Bernd Paysan	forth	16 5			rakefield		6	\sqcup			1.0	IX	verilog	1 b16-s		yes N		64K 64K	N	\sqcup		2002 2019		two versions: one/15 source files, der	
b16		Bernd Paysan	forth	16 5		James Bi		334	6		## 14.7	0.67	1.0 161.7	7 IX		15 b16		yes N		64K 64K	N 10	\vdash	4	2002 2017	https://github.com	two versions: one/15 source files, der	
bugs18 bytemachine		Myron Plichota	forth forth	16 18 8 8	spartan-7	7 Myron P 3 James Bi			6 1	48	## 14.7	0.33	2.0 129.3		Y verilog vhdl				l 6 l N	64K 64K	N 19 Y 30		+	2016 2017	1	Four bit op-codes, Python assembler 8	full set of RTL SOC devices results are for 2016 bare core
cd16		cOpperdragon Brad Eckert	forth	16 16		3 James Bi 3 James Bi			4		## 14.7 ## 14.7					7 byter 16 cd16		ne N		28K 8M	Υ 30	+	+	2016 2017	http://web.archive	top is Altera schematic Spartan-3 block RAM	bare core
cd16	http://anycpu.or stable		forth	16 16		3 James Br			4 7		## 14.7		2.0 41.0			16 demo				28K 8M		++	+	2003 2003		Spartan-3 block RAM	includes stack RAMs & some inst RAM
cfm	https://github.com/cbiffle		forth	16 16		1 1			11	<u> </u>	1	1	10	T	haskell					64K 64K				2018 2018		Forth-inspired processor targeting the	
chad	https://github.com/bradle	Brad Eckert	forth	18 16	zu-3e	James vi	rivado 2	196 2211	6 5	250	## v21.1	0.80	1.0 91.1	1 XIML		33 mcu_	_arty Y	yes N	6	64K 64K	N 23		16	2021		verilog, .f &.c code; fpga project files	

_uP_all_soft folder	opencores or prmary link status author	style / g	sz inst sz			com LUTs ents ALUT		mults	olk F	date			ks/ KIPS		S src #sr code file	top file	tool chain	fitg -> P		max byte			start la year re		note worthy	comments
chad	https://github.com/bradle Brad Eckert	forth 18	8 16	atrix-7-3 Ja	ames c	option 197	2 6		3 1	96 ##	v21.1	0.80	1.0 79.5	XIML	verilog 33	mcu mcu	Y yes	N	64K	64K N	23	16	20	21 ve	erilog, .f &.c code; fpga project files	min SOC, -3 speed grade
chad	https://github.com/bradle Brad Eckert		8 16		ames D					75 ##			1.0 70.4			mcu_arty		N		64K N		16	20			max SOC, -3 speed grade
chad	https://github.com/bradle Brad Eckert	forth 18	8 16		ames D			П		27 ##			1.0 51.4		verilog 33			N		64K N		16	20	21 ve		max SOC, -1 speed grad
cpu16	http://www.ultr stable C.H. Ting		6 5	kintex-7-3 Ja	ames B	rakefi 34			3	54 ##	-	0.67	1.0 702.1		vhdl 1	cpu16		N N		64K N	28		2000 20	00 P:	16 in VHDL	CPU24.vhd with width=16
dataflow_chap	https://opencore alpha Rob Chapman, Steven		6 16			ile WebCase					14.7		1.0			7 DataFlowP	Υ	N	256	256			2003		ourse work	
dfp	https://opencom stable Ron Chapman		8	kintex-7-3 Ja						92 ##	14.7		1.0 213.2	2 X		DataFlowP	Υ						2003 20		bitter, generates a custom VHDL sta	
ep16	https://github.cc beta C.H. Ting		6 5		ames B					54 ##	14.7		1.0 203.6	5 X	vhdl 5		Y yes	N N	32K		32		2005 20		itialized Lattice memory blocks	5-bit instructions
ep24	stable C.H. Ting	forth 24		kintex-7-3 Ja			-		3 1	57 ##	14.7		1.0 135.6	5 X	vhdl 1	ep24	Y asm	N N		4K	27		2002 20		om for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz
ep32 ep32	https://www.ambroprietar C.H. Ting	forth 32 forth 32		XP2 C.	.H. Tin	g 336	8 4			_	ispL	1.00	1.0		proprietary vhdl 7	0022	Y forth	N					2007 20		ndle book & RTL available: EP32 RISC as eForth binary & source	RTL: \$25 from C.H. Ting now free
eric5	http://www.entproprietar Thomas Entner		9 8	cyclone-4-ei	ntner-e	electro 11	0 4	opt		50	_	0.42	1.0 229.1	1 1	proprietary	epsz	1 Horen		512	1K		3-4	2005 20		5 MIPS: ERIC5xs, ERIC5Q	now nee
f18a	http://www.gree asic Chuck Moore	forth		cyclone 4 ci				Opt		~		0.42	1.0 225.2		proprietary		Y yes		312			3.1	2005 20		KA G144A12: 12x12 array	family of parallel processors
f21	http://www.ultr asic Jeff Fox	forth 21	1 5												proprietary								1997 20	1 http://www.ultrati "r	nachine forth", crazy address space	chip & simulator, AKA MuP21 or F21
fc16	paper Richard Haskell	forth 16													proprietary										DF papers	chpt 11: VHDL By Example: Fundamentals of Dig
forth_cpu	https://anycpu.c untested Richard Howe	forth 16								\perp				L	vhdl 11		\perp						2013 20		tps://github.com/howerj/forth-cpu	based on J1 uP, used to operate DIY GPS recieve
forth_kf532 forth-cpu/h2	https://github.co stable Tarasov Ilia https://opencor stable Richard Howe	forth 32 forth 16	2 6 6 16	kintex-7-3 Ja kintex-7-3 Ja				4		72 ##	14.7		1.0 100.3 1.0 53.8	3 X		kf532	N	N Y	1K 64K		25		2013 20		trace of source code on web	derived from J1. hex & bin files in 2/16/2018 ta
ignite_ptsc	asic George Shaw	forth 32		Kintex-7-3 Ja	imes B	raken 185	8 0	++	9 1	19 ##	14.7		1.0 53.8	^	proprietary			N	4G		25		1995 20			PTSC web site had full documentation
J1	www.excamera. stable James Bowman		6 16	zu-2e Ja	ames a	area o 25	3 6		1 3	36 ##	v20.1		1.0 1061	1 X	vhdl 1			N	64K		20		2006 20		Code inst, dual port block RAM	16 deep data & return stacks
J1	www.excamera.c stable James Bowman		6 16	kintex-7-3 Ja					_	_	14.7		1.0 431.0) X		j1		N	64K		20		2006 20			16 deep data & return stacks
J1a	www.excamera.e stable James Bowman	forth 16		kintex-7-3 Ja	ames D	OFF ex 51			4	12 ##	14.7		1.0 636.1	1 X	verilog 3	j1	Y forth	N	64K	64K	20	2	2006 20	17 https://github.com.ut	Code inst, dual port block RAM	DFF used for 18 deep data & return stacks
J1a32	www.excamera.e stable James Bowman	forth 32	2 16	kintex-7-3 Ja	ames D	OFF ex 93	0 6		3	58 ##	14.7	1.00	1.0 384.4	4 X	verilog 3	j1	Y forth	N	64K		20	2	2006 20	17 u(Code inst, dual port block RAM	DFF used for 18 deep data & return stacks
J1b	www.excamera.e stable James Bowman	forth 32		kintex-7-3 Ja						02 ##			1.0 115.5		verilog 3		Y forth	N	64K		20		2006 20		Code inst, dual port block RAM	DFF used for 32 deep data & return stacks
J1b_16	www.excamera. stable James Bowman	forth 32		kintex-7-3 Ja	ames E	OFF ex 158	8 6	+	3	55 ##	14.7	1.00	1.0 223.4	4 X		j1	Y forth	N N	64K		20		2006 20			DFF used for 16 deep data & return stacks
j1sc i1vh	https://github.cq scala Steffen Reith https://github.com/flamin Theo Hussey	forth 32 forth 32			+	_	++	++	-	++			-		scala 11 vhdl 5	j1vh		N N	64K 64K		20	++	2017 20		reimplemented using Scala/Spinal to HDL clone of J1 forth CPU	o generate VHDL or Verilog altera block RAM
ion	https://opencorestable Martin Schoeberl etal		6 16	cyclone-1 N	Martin 9	Schoel 200	0 4		11	00	q10.0	0.67	1.0 33.5	5 1		J1vn L core		N	256K		20	+	2004 20		tps://github.com/jon-devel/jon	iava app builds some source code files
k1	http://mcforth.net/ Klaus Kohl-Schoepe		6 16	Cyclone-1 iv	nai tiii 3	scriber 200	4	+++	1	,,,,	q10.0	0.07	1.0 33	1		L K1		N	64K		24		2004 20		ased on J1. Quartus project file	java app bullus some source code files
kestrel-2	kestrelcomputer stable Samuel Falvo II	forth 16		kintex-7-3 Ja	ames B	rakefi 73	5 6		8 1	72 ##	14.7	0.67	1.0 157.2	2 X	Y verilog 27		Y yes		64K		20	2	2012 20		with wishbone bus	M j1a runs at 244MHz & 368 LUTs
mecrisp-ice	https://sourceforge.net/pi Matthias Koch	forth 16	6 16												verilog 48	3 j1a	Y forth	N	64K				2011 20	23 16	5-bit data size, some comments in Ge	distinct j1a.v for each data size
mecrisp-ice	https://sourceforge.net/pi Matthias Koch	forth 32	2 16												verilog 48	j1a	Y forth	N		4G Y			2011 20		2-bit data size, some comments in Ge	
mecrisp-ice	https://sourceforge.net/pi Matthias Koch	forth 64													verilog 48		Y forth		16E				2011 20	23 64	1-bit data size, some comments in Ge	distinct j1a.v for each data size
microcore	http://www.pldv beta Klaus Schleisiek		6 8			ind the corre				_	v22.1		1.0	Х		ucore .	Y asm						1999 20	23		
microcore	http://www.pldv beta Klaus Schleisiek		2 8	kintex-7-3 Ja						94 ##	14.7		2.0 147.4	4 X		ucore110		N Y	512				1999 20		dexing into return stack, auto inc/de	
microcore microcore	http://www.pldy beta Klaus Schleisiek https://github.cg beta Klaus Schleisiek	forth 16		kintex-7-3 Ja XP2 KI	ames B laus Sc					33 ##	14.7 3.12		2.0 51.1 1.0 11.5	1 X 5 AILX		ucore120 ucore	Y asm Y asm		4K		0.4		1999 20 1999 20		dexing into return stack, auto inc/de asy to add op-codes, fltg-pt opt., sing	no block RAM?, uses tri-state signals
microcore	https://github.cd beta Klaus Schleisiek	forth 16			laus Sc					33 ##	3.12		1.0 11.3			B ucore		N Y		8K Y	84		1999 20		asy to add op-codes, fitg-pt opt., sing	
microforth	https://github.com/Forth-Jess Totorica	forth 18		, L	idas se	137	,	+		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	J.11	0.07	1.0 11.1	I		top			64K				2019 20	20 http://mindworks. A	rduino-like board/platform based up	AKA F18, educational, loop stack
msl16	beta Philip Leong, Tsang, Le	forth 16		kintex-7-3 Ja	mes B	rakefi 30	3 6		2	56 ##	14.7	0.67	1.0 566.4	4 X	vhdl 13		Y asm		256		16		2001		PLD prototype	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
myforthprocess	https://opencom stable Gerhard Hohner			SP-kintex7Ja	ames B	rakefi 295	9 6		6 2	23 ##	14.7	1.00	1.0 75.3	3 X			Y yes	N	64M		96		2004 20	12 D	PANS'94 32-bit Forth, masters thesis.	25.15 Whetstones
myfpga_forth	https://github.co WIP jemo07		2 8		n	no top yet		\perp		\perp	_				verilog 7		Υ	n	4G	4G	16		2023 20		eginner Forth machine	
nc4016	https://en.wikicl asic Chuck Moore	forth 16				rakefi 503			22 4		14.7	4.00	4.0	5 X	proprietary			N	16M	4614	540	540			napter in Koopman	
nige_machine nvbbleForth	https://github.co stable Andrew Read	forth 32 forth 16	6 4	kintex-7-3 Ja		missing init fil		8	33 1.	23 ##	14.7		1.0 24.5	X		Board	Y yes Y ves	N	4K		512 11	512	2017 20		andalone Forth system mpty design, no init file	https://www.youtube.com/watch?v=PRItE8q62 tinv
p16	http://www.ultratechnolo Don Golding	forth 16		kintex-7-3 Ja			6		_		14.7		1.0		vhdl 1			N	64K		11		2000		syfig/kk/11-2021-Golding.pdf	uny
p16b	beta C.H. Ting	forth 16		kintex-7-3 Ja					3	55 ##	14.7		1.0 648.1	1 X		cpu16		N	64K		28		2000		art of eForth?	data width can be expanded
p24e	beta C.H. Ting		4 6	spartan_3 Ja						51 ##	14.7		1.0 36.0	X		p24c	Y asm	N	2K		28		2000		art of eForth?	data width can be expanded
rtx2000	http://www.mpi asic Tom Hand	forth 16													proprietary									H	arris Corp., FPGA version at MPEfort	descendent of the Novix NC4016
s16x4a	https://github.co stable Samuel Falvo II	forth 16	_	kintex-7-3 Ja						76 ##	14.7		1.0 620.7		B verilog 1			N N	64K		12		2012 20		estrel #2, byte & word data	derived from Myron Plichota's design (streamer
s4pu	https://baioc.github.io/po Gabriel de Sant'Anna			cyclone2 G	abriel	de Sai 330	6 1622 4	-	86	50 ##	q13.1	0.67	1.0 10.1	1 1	vhdl 17		Y asm	N	64K		32		2017 20			in Portuguese
s64x7 sc20	https://github.co stable Samuel Falvo II http://www.fortproprietar Brad Eckert	forth 64		virtex-6 B	rad Eck	kert 197	7 6		11	-0	_	1.00	1.0 75.9	a X	verilog 4	s64x7			16E	16E Y	56		20	17 64	1-bit simple Forth engine DE file. Forth Inc.	very little doc
ssbcc	https://opencore stable Rodney Sinclair		3 9	kintex-7 R					4		14.7		1.0 797.9	A IIX	proprietary verilog 3	coro	Y asm	N Y	1K	8K Y	41	2	2012 20		thon program generates the Verilog	inst after branch/call/rtn always execs
stack machine	http://people.ed stable Bruce R. Land		6 5	cyclone10 la			-	6		56 ##			0.3 25.9	,		VGA sram	Y asm	N N		4K N	41	3	2009 20			VGA output, uses Nakano's tiny cpu
streamer16	http://www.ultr. stable Myron Plichota		6 3	kintex-7-3 Ja			-			17 ##	14.7		1.2 485.6	5 X		streamer		N N	64K		8 2		2003 20		IPS/inst reduced	2nd web adr non-functional
x32	http://citeseerx. stable Sijmen Woutersen	forth 32				nissing define			+		14.7		1.0	1			Y yes			4G Y			2006 20		IS thesis, byte code, needs caches	uses preprocessor on VHDL
xpu	http://excamera macros James Bowman	forth 16				equres prepr				"	14.7		1.0			c2a	1,22			Ť			2003 20		redates J1	uses preprocessor on VHDL
yafc	https://github.co alpha Tim Wawrzynczak		6	kintex-7-3 Ja					4 2	17 ##	14.7	0.67	1.0 268.5	5 X		Сри	asm	N Y	8K	8K	26		20			influenced by J1, F16 & C18
zpu	https://github.cc stable Oyvind Harboe	forth 32	2 8	kintex-7-3 Ja				3	2	33 ##			4.0 65.9	Х	vhdl 23	zpu_core	Y yes	N	4G				2008 20			ZPU the worlds smallest 32 bit CPU with GCC to
zpuflex	https://github.comature Alastair M. Robinson	forth 32			lastai a					$\bot \Box$					vhdl 4	zpu_core	Y yes	N	4G	4G Y	37	\Box	2014 20		ddditional instrucitons	
zpuino	http://alvie.com alpha Alvaro Lopes		2 8	spartan6- Ja				4		26 ##	14.7		4.0 12.3		Y vhdl	papilio_pr	Y yes	N .	4G	4G Y	37	+	2008 20		oC version of modified ZPU	pipelined, removed ucf file
flexgrip	http://www.ecs. paper Kevin Andryc	GPGPU 32		atrix-7 Ja	ames B	rakefi 7264	9 6	## 1	19 1	00 ##	14.7	1.00	0.1 11.0) X		gpgpu_mls	U5_top_le	evel	\vdash	-	+	+	2013 20			requested & received source files
flexgripplus nyuzi gpu	https://github.co mature Josie Condia https://github.co stable Jeff Bush	GPGPU 32 GPGPU 32		arria-2 Ja	mac	yntax errors	1 A	++	+		q18.0	1.00	1.0	+	vhdl system v 70	nyuzi	V voc	Y	4G	4G Y	80	64	2015 20		PGPU based on G80 architecture of N 2 scalar & 32 vector reg	NVIDIA, heavly based on flexgrip should run on either altera or xilinx
nyuzi_gpu	https://github.cc stable Jeff Bush	GPGPU 32		cyclone-4 Je			0 6				q18.0		1.0 11.7	7	system v 70		Y yes Y yes	•		4G Y		64	2015 20		2 scalar & 32 vector reg	SHOULD FULL EITHER BILLET BOT XIIIIX
rfPhoenix	https://github.cc alpha Robert Finch	GPGPU 32		-,	Jusi	/400	- 1°		+	1	720.0	_5.00		\Box	system v 83		, ,,,,,	-		4G Y	1 55		2013 20		ogpu Under Construction, derived fro	om Nyuzi core by Jeff Bush
cpus-caddr	https://github.co untested Brad Parker	lisp 32						\Box \dagger		17					verilog		Y lisp	Υ	16M				2011 20		erilog FPGA re-implementation of M	
igor	https://github.cc errors Lykkebø	lisp		kintex-7-3 Ja	ames n	missing files	6			##	14.7		1.0		vhdl 25	leval							2010 20		OR - A microprogrammed LISP mach	
lispmicrocontro	http://nyuzi.org/ errors Jeff Bush	1135 3	2 32			missing init fil		\Box		##	14.7		1.0	$oldsymbol{\square}$) ulisp	Y	N	\sqcup I				\Box	1		program.hex missing
latticemico32	http://www.latt stable Yann Siommeau, Micha	LM32 32		arria_2 Ja				4		19 ##			1.0 55.0	LX	verilog 24	1 lm32_cpu	Y yes	N Y	4G	4G Y			2006 20		otional data & inst caches	Diamond3.10; see Im32 & misoc folders
latticemico32 lm32	http://www.latti stable Yann Siommeau, Micha https://github.cr.mature Sebastien Bourdeaudu	LM32 32		ECP3 La	attice S	Semice 237	4	4	30 1	12		0.80	1.0 38.8	B LX	verilog 24						+	32 6 32 6	2006 20		otional data & inst caches eaned up lattice micro32, see milkyn	Diamond3.10; see Im32 & misoc folders
milkymist	https://github.co stable Sebastien Bourdeaudu	LM32 32		spartan-6 Ja	mes f	ailed 1353	1 6	31	78	50 ##	14.7	0.80	1.0 3.0	x		1 Im32-top 9 system							2007 20		eaned up lattice micro32, see milkyn ses LM32, uses Spartan-6 IO	failed in mapper
t48	https://opencore stable Arnim Laeuger	MCS-48 8		cyclone-1 A				31	70 .	59			4.0 6.6	5 IX	vhdl 70	t48_core	Y asm	N	256	1K	+ + -	1 52 6	2007 20		18 uController	used in several projects
brainfuckcpu	https://opencore beta Aleksander Kaminski	mem 8		kintex-7-3 Ja						32 ##	14.7	0.00	2.0 157.2	2 X		brainfuck_		N Y			8	0	2014 20			adj prog & data mem size, terrible name
verysimplecpu	https://github.com/MC2S(Abdullah Yıldız		2 32					$\perp \uparrow$		╧					verilog			N N	16K	16K N	8 2		2014 20	19 https://github.com	ducational, 2 address, public version	
16bit_processo	https://github.com/prantc Md Badiuzzaman Prant	MIPS 16													schematic								2018 20		, . , ,	simple up with well done schematics
32-bit_MIPS	https://sourcefo beta Cairo University	MIPS 32		zu-3e Ja	mes v	ery slow synt		1		00 ##			1.0	\Box	vhdl 18	mips_mod		N		4G Y			2011 20		airo University EE dept	stopped run in synthesis
aor3000	https://opencori beta Aleksander Osman	MIPS 32 MIPS 32	2 32			nigh FI 419 trakefi 530		4		75 ##		1.00	1.0 41.8 1.0 24.2	B IX		aoR3000				4G Y			2014 20	15 M		moved declarations forward
aor3000	https://opencor beta Aleksander Osman	MIPS 32 MIPS 64		kintex-7-3 Ja	ames B	raketi 530	/ 6	4	9 1	29 ##	14.7	1.00	1.0 24.2	2 IX	verilog 19	aoR3000	Y yes	N	4G	4G Y	+-		2014 20 2012 20			moved declarations forward
cmips	https://www.cl.d mature Gregory Chadwick https://github.cd mature Roberto Hexsel		4 32 2 32		\dashv	_	+	+	+	+	-+	-+	+		vhdl 22	mipstop	Y yes Y yes	N N	4G	4G Y	+		2012 20		uespec Extensible RISC Implementat stage pipeline, MIPS32r2 core	CHERI (Capability Hardware Enhanced RISC Inst
	https://github.cdpehaviora OriodMalo		2 32		-+	_	+	++	+	+	-+	_	-	+ +		mips32	Y asm	N N	4G	4G Y		32 5	2017 20	3 re	duced ISA MIPS32 CPU	
		, 1 34												•	105 3		1		,			,1 -	, 120	. 116		

March Bank March M	_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz nst sz	FPGA repo		LUTs ALUT	f 251	blk ram	F max	g tool ver	MIPS cli	ks/ KI		o sre			tool	fltg		max l			pipe	start last		note worthy	comments
See New York See N	digital_up	https://github.com	/hneen	Helmut Neemann	mips						1													60				https://github.com	uP implemented as schematic	
The content of the co		https://github.com									1													60				https://github.com		
See Marked Methods 1. September 1. See Marked Methods 1. See Metho										_	/ 1					1.5 A	verile	ng su	J eage_cor	Y ves	N	N 4G	4G	Y				7		
See 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.		https://opencore	stable 9	Sergio Johann Filho		32 32	kintex-7-3 Jame	es Brakefi	1446		4	115 #	## 14.7	1.00	1.0 7		vhdl	9		e_ne yes	N	N 4G	4G	Y 41	3	32	2016		MIPS I subset, no multiplier	·
THE PARTY IN COLUMN 1 AND ALL MAN AND ALL	ion																				N	4G	4G	Y						77 1 0
17 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							kintex-7-3 Jame	es Brakeri	2760	- 6	4 5	245 F	## 14.7			18.7 A								Y 100				use MIPS tools		
No. Control	mips_cpu_blue	https://github.com																		Y yes	N	4G	4G	Υ	3	32 5		3		
The content of the							kintex-7-3 Jame	es Brakefi	2017	6 4	4 6	45 #	## 14.7	1.00	1.0 2	2.5 X					_			Y	3			https://booksito.c		
The Property of the Property o						32 32				++														Y				https://www.you		
The content of the					MIPS													49	mips_sin	g Y yes	N	Y 4G	4G	Υ				https://digilent.co		complete set of book figures by chapter
The property of the property o						32 32	kintov 7 3 lame	nc Prakofi	1100	6		220 +	++ 147	1.00	1.0 21	<i>c</i> =								Y		22		1		no LUT DAM, course code in DDE
The contract of the contract o						32 32	kintex-7-3 Jame	es Brakeri	1100	- 0		238 F	## 14.7	1.00	1.0 21	.0.5				ir Y yes								9		
Section 1989. Se	mips_sc_rubio	http://www.ece.u				32 32											vhdl		mips_sc	Y yes		4G	4G				2004 200	1	MIPS RISC Processor for Comp Arch E	d, 2004, single cycle, RTL in PDF
1800-1800-1800-1800-1800-1800-1800-1800		https://github.com				JL JL	kintov 7 3 lame	nc Prakofi	2606	6		102 +	++ u17.4	1.00	10 6	3 0 V					N			Y			202	0		
The section of the property of		https://opencore	stable (Grant Ayers		3L 3L	MITTER 7 5 Julia			A	8								processo	r Y yes	N			Y				https://github.com		
THE PARTY OF THE P	mips789		stable l	Li Wei						6	1						verile	og 10	mips_cor					Υ		32 5	2007 201	1		
West		https://github.com				32 32	kintey-7-2 Jame	ac addad	506	6	1	244 +	+++ 14.7	1.00	1.0 40	10 2 V	syste	m v 24	4 cpu	N V voc								7	MIPS like cpu, course project, VHDL vi	erilog & system verilog
See						0- 0-	MILEA-1-3 Jdfffe	auueu	330	0	1	2-440 H	14./	1.00	2.0 40	.J.L X			- cpu	- /				Y				7		
See		https://www.mi	stable 1	MIPS Technologies		32 32	atrix-7-3 Jame	es Brakefi	10692	6	47	118 #	# 14.7	1.00	1.0 1	.1.0 X	Y verile	og 19						Υ	3	32	2014 201	https://www.you	M14K core & mipsfpga-plus	DRAM interface, I&D caches. 8789 FF
Page							kintey-7-2 James	ac incuffi.	cient memore	6	+		## 14.7	1.00	1.0	+	cpp	c	cpu	Y yes	N	4G	4G	Y				9	written in cpp, no inst decode, limited	d ISA
Seed the pre- Not to Pr - Not 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1						32 32					4 6					6.2 X		35	5 Dm				4G	Y				5	supports almost all instructions of mi	course project
Team Proc.					MIPS	JL JL			3021		4 9						*1101	46	5 octagon					Υ	3	32		https://github.com		
March Marc									2462		3		_		_	9.5 X		22						Y				http://plasmacpu		
See -							Killtex-7-3 Jaille	es enois		- 6		- "	14.7	1.00	1.0	_					+ +			Y				https://en.wikipe		
The contract of the contract o	r4000		errors 1	Michael Povlin	MIPS		kintex-7-3 Jame	es lots of	problems	6		#	## 14.7	1.00	1.0		verile	og	7								1994 199	5	does not implement 64-bit data	only a few insts implemented, test vehicle
Proceedings Decomposition Process Decomposition Decomposition Process Decomposition Decomp		https://opencori				32 32				+	+				_	_			-ii		N			Y	3	32	2006 200			porting full MIPS R2000 ISA
Miles Mile		https://www.ipga-				32 32				++	+	-	+		+	_					l N			Y	3	32	201	nttps://www.ipga		course work
Section Company Section Company Comp	sweet32					32 16				6	1							2	Sweet32	Y yes	N	N 4G	4G	Y 26		16		5	targets MACHXO2, no RAM	
Seed of the process o						32 16				6	1 2													Y 26				5		clock divider to Sweet32_v1_core
Marging Marg											-										N	4G	4G					0		
Part		https://github.com	/lebrice F	Fabrice Normandin																asm	N	4G	4G			32 5	201	3	McGill Un. Course, MIPS CPU/VHDL	
Section Processing Proces	yacc					JL JL				,		100 4	# 14.7	1.00						Y yes	N			Y				9		s YACC Yet Another CPU CPU
Second S	ztapchip							es Brakeri	3010	- 0	15	189 #								++-		ZIVI	ZIVI	_		32		2		Intel & Xilinx support, runs tensor flow
Pagemine										A 4	3 578																	5		files no longer available, was under developmer
Page											+													Y	3	32		2		
Mater Properties Mater Properties Mater Properties Mater	fpgammix				141150				Ž	A :	8 10							_		Y yes	Υ	Y 16Q	16Q	Y 256	28	88		https://en.wikipe		micro-coded
Mage-1969-09	msp430_vhdl	https://opencori	beta F	Peter Szabo					1735	_		127 #	## 14.7	0.67			vhdl	9	cpu	Y yes				Υ				7		
Intersection Properties Application Properties Prop						16 16				6	2							19	neo430_1	td Y yes			_	Y						
						16 16				6	2													Y				https://github.com		
1826.2 182		https://opencore	stable (Oliver Girard			stratix-3-2 Olive	er Girard			1							og 30	O openMSF	4 Y yes	N	N 64K	64K	Υ		16		3		
1825 1825 1						16 16	artix-7 Paul	Taylor	449	6		100		0.67	9.0 1	6.6				d V voc	N			_		16		9		and the second s
Incorporation Properties Afternation Properties P	m32632	https://opencore	stable l	Jdo Moeller		32 8	kintex-7-3 Jame	es Brakefi	10167	6 1	9 16	83 #	# 14.7	1.00	1.0	8.2 IX										24 3		http://cpu-ns32k.	net/	
Note 13 2 2 2 2 2 2 2 2 2		pro	prietar /	Altera	14103 11	32 32	JUGUA D THECH			Α														Υ					fltg-pt, caches & MMU options	
Strate S						32 32	stratix-5 Alter	ra consist	584	A	+	420 #	## q16.0	0.10	1.0 7	1.9	prop	rietary	5 CDU					Y						
orbig https://jettuh.com/accels/jettuh.com/acc		https://github.com	/jeffliei j	eff lieu												ᅼ	verile	og		Y yes	opt	4G	4G		3	32		https://hackaday.		
Note 1002 1002 1003		https://github.com	/alread I	Michael S		32 32	cyclone-1 Mich	na block f	613	4	1	180	q17.1	1.00	5.0 5	8.9				Y yes	opt	4G	4G	Υ	3	32		9		16-bit ALU
Interst	novaibach nova-soc	https://github.com	/scottle	agelsbach Scott Baker		16 16 16 16	zu-3e Jame	es no me	m init file	6	+	±	## v21 2	0.67	2.0	+		og 10	nova_cpu	Y yes		0-110	0.410	-	++	7	2016 202		Nova CPU + RAM + UART + Timer + 1/s	O Ports, Sierra Circuit Dsgn, missing hey file
Intips://peneced Stable Stable Gall Sparker Stable Sta		https://opencom	stable l	Ultra Embedded	OpenRISC	32 32					5					0.0	(verile	og 16	altor32		N	Y 4G	4G	Υ	ш	\perp		https://openrisc.i	simplified OpenRISC 1000	xilinx S3 primitives
Inter-Nation Inte						32 32										1.3 IL		og 7	altor32					Y				https://openrisc.i		
						32 32			4945 2718								Y verile	og 88	s or1200_t					Y						
	or1200					32 32	kintex-7-3 Jame	es Brakefi	5231	6		118 #	# 14.7	1.00	1.0 2	2.5 X	verile	og 78	3 or1200_t	o Y yes	Y	VI 4G	4G	Y	3	32	2010 201	https://openrisc.i	tere et eem gereeten perantere.	
	or1200_hp	https://opencore	stable 9	Strauch Tobias		32 32				-	\Box		_			3.1 X	verile	og 39									2010 201	https://openrisc.i		numbers from published paper
https://opencord stable Julius Baxter, Stefan K/ OpenRSC 32 32 kintex-7-3 James Brakef 3299 6 3 3 189 # 14.7 1.00 1.0 5.73 IX verilog 39 mor1 kx verilog 30 verilog 39 mor1 kx verilog 30 verilog					OpenRISC OpenRISC	32 32				6	4 8					2.4 ×								Y			2012 201	https://openrisc.i		
part https://poencord alpha kerr OpenRISG 32 32	or1k	https://opencore	stable J	lulius Baxter, Stefan Kr	OpenRISC		kintex-7-3 Jame	es Brakefi	3299		3 3	189 #	## 14.7	1.00	1.0 5	7.3 IX	verile	og 39	mor1kx	Y yes		VI 4G	4G	Υ	3	32	2001 201	https://opencores	no longer supported, see mor1kx	
pg1	or1k_soc					02 02	arria-2 Jame	es syntax	errors	6	$+$ \downarrow	#	## q18.0	1.00	1.0	1			4 or1k_soc	Y yes	\Box	4G	4G	Υ	3	32		https://openrisc.i	SoC using OpenRISC 1200	huge tar file
		https://opencon			OpenRISC PDP1	JL JL	1	+		+	+	-+	+	\vdash	+	+			1 cnu	V ves	N	ΔK	ΔК	-	\vdash	+			video display of PDP-1 console a mist	ter core retro gaming
18 18 16 16 17 18 18 18 19 19 19 19 19	pdp1	https://opencore	alpha \	rann Vernier			spartan-3: Jame	es Brakefi	1390	4	6	138 #	# 14.7	0.50 1	0.0	5.0 X		15	5 top					Y 28		+		http://pdp-1.com		
pp.11 https://github.cq untested Broll 8018M1 PDP11 16 16 16	pdp1bach	https://github.com	/jadelsl j	adelsbach	1012	10 10											verile	og 16	5 pdp1_cpi	y yes	N	N 4K	4K	Y 28			201	5		
pus-pdp11 https://github.co.untested Brad Parker PDP11 16 16 9 system Y lyes N N 64K 64K Y 18 2006 2016 A working PDP-11 cpu with an RK11 disk emulator which uses a IDE disk as a backing st opdp11 reduced https://github.com/mhom Mohamed Omran PDP11 16 16 arria-2 James Brakeff 2532 A 126 ## q13.1 0.67 2.0 16.7 IX Y lyerlog 14 pdp11-soc https://github.com/scottill-scott Baker pdp11 16 16 zu-3e James Brakeff 2532 A 126 ## q13.1 0.67 2.0 16.7 IX Y lyerlog 15 soc Y lyes N N 64K 64K 70 13 8 2009 boots & runs RT-11_EIS inst & MMU							spartan-6-Rob	Doyle	4427	6	15	50 #	## 14.7	1.00	2.0	5.6 X			esm_ks10				644	N 70	12			1		
dpd11_reduced <a 16="" 16<="" 18="" href="https://github.com/mhorn" mohamed="" omran"="" pdp11="" td="" =""><td>cpu11 cpus-pdp11</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>+</td><td>+</td><td>-+</td><td>+</td><td></td><td>+</td><td>\pm</td><td></td><td></td><td>1</td><td>- /</td><td></td><td></td><td></td><td>7 /0 Y</td><td></td><td>8</td><td></td><td>á l</td><td></td><td></td>	cpu11 cpus-pdp11									+	+	-+	+		+	\pm			1	- /				7 /0 Y		8		á l		
pdp11-soc https://github.com/scottill Scott Baker pdp11 16 16 z u-3e James no mem init file 6 ## v 21.2 0.67 3.0 V	pdp11_reduced	https://github.com	/mhom I	Mohamed Omran	PDP11	16 16											vhdl	9		Y ves	N	N 64K	64K		10	8	202	1	simplified pdp11, 24 inst	
	pdp11-34verilo	www.heeltoe.co	stable E	Brad Parker	PDP11	16 16	dirid E Julio			A	+	126 #	## q13.1	0.67	2.0 1	6.7 IX				Y yes	N	N 64K	64K	70	13	8	2009			or LI/O Borts Siorra Circuit Besieve en en
	pdp11-soc pdp2011	http://pdp2011.	stable 9	Sytse van Slooten	PDP11	16 16				6	1	205 #	## 14.7	0.67	2.0 1	3.6 IX				Y yes			64K	70	13	8	2008 201	9 http://pdp2011.sv		complete impl including orig IO devices

_uP_all_soft folder	opencores or prmary link	status author	style clone		ts FPG/	repor co		Dff	LUT? mults	blk F ram max	ate tool		iks/ KIPS		osrc code	#src files top file	e tool	fitg P max max i	oyte #	adr mod	# pipe		note worthy	comments
pop11-40	http://www.ip-a	simulation Naohiko Shimizu	PDP1	1 16	16 ep1K	Naohiko S	him 268	7	4	20	##	0.67	2.0 2.	.5 I	NSL	17 top	Y ves	N 64K 64K	Y 70	13	8	2009	www.ip-arch.ip/in/Boots UNIX	various papers, no verilog or vhdl
w11	https://opencor	alpha Walter Mueller	PDP1	_		7-3 James Bra			6 1		## 14.7		2.0 28.			118 pdp11_co	v V ves	N N 4M 4M		13	8	2010 202	https://github.com/Boots/UNIX. has MMU & cache, retro	
pdp6	https://github.c	om/Morris Michael Morris		36								0.01			verilog		γ , σ σ	256K 256K				201		PDP-10 was much more successful
cpus-pdp8	https://github.c	untested Brad Parker	PDP8	3 12	12 sparta	n-3 James Bra	kefi 155	7	4	1	## 14.7	0.40	2.0		Y verilog		Y yes	N N 4K 4K				2004 201	A working PDP-8/i cpu with an RF08 of	lisk emulator which uses a IDE disk as a backing s
pdp8	https://opencor	alpha Joe Manojlovick, Ro				7-3 James Bra			6 1	183	## 14.7		2.0 37.		Y vhdl	55 cpu		N N 32K 32K			8	2012 201		Boots OS/8, runs apps, several variants
pdp8l	https://opencor	beta lan Schofield	PDP8	3 12	12 cyclon	e-3 James Bra	kefi 108	8	4	48 63	## q13.1	0.50	2.0 14.			11 top		N N 4K 4K		1 1		2013 201	Minimal PDP8/L implementation with	
pdp8-soc	https://github.c	om/scottlt Scott Baker	PDP8	3 12	12 zu-3e	James no	mem init f	ile	6		## v21.2	0.40	2.0		Y vhdl	15 soc	Y yes	N N 4K 4K				2016 202	implemented for the Lattice iCE40-hx	8 PDP-8 CPU + RAM + UART + Timer + I/O Ports
pdp8verilog	www.heeltoe.co			3 12		7-3 James Bra	kefi 50	5	6	366	## 14.7	0.50	2.0 181.	.3 X		18 pdp8	Y yes	N N 32K 32K			8	2005 201	boots & runs TSS/8 & Basic	
pdp-8x	https://github.c	om/mengs Mats Engstrom	PDP8												schemat		Y yes	N N 4K 4K				201	Digital schematic, TTL	
socdp8	https://github.co	beta Folke Will		3 12					-							34 socdp8_p					8	2019 201	SoC implementation of a PDP-8/I for	
synpic12		stable Miguel Angel Ajo Pe		2 8		7-3 James Bra			6		## 14.7		1.0 136.			7 synpic12		N N 256 2K	Υ			2011 201	1 http://projects.nb CHDL to verilog	bad weblink
altium/TSK165x	http://techdocs.	proprietar Altium	PIC1			n-3-Altium	41		4 A	50		0.33	2.0 19.						Y	+	_	2004 201	7 CR0140.pdf, CR011 frozen, asm, C, C++, schem, VHDL & V	default clock speed is 50MHz
cqpic	http://www002.	stable Sumio Morioka	PIC1		Z-F UITIU Z						## q13.1		1.0	1	villar ax v	5 CQPIC	Y yes		Y	+	_	1999 200	4 LPM macros	
free_risc8 m16c5x	https://web.arch	stable Thomas Coonan	PIC1			7-3 James Bra 7-3 James std			6		## 14.7		1.0 132. 2.0	.2 X		8 cpu 32 m16c5x	Y yes	N 256 4K N Y 256 4K	Y	+	_	2002 201 1998 201	1 https://web.archive.org/web/20120309123835/http://w	www.mindspring.com/~tcoonan/index.html
m16c5x	https://gitilub.co	mature Michael Morris	PIC1			n-3-Michael N			4	3 60	_		1.0 16.	2 Y		3 m16C5x	y yes		Y	+ +	_	2013 201	pipelined and non-pipelined versions SOC LUT count	
minirisc	https://opencor	stable Rudolf Usselmann		5 8		n-3 Rudolf Us			4	80	***		1.0 57	.4 X	verilog	7 risc_core_	V yes	N Y 256 4K		+ +		2001 201	30C LOT COUNT	
p16c5x	https://opencor	mature Michael Morris		5 8		7-3 lames Bra			6		## 14.7		1.0 220			3 P16C5x			Y	+ +		2013 201	4	
pic_coonan		alpha Tom Coonan	PIC1	5 8	14 kintex-	7-3 James Bra	kefi 32	8	6	1 165	## 14.7	0.33	1.0 166.			7 piccpu			Y	1 1		1999		risc8 by Tom Coonan also a PIC uP
pic-16c5x	https://tams-wv	errors Ernesto Romani				7-3 James std			6		## 14.7		2.0			16 pic_core	Y ves	N Y 256 4K		1 1		1998 200	2	as part of thesis?
ppx16	https://opencor	stable Daniel Wallner				7-3 James mis			6	238	## 14.7	0.33	1.0 192.	.1 X		10 P16C55	Y ves	N Y 256 4K	Υ			2002 200	both 16C55 & 16F84	with fake instruction ROM
recore54		beta Hans Tiggeler	PIC1			7-3 James Car			6			0.33	1.0		vhdl	20 rcore54_s	Y yes		Y			1999	not available at ht-lab website	www.ht-lab.com
risc16f84	https://opencor	stable John Clayton				7-3 James Bra			6	392	## 14.7		2.0 172.	.5 IX			Y yes	N Y 256 4K				2002 201	derived from CQPIC by Sumio Moriok	
risc5x	https://opencor	stable MikeJ	PIC1	5 8	14 kintex-	7-3 James RLO	OC constrai		6			0.33	1.0		vhdl	15 cpu	Y yes	N Y 256 4K	Υ			2002 201	1 makes extensive use of xilinx primitiv	
risc8	https://web.arch	stable Tom Coonan				7-3 James Bra			6		## 14.7	0.00	2.0 71.						Υ	\perp \downarrow		1999 199	9 https://github.com excellent HTML doc	directory contains derivative design by another
ae18	https://opencor	beta Shawn Tan	_		16 zu-3e	James viv			6		## v21.1		1.0 72.			1 ae18_core	e yes	N Y 4K 1M		\perp		2003 200	https://hackaday.i not 100% compatable	negative edge reset "clock"
ae18	https://opencor	beta Shawn Tan	PIC1		16 arria-2				A 1		## q13.1		1.0 63.			1 ae18_core	e yes	N Y 4K 1M		$\perp \perp \downarrow$		2003 200	9 https://hackaday.i not 100% compatable	negative edge reset "clock"
mcip_open	https://opencor	beta Mezzah Jbrahim				7-3 James Bra			6 1		## 14.7		1.0 152.			23 MCIOope			Υ	\perp		2014 201	light version of PIC18	
copyblaze	https://opencor	stable Abdallah Elibrahimi				7-3 James mis			6		## 14.7		2.0 57.		viilai	16 cp_copyb			Υ	\perp	_	2011 201	6 wishbone extras	
dapzipi8	https://github.c	om/ehsan Ehsan Ali	picoBla		18 zu-5e	Ehsan cor		5 49	6	2 224	## v22.1	0.00	1.0 242.			20 top	Y asm		Υ			202		also zipi8 starting point, PhD thessis
nanoblaze	https://opencor	beta Francois Corthay	picoBla			7-3 James pui			6		## 14.7		2.0	х		12 nanoblaze			Υ			2015 201	nanoBlaze compatable, adjustable da	
nanoblaze	https://opencor	beta Francois Corthay				7-3 James Bra			6	1 169	## 14.7		2.0 113.			12 nanoblaze			Υ			2015 201	nanoBlaze compatable, adjustable da	ta width
pacoBlaze	www.bleyer.org	mature Pablo Kocik				n-3 Pablo Koci	ik 17	7	4	1 117		0.33	2.0 109.	.1 X	verilog	18 pacoblaze	Y asm	N 256 2K	Y 57	7	- 1	2 200	3 versions, behavioral coding	
pauloblaze	https://github.co	mature Paul Genssler	picoBla	ize 8	18										vhdl	7 pauloBlaz			Υ			2015 202	1 LUT6 req'd, course project, slower me	ore LUTs than original claims easier to modify and
picoblaze	https://www.xili	stable Ken Chapman	p.oo	ze 8		7-3 James Bra		-	6		## 14.7		2.0 325.			1 kcspm6			Υ			2003	https://en.wikiped 2 clocks/inst, no prog ROM	this is the original picoBlaze author
picoblaze	https://www.xili	stable Ken Chapman	picoBla			n-3-James Bra	kefi 17		4		## 14.7		2.0 168.			1 kcspm3	Y asm	N 256 2K	Υ			2003	https://en.wikiped 2 clocks/inst, no prog ROM	this is the original picoBlaze author
picoblaze	https://www.xili	stable Ken Chapman				7-3 James Bra			6				2.0 101.			19 kc705_kc			Υ			2003	https://en.wikiped 2 clocks/inst	this is the original picoBlaze author
riscuva1	https://www.scr					7-3 James Bra			6				2.0 560.	.7 X		1 riscuva1			Y 35	5		2006 200	6 https://github.com Verilog source included in PDF file	also VHDL version by Bikash Gogoi with identica
wb4pb	https://opencor	stable Stefan Fischer				7-3 James inc					## 14.7		3.0			14 picoblaze						2010 201	https://en.wikiped software addon for picoBlazeSoftware	
wb4pb microwatt	nttps://opencore	stable Stefan Fischer beta anton blanchard		32 I		n-3 Stefan Fisc	nei 30	9	4	1 102	## 14./	0.33	3.0 36.	.2 X		14 picoblaze 37 toplevel		4G 4G	v	+		2010 201	https://en.wikiped software addon for picoBlazeSoftware https://openpowe open source PPC from IBM	has vivado instructions, supports microPython
power a2	https://github.co	om/openp IBM (open PPC)	PPC		32 vu3p-2	TC	files	+	\rightarrow	-	-	+ +	-	_ ^	vhdl	285			Y	+	32	2019 202	PPC RTL, asic gate RTL	Virtex VU3P-2 FPGA implementation (380K luts)
rca110	https://github.co	om/jadelsl jadelshach		0 24		10	liles	1 1						-		2 rca110_cp		1 100 100	-	+ +	32	2019 202	http://www.hitsayers.org/pdf/rca/110/TP1124_PCA110	PamrRef Aug62 ndf
Lutiac	ittps://github.co	custom David Galloway, Dav				-4 David Gall	ow. 14	n	A 4	198		0.67	1.0 947	6 I	vhdl & v		11	64	N 64	1	32 3	3 201	Talks at Un. Toroni synthesis maps PC into ucode	no inst mem: small state machine. ~200 inst opt
octavo	http://fpgacpu.c	beta Charles LaForest				-4 Charles La			A 1	550	_		1.0 737			18 Octavo	Y asm		14	-		2012 201		~= performance across word sizes, no call/rtn in
16bitcpu	https://github.c	simulatior Winston Van	risc												vhdl	19 top	Y		N 16			202	Custom 16 bit CPU and datapath in V	
24bit_up	https://github.c	alpha Harshal Mittal			24 zu-3e	James are	a o 353	5 2166	6 1	187	## v21.1	0.80	1.0 42.	.2 X		17 processor		N 16M 16M			32	2019 201	basic 24-bit RISC, course work	big Dff count, multiple writes to register file
4-bit-cpu	https://github.c	simulatior sim da-song	risc	4	16											8 cpu	Υ	N	9	9	8	202	no branch instructions?	appears to be unfinished?
8bit_piped_pro	https://opencor	stable Mahesh Sukhdeo Pa	lve RISC	8	16 kintex-	7-3 James sw	арр 104		6	1 370	## 14.7		1.0 116.		verilog	28 top	Υ		20	0	16	2013 201	7 https://github.com uses Perl as assembler	use Perl to generate ROM file
8bit_piped_pro	https://opencor	stable Mahesh Sukhdeo Pa			16 zu-3e				-	1 500			1.0 110.	.0 X		28 top	Υ		20		16	2013 201	7 https://github.com uses Perl as assembler	use Perl to generate ROM file
a_tiny_up	https://www.qu	iora.com/V Simon Moore, Frank		_	32 arria-5	James tin	y LU 3	5	Α		## q18.0		1.0		system	1 TinyComp	Y asm		N 13	3	128	2007 201	1 https://www.cl.car from Thacker's version, Un Cambridge	
a_tiny_up	https://www.qu	errors Chuck Thacker	RISC		32 zu-3e	James mis	sing files		6		## v20.1	0.07	1.0		verilog	1 TinyComp	Y asm	N Y 1K 1K	N 13	3	128	2007 200	7 https://www.cl.cai 104 lines of verilog, Thacker (wikiped	ia) deceased
a2z	https://hackada	errors	RISC		24 kintex-	7-3 James rep		RAM wit	6		14.7	0.67	1.0	1	verilog		Н—			\perp		2016 201	runs on Cyclone IV	
a2z	nttps://hackada	errors	RISC		24 zu-2e		0.000		6	40	## v20.1	0.67	1.0	++	verilog	 	\vdash	++++		+		2016 201	runs on Cyclone IV	
d∠Z	https://hackaday	stable Simon Cook	RISC			e-4 James Bra	kefi 152		4 1	12 62 393	## q17.0		1.0 27. 1.0 36.	.4 1	*CITIOS	top_a2z		Y 64K 16M	v	+	C4	2016 201	S have the second in the secon	44- 64 24 bit
aap	https://github.co	stable Simon Cook stable Simon Cook	RISC		16 arria-2	James Bra e-4 James Bra		0	A 4		## q18.0	0.67	1.0 36. 1.0 19.		verilog	7 de0_nand 7 de0_nand			Y	+	64 64	2015 201	6 http://www.embe includes Altera project 6 http://www.embe includes Altera project	4 to 64 reg, 24-bit pc, no status reg 4 to 64 reg, 24-bit pc, no status reg
aap aizup/aizup_mi	instruct1.cit.com	stable Simon Cook stable Yamin Li, Wanming			16 cyclon 16 arria-2				4 A				2.0 205.			1 cpu	ryes	N N 64K 64K	Y 16		4	1996 199	8 used in Cornell EE475 course	MIPS/inst reduced due to few inst
aizup/aizup_m	instruct1.cit.cor	stable Yamin Li, Wanming				7-3 James Bra			6		## 415.1		3.0 128.			1 cpu	asm	N N 64K 64K	Y 16	_	4	1996 199	used in Cornell EE475 course	MIPS/inst reduced due to few inst
aizup/aizup_ov aizup/aizup_pi	instruct1.cit.com	stable Yamin Li, Wanming				7-3 James Bra			6				2.0 157.			1 cpu		N N 64K 64K			4	1996 199	used in Cornell EE475 course	MIPS/inst reduced due to few inst
aizup/aizup_se	instruct1.cit.com	stable Yamin Li, Wanming				7-3 James Bra		~	6				8.0 48.			1 cpu			Y 16		4	1996 199	used in Cornell EE475 course	MIPS/inst reduced due to few inst
altium/TSK3000		proprietar Altium	RISC			n-3-Altium	242		4	4 50					propriet				Y			2004 201	7 CR0140.pdf, http://frozen, asm, C, C++, schem, VHDL & V	
alwcpu	https://opencor	alpha Andreas Hilvarsson	RISC	16	16 kintex-	7-3 James Bra	kefi 37	7	6	194	## 14.7		1.0 345.			7 top	ome	N N 64K 64K	Υ		16	2009 201	lightweight CPU	maximal features
any-1	https://github.c	defined Robert Finch	RISC	64	36 zu-3e	James err	ors				## v21.1	2.00	1.0	Х	system	83 any1base	Υ	Υ	128	3	64	2021 202	1 http://anycpu.org, Cray-1 like with full set of vector instr	three versions with different ISAs, inst sz, reg sz
artemis	https://github.co	simulatio Sudharshan Sundar		. 10	16 zu-3e	James inc					## v21.1		1.0			9 main_test			N 18		8	2018 202	https://www.yout simple, educational uP with decent vi	
atlas_2K	https://opencor	beta Stephan Nolting	RISC		16 zu-3e	James viv			6 1		## v21.1		1.0 171.			19 ATLAS_2K			M 80		8	2013 201	ARM thumb like inst set	has MMU & full SOC features
atlas_2K	https://opencor	beta Stephan Nolting				7-3 James Bra			6 1									N Y 64K 64K			8	2013 201	ARM thumb like inst set	has MMU & full SOC features
atlas_core	https://opencor	beta Stephan Nolting			16 zu-3e	James viv			6 1		## v21.1		1.0 436.			8 ATLAS_CP			Y 80	_	8	2013 201	ARM thumb like inst set	non-MMU version
atlas_core	https://opencor	beta Stephan Nolting	RISC			7-3 James Bra			6 1	200	## v14.1		1.0 286.			8 ATLAS_CP			Y 80		8	2013 201	ARM thumb like inst set	non-MMU version
babyrisc	http://www.san	stable John Rible	RISC		16 zu-3e				6				2.0 189.			1 qs5_mix			Y 15		8	1997 199	9 http://www.sandp part of a three class course	memory rd/wt & ALU per clock
babyrisc basis spu	nttp://www.san	stable John Rible				7-3 James Bra		0	6	141			2.0 49.	./ X		1 qs5_mix	Y	N 64K 64K	Y 15	-	8	1997 199	9 http://www.sandp part of a three class course	memory rd/wt & ALU per clock
basic-cpu basic-simd-up	https://embedde	stable Justin Rajewski	RISC			James syn	tax errors	+ -	U	-	## v21.1	0.33	2.0	+	verilog		V	N Y 1K 1K	16		8	2018 201 2018 202		of verilog, no call/rtn, bare core, excellent exampl compiled via Cadence to ASIC layout
bix1	https://github.co	om/zslwyu Tingyuan Liang alpha Brendan Bohannon				7-3 James syn	tay error-	+	6	+	## 14.7	1 100	2.0	+		5 cputop 34 exunit	l'	N Y 1K 1K Y N 4G 4G	v 4		16	2018 202	simple SIMD processor in Verilog	based on SH-4, work suspended
bst-cpu	https://github.co	stable Yichun Ma	RISC	22	32 kinter	7-3 James syn	era nrimiti	/es	6	+	## 14.7			+-			iter	N 4G 4G			32	2017 201	8 128-bit memory path 6 learning, pipeline uP	pased on sn-4, work suspended
bst-cpu	https://github.c	stable Yichun Ma	RISC			James Bra			A		## q18.0		1.0 40.			26 sc compu		N 4G 4G	_		32	2016 201	learning, pipeline ur	
c16too	https://www.sc	stable Cole Design and De				7-3 James Bra			6		## 14.7						Y asm		N 20		8	2003	coledd.com/electr graphics capability	clock/2 and six phases
cast ba22	http://www.cas	proprietar CAST Inc	RISC			n-6 CAST Inc	180	_	6	32 72	14./	0.07	1.0 40.		viiidi	1 0010	Y ves	4G 4G	20	_	32	2003	http://www.cast-ii Cast has uP related IP	several versions. FPGA kits
chip8	https://bitbucke	errors Carsten Elton Søren				7-3 James mis					## 14.7			Ť		28 chip8	Υ /	N 40 40	-	+		2013 201	https://en.wikiped Verilog implementation of the Superv	https://www.zophar.net/pdroms/chip8/chip-8-
c-nit	http://www.c-n	stable Sumit		16		n-3-James xili			4	3 100	## 14.7	0.67	2.0 44.		verilog	6 soc	om asm		Y 22	2	15	2003 200	4 RISC with several load/store modes	2, garana, ang 3, ang 3
coen_316_cpu	https://github.c	alpha G.K Yvann Monny				7-3 James do			6	127	## 14.7	1.00	3.0 47.		vhdl	8 cpu_dp	11	N 32 32		0	32	2018 201		very small caches do not infer any RAM
cole_c16	https://www.scr					n-6-James Bra			6	298	## 14.7	0.67	7.0 51.			1 core	Y asm		N 20		8	2002 201	2 https://blog.classy (7) clks per inst, complete SOC	
cowgirl	https://opencor	errors Thebeekeeper	RISC			7-3 James inc		urce code	6			0.67	1.0			14 cowgirl		64K			8	2006 200	9 incomplete source code	

_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz inst sz	FPGA	repor com	LUTS	Dff	mults	lk F	date ve			KIPS /LUT	ven dor		#src files top file	o tool	ol fitg					e start la	ast	secondary web	comments
cpu 32	https://github.c	om/aslak	3 Lawrence Manning	risc		_	10.					H	,		,			10 cpu		N		-		8	-	020	https://www.yout_educational, DIY, VHDL, youtube video	uses customasm, doc in readme, md
cpu_32	https://github.c	WIP	Lawrence Manning	risc	8 32	2												16 cpu32	Y asm					16	2			VGA pattern generator youtube video
cpu_takagi	https://github.c	unteste	d Masayuki Takagi		16 16												verilog	3 сри				16			2016 2			
cpu0	https://jonathai		h Chen Zhong-Cheng		32 32	2				\perp							verilog	4 cpu0	Y yes	N		60		16	2012 2		https://github.com 700 page tutorial on LLVM	LLVM Backend for the Cpu0 Architecture
cpu-16	https://opencor	res.org/p	Vvo Zoer	RISC		5			\vdash				0.67			-1		5 cpu16	1		N 64K 64K N	32	1	8	2019 2		no LUT RAM, uses block RAM	Altera register file
cpugen	https://opencor	0100.0	Giovanni Ferrante Giovanni Ferrante				3 James Brake		-	6 8			.7 0.67			IX		14 cpu	Y asm Y asm				-		2003 2		x86 .exe generates VHDL RISC uP	using 16 bit example
cpugen crisv32 axis et	https://opencor	stable	Axis Communications	RISC			3 James Brake	1597	\vdash	8 0	154	## 14	./ 1.00	1.0	96.3		Y proprieta	14 cpuc	Y asm Y yes		4G 4G Y	+	+	16	2003 2		x86 .exe generates VHDL RISC uP	using 32 bit example very dated product
dcpu16	https://github.c	beta					3 James Brake	efi 662	\vdash	6 1	318	## 14	.7 0.67	4.0	80.4	х		5 dcpu16_						8	2009 2		https://en.wikiped for the 0X10c game	4+ addressing modes, 4 & 5-bit reg /modefields
dgb16	see FISA64	stable	Robert Finch				3 James Brake	fi 780		6	313	## 14	.7 0.67	1.0	269.0	Х	verilog	1 dbg16	Υ	N	Y			8			https://github.com inside FISA64 project	debug uP for fisa64
diogenes	https://opencor		Fekknhifer	RISC	16 16	kintex-7-	3 James Brake	efi 807		6			.7 0.67		246.3	Х	vhdl	11 cpu		ı N					2008 2		"student RISC system"	_
dme	https://github.c	stable		RISC	16 16		3 James Brake			6	53		.7 0.67		20.4	Х	verilog	49 cpu	Y yes	N	64K 64K Y	40		8	2016 2		based on magic-16	computer & computer2 null dsgns: no outputs
dp32			Peter Ashenden				3 James error			6			.7 1.00				vhdl							32	2001 2		book, CDROM from The Designers Guide to VHDL	timing delays in source code
eco32	https://opencor		Hellwing Geisse				3 James Brake			6	1 160					ILX	Y verilog			N		61		32	2003 2		homepages.thm.d MIPS like, slow mul & div	
eco32 eco32f	https://opencor	stable	Hellwing Geisse Stefan Kristiansson	RISC			3 James Brake 3 James Brake				5 147 4 123				29.1 32.1	X		24 eco32 12 eco32f						32	2003 2		homepages.thm.d MIPS like, slow mul & div	cache & mmu
eight_bit_uc	ittps://gitilub.c		Synplicity				3 James signa			6	4 123		.7 0.67			^		10 eight_bi		IV	2K Y			32	2000 2		part of Amplify documentation	Cache & Illinu
ejrh_cpu	https://github.c	stable	Edmund Horner	RISC			3 James Brake			6 1	2 196		.7 0.67		141.6	Х		17 machine			 			16	2015 2		see web archive for doc	
erp	https://opencor		Shahzadjk	RISC			3 James Brake			4 1	1 70	## 14	.7 0.33			Х		1 ERPveril				15		6	2004 2		two report PDFs & one Verilog file	
fisa32	https://github.c		Robert Finch				3 James Brake			6 3	2 152					Χ		1 FISA32	Y	N				32	2014 2	014	https://github.com/robfinch/Cores	
fisa64	https://github.c	beta		RISC			3 James Brake			6 12			.7 1.50			Х		1 FISA64	Y	N					2015 2	015	https://github.com/robfinch/Cores	need to use multi-cycle on mult
fisc	https://github.c		Miguel Santos				James error			A 4			.0 2.00			-	vhdl						6		5 2018 2			caches, VHDL & System Verilog versions, altera
fluid core	nttps://gitnub.c		Miguel Santos Azmathmoosa	RISC			4 James Brake 3 James Brake			4			.7 0.33			X		13 fisc_con 17 FluidCon		N		85	6	8	2018 2	018	http://www.archfi Flexible Instruction Set Computer data width adi mem sizes adi.	caches, VHDL & System Verilog versions, altera
fpag4_risc16_1	http://www.foa		Van Loi Le				3 James dege			6	381		.7 0.66			^		17 FluidCor 15 Risc_16			Y 64K 64K	13			2015 2	017	similar to mips16_16_1cycl	incomplete Risc 16 bit module
fpga4_nsc16_1	http://www.fpg		Van Loi Le				3 James Brake			6	200		.7 0.67			х		8 mips_16			65K 65K	13		8	2017 2			same prog & data mem and alu as mips16 16 v
fpga4_mips16_	http://www.fpe		Van Loi Le				3 James Brake			6			.7 0.67			х	*CITIOS	8 mips_vh		N		8		8	2017 2			actual prog sz=16, actual data mem sz=256
fpgacomputer	https://github.c		Milan Vidakovic	RISC	16 8	arria-2	James error	rs .		A		## q18	.0 0.67	4.0			Y verilog	10 compute	r Y asm		N 64K 64K Y	25		8	2018 2	018	https://mvidakovid 16-bit CPU, 64KB, UART (115200 bps),	and VGA
fpgacomputer	https://github.c		Milan Vidakovic				3 James erros			6			.7 0.67				Y verilog	10 compute			N 64K 64K Y	25		8	2018 2		https://mvidakovid 16-bit CPU, 64KB, UART (115200 bps),	
ft64	https://github.c	alpha	Robert Finch		64 32												verilog				16E 16E Y				2017 2			amazon kindle book, L1 & L2 icaches & L1 dcach
gaia	https://github.c	om/nyui	Yuichi Nishiwaki	RISC												Х		31 top	Y yes	Υ	4G 4G Y				2		https://hackaday.cray-tracing in OCaml, custom CPU, cor	
gbox16-gpu			et engineersbox		16 16											Х			\bot					8	20	022	Digital schematic, based on NVIDIA an	
gumnut	http://digitalde	stable	Peter Ashenden				3 James Brake	efi 388		6	259	## 14	.7 0.33	1.0	220.7	IX		6 gumnut						8	2007		see Digital Design: An Embedded Syst	
harvard_arch_u hicovec	https://github.c	om/oma	e omarelhedaby Harald Manske, Gundo		32 32				\vdash	6	-		.7 1.00	1.0			vhdl vhdl	135 harvard	proc asm Y asm	I N	Y	+	\vdash	-	2008 2		1111 1 0	many source files
hpc-16	https://opencor		Umair Siddiqui	RISC	16 16	kintex-/-	3 James comp 3 James Brake	efi 871		6	152		.7 0.67		116.6	Х		28 cpu 20 cpu	Y asm					16	2008 2		hybrid scalar & vector processor	
ice_mk2	https://gitlab.co		Mario Hoffmann	RISC	16 16	Killtex-/-	3 Jailles Blake	0/1		0	132	## 14	0.67	1.0	110.0	^	verilog		v dSIII	N		16		16	2020 2	013	https://backaday.jo/project/174049-jcg-cnu-mk-ji	variant of fpga4student
iDEA	https://gitlab.co		Hui Yan Cheah etal			virtex-6	Liu Che unab	le 321	\vdash	6 1	2 405	13	2 0.67	1.0	845.3	х		22 cpu_top	Y ves						9 2011 2	016	The iDEA DSP Bloc uses DSP slice in barrel mode for ALU	from GitHub, rq'd NOPs lower actual results
iitb-proc	https://github.c	om/pree	Preetam Pinnada		16 16		Eld Cili dilab	JE1		U 1	2 403	-	0.07	1.0	043.5		vhdl	17 iitb_pro	: ,,,,,,	N	I GAIK GAIK I			J	2011			very little doc, sizeable state machine
iop16b	https://github.c	alpha	Doug Gilliland	RISC														51 cpu top	Y asm			11		8	2021 2		https://hackaday.i I/O Processor with minimal instruction	
ippro	https://github.c	om/fsidd	ic Fahad Siddiqui	risc	16 32	virtex-7	Fahad Siddio	qu 484	447	6 1	1 372	##	0.80			Х		31	asm	ı N	64K 64K	30			5 2013 2	023	16-bit RISC using DSP48	image processing, several publications
jam	https://github.c	stable	Johan Thelin etal	RISC	32 32	kintex-7-	3 James Brake	efi 1396		6			.7 1.00		113.7	Х	vhdl	17 cpu_sys	Y		Y 128K 128K			32	5 2002 2	014	serial multiply & divide	took out clock divider
jam	https://github.c	0.00.0	Johan Thelin etal				3 James Brake			6			.7 1.00			Х	vhdl	17 cpu	Y	N	Y 128K 128K				5 2002 2	014	serial multiply & divide	
jane_nn		stable		RISC			3 James Brake			6	178	## 14	.7 0.33	1.0	81.4	Х	vhdl	3 Processo	r Y			27		16	2002		neural network microprocessor, specia	
jca 			John Cronin				3 James repla	3287		6 3	3 157	## 14	.7 0.33	1.0	15.8		Y verilog							16				altera memories
jimmy	https://github.c	John Ruds	hi Eduardo Corpeño		8 8							L	7 0.57			IX		2 jimmy	Y		Y 256 256 Y	16		4	2042	020		vendor neutral source code
jpu16 kgp-risc	https://github.c	stable	Joksan Alvarado	RISC	16 26 32 32		3 James missi	ING KAM TII	es	ь		14	.7 0.67	1.0			vhdl verilog	9 JPU16	y asm	N N				16	2012	020	32 deep call stack, 8 addressing mode only two register fields + shift amount	
klc32	https://github.c	nlannin	g Robert Finch				3 James Brake	efi 3790		6 4	1 200	## 1/	7 1.00	4.0	13.2	х		25 KLC32	V	N	40 40	+		32	2018 2		https://github.com/single ported block RAM register file:	heavy use of includes
kpu	https://github.c	alpha		RISC			3 James missi			6 3			.7 1.00				Y verilog	19 kpu	Y ves		Y 4G 4G			32	2016 2		http://andreacora KPU is a minimal system on chip writte	
kraken16	https://people.e		Bruce R. Land				3 James Brake			6	1 278					X	verilog	1 DE2_TO	Pk Y asm	N N	N 256 256 N	22		16	2010 2		https://people.ece Cornell course material	and as testperior the NFO tore
ktc32	https://github.c	om/kinp	kinpoko	risc	32 16	5										Х	Y system v	15 ktc32	Y asm			37		32	2022 2	023	full basic ISA, hobby 32-bit CPU	spartan7 xdc file
latticemico8	http://www.latt	stable	Lattice Semiconductor	RISC	8 18	B LFE2	Lattice Semi	ic 265		4	1 104		0.33	2.0	64.4	ILX	vhdl	10 isp8_cor		N				32	2005 2		https://en.wikiped 16 deep call stack, four configurations	tool kit: LMS for Diamond3.10
Ic-3	https://github.c	com/Sacu	Sudhanshu Gupta		16 16												vhdl		Y asm			16		8	2	01,	https://en.wikiped from book: 978-0072467505 by Patt &	apndx has schematic
limen	https://github.c	com/dom	n Dominik Salvet		16 16	5												12 core	Y		Y 64K 64K N			8	2018 2		teenager, highschool thesis	
lion	https://github.c	om/Ilion	/ Theodoulos Liontakis	RISC						\perp							Y vhdl	7 lionsyste		N				8	2015 2		https://hackaday.i custom gaming CPU, mem segments	software in C#, has BASIC
lion	https://github.c	om/Ilion	/ Theodoulos Liontakis	RISC		1	+	1	\vdash	+	_	\vdash	_	\vdash			Y vhdl	7 lionsyste						8	2015 2		http://users.sch.gr custom gaming CPU, mem segments	new directory, same RTL, Mister project
lion lxp32	https://github.c	om/Ilion	Theodoulos Liontakis Alex Kuznetsov	RISC		zu-3e	lames Desi	ofi 948	\vdash	6 4	2 250	##	1 100	1 20	121.0	AIX					1M 1M Y			8	2015 2		http://users.sch.gr custom gaming CPU, Altera BDF files	new 32-bit version, Mister project
	https://opencor	beta		RISC			James Brake		\vdash	6 3	2 250 1 196	## v21			131.9 115.4	AIX		20 lxp32u_1							2016 2		https://lxp32.githu register file in block RAM https://lxp32.githu register file in block RAM	vendor neutral source code, no div inst
lxp32 manik	https://upencor	beta	Alex Kuznetsov Sandeeo Dytta				3 James Brake 3 James need			6	1 196		.7 0.33			AIA	vhdl	20 lxp32u_1	or V vec	N N	N 4G 4G Y 4K 4K Y		+ +2		2016 2		www.niktech.com, optional data & inst caches	vendor neutral source code, no div inst supports Xilinx, Altera, Actel, Lattice; broken we
marca	https://opencor		Wolfgang Puffitsch				James Brake				22 157					-	vhdl	40 marca	V V	N	8K 16K	75			4 2007 2		serial multiply & divide	clks/inst is approx
mark ii	https://github.c	om/Vlad	s Vladislav Mleinecký	RISC	32 32	2	Junies Brake	1703			13/	## Q23	0.07	0.0	10.0	Ť	Y vhdl	mark ii	Y ves	_		1,5		16	2017 2		system on chip written in VHDL	custom PCB with MAX10
mera400f	https://github.c	om/jakul			16 16	5												77 mera400							2		reimplementation of MERA-400 CPU,	
micro_nating	https://github.c	mature	Geoff Natin	RISC	16 16	5											vhdl	56 processo	r_final	N	N 64K 64K N	10		9	2016 2	016	microcoded instruction set processor,	educational
minimips	https://opencor	stable	Samuel Hangouet	RISC	32 32	kintex-7-	3 James Brake	efi 2939		6 8	118	## 14	.7 1.00	1.0	40.1	Х	vhdl	12 minimip	s Y yes	N	N 4G 4G				5 2004 2	018	based on MIPS I	
minimips_supe	https://opencor		Miguel Cafruni		32 32				\Box	$\perp \Gamma$		$\Box \Box$	1.00					18 minimip	s Y asm	ı N	N 4G 4G	\perp			5 2017 2		based on MIPS I	dual issue to two pipes, 16-bit mulitplier
mips_16	https://opencor		Doyya Doyya				3 James colla			6			.7 1.00					12 mips_16		N		13			5 2012 2		Educational 16-bit MIPS Processor	
misoc	https://github.c	0100.0	M-Labs			2 arria_2		on source			n	4	3.1 0.80			ILX	V*HDL	07	Y yes	N		+-		32	2007 2		https://m-labs.hk Video IP for Mist & others	choice of latticemicro32 or mor1kx uP
mist1032	nttps://github.c	errors		RISC	32 32	arria_2	James alter	a mem		A 4 1	25 60		0 1.00		0.1		verilog	87 mist103		+	4G 4G Y		+ + +	64	21		mist32 uP: out of order version	missing cache_ram_16entry_512bit.v
mist1032 mist1032	https://github.c		Takahiro Ito Takahiro Ito				James altera			A 4 1			.0 1.00			-+		50 mist32e 100 mist103		+	4G 4G Y	_		64 64	21	014	mist32 uP: embedded version	high pin count
mist1032 moncky	https://gitflab.co	am/big-b	t Kris Demuynck	RISC		zu-3e	James no m			6 4 1		## q18			218.1	×		36 Moncky		N	64K 64K N	_		16	2020 2		https://hackadav.dbare CPU	also has verilog
moncky	https://gitlab.co	om/hig-h	t Kris Demuynck		16 16		James clock			6			.1 0.67			X	X schemat		Y yes				+	16	2020 2		https://hackaday.dbare.CPO	two phase clock. ALU & mem have own phase
moncky	https://eitlab.co	om/big-h	t Kris Demuynck			artix-7	Kris Demuyr					-	21 0.67	_			X schemat		Y yes	N	64K 64K N			16	2020 2			IO: VGA, PS/2, SPI, SD
moxie	https://github.c	stable		RISC		2 arria-2	James missi		;	Α			.0 1.00					16 moxie	11/23	1	4G 4G Y			16	2009 2	017	https://github.com/atgreen/moxie-cores	four read, two write register file missing
moxielite	https://github.c		Anthony Green				3 James Brake			6 3	152		.7 1.00		48.0	х		11 moxielit	e_wb	\top	4G 4G Y	_		16	2009 2	017	https://github.com/atgreen/moxie-cores	
moxielite	https://github.c	stable	Anthony Green			2 arria-2	James Brake	efi 2696		A 4	93	## q18	.0 1.00	1.0	34.6	Х	vhdl	11 moxielit	2		4G 4G Y			16	2009 2	017	https://github.com/atgreen/moxie-cores	
mrisc32	https://github.c		Marcus Geelnard	RISC														36 mc1		Y				32	2018 2	023	https://www.bitsn Mostly harmless Reduced Instruction	
mrisc32	https://github.c		Marcus Geelnard		32 32													36 mc1	Y asm			68		32	2018 2		https://www.bitsn MC1 variant web page	logic that can output a 1920×1080@60 video
multicycle_risc	https://github.c	Stable	Yash Sanjay Bhalgat				3 James Brake	fi 1470	\vdash	6	213	## 14	.7 0.67	1.0	97.0	Х		62 risc15	Y	N		15		8	2015 2		multi-cycle IIT-B-RISC15 ISA	developed on Altera, course project
multi-cycle-cpu			Amrik Sadhra		32 32		+-	+	\vdash		_	\vdash	+				vhdl	48 top_leve	I Y	+	4G 4G Y	21		32	2016 2			spreadsheet for test programs, ISE project
my_cpu			/ Skylar Overby	risc		artix-7		-	\vdash	ь	-	\vdash	0.67	2.0		Х	verilog	1 my_cpu	Y	N	64K 64K 4G 4G	16		16 32	21	U23		RTL & xdc in appendix, small modules, full test i
myproc	ntcps://github.c	alpha	A. Raamakrishnan	KISC	32 32	<u> </u>				\bot		டட					verilog			N	4G 4G			32	1 12	υ17	uP for educational purposes: myproc1	(single cycle), myprocz (pipelined)

_uP_all_soft folder	opencores or prmary link	tatus	author	style / clone	data sz inst sz	FPGA re	por com		Dff 5	S blk	F max	e tool	MIPS c	lks/ KII		S src code	#src files	top file	tool chain	fitg P		ax byt		lr # od reg	pipe len		secondary web link	note worthy	comments
myrisc1	https://github.co	table	Susam Pal	RISC	8 8								0.33	1.0	- 1	vhdl	5 m	nicroproc	Υ	N Y	256 2	56 Y	/ 16	4		2005 2016	https://en.wikiped	one of several implementations	AKA Mano Machine, LPM macros
myrisc1	9	table	Muza Byte	RISC	8 8	arria-2 Jai	mes Brake	efi 121	1 A			## q13.1	0.33	1.0 62	8.7 I	verilog	1 m	nyRISC1			256 2		/ 16	4		2011 2011	https://en.wikiped	Verilog source included in PDF file	AKA Mano Machine, LPM macros
natalius_8bit_r	https://opencore	beta	Fabio Guzman	RISC	8 16	kintex-7-3 Jai	mes Brake	efi 232	2 6	1		## 14.7		3.0 2	7.7 X	verilog	12 n	atalius_p	Y asm	N Y	256 2	2K Y	/ 29	8		2012 2012		return stack & register file	3 clocks/inst
niloofar1			Mahdi Amiri	RISC	16 16							## 14.7		1.0			3 n		Υ									derived from risc-16	ASIC, uses Leonardo for synthesis
nocpu oberon sdram			John Tzonevrakis Nicolae Dumitrache	RISC	8 8	kintex-7-3 Jar kintex-7-3 Jar			6 6			## 14.7		1.5 30		*CITIOS					256 2		/	16		2013 2017		minimal & complete minimalist Wirth, part of Project Ober	8 ALU inst, 3 port reg file
odess			Dmytro Senyakin	RISC	## 16	cvclone-5 Jar				## 462		## 14.7		0.3	9.5 X	verilog		oreQuad			4G 4			16		2013 2017			37-bit adr. guad issue, caches, 32-64-128 fltg-pt
odess			Dmytro Senyakin	RISC	## 16	stratix-5 Dn						## q18.0		1.0 2							4G 4			16		2017 2017			37-bit adr, quad issue, caches, 32-64-128 fitg-pt
odess			Dmytro Senyakin	RISC	## 16	stratix-5 Dn			3 A	72 122	184	## q17.1		0.3 1				oreQuad		Υ	4G 4			16		2017 2017			37-bit adr, quad issue, caches, 32-64-128 fltg-pt
odess	https://opencore	table	Dmytro Senyakin	RISC		stratix-5 Dn						## q17.1		1.0 1				oreOneV			4G 4			16		2017 2017			37-bit adr, quad issue, caches, 32-64-128 fltg-pt
odess			Dmytro Senyakin	RISC	## 16	cyclone-5 Jai						## q18.0		1.0 1		system	v 27 C	oreOneV	Y asm		4G 4			16		2017 2017			37-bit adr, quad issue, caches, 32-64-128 fltg-pt
odess			Dmytro Senyakin	RISC		cyclone-5 Jai				72 112		## q18.0			7.2			oreOneV						16		2017 2017			37-bit adr, quad issue, caches, 32-64-128 fltg-pt
oldland-cpu oldland-cpu			Jamie Iles Jamie Iles	RISC	32 32	arria-2 Jai arria-2 Jai			A			## q18.0		1.0		Y verilog		ldland_cr	Y		4G 4		,	16 16		2015 2017 2015 2017	https://github.com	has caches & MMU has caches & MMU	runs on Cyclone V runs on Cyclone V
ona			Wesley W. Terpstra	RISC	32 32) A		125	q15.0		0.5 2			32 K	eynsnam	T	IN IN	46 4	IG Y		32		2013 2017		An Out-of-Order Superscalar Soft CPU	
opc.opc5cpu			revaldinho	RISC	16 16	kintex-7-3 Jan			3 6			## 14.7				viidi	7 0	рс5сри	Y asm	N N	64K 6	4K N	N 15 4			2017 2021		OPC5 RR inst. ISA similar to OPC1	see hackaday One Page Computing Challenge
opc.opc5lscpu			revaldinho	RISC	16 16	kintex-7-3 Jan			3 6			## 14.7		3.0 14				pc5lscpu			64K 6			16	_	2017 2021		OPC5LS OPC5 with predicate inst	see hackaday One Page Computing Challenge
орс.орс6сри			revaldinho	RISC	16 16	kintex-7-3 Jar) 6			## 14.7		2.0 16		vernog		рс6сри			64K 6		N 27 4			2017 2021		OPC6 based on OPC5LS, more inst	see hackaday One Page Computing Challenge
орс.орс7сри			revaldinho	RISC		kintex-7-3 Jai						## 14.7		2.0 24	_						1M 1		N 32 5	_		2017 2021			see hackaday One Page Computing Challenge
opc.opc8cpu			revaldinho	RISC		kintex-7-3 Jai							0.80								16M 16		N 32 4			2017 2021	https://revaldinho		see hackaday One Page Computing Challenge
open8_urisc or1k marocchii			Kirk Hays, Jshamlet Andrev Bacherov	RISC	8 8	kintex-7-3 Jai	mes Brake	efi 691	1 6	1	263	## 14.7	0.33	1.0 12	5.6 X	vhdl verilog		pen8			64K 6			32		2006 2023 2012 2019		accum & 8 regs, clone of Vautomation continous regression tests	n uRISC processor, in use Implements a variant of Tomasulo algorithm
nasc			leff Bush	RISC	16 16				+ +		+ +			-	-	verilog					64K 6		V 20 2			2012 2019	https://github.com		implements a variant of Tomasulo algorithm
patmos			Martin Schoeberl	RISC	32 32			+			1	_			_	scala			+		0410	410	20 2	. 0		2017 2013	778	university project, ASIC tapeout	http://www.t-crest.org/
pet-on-a-chip	https://github.com		Ezra Thomas	RISC	8 16				+	\vdash	\vdash	+	0.67	2.0	1	Y verilog	19 to	ор	Y asm	N Y	64K 6	4K Y	/ 40 5	8				robot controller, senior design project	
piropiro	https://github.co			RISC	32 32	kintex-7-3 Jan	mes port	m 7491	1 6	11 1	118	## 14.7		1.0 1	5.7 X		42 to				64K 6	4K Y	/	32		2010 2011		five variants	no doc, xilinx constraint file
plasma_cortex	https://github.com	/Nuclea	Dylan Brophy	RISC	32 16				6					1.0	Х	vhdl	4 c		Y yes	N	4G 4	IG Y	1	8		2018	https://hackaday.i	o/project/160180-plasma-cortex-open	-source-cpu-in-vhdl
processor-core	https://github.co ur			RISC	32 32				$\perp \perp$		┕┛		\Box			vhdl	\Box		Υ		4G 4		16	32		2018 2018		clean, simple, prob classwork	Quartus proj, basic RISC instructions
propeller			Chip Gracey	RISC	32 32											verilog					4G 4	IG	\bot	512		2014 2020			ISA: op/ddd/sss format with predication
propeller_p8x3			Chip Gracey Bernd Ulmann	RISC	32 32 16 16	kintex-7-3 Jar	mes Brake	efi 9498	3 6	20	160	## 14.7	1.00	0.1 13	4.8 X	verilog Y vhdl	9 to		Y yes	N P	64K 6	4V	N 18 4	16		2014		eight propellers, clocking from ucf file	
qnice-fpga grisc32			Viacheslav	RISC	32 32	arria-2 Jai	mes Brake	efi 3075		4	144	## a13.1	1.00	1.0 4	60 1	system	40 q	uince_cp			4G 4		/ 18 4	32		2010 2011		derived from NICE: http://www.vaxm grisc32 wishbone compatible risc core	
as5-rible			John Rible	RISC		kintex-7-3 Jar			-			## 413.7		1.0 9					. ,	_	256 3			32		1998 1999		used in his class, also uses eP32	IOI FIID tilesis
r32v2020	https://github.com		Doug Gilliland	RISC	0 10	KINCEX 7 5 3G	IIICS DIGICO	400			155	24.7	0.55	1.0 5	J.J /	vernog	1 4	JJ_IIIIX			230 3.			+		2021		asea iii iiis class, also ases et se	huge download, canceled
r8-core	https://github.com		Victor O. Costa	RISC	16 16											Y vhdl	14 r8	8 uc	Y asm	N	64K 6	4K N	N 35	16		2019		university project, doc in portuguese	
raptor64	https://opencore	alpha	Robert Finch	RISC	64 32											verilog	63 ra	aptor64			4G 4		/ 105 2	96	9	2005 2013		16 register sets, inst & data cache, me	ISA not finished, core runs
rcpu	https://github.com		redfast00	RISC	8 16										L	verilog	5 rc			N	4K 4		/	6		2019		verilog implementation of Python em	
risc_core_i	https://opencore.pl		Manuel Imhof	RISC	16 16	kintex-7-3 Jai	mes Brake	efi 349	6	1	526	## 14.7	0.67	3.0 33		B vhdl	13 C		Y asm		1K 1			8		2001 2009		Havard arch, thesis project	derived clocks: estimated derating
risc_uw_dnn risc0	https://github.com		Justin Qiao Niklaus Wirth	risc	32 32			efi 1186			110	## 14 7	0.67	1.0 6		Y system verilog	v 98 c			N N	4G 4		/ 28	32		2022 2023	https://github.com		senior project at UW, MIPS derivative (WISC-SP
risc-16			Bruce Jacob	RISC	16 16	kintex-7-3 Jai	mes Brake	ет 1186	9 6	4 6	110	## 14.7	0.67	1.0 6	1.9 A	verilog					64K 6		u 9	8		2011 2018	https://people.int.	minimalist Wirth, education tool single cycle, pipeline & OO variants	Lola: https://people.inf.ethz.ch/wirth/Lola/inde Little Computer (LC-896) derivative
risc16_archer			Alexander Archer	RISC	16 16	zu5e Jai	mes simu	lation only	v				0.07		+	vhdl	7 C				64K 6		N 14	8		2019		educational	inspired by the ARM7 ISA
risc5	http://www.pro	beta	Niklaus Wirth	RISC	32 32		mes IBUF		6	4	213	## v21.1	1.00	1.0	ILX	verilog	8 R		Y yes	Υ	4G 4	IG.		16		2013 2017	http://www.astrob	minimalist Wirth, part of Project Ober	32x32 multiplier, wikipedia entry
risc5			Niklaus Wirth	RISC	32 32		mes Brake		392 6	4		## v21.1		1.0 10			8 R			Υ	4G 4			16		2013 2017	http://www.astrob	minimalist Wirth, part of Project Ober	32x32 multiplier, wikipedia entry
risc5			Niklaus Wirth	RISC			mes Brake					## v20.1		1.0 8					. ,		4G 4			16		2013 2017		minimalist Wirth, part of Project Ober	
risc5			Niklaus Wirth	RISC	32 32				1 6	4 1		## 14.7		1.0 3							4G 4			16		2013 2017		minimalist Wirth, part of Project Ober	
risc5 risc5a			Niklaus Wirth	RISC	32 32	atrix7-35 Jai	mes Brake	efi 2913	3 6	48	50	## v20.1		1.0 1	7.2 ILX			ISC5Top	Y yes Y yes	Y N	4G 4			16 16		2013 2018		minimalist Wirth, part of Project Ober	
risc63	neep.//www.pro		Niklaus Wirth Dominik Salvet	RISC	64 16		_	+	+ +		+	V21.1	1.00	1.0	IL		16 ri	isc63	y yes	N	46 4		/ 39	16		2013 2017 2021		minimalist Wirth, part of Project Ober tightly packed 16-bit ISA	thesis in Chech
riscff			ExpressIf	RISC	16 16											proprie		13003	+ +				33	10		2004		now produce ESP8266 & ESP32	thesis in checii
risc-fuggit			Nikhil Shah	RISC	32 32												33 ri	iscmain	v	N	4G 4	IG .		32		2019			hes, schematic conflicts with documentation on
riscompatible	https://opencore	beta	Andre Soares	RISC	32 32	kintex-7-3 Jai	mes set I	O 2167	7 6	1	145	## 14.7	1.00	3.0 2	2.3 X	vhdl	12 ri	iscompati	Y yes	N Y	4G 4	IG Y	/	16		2014		based on RISCO processor by Junquei	
risc-processor	https://github.co	table	Jeff Bush	RISC	32 32	kintex-7-3 Jai					161	## 14.7		1.0 11				pga_top			4G 4		/ 21	32		2008 2019		two designs with same name	MIT course work
rise			Jlechner etal	RISC	16 16	kintex-7-3 Jai	mes missi	ing black b	boxes 6	1		14.7	0.67	1.0	Х	VIIGI	26 ri	ise			64K 6			16		2006 2010		ARM style register usage	
rj32		alpha	rj45 James Brakefield	RISC	16 16	zu-2e lai		lk 627	, .	_	382	## v19.2	0.83	1.0 50	7.1 X		8 to	op ois24 24n		N N	64K 6		/ 32 N 30	16 64		2013 2022		Digital schematic editer	nanogo compiler, youtube videos 24-bit word operations only
rois rois		а-ре	James Brakefield James Brakefield	RISC	24 24				1 6	Η,	170	## V19.2	0.00	1.0 50		2114		ois24_24n ois24_24n		N N	16M 16		N 30	64		2016 2017		single pipe stage, passes simulation single pipe stage, passes simulation	
rois			James Brakefield	RISC		kintex-7-3 Jai							0.83					ois24_24n ois24_24u		N	16M 16		(55	64		2016 2017		single pipe stage, passes simulation single pipe stage, pre simulation stage	
rois			James Brakefield	RISC	24 24			1 9000						1.0 20				ois24_24u			16M 16		/ 55	64		2016 2017		single pipe stage, pre simulation stage single pipe stage, pre simulation stage	
rrisc	https://github.com		Rene Schallner	RISC	8 8		ne Schall				100			8.0	T	vhdl	8 to		Y asm	N	64K 6		/	8		2020 2022	https://git.sr.ht/~r	originally TTL/schematic, beginner's p	doc PDF file huge
rtf64			Robert Finch	RISC	64 8											system	v 3 rt	tf64		Υ		Y		32		2020 2021		variable length instructions	Posit support, glossary & references
s6soc			Dan Gisselquist	RISC	32 32	spartan-6-Jai	mes spart	ta 2820) 6	1 10	133	## 14.7		1.0 4	7.3 X	Y verilog					4G 4		N 20	16		2015			uses ZIP CPU
sayeh_cpu			Armin Kazemi	RISC	16 16			6			100			1.0		vhdl		ayeh		N	64K 6		+	64		2017		16-bit MIPS, data flow schematic	64 word reg file?
sayeh_processo			Alireza Haghdoost, Arn	RISC	16 8	kintex-7-3 Jan			, ,	1		## 14.7		1.0 22		vernog	13 S		Y	N	64K 6	410	++	32		2008 2009	haghdoost.persian		simple RISC
sayuri_cpu scarts			Toyoaki Sagawa Ilechner, Martin Walte	RISC	32 32 16 16	kintex-7-3 Jar kintex-7-3 Jar					208	14.7		1.0 12	9.9 X	vhdl	13 c		vec		4G 4		122	32 16		2000 2000 2011 2012		dead weblink Scarts Processor	high number of DFF
scarts schoolmips			Andrea Guerrieri	RISC	32 32	kiiitex-7-5 Jai	mes missi	mig signal	ucuaidti b	++	+	14.	0.07	1.0	-	vnai	10 0	cdi t2	yes	IN	4G 4		122	10	4	2011 2012		small MIPS CPU core originally based	
senior-sagn-1	nttps://github.com	/ IVIII JI	Niranian Ramadas	RISC	64 32	kintex-7-3 Jar	mes way	to 135009	9 6	32	75	## 14.7	1.00	1.0	0.6 X	verilog	28 n	ipeline	103	N Y			/ 137	32	4-8	2012 2012		university ASIC project, read PDF	64-bit data paths, superscalar, branch analysis
simplecpu			Michael Freeman	RISC	32 32			155505	1 1	172	'3	24.7	1.00		^	vhdl	20 p	.,	1 1			Τ,	8	32		2018 2019		Educational, also a version 2 with VHI	
simple-v	https://libre-soc.or		Luke Leighton	RISC	64 32					Ш	┢┪	ユ				python	ШŤ		Υ	Υ		Υ	/	32		2018 2022	https://libre-soc.o	Scalable Vectors for Power ISA	has the respect of Mitch Alsup
slurm	https://github.com	/jamesi	James Sharp	RISC	16 16											Y verilog							/ 20	16		2022		SLURM16 SoC - SLightly Useful RISC M	Video console system-on-chip made for the iCE
softcore-cpu	https://github.com		Aymen Sekhri	RISC	32 16										-	vhdl			Y asm	N	4G 4	IG Y	/ 32	7		2019 2020		course project, seven "x86" registers,	32-bit immediates, multi-cycle design
spartanMC			Falk Hassler	RISC	18 18	kintex-7-3 Jan	mes Brake	efi 853	3 6	1 2	120	## 14.7	0.67	1.0 9	4.6 X		38 s	partanmo	Y asm	_	\vdash		+	\perp	\sqcup	2012 2014		SPARC like register windows	
src	https://github.co ur		Heuring & Jordan	RISC	32 32			-	+	-	\vdash	_	++	_		verilog	4 20		\perp	_	\vdash		+		$\vdash \vdash$	2018		book by Heuring & Jordan	also Kilts cpt17 Adv FPGA dsgn
stacks-16-bit supersmall	nttps://github.com		rcrist Michael Ritchie	RISC	16 16		inhani pr	-1 20	7 A	1 2 0	120		1 00	160 3		schema	т 36	-	+	_	++	+	+	+	\vdash	2022		Digital schematic, TTL & 3 layer bread	
supersmall suslik			Michael Ritchie Goran Dakov	RISC	32 32 32 32	stratix_3 Mi kintex-7-3 Jar			/ A	2+8		## q9.0		1.0	8.1 I	verilog verilog	4 c	nu .	am acm	-	\vdash	_	++	+		2005 2009 2015 2016		2-bit serial, Mostly MIPS-I compliant "arithmetic core"	Copyright 2005,2006,2009 Jonathan Rose, and t has testbench & caches
SWSSD			Othman Ahmad	RISC	8+ 8+	KIIILEX-7-3 Jai	62 1111551	mig me(s)	1 10	\vdash	\vdash	14.	1.00	1.0	+	schema		pu l	Y	v		_	+	8+		2013 2016			a template for dsgn configuration of uP
swt16			captaindane	RISC	16 16	1	_	+		\vdash	+	+	1 1		_		_	wt16-top	Y asm	N Y	64K 6	4K Y	/ 31	16	_	2020			on in Verilog. Includes assembler, simulator, and
sxp			Sam Gladstone etal	RISC	32 32		too r	many los	+	\vdash	\vdash	+	\vdash	\dashv	1	verilog					4G 4		177	32		2001 2009		basic RISC	too many los
table887			Robert Finch	RISC	16 16	kintex-7-3 Jai			3 6	2	208	## 14.7	0.67	1.0 21	7.1 X	verilog	2 ta	able887_:	Υ		64K 6		28	8		2014 2016			included with Table888 source code
table888			Robert Finch	RISC		kintex-7-3 Jan	mes Brake	efi 5756								verilog					4G 4		/ 130	8		2014 2016		2016 version gives same reults as 201	
tarhi			Dagvadorj Galbadrakh	RISC	32 32				5 6	1	123	## 14.7	1.00	4.0 7	7.9 X	verilog	4 ta	arhi_contr		N	16M 16	6M N	N 11	4	_	2013 2013		no doc, extremely small RISC	difficulty with timing, try 7.0ns
theia_gpu	https://opencor	beta	Diego Valverde	RISC	96 64	kintex-7-3 Jai	mes huge	e a 934049	9 6	\Box	\perp	## 14.7	0.40	1.0		GPL verilog	32 th	heia	\perp		\Box			\perp	ш	2009 2012		Ray Cast Programable graphic Process	four cores, huge LUT count, 2/3rds LUT RAM

See	_uP_all_soft folder	opencores or prmary link status	author	style /	data sz nst sz	FPGA repo	or com ents	LUTS ALUT Dff	mults	lk F m max	date ver				ven dor		#src files	top file	tool f	fitg P, Ae H	max ma	x byte		r # p	ipe s len y		secondary web link	note worthy	comments
Column	thor	https://opencon_mature	Robert Finch	RISC	64 16	zu-5e Jame	es WIP				## v21	.1 2.00	1.0			system v	27 th	nor2021	Y asm	Υ	16E 16	E Y		64	2	2015 2021	https://github.com	Thor-5: L1 & L2 caches, GP float & vec	plans for more features, eventually 2M LUTs
See Learning and Management and Mana	thor	https://opencore mature	Robert Finch	RISC	32 32		ert Finch	90000	30	06						verilog	th	nor	Y asm	Υ	4G 40	3 Y		64	2	2015 2023	https://github.com	Thor 2015, 2021-3 docs	variable length instructions
Column C	thor	https://opencori mature	Robert Finch	RISC													th								2	2015 2023	https://github.com	Thor-2: L1 & L2 caches, GP float & vec	
The content of the property	thor	https://opencore mature	Robert Finch	RISC	64 16																			64			https://github.com		
See Supplies of Supplies Suppl	tigli_cpu	stable	Cleiton Juffo		16 16	kintex-7-3 Jame	es Brakefi	636	6	455	## 14.	.7 0.67	4.0	119.7	Х									16	2	2013 2013		course project, not pipelined	no LUT RAM for reg file
The contract of the contract o	tim				32 8	zu-3e Jame	es degene	rate synthesis	6		## v21.	.1 0.33	3.0												2				
The property of the property o					8 16														Yasm						_				
The control of the co					3L 3L	KITTER 7 3 Julie		074	6						^	vhdl	6 tii	nyx											
THE PARTY OF THE P						arria-2 Jame	es Braketi	136	A	384	## Q13.	.1 0.17	2.0	235.5	IX								-						
See	. ,						+ +			-		+	+	-+	-										_				
The content of the			nyounguk shon			kintey-7-3 Jame	es Brakefi	229	6 1	149	## 14	7 033	3.0	71 7	x						40 40	3 1	24	16	2				
Section 1. Supplementary 1. Supplementar	tou		Colin Riley		-	Kintex / Sjame	- Druken	223	<u> </u>	143	1111 241	0.55	3.0	7 2.7						_	64K 64	K V					https://dominheur		
See	ucode cou			RISC	16 16	atrix-7-3 Jame	s 4K LU1	6748	6 1	1	## 14.	7 0.67	7 2.0		1					N N	64K 64	K N						8	
1	ucpuvhdl				8 16				6	118				20.8	Х												https://github.com	six tutorials on uCPUvhdl	
The section of the se	up1232	http://www.dte. stable	Santiago de Pablo	RISC	8 16			220	6	244	## 14.	.7 0.33	3.0	122.0	Х	vhdl	3 up	p1232a		N	64K 64	K Y	33 2	32	2	2000 2000		bare core, prog size 4K to 64K	description in source files
The state of the control of the cont	urisc	errors	Farhad Mavaddat		16 16		es missing		6		## 14.								Y								https://cs.uwaterl	Ultimate Reduced Inst Set Computer I	Jn. Of Waterloo
The second control of the control of	verilog-harvard	https://github.com/jaywoi	Jae-Won Chung		16 16		es multi-	165 96	6	250	## v21.	.1 0.67	1.0	1015	Х	verilog	7 cp	pu02		_		K N	23	4	2	2019 2019			
The content of the		https://github.com/jaywoi	Jae-Won Chung		16 16		es multi-di	riven net	6		## v21.	.1 0.67	7 1.0		Χ	verilog	7 cp	pu03	Y	N Y	64K 64	K N	23	4	5 2	2019 2019			5-stage pipelined CPU, same for cpu4 thru cpu1
Martine Continue Anthonius and Martine Continue (1) 1.00 1.		https://github.com/jaywoi			16 16		es multi-di	riven net	6		## v21.	.1 0.67	1.0		Х	verilog	7 cp	pu04	Y	N Y	64K 64	K N	23	4	5 2	2019 2019			
Section Continues and Continue	rerneg merrere	nttps://github.com/jaywoi	ac won chang	11150	16 16				0	+	## v21.	1 0.67	1.0		X	verilog	7 cp	ou05			0-110	K N	23	4	5 2	2019 2019	!	mara arretrices	branch prediction with a bib with 2 bit saturati
The second contribution of the contribution of		https://github.com/jaywoi			16 16				6	+	## V21.	1 0.67	1.0		X	verilog	7 cp	pu0b	7	N Y	64K 64	IK N	23	4 4	5 2	2019 2019	 		
A contact with the property of the property		https://github.com/iavavo	Jae-Won Chung		16 16		es multi-di	riven net	6	+	## VZ1.	1 0.67	7 10		X	verilon	8 0	nu08	· ·	N V	64K 64	IK N	22	и и	5 7	2019 2019	1	multi-driven nets	instruction cache and data cache
The contract Contr		https://github.com/iavwoi	Jae-Won Chung		16 16		es multi-di	riven net	6	+	## V21	1 0.67	7 1.0		X	verilog	9 cr	0009	1	14 1		K N	23	4	5 2	2019 2019	†	multi-driven nets	DMA module and its interrupt mechanism
The property of the property o					16 16				6		## v21	.1 0.67	7 1.0		X		_					K N	23	4	5 2	2019 2019	1		DMA interleaved with instructions that access t
The properties of the proper		Treeps, / Kithap.com/ lattroi	ac won chang		16 16	Ed Sc Stille	and illimite on	HIVEH HEE	6	357	## v21.	.1 0.67	1.0	1399	х	4011108	20 0	0010				K N	23	-	2	2019 2019	Ī	marci directi neto	Diffit interieured with moti detrono that decess t
The state of the s	verilog-harvard				16 16																						1		
## description of the section of the	vespa	http://www.arct untested	David J. Lilja		32 32					Ш							\Box \Box			N	4G 40	3 N	16		2	2005 2005			
Margin Company Compa	vhdl-processor	https://github.com/lazyor.	Anurag Saha Roy		8 16										П	vhdl			Y						I	2019		"generic 8-bit processor"	no memory, just IO locations
Exercise Material Mat	vhdl-simple-up														[
Process of the proc					16 16	kintex-7-3 Jame	es ran out	of memory	6		## 14.	.7 0.67	1.0												2	2014 2014		simple processor using VHDL for logic	based on Gray's xsoc
15.000000000000000000000000000000000000	vrisc				32 32		4-4			_		_														2017			
The control of the co					0 -0	cyclone-3	+ +		$-\!\!+\!\!-\!\!\!+$	+		+-	+		-	20000	cr	pu											
Part							+ +			_	_	+	-		-									_	-				
Part	wisc-sp13				_		+ +			+	_	+	1		-+	0	24 +0	n lovel											
Section 1. Supersymbol 1. Supersymbo	vrate					kintey-7-2 Jame	oc Brakofi	2779	6	150	## 14	7 0.67	1.0	29.2	v						230 23	10 1							
18	xr16														X						64K 64	K .					https://github.com		
See Supplies and s	xr16	https://github.co stable	Jan Grav	RISC	16 16	zu-2e Jame	s needs	346	6	282	## v20.	1 0.67	1.0	547.0	Х				Y	N	64K 64	K			1	1999 2001		handcrafted instruction set	tool FPGA P&R, speed mode better
The contract of the contract o	xsoc	http://www.fpga stable	Jan Gray	RISC	16 16	kintex-7-3 Jame	es very sl	371	6		## 14.	.7 0.67			Х	verilog	16 xs	soc					16 4		2	2000 2001	https://github.com	very compact, bare core	similar to xr16
State Part	xtensa	https://ip.cadenproprietar	tensilica/cadence	RISC												proprieta	ary				4G 40	ŝ		32 5	,7		ch 8, Processor De	upward compatible family, sliding reg	ASIC usage, TIE tool generates RTL & software t
Marging control Marging co	xthundercore	http://forum.gac alpha	majordomo		32 16	kintex-7-3 Jame	es Brakefi		6	2 193	## 14.	.7 1.00			Х	vhdl	49 xt							16			http://www.xthun		in debug, no comments, mostly in simulation
## 15 15 15 15 15 15 15 15	хисри																											Experimental Unstable CPU	
Single-Principle States Section					32 32	spartan6- Jame	es Sparta	7936	6 4 2	25 87	## 14.	.7 1.00	1.0	11.0															
Part					32 16		+ . $+$	500	-	245		7 4 00		470.0															
The part Processed Proce								532	-	215					AX	2000									- 2	2005 2018			
State Control State (Particular of State) or State (Particular						kintex-7-3 Jame	s degen	18	0	+	## 14.	./ 0.6/	1.0	-+	-+		2 yı	cpu						_	2	2017 2021			
State plant Matter, Caregory and Matter (Support Server) of Matter (Support							+ +					+			-		70 m	nain											
Processing State Process						kintex-7-3 Jame	es Brakefi	1687	6	2 218	## 14	7 1.00	1.0	128.9	х														http://zincnu.com/zincnu/2018/01/01/zincnu-is
See Progression International Internat				riscv	32 32																					2011 2023			in German
Section Sect	riscv_pequeno	https://chipmun WIP	Mitu Raj	riscv	32 32														Y yes	N	4G 40	3 Y			2	2022 2023	https://chipmunkl	multi-page tutorial on uP design, pequ	https://github.com/iammituraj/iammituraj
Authority Company Co	riscv_rp32	https://github.co alpha	Iztok Jeras	riscv	32 32											system v	28 r5	p-mouse	Y yes	N	4G 40	3 Y		32		2022		four variants including single cycle, me	synthesis collapse
Statistic Stat	riscv_ucoded									4					[32	[
1.00 1.00			Marcelo Samsoniuk			kintex-7-3 Jame	es Brakefi	1422	6	1 167	## 14.	.7 1.00	1.0	117.2	Х		2 da	arksocv					$\perp \perp$				https://blog.hacks		
1.10 1.			Comment Faller II		JL JL	biston 7.21	a belasa	2455		175	##	7 200	1.0	142.0				ala da											
Description					22 22	kintex-/-3 Jame	es trimmi	2455	6	1/5	## 14.							oiaris	/				++				https://gitnub.com		
Inter-No. Inte					32 32	 	+	-	-	+	\vdash	1.00	1.0				1002	-		N	4G 40	3 V	+		-/ -		https://www.cov		
Sex bilistory International Progress or pure of the free deed Fisco 32 32						kintex-7-3 Jame	es many fi	les	6	+-	## 14	7 1.00	1.0	-+	-					N	4G 40	3 Y			12				
See Back-part Inter-Fig Part	riscv biriscv									+	1 24	1.00	1.3		\dashv					-					ď				
Sex Doorn Interst/feithbub_c unterested U. Berkeley Fisco 32 32 Interx James Brakefield 6 ## 14.7 1.00 1.0 .																	erilog		Y yes	Υ									
Sex Discorporate https://github.com/HPCL Rya Jain etal risc-v 32 32	riscv_bonfire				32 32	kintex-7 Jame	es Brakefie	eld	6		## 14.	.7 1.00	1.0				bo	onfire_cr	Y yes		4G 40	G Y		32	二十		http://bonfirecpu.		comingled lxp32 & RISCv; poorly organized githi
Sty.	riscv_boom			risc-v	32 32											scala			Y yes					32			https://boom-core	Berkeley Out-of-Order RISC-V Process	
Second	riscv_briscv				32 32														Y yes					32	2	2018 2020	https://opencores		
Sev_cpu	riscv_clarinet				32 32		\perp	\Box	$\perp \perp \Gamma$	4	\vdash		$oldsymbol{\sqcup}$		[/				45		5	2020			
Section Sect	riscv_clarvi				32 32	arria-2 Jame	es Altera	2616	A	178	## q18.			68.2	1		7 cl	arvi					1				https://www.cl.ca		doesn't make use of block RAM RTL
Secretary Secr					32 32		<u> </u>			_					-		26		Y yes	N			45		2		https://www.yout		
Soc. Cade https://jethbub.c untested openhwgroup risc-v 64 32					JL JL	artix-7 Jame	es Brakefi o	contig'd for simi	D	+-	## v22.	.2 1.00	1.0		\dashv	verilog	26 Ri	isc5CPU	y yes						2 -		 		
SSC_VAGE https://github.c untested openhwgroup risc-v 64 32 32 wintex-7-3 Marcelo Samsoniuk risc-v xintex-7-3 Marcelo Samsoniuk							+ +			+	\vdash	1.00	1.0		-	r system v	35 CC	ore_top	r yes								https://github.com		
Sev_ pagine https://gethub_cl marked Antitubers marked Ant						 	+		+	+	\vdash				\dashv	+	\vdash		yes V ves	Y			+	22					
sov_engine=V https://github.c.duntested Anti Lukats fiscv_32 32 1 306 4 1 100 6.7 A. L verilog 11 Tyves N AG 4G V 45 32 2018 2018 2018 2018 2018 2018 2018 201					0. 0.	kintex-7-3 Marc	elo Same	1000	6	220	## v20			_	\dashv	verilog	4 d:	arkriscy	y ves	N	4G 40	3 Y	-						
Stor_femION https://github.c stable Bruno Levy risc-v 32 32 2 2 32 32 32 33 34 35 5 5 5 5 5 5 5 5	riscv_dark riscv engine-v				32 32				4	1 -20	1 1 20.				AL	verilog	11				4G 40	3 Y	_						
Sex Furties	riscv_femtoRV				32 32							1	1	- 1				emtosoc	. ,										
Sex_fwrice https://github.cd untested Matthew Balance riscv 32 32 gloop Matthew Balance riscv	riscv_fwrisc				32 32	ice40 Matt	hew Bala	1653	4		##	1.00	6.7		AL	system v	8 fv	wrisc_fpg	Y yes	N	4G 40	G Y					https://opencores		
Sev_GRIVPhalhttp://fbpages.hrc.edu/har 182 23 24 virtex-u-2 Jan Gray 32 23 virtex-u-2 Jan Gray 32 32 virtex-u-2 Jan Gray 32 Jan Gray 3	riscv_fwrisc			risc-v			hew Bala											wrisc_fpg	Y yes								https://opencores		
scv_harris http://pages, hmc_edu/har / Dave Harris riscv_ 32 32 yes N 4G 4G Y 4S 32 2019 2021 courseware to go with book no top? scv_harards https://github.com/Wrest luke Wren riscv_ 32 32 2 luke Wren riscv_ 32 32 2 18 luce response to specify the response to specif	riscv_GRVI-pha					virtex-u-2 Jan G	Gray	320	6	1 375	## v16.	.4 1.00	1.0	1172	Х				Y yes	N	4G 40	G Y					https://www.yout		
scv_harzad5 https://github.col stable Paolo Mantovani risc-v 32 32	riscv_harris								\Box				\Box						/										
scv_hl5 https://github.cl stable Paolo Mantovani risc-v 32 32 stab	riscv_harris						+		\perp	\perp	\vdash	+	\vdash		_												L		
scv_nus number							+	\longrightarrow	+		\vdash		\vdash		_	verilog	18 ha	azard5_c	Y yes	N	4G 40	3 Y					https://github.com		
Svz_numming_nttps://gtnub.cq Stable rsc-v 3z 3z xuntex-/games too many los b ## 14.7 1.00 1.0 v verilog 141 e203_cpu Y yes N 4G 4G Y 3Z 2016 2022 https://github.com/e200 has opensource also have a chip			raolo Mantovani				1	_		+			1		\dashv								45		-		// /		.,
	niscv_numming	nttps://gitnub.cq stable		risc-v	32 32	KINTEX-7-5 Jame	too mar	ny ios	U		## 14.	./ 1.00	1.0			r įveriiog	141 e	zus_cpu]	ryes	IN	46 40	3 Y	\vdash	32	12	2016 2022	nttps://gitnub.con	ezoo nas opensource	also nave a CNIP

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repo	r com ents	LUTs ALUT	Dff 5	SI blk	F max	date ver		clks/ inst	KIPS /LUT	ven og	src #si code file		ဗို to	ool fitg	max dat	max by				start last year revis	secondary web link	note worthy	comments
riscv_humming	https://github.c	stable		risc-v	32 32	kintex-7	-3 Jame	s Brakefi	14119	6	32	62	## 14.	7 1.00	1.0			verilog 14	1 e203_soc				4G Y	,	3	2	2016 2022	https://github.com	e200 has opensource	also have a chip
riscv_humming	https://github.c	untested		risc-v	32 32												Y	verilog		Y ye	s N	4G	4G Y	1	3	2	2017 2022	https://github.com	AKA e200, Chinese	software tools take 80MB
riscv_ibex_low	https://github.c	stable	Philipp Wagner	risc-v	32 32													system v 2	ibex_core	Y ye	s N	4G	4G Y	,	3	2	2020 2023	https://www.lowr	AKA zero-riscy, also see pulp	four performance levels, several tapeouts
riscv_jive	https://github.c		Frédéric REQUIN	risc-v	32 32									1.00	20.0			verilog 19	jive_cpu_	t Y ye	s N	4G	4G Y	′		2	2018		Size-Optimized Microcoded RISC-V CP	16-bit ALU
riscv_kian	https://github.c	com/spline	splinedrive	risc-v															7 kianv	Y ye	s N	4G	4G Y	1	3	2	2021		very simple riscv cpu/soc one single fi	le implementation
riscv_lattice	https://www.lat	tstable	Lattice Semi	risc-v	32 32	machXO	3 Lattic	e Semice	1507	4	4	60	##	1.00	1.0	39.8	L Y			Y ye	s N	4G	4G Y	′	3		2021		RV32I ISA, 5 stage pipeline, configured	d & generated using Lattice Propel
riscv_lowrisc	https://github.c		Alex Bradbury	risc-v	32 32												Y	scala									2017	http://www.lowri	version 0.4-lowRISC with tagged mem	ory and minion core
riscv_microsem	https://github.c	stable	Microsemi	risc-v	32 32	polarfire	e micro	semi	8614	4	2 10	122	L11.	8 1.00	1.0	14.2		proprietary		Y ye	s N	4G	4G Y	,	3	2	2016 2018	https://www.micr	is encrypted IP	has caches
riscv_minerva	https://github.c	com/lambd	lambdaconcept	risc-v	32 32													nmigen		Y ye	s N	4G	4G Y	1		2 6	2020		microarchitecture of Minerva is largel	y inspired by the LatticeMico32 processor
riscv_minimax	https://github.c	com/gsmec	Graeme Smecher	risc-v	32 16	KU060	Graei	me Smed	423	61 6		200	## v22.	2 1.00	4.0	118.2	Х	verilog 2	minimax	Y ye	s N	4G	4G Y	1	3	2	2022 2023		LUT count comparisons with other rise	most 32-bit insts microcoded, limited 16-bit IS
riscv_myth	https://github.c	com/kuby1	Kubiran Karakaran	risc-v	32 32																							https://tl-x.org		
riscv_n_chip8	https://github.c	com/nobot	misha kevlishvili	risc-v	32 32													verilog 2	riscv	Y ye	s N		4G Y	'	3	2	2023	https://www.yout	simple RV32I on Tang Nano 9K	video: Tang Nano & LCD doing Chip-8 games
riscv_naxriscv	https://github.c		Charles Papon?	risc-v	32 32	artix7	Charl	e AKA sr	13300	6		155		1.00		29.1		scala		Y ye	s N	4G	4G Y	,		2	2022	https://spinalhdl.g	OoO execution w/reg renaming, Supe	rscalar(2 decode, 3 execution units, 2 retire), 2.
riscv_neorv32	https://github.c	stable	Stephan Nolting	risc-v	32 32	cyclone-	-IV Steph	nartl fpg:	848	4		111	## q19.	1 1.00		32.7	AL Y	vhdl 2	neorv32_	t Y ye	s N	4G	4G Y	,		2	2020 2021	https://opencores		many perpherals, LUT counts for all varia
riscv_niosv	https://www.int	tproprietar	Intel	risc-v	32 32	agilex	intel	fastest	1509	Α	2	566	## q21.	3 1.00	1.0	375.2	1	proprietary		Y ye	s N		4G Y	'		2 5	2021		free license, small inst & data mer	RV32IA spec, M20K for reg file, interrupts
riscv_niosv	https://www.int					stratix-1				А	2		## q21.					proprietary		Y ye	s N	4G	4G Y		3	2 5	LOLI			RV32IA spec, M20K for reg file, interrupts
riscv_niosv	https://www.int	tproprietar	Intel	risc-v	32 32	arria-10	intel	fastest	1375	Α	2	306	## q21.	3 1.00	1.0	222.3		proprietary		Y ye	s N	4G	4G Y	r		2 5			free license, small inst & data mer	RV32IA spec, M20K for reg file, interrupts
riscv_noel	https://www.ga			risc-v	32 32													vhdl 40			s N		4G \			2	2022	https://www.gaisl	many config options	32 & 64-bit, software tools, bit files
riscv_orca	https://github.c		VectorBlox	risc-v	32 32	stratix-5	vecto	rblox	1082	A	?	244	## 14.	7 0.98	1.0	221.0		vhdl 1			s N				3	2	2016		*, /, fltg-pt all optional	RV32IM
riscv_paranut	https://github.c	com/hsa-ee	Alexander Bahle	risc-v	32 32													vhdl ~10	00 paranut						3	2	2021	https://ees.hs-aug	SIMD vect & simul multi-threading in	Effic embed Sys group Un of Applied Sciences
riscv_percival	https://github.c		ArTeCS (Un Madrid)	risc-v		kintex7	ArTe(C largest	57129	27996 6		50	v20.	2 1.00	2.0	0.4	Х	system v ~6		Y ye	s N	16E	16E Y	,	3		2017 2022	https://github.com	Open-Source Posit RISC-V Core with C	uire Capability, cav6(AKA Ariane) derivative
riscv_piccolo	https://github.c				32 32			$\perp = 1$							$\perp \Box$			bluespec ve	rilog	Y ye	s N	4G	4G Y	′	3	2 3	2018 2018			or low-end applications (e.g., embedded, IoT),
riscv_picorv32	https://github.c		Clifford Wolf			xcku3p-3			761	442 6			## v16.	_		336.8		verilog 1	picorv32	Y ye	s N	4G	4G Y	′ _			2016 2022	https://github.com	mimimal features, soc options	designed for minimum LUTs
riscv_picorv32	https://github.c		Clifford Wolf						2019	1085 6			## v16.		0.0			verilog 1					40 .	′	3		2016 2022	https://github.com	mimimal features, soc options	designed for minimum LUTs
riscv_picorv32	https://github.c		Clifford Wolf			GW1NR-				1833 4	8	27		1.00				verilog 1	picorv32	Y ye	s N		4G Y	′ _	3	2	2016 2022	https://www.cnx-	mimimal features, soc options	https://github.com/sipeed/TangNano-9K-exa
riscv_picorv32	https://github.c		Clifford Wolf			GW1NR-								1.00				verilog 1				_	4G Y	_	3		2016 2022	https://www.cnx-	mimimal features, soc options	inclueds all peripherals
riscv_picorv32	https://github.c	beta	Clifford Wolf			kintex-U				442 6			## v16.	2 1.00	3.0	198.9	Х	verilog 1	picorv32	Y ye		4G	4G Y	′	3		2016 2022		mimimal features, soc options	LUTs & Fmax for Kintex, Virtex & Ultrascale+
riscv_pito	https://github.c	com/hossei	Hossein Askari			ZCU102					## ###			1	\Box		Х	system v 3:	rv32_core	Y ye	s N		4G Y	′	3		2020 2022	https://barvinn.re	RISC-V Barrel Processor for Deep Neu	
riscv_potato	https://github.c		Kristian Skordal			kintex-7				6			## 14.		1.0	47.1		vhdl 24		Y ye	s N I	4 4 G	4G \	30			2014 2020		risc-V interger only, no mult	"rocket-core" version at risc.org
riscv_pulpino	https://github.c		Andreas Kurth		32 32	arria-2	Jame	s missing	g files	A			## q18.	0				system v 9		Y ye	s N	4G	4G Y	r			2015 2020	http://www.pulp-	pulpissimo is single core "pulp" with i	interest in non-riscv ISA expansion
riscv_reboot	https://github.c	pre alpha	Robert Baruch	risc-v	32 32													python 8		Y ye	s N		4G Y		3		2020	https://www.yout	work in progress, has 60 minute video	on design issues
riscv_reindeer	https://github.c	untested	pulserain.com		32 32												AL	verilog		Y ye	s N	4G	4G Y	45	3		2018 2018	https://riscv.org/2	RISC-V contest prize	
riscv_reonv	https://github.c					spartan-	-6 Wajih	1 Yousse	3370	6		133		1.00	1.0	39.4				Y ye	s N	4G	4G Y	45	3	2	2018	https://www.hind	Lightweight Cryptographic Instruction	
riscv_riscboy	https://github.c		Luke Wren	risc-v														verilog 54	riscboy_f	Y ye	s N	4G	4G Y	45		2	2018 2021		portable games console desgn, PCB de	sgn, see riscv_hazard3&5
riscv_rocket	https://github.c	scala	Andrew Waterman	risc-v														scala		Y ye	s N	4G	4G Y	1	3		2016 2018			
riscv_rpu	https://github.c				32 32	artix-7			3291	6	12 1	100	## 14.					vhdl 14	core	Y ye	s N	4G	4G Y	r	3		2015 2020	http://labs.domip	Series of 16 tutorials on uP design, wo	
riscv_rsd	https://github.c	com/rsd-de	Susumu Mashimo	risc-v		zynq	Susur	nu Mash	28166	6		90		1.00	1.0	3.2		system veril	og	Y ye	s N	4G	4G Y	′		2	2020		RISC-V out-of-order superscalar proce	can be synthesized for small FPGAs
riscv_rtg4	https://github.c		microsemi		32 32															Y ye	s N	4G	4G \	_	3		2018 2020	https://github.com	risc-v for actel FPGAs, tcl files only	based on rocket chip
riscv_rudolv	https://github.c		Jörg Mische		32 32	kintex-7-			545	6		200		1.00		367.0	ALMX	verilog 4	pipeline	Y ye	s N	4G	4G Y	r		2 5			RISC-V processor for real-time system	34 clock mult & divide
riscv_rv01_core	https://opencor		Stefano Tonello	risc-v	32 32			s Brakefi		6	4 62		## 14.		1.0	9.3	_		rv01_self	Y ye	s N		4G Y	′	3		2015 2017		all files in one directory	two self test tops
riscv_rv12	https://github.c		Roa Logic BV	risc-v	32 32	arria-2	Jame	s Brakefie	eld	A			## q18.	0				system veril	og	Y ye	s N	4G	4G Y	_	3			https://roalogic.co	<u>ım</u>	
riscv_rv16poc	https://github.c		Anton Mause	risc-v	16 32												Α	vhdl 10			N			33		2	2019 2023		small 16 bit CPU based on RISC-V RV3	reduced version of Actel RISC-V?
riscv_rv3n	https://github.c		Li Xinbing		32 32										\vdash			verilog 1			s N			'	3		2020		RV32IMC processor core, which has a	
riscv_rvbs	https://github.c		Alexandre Joannou		32 32													bluespec 33	3	Y ye	s N	4G	4G Y	′	3	2	2020		descript of the RISC-V instruction set	in Bluespec, requires bluespec, no verilog code
riscv_scarv-cpu	https://github.c		Daniel Page	risc-v										_				verilog 3:							3		2019 2020	https://www.ukris		nch prediction or virtual memory, research proj
riscv_scr1	https://github.c		Syntacore	risc-v	32 32	arria-2	Jame	s Brakefi	eld	A			## q18.	0				system v 4					40 .	′	3		2017 2018	http://syntacore.c	<u>om</u>	
riscv_scr1	https://github.c		Syntacore	risc-v	32 32													system v 4	scr1_core	Y ye	s N		4G Y		3		2017 2021	http://syntacore.c	<u>om</u>	
riscv_serv	https://github.c		Olof Kindgren		32 32	ice40		1		4			_	_				verilog 1						45	_		2018 2021		RISC-V contest prize, 1-bit ALU	https://github.com/olofk/corescore
riscv_serv	https://github.c		Olof Kindgren		32 32	vu37p	Olof	Kindgren	215	6	0.5		##		32.0		Х	verilog 52		Y ye	s N			45		2	2018 2021	https://riscv.org/2	6K cores in vu37p, reg-file in blk-RAM	
riscv_shakti	https://github.c		IIT Madras	risc-v	32 32									1.00	1.0			bluespec 25	5	Y ye	s N		4G Y		3	2 3	2014 2021	https://shakti.org.	~8 different riscv cores, Madras India	
riscv_sifive	https://www.sif	fi asic			32 32		_	+					_	-	-		_	proprietary		Y ye	s N	4G	4G Y		3				ASIC IP house, 32-bit "freedom" core	
riscv_sifive	https://www.sif				64 32		_								_			proprietary		Y ye	s N	4G	4G Y	'	3			https://www.sifive	ASIC IP house, 64-bit "freedom" core	
riscv_snitch	nttps://gitnub.c		Florian Zaruba	risc-v			_	+					_	-	-			system v 8	snitch	Y ye	s N	46	4G Y		3	-	2023	nttps://www.puip		C-V core (RV32I or RV32E), 32-bit integer and 6
riscv_sodor	https://github.c		UC Berkeley		32 32		_	+ +					_	+	_			scala		Y ye	s N	4G	4G Y	_			2040 2024	11.0	1, 2, 3 and 5 stage pipe versions	
riscv_spu32	https://github.c		Merten Maik Rafael Calcada		32 32	2-	la-s-	- Deeles C	4775		+	200	##	1 1 00	1.0	117.1		verilog	top	Y ye	s N	4G	4G Y		3		2019 2021	nitps://giters.com	actively being developed	ldd sh'-
riscv_steel	nttps://opencor			risc-v		zu-2e		s Brakefi	1775	6	-		## v19.			117.4	+	verilog 2:	steei_top	Y ye	S N			,		2 3		https://github.com	github version has vivado proj	under grad thesis
riscv_steel	nttps://opencor		Rafael Calcada	risc-v		atrix-7-3					4		## v19.			65.0	+	verilog 2:	steel_top		S N	4G	4G Y		3		2020	nitps://github.com	github version has vivado proj	under grad thesis
riscv_swerv riscv_taiga	https://github.c		Western Digital Eric Matthews				vvest	e nign Li	30128 1551	ь	4 62	123	-	1.00	1.0	79.3		system veril system v 4		Y ye	is N		4G Y	,		2	2019 2020 2017 2022	intps://blog.weste	9 stage pipe, dual issue	risc-v SoC for fpga, riscv_swerv_eh1_fpga now 33% smaller & 39% faster than LEON3
riscv_taiga riscv_tinsel	https://gitlab.co		Ghaith Tarawneh	risc-v risc-v		zynq	+	+	1221	-+	+ 1	123	+	1.00	1.0	19.5		bluespec ve		ı ye	is IN	46	40 1	+	1 3	-	201/ 2022	https://poots		
riscv_tinsei	https://github.c		ultra embedded	risc-v risc-v		1	+	+		\rightarrow	+	\vdash	+	1.00	2.0	-		verilog 7		V vo	s N	AC.	4G Y	,	3	2	2021	https://opencores	message-passing architecture designe Simple, small, multi-cycle 32-bit RISC-	
riscv_uriscv riscv_urv-core	https://github.c		Tomasz Włostowski	risc-v	32 32	kintev-7	-3 Jamo	s missine	g files	-+	+	\vdash	## 14.					verilog /	riscv_core		s N			,	3		2015 2015	incus.//opencores	Jimpie, Jinaii, muiti-cycle 32-Dit RISC-	v cr o implementation
riscy vanilla	https://either/	error verified	Ren Marshall	rice ··	22 22	AIIICEX-/	Jame	- IO III	2422	6	+		## 14.	1 1.00			+	verilog 2	fn:	, ye	is Ni	4G		,	3		2013 2013	1	"tou" E stago BISC V CBU !!-	ng the n/22ims
riscv_vanilla	https://github.c	verified	Ben Marshall Ben Marshall	risc-v risc-v	32 32 32 32	zu-5e artix-7	Jame	Marshall		6	+	150	## V21.	1.00		31.0	+		frv_cpu_a	y ye	S IN	40	40	_	3		2019	1	"toy" 5 stage RISC-V CPU, implementing "toy" 5 stage RISC-V CPU, implementing	ng the rv32imc
riscv_vanilla riscv_vexriscv	https://github.c									6	+	150	-			51.0			frv_cpu_a				4G Y	_	1 3	5		1		
	https://github.c		Charles Papon Charles Papon	risc-v risc-v		artix-7 artix-7		es Papon es Papor	1? 481	6	+	346	+	0.52		374.1		verilog	smallest	Y ye		71171	4M Y	_	+	+	2018	https://riscv.org/2	verilog source preformance #s for 8 configurations o	scala not needed "Briev" is SOC variant
riscv_vexriscv	https://github.c		Charles Papon Charles Papon			artix-7 atrix-7-3				6	+	295	+		1.0			scala scala	full no car	y ye	is Ni		4M Y		3	2	2023	https://riscv.org/2	,	-,
riscv_vexriscv riscv_vhdl	https://e										+		## 14.			210.9		vhdl & verile		y ye	is IN	46		,				https://cithub	preformance #s for 8 configurations o System-On-Chip based on bare Rocket	
riscv_vnai riscv_vroom	https://opencor		Sergey Khabarov Paul Campbell		32 32	kintex-7		SIMANY T Campbell	nes, miss	ing type 6	+	25						system v 5:			s N		4G Y	,		2	2016 2018	https://backad	high-end RISC-V implementation	8 IPC (instructions per clock) peak, goal ~4 ave
riscv_vroom riscv_wolv-z7	https://github.c		Taner Öksüz	risc-v		zuah	rauli	Carripoeli		16	+	23	V22.	4.00	1.0			system v 4	cou.		is N			,	3	2	2019 2022	https://github.com	SP & DP fltg-pt in VHDL & Sys Verilog	branch target address cache with bimodal bra
riscv_wolv-27	https://github.c				32 32	1	+	+			+	\vdash	+	+	\vdash		_	scala 4	Сри	v	is Y	40	40 1	,			2015 2017	cps.//gitilub.COI	not maintained & not conformant	oranion target address tathe with billiodal bra
rjsc5	https://github.c	com/ri45/ri		risc-v risc-v	32 32	1	+	+		-+	+	\vdash	+	+-	\vdash	-		scara schemat 6	+	y	s N	46		-	3		2015 2017		not maintained & not conformant Digital schematic, 16-bit data paths, n	icro-coded multi-cycle
rjsc5 superscaler-risc	https://github.c		rj45 Li Xinbing		32 32		-	+			+	\vdash	-	+				verilog 1	s convitor	y ye	is IN				3		2019 2020		Super-scalar out-of-order RV32IMC	
verilogboy	https://backada		Wenting Zhang	risc-v		zu-3e	lamo	s vivado	872	608 6	+	313	## v21.	1 1.00	3.0	119.5	x	verilog 3				40	64K V	,	1 1 3	-	2019 2020	https://github.com	Game Boy in Verilog, both CPU (SM83	
vscale	https://github.c	stable	UC Berkeley	risc-v	32 22	kintex-7			3072	6 000	_	127	## V21.			41.2			s vscale co	Y ye	NI NI	7+O	04K 1	+		2	2016 2017	nccps.//github.com	risc-v RV32IM vscale processor, depre	
vscale varvi	https://github.c			risc-v risc-v	32 32	kintex-7			2152	6	47		## 14.								IN I	1 40	46	+	3			1		simple implementation of RISC-V
	https://github.c	Deta	Tommy Thorn Tommy Thorn	risc-v risc-v		cvclone-		s praketi	2152	6	17	100	## 14.	1.00				verilog 3	yarvi_soc	y ye	S IN I	46		+			2016 2022	1	no multiply or divide rewritten for perfomance	simple implementation of RISC-V
yarvi f32c	https://github.c		nommy i norn marko zec. vordah. Davri	risc-v sc-v/MIPs		cyclone- atrix-7-3		vordak	1048		4 33		## 14.					verilog 10 vhdl 50	yarvi_SOC	y ye	is N i	46	46	30			2016 2022	http://www.nxlab	MIPS or RISC-V ISA. Arduino support	https://www.voutube.com/watch?v=E584=841
	https://gitfiub.c	ueta	Zoltan Pekic						1048	344 4			## 14.					vhdl 2						50		5	2014 2019	https://kb-d		https://www.youtube.com/watch?v=55MzMh
sys_emz1001	nttps://gitnub.c	orn/zpekic			4 8	spartan3	3 Zoita					\vdash	## 14.	/ 0.16	+	-				H Y Jasi	m N	128	4K	59	++	+		https://nackaday.i		no block ram? Picture of original chip
jcore_aka_sh2	http://www.j-co		Jeff Dionne. Rob Landle		32 16	1	-	need to	o run ma	ke per READ	vit Tile	\vdash	-	+-	\vdash			vhdl 13			_		40	,	₩.		2014 2020	nitps://www.yout		Americans in Japan
j-core_pi	https://github.c	stable	Markey and 100 C	SH2				1 .	4201		ии	\vdash		-	\vdash			vhdl 4		Y ye			4G Y	_	1		2014 2020	https://www.cnx-	different from jcore_aka_sh2, schema	
		stable	Muhammed al Kadi		32 32	zynq704	+> Muha	ırnmed a	128K		## 167		## v17.		1 2 5	10.8	X	vhdl 34	fgpu		s Y			,	3	4	2016 2017	https://dl.acm.org https://github.com	eigui cores, reviews comparable proje	vivado fltg-pt IP, benchmarks, wikipedia: GPGI
fgpu	https://gitilub.t	-1 '																												
fgpu j verilogboy j leon2	https://hackada https://github.c		Wenting Zhang	SM83 SPARC	8 8											22.2	XY	verilog 22 vhdl 83	Doy	Y ye	is N I	0 64K	64K Y	,	 	4 5	1999 2003		Game Boy in Verilog, both CPU (SM83 large config file, rad-hard asic version	

uP all soft		T			_ 8				0. 4		- 1					11	1	т т	1	a. T		٠.			١.				1
_uP_all_soft folder	opencores or prmary link statu	s aut	thor	style / clone	data sz inst s	FPGA repor		ALUT Dfi	5 5	ram	max :	할 tool ver	MIPS c	ks/ KII nst /LU		src code	#sro		tool chain	pt =	max n dat ii	nax by nst ad		adr # mod reg	pipe len		secondary web link	note worthy	comments
leon2	https://github.co stab	e Jiri Gaisler		SPARC	32 32	cyclone-1 Klas V	Vesterlu	7554	4	42	50 #	##	1.00	1.0	6.6 I	vhdl	90	leon	Y yes	Υ	4G -	4G Y	Υ	6	4 5	1999 2003	https://en.wikiped	LUT #s from Nios vs Leon2 comparison	https://www.gaisler.com/index.php/products/g
leon3	http://www.gais stab	e Jiri Gaisler,	Jan Anderss	SPARC	32 32	kintex-7-3 Jiri Ga			6		183			1.0 6	2.7 AIL	X Y vhdl		s leon3x	Y yes	Υ	4G -		Υ	6		2003 2021	https://en.wikiped	customized for ~50 FPGA boards,	xls with utilization for all targets
openpiton		ilt mmckeowr		SPARC	32 32	kintex-7-3 James			6			## 14.7		1.0		verilog			Y yes	Y N	4G -	4G \	Υ	6		2015 2019	http://parallel.prii	Princeton Un.	both FPGA & ASIC, very many source files
s1_core		e Fabrizio Faz		SPARC SPARC	64 32			52845		8 59			2.00		2.1 IX			6 s1_top			4G -	4G \	Y	3:		2007 2012	https://en.wikiped	reduced version of OpenSPARC T1	Vivado run
sparc64soc temlib	https://opencon alph http://temlib.org stab	a Dmitry Roz	hdestvenski	SPARC	64 32	kintex-7-3 James kintex-7-3 James		2579	6	22	111 4	# 14.7		1.0 4	2 1 V	Y verilog vhdl	263	3 W1 mcu_simpl		Y	1 4G -	46 \	v	6		2009 2010		huge source file count copywrite: experimental use	work in progress with no progress has caches
temlib	http://temlib.org stab			SPARC	32 32	kintex-7-3 James		3730	6	5		# 14.7		1.0 2				fpu simple			4G		v	6		2013 2015		copywrite: experimental use	options for fltg-pt, pipeline, mul & div configura
amic-0		e Alberto Mo	oriconi	stack	32 8		vivado		57 6				1.00			vhdl		processor		- 1		-				2013 2013	https://en.wikiped	based on mic-1 by Andrew Tanenbaur	uCode, usually Java virtual machine
hive	https://opencore stab	e Eric Wallin		stack	32 16		s Brakefi	1420	Α :	8 24	283 #	## q13.1	1.00	1.0 19	9.4 ILX	verilog		hive_core	Υ	N		1	N 40	10	0 8	2013 2015		4 symetrical stacks, eight threads via	
m17		Philip Koop		stack												proprie											https://users.ece.	chapter 4.3 in Koopman	6600 gate ASIC
minicpu		e Hirotsugu N		stack	16 5	kintex-7-3 James		433 147	6	1 1		## 14.7 ## 14.7		1.0 9							4K -	4K 1	N 26		-	2008 2018		same as tiny-cpu separate source for each CPLD chip, u	uses Flex, Bison & Perl to create gcc compiler
minicpu-s mproz	http://www.bitli stab	e Michael Mo e K. Lee	orris	stack stack	16 8	kintex-7-3 James kintex-7-3 James			6	+		# 14.7		1.0	0.6 X	verilog		both		N N		32K	33		+	1999 2007	https://groups.go.	little documentation, CPLD implemen	*.1 schematics, also mproz3
pancake		e Bruce Land		stack	16 5	kintex-7-3 James		441	6	1 1		# 14.7		1.0 19	4.8 X			de2_minic		N	4K		31		+	2010 2014	http://www.cs.hir	The Pancake Stack Machine dervied fr	
spu-mark-ii		Felix Queiß		stack	16 16		7,,,,,,,,						1			vhdl				N	64K 6		Y 34			2020 2022		micro-code ISA stack machine	ISA at doc/specs/spu-mark=ii.md
stack-cpu	https://github.com/Arl	t/: Arlet Otten	ns	stack	16 16										Х	verilog					64K 6		N 23			2017		3 or 4 stacks, load/store with stack de	xilinx block RAM
tiny_cpu		s K. Nakano		stack	16	kintex-7-3 James						## 14.7		3.0	IX			DE2_TINY		N			\perp			2007 2009	http://www.cs.hir	different from tinycpu	uses Flex, Bison & Perl to create gcc comp
the12X_12uP		James Brak		stack/acc	12 12	kintex-7-3 James		972	6			# 14.7		1.0 6				the12x_12			4K -		N 54	6	4 1	2015	1 1/0 f /:	combo stack/accumulater design	load/store arch, not optimized
aquarius aguarius	https://opencore stab	e Thorn Aitch		SuperH-2 SuperH-2	32 16	zu-3e James kintex-7-3 James	vivado	3563 13 4071	84 6	2 16		## V21.1		1.0 4				top		N N	4G 4		Y .		+	2003 2015		clone of Hitachi SH-2	project seems to have stalled project seems to have stalled
svs0800		e Zoltan Peki		TMS0800	4 12	Kilitex-7-3 Jailles	biakeii	40/1	101.	2 10	3/ 1	14.7	1.00	1.0 2	3.7	verilog vhdl		top sys0800			12 5				+	2019 2020	https://backaday.i	calculator chip, both TI Datamath and	
tms1000	https://opencores.org/			TMS1000	4 8		+		+++			+	+		+			tms1000			64		54	_	+	2021 2021	IILLUS.//IIACKAUAY.	Four function BCD calculator chip	used in several TI products
core9900	https://github.com/dn	to Matthew H		TMS9900	8 8					1					_	vhdl		top		N	64K 6	_	54	10	6	2017		MSP 9900	asca in several 11 produces
tms9900	https://github.com/dn	tg Matthew H		TMS9900	8 8		\Box †		ユゖ							vhdl	_	f18a_top	Υ	N		4K Y	Υ	10		2019	https://github.com	F18A is a gaming box, conflicts with C	Tang Nano 9K F18a Clone
uTTA		e Hans Tigge	eler	TTA	16 16		s Brakefi	810	6	1		# 14.7		1.0 4		vhdl	23	utta_struc		N							http://www.ht-lab	time triggered arch	bad weblink
bfcpu	http://www.cliff stab	e Clifford Wo	olf	Turing	8 3	zu-3e James	vivado	387	6			## v21.1				B vhdl	4	cw6671	Y yes		64K 6		Y 8			2003 2003	https://en.wikiped		internal 1-byte data cache doubles performance
bfcpu		e Clifford Wo		Turing	8 3	zu-3e James	vivado	303	6			## v21.1				B vhdl		cw6670			64K 6		Y 8			2003 2003	https://en.wikiped	no accum, data pointer and bracketed	first implementation, no data cache
bfcpu		e Clifford Wo	olf	Turing	8 3	kintex-7-3 James		422	6	Ш		## 14.7				B vhdl		cw6671				4K Y	Y 8			2003 2003	https://en.wikiped	no accum, data pointer and bracketed	current version & earlier version
aeMB	https://opencore bet			uBlaze	32 32		vivado	997 4		3		## v21.1		1.0 25				aeMB_cor	. ,,,,	N	4G -		Υ			2004 2009		not 100% compatable	
aeMB	https://opencore bet			uBlaze	32 32	kintex-7-3 James		1018	6	,		## 14.7		1.0 12	8.5 ILX	verilog	7	aeMB_cor	1 900	N	4G		Y	_	_	2004 2009		not 100% compatable	
an-noc-mpsoc an-noc-mpsoc		re Alireza Mor		uBlaze uBlaze	32 32 32 32	zu-3e James kintex-7-3 James		1079 1164	6	3 1		## v21.1		1.0 30		Y verilog Y verilog	90	aeMB_top		N N	4G -		Y		+	2014 2019		choice of Im32, aeMB, mor1kx or or12 choice of Im32, aeMB, mor1kx or or12	
mblite		Tamar Kran		uBlaze	32 32	kintex-7-3 James		941	6	2		# 14.7		1.0 24				core_wb			4G -		Y 86	3:	2	2009 2017		not all instructions implemented	moved everything to work library
mb-lite plus		e Huib Arrien		uBlaze	32 32	kintex-7-3 James		244	6				1.00			B vhdl					4G		Y 00	3:		2010 2012		Delft Un. Of Tech. course work	use inferred RAM
microblaze	https://www.xiliproprie	tar Xilinx		uBlaze	32 32	virtex ultr Xilinx		563	6		682 #	##		1.0 12			tary		Y yes	opt	4G -	4G \	Y 86	3.	2 3	2002	https://en.wikiped	MicroBlaze MCS, smallest configuration	70 configuration options, MMU optional
microblaze		tar Xilinx		uBlaze	32 32	kintex-7 Xilinx		546	6	1	320			1.0 60	3.7 X	proprie	tary		Y yes	opt	4G -	4G \	Y 86	3:		2002			70 configuration options, MMU optional
mpdma		quickwayne	e	uBlaze	32 32	kintex-7-3 James			6				1.00			Y perl	1				4G		Υ	3:		2006 2009		Soft MultiProcessor on FPGA	Perl gens *.xmp, mhs, mss & ucf files
myblaze myblaze		re Jian Luo re Jian Luo		uBlaze uBlaze	32 32	kintex-7-3 James kintex-7-3 James		-	6	+		## 14.7 ## 14.7		1.0	_	myhdl myhdl	15	top	. ,		4G 4		Y	3:		2010 2013		clone, python code generators	
openfire core		a Alex Marsc	hner Stenh	uBlaze	32 32	kintex-7-3 James			6	+		14.7		1.0	_		12	openfire_c			4G 4		Y	3:		2010 2013		clone, python code generators OpenFire Processor Core	"FPGA Proven"
openfire2		Antonio An		uBlaze	32 32	kintex-7-3 James		1201	6	3 2	105 #	## 14.7		1.0 8	7.4 X	Y verilog					4G -		Y	3:		2007 2012		"FPGA Proven"	derived from Stephen Craven's OpenFire
openscale		e Lyonel Bart		uBlaze	32 32	spartan-3-Lyone	l Barthe	1563	4		91	i12.1		1.0 5	8.2 X	Y vhdl		sb_core	yes		4G -		Y 86	3:	2 5	2010 2012	www.lirmm.fr/AD	NoC secretblaze	data is for single secretblaze
secretblaze		Lyonel Bart		uBlaze	32 32	spector e ajene		1563	4		91	i12.1		1.0 5				sb_core	yes		4G -	4G \	Y 86	3	2 5	2010 2012	www.lirmm.fr/AD	AC	
mxp		e VectorBlox	Computing	vect	8 22	zynq45-7 vecto	rblox	39856	6 6	4 81	175 #	## v17.2	1.00	0.1 3	5.1	proprie	tary		Υ						_	2012 2017	http://www.ece.u		LUT count for 8 lanes with custom inst
symphony lemberg	http://www.ece alpha https://github.cc stab		Duffitsch	vect	32 32	cyclone-4- James	Brakefi	37459	4 2	5 54	43 4	## a13.1	1.00	1.0	11 1	verilog		vpu_top	Y yes	Y	4G 2	264	v	3:	2 4	2007 2008	http://www2.imm	vector addon to NIOS	LPM mem & floating point
p-vex	https://github.com/tva	nas Thiis van A		VLIW	32 128	kintex-7-3 James		1660	6			# 14.7			1.1	vhdl		system		N	40 .	-141	73	3:		2005 2015			probable degeneracy, LUT RAM for program me
spam-1	https://github.cosimula	ior John Loner		vliw	8 48		12/222				200		2.00			verilog		cpu		N	64K 6	54K Y	Y	-		2019 2022	https://hackaday.i	8 Bit CPU Hardware Implementation i	TTL modules with verilog
tinyvliw8		Oliver Stecl		VLIW	8 32	kintex-7-3 James		895	6			## 14.7		1.0 5				sysarch			256		Υ			2013 2020		tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs
ao486		Aleksander		x86		zu-2e James							1.00			Y system			Y yes		4G -		Υ			2014 2014		complete 486, SoC configuration	non-SoC, no MMU, not superscalar
ao486 ao486 mister		Aleksander	r Osman	x86	32 8	-,			6	4 47	46 #	## q13.1	1.00			Y system			Y yes		4G		Y		-	2014 2014	https://www.stuff	complete 486, SoC configuration	Henry Wong thesis at U.Toronto, also youtube
cpu_basic	https://github.cg bet	Sorgelig If/ vhdlf		x86 x86		zu-3e James cyclone-4 vhdlf	vivado d	3558	В.	4	_	+	1.00	1.0	+	Y system vhdl	V 85	1048b	y yes		4G 6		Y 26	11	6	2020 2021		complete 486, SoC configuration 32-bit CPU with x86 inst. format	mister version of ao486: reworked with many n readme has screen shots. very readable RTL
cpu_basic cpu86	http://www.ht-l bet	Hans Tigge	ler	x86		kintex-7-3 James		3421	6		127 #	# 14.7	0.17	2.0	3.1 X			cpu86_top					Y 20	1	•	2002 2018	http://www.ht-lab	8088 clone	ht-labs offers several uP cores
mcl86		e Ted Fried		x86	16 8	kintex-7-3 Ted F	ried	308	6		180		0.67	0.0	9.6 X		3	EU	Y yes	N N	1M :	LM Y	Y			2016 2021	http://www.embe	microcoded, meets original 8088 timi	ng@100MHz
next186	https://opencore stab	e Nicolae Du	mitrache	x86	16 8	arria-2 James	s Brakefi	1966	Α :	2		## q13.1		2.0 1	3.1 IX	verilog	4	Next186_0	Y yes	N N	1M :	LM Y	Υ			2012 2013		boots DOS	
next186_soc_p		e Nicolae Du		x86	16 8	kintex-7-3 James	translate	errors	6	1				2.0				ddr_186					Υ		1	2013 2019		SoC version of next186	boots DOS, does video games & sound
next186mp3 rtf8088		e Nicolae Du		x86 x86	16 8	kintex-7-3 kintex-7-3 James	- Prakof	4514	6	1		# 14.7		2.0	8.6 X	Y verilog	16	ddr_186 rtf8088	Y yes	N N	1 1M :	LIM Y	Y	-	+	2013 2014	https://github	SoC version of next186	boots DOS, has DSP core, no x86 source
s80186		ng Kobert Find	LII	x86 x86	16 8	cyclone-V Jamie		1750	A	-	60	14./		2.0 1	1.5 I	Y system	v 50	core	y yes	N N	1M :	IM Y	Ÿ		+	2012 2013		8-bit memory data, e.g. 8088 80186 binary compatible core	implementing the full 80186 ISA
sp-i586		e Lini Mestar	r	x86	32 8	kintex-7-3 James		32144	6	4 28		# 14.7			1.1 X			top sys	Y yes	Υ	4G -	4G \	Υ		+	2016 2016		gate level dsgn, vivado project also	http://img.youtube.com/vi/2W1guyhCJuE/0.jpg
sub86	https://opencore alph	Jose Risset	to	x86	16 8	kintex-7-3 James			6	Ľ		# 14.7		3.0 2	0.1 X	verilog			Y yes	N N	64K 6	4K Y	Υ		7	2012 2013		very small x86 subset core	no segment registers, limited op-codes
v586		Jose Rissett		x86		zu-3e James					_	## v21.1		2.0		verilog	22	core :	Y yes	N	1M :	LM Y	Υ			2014 2016		MMU & caches, branch cache	www.youtube.com/channel/UCNbm8Bah54cwl
v586		Jose Rissett		x86	32 8	kintex-7-3 James	s Brakefi	22282	6 1	2 16	102 #	## 14.7	1.00	2.0	2.3 X			v586	Y yes	N	1M :	LM Y	Y			2014 2016	https://github.com	MMU & caches, branch cache	www.youtube.com/channel/UCNbm8Bah54cwl
y86-64 zet86		Adithya Sur Zeus Marm		x86 x86	64 8 16 8	kintex-7-3 James	Prolite	3642	6	1	60	# 14.7	0.67	2.0	6.2 X	verilog		fpga_zet_1	V vc-	N A	1 1M :		<u> </u>	-	+	2021	https://cith.ch	limited set of x86-64 operations equivalent to 80186, boots MS-DOS	Zet The x86 (IA-32) open implementation
zet8b fnz8		Zeus Marm Fabio Perei		x86 78	16 8			5184		1 16		# 14.7		4.0	6.2 X			fpga_zet_1 fpz8 cpu			1 1M 2		Y		+	2008 2018	https://gitnub.com	Zilog Z8 encore (eZ8) 8-bit core	Zet The x86 (IA-32) open implementation Altera megafunctions (mem)
altium/TSK80x		tar Altium		Z80	8 8	spartan-3 Altiun		2558	4	_ 10	50	14./		3.0	2.2 AIL			·pro_cpd_			64K 6		Y		1	2004 2017	CR0140.pdf, CR01	frozen, asm, C, C++, schem, VHDL & V	default clock speed is 50MHz
a-z80		e Goran Devi	ic	Z80	8 8			1819	6	8		# 14.7		1.0	IX			z80_top_d			64K 6		Y		L	2014 2020		gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spect
a-z80		e Goran Devi		Z80	8 8	zu-3e James	timing		65 6			## v21.1			7.7 IX	verilog	24	z80_top_d	Y yes		64K 6		Y			2014 2020		gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spect
a-z80		e Goran Devi		Z80	8 8	kintex-7-3 James		1186	6	ш	-	## 14.7			6.8 IX			z80_top_d			64K 6		Y		\perp	2014 2020	https://github.com	gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spect
a-z80	https://opencom stab		ic	Z80	8 8	cyclone-2 Gorar	Devic	2084	4	29	19 #	## q11.1	0.33	1.0	3.0 IX			z80_top_d			64K 6		Υ		1	2014 2020		gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spect
darfpga		fpg darfpga		z80	8 8		للبيا		\perp				 			Y VHDL 8					64K 6		Υ			2022	https://github.com	games ported to MiSTer and DE10-lite	
nextz80		e Nicolae Du		Z80	8 8	kintex-7-3 James	Brakefi	854	6	+	119 #	## 14.7	0.33	1.0 4	ь.0 X			NextZ80CF			64K 6		Y	-	1	2011 2019	hanne Heister	annualible Conne Control	claim of 700 LUTs in Spartan-3 probably wrong
opengateware reverse-u16	https://github.com/op https://github.com/stab	ng opengatew e A.T.	vare	z80 Z80	8 8	cylcone-4 James	Brakefi	11224	- 4	60	٠.	# 14.7	0.33	4.0	v	Y vhdl & Y vhdl			. ,		64K 6		Y	_	1	2022	nttps://github.com	compatible Congo Bongo/Tip Top arca	several others at opengateware retro Z80 based on T80 by Daniel Wallner
reverse-u16 socz80		e A.I. e Will Sowerl	butts	Z80 Z80	8 8	spartan-6-James		2568	6	15		## 14.7			4.0 X		29	zxpoly top_level			64K 6		Ÿ		+	2013 2014	1	based on Daniel Wallner's T80, for Pa	
t80		e Daniel Wall		Z80	8 8	kintex-7-3 James		1389	6	1.3				3.0 1				T80a			64K 6		Y		1	2002 2018		Z80, 8080 & gameboy inst sets, severa	
tv80		re Guy Hutchi		Z80	8 8	kintex-7-3 James		1207	6			# 14.7	0.33	3.0 1	6.6 IX	verilog	6	tv80n	Y yes	N N	64K 6	4K 1	Y		1	2004 2018	https://github.com	derived from Daniel Wallner's T80, AS	IC implementations
wb_z80		e Brewster P		Z80	8 8	kintex-7-3 James		2025	6			## 14.7	0.33	3.0		verilog	4	z80_core_	Y yes	N N	64K 6	54K Y	Y			2004 2012			Wishbone High Performance Z80
y80e		e Sergey Bely	yashov	Z80	8 8			2557	4				1.00			verilog	15	top_level	Y yes	N N	64K 6	54K Y	Υ			2013 2019		Y80e - Z80/Z180 compatible processo	based on Y80 from "Microprocessor Design Usir
z80control z80-fnga		Tyler Pohl		Z80	8 8	kintex-7-3 James	Brakefi	1483	6	1	189 #	## 14.7	0.33	3.0 1	4.0 X			top_de1			64K 6		Y		1	2010 2012	1		interfaces to DRAM, based on T80 core
zŏ∪-rpga	nttps://github.com/Ob	ua Juan Gonza	alez-Gomez	Z80	8 8				$\bot\bot$	\perp						verilog	5	\bot	Y yes	N N	1 64K 6	94K \	Υ			2020	1	Based on iceZ0mb1e by abnoname an	a TV80, with tinyBasic

_uP_all_soft opencores or folder prmary link	status author	style / clone	data sz inct gr	FPGA	repor ter	com LU		101	S blk		date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	S src code	#src	top file			fitg :	ma: dat				adr mod	# reg		start year r		secondary web link	Ī
z80soc https://opencor	stable Ronivon Costa	Z80	8 8	zu-3e	James	Brakefield		6				v21.2		3.0			Y vhdl	19	top_s3e	Υy	es	N	N 64H	64K	Y					2008 2			Ť
z80soc https://opencor	stable Ronivon Costa	Z80	8 8	spartan3	e James	Brakefi 2	174	4	2 19	7	8 ##	14.7	0.33	3.0			Y vhdl	19	top_s3e	Υy	es	N	N 641	64K	Y					2008 2	016		
complete_8bit https://www.qu	stable Van-Lei Le		8 8				208	6		L 26		14.7			137.5	Х	vhdl	6		r N		N	96	128	Y			ļ		2016			1
gpu https://opencor	stable Diego A. Idarraga		1 .	kintex-7-	3 James	errors in so	ırce	6		-	##	14.7	1.00	1.0			vhdl	21	gpu	++	_	Υ	_	4-	-	-		ļ		2015 2			4
pycpu https://pycpu.w reduceron https://www.cs.	myhdl Norbert Feurle stable Matthew Naylor/Tom		1 2	3	-			+		+	##					IX	myhdl	+	Reducer	-	_	-	+	+	+	-		-		2013 2		https://pycpu.wo https://github.co	
reduceron <u>nttps://www.cs.</u>	Stable Iwattnew Naylor/Tom	iny rnorm	+				-	+			##					IX		+	Reducer)n		-	+	+	_	-				2008 2	018	ittps://gitnub.co	ł
		1			-	57	,	#		F.42	#	1.4			474	verilo	g 426		non-blan		704	06			_	_		1		_			1
122 # usable(beta, st		106		295	blank	3/	3	#		542	#	14					-			1													
50 "B" or "X" of lim		1002		712	a											vhdl	387 69		asm													community.freeso	
MIPS/MHz Pro-rating for data s 1-bit 0.04	ze: 16-bit	0.67		85 64-bit	zu-3e	2.0	10								propri	erilog	36		forth		13	DIMIP	s per c	lock for	r many	micro	proce	ssors	:	<u>n</u>	ttp://e	en.wikipedia.org	W
4-bit 0.17	24-bit	0.80		Silicon A	roa oqui		,0									scala	13		75	т -	paper	only		353	1	VHD			\neg				
8-bit 0.33	32-bit	1.00		LUTS/DS		16	:1									matic	20		60		ducat		1	399		Veril							
12-bit 0.40	48-bit	1.50		LUTS/Blo															25	_	weak		1	51			em Ve	rilog					
Under the assumption that the	ore is capable of one instuction			,															8		up_cc		1	11			al/Sca						
																			5	i	n limb	0		7		VHD	L & Ve	erilog					
Column Titles	Details																	1	10	F	olannir	ng	1	3		МуН	DL						
"A"	A: 1st choice clone, B: 2nd choice	ce clone, W	: 1st cho	ice original,	X: 2nd	choice origin	al												52	S	imula	ion		36		prop	rietar	у					
"B"	used to indicate best KIPS/LUT t					GA family													573	r	main+s	im		13		othe	r						
cat	main, educational, planning, sin																	4	521		net ma	in	4	4			matic	S					
_uP_all_soft folder	if opencores design is their fold				name													4	644	t	otal			877	7	total							
opencores or primary link	about 200 designs in open core																	4															
status	ASIC, paper (detailed in), planni				ble, mat	ure, proprie	ary, untes	ted;	incomp	lete, e	ducatio	onal ty	pically ·	<16 ins	truction	ns, sim	ulation	-														duplicates due to	
author style / clone	First Name, Last Name or univer					:- 0 f		-411-4				talete		L.				-						385 0	designs	with	best F	OM (likely t	rue me	sure (of # of usable de	ig
data size	part number or "forth", RISC, ac data register size in bits	cumulator,	, etc. as	ic indicate	s: avall a	as asic & ipga	i, an asic n	ietiist	source c	or a na	ra core	within	i ipga c	nip				-															
inst size	shortest instruction size in bits																	1															
FPGA	FPGA family for compile, place,	route & tin	ning usu	ally using fa	etact na	ert arado												1															
reporter	First Name, Last Name	route a till		uny using it	orest pe	ire Brode												1															
comments	compile, place, route & timing p	roblems																															
LUTs ALUT	total number of LUTs, ALUTs or		including	route-thru	s & othe	rwise unava	lable																										
Dff	total number of DFFs																																
LUT?	4-LUT, 6-LUT, Altera ALUT, Acte	l Tile																															
mults	total number of multipliers/DSP																																
blk RAM	total # of block RAMs used, Xilir																																
Fmax	maximum primary clock speed f					est clock con	straint, fa	stest	part, bes	t die te	emp							4															
date tool ver	date of compile, place & route;									-								-															
MIPS /inst	Altera (Quartus), Xilinx (ISE, Viv. prorated DMIPS per instruction,										000000							-															
clks/ inst	number of clocks per instruction									sue pri	bressoi	15																					
KIPS /LUT	figure of merit, does not include																	1															
Vendor	Vendors for which design builds									nx: ISE	& Viva	do						1															
SOC	B: bare core (no RAM connection																	1															
src code	VHDL or Verilog or System Veril																																
# src files	number of source files for comp	ile, place, i	route & 1	iming; inclu	ides test	benches																											
top file	top file for compile, place, route	e & timing ı	run, mult	tiple versior	s of san	ne design dis	tinguished	l here	2																								
doc	is documentation provided?																	4															
tool chain	is there a compiler or assemble																	4															
fltg pt	does the compile, place, route &																	4															
Hav'd	H: separate instruction and data	a memory(s	s), 2C: # (caches, M: N	имu, N:	von Neuma	n (single n	nemo	ry bus)									4															
max data max inst	maximum data address																	-															
byte adrs	maximum instruction address is byte addressing provided																	-															
# inst	number of unique instructions,	conditional	ls court	as one instr	uction	somewhat co	hiective											1															
# adr modes	abs, imm, PC rel, indexed, reg-re							dir)	(indexed)). abs-	hort/d	lirect n	age, sc	aled				1															
# reg	number of registers in register f		, ,,, ,	,	,	, ,, (me	.,,,			.,	, u	Р	. 3=, 50					1															
pipe len	number of pipeline stages																	1															
start year	year of first design activity																																
last revis	last year for revisions or web pa	ge updates	s																														
secondary web link	secondary web address																	1															
note worthy	anything special about the design	gn																															

asm 147 Web page DMIPS pr.en.wikipedia.org/wiki/Instructions_per_; community.freesg; www.eembc.org/coremark/index.php
13 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/Instructions_per_second

353	VHDL
399	Verilog
51	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
36	proprietary
13	other
4	Schematics
877	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)

note worthy

https://pvcpu.wor python hardware processor https://github.con hardware for functional programming red-lava generates the RTL

based on Daniel Wallner's T80 based on Daniel Wallner's T80

graphic processing unit

comments

memory_unit uses block RAM, IO ports pruned

directory disappeared

coding errors