-uP_all_soft opencores or primary link status author statu

Small soft core uP Inventory

©2021 James Brakefield

Opencore and other soft core processors

1410	https://github.com/cube1 Jay Jaeger	1401	6 6x							vhdl 70	0	/ N	1 16	5K 16K Y			2019 2021	https://www.com	superset of IBM1401, gate level vhdl,	was student at UW
1802-pico-basi	https://github.co beta Steve Teal	1802	8 8	zu-2e James area o	241 6	2 427 ##	v20.1 0.33	12.0 48	8 LX	vhdl 6	pico_basic	yes N	1 64	4K 64K Y	52	16	2016 2016	https://wiki.forth-	VHDL 1802 Core with TinyBASIC	tiny Basic in ROM, Interrupts & DMA not imple
cosmac	https://github.co beta Eric Smith	1802	8 8	kintex-7-3 James inferre			14.7 0.33		0 X 2				N 64			16	2009 2020		uses PIXIE graphics core	modified to use block RAM
cosmac	https://github.co beta Eric Smith	1802	8 8	kintex-7-3 James Brakef	244 6	270 ##	14.7 0.33	1.0 365	5 X	vhdl 1	cosmac	r asm N	N 64	4K 64K Y	100	16	2009 2020		AKA COSMAC ELF of 1976	Fmax is for bare core, runs CamelForth
cosmacELF	https://hackada stable Winston Lowe	1802	8 8				0.33	1.0	Х	scala 8	toplevel	asm N	N 64	4K 64K Y	100	16	2020	https://hackaday.	AKA COSMAC ELF of 1976	instructions on using Scala
verilog1802	https://github.co errors James Bowman	1802		kintex-7-3 James errors	6		14.7 0.33			verilog 3	cdp1802						2015 2017		runs CamelForth	all except RAM in one source file
mcs-4	https://opencor alpha Reece Pollack	4004	4 4	kintex-7-3 James Braket	228 6		14.7 0.16				i4004		1 4	K 4K N			2012 2012		4004 was multi-chip	4004 CPU & MCS-4
af65k	https://github.cc alpha Andre Fachat	6502	32 8	kintex-7-3 James Brakef	4424 6	69 ##					gecko65k		l N				2011 2019	http://www.6502.	extended 6502 AKA 65K with 16, 32 c	
ag_6502	https://opencor beta Oleg Odintsov	6502	8 8	kintex-7-3 James Braket			14.7 0.33		7 ILX		ag_6502		I N 64				2012 2012		verilog code generation, "phase level	
apple2fpga	http://www.cs.c stable Stephen A Edwards	6502	8 8	kintex-7-3 James uncon	1417 6	9 159 ##			2 IX '			,	Y 6				2007 2009		emulation of Apple II computer	replaced Altera PLL with stub
apple2fpga	http://www.cs.c stable Stephen A Edwards	6502	8 8	zu-2e James area o	1095 6		v20.1 0.33		7 IX '		de2_top		Y 6				2007 2009		emulation of Apple II computer	replaced Altera PLL with stub
bc6502	http://finitron.c. beta Robert Finch	6502	8 8	kintex-7-3 James Braket	619 6		14.7 0.33		2 X		3 bc6502		N 64				2012 2012			bare source
cpu6502_true_ cpu65c02_true	https://opencor stable Jens Gutschmidt https://opencor stable Jens Gutschmidt	6502 6502	8 8	kintex-7-3 James Brakef	1678 6 4794 6		14.7 0.33 14.7 0.33	4.0 7	8 X		r6502_tc		I N 64			_	2008 2018		cycle accurate	
				spartan-6-3 James laten v	4/94 6	4/ ##	14.7 0.33	4.0 0			core	,				_		h. 11		705
electronfpga fpga-64	https://github.comature David Banks http://www.syn stable Peter Wendrich	6502 6502	8 8	kintex-7-3 James Braket	2210 6	2 156 ##	14.7 0.33	4.0 5		Y vhdl 26	fpga64_cd		I N 64			26	2014 2020	nttps://en.wikiped	Acorn Electron ULA in various FPGAs Rendition of Commodore 64	uses T65 core altera top level schematic
fpga-bbc	https://github.c.untested Mike Stirling	6502	8 8	kilitex-7-5 Jailles Blakel	2210 0	2 130 ##	14.7 0.33	4.0 3		vhdl	p ipgao4_cc		1 6			20	2011 2016	https://www.mike	BBC micro, uses t65 uP	also ZX-spectrum retro project
free6502	http://web.arch stable David Kessner	6502	8 8	kintex-7-3 James Braket	646 6	193 ##	14.7 0.33	4.0 24			free6502		I N 64		 		1999 2000	http://www.sprov		also EX-spectrum retro project
ladybug	https://github.c untested Arlet Ottens	6502		KIIILEX-7-3 James Diakei	040 0	155 ##	14.7 0.33	4.0 24	. A	verilog	HEEOJOZ		I N 64				2016		Hall.nl/arlet/fpga/6502/	
lattice6502	https://opencor beta lan Chapman	6502	8 8	kintex-7-3 James Brakef	4942 6	214 ##	14.7 0.33	40 3	6 X		ghdl_proc			4K 64K Y			2010 2010	ittp://iddybug.xs	targeted to LCMXO2280	
m65	www.ip-arch.ip/ stable Naohiko Shimizu	6502	8 8	arria-2 James Braket	483 A	110 ##	q13.1 0.33	4.0 18	_	sfl & TDI 8			I N 4				2001 2002		targeted to Edwinoses	
m65c02	https://opencor_mature_Michael Morris	6502	8 8	spartan-6-3 James Braket	466 6	3 118 ##				Y verilog 13	M65C02	/ ves N	N 64				2013 2020	https://github.com	also a m65c02a version	micro-coded via F9408 soft sequencer
mcl65	http://www.mic stable Ted Fried	6502	8 8	kintex-7-3 James insert	326 6		14.7 0.33			verilog 1			I N 64		++		2017		microcoded, cycle exact	excellent micro-coding LUT counts
mcl65	http://www.mic stable Ted Fried	6502	8 8	atrix-7-3 Ted Fried	252 6		14.7 0.33			verilog 1		yes N					2017	Ī	microcoded, cycle exact	excellent micro-coding LUT counts
mega65	https://github.c untested Paul Gardner-Stephen	6502	8 8	kintex-7-3 James bash s			14.7 0.33						N 64				2017 2020	Ī	Enhanced c65 running in FPGA	seeks high performance
mega65	https://github.ci untested Paul Gardner-Stephen		8 8	James missin			v20.1 0.33						I N 64				2017 2020	Ī	Enhanced c65 running in FPGA	seeks high performance
pet_fpga	https://github.co stable Thomas Skibo	6502	8 8	kintex-7-3 James Brakef		242 ##	14.7 0.33	4.0 19	0 X		cpu6502		N 64	4K 64K Y			2007 2011	https://github.com	for Commodore PET	
t65	https://opencor stable Daniel Wallner	6502	8 8	kintex-7-3 James Brakef	575 6		14.7 0.33						N 64				2002 2010		6502, 65C02 & 65C816; wide use	
t6507lp	https://opencor beta Gabriel Oshiro, Samue	6502	8 8	spartan-6-3 James errors			14.7	4.0				yes N	I N 64				2009 2010		for use in ATARI 2600	
v6502	https://github.ci untested Daniel Loffgren	6502	8 8							vhdl		/ yes					2019 2020	https://opencores	6502 with extras: 16-bit stack pointer	www.youtube.com/watch?v=K3jH-f_r80E
verilog-6502	https://github.c stable Arlet Ottens	6502	8 8	kintex-7-3 James Brakef	407 6		14.7 0.33				cpu		N 64				2007 2018	http://ladybug.xs4	lall.nl/arlet/fpga/6502/	
verilog-65C02	https://github.co alpha Arlet Ottens	6502	16 8	kintex-7-3 James remov	599 6	2 204 ##	14.7 0.67		1	verilog 5			I N 4				2011 2018		16-bit data RAM "bytes"	boot ROM mapped to LUTs?
verilog-65C02	https://github.co alpha Arlet Ottens	6502	16 8		6			4.0		verilog 17			I N 64				2011 2021	https://github.com	16-bit data RAM "bytes"	rewritten for 6LUTs
hd63701	https://opencor planning Tsuyoshi Hasegawa	6801		spartan-6-3 James Braket		3 31 ##	14.7 0.33		8 X		HD63701_0		I N 64				2014		Used in Atari game console, 6801 clo	ne?
system01	http://members beta John Kent, David Burn		8 8	kintex-7-3 James Brakef			14.7 0.33			vhdl			I N 64				2003 2009			
system68	https://opencor stable John Kent, David Burn		8 8	spartan-3-5 James Brakef		4 46 ##							N 64				2003 2009		ptushome.com.au/jekent/	
system6801	https://opencor stable Michael L. Hasenfratz		8 8	cyclone-3 James Braket	1507 4	3 73 ##		4.0 4	0 I		wb_cyclor		N 64				2003 2009	http://members.o	based on John Kent's 6801	tested on Apex20K, Cyclone & Straix boards
mc6803	https://opencor stable Dukov	6803	8 8				0.33			system veri			I N 64				1999		based on System68 and System01 by	John E. Kent, translated CPU core from VHDL to
68hc05	https://opencor stable Ulrich Riedel	6805	8 8	kintex-7-3 James Braket	1112 6		14.7 0.33				6805		I N 64			_	2007 2009			
68hc05 df6805	https://opencor stable Ulrich Riedel www.hitechglobroprietar Hitech Global	6805 6805	8 8	zu-2e James area o stratix-1 Hitech Globa		485 ## 83	v20.1 0.33 0.33			vhdl 1	6805	100	I N 64			_	2007 2009	6805 data sheets		room for still better fmax
system05	https://opencor beta John Kent, David Burn			kintex-7-3 James Braket	834 6		14.7 0.33			Y vhdl 10						_	2003 2009		ntushome.com.au/iekent/	
68hc08	https://opencor stable Ulrich Riedel	6808	8 8	kintex-7-3 James Braket			14.7 0.33				x68ur08		I N 64			_	2003 2003	nttp.//members.c	ptusilonie.com.au/jekent/	
68hc08	https://opencor stable Ulrich Riedel	6808	8 8	zu-2e James area o			v20.1 0.33				x68ur08		I N 64				2007 2009			
6809 6309	https://opencor beta Alejandro Paz Schmidt		8 8	arria-2 James Braket	1680 A		a18.0 0.33	3.0 9					I N 64				2012 2015		6309 op-codes not implemented	
6809_6309	https://opencor beta Alejandro Paz Schmidt		8 8	kintex-7-3 James Brakef			14.7 0.33			B verilog 5						_	2012 2015		6309 op-codes not implemented	
6809_6309	https://opencor beta Alejandro Paz Schmidt		8 8	zu-2e James area o	1624 6		v20.1 0.33			B verilog 5							2012 2015		6309 op-codes not implemented	does not match timing results of zvng+
6809 6309	https://opencor beta Alejandro Paz Schmidt		8 8	stratix-5 James Braket			g14.0 0.33			B verilog 5							2012 2015		6309 op-codes not implemented	does not mater tinning results or zyriq
6809 6309	https://opencor beta Alejandro Paz Schmidt		8 8	zynq+ James fmax s		323 ##	v18.2 0.33							4K 64K Y			2012 2015		6309 op-codes not implemented	
coco3fpga	https://github.comature Gary Becker	6809	8 8							verilog 39							2007 2015	http://www.davel	uses John Kent's 6809 & adds color co	omputer SOC
mc6809	https://github.co stable Greg Miller	6809	8 8							verilog 6	gd6809	yes N	N 64	4K 64K Y			2016 2017		Cycle Accurate MC6809 Core	emphasis on cycle accuracy, DIP replacement
mc6809e	beta Flint Weller	6809	8 8	kintex-7-3 James gate le	evel prim 6		14.7 0.33	3.0			core_6809		N 64	4K 64K Y			1999	https://www.linke	course work, ASIC orientation	, , , , , , , , , , , , , , , , , , , ,
rtf6809	https://github.ci alpha Robert Finch	6809	8 8	kintex-7-3 James many	7506 6 1	2 106 ##	14.7 0.33			verilog 4	rtf6809		I N 4			8	2012 2015		6809 with 32-bit "FAR" addressing	probably for simulation?
system09	https://opencor stable John Kent, David Burn	6809	8 8	kintex-7-3 James Brakef	1631 6	41 88 ##	14.7 0.33	3.0 6		Y vhdl 40	cpu09l	yes N	N 64	4K 64K Y			2003 2021	http://members.o	from John Kent web page	opencores download URL incorrect, use col E
8051	https://opencor alpha Simon Teran, Jakas	8051	8 8	kintex-7-3 James tunred		111 ##			3 ILX		2 oc8051_tc						2001 2016		8051 core includes several on-chip pe	
8051	https://opencor alpha Simon Teran, Jakas	8051		zu-2e James area o			v20.1 0.33				2 oc8051_td						2001 2016		8051 core includes several on-chip pe	
altium/TSK51A	http://techdocsproprietar Altium	8051	8 8	spartan-3-5 Altium	1890 4	1 50	0.33			proprietary			N 64		$\sqcup \sqcup$		2004 2017		frozen, asm, C, C++, schem, VHDL & \	default clock speed is 50MHz
cast_8051	http://www.casproprietar CAST Inc	8051	8 8	virtex-6 CAST I 820 sl	1800 6	2 81 ##		3.0 5		proprietary			1 64		\square	32	L	http://www.cast-i	Cast has uP related IP	several versions, FPGA kits
dalton_8051	www.cs.ucr.edu stable Tony Givargis	8051	8 8	kintex-7-3 James Braket	2725 6 1	1 105 ##	14.7 0.33	1.0 12			i8051_all		I N 64	4K 64K Y	\square		1999 2003		ASIC	
dp8051	https://www.diproprietar Digital Core Design	8051	8 8						ILX	proprietary		/ yes			$\sqcup \sqcup$		1999		also PIC, HC11, 68000, 680x, d32pro	
i8051	stable Tony Givargis	8051	8 8	kintex-7-3 James Braket	2690 6 1	1 105 ##			2 X		i8051_all				$\vdash \vdash \vdash$		1999 1999		author has book & course	Embedded System Design: A Unified Hardward
light52	https://opencor beta Jose Ruiz	8051	8 8	kintex-7-3 James Braket	1022 6 1	1 154 ##		6.0 8			light52_m		N 64		+		2012 2018	ļ	targeted to balanced	~ 6 clocks/inst
mc8051	http://www.ore stable Helmut Mayrhofer	8051	8 8	kintex-7-3 James Brakef	3022 6 1		14.7 0.33		3 X		mc8051cd		N 2		+	_	1999 2013	www.oreganosyst	fast 8051, version available with float	ing-point by David Lundgren
mcl51	http://www.mic stable Ted Fried	8051	8 8	artix-7-3 Ted Fried	312 6	2 180			8 X	proprietary			N 64		++	_	2016	 	micro-coded	
oms8051mini	https://opencor alpha Simon Teran, Dinesh A		8 8	kintex-7-3 James Braket			14.7 0.33			Y verilog 66			1 64		++		2000 2018	hadana //	internal of fee bland C	
pulserain	https://github.co errors PulseRain Tech LLC	8051	8 8	arria-2 James missin			q18.0 0.33		1		o PulseRain		1 Y 64	_	+++	_	2017 2018		intended for Max10	
pulserain	https://github.co stable PulseRain Tech LLC	8051	8 8	arria-2 James some		41 130 ##	4-0.0				FP51_fast		1 Y 64		++	_	2017 2018	nttps://www.puls	1 clk/inst, intended for Max10	
r8051	https://github.c stable Li Xinbing	8051	8 8	kintex-7-3 James Braket			14.7 0.33			verilog 2			N 64		$\vdash \vdash \vdash$		2015 2019		0053 8 0033	9022.5=6
tb1	https://opencor stable Andreas Voggeneder	8051	8 8	kintex-7-3 James Braket			14.7 0.33						N 64		\vdash	_	2002 2010	l	8052 & 8032	8032 SoC
turbo8051	https://opencor beta Dinesh Annayya	8051	8 8	kintex-7-3 James Braket			14.7 0.33		3 IX		1 oc8051_tc		N 64		++	_	2011 2016	hanner //n i die in in	includes perpherials	has MIDI for AMD bit it is about
am9080 am9080	https://opencor beta Moshe Shavit https://opencor beta Moshe Shavit	8080 8080	8 8	kintex-7-3 James hung i kintex-7-3 James hung i		##	14.7 0.33 14.7 0.33		X			yes N	I N 64		++		2917 2018		emulation of AM9080 using bit-slice a emulation of AM9080 using bit-slice a	
		8080	8 8			299 ##			3 X				I N 64		++		2006 2016	nctps://en.wikichi		
cpu8080 ep8080	https://opencor stable Scott Moore https://github.c beta C.H. Ting	8080	8 8	kintex-7-3 James Brakef kintex-7-3 James Brakef			14.7 0.33		_	verilog 1			I N 64		++	_	2006 2016	onon data choete	includes VGA display generator, three initialized Lattice memory blocks	work related to eP16
ep8080 light8080	https://github.cj beta C.H. ling		8 8	kintex-7-3 James Braket kintex-7-3 James Braket		1 247	14.7 0.33		2	vhdl 4 verilog 5	ep80.vhd	r yes N			++	_	2002 2016	ovou uata sneets		older versions have both VHDL & Verilog
sys9080	https://github.cc stable Zoltan Pekic	8080	8 8	rintex-1-2 James Braket	134 0	1 24/	14.7 0.55	5.0 58	J ΙΛ		sys9080	/ yes N	I N 64	4K 64K Y	++	_	2007 2018	https://opencoror		e series of devices AMD 1978 51 pge ap note
vm80a	https://github.ci untested 1801BM1	8080	8 8	cyclone-3	607 4	104	\vdash	-	+	verilog	, 3y35000	yes N	14 04	UTN T	++	_	2017 2018	cps.//opencores		e engineered from silicon die, 607 4LUTs, 104N
g185	http://simlab.ec stable Alex Miczo	8085	8 8	kintex-7-3 James gate le		104	14.7 0.33	4.0	x	vhdl 1	i8085	/ ves N	I N 64	1K 64K V	++	_	1993	http://www.foga	also a TTL implementation in VHDL	c chameered from sincon die, 007 4E075, 104W
8103	TELEPTY SHITHBUTCH STRONG MICK WHICZU	0000	0 1 0	wirev-1-2 hannesigate it	- + ci ucaig U		14.7 0.33	4.0	^	viiui 1	10000	. Nes IV	1141 04	0 T	-		2223	cp.//www.ipgd.	uso a FE implementation in VIDE	I

Part		opencores or prmary link	status	author	style /	data		FPGA	repor com	LUTS 5	s and tar			ol MIPS	clks/ inst /	CIPS ven	S src code	#src files top file	र्क chai		max max b		adr #	6	art last	secondary web	note worthy	comments
Section 1.		https://github.co	om /dob	n Dobtanu Mukhorico		0.20			tei eiits	ALU:	, E 181	II IIIdx	0 00	711130	11130 /	LO1 doi	1 1		V	P- -				lon ye		https://oponsoror.light	woight 900E with 19 inct	
Property		https://github.co	om/deb					kintov 7.2	James Brakef	1240 6		E 206	## 1/	17 000	3.0	E0.0 V						_	_	20				also tms9902 (uart) core by Paul Urbanus?
March Marc		https://github.ci						KIIILEX-7-3	Jannes Braker	1340 0	+	3 200	## I-									Y						also tms9902 (uart) core by Paul Urbanus?
The Column		https://opencor						arria-2	James Brakef	3479 A	١	6 169	## q13				Y verilog	1 ao68000	or yes			Υ		20	10 2012			h buffer
See	aoocs ht	https://github.ci	beta			16										0.5 I			or yes	N	4G 4G	Υ						
See	aoocs <u>ht</u>	https://github.c																				Υ						
Section Company Comp		https://github.co																				-						
No. Control of the control of th		https://github.co									-	-	## 14	1.7 1.00	1.0			22 aoOCS					22	20		uses	ao68000 core, Amiga chip set e	en Wishbone Amiga OCS SoC
Section		http://www.apc	b. ebe			-	20	cycione-v	Gunnar von E	soenn	+	_	_			_		2 6.001.	y yes									
March Marc		https://onencor						kintey-7-3	James Brakef	2392 6		24	## 1/	17 067	4.0	17 X			Y ves									111.com/viewtopic.prip:1-28&t-34730#p338139
March Marc	m68k h	https://github.co	om/uso		68000	32	16					1								1 1 1 1				-				
This	mc68kods ht	https://sites.god	beta		68000			kintex-7-3	James errors	4617 6	,		## 14	1.7 1.00	8.0									20				n
Employ Company Compa	minimig ht	https://code.god	stable		68000	32	16	stratix-2		1900 4		4 180		1.00	6.0	15.8 I	verilog			N	4G 4G	Υ	16	20	09 2014			micro-coded on stack machine
Section Sect	minimig-j68_cr	https://github.co	om/fred	Frédéric REQUIN	68000																	Υ				Stack	k based CPU with Forth-like mic	rocode implementing 68000 uP
Part		https://opencor									12 1	.7																
The content of the		http://www.exp									1																	
Description		https://opencor)	44	## 14															for use with Minimig
## Selection 1985 1		https://opencor			68000	16	16				+	90						3 1G68doc										3500 LUTs on Stratix-III
Section Sect		https://www.siii										80	## 1/			14.2												read thesis, code generator for top modules
Part	cf ssp h	https://opencor			?	12	10	KIIICK 7 5	Junies no top	module				1.7 0.07	4.0			nce	γ σσ	N	10 10		10					CF State Space Processor
Second Description Descr	gup ht	https://opencor			68HC11	8	8 8	arria-2	James Brakef	925 A	1	1 127	## q13	3.1 0.33	4.0	11.3 I			r Y yes	N N	64K 64K	Υ						
Second Description Descr	hc11core ht	http://www.gm					8	kintex-7-3			i							1 hc11rtl	Y yes			N 53	8	2 20	00	6811 data sheets restri	icted use license, with correction	ons
The content of the property of of the		https://opencor	е-ре			-					i 🗆	153				10.3 X		17 cpu11	Y yes			Υ						- 1
Section Sect		https://github.co																z dim_cpd				Y 10						
Sept Minor Minor Marker Olsson AAAP St 2 Marker 7 Marker Marker 7		https://github.co										_	_														, ,	The second second second second
Secondary Seco																		2 arm_cpu					_				, ,	inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, E
Second		116	,			_	-												Y yes				32					legv8 from Patterson & Hennessy 2017
Second Maps/ Second Maps Second Ma	sbit-verilog_mcu	U									-								V			Y 16						PB clock, students to add features
December	acc norm b	https://github.co																	y yes			N 11	1					
Section Sect		https://github.c									_	_	_		_				++				1 1	_	_			
See State		https://github.co						KIIICK 7 5	Junies Braker	100 0	1	170		1.7 0.55	3.0	L01.0 X			Υ							hit se		supports Forth
## State S	blue ht	https://opencor	stable					spartan-3-5	James remov	1025 4		63	## 14	1.7 0.67	1.0	41.1 X			veb		4K 4K	N 16	2				, , . , . ,	http://www.youtube.com/watch?v=dt4zezZP8
Secondary States Company Com	c88 ht	https://github.co									2						-		Y asm			Y 10	8					used 3658 Dff, doesn't infer block or LUT RAM
Source S	c88 <u>h</u> t	https://github.co	alpha	Daniiel Bailey	accum	8	8 9	spartan-3-5	James Dff ge			54	## 14	1.7 0.33	1.0	6.7 X	vhdl	25 C88	Y asm	N	8 256	Y 10	8	20	15 2015	https://www.yout only	8 memory locations	used 3785 Dff, doesn't infer block or LUT RAM
### Part	cardiac ht	https://opencor	matur	Al Williams	accum	13	12 5	spartan-3-4	James Brakef	557 4		71	## 14	1.7 0.30	1.0	38.5 X	verilog	16 vtach	Y asm			N 10		20	13 2019	https://www.cs.di CARE	Dboard Illustrative Aid to Comp	ul 3 digit BCD arithmetic
### 18 Note / February February February February Note /	classic_HP_calcht	https://github.co						kintex-7-3	James Brakef	1750 6	i	3 233	## 14	1.7 0.17	10.0	2.2 X			Υ			N 40	7	20	12			35 includes LED display driver & UART, for Papilio
## Page, ## But purify-levew fig stable Nover Man		https://www.so	unteste	d Iain McNally	accum													verilog	Υ						2011	for co	ourse, SystemVerilog HDL - Exa	r possibly same as simplecpu
Figal, age 121 Van Oil	eight32 ht	https://github.co	om/robi					_														Y 28	8			https://retroramb 5-bit	op-code & 3-bit reg #	full tool set, see github page for ISA descriptio
Figs. 1962 12 Pict. Average 12 Pict. Average 13 Pict. Average 14 Pict. Average 14 Pict. Average 15	ez8 <u>ht</u>	https://github.co																								http://zhehaomao.com	<u> </u>	not sure inferred RAM correct?
Pack		-1-77				_	_						_			85.3 X					96 128	Y 10	2					16 input & 16 output ports fill out 256 byte ad
heak https://gethub.com/heaks accurd 16 16 16 16 16 16 16 1		http://www.rpg	errors					KINTEX-7-3	James degen	erate des 6	'	-	## 14	1./ 0.33	1.0				troller		ערכ ערכ	N.		20				book: Elements of Computing Systems
hark her harbels, software, harbels and the harbels and the harbels are of the harbels are of the harbels are of the harbels and the harbels are of the harbels are o		https://github.co	om/the													X			V				2	_				book: Elements of Computing Systems
Nambles Same James Jam		https://github.co	om/wuh		accum	16	16		Wu Ha not co	267 4		4				L			Y			N	2	_	2020			book: Elements of Computing Systems
Name	hamblen_scom ht	http://hamblen.	stable	James O. Hamblen	accum	16	16	cyclone-10	James altera	196 4		1 166	## q18	3.0 0.67	2.0	283.5 I	verilog	2 DE2_TOF	,	N N	256 256	N 4			2008	http://hamblen.ed from	Hamblen 2008 "Rapid prototy	oi tiny edu, high IO count
Inst. Stp. proce (https://peencor of Inst. stp. proce) inst. stp. proced (https://peencor of Inst. stp. proced) inst. stp. proced (https://peencor of Inst. stp. proced) inst. stp. proced (https://peencor of Inst. stp. proced) inst. proced (https://peencor of Inst. stp. proced) inst. proced (https://peencor of Inst. stp. proced) inst. proced (https://peencor of Inst. proced) inst. proced (https://pe	hamblen_scom ht	http://hamblen.	. stable	James O. Hamblen	accum			cyclone-10	James altera	80 4	l l	1 204	## q18	3.0 0.67	2.0 8	852.7 I	verilog									http://hamblen.edfrom	Hamblen 2008 "Rapid prototy	pi tiny edu, high IO count
IEMT_9																			Υ				2					
Emt. gbrt mitssty/opencor		https://opencor																	Y									UART, SPI & timer included
Imm Pyt		https://opencor								75 6									Y acm				64	1 20	16 2017			
Imm8 3 alpha alpha alpha staps://generod beta alpha staps://generod beta ames Brakefield accum 4 9 kinter-7-3 James 1sag 1sd 6 1 195 ## 1.45 0.16 1 195 ## 1.45 0.16 1.0 21.67 N N 1.22 2.8 N 2.4 1 2016 1.00 1		https://opencor															viidi						04					hi 4 index registers: (ix) (ix) (ix++) (ix+off)
Emm4 9		ictp3.// Openeor																										
Imms grace James Brakefield accum 4 9 James James Brakefield accum 4 9 James J		https://opencor	beta	James Brakefield	accum	4	9	kintex-7-3	James 1 stage		,	1 195	## 14	1.5 0.16	1.0	216.7 IX	vhdl	2 lem1_9	Υ	N Y	32 2K	N 24		1 20	16	binar	ry & BCD digit addition, speed n	node
Intros: Intr		https://opencor									i																	
		https://opencor									-		## v20						-			N 24						
Interstrighthous Stable Martin Schoeberl accum 8 8 Cyclone4 Martin Schoeberl accum 8 12 arria-2 lames Brakef 88 A 1 1 1 1 1 1 1 1 1		nttps://opencor						spartan-6	Martin Schoe	112 6	' 	1 182		0.67	1.0 10	7XI 8.880						N.	2	2 20	U8 2020			short LUT inst ROM
Note: Intros: Intros	linsi L	https://www.e-b						cyclone4	Martin Schoo	162 4	+	1 162	+	0.17	10	167.0			y yes			y 0	3 16	20	17 2017			
mano machin https://gpencor stable Susam Pal Suntane-7-3 James Brakef 41 6 Sabt #1 4.7 0.67 2.0 vhdl 5 microproc Y N 4K 4K N 2.5 2.005 2016 Computer System course project, bidir mem data for XC95 mrcpu https://ppencor stable missoske accum 8 8 kintex-7-3 James Brakef 41 6 3.84 #1 4.7 0.08 1.0 74.90 X vhdl 1 th02cpu2 Y smm N 64K 64 64 Y 4 2.007 2.018 https://gpitub.co. microplane https://gpitub.co. microplan	lwrisc h	https://onencor										101	## a13						asm			. ,	J 10					
mcyal https://gencor alpha Dimo Peelyshev accum 8 8 8 aspartan-6-3] James Brakef 4 6 384 ## 14.7 0.38 0.3		https://github.co																										for XC9572 CPLD, large # of latches
micro16b http://members beta John Kent accum 8 16 16 lintex-7 James Brakef 20 5 6 4324 ## 14.7 0.33 2.0 349.0 X vhdl 1 vlibtp://members beta John Kent accum 8 16 lintex-7 James Brakef 53 1 6 2.0 4 ## 14.7 0.33 2.0 349.0 X vhdl 1 vlibtp://members beta John Kent accum 8 16 lintex-7 James Brakef 53 1 6 2.0 4 ## 14.7 0.33 2.0 349.0 X vhdl 1 vlibtp://members vlibtp:		https://opencor	stable		accum	8				41 6	i											Y 4				https://github.cor MCP	U A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst
micro8a http://members beta John Kent		https://opencor	е-ре	e . eperjeener		-					5																	·
minafpga https://github.c stable Manuel Killinger accum 24 24		http://members																1 u16bcpu	Y asm				\Box					MIPS/clk adj'd, 2 clks/inst
mitergu miterg		http://members						kıntex-7	James Brakef	531 6	+ +	204	## 14	1./ 0.33	3.0	42.3 X					2K 2K		\rightarrow	20				also micro8 and micro8b variants
mix-figa		nttps://github.ci							 	 	++	+	+	-	++		Y Vhdl	32 mimappi	q Y		256	v -		30				
mocha https://github.c stable Sanjay Gupta accum 8 8 8		https://gitiidb.co								 	++	1	-		++		verilog	29 mix	Y			N 40	4 2	120				
Into		https://github.ci								\vdash	+		\dashv	_		_		23 IIIIX	r Y asm				- 3	\dashv				
multicomp http://searle.ho untested Grant-Searle accum 8 8 8 kintex-7-3 James Brakef 230 6 155 ## 14.7 0.33 1.0 79.1 verilog 1 nonvontor 1 https://www.nry chr stable Christopher Fenton accum 8 8 kintex-7-3 James Brakef 230 6 555 ## 14.7 0.33 1.0 79.1 verilog 1 nonvontor no N 64 Y 30 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		https://bitbucke						kintex-7-3	James added	185 6	 	357	## 14	1.7 0.33	1.0	637.1 X				 " '			\dashv	20				
ncore https://open.cor alpha Stefan Istvan accum 16 8 kintex-7-3 James Brakef 223 6 105 ## 14.7 0.67 1.0 316.3 X verilog 3 nCore Y N 128K 64K 16 16 2006 2018 This is a little-little processor core non-von-1 http://www.chr stable Christopher Fenton accum 8 8 kintex-7-3 James Brakef 230 6 556 ## 14.7 0.33 1.0 79.1 verilog 1 nonvontop no N 64 Y 30 SIMID in tree structure A & B reg		http://searle.ho										1 227		2.55	Title		1		Til —					1-				II; Basic, CamelForth and CPM; also SD card. UAF
ncore https://open.cor alpha Stefan Istvan accum 16 8 kintex-7-3 James Brakef 223 6 10.5 ## 14.7 0.67 1.0 316.3 X verilog 3 nCore V N 128K 64K 16 16 2006 2018 This is a little-little processor core non-von-1 http://www.chr stable Christopher Fenton accum 8 8 8 kintex-7-3 James Brakef 230 6 556 ## 14.7 0.33 1.0 79.1 verilog 1 nonvontop no N 64 Y 30 SIMID in tree structure A & B reg	mycpu h	http://www.my	matur	Dennis Kuschel	accum	8	8	kintex-7-3	James Brakef	3428 6	1	155	## 14	1.7 0.33	3.0	5.0 X	vhdl	28 cpu_top	Υ	N 6	54M 64M	Υ		20	10	origin	nally in TTL	micro-coded
non-von-1 http://www.chr stable Christopher Fenton accum 8 8 8 kintex-7-3 James Brakef 230 6 556 ## 14.7 0.33 1.0 797.1 verilog 1 nonvontop no N 64 Y 30 SIMID in tree structure A & B reg		https://opencor								223 6						316.3 X			Υ	N 1			16					
00C.00C/CDU https://github.c. stable_revaldinbo accum 8 16 kintex-73 lames reduce 117 6 556 ## 147 0.15 4.0 178.1 X wering 2 00C/CDU Viscon N N 255 1K V 13 2 2017 2010 https://github.com/com/com/com/com/com/com/com/com/com/		http://www.chr						kintex-7-3											op no			Y 30						A & B regs, instructions broadcast
-Land the state of	opc.opc2cpu ht	https://github.co	stable	revaldinho	accum	8	16	kintex-7-3	James reduce	117 6	i 🗌	556	## 14	1.7 0.15	4.0	178.1 X	verilog	2 opc2cpu	Y asm	N N	256 1K	Y 12	3	20	17 2019	https://revaldinhc OPC2	2 revised OPC1, for XC9572 CPL	D see hackaday One Page Computing Challenge
opc.opc3cpu https://github.c stable revaldinho accum 16 16 kintex-7-3 lames reduce 174 6 526 ## 14.7 0.30 4.0 226.9 X verilog 2 opc3cpu Y asm N N 64K 64K N 13 3 2017 2019 https://revaldinhc OPC3 16-bit OPC1, for XC95144 CPLD see hacks		https://github.co						kintex-7-3			5						verilog						3	20	17 2019	https://revaldinhc OPC3	3 16-bit OPC1, for XC95144 CPL	D see hackaday One Page Computing Challenge
opc.opccpu https://github.c stable revaldinho accum 8 16 kintex-7-3 James reduce 101 6 526 ## 14.7 0.15 4.0 195.4 X verilog 2 opccpu Y asm N N 256 2K Y 13 3 2017 2019 https://revaldinho OPC1 one page computer for CPLD see hack		https://github.co						kintex-7-3	James reduce	101 6	i T	526	## 14	1.7 0.15	4.0	195.4 X							3					
05U8 https://www.pi alpha Paul Stoffregen accum 8 8 8 schematic Y asm N N 64K 64K Y 24 1994 2005 https://github.com/ OSU8 Microprocessor Project "instrug" *1.5 schematic Y asm N N 64K 64K Y 24 1994 2005 https://github.com/ OSU8 Microprocessor Project "instrug" *1.5 schematic Y asm N N 64K 64K Y 24 1994 2005 https://github.com/ OSU8 Microprocessor Project "instrug" *1.5 schematic Y asm N N 64K 64K Y 24 1994 2005 https://github.com/ OSU8 Microprocessor Project "instrug" *1.5 schematic Y asm N N 64K 64K Y 24 1994 2005 https://github.com/ OSU8 Microprocessor Project "instrug" *1.5 schematic Y asm N N 64K 64K Y 24 1994 2005 https://github.com/ OSU8 Microprocessor Project "instrug" *1.5 schematic Y asm N N N 64K 64K Y 24 1994 2005 https://github.com/ OSU8 Microprocessor Project "instrug" *1.5 schematic Y asm N N N N N N N N N N N N N N N N N N N		https://www.pjr									$\perp \perp $				\Box							Y 24	$-\Box$					
parwan stable Zainalabedin Navabi accum 8 8 kintex-7-3 James Brakef 157 6 435 ## 14.7 0.33 4.0 228.5 X verilog 16 par_beh Y verilog 16 par_beh Y 4 4 Y 1995 1997 2nd uP in director from VHDL: Analysis and Modeling of AKA cpu8	parwan		stable	Zainalabedin Navabi	accum	8	8	kintex-7-3	James Brakef	157 6	<u> </u>	435	## 14	1.7 0.33	4.0	228.5 X	verilog	16 par_beh	Y yes	N N	4K 4K	Υ		19	95 1997	2nd uP in director from	VHDL: Analysis and Modeling	of AKA cpu8, both vhdl & verilog versions

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data inst	FPGA	repor com ter ents	LUTs ALUT	LUT?	blk ram	F max	g tool	MIPS c	ks/ KIPS	ven dor	src code	#src files top file	tooi chai	fltg ->	max dat	max byt		adr # mod reg	e year rev		note worthy	comments
parwan		stable	Zainalabedin Navabi	accum	8 8	kintex-7-3	James Brakef	161	6		76	## 14.7	0.33	4.0 38.8	Х	vhdl	2 parwan	Y yes	N N	4K	4K Y			1995 199	7 2nd uP in direct	or from VHDL: Analysis and Modeling of	AKA cpu8, both vhdl & verilog versions
popcorn	http://www.fpg		Jeung Joon Lee	accum	8 8x		James Brakef					## 14.7		1.0 428.4	Х		4 pc		N	64K				1998 200	0	small 8 bit uP	
prawn pt13	httn://www.sini		Tadatoshi Ishii	accum	8 8		James missin James Brakef					## 14.7 ## 14.7		3.0 130.5	\vdash				N N		4K Y 8K Y		,	1992 2011 201	8 https://www.ed		DL: Analysis and Modeling of Digital Systems, 19
reflet	https://github.c		Daniel Ogilvie Maxime Bouillot	accum	8 8	KINLEX-7-3	James Braker	301	0		337	## 14.7	0.33	3.0 130.3		verilog	1 pt15	1 dSIII	IN T	04K	0K T	40	3	2011 201	https://www.ed	or original design	micro-code & register updates, minimal ISA most ops between accumulator & register, ris
risc_cpu	https://electron	untested	IVIBAIITIE DOUIIIOC	accum	8 8										t	vhdl			N	32	32 Y	8		201		or original design	most ops between accumulator & register, in
rtf65002	https://opencor		Robert Finch	accum	32 8	kintex-7-3	James Brakef	11216	6 4	1 6	123	## v14.1	0.67	2.0 3.7	Х		10 rtf65002d	Υ	N		4G Y	Ť	16			32-bit 6502 + 6502 emulation	"proven"
sap	https://opencor	stable	Ahmed Shahein	accum	8 8		James no LU	48				## 14.7		4.0 104.2			15 mp_struct		N		16 Y			2012 201	7 https://shirishko	ir Simple as Possible Computer from M	
t180-cpu			Leonard Brandwein	accum	16 8		James bypass	709				## 14.7		3.0 26.2	Х		23 cpu	Υ	N N	64K		182		2016 201	6 https://www.vt	8-bitter with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller
td4	https://github.c	stable		accum	8 8	spartan-3		102		\perp		## 14.7		1.0 392.2 3.0	Х		5 td4_top	\perp			16 Y		256	2012 201			very small uP
tiny8	https://opencor https://github.c		Ulrich Riedel Ken Jordan	accum	8 8	arria-2	James needs			1		## q18.0 ## 14.7		3.0 86.9	X	ahdl vhdl	13	_	N N		64K Y	10				Altera megafunctions	ba blast BARA
tinyfpga tisc	https://github.c	beta	Vincent Crabtree	accum	8 8	kintex-7-3	James Brakef James Brakef	195		1		## 14.7		1.0 147.1	X	vhdl	12 system 1 TISC		N N	256	16 Y	10	2	2017 201		educational 8-bitter with 4-bit addres Tiny Instruction Set Computer	minimal accumulator machine
uos	https://opencor		Daniel Roggen	accum	8 16		James Brakef	441	_		-	## 14.7		3.0 67.4			14 cpu	Υ		250	211		3 4		7	UoS Educational Processor	inspired by x86 ISA
up3	https://people.e		Bruce Land	accum		cyclone-2	Bruce Land	186	4	1		## q8.0			ĦĦ		1 de2_top									Cornell ECE576	basic core is scomp, used by up3 & de2_top'
usimplez	https://opencor	stable	Pablo Salvadeo etal	accum	12 12	stratix-2	Pablo Salvade	48	4		134	q9.1	0.17	2.0 237.9	1	vhdl	3 usimplez_c	cpu	N	512	512	8		2011	http://www-gti.	part of university course, simplez+i4	has an index register
vhdl_cpu	https://github.c		Charles Grassin	accum	8 16	spartan-3	Charl	203	4			14.7		2.0			6 computer	Y asm	N N		256 N	14		2017 202	0 http://charlesla	educational, very simple	case statement program
ARC	https://www.sy			ARC	32 16									1.0		proprieta		Y yes		4G					https://www.sy	several families each with options	for ASIC use, FPGA versions avail
core_arm cortex m3	https://opencor		Konrad Eisele Tobias Strauch	ARM ARM	32 16 32 16	kintex-7-3	James Brakef	1239	6	3	250	## 14.7	1.00	1.0 201.8	X		151 arm_proc	Y yes	N	256M	256M		16 16			et very large project with many unused th claims to be mature	missing files found in sourceforge dir, very litt various academic papers, several projects
cpu-arm	https://www.cio		Ankit Solanki	ARIVI ARM	32 32	ļ			+-	+	-				+	proprieta vhdl	18 processor	V voc	v	46	4G Y	80	16			Design, implementation and simulati	
nnarm	ftp://ftp.gwdg.d			ARM	32 16					+	-				1	VIIII	16 processor	1 yes		40	40 1	80	10	203	0		g/wiki/Amber (processor core), ran afoul of A
ARM_Cortex_A	https://develop	ASIC		ARM A53	64 32	asic	Xilinx	6000	Α		1500		2.00	0.5 1000.0		asic		Y yes	Υ		Y				https://en.wikip		dual issue, includes fltg-pt & MMU & caches
ARM_Cortex_A	https://develop	ASIC	ARM	ARM A9	32 16	arrira V	altera	4500	Α		1050			1.0 583.3		asic			Υ	4G	4G Y	80	16	10 201	2 https://en.wikip	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
ARM_Cortex_N		proprietar		ARM M1	32 16	virtex-5	ARM 65nm	1900	-		200			1.0 105.3		proprieta		. ,	N		4G Y	_	16		https://en.wikip	er ARM Cortex M0, M1 & M3 avail for F	
ARM_Cortex_N	https://www.ar	proprietar		ARM M1	32 16				6					1.0	Х	encrypte		,	N		4G Y	_	16		9 https://www.ar		RTL, uses Digilent A7 or S7 board, AIX bus inter
ARM_Cortex_R	https://develop	ASIC		ARM R5	32 16	asic	Xilinx		A	_	600			1.0	I	asic		. 100	Υ	4G	4G Y		16		https://en.wikip	uses pro-rated LC area	real-time interrupt handling
amber amber	https://opencor		Conor Santifort Conor Santifort	ARM7	32 32 32 32	kintex-7-3	James Brakef James Brakef	6409 6103		10	82	## 14.7 ## v18.2		1.0 9.6	ILX		25 a23_core 25 a25_core		N N	4G	4G Y	80	16 16		7 https://en.wikip	er no MMU, shared cache	2048 LUTs used as single port RAM
amber	https://opencor		Conor Santifort	ARM7	32 32		James area o	3145		10		## v20.1		1.0 41.8			25 a23_core	. ,			4G Y					er no MMU, shared cache	
amber	https://opencor	stable	Conor Santifort	ARM7	32 32	zu-2e	James area o	5102		20		## v20.1		1.0 34.7	ILX	verilog	25 a25_core	Y ves	N			80			7 https://en.wikip	et no MMU	
arm4u	https://opencor		Joanathan Masur, Xav	ARM7	32 32		James Brakef	1668		4 8		## q13.1	0.75	1.0 29.5			12 cpu	Y yes				80			4	university project	altera memory
oks8	https://opencor	alpha	Kongzilee	ARM7	32 32	kintex-7-3	James bad co	ding pra	6			## 14.7	0.67	1.0		verilog	8 oks8	Y yes	N	64K	64K Y			2006 200	9	clone of KS86C4204/C4208/P4208, SA	AM87RI instruction set
storm_core	https://opencor		Stephan Nolting	ARM7	32 32		James Brakef			3		## 14.7		1.0 77.4		vhdl		Y yes			4G Y		32		4	Storm Core (ARM7 compatible)	I & D caches not compiled
storm_soc	https://opencor		Stephan Nolting	ARM7	32 32	kintex-7-3		3514		3 4		## 14.7		1.0 45.2		Y vhdl	40 storm_tor	Y yes	N	4G	4G Y		32		5	STORM SoC	cache & no peripherals
zap	https://opencor		Revanth Kamaraj	ARM7	32 32 32 32	arria-2	James high D		1	2 38	_	## q18.0		1.0 10.8 1.0 17.9	X	verilog	37 zap_top	Y yes	N N		4G Y		16			I- ARMv4T & Thumbv1	has cache & mmu
arm9-soft-cpu	https://opencor	alpiia	Revanth Kamaraj Li Xinbing	ARM9	32 32 32 32	KITILEX-7-3	James Brakef	/558	0 -	1 9	133	## 14.7	1.00	1.0 17.9	^		37 zap_top		Y	4G	4G Y		16	2017 201	o gaiotone army	I-: ARMv4T & Thumbv1 ARMv4-compatible CPU core	has cache & mmu Dhrystone value: 1.2 DMIPS/MHz
atmega8_pong	https://fr.wikive	stable	Juergen Sauermann	AVR	8 16	spartan-3-	-5 James clock o	2767	4 1	1 10	53	## 14.7	0.33	1.0 6.3	x	Y vhdl	2 arm9_con 37 avr_fpga_	Y ves			64K Y		4		7	several projects using avr core	uses Sauermann core
atmega8 pong	https://fr.wikive		Juergen Sauermann	AVR	8 16		-5 James clock o			1 11		## 14.7		1.0 6.0			37 pacman_N				64K Y					several projects using avr core	uses Sauermann atmega16 core
attiny_atmega	https://opencor		Gheorghiu Iulian	AVR	8 16									1.0		verilog			N	64K	128K Y	72	32		9 https://git.morg	of configurable AVR processor w/8 conf	igurations
avr_core	https://opencor	stable	Rusian Lepetenok	AVR	8 16	kintex-7-3	James Brakef	2135	6			## 14.7	0.00	1.0 19.7	Х		15 avr_core		N	64K		72	32			VHDL core also	
avr_fpga	https://opencor	stable	Juergen Sauermann	AVR	8 16	kintex-7-3		1606		1 6		## 14.7		1.0 24.7			20 cpu_core	Y yes	N	64K		72	32		0	extended lecture on FPGA uP design	
avr_fpga	https://opencor		Juergen Sauermann	AVR	8 16		James Brakef	1877		1 6		## 14.7		1.0 20.2		Y vhdl	20 avr_fpga	Y yes	N		TLUIC I	72	JL			rs extended lecture on FPGA uP design	missing module in atmega8_pong_vga
avr_hp avr8	https://opencor		Strauch Tobias Nick Kovach	AVR AVR	8 16 8 16	kintex-7-3 kintex-7-3	James 2 slot I James Brakef	1554 174	-	+		## 14.7 ## 14.7		1.0 47.4 1.0 792.2	X		10 avr_core_c		N N	64K	128K Y 64K Y	12	32	2010 201	2	hyper pipelined (eg barrel) AVR Reduced AVR Core for CPLD	not a full clone, doc is opencores page
avr-cpu	https://opencor		Sung Hoon Choi	AVR	8 16	KITILEX-7-3	James Braker	1/4	10	+	418	## 14.7	0.33	1.0 /92.2	^	verliog	1 IAVK	ryes	IN	04K	04K 1	1/	4	2010 201	0	Reduced AVR Core for CPLD	not a full clone, doc is opencores page
avrtinyx61core	https://opencor		Andreas Hilvarsson	AVR	8 16	kintex-7-3	James Brakef	1243	6		194	## 14.7	0.33	1.0 51.5	х	vhdl	1 mcu_core	ves	N	64K	128K Y	72	32				
ax8	https://opencor	stable	Daniel Wallner	AVR	8 16	spartan-6-	-3 James missin	1549	6	1	213	## 14.7	0.33	1.0 45.3	Х	vhdl	14 A90S1200		N	64K	128K Y	72	32		0	both A90S1200 & A90S2313	inserted fake inst ROM
classy_core_17	https://github.c	om/classy	Andreas Schweizer	AVR	8 16	spsrtan-3		358				## 14.7		1.0 151.2		vhdl	8 top	Y yes	N	64K	128K Y	72	32		9 https://blog.clas	adjuct to some custom logic	Implementing a CPU in VHDL parts 13
navre	https://opencor	stable	Sebastien Bourdeaudu		8 16	kintex-7-3	James Brakef	990	6		207	## 14.7	0.33	1.0 69.0	AILX		1 softusb_n	Y yes	N	64K	64K Y	72	32		3 https://www.m	k AVR clone, part of www.milkymist.or	
openxlr8	https://github.c		alorium technology	AVR	8 16 8 16										_	Y verilog								201	9 https://www.ale	ori AVR clone, Snō and Hinj Arduino com	https://www.youtube.com/watch?v=Drr1M9
pavr risc8softcore	https://opencor		Doru Cuturela Trammell Hudson	AVR AVR	8 16 8 16	kintex-7-3	James Brakef	2630	6	1	132	## 14.7	0.33	1.0 16.5	Х		18 pavr_cont 6 risc8-soc		N Y		4M Y	/2	32	6 2003 200	9	superset of AVR mostly compatible with the AVR instr	ruction sot
riscmcu	https://onencor		Yap Zi He	AVR	8 16	arria-2	James LPM p	aramete	4	+	\dashv	## q18.0	0.33	1.0					N Y		512 Y	92	16		9	thesis	added 5 inst to AVR
softavrcore	https://opencor	res.org/pro		AVR	8 16	atrix-7-3	,		Ħ	\dagger	$\neg \dagger$	1,410.0	2.33	-	XL					64K		1	1 10	2019 202			i variants: VR2, AVR2.5, AVR3, AVR4 & AVR5
xmega_core	https://opencor		Gheorghiu Iulian	AVR	8 16	kintex-7-3	James Brakef	1116	6		120	## 14.7		1.0 35.6	Х	verilog	34 mega_cor	Y yes	N	64K	128K Y	72	32	2017 201	8 https://git.morg	01 8 AVR cores, 4 sets LUT counts poste	https://git.morgothdisk.com/VERILOG/VERILO
c16	https://opencor	0100.0	Jsauermann	С	16 8		-5 James Brakef			16		## 14.7		1.0 10.7	Х		22 Board_cpr	mii yes	N	64K	64K Y		5		2	8080 derivative, optional UART, 8-bit	
hp86b	https://sites.goo		Olivier De Smet	Capricorn	8 8		-5 James unreso			1 1		## 14.7		2.0	.		85 cpu					+-	64		https://en.wikip	er uses PicoBlaze, emualtes HP86B	picoblaze uart uses LUT4s
btsr1arch btsr1arch	https://github.c		Brendan Bohannon Brendan Bohannon	CISC	32 16 64 16	kıntex-7-3	James Brakef	4762	6	10	167	## 14.7 14.7		1.5 23.3	X	verilog	11 bsrexunit 149 bjx2		Y N		64K Y 256T Y		32		1 https://www.	is BtSR1, msp430 like, fltg-pt defined ut 64-bit regs, 16x inst, 48-bit VM	3 data sizes, no (R++) or (R) modes BJX2 is superset of BtSR1, 4 data sizes
copro6502	https://github.c		Brendan Bonannon David Banks	CISC	8 8	 	ICE or	jects fo	r each c	ore	\rightarrow	14./	+	_		Y VHDL & \		y yes	ı N	2301	2301 Y	04	32	2018 202			RM2 & 32016 cores selectable by DIP switch on
lc-2	http://www.cs.i		Eric Frohnhoefer	CISC	16 16	kintex-7-3	James gate le			016	\dashv	## 14.7	0.67	2.0	\vdash			Y yes	N	64K	64K N	16	2	2014 201		er from book: 978-0072467505 by Patt	
one-der	http://www.drd		Al Williams	CISC	32		James missin		4	+		## 14.7		1.0			18 topbox	,			18	13		2009 200	9	The One Instruction Wonder	TTA
raptor16	www.spacewire		Steve Haywood	CISC	16 16		James Brakef		6			## 14.7		2.7 280.2	Х		1 raptor16	Y yes	N N	64K	64K N			2004		8 data & 8 adr regs	no multiply, 8 adr modes
verilogboy	https://hackada	alpha	Wenting Zhang	cisc	8 8											verilog								201	9 https://github.c	Game Boy in Verilog, both CPU (SM8.	also https://github.com/neildryan/GBA
w450	,	errors		CISC	8 8	kintex-7-3	James blockir	-6 ete.		\perp		## 14.7	0.00	3.0	\sqcup		3 w450			256		8	4	3 2012	_	appears to be class project	3 versions of w450, used latest, patches cause
xproz	nttp://www.bitl		Herbert Kleebauer	CISC	16 16 8 8	anda 2	lames Brakef	atic base		+	100	## a18.0		3.0 4.4	⊢ , ⊢	schemati		Y asm	N	64K		-	\vdash	1993 199	4 https://	documentation in German	*.1 schematic design
z-machine	https://opencor	0100.0	Charles Cole Robert Baruch	CISC	8 8		James Braket James Brakef	0.00	A	4		## q18.0 ## q18.0		3.0 4.4	1		3 boss 15 plugh	T Y	N	128K	179K	+	\vdash	2014 201	4 https://en.wikip	ed Infocom Z-Machine V3, youtube vide ti Z-machine (Zork)	http://inform-fiction.org/zmachine/standards https://www.youtube.com/watch?v=2fNBkU0
t400	https://onencor		Arnim Laeuger	COP400	4 8	spartan-2		643		2	60	410.0		4.0 3.7	IX		36 t400 core		N Y	64	1K Y	+-		2006 200	9	implementation of National's 4-bit CO	
cray1	www.chrisfento		Christopher Fenton	CRAY1	64 16	kintex-7-3		13463		10	127	## 14.7		1.0 56.6	X		46 cray_sys_1			4M		128	536	2010 201	5 CRAY data shee		24-bit address registers
cray2_reboot	https://opencor		John Kula	CRAY2	64 16	L			ШŤ					25.0			gate & module				256M N			2016 201		cs gate level code	32-bit address registers
aspida	https://opencor	stable	Sotiriou	DLX	32 32		James dated				23,	## 14.7	1.00	1.0 71.7	Х		10 DLX_top	Y yes		4G	4G			2002 200	9	DLX	compiled sync version
aspida	https://opencor	stable		DLX	32 32	zu-2e	James dated	xilinx pri		П		## v20.1		1.0	Х	verilog	10 DLX_top	Y yes		4G	4G			2002 200	9	DLX	compiled sync version
dlx			Martin Gumm	DLX	32 32	kintex-7-3	James errors		6	$\perp \perp$	[## 14.7	1.00	1.0	\perp	*****		Y asm		لبل			32		4	University of Stuttgart, asic dsgn	case statmt others clause has problems
dlx_calvino	https://github.c	,	Alessandro Calvino	DLX	32 32	Links 7.0	I Iamai Birl S	204-	-	+			1.00	1.0 20 -	1	vhdl			N		4G	_	32		9	masters thesis	also supports Synopsys Design Compiler
dlx_chiara dlx nicola	https://github.c	0.00.0	Alessandro Di Chiara Nicola Vianello	DLX	32 32 32 32	kintex-7-3	James Brakef	2915	6	+	90	## 14.7	1.00	1.0 30.9	Х			Y yes Y asm	N N		4G 4G	-	32			Course project, no RTL comments, VI masters thesis	HDL VIA INSTRUCTOR?
dlx_nicola dlx_nalmiero	https://github.c		Christian Palmiero	DLX	32 32	kintev-7.3	James design	heiarch	16	++	-+	## 14.7	1.00	1.0	1 +			Y yes		4G		+	32			Course project, VHDL to netlist (STM	ASIC design
dix_paimiero dix superscala	https://github.c		Joachim Horch	DLX	32 32		James design		6	+	_	## 14.7		1.0	+				N	4G	4G	+	32		8	Course project, VHDL to fietilist (STM) Course project. Two inst/clock, doc in	
bobcat			Stan Drey	DSP	16 24		James Brakef		6 1	1		## 14.7		1.0 44.0	х		30 bobcat co		N	64K			1 32	1997 199	ŏ	course project, Two Histyclock, doc II	dead web links
- 30000		500		551	20 24		Junica Diakel	1022	1 ~ 1 -	- 1	101	14./	0.07	010	^	1	Doncar_cd	لللث		UTIN	2-111	1		122201200		1	

_uP_all_soft folder	opencores or prmary link	status	author		data inst	FPGA t	epor com ter ents	LUTs ALUT	LUT? mults	blk ram	F .		MIPS cl	ks/ KIPS nst /LUT	ven dor	src #	top file	tool fltg			ax byte		adr #	e year revi		note worthy	comments
dspuva16	http://www.DTI	stable	Santiago de Pablo	DSP	16 16	kintex-7-3 Jar	mes Brakef	332	6		317 #	# 14.7	0.67	1.0 640.7	Х	verilog	1 dspuva16		Y 2	256 4	K	40	16	2001 200	4 www.1-core.com	16 bit data memory, 24 bit regs	broken web link
oc54x	https://opencor		Richard Herveille	DSP	16 16	kintex-7-3 Jar		2225				# 14.7	0.0.	1.0 54.1	Х		10 oc54_cpu		Y 6					2002 200	9	40-bit accumulator, barrel shifter	C54x clone
ensilica			ensilica.com	eSi-1600	16 16		nsilica	1100			160			1.0 145.5	IX	verilog	eSi-1600	Y yes		54K 64			10 16	5 2001 201	5	verilog source included with license	room for 90 user inst, also as ASIC
ensilica ensilica	http://www.ens			eSi-1600 eSi-3200	16 16 32 16		nsilica nsilica	1100 1800			160 200			1.0 145.5 1.0 166.7	IX IX	verilog verilog	eSi-1650 eSi-3200	Y yes Y yes			4K Y				-	verilog source included with license verilog source included with license	room for 90 user inst, also as ASIC
ensilica			ensilica.com	eSi-3200	32 16		nsilica	2200			200			1.0 181.8	IX	verilog	eSi-3250	Y yes		4G 4			10 16	5 2001 201	5	verilog source included with license	room for 90 user inst, also as ASIC
8bit chapman	http://www.ece		Rob Chapman, Steven	forth	8 8	kintex-7-3 Jar	mes Brakef	176			131 #	# 14.7	0.33	1.0 245.5	ILX		10 stack pro	Y N	2	256 25	56 Y	24		1998 199	3	course work	
8bit_chapman	http://www.ece	beta	Rob Chapman, Steven	forth	8 8	zu-2e Jar	mes area o	122			305 #	## v20.1	0.33	1.0 824.7	ILX		10 stack_pro	Y N			56 Y	24		1998 199	3	course work	
b16	www.bernd-pay	stable	Bernd Paysan	forth	16 5	spartan-6-3 Jar	mes Brakef	554				## 14.7		1.0 161.7	IX	verilog		Y yes N						2002 201	1	two versions: one/15 source files, de	rived from c18
bytemachine	https://github.c		cOpperdragon	forth	8 8	kintex-7-3 Jar		319		1		## 14.7		2.0 129.3	IX		7 bytemach		N		K Y	30		2016 201	7	top is Altera schematic	results are for 2016 bare core
cd16 cd16	http://anycpu.o http://anycpu.o		Brad Eckert	forth forth	16 16 16 16	spartan-3-5 Jar spartan-3-5 Jar		681 618		-				2.0 41.0 2.0 16.9			16 cd16 16 demosoce	t N		28K 8f		\dashv	-	2003 200 2003 200	http://web.arch	v Spartan-3 block RAM v Spartan-3 block RAM	bare core includes stack RAMs & some inst RAM
cfm.	https://github.c			forth	16 16	Spartan-3-33an	ines Braker	019	4	-	31 1	14.7	0.67	2.0 16.9	IX	haskell				26K 64		\dashv		2003 200	http://web.arch	g Forth-inspired processor targeting th	
cpu16	http://www.ultr	stable	C.H. Ting	forth	16 5	kintex-7-3 Jar	mes Brakef	347	6		364 #	# 14.7	0.67	1.0 702.1	х		1 cpu16		N 6		4K N	28		2000 200)	P16 in VHDL	CPU24.vhd with width=16
dataflow_chap	https://opencor		Rob Chapman, Steven	forth	16 16		mes file We	bCase re	6			14.7		1.0			27 DataFlow	y N		256 25		\dashv		2003		course work	
dfp	https://opencor	stable	Ron Chapman	forth	8 8		mes Brakef	297			192 #	# 14.7		1.0 213.2	Х		25 DataFlowF	Υ						2003 200	9	8-bitter, generates a custom VHDL st	ack machine, compiler is in Forth
ep16	https://github.c		C.H. Ting	forth	16 5	kintex-7-3 Jar		837	-	_	-0.	# 14.7	0.0.	1.0 203.6	Х		5 ep16.vhd		N 3		2K N	32		2005 201	2 PDF files	initialized Lattice memory blocks	5-bit instructions
ep24			C.H. Ting	forth	24 6	kintex-7-3 Jar		1020		3	167 #			1.0 135.6	Х			Y asm N	N	4	K	27		2002 200	2	room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz
ep32	https://www.an			forth	32 6	XP2 C.I	H. Ting	3368	4			ispL	1.00	1.0		proprieta						_		2007 201	https://wiki.fort	h- kindle book & RTL available: EP32 RIS	,
ep32 eric5	http://forth.org		Thomas Entner	forth forth	32 5 9 8	cyclone-4-6 en	*****	110	4 opt	+	60	_	0.42	1.0 229.1		vhdl		Y forth N		512 1	к	\dashv	3-4	2005 201		has eForth binary & source 25 MIPS: ERIC5xs, ERIC5Q	now free
f18a	http://www.enc		Chuck Moore	forth	9 8	cyclone-4-den	itrier-electr	110	4 Opt	+	60		0.42	1.0 229.1		proprieta		Y yes	113	012 1		\dashv	3-4	2005 201	1	AKA G144A12: 12x12 array	family of parallel processors
f21	http://www.ultr	asic	Jeff Fox	forth	21 5					\vdash	-					proprieta		,,,,,	+	-		-		1997 201	1 http://www.ultr	at "machine forth", crazy address space	
fc16			Richard Haskell	forth	16				ш	\Box	\dashv					proprieta	,		+	_		\dashv				PDF papers	chpt 11: VHDL By Example: Fundamentals of I
forth_cpu	https://anycpu.e		Richard Howe	forth	16 16											vhdl	11 top							2013 202	http://www.aho	lr https://github.com/howeri/forth-cpu	based on J1 uP, used to operate DIY GPS recie
forth_kf532	https://github.c		Tarasov Ilia	forth	32 6	kintex-7-3 Jar		1719		4		# 14.7		1.0 100.3	Х	vhdl	1 kf532	N N	Υ :		***			2013 201	3	no trace of source code on web	
forth-cpu/h2	https://opencor	stable	Richard Howe	forth	16 16	kintex-7-3 Jar	mes Brakef	1858	6	9	149 #	# 14.7	0.67	1.0 53.8	Х	Y vhdl	11 top		6	54K 64	4K	25		2017 202	https://github.c	or H2 Forth SoC, VHDL reads *.hex & *.l	derived from J1, hex & bin files in 2/16/2018 t
ignite_ptsc		asic	George Shaw	forth	32 8									1.0		proprieta		N		4G 4	-			1995 200	2		PTSC web site had full documentation
J1	www.excamera	0100.0	James Bowman	forth	16 16	kintex-7-3 Jar		335	-	1		# 14.7	0.00	1.0 431.0	Х		1 j1	Y forth N		54K 64		20	\perp	2 2006 201	https://github.c	uCode inst, dual port block RAM	16 deep data & return stacks
J1	www.excamera	stable	James Bowman	forth	16 16		imes area o	253				## v20.1		1.0 1061.1	Х		1 j1	Y forth N		54K 64		20		2 2006 201	https://github.c	or uCode inst, dual port block RAM	16 deep data & return stacks
J1a J1a32	www.excamera		James Bowman James Bowman	forth forth	16 16 32 16	kintex-7-3 Jar kintex-7-3 Jar		518 930				# 14.7		1.0 636.1 1.0 384.4			3 j1	Y forth N Y forth N		54K 64		20	_	2 2006 201 2 2006 201	https://github.c	or uCode inst, dual port block RAM uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks DFF used for 18 deep data & return stacks
J1432 J1h	www.excamera		James Bowman	forth	32 16	kintex-7-3 Jar		2612				# 14.7		1.0 384.4	X	verilog verilog		Y forth N		54K 64		20	-	2 2006 201	7	uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks
J1b_16	www.excamera	stable	James Bowman	forth	32 16		mes DFF ex	1588		_				1.0 223.4	X		3 i1	Y forth N		54K 64		20		2 2006 201	7	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks
j1sc	https://github.c		Steffen Reith	forth	32 16				-				2.00			scala		Y forth N		54K 64		20		2017 201	3	J1 reimplemented using Scala/Spinal	
j1vh	https://github.c		Theo Hussey	forth	32 16										1			Y forth N	6	54K 64	4K	20		201	9	VHDL clone of J1 forth CPU	altera block RAM
jop	https://opencor		Martin Schoeberl etal	forth	16 16	cyclone-1 Ma	lartin Schoe	2000	4		100	q10.0	0.67	1.0 33.5	-		11 core	Y yes N		56K 25				2004 201	1	https://github.com/jop-devel/jop	java app builds some source code files
k1	http://mcforth.r	icq	Klaus Kohl-Schoepe	forth	16 16	l												Y forth N		54K 64		24		202	0	based on J1, Quartus project file	
kestrel-2	kestrelcompute	stable	Samuel Falvo II	forth forth	16 16 12 8	kintex-7-3 Jar		735 399		8	172 #	# 14.7 # 14.7		1.0 157.2 2.0 147.4	X		27 M_kestrel			54K 64		20		2 2012 201	https://hackada	J1 with wishbone bus	M_j1a runs at 244MHz & 368 LUTs
microcore110 microcore120	http://www.pld	beta	Klaus Schleisiek Klaus Schleisiek	forth	16 8	kintex-7-3 Jar kintex-7-3 Jar		1101		1		# 14.7		2.0 147.4	X	vhdl vhdl	17 ucore		Y 4	512 2 4K 4		-+		1999 200 1999 200	4 www.microcore	o indexing into return stack, auto inc/d	no block RAM?, uses tri-state signals
msl16	пср.// импри		Philip Leong, Tsang, Le	forth	16 4	kintex-7-3 Jar		303		+		# 14.7		1.0 566.4	X			Y asm N				16		2001	1	CPLD prototype	no block to ave., uses at state signals
myforthproces	https://opencor	stable	Gerhard Hohner	forth	32 8	SP-kintex7- Jar	mes Brakef	2959	6	6	223 #	# 14.7	1.00	1.0 75.3	Х	vhdl	58 mycpu	Y yes N	6	4M 64	1M	96		2004 201	2	DPANS'94 32-bit Forth, masters thesi	25.15 Whetstones
nc4016	https://en.wikic	asic	Chuck Moore	forth	16											proprieta	ry									chapter in Koopman	
nige_machine	https://github.c	0100.0	Andrew Read	forth	32 8	kintex-7-3 Jar		5033		33		# 14.7		1.0 24.5	Х			Y yes N		6M 16		512	512	201	4	standalone Forth system	https://www.youtube.com/watch?v=PRItE8q0
nybbleForth	https://github.c	errors	Lars Brinkhoff	forth	16 4	kintex-7-3 Jar					#	## 14.7		1.0			1 cpu	Y yes		4K 4		11		2017 201	7	empty design, no init file	tiny
p16 p16b	http://www.ultr	ratechnolc	Don Golding C. H. Ting	forth forth	16 5 16 5	kintex-7-3 Jar kintex-7-3 Jar		ntax 367	6	\vdash	255 4			1.0 648.1	v		1 p16 1 cpu16	Y asm N		54K 64		28	_	2000	1	part of eForth?	data width can be expanded
p160 p24e			C. H. Ting	forth	24 6			1175		16		# 14.7		1.0 648.1	X		1 cpu16 1 p24c	Yasm N		2K 2		28		2000	1	part of eForth?	data width can be expanded
rtx2000	http://www.mp		Tom Hand	forth	16 16	spartan_5Jai	illes blakel	11/3	4	10	31 1	14.7	0.63	1.0 30.0	^	proprieta		I dSIII IN	++-	ZN Z		20		2000		Harris Corp., FPGA version at MPEfor	
s16x4a	https://github.c		Samuel Falvo II		16 4	kintex-7-3 Jar	mes Brakef	514	6		476 #	# 14.7	0.67	1.0 620.7	Х	B verilog		Y N	N 6	54K 64	4K Y	12		2012 201	7	kestrel #2, byte & word data	derived from Myron Plichota's design (stream
s64x7	https://github.c	stable	Samuel Falvo II	forth	64 8											verilog	4 s64x7		1	16E 16	6E Y	56		201	7	64-bit simple Forth engine	very little doc
sc20	http://www.fort			forth	32 8		rad Eckert	1977		LТ	150			1.0 75.9	Х	proprieta	,		\Box		\perp	_[PDF file, Forth Inc.	
ssbcc	https://opencor		Rodney Sinclair	forth	8 9		odney Sincla	196		-	474	14.7		1.0 797.9	ILX		3 core			1K 8		41	3	2012 201	https://github.c		inst after branch/call/rtn always execs
stack_machine	http://people.ed http://www.ultr		Bruce R. Land Myron Plichota	forth forth	16 5 16 3	cyclone10 Jar kintex-7-3 Jar		5101 143		29		# q18.0 # 14.7		0.3 25.9 1.2 485.6	X		9 VGA_sram 8 streamer				K N 4K N	-	,	2009 201 2001 200	nttps://people.e	(3) uP cores, Cornell course material MIPS/inst reduced	VGA output, uses Nakano's tiny_cpu 2nd web adr non-functional
streamer16 x32	http://www.ultr	stable	Myron Plichota Siimen Woutersen	forth	16 3 32 8		mes Braket		-	\vdash		# 14.7 # 14.7		1.0 485.6	^		8 streamer 32 core	Y yes N Y yes N			4K N	6	2	2001 200	https://www3.sy	MIPS/inst reduced MS thesis, byte code, needs caches	uses preprocessor on VHDL
xpu	http://excamera	macros	James Bowman	forth	16 8		mes requres			+	-+			1.0			1 c2a	. ,,c3	11	.5 4	1	\dashv		2003 200	3	predates J1	uses preprocessor on VHDL
yafc	https://github.c	alpha	Tim Wawrzynczak	forth	16	kintex-7-3 Jar	mes Brakef	617	6			# 14.7	0.67	1.0 268.5	Х	vhdl	20 cpu	asm N			K .	26		201	1	İ	influenced by J1, F16 & C18
zpu			Oyvind Harboe	forth	32 8	kintex-7-3 Jar		1073		ш	283 #	# 14.7	1.00	4.0 65.9	Х	vhdl	23 zpu_core							2008 200	9		ZPU the worlds smallest 32 bit CPU with GCC t
zpuflex	https://github.c	mature	Alastair M. Robinson	forth	32 8	cyclone-3 Ala		1000		1							4 zpu_core		4		G Y			2014 201	https://github.c	or addditional instrucitons	
zpuino	http://alvie.com		Alvaro Lopes	forth	32 8 32 32	spartan_6-: Jar	mes Brakef	2547	6 4	12	126 #	# 14.7	1.00	4.0 12.3	Х	Y vhdl vhdl	papilio_pr	Y yes N	4	4G 4	G Y	37	-	2008 201	https://aaaa	SoC version of modified ZPU SoC Society of modified ZPU SoC version of modified ZPU SoC version of modified ZPU	pipelined, removed ucf file
flexgripplus flexgrip	https://github.c http://www.ecs		Josie Condia Kevin Andryc	gpgpu GPU	32 32	atrix-7 Jar	mes Brakef	72640	6 156	110	100 4	# 14.7	1.00	0.1 11.0	×		46 gpgpu_mls	05 ton leve			+	+		2013 201	http://www.ccc	u eight GPU processors	requested & received source files
spu-mark-ii	https://github.c		Felix Queißner	hybrid	16 16	Jdl	cs blakel	, 2049	0 130	1177	100 1	14./	1.00	0.1 11.0	^	viilai	17 soc	Y N		6M 16	м	\dashv	-	2013 201	1 https://ashet.co		re, RISCish cpu that uses the stack machine ap
cpus-caddr	https://github.c			lisp	32 48	1 1				\vdash		_				verilog				6M 16		\dashv		2011 201	https://dspace.i	i Verilog FPGA re-implementation of N	
igor	https://github.c	errors		lisp		kintex-7-3 Jar	mes missing	g files	6	口		# 14.7	0.33	1.0			25 leval		ш			二		2010 201	0	IGOR - A microprogrammed LISP mad	two versions, spartan3 LUT4
lispmicrocontro	http://nyuzi.org		Jeff Bush	lisp	32 32							# 14.7		1.0			10 ulisp	Y N									program.hex missing
latticemico32	http://www.latt	stable	Yann Siommeau, Mich	LM32	32 32		mes Brakef	2166		30		## q13.1		1.0 55.0	LX		24 lm32_cpu	,	Υ 4		G Y	[32	6 2006 201	https://en.wikip		Diamond3.10; see lm32 & misoc folders
latticemico32	http://www.latt	stable	Yann Siommeau, Mich	LM32	32 32	ECP3 Lat	attice Semic	2370	4 4	30	115		0.80	1.0 38.8	LX		24 lm32_cpu		Y 4			\dashv	32		https://en.wikip	optional data & inst caches	Diamond3.10; see lm32 & misoc folders
lm32	https://github.c	mature	Sebastien Bourdeaudu	LM32	32 32		6.0.									verilog	24 lm32-top	Y yes N	Y 4	4G 4	G Y	\dashv	32	6 201	4	cleaned up lattice micro32, see milky	
milkymist	https://github.c			LM32	32 32	op 0. 10 0	mes failed i	13531		78	50 #	# 14.7	0.00	1.0 3.0	X	Y verilog :	169 system	Y yes N	Y 4	4G 4	G Y	\dashv	32		1		failed in mapper
t48 brainfuckcou	https://opencor		Arnim Laeuger Aleksander Kaminski	MCS-48 mem	8 8	.,		738 110		1	59	# 14.7		4.0 6.6 2.0 157.2	IX X		70 t48_core 1 brainfuck		Y 2	256 1	.K			2004 202 2014 201	1 http://www.clif	T48 uController	used in several projects
verysimplecpu	https://github.c		Abdullah Yıldız	mem	32 32	KIIILEX-7-3 Jan	iiies braket	110	P	++	432 7	14./	0.08	2.0 13/.2	^	verilog	1 Drainiuck		N 1	16K 16	6K N	8	2	2014 201	https://github.c	or educational, 2 address, public version	adj prog & data mem size, terrible name
16bit processo	https://github.c		Md Badiuzzaman Pran	MIPS	16 16				\vdash	\vdash	\dashv	+	 	_	+	vernog		. , IN	+++			-	-	2014 201	8 https://prantoa	ni course project, schematics only	simple up with well done schematics
32-bit_MIPS		,,,,,,,,,,,,	Cairo University	MIPS	32 32		mes very ve	ery slow	6 1		#	## v20.1	1.00	1.0		vhdl	18 mips_mod	Y yes N		4G 4	G Y	一	32	2011 201	3	Cairo University EE dept	ISE runs out of memory (6GB)
aor3000	https://opencor	beta	Aleksander Osman	MIPS	32 32	kintex-7-3 Jar		5307				# 14.7		1.0 24.2	IX	verilog	19 aoR3000	Y yes N		4G 4			32	5 2014 201	5	MIPS R3000A compatible, has MMU	
aor3000	https://opencor		Aleksander Osman	MIPS	32 32	zu-2e Jar	mes area o	4259	6 4	- 8	167 #	## v20.1	1.00	1.0 39.1	IX	verilog	19 aoR3000		4	4G 4	G Y	[32		5	MIPS R3000A compatible, has MMU	
beri	https://www.cl.		Gregory Chadwick	MIPS	64 32	1			\vdash	+		_	\vdash			bluespe	34 mipstop	Y yes		40 .		\dashv	32		https://github.c		CHERI (Capability Hardware Enhanced RISC In:
cmips	rictps://github.c	mature	Roberto Hexsel	MIPS	32 32				1 1	1 1		1	1 1	1	1	vhdl	22 core	Y yes N	IN 4	46 4	Y U	- 1	32	5 2017 201	nttp://www.inf.	f 5-stage pipeline, MIPS32r2 core	1

_uP_all_soft folder	opencores or prmary link	status	author	style /	data inst	FPGA	repor com ter ents	LUTs ALUT	LUT?	blk ram	F max		MIPS cll		ven dor		top file	र्हे chai	fltg -		max by		adr #	pip start last e year revis	secondary web	note worthy	comments
edge	https://opencor	r alpha	Hesham ALMatary	MIPS	32 32	spartan-6-3	James Braket	5345	6 7	7 1	8	## 14.7	1.00	1.0 1.5	Х	verilog	30 edge_cor	Yves	N N	V 4G	4G Y	,	32	5 2014 2014		Edge Processor (MIPS)	MIPS1 clone
fpga4_mips_5p	http://www.fpe		Van Loi Le	MIPS	32 32		James degen		_			## 14.7		1.0	t " t	verilog	00 0080_00	Y yes			4G Y		32			educational, full pipelined MIPS	incomplete
hf-risc	https://opencor	stable		MIPS	32 32		James Braket			4		## 14.7		1.0 79.2	х		9 spartan3e			V 4G		41			https://github.com	MIPS I subset, no multiplier	
ion	https://opencor		Jose Ruiz	MIPS	32 32		James Braket			1		## 14.7		1.0 106.0			12 mips_soc		N .		4G Y		32		https://github.com	new version: moving to MIPS32r1	new version not ready, keeping old numbers
mais		stable	Rene Doss	MIPS	32 32		James Braket		6 4	1 5	245	## 14.7	1.00	1.0 88.7	Х		22 MAIS_so		N N	N 4G	4G		32		use MIPS tools	register forwarding around ALU	license reg'd for commercial use
mangomips32	https://github.c	stable	Ricky Tino	MIPS	32 32								1.00	L.0			25	Y yes	N	4G	4G Y	100	32	5 2019 2019		cache support, runs linux	very percise specs
mips_fault_tole	https://opencor	rstable	Lazaridis Dimitris	MIPS	32 32	kintex-7-3	James Braket	2017	6 4	1 6	45	## 14.7	1.00	1.0 22.5	Х		40 main		N	4G	4G Y	r	32			arithmetic includes fault detection	no external memory port?
mips_linder	https://www.sc	paper	Michael Linder	MIPS	32 32	kintex-7-3	James Braket	1100	6		238	## 14.7	1.00	1.0 216.5		B vhdl			N	4G	4G		32			masters thesis	no LUT RAM, source code in PDF
mips_pipelined	https://github.c	mature	Mohammad Hossein Y	MIPS	32 32											verilog	23 toplevelc		N	4G	4G		32	5 2017 2019		course project, hazard detection as w	ell as forwarding, limited ISA
mips_sc_rubio	http://www.ece	untested	Victor P. Rubio	MIPS	32 32											vhdl	mips_sc	Y yes			4G			2004 2004		MIPS RISC Processor for Comp Arch E	d, 2004, single cycle, RTL in PDF
mips32	https://opencor	r stable	Jin Jifang	MIPS	32 32	kintex-7-3	James Braket	3696	6	8	192	## v17.4	1.00	1.0 52.0	Х	verilog	17 pipelinen	Y yes		4G	4G y	r	32	5 2017		vivado project	"classic MIPS"
mips32r1	https://opencor	rstable	Grant Ayers	MIPS	32 32	arria-2	James Braket			3		## q13.1		1.0 21.3	IX	verilog	20 processo	Y yes			4G Y	·	32		https://github.com	Harvard arch	complete software tool chain
mips789	https://opencor	stable	Li Wei	MIPS	32 32	kintex-7-3	James Braket	1432	6	1	171	## 14.7	1.00	1.0 119.1	IX		10 mips_cor		N	4G	4G Y	,	32			supports most MIPSI instructions	
mipscpu	https://github.c	com/mfbs	Matheus Souza	MIPS	32 32				$\perp \perp$							system v		N	N	4G				2017 2019		MIPS like cpu, course project, VHDL v	
mips-cpu	https://github.c	alpha	Jeremiah Mahler	MIPS	32 32	kintex-7-3	James added	596	6	1	244	## 14.7	1.00	1.0 409.2	Х	verilog	15 cpu		N		4G Y	,	32			Very early stage project, only implem	
mips-cpu2	https://github.c		Yash Bhutwala	MIPS	32 32											verilog		Y yes	N		4G Y		32			Pipelined CPU, course project, actual	
mipsfpga	https://www.m	stable		MIPS	32 32	atrix-7-3	James Braket	10692	6	47	118	## 14.7	1.00	1.0	Х		193 mfp_syst	Y yes	N	4G			32		https://www.you		DRAM interface, I&D caches. 8789 FF
mips-hls-vivade	https://github.c	0.00.0	Grammatopoulos Vasi	MIPS	32 32			<u> </u>								срр	cpu	Y yes	N	4G	4G Y	_	32			written in cpp, no inst decode, limiter	I ISA
mips-lite	https://github.c		Jon Craton	MIPS	32 32	kintex-7-3	James insuffi					## 14.7		1.0	1		65 cpu	asm					32				
mipsr2000	https://opencor		Lazaridis Dimitris	MIPS	32 32	kintex-7-3				1 6		## 14.7		1.0 36.2	Х		35 Dm	Y yes	N	4G	4G Y	_	32			supports almost all instructions of mi	
octagon	https://opencor		Jon Pry	MIPS	32 32		James Braket	3021		1 9		## 14.7		1.0 110.2	Х	vhdl	46 octagon	asm			4G Y	_	32		https://github.com	8 thread barrel processor, largely MII	
plasma	nttps://opencor		Steve Rhoads	MIPS	32 32		James Braket			3		## 14.7		1.0 39.5	Х		22 plasma	Y yes	N		4G Y		32		nttp://plasmacpu	wide outside use, opencores page ha	
plasma_fpu	https://opencor		Maximilian Reuter	MIPS	32 32 32 32		James errors James lots of		6	\vdash			1.00	-	\vdash		20 plasma	r yes	Υ	4G	4G Y	-	32			plasma with FPU	based on Plasma by Steve Rhoads
r4000	https://sees		Michael Povlin	MIPS	32 32 32 32	killex-/-3	James lots of	problen	10	+	-+	## 14.7	1.00	1.0	+	verilog	_	V	N	4G	4G Y	, —	32	1994 1995	 		only a few insts implemented, test vehicle
sardmips	https://opencor	r system(rigot LUI	MIPS	32 32 16 16			 	+	+	-+	-	\vdash	-	⊢ ⊢	systemC	2 cirolo		IN	4G 64K			32	2006 2009	https://www.foo	synthesizable parametric IP core sup	oording rull IVIIPS RZUUU ISA
single_cyc_mip single-cyc-cpu	https://www.fp	mature	Victor A Paiaro	MIPS	32 32			-	\vdash	+	\longrightarrow		\vdash	-	+		2 single_cy 30 AlvarezPa		l N		4G Y	,	32	2019	incups://www.tpga	nice schematic and clear description,	course work
single-cyc-cpu sweet32	https://opones	mature alpha	Victor A Pajaro Valentin Angelovski	MIPS	32 32	kintov 7.2	James Braket	1797	6 .	1 1	185	## 14.7	1.00	1.0 103.1	· ·		28 sweet32	10.0-0.0	N N		4G Y	20	16		1	targets MACHXO2. DDR RAM	clock divider to Sweet32 v1 core
sweet32 sweet32	https://opencer		Valentin Angelovski Valentin Angelovski	MIPS	32 16		James Braket			1 4				1.0 103.1			28 Sweet32 2 Sweet32			40	4G Y	20			1	targets MACHXO2, DDR RAM	GOCK GIVIDEL TO SWEETSZ_VI_COTE
sweet32	https://opencor		Valentin Angelovski	MIPS	32 16		James Braket							1.0 135.1			2 Sweet32_	y yes	N I	4G	4G Y					targets MACHXO2, no RAM	
ucore	https://opencor	r stable	Whitewill	MIPS	32 32	kintex-7-3		2469				## 14.7		1.0 93.5	X		25 ucore	Y yes	N		4G Y		32			MMU & caches	
yacc	https://opencor	r stable	Tak Sugawara	MIPS	32 32	kintex-7-3		2220		1		## 14.7		1.0	IX	verilog		Y yes	N	4G		_	32			derived from, but independent of pla	VACC Vet Another CRITCHII
vari	https://github.c		Tommy Thorn	MIPS	32 32		James Braket	3610		15		## 14.7		1.0 52.3		Y verilog		1 yc3		2M			32			subset of MIPS R3000	TACC TECAHOLIEI CI O CI O
ztapchip	https://github.c		Vuony Nguyen	MIPS	32 32		James Braket			578		## a18.0				Y vhdl				ZIVI	ZIVI	+	32	2015 2015		multi-core with MIPS master	files no longer available, was under developm
m1_core	https://onencor	beta	Fabrizo Fazzino, Albert	MIPS?	32 32	arria-2	James Braket	2101		, 5,0		## q13.1		1.0 90.6			9 m1_core	yes	N	4G	4G Y	,	32			GCC target?	mes no longer available, was under developin
dragonfly	http://www.leo		LEOX team	MISC	16 16		James Braket	788						1.0 139.3			6 dgf_core		N	256			J.	2001		unusual, uses FIFOs	
fpgammix	https://github.c	stable	Tommy Thorn	MMIX	64 32	arria-2	James Brakef	11605	A 8	3 10	94	## a13.1	1.50	1.0 3.0	iii	system v			Y	/ 16Q	16Q Y	256	288	2006 2014	https://en.wikine	clone of Knuth's MMIX	micro-coded
msp430_vhdl	https://opencor	beta	Peter Szabo	MSP430	16 16		James Braket					## 14.7		2.0 24.5	ΙX		9 cpu	Y yes	N		64K Y		16			Comprehensive verification was not	
neo430	https://opencor	alpha	Stephan Nolting	MSP430	16 16	artiix-7	James chang	947	6	2	203	## 14.7	0.67	3.0 17.9	IX		19 neo430_t	Y ves	N	28K	32K Y	,	16		https://github.com	edit neo430 sysconfig.vhd to set opt	~8+ clocks for R-R inst
neo430	https://opencor			MSP430	16 16		Stephan Nolt	626	6	2	117	## 14.7	0.67	3.0 15.7	IX	vhdl	19 neo430_t	Y ves	N	28K	32K Y	,	16		https://github.com	website has detailed resource unt	
neo430	https://opencor	r alpha		MSP430	16 16	virtex-6	Stephan Nolt	402					0.67				19 neo430_t		N		32K Y	,	16		https://github.com	website has detailed resource untiliza	minimal configuration
openmsp430	https://opencor	rstable	Oliver Girard	MSP430	16 16	stratix-3-2	Oliver Girard	1147	A 1	L	98		0.67	2.0 28.5		verilog	30 openMSP	Y yes	N N	N 64K	64K Y	,	16			near cycle accurate	performance spreadsheet
s430	https://www.p-	stable	Paul Taylor	MSP430	16 16	artix-7	Paul Taylor	449	6		100		0.67	9.0 16.6		vhdl	1 s430			64K	64K Y	,		2019 2019		msp430 subset with 8-bit alu	coded for size & not for speed
vhdl-msp430	https://github.c	mature	Rafael Hideo Toyomot	MSP430	16 16											vhdl	15 processa	Y yes	N	64K	64K N	1 27	16	2018 2018		course project, inspired by msp430, v	ery little commentary
m32632	https://opencor	stable		N32032	32 8	kintex-7-3	James Braket	10167	6 19	16	83	## 14.7	1.00	1.0 8.2	IX		18 example		ΥY	/ 4G	4G Y	200	24	3 2009 2019	http://cpu-ns32k.	net/	21.97 VAX Mips at 50MHz (Cyclone IV)
nios2		proprieta		Nios II	32 32	stratix-3	Altera consis				290	## q13.1	0.90	1.0 255.9	1	proprieta			opt	4G	4G Y	,	32	2004		fltg-pt, caches & MMU options	Nios II/f: fastest version, DMIPS adj, 2.15 Core
nios2		proprieta	Altera	Nios II	32 32	stratix-5	Altera consis	584	A		420	## q16.0	0.10	L.0 71.9	- 1	proprieta	ry	Y yes		4G	4G Y	,	32			fltg-pt, caches & MMU options	Nios II/e: min LUTs version, DMIPS adj, 1.68 C
niosprocessor	https://github.c	com/Julier	Julien Malka	Nios II	32 32											vhdl	25 cpu	Y yes	N		4G Y		32			Project for Computer Architecture co	uses much Altera source code
recon	https://github.c	:om/jefflie	jeff lieu	Nios II	32 32											verilog		Y yes	opt	4G	4G Y	_	32		https://hackaday.	NIOS helper files	software helper files also
softpc	https://github.c	com/alrea	Michael S	Nios II	32 32		Micha block	613		1	180			5.0 58.9			13 nios2ee	Y yes	opt	4G			32			nine variations in attempt to improve	16-bit ALU
altor32	https://opencor	stable		OpenRISC	32 32		James Braket					## 14.7		1.0 76.8			16 altor32				4G Y			2012 2015	https://openrisc.i	simplified OpenRISC 1000	xilinx S3 primitives
altor32_lite	https://opencor	0.00.0.0		OpenRISC	32 32		James Braket						1.00				7 altor32	Y yes						2012 2014	https://openrisc.i	simplified OpenRISC 1000, no pipelin	
minsoc	https://opencor	stable		OpenRISC	32 32		James Braket			1 8		## 14.7		L.O 21.7			88 or1200_t		-		4G Y	_	32		https://github.co	minimal OR1200, vendor neutral, has	
mor1kx	https://github.c			OpenRISC	32 32		James Braket					## 14.7			Х		48 mor1kx			4G			32		https://www.you	lots of configuration parameters	considered best openrisc design
or1200	https://github.c			OpenRISC	32 32		James Braket			1 8							78 or1200_t				4G Y		32		https://openrisc.i	best older openrisc implementation	
or1200_hp	nttps://opencor	stable		OpenRISC	32 32		Strauc 3 slot		6	+	185			1.0 33.1			39 or1200_id	Y yes			4G Y	_	32		nttps://openrisc.i	3 slot barrel version of OR1200	numbers from published paper
or1200_soc or1200mp	https://opencor	beta		OpenRISC OpenRISC	32 32	cyclone-2	James missin James Braket					## q11.1 ## 14.7		2.0	x		39 top	Y yes		4 4G	4G Y		32 32		https://openrisc.i	OpenRISC on Terasic DE1 board	
	https://gitilUD.C								-	9 5			1.00		IX	verilog	104 or1200_t	r yes			4G Y					multiprocessor variant, single core	cappuccing ALLI
or1k or1k soc	https://opencor		Julius Baxter, Stefan Ki Xianfeng Zeng	OpenRISC	32 32	kintex-7-3 arria-2	James Braket		6 3	3		## 14.7		1.0 57.3	ıX		39 mor1kx		IN N	4G	4G Y	, —	32			no longer supported, see mor1kx	cappuccino ALU
or1k_soc or1k-cf	https://opencor			OpenRISC	32 32	allid-Z	James syntax	errors	0	+	\longrightarrow	## q18.0	1.00	L.U	+'+	confluenc	194 or1k_soc	Y yes	++	46	40 Y		32	2009 2010	incups://openrisc.i	SoC using OpenRISC 1200	huge tar file
fpg1	https://github.a	е-ре	Hrvoje Čavrak	PDP1	18 18			-	\vdash	+	\rightarrow		\vdash	-	+	Y verilog		Y yes	NI NI	4K	4K	-	\vdash	2004 2009	-	video display of PDP-1 console, a mis	ter core retro gaming
	https://opones	r alpha	Yann Vernier	PDP1		cnartan 2-	James Braket	1390	14	-	120	## 14.7	0.50 44	0.0 5.0	x		15 top				4K	20	\vdash	2011 2017	http://pdp.1.c==	PDP-1 descended from MIT TX-0	uses Minimal UART from opencores
pdp1 ks10	http://www.toc	alpha	Rob Dovle	PDP10	36 36	spartan-5a- spartan-6-2		4427		15		## 14.7		2.0 5.6	X		39 esm_ks10	Y yes	V	417	-TN	1 28		2011 2017	ncp.//pup-1.COM	36-bit accum & 18-bit adrs	ucf file, most tests pass
cpu11	https://www.tec		1801BM1	PDP10 PDP11	16 16	spartari-0-2	Nob boyle	4427	0	13	50	ππ ±4./	1.00	3.0	^		22 E2111_K210		1 1	N 64K	64K Y	70	13 8	2011 2014			USSR uP, no DEC prototype, proprietary die de
				PDP11 PDP11	16 16		\vdash	 	+	+	-+	-	\vdash	+	+	verilog	_	Y yes		N 64K			13 8		1		
cpus-pdp11	www.heeltoe.co		Brad Parker Brad Parker	PDP11 PDP11		arria-2	James Braket	2532		+	126	## a13.1	0.67	2.0 16.7	IV.	verilog Y verilog	24 nds11	Y yes Y yes		N 64K			13 8		 	boots & runs RT-11, EIS inst & MMU	lisk emulator which uses a IDE disk as a backinį I
pdp11-34veriid pdp2011	http://pdp2011	stable	Sytse van Slooten	PDP11	16 16	kintex-7-3				+		## 413.1		2.0 13.6			3 cpu	Y ves			64K	70	13 8	2009	http://pdp2011.co	SoC, build files for A&X boards	complete impl including orig IO devices
pop11-40	http://www.in.		Naohiko Shimizu	PDP11	16 16	ep1K	Naohiko Shin	2687		+	203			2.0 2.5			17 top	Y yes		N 64K		70	13 8		www.in-archin/in	Boots UNIX	various papers, no verilog or vhdl
w11	https://opencor		Walter Mueller	PDP11	16 16		James Braket	1760		1		## 14.7		2.0 28.0			17 top 118 pdp11_co	V vec			4M Y		13 8	2010 2019	https://github.com	Boots UNIX, has MMU & cache, retro	
cpus-pdp8	https://opencor			PDP11			James Braket	1557		1		## 14.7		2.0 28.0		Y verilog		Y yes				70	127 8	2004 2019	cps.//gitilub.CO		lisk emulator which uses a IDE disk as a backin
pdp8	https://opencor	r alpha	Joe Manoilovick, Rob I	PDP8	12 12		James Braket	1219		1	_	## 14.7		2.0 37.5			55 cpu	Y yes			32K	+	R	2012 2013	1		Boots OS/8, runs apps, several variants
pdp8l	https://opencor	r beta	Ian Schofield	PDP8	12 12	cyclone-3	James Braket	_	_	48		## q13.1		2.0 14.4				Y yes		N 4K		+	⊢ °	2012 2013		Minimal PDP8/L implementation with	
pdp8verilog	www.heeltos.co	stable	Brad Parker	PDP8	12 12		James Braket		6	+0		## 413.1		2.0 181.3		verilog	18 ndn9	Y yes			32K	+	-	2005 2010	1	boots & runs TSS/8 & Basic	Calak monitor ayateill
socdp8	https://github.a	beta	Folke Will	PDP8	12 12	KITTLEAT / T-3	James Braker	303	+-	+	500	14./	0.50	101.3	<u> </u>	vernog	20 pupo	yes	14 1	. JZN	JEN	+	l l °	2019 2019	1	SoC implementation of a PDP-8/I for	includes extended ALL!
synpic12	ncups.//gitiluD.C		Miguel Angel Aio Pelay	PIC12	8 12	kintev-7-2	James Braket	474	6	1	107	## 14.7	0.33	1.0 136.8	IX	vhdl	7 synpic12	V vac	N N	N 256	2K Y	,	\vdash	2019 2019	http://projects.ph	CHDL to verilog	bad weblink
altium/TSK165:	http://techdocc	proprieta	0 0. ,	PIC12 PIC16	8 12	spartan-3-5		414		1	50	14./		2.0 19.8	AILX	proprieta		Y yes			4K Y	,	\vdash	2011 2011	CR0140.pdf, CR01		
	http://techdocs	_	Sumio Morioka	PIC16			James ROM i			+		## q13.1		1.0	AILX	vhdl & v	5 CODIC	Y yes	N V	/ 256	4K Y		\vdash	1999 2004	C.10140.pui, CR01	LPM macros	delibert clock speed is JUIVITI2
cqpic free_risc8	https://www.uz	0.00.0.0	Thomas Coonan	PIC16	8 14	kintex-7-3	James Braket			+		## 413.1		1.0 132.2	X	verilog		Y yes	N	256	4K Y		\vdash	2002 2011	https://web.archi		l vww.mindspring.com/~tcoonan/index.html
m16c5x	https://onencor		Michael Morris	PIC16	8 14		Michael Mor			3	60			1.0 152.2		Y verilog	3 m16C5x	Y VAC			4K Y			2013 2014	cps.,, web.artill	SOC LUT count	core at P16C5X
minirisc	https://opencor	r stable	Rudolf Usselmann	PIC16	8 14		Rudolf Usseli			1	80			1.0 57.4			7 risc_core							2001 2012	l .		11.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1
p16c5x	https://opencor		Michael Morris	PIC16			James Braket			+		## 14.7		1.0 220.2			3 P16C5x	Y yes	N	256	4K Y	, —		2013 2014		1	
PAULUA	upa.//Upericol	- mature	THE THE PERSON NAMED IN COLUMN 1	11010	1 0 1 14	WILLEY-1-3	Parises braker	3/8	1 0 1		232	14./	0.33	220.2	۱۸	verillog	2 LI TOCOX	1 l l Aco	14 1	430	TIN I			2013 2014		I.	l .

_uP_all_soft folder	opencores or prmary link	status	author	style / clone		inst size	FPGA	repor com ter ents		st ra	lk F m max	o ver		inst /L	_	or os c	src i	#src files top file	g chai	pt nd		adrs #	adr # mod reg		rt last ar revis		note worthy	comments
ic_coonan			Tom Coonan					James Brake		5	1 165	## 14.			66.1 X			7 piccpu	Y yes					19				risc8 by Tom Coonan also a PIC uP
-16c5x	https://tams-wv	errors	Ernesto Romani	PIC16	8	12		James std lib		5		## 14.		2.0		vh		16 pic_core		N Y 2					98 2002			as part of thesis?
0x16	https://opencor		Daniel Wallner	PIC16				James missi			238	## 14.			92.1 X		dl	10 P16C55	Y yes	N Y 2	56 4K	Υ			02 2009)		with fake instruction ROM
core54		beta	Hans Tiggeler	PIC16				James Canno		5			7 0.33			vh		20 rcore54_s						19			not available at ht-lab website	www.ht-lab.com
sc16f84	https://opencor	stable	John Clayton	PIC16	8	14	kintex-7-3	James Brake	f 375	5	392	## 14.	7 0.33	2.0 1	72.5 IX	K ve	rilog	1 risc16f84_	Y yes	N Y 2	56 4K	Y		20	02 2018	3	derived from CQPIC by Sumio Moriok	other variants with RTL
sc5x	https://opencor	stable	MikeJ	PIC16	8	14	kintex-7-3	James RLOC	constrain	5		14.	7 0.33	1.0		vh			Y yes	N Y 2		Υ		20	02 2011		makes extensive use of xilinx primitive	es .
isc8	https://web.arcl	stable	Tom Coonan	PIC16	8	12	kintex-7-3	James Brake	f 355	5	154	## 14.	7 0.33	2.0	71.5 X	(ve		8 cpu	Y yes	N Y 2	56 2K	Υ		19	99 1999	https://github.co	excellent HTML doc	directory contains derivative design b
e18	https://opencor	beta	Shawn Tan	PIC18	8	16	arria-2	James Brake	f 1084	۱ ۱	207	## q13.	1 0.33	1.0	63.1 IL	X ve		1 ae18_core	yes	N Y 4	K 1M			20	03 2009	https://hackaday.	not 100% compatable	negative edge reset "clock"
ncip open	https://opencor	beta	Mezzah Jbrahim	PIC18	16	24	kintex-7-3	James Brake	f 881	5 1		## 14.		1.0 1			dl	23 MCIOoper	r ves	N Y 4				20	14 2015		light version of PIC18	
opyblaze	https://opencor		Abdallah Elibrahimi	picoBlaze		18		James missi			217	## 14.					dl	16 cp_copybl	Y asm	N 2	56 2K	Υ			11 2016		wishbone extras	
anoblaze	https://opencor		Francois Corthay	picoBlaze				James Brake				## 14.						12 nanoblaze			56 2K				15 2015		nanoBlaze compatable, adjustable da	ta width
anoblaze	https://opencor		François Corthay	picoBlaze	_	18		James punct		5		## 14.				(vh		12 nanoblaze			56 2K				15 2015		nanoBlaze compatable, adjustable da	
acoBlaze	www.blever.org			picoBlaze		18		Pablo Kocik	177	1	1 117		0.33					18 pacoblaze			56 2K			2	2006		3 versions, behavioral coding	a widti
						-	spartair-3	Fabio Rocik	1//	*	1 11/		0.33	2.0 10	05.1 A									- 20			,	and the body of the second state of the second
auloblaze			Paul Genssler	picoBlaze	_	18					_					vh		7 pauloBlaze			56 2K				15 2019		course project, slower more LUTs tha	
icoblaze			Ken Chapman	picoBlaze		18		James Brake)		## 14.		2.0 10		Y vh		19 kc705_kcp						20		https://en.wikipe		this is the original picoBlaze author
icoblaze			Ken Chapman	picoBlaze		18		James Brake		5	_	## 14.		2.0 3				1 kcspm6		N 2				20		https://en.wikipe	2 clocks/inst, no prog ROM	this is the original picoBlaze author
icoblaze	https://www.xili	stable	Ken Chapman	picoBlaze		18	spartan-3-4	James Brake	f 178	1	1 182	## 14.		2.0 1		(vh	dl	1 kcspm3	Y asm					20		https://en.wikipe	2 clocks/inst, no prog ROM	this is the original picoBlaze author
scuva1	https://www.sci	stable	S. de Pablo	picoBlaze	e 8	14	kintex-7-3	James Brake	f 109	5	370	## 14.	7 0.33	2.0 50	60.7 X	(ve	rilog	1 riscuva1	ome	N Y 2	56 1K	Y 35		20	06 2006	https://github.co	Verilog source included in PDF file	also VHDL version by Bikash Gogoi wi
/b4pb	https://opencor	stable	Stefan Fischer	picoBlaze		13	kintex-7-3	James incon		5		## 14.	7 0.33	3.0		Y vh	dl or v	14 picoblaze	wb uart	Y				20	10 2013	https://en.wikipe	software addon for picoBlazeSoftwar	ported to kcpsm6
rb4pb	https://opencor	stable	Stefan Fischer	picoBlaze	e 13	13	spartan-3	Stefan Fische	309	1	1 102	## 14.			36.2 X			14 picoblaze		Y					10 2013	https://en.wikipe	software addon for picoBlazeSoftwar	kcpsm3 only works for Spartan 3
nicrowatt	https://github.cru	intested	anton blanchard	PPC	32	32												37 toplevel			G 4G	Y		20	19 2020	https://openpow	open source PPC from IBM	supports microPython, beta stage
ower a2	https://github.com		IBM (open PPC)	PPC	64		vu3p-2	TCL fi	les				+			vh		285	Y yes		6E 16E	Ϋ́	32		19 2020)	PPC RTL, asic gate RTL	Virtex VU3P-2 FPGA implementation
utiac			David Galloway, Davi	reg			stratix-4	David Gallov		4	198		0.67	1.0 9	47.6		dl & ve		,			N 64	32	3	2010	Talks at Un. Toro		no inst mem: small state machine. ~2
ctavo	http://fpgacpu.c		Charles LaForest	reg		16	stratix-4	Charles LaFo			550			1.0 7					Y asm	N	104	14	16	10 20			8 core barrel, adjustable data width	~= performance across word sizes, n
4bit_up			Harshal Mittal	RISC	_	_	zu-2e	James area				## v20.							. 03111	N 16	SM 1684		32	_	19 2019	necps.//gitilub.co		big Dff count, multiple writes to regi
					8					-		## V20.		1.0 1				17 processor	v	14 10	TOIAI		16			https://github		
bit_piped_pro			Mahesh Sukhdeo Pal	RISC		_		James swap		-		## 14. ## v20.						28 top	1 V	++	+	20		20		https://github.com		use Perl to generate ROM file
bit_piped_pro			Mahesh Sukhdeo Pal				zu-2e	James area		-	410				10.2 X			28 top	1	 , . -			16		13 2017			use Perl to generate ROM file
_tiny_up	https://www.quo		Simon Moore, Franki			32	arria-5	James tiny L				## q18.						1 TinyComp		N Y 1			128		07 2011		from Thacker's version, Un Cambridge	
_tiny_up			Chuck Thacker	RISC			arria-5	James no ou			_	## q18.						1 TinyComp	Y asm	N Y 1	K 1K	N 13	128		07 2007		104 lines of verilog, Thacker (wikipedi	a) deceased
2z		stable		RISC				James Brake			12 62	## q17.			27.4 I		rilog	top_a2z		$\sqcup \sqcup$		$\sqcup \sqcup$			16 2018	4		
2z		errors		RISC	16			James repla		5			7 0.67	_	- 1		rilog			$\sqcup \sqcup$		oxdot			16 2018	3	runs on Cyclone IV	
2z	https://hackada	errors		RISC	16	24	zu-2e	James area	opt	5		## v20.	1 0.67	1.0	- 1	ve	rilog							20	16 2018	3	runs on Cyclone IV	
эр	https://github.co	stable	Simon Cook	RISC	16		arria-2	James Brake				## q18.			36.6 I		rilog	7 de0_nano	Y yes	Y 6	4K 16M	Y	64	20	15 2016	http://www.emb	includes Altera project	4 to 64 reg, 24-bit pc, no status reg
ıp	https://github.co	stable	Simon Cook	RISC	16	16	cyclone-4	James Brake	f 10630	1	306	## q18.	0.67	1.0	19.3 I	ve	rilog	7 de0 nano	Y yes	Y 6	4K 16M	Υ	64	20	15 2016	http://www.emb	includes Altera project	4 to 64 reg, 24-bit pc, no status reg
zup/aizup_m	instruct1.cit.com	stable	Yamin Li, Wanming C	h RISC	8	16	arria-2	James Brake	f 121	Α .	298	## q13.	1 0.17	2.0 20	05.4 D	K vh	dl	1 cpu	ľ	N N 6	4K 64K	16	4	19	96 1998	3	used in Cornell EE475 course	MIPS/inst reduced due to few inst
up/aizup ov	instruct1.cit.com	stable	Yamin Li, Wanming C	h RISC	8	16	kintex-7-3	James Brake	f 138	5	318	## 14.	7 0.17	3.0 1	28.3 D	K vh		1 cpu	asm	N N 6	4K 64K	Y 16	4	19	96 1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
zup/aizup_pi			Yamin Li, Wanming C		8	16	kintex-7-3	James Brake			375	## 14.	7 0.17	2.0 1	57.9 D			1 cpu	asm	N N 6	4K 64K	Y 16	4		96 1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
zup/aizup se			Yamin Li, Wanming C		8	16		James Brake	f 136	5		## 14.					dl	1 cpu	asm	N N 6	4K 64K	Y 16	4		96 1998			MIPS/inst reduced due to few inst
tium/TSK300		oprietar		RISC	32	_	spartan-3-5		2426	1	4 50		1.00				oprieta		Y yes	N N 4	G 4G	y ===	_		04 2017	CR0140.pdf, http:		
lwcpu			Andreas Hilvarsson	RISC	16			James Brake	f 377	-		## 14.		1.0 3		X vh		7 top	me	N N 6			16	20		cho140.pui, nttp.	, , . , ,	maximal features
mic-0	https://github.com		Alberto Moriconi	RISC			KIIILEX-7-3	James Brake	3//	+	13.	7 77 14.	, 0.07	1.0 3	43.5 IL	vh	dl	8 processor	Jille	14 14 0	4K 04K		10	- 20	05 2010	https://en.wikine	based on mic-1 by Andrew Tanenbau	
nv-1	https://github.co			RISC					+ +	+++	_		+ +				stem ve		v	Y	_	128	64	20	21 2021	http://apuspu.org	Crav-1 like with full set of vector instr	
rtemis	110		Sudharshan Sundara			16		 	+ +	+	+	++-	+ +	_	_			9 main_test	V	N	+	N 18	04		18 2020	http://anycpu.org	simple, educational uP with decent vi	
					16		7.2		4505		- 454			40	75.0						414 C414		0			nttps://www.you		
tlas_2K	https://opencor		Stephan Nolting	RISC				James Brake		0 1		## 14.				X vh		19 ATLAS_2K					8		13 2015			has MMU & full SOC features
tlas_2K	https://opencor		Stephan Nolting	RISC		16	zu-2e	James area) 1		## v20.						19 ATLAS_2K		N Y 6			8		13 2015			has MMU & full SOC features
tlas_core	https://opencor		Stephan Nolting	RISC	16			James Brake		5 1		## v14.		1.0 2		K vh		8 ATLAS_CP		N Y 6			8		13 2015		ARM thumb like inst set	non-MMU version
tlas_core	https://opencor		Stephan Nolting	RISC		16	zu-2e	James area		5 1		## v20.				K vh		8 ATLAS_CP					8		13 2015	5	ARM thumb like inst set	non-MMU version
abyrisc			John Rible	RISC		16	kintex-7-3	James Brake	f 468	5	141	## 14.	7 0.33	2.0	49.7 X			1 qs5_mix	Υ	N 6	4K 64K		8		97 1999	http://www.sand		memory rd/wt & ALU per clock
asic-cpu			Justin Rajewski	RISC		16											rilog					16			18 2018	1	16 inst, scrapped web page, 98 lines of	
x1	https://github.co	alpha	Brendan Bohannon	RISC	32			James synta		5		## 14.		2.0					Υ		G 4G		9 16		17 2018	3	128-bit memory path	based on SH-4, work suspended
t-cpu	https://github.co	stable	Yichun Ma	RISC	32	32	arria-2	James Brake	f 1439	4	2 58	## q18.	0 1.00	1.0	40.2 I	ve	rilog	26 sc_compu	er	N 4	G 4G		32	20	16 2016	5	learning, single cycle uP	
st-cpu	https://github.co	stable	Yichun Ma	RISC	32	32	kintex-7-3	James altera	primitive	5		## 14.	7 1.00	1.0	1	ve	rilog	sc_compu	er	N 4	G 4G		32	20	16 2016	5	learning, pipeline uP	
L6too	https://www.sci	stable	Cole Design and Deve	RISC	16		kintex-7-3	James Brake	f 510	5	271	## 14.	7 0.67	4.0	88.9 X	(vh	dl	1 core	Y asm		4K 64K		8		03	coledd.com/elect	graphics capability	clock/2 and six phases
st ba22	http://www.caspr			RISC				CAST Inc	1800	5 3				1.0			oprieta		Y yes		G 4G		32				Cast has uP related IP	several versions, FPGA kits
ip8			Carsten Elton Sørens	RISC	8		kintex-7-3	James missi				## 14.						28 chip8	Y	N	Ť		T -	20	13 2018	https://en.wikine	Verilog implementation of the Super(https://www.zophar.net/ndroms/ch
nit		stable		RISC	-	16		James xilinx	0	1	3 100	## 14.		2.0	44.5 V				or asm	N N 6	4K 64K	Y 22	15		03 2004		RISC with several load/store modes	
en 316 cpu			G.K Yvann Monny	RISC	32		-p	James does		; 		## 14.		3.0			dl	8 cpu dp	03111		32 32		32	20		1	MIPS based, simulation DO files, I&D	very small caches do not infer any P
le c16	https://www.sci		Cole Design & Develo	RISC	16			James Brake		-		## 14.				(vh			Y asm	N 6			8		02 2012	https://blog.class	(7) clks per inst. complete SOC	, caches do not mier any it
			Thebeekeeper	RISC		16		James incon		: 	230		7 0.67		J1.7 A	vh		14 cowgirl	. 03111	" 6	64K		- 0		06 2009	tps.//blog.cidSS	incomplete source code	
wgirl u takagi			Masayuki Takagi	RISC	16		KITTEX-1-3	James Incon	ibiers 200	++	-	14.	, 0.07	1.0	-1-				_	\vdash	04K	10	8		16 2016	1	mcomplete source code	
				RISC					+	++	+	++	0.67	2.0				3 cpu	_	N N 6	AV CAY	N 32	-			1	an IIIT DAMA was blank DAM	Albana anaistas fila
u-16			Yvo Zoer				D			-	-		0.0.	0.0				5 cpu16			4N 64K	N 32	8		19 2021	 		Altera register file
ugen			Giovanni Ferrante	RISC	32	_		James Brake				## 14.							Y asm	N N		+			03 2009	<u>'</u>		using 16 bit example
	https://opencor	0.00.0	Giovanni Ferrante	RISC		16	kıntex-7-3	James Brake	f 1597	8 0	154	## 14.	/ 1.00	1.0	96.3 D	K vh			Y asm			$\sqcup \sqcup$		20	03 2009	1		using 32 bit example
ugen	1111		Axis Communications	RISC		16		\vdash		+		\vdash	+				oprieta		Y yes		G 4G		16		2007	http://developer.	embedded comm	very dated product
ugen sv32_axis_et	http://develope		Shawn Tan, Marcus F					James Brake		5 1		## 14.						5 dcpu16_c		N N 6	4K 64K	N 37	8	20	09 2012			4+ addressing modes, 4 & 5-bit reg /
ugen isv32_axis_et pu16	http://develope https://github.co			RISC	16	16		James Brake		5		## 14.							Υ	N Y			8			https://github.co	r inside FISA64 project	debug uP for fisa64
ugen isv32_axis_et :pu16 ;b16	http://develope https://github.co see FISA64	stable				1.0	kintex-7-3	James Brake	f 807	5		## 14.		1.0 2		(vh	dl	11 cpu	Y asm	N	1K				08 2009		"student RISC system"	
ugen sv32_axis_et pu16	http://develope https://github.co see FISA64 https://opencor	stable	Fekknhifer	RISC	16			Jailles Diake			51	## 14.		1.0					Y yes	N 6	4K 64K	Y 40	8		16 2017	1	based on magic-16	computer & computer2 null dsgns: r
ugen sv32_axis_et pu16 b16	https://opencor	stable	Fekknhifer					James Brake	f 1755	5						vh							32		01 2001			
ugen sv32_axis_et ou16 b16 ogenes ne	https://opencor https://github.co	stable beta stable	Fekknhifer	RISC	16	16	kintex-7-3		f 1755	5	- 5.	## 14.		1.0												book, CDROM	from The Designers Guide to VHDL	
ugen sv32_axis_et pu16 b16 ogenes	https://opencor https://github.co	stable beta stable errors	Fekknhifer ErwinM	RISC RISC	16	16 32	kintex-7-3 kintex-7-3	James Brake	s	5			7 1.00		45.5 IL	X Y ve	rilog	14 cpu	Y yes	N 51	2M 256N	1 Y 61	32	20	03 2014		from The Designers Guide to VHDL MIPS like, slow mul & div	
ugen sv32_axis_et ou16 b16 ogenes ne 32 o32	https://opencor https://github.co https://opencor	stable beta stable errors stable	Fekknhifer ErwinM Peter Ashenden Hellwing Geisse	RISC RISC RISC RISC	16 32 32	16 32 32	kintex-7-3 kintex-7-3 kintex-7-3	James Brake James error James Brake	s f 2339	5	1 160	## 14.	7 1.00 7 1.00	1.5		X Y ve						1	32			homepages.thm.	MIPS like, slow mul & div	
ugen sv32_axis_ef pu16 b16 ogenes ne i32 o32	https://opencor https://github.co https://opencor https://opencor	stable beta stable errors stable stable	Fekknhifer ErwinM Peter Ashenden Hellwing Geisse Hellwing Geisse	RISC RISC RISC RISC RISC	16 32 32 32	16 32 32 32	kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3	James Brake James errors James Brake James Brake	s f 2339 f 3367	5 5	1 160 5 147	## 14. ## 14.	7 1.00 7 1.00 7 1.00	1.5	29.1 IL	X Y ve	rilog	24 eco32	Y yes	N 51	2M 256N	Y 61	32	20	03 2014	homepages.thm.	MIPS like, slow mul & div MIPS like, slow mul & div	timing delays in source code
ugen sv32_axis_ef pu16 b16 ogenes ne 32 o32 o32 o32	https://opencor https://github.c https://opencor https://opencor https://github.c	stable beta stable errors stable stable stable	Fekknhifer ErwinM Peter Ashenden Hellwing Geisse Hellwing Geisse Stefan Kristiansson	RISC RISC RISC RISC RISC RISC	16 32 32 32 32	16 32 32 32 32 32	kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3	James Brake James errors James Brake James Brake James Brake	s f 2339 f 3367 f 3845	5 3	1 160 5 147	## 14.) ## 14. ' ## 14. ; ## 14.	7 1.00 7 1.00 7 1.00 7 1.00	1.5 4 1.5 1	29.1 IL	X Y ve X Y ve (ve	rilog	24 eco32 12 eco32f	Y yes Y yes	N 51	2M 256N 2M 256N	Y 61 Y 61	32 32	6 20	03 2014 14 2014	homepages.thm.	MIPS like, slow mul & div MIPS like, slow mul & div pipelined version of the eco32 CPU	
ugen sv32_axis_et pu16 b16 ogenes ne 32 o32 o32 o32 o32f tht_bit_uc	https://opencor https://github.c https://opencor https://opencor https://opencor	stable beta stable errors stable stable stable stable	Fekknhifer ErwinM Peter Ashenden Hellwing Geisse Hellwing Geisse Stefan Kristiansson Synplicity	RISC RISC RISC RISC RISC RISC RISC	16 32 32 32 32 32 8	16 32 32 32 32 32 32 12	kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3	James Brake James errors James Brake James Brake James Brake James signa	f 2339 f 3367 f 3845	5 3	1 160 5 147 4 123	## 14.) ## 14. 7 ## 14. 8 ## 14.	7 1.00 7 1.00 7 1.00 7 1.00 7 0.67	1.5 4 1.5 2 1.0 3	29.1 IL 32.1 X	X Y ve X Y ve C ve	rilog rilog dl	24 eco32 12 eco32f 10 eight_bit_	Y yes Y yes	N 51	2M 256N	Y 61 Y 61	32 32 32	6 20 20	03 2014 14 2014 00 2000	homepages.thm.	MIPS like, slow mul & div MIPS like, slow mul & div pipelined version of the eco32 CPU part of Amplify documentation	timing delays in source code
ugen sv32_axis_et pu16 b16 egenes ne 332 b32 b322 b327 cht_bit_uc h_cpu	https://opencor https://github.c https://opencor https://opencor https://github.c https://github.c	stable beta stable errors stable stable stable stable stable	Fekknhifer ErwinM Peter Ashenden Hellwing Geisse Hellwing Geisse Stefan Kristiansson Synplicity Edmund Horner	RISC RISC RISC RISC RISC RISC RISC	16 32 32 32 32 32 8 16	16 32 32 32 32 32 12 16	kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3	James Brake James Brake James Brake James Brake James Brake James Signal James Brake	f 2339 f 3367 f 3845 f/variable f 928	5 3 5 1	1 160 5 147 4 123 2 196	## 14. 0 ## 14. 7 ## 14. 6 ## 14. 14. 6 ## 14.	7 1.00 7 1.00 7 1.00 7 1.00 7 0.67 7 0.67	1.5 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	29.1 IL 32.1 X	X Y ve X Y ve (ve vh (ve	rilog rilog dl rilog	24 eco32 12 eco32f 10 eight_bit_ 17 machine	Y yes Y yes JC Y	N 51	2M 256N 2M 256N	Y 61 Y 61 Y	32 32 32 16	20 6 20 20 20	03 2014 14 2014 00 2000 15 2015	homepages.thm.d	MIPS like, slow mul & div MIPS like, slow mul & div pipelined version of the eco32 CPU part of Amplify documentation see web archive for doc	timing delays in source code
ugen sv32_axis_et pu16 bb16 sigenes site 32 b32 b32 cht_bit_uc h_cpu b	https://opencor https://github.c https://opencor https://opencor https://github.c https://github.c	stable beta stable errors stable stable stable stable stable stable	Fekknhifer ErwinM Peter Ashenden Hellwing Geisse Hellwing Geisse Stefan Kristiansson Synplicity Edmund Horner Shahzadjk	RISC RISC RISC RISC RISC RISC RISC RISC	16 32 32 32 32 32 8 16	16 32 32 32 32 32 12 16 16	kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 spartan-3-5	James Brake James Brake James Brake James Brake James Brake James Signal James Brake James Brake	f 2339 f 3367 f 3845 f/variable f 928 f 366	5 5 5 5 5 5 1 4 1	1 160 5 147 4 123 2 196 1 70	## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	7 1.00 7 1.00 7 1.00 7 1.00 7 0.67 7 0.67 7 0.33	1.5 4 1.5 2 1.0 3 1.0 1 1.0 1	29.1 IL 32.1 X 41.6 X 63.5 X	X Y ve X Y ve (ve vh (ve (ve	rilog rilog dl rilog rilog	24 eco32 12 eco32f 10 eight_bit 17 machine 1 ERPverilog	Y yes Y yes JC Y	N 51	2M 256N 2M 256N	Y 61 Y 61	32 32 32 16 6	20 6 20 20 20 20	03 2014 14 2014 00 2000 15 2015 04 2014	homepages.thm.d	MIPS like, slow mul & div MIPS like, slow mul & div pipelined version of the eco32 CPU part of Amplify documentation	timing delays in source code
ugen sv32_axis_et ou16 bb16 sigenes sie 32 o322 o322 o327 sibt_uc h_cpu	https://opencor https://github.c https://opencor https://opencor https://github.c https://github.c	stable beta stable errors stable stable stable stable stable stable	Fekknhifer ErwinM Peter Ashenden Hellwing Geisse Hellwing Geisse Stefan Kristiansson Synplicity Edmund Horner	RISC RISC RISC RISC RISC RISC RISC RISC	16 32 32 32 32 32 8 16 8	16 32 32 32 32 32 12 16 16 32	kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 spartan-3-5	James Brake James Brake James Brake James Brake James Brake James Signal James Brake	s 1 2339 1 1 1 1 1 1 1 1 1	5 5 5 5 5 5 1 4 1	1 160 5 147 4 123 2 196 1 70 2 152	## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	7 1.00 7 1.00 7 1.00 7 1.00 7 0.67 7 0.67 7 0.33 7 1.00	1.5 4 1.5 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	29.1 IL 32.1 X 41.6 X 63.5 X 43.7 X	X Y ve X Y ve (ve vh (ve (ve	rilog rilog dl rilog rilog rilog	24 eco32 12 eco32f 10 eight_bit_ 17 machine 1 ERPverilog 1 FISA32	Y yes Y yes JC Y	N 51 N 51 N 7	2M 256N 2M 256N	Y 61 Y 61 Y	32 32 32 16	20 6 20 20 20 20 20	03 2014 14 2014 00 2000 15 2015 04 2014 14 2014	homepages.thm.d	MIPS like, slow mul & div MIPS like, slow mul & div pipelined version of the eco32 CPU part of Amplify documentation see web archive for doc	timing delays in source code
ugen sv32_axis_ef pu16 b16 ogenes ne i32 o32	https://opencor https://github.c https://opencor https://opencor https://github.c https://github.c	stable beta stable errors stable stable stable stable stable stable stable beta	Fekknhifer ErwinM Peter Ashenden Hellwing Geisse Hellwing Geisse Stefan Kristiansson Synplicity Edmund Horner Shahzadjk	RISC RISC RISC RISC RISC RISC RISC RISC	16 32 32 32 32 32 8 16	16 32 32 32 32 32 12 16 16 32	kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 spartan-3-5 kintex-7-3	James Brake James Brake James Brake James Brake James Brake James Signal James Brake James Brake	s 1 2339 1 1 1 1 1 1 1 1 1	5 5 5 5 5 5 1 4 1	1 160 5 147 4 123 2 196 1 70 2 152	## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	7 1.00 7 1.00 7 1.00 7 1.00 7 0.67 7 0.67 7 0.33 7 1.00	1.5 4 1.5 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	29.1 IL. 32.1 X 41.6 X 63.5 X 43.7 X	X Y ve X Y ve (ve vh (ve (ve (ve (ve	rilog rilog dl rilog rilog rilog	24 eco32 12 eco32f 10 eight_bit 17 machine 1 ERPverilog	Y yes Y yes JC Y	N 51	2M 256N 2M 256N	Y 61 Y 61 Y	32 32 32 16 6	20 6 20 20 20 20	03 2014 14 2014 00 2000 15 2015 04 2014 14 2014	homepages.thm.d	MIPS like, slow mul & div MIPS like, slow mul & div pipelined version of the eco32 CPU part of Amplify documentation see web archive for doc	timing delays in source code
ugen sv32_axis_et pu16 b16 ogenes ne 32 o32 o32 o32 c32f tht_bit_uc h_cpu o o32 o32	https://opencor https://github.c https://opencor https://opencor https://github.c https://github.c https://opencor https://github.c https://github.c	stable beta stable errors stable stable stable stable stable stable stable stable beta beta	Fekknhifer ErwinM Peter Ashenden Hellwing Geisse Hellwing Geisse Stefan Kristiansson Synplicity Edmund Horner Shahzadjk Robert Finch Robert Finch	RISC RISC RISC RISC RISC RISC RISC RISC	16 32 32 32 32 32 8 16 8	16 32 32 32 32 12 16 16 16 32	kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 spartan-3-5 kintex-7-3	James Brake James error: James Brake James Brake James Brake James signal James Brake James Brake James Brake James Brake	s 1 2339 1 1 1 1 1 1 1 1 1	5 5 5 5 5 5 1 4 1	1 160 5 147 4 123 2 196 1 70 2 152	## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	7 1.00 7 1.00 7 1.00 7 1.00 7 0.67 7 0.67 7 0.33 7 1.00 7 1.50	1.5 4 1.5 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	29.1 IL. 32.1 X 41.6 X 63.5 X 43.7 X	X Y ve X Y ve 0 ve 0 vh 0 ve 0 ve 0 ve 0 ve 0 ve 0 ve	rilog rilog dl rilog rilog rilog rilog	24 eco32 12 eco32f 10 eight_bit_ 17 machine 1 ERPverilog 1 FISA32 1 FISA64	Y yes Y yes JC Y	N 51 N 51 N 7	2M 256N 2M 256N	Y 61 Y 61 Y 15	32 32 32 16 6	20 6 20 20 20 20 20 20 20	03 2014 2014 200 2000 15 2015 04 2014 114 2014	homepages.thm.d	MIPS like, slow mul & div MIPS like, slow mul & div pipelined version of the eco32 CPU part of Amplify documentation see web archive for doc two report PDFs & one Verilog file m/roblinch/Cores m/roblinch/Cores	timing delays in source code cache & mmu need to use multi-cycle on mult
ugen sv32_axis_et pu16 b16 b16 ogenes ne 32 b32 b32 b32 c32 c32f cht_bit_uc h_cpu b32 b32 b32	https://opencor https://github.ce https://opencor https://opencor https://github.ce https://github.ce https://github.ce https://github.ce https://github.ce https://github.ce	stable beta stable errors stable	Fekknhifer ErwinM Peter Ashenden Hellwing Geisse Hellwing Geisse Stefan Kristiansson Synplicity Edmund Horner Shahzadjk Robert Finch Miguel Santos	RISC RISC RISC RISC RISC RISC RISC RISC	16 32 32 32 32 8 16 8 32 64	16 32 32 32 32 12 16 16 32 32 32	kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 spartan-3-5 kintex-7-3 kintex-7-3 arria-2	James Brake James Brake James Brake James Brake James Isignal James Brake James Brake James Brake James Brake James Brake	s	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	1 160 5 147 4 123 2 196 1 70 2 152 7 65	## 14. ## 14. ## 14. ## 14. ## 14. 14. 14. 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	7 1.00 7 1.00 7 1.00 7 1.00 7 0.67 7 0.67 7 0.33 7 1.00 7 1.50 0 2.00	1.5 4 1.5 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	29.1 IL. 32.1 X 41.6 X 63.5 X 43.7 X	X Y ve X Y ve 0 ve 0 vh 0 ve	rilog rilog dl rilog rilog rilog rilog rilog dl	24 eco32 12 eco32f 10 eight_bit_ 17 machine 1 ERPverilog 1 FISA32 1 FISA64 21	Y yes Y yes JC Y Y Y Y Y Y Y Y Y Y Y yes	N 51 N 51 N 7	2M 256N 2M 256N	Y 61 Y 61 Y	32 32 32 16 6	20 6 20 20 20 20 20 20 20 5 20	03 2014 14 2014 00 2000 15 2015 04 2014 14 2014 15 2015 18 2018	homepages.thm.d	MIPS like, slow mul & div MIPS like, slow mul & div pipelined version of the eco32 CPU part of Amplify documentation see web archive for doc	timing delays in source code cache & mmu need to use multi-cycle on mult caches, VHDL & System Verilog vers
ugen sv32_axis_et pu16 b16 b2genes ne 332 o322 o327 ght_bit_uc th_cpu p a32 a64 c c	https://opencor https://opencor https://opencor https://opencor https://opencor https://github.c https://opencor https://opencor https://pithub.c https://pithub.c https://pithub.c	stable beta stable errors stable stable stable stable stable stable stable stable stable beta beta stable	Fekknhifer ErwinM Peter Ashenden Hellwing Geisse Hellwing Geisse Stefan Kristiansson Synplicity Edmund Horner Shahzadjk Robert Finch Robert Finch Miguel Santos Miguel Santos	RISC RISC RISC RISC RISC RISC RISC RISC	16 32 32 32 32 8 16 8 32 64 64 64	16 32 32 32 32 12 16 16 32 32 32 32 32	kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 cyclone-4	James Brake James error: James Brake	s	5	1 160 5 147 4 123 2 196 1 70 2 152 7 65	## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	7 1.00 7 1.00 7 1.00 7 1.00 7 0.67 7 0.67 7 0.33 7 1.00 7 1.50 0 2.00 0 2.00	1.5 4 1.5 1.0 1.0 1.0 1.0 1.0 4 1.0 4 1.0 4 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	29.1 IL: 32.1 X 41.6 X 63.5 X 43.7 X 9.4 X	X Y ve X Y ve 0 ve 0 vh 0 ve	rilog rilog dl rilog rilog rilog rilog rilog dl stem v	24 eco32 12 eco32f 10 eight_bit_ 17 machine 1 ERPverilog 1 FISA32 1 FISA64 21 13 fisc_core	Y yes Y yes JC Y Y Y Y Y	N 51 N 51 N 7	2M 256N 2M 256N	Y 85	32 32 32 16 6 32 6 32 6 32	20 6 20 20 20 20 20 20 5 20 5 20	03 2014 14 2014 00 2000 15 2015 04 2014 14 2014 15 2015 18 2018	homepages.thm.d	MIPS like, slow mul & div MIPS like, slow mul & div MIPS like, slow mul & div pipelined version of the eco32 CPU part of Amplify documentation see web archive for doc two report PDFs & one Verilog file m/robfinch/Cores m/robfinch/Cores flexible instruction Set Computer flexible instruction Set Computer	timing delays in source code
ugen sv32_axis_et pu16 b16 b16 ogenes ne 32 b32 b32 b32 c32 c32f cht_bit_uc h_cpu b32 b32 b32	https://opencor https://opencor https://opencor https://opencor https://opencor https://github.c https://github.c https://github.c https://github.c https://github.c https://github.c https://github.c https://github.c	stable beta stable errors stable beta stable stable alpha	Fekknhifer ErwinM Peter Ashenden Hellwing Geisse Hellwing Geisse Stefan Kristiansson Synplicity Edmund Horner Shahzadjk Robert Finch Miguel Santos	RISC RISC RISC RISC RISC RISC RISC RISC	16 32 32 32 32 8 16 8 32 64 64 64	16 32 32 32 32 12 16 16 32 32 32 32 32 32	kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 kintex-7-3 spartan-3-5 kintex-7-3 arria-2 cyclone-4 kintex-7-3	James Brake	f 2339 f 3367 f 3845 f 3845 f 366 f 367 f 10404 f 5 6 f 5036 f 956 f 956 f 956	5	1 160 5 147 4 123 2 196 1 70 2 152 7 65	## 14. ## 14. ## 14. ## 14. ## 14. 14. 14. 14. ## 14. ## 14. ## 14. ## 14. ## 14. ## 14.	7 1.00 7 1.00 7 1.00 7 1.00 7 1.00 7 0.67 7 0.67 7 0.33 7 1.00 7 1.50 0 2.00 0 2.00 7 0.33	1.5 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	29.1 IL: 32.1 X 41.6 X 63.5 X 43.7 X 9.4 X	X Y ve X Y ve (ve vh (ve rilog rilog dl rilog rilog rilog rilog rilog dl stem v rilog	24 eco32 12 eco32f 10 eight_bit_ 17 machine 1 ERPverilog 1 FISA32 1 FISA64 21	Y yes Y yes JC Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	N 51 N 51 N 7	2M 256M 2M 256M 2K	Y 61 Y 61 Y 61 Y 15 Y 85 Y 85	32 32 32 16 6 32	20 6 20 20 20 20 20 20 5 20 5 20 20	03 2014 14 2014 00 2000 15 2015 04 2014 14 2014 15 2015 18 2018	homepages.thm.d	MIPS like, slow mul & div MIPS like, slow mul & div MIPS like, slow mul & div pipelined version of the eco32 CPU part of Amplify documentation see web archive for doc two report PDFs & one Verilog file m/robfinch/Cores freshibe Instruction Set Computer	timing delays in source code cache & mmu need to use multi-cycle on mult caches, VHDL & System Verilog vers	

_uP_all_soft folder	opencores or prmary link	status	author	style /	data inst	FPGA reporter	r com ents	LUTs ALUT	LUT?	blk ram	F max		MIPS clk		ven dor	src #sr code file		tool chai fltg		max by		adr #	e year rev		note worthy	comments
fpga4_mips16_	http://www.fpg	stable	Van Loi Le	RISC	16 16	kintex-7-3 Jame	s Brakef	352	6		213	## 14.7	0.67 1	.0 405.0	Х	vhdl 8	mips_vhdl	N	65K	65K	8	8	2017 20:	7	educational, no block RAM inferred	actual prog sz=16, actual data mem sz=256
fpgacomputer	https://github.c		Milan Vidakovic	RISC	16 8		es errors		Α			## q18.0		.0		Y verilog 10					25	8	2018 201	8 https://mvidako	16-bit CPU, 64KB, UART (115200 bps)	
fpgacomputer	https://github.c		Milan Vidakovic	RISC	16 8	kintex-7-3 Jame	es erros		6			## 14.7	0.67 4	.0	- '	Y verilog 10	computer '	Y asm N	N 64K	64K Y		8	2018 201	8 https://mvidako	16-bit CPU, 64KB, UART (115200 bps)	
ft64 gumnut	https://github.o		Robert Finch	RISC	64 32 8 18			388			250	## 14.7	0.22	0 220 7		verilog	FT64v3b						2017 20:	8 https://www.am		amazon kindle book, L1 & L2 icaches & L1 dca
harvard arch	http://digitalde	stable	Peter Ashenden omarelhedaby	RISC	32 32	kintex-7-3 Jame	es Braker	300	10		259	## 14.7	0.33	.0 220.7	IX		gumnut-rt ' 5 harvard pr			9 4K 1		·	2007	1	see Digital Design: An Embedded Sys	many source files
hicovec	https://opencor	r beta	Harald Manske, Gundo	RISC	32 32	kintex-7-3 Jame	s compile	er error	4.6			14.7	1.00 1	.0				Y asm N		- Y	,		2008 203	<u> </u>	hybrid scalar & vector processor	many source mes
hpc-16	https://opencor		Umair Siddiqui	RISC	16 16	kintex-7-3 Jame		871			152		0.67 1	.0 116.6	х	vhdl 20		Y asm N		64K		16	2005 201	5	.,	
ice_mk2	https://gitlab.co		Mario Hoffmann	RISC	16 16											verilog 8		Y N	4K	4K N	1 16	16	2020 202	0 https://hackaday	.io/project/174049-ice-cpu-mk-ii	variant of fpga4student
iDEA	https://github.o	alpha	Hui Yan Cheah etal	RISC	16 32	virtex-6 Liu Ch	h unable	321	6 1	1 2	405	13.2	0.67 1	.0 845.3	Х		cpu_top '		Y 64K	64K N	1 24	32	9 2011 201	6 The iDEA DSP Blo	uses DSP slice in barrel mode for ALU	from GitHub, rq'd NOPs lower actual results
iitb-proc	178	от то т	Preetam Pinnada	RISC	16 16											vhdl 17		N					202	0		very little doc, sizeable state machine
jam iam	https://github.c	stable	Johan Thelin etal	RISC	32 32 32 32	kintex-7-3 Jame		1369				## 14.7		.0 104.2	X		cpu		Y 128			32 32	5 2002 20:	4	serial multiply & divide serial multiply & divide	took out clock divider
jane_nn	nttps://github.c	stable	Suresh Devanathan	RISC	4 8	kintex-7-3 Jame		723	-			## 14.7		.0 81.4	X		r cpu_sys ' Processor '	T IN	1 128	N 120N	27	16	2002 20.	4	neural network microprocessor, spec	
ica			John Cronin	RISC	8 32	kintex-7-3 Jame		3287		3 3		## 14.7		.0 15.8		Y verilog 17						16				altera memories
jimmy	https://github.c	com/kuash	Eduardo Corpeño	RISC	8 8										IX	verilog 2		Y N	Y 256	256 Y	16	4	202	0		vendor neutral source code
jpu16	https://github.c	stable	Joksan Alvarado	RISC	16 26	kintex-7-3 Jame	es missing	RAM fi	i 6			14.7	0.67 1	0		vhdl 9	JPU16	Y asm N				16	2012		32 deep call stack, 8 addressing mode	es .
kgp-risc	https://github.c	com/kranti	Kiran & Aluru	RISC	32 32											verilog	,	Y N		4G			2018 202	0	only two register fields + shift amoun	
klc32	https://opencor		Robert Finch	RISC	32 32	kintex-7-3 Jame		3790		1 1		## 14.7		.0 13.2	X	verilog 25		Y N			,	32	2011 20:	2 https://github.co	single ported block RAM register file	
kpu kraken16	https://github.c	e stable	Andrea Corallo Bruce R. Land	RISC	32 32 18 18	kintex-7-3 Jame kintex-7-3 Jame		6178 281		3 1		## 14.7 ## 14.7		.0 662.3	X	Y verilog 19	DE2_TOPk		Y 4G N 256		. 22	32 16	2016 20:	8 http://andreacoi	KPU is a minimal system on chip writi	en used as testbench for the KPU core
latticemico8	http://www.latt		Lattice Semiconductor	RISC	18 18 8 18		es Braker	265		1	104	## 14./		.0 64.4	IIX		isp8_core			5 4K Y	, 22	32	2005 200	0 https://en.wiking	Cornell course material 16 deep call stack, four configuration	tool kit: LMS for Diamond3 10
Ic-3	https://github.o		Sudhanshu Gupta	RISC	16 16	L. LZ LAUIC	Je Jenne	203	+++	1	104		0.55 2	04.4	ILA	vhdl		Y asm N	250		16		2003 20:	7 https://en.wiking	from book: 978-0072467505 by Patt	apndx has schematic
limen	https://github.c		Dominik Salvet	RISC	16 16					T										64K N			2018 202	0	teenager, highschool thesis	
lxp32	https://opencor	r beta	Alex Kuznetsov	RISC	32 32	kintex-7-3 Jame	es Brakef	850	6 3	3 1	196	## 14.7		.0 115.4	AIX		lxp32u_to		N 4G		30	256		9 https://lxp32.gitl	register file in block RAM	vendor neutral source code, no div inst
manik	https://www.ds	s stable	Sandeeo Dytta	RISC	32 32	kintex-7-3 Jame						14.7		.0		vhdl 45	manik2tor	Y yes N			'	16	2002 200	6 www.niktech.com	optional data & inst caches	supports Xilinx, Altera, Actel, Lattice; broken v
marca	https://opencor		Wolfgang Puffitsch	RISC	16 16	arria-2 Jame	s Brakef	1763	Α	22	157	## q13.1	0.67	.0 10.0	-		marca				75	16	4 2007 200	9	serial multiply & divide	clks/inst is approx
micro_nating	https://github.c		Geoff Natin	RISC	16 16 32 32				H.								processor_t			4G N	1 10	9	2016 201	6	microcoded instruction set processor	, educational
minimips minimips supe	https://opencor	stable	Samuel Hangouet Miguel Cafruni	RISC	32 32	kintex-7-3 Jame	es Braket	2939	1 6 8	3	118	## 14.7		.0 40.1	Х		minimips '		N 4G			32	5 2004 200	8	based on MIPS I	dual issue to two pipes. 16-bit mulitplier
mips_16	https://opencor		Doyya Doyya	RISC	16 16	kintex-7-3 Jame	s collanse	ed in co	6			14.7		.0			mips_16_1			64K	13	8	5 2017 20	3	Educational 16-bit MIPS Processor	dual issue to two pipes, 10-bit mulitplier
misoc	https://github.c			RISC	32 32	arria 2				n thru	migen	## q13.1		0	ILX	V*HDL		y yes N			, 10	32	2007 203	9 https://m-labs.h	Video IP for Mist & others	choice of latticemicro32 or mor1kx uP
mist1032	https://github.c	stable	Takahiro Ito	RISC	32 32	arria_2 Jame						## q18.0		.0 9.1			mist32e10	Y	4G	4G Y	,	64	201	4	mist32 uP: embedded version	
mist1032	https://github.o	errors	Takahiro Ito	RISC	32 32	arria_2 Jame	es altera n		Α			## q18.0	1.00 1	.0		verilog 87	mist1032sa			4G Y		64		4	mist32 uP: out of order version	missing cache_ram_16entry_512bit.v
mist1032	https://github.c		Takahiro Ito	RISC	32 32	cyclone-10 Jame		33251		138		## q18.0		.0 1.0			0 mist1032isa	1	4G			64		5	mist32 uP: inorder version	high pin count
moxie	https://github.c		Anthony Green	RISC	32 32		missing					## q18.0		.0			moxie		4G		_	16	2009 20:	7 https://github.co	m/atgreen/moxie-cores	four read, two write register file missing
moxielite moxielite	https://github.c	stable	Anthony Green Anthony Green	RISC	32 32 32 32	arria-2 Jame kintex-7-3 Jame	s Brakef	2696 3159		7		## q18.0		.0 34.6	X		moxielite moxielite_v		4G 4G			16 16	2009 20:	/ https://github.co	m/atgreen/moxie-cores	
moxieiite mrisc32	https://github.c		Marcus Geelnard	RISC	32 32	kintex-7-3 Jame	s Braket	3159	ь :	3	152	## 14.7	1.00	.0 48.0	Х			Y asm Y			68	32	2018 202	1 https://github.co	Mostly harmless Reduced Instruction	Cray-1 vector inst, also a1 variant, LLVM suppo
multicycle_risc	https://github.c	stable	Yash Sanjay Bhalgat	RISC	16 16	kintex-7-3 Jame	s Brakef	1470	6		213	## 14.7	0.67 1	.0 97.0	х		risc15	Y N			15	8	2015 201	5	multi-cycle IIT-B-RISC15 ISA	developed on Altera, course project
multi-cycle-cpu	https://github.c		Amrik Sadhra	RISC	32 32												top_level	Y		4G Y	21	32	2016 201	6 https://www.you	nicely documented with state diagram	spreadsheet for test programs, ISE project
myproc	https://github.c	alpha	A. Raamakrishnan	RISC	32 32											verilog		N				32	201	7	uP for educational purposes: myproc	
myrisc1		010-01-0	Muza Byte	RISC	8 8		s Brakef	121		2		## q13.1	0.00	.0 628.7	-		myRISC1		Y 256		16	4	2011 20:	1		LPM macros
natalius_8bit_r	https://opencor	r beta	Fabio Guzman	RISC	8 16 16 16	kintex-7-3 Jame		232		1		## 14.7		.0 27.7	Х		natalius_p	Y asm N	Y 256	5 2K Y	29	8	2012 201	2	return stack & register file	3 clocks/inst
niloofar1 nocpu	http://ce.sharif.	errors	Mahdi Amiri John Tzonevrakis	RISC	8 8	kintex-7-3 Jame kintex-7-3 Jame		or men				## 14.7		.5 306.1	х	verilog 3 verilog 5		N no N	256	256 Y	,	4			derived from risc-16 minimal & complete	ASIC, uses Leonardo for synthesis 8 ALU inst, 3 port reg file
oberon sdram	http://projectol	beta beta	Nicolae Dumitrache	RISC	32 32		s Brakef	2103		1		## 14.7		.0 49.5	X	verilog 3		Y yes Y			-	16	2013 201	7	minimalist Wirth, part of Project Obe	
odess	https://opencor	r stable	Dmytro Senyakin	RISC	128 16		es reduce	35984	-	112		## q18.0		.0 11.4			CoreOneV	Y asm Y				16		7 https://opencore		37-bit adr. quad issue, caches, 32-64-128 fltg-
odess	https://opencor	r stable	Dmytro Senyakin	RISC	128 16		s slow to	50135	A 72	2 112		## q18.0		.0 7.2			CoreOneV					16		7 https://opencore	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-
odess	https://opencor	r stable	Dmytro Senyakin	RISC	128 16	cyclone-5 Jame	s too big		A 288			## q18.0			_		CoreQuad					16		7 https://opencore		37-bit adr, quad issue, caches, 32-64-128 fltg-
odess	https://opencor	r stable	Dmytro Senyakin	RISC	128 16		tro Senya	32978		2 112		## q17.1		.0 23.3	-		CoreOneV					16	2017 20:	https://opencore		37-bit adr, quad issue, caches, 32-64-128 fltg-
odess	https://opencor	r stable	Dmytro Senyakin	RISC	128 16							## q17.1		.0 14.1			CoreOneV			4G	_	16	2017 20:	https://opencore		37-bit adr, quad issue, caches, 32-64-128 fltg-
odess	https://opencol	stable	Dmytro Senyakin Jamie Iles	RISC	128 16 32 32		tro Senya			2 122			4.00		++		CoreQuad		N 4G		,	16 16	2017 20: 5 2015 20:	7 https://opencore		37-bit adr, quad issue, caches, 32-64-128 fltg-
oldland-cpu oldland-cpu	http://jamieiles		Jamie Iles	RISC	32 32		es syntax e			+		## q18.0	1.00 1	.0		Verilog 22 Y verilog 32	oldland_c		N 4G		-	16	5 2015 20	7 https://github.co	r has caches & MMU r has caches & MMU	runs on Cyclone V runs on Cyclone V
ора	https://github.c		Wesley W. Terpstra	RISC	32 32		le largest			\Box		q15.0		.5 29.3	i	vhdl	,	+ + '*	11		1	32		6	An Out-of-Order Superscalar Soft CPL	
opc.opc5cpu	https://github.c		revaldinho	RISC	16 16	kintex-7-3 Jame		273	6		294	## 14.7	0.40				opc5cpu					4 16		9 https://revaldinh	OPC5 RR inst, ISA similar to OPC1	see hackaday One Page Computing Challenge
opc.opc5lscpu	https://github.c	stable	revaldinho	RISC	16 16		s Brakef	383				## 14.7		.0 144.0	Х		opc5lscpu '						2017 20:	9 https://revaldinh	OPC5LS OPC5 with predicate inst	see hackaday One Page Computing Challenge
opc.opc6cpu	https://github.c	stable	revaldinho	RISC	16 16		s Brakef	450		\perp	222			.0 165.4	Х				N 64K			4 16	2017 201	9 https://revaldinh	OPC6 based on OPC5LS, more inst	see hackaday One Page Computing Challenge
opc.opc7cpu	https://github.c	0100.0	revaldinho	RISC	32 16 24 24	kintex-7-3 Jame		624 516				## 14.7	0.80 2	.0 242.8		verilog 2						5 16	2017 201	9 https://revaldinh		see hackaday One Page Computing Challenge
opc.opc8cpu open8 urisc	https://github.c		revaldinho Kirk Havs, Jshamlet	RISC	8 8	kintex-7-3 Jame kintex-7-3 Jame		691		+		## 14.7		.0 250.1	X	verilog 1 vhdl 9		y asm N Y yes N				4 16	2017 20:	n inceps://revalding	accum & 8 regs. clone of Vautomatio	see hackaday One Page Computing Challenge
or1k marocchi	https://github.c	stable	Andrey Bacherov	RISC	32 32	cx-7-3 Jaille	.5 STORES	031	1		203	14.7	0.55	123.0	^	verilog	урено ,	Y yes Y		4G Y		32	2012 201	9 https://github.co	continous regression tests	Implements a variant of Tomasulo algorithm
pasc	https://github.c			RISC	16 16		1 1		\vdash	\Box			\vdash			verilog	+ +	Y N					2017 20:	9 https://github.co	r 16 RISC cores	, a random significant
patmos			Martin Schoeberl	RISC	32 32					I						scala			Ш		╧		2015	http://patmos.co	mpute.dtu.dk/	http://www.t-crest.org/
piropiro	https://github.c	stable	pandora2000	RISC	32 32	kintex-7-3 Jame	s port m	7491	6 11	1 1	118	## 14.7		.0 15.7	Х		top		N 64K		,	32	2010 201	1	five variants	no doc, xilinx constraint file
plasma_cortex	https://github.o	com/Nucle	Dylan Brophy	RISC	32 16		\perp		6	\perp			1.00 1	.0	Х		cpu '		4G		'	8	20:	8 https://hackaday	.io/project/160180-plasma-cortex-ope	n-source-cpu-in-vhdl
processor-core	https://github.c		Steven Hua	RISC	32 32	+-+	+ +		\vdash	+		_	++	+	\vdash	vhdl	+ '	Y N	N 4G		16	32	2018 20:	8 https://www.	clean, simple, prob classwork	Quartus proj, basic RISC instructions
	mtps://propelle		Chip Gracey Chip Gracey	RISC	32 32 32 32	kintex-7-3 Jame	s Brakof	9498	6	20	160	## 147	1.00 0	.1 134.8	v	verilog 9	top	Y ves	4G	4G		512	5 2014 202 2014	unttps://github.co	r original propeller has verilog (FPGA) s eight propellers, clocking from ucf file	ISA: op/ddd/sss format with predication
propeller p8v3	https://www		Bernd Ulmann	RISC	32 32 16 16	KIIILEX-7-3 Jame	.s pidKef	5498		20	100	## 14./	1.00 (154.8	^ ,		top quince_cp		N 64K	64K N	1 18	4 16	2014	0 https://github.co	r derived from NICE: http://www.vaxm	PDP11-like, no byte operations
propeller_p8x3	https://www.pa	stable			32 32	arria-2 Jame	s Brakef	3075	Α 4	1	144	## q13.1	1.00 1	.0 46.9		system v 8		yes N	4G	4G Y		32	4 2010 203	1	grisc32 wishbone compatible risc cor	
	https://qnice-fp	0100.0	Viacheslav	RISC						1 1		## 14.7		.0 95.3	X	-,	qs5_mix	N N			_		1998 199	٩	used in his class, also uses eP32	
propeller_p8x3 qnice-fpga	https://www.pa https://qnice-fp https://opencor http://www.sar	r alpha		RISC	8 16	kintex-7-3 Jame	es Brakef	468	0									Y asm N	64K		.					
propeller_p8x3 qnice-fpga qrisc32 qs5-rible r8-core	https://www.pa https://qnice-fp https://opencor http://www.san https://github.co	r alpha		RISC RISC	8 16 16 16	kintex-7-3 Jame	es Brakef	468	0													16	20:	9	university project, doc in portuguese	expanded R8 ISA
propeller_p8x3 qnice-fpga qrisc32 qs5-rible r8-core raptor64	https://www.pa https://qnice-fp https://opencor http://www.sar https://github.c https://opencor	r alpha n stable com/vctro	John Rible Victor O. Costa Robert Finch	RISC RISC	8 16 16 16 64 32											verilog 63	raptor64	Y Y	Y 4G	4G Y		2 96	9 2005 203	9	university project, doc in portuguese 16 register sets, inst & data cache, m	ISA not finished, core runs
propeller_p8x3 qnice-fpga qrisc32 qs5-rible r8-core raptor64 risc_core_i	https://www.pa https://qnice-fp https://opencou http://www.sar https://github.c https://opencou	r alpha n stable com/vctrop r alpha r planning	John Rible Victor O. Costa Robert Finch Manuel Imhof	RISC RISC RISC	8 16 16 16 64 32 16 16	kintex-7-3 Jame	es Brakef	349	6 1	1		## 14.7		.0 336.8	Х	verilog 63 B vhdl 13	raptor64 CPU	Y Y Y Y asm N	Y 4G 1K	4G Y			9 2005 200 4 2001 200	9 3 9	university project, doc in portuguese 16 register sets, inst & data cache, m Havard arch, thesis project	
propeller_p8x3 qnice-fpga qrisc32 qs5-rible r8-core raptor64 risc_core_i risc0	https://github.c https://opencor https://opencor https://sourcefe	r alpha n stable com/vctrop r alpha r planning c beta	John Rible Victor O. Costa Robert Finch Manuel Imhof Niklaus Wirth	RISC RISC RISC RISC RISC	8 16 16 16 64 32 16 16 32 32		es Brakef		6 1	1 6		## 14.7 ## 14.7	0.67 1	.0 336.8 .0 61.9		verilog 63 B vhdl 13 verilog 8	raptor64 CPU RISCO	Y Y Y Y asm N Y yes N	Y 4G 1K 4G	4G Y	105	2 96 8	9 2005 200 4 2001 200 2011	9	university project, doc in portuguese 16 register sets, inst & data cache, m Havard arch, thesis project minimalist Wirth, education tool	ISA not finished, core runs derived clocks: estimated derating
propeller_p8x3 qnice-fpga qrisc32 qs5-rible r8-core raptor64 risc_core_i risc0 risc-16	https://github.co https://opencor https://sourcefe https://github.co	alpha stable com/vctro alpha planning beta stable	John Rible Victor O. Costa Robert Finch Manuel Imhof Niklaus Wirth Bruce Jacob	RISC RISC RISC RISC RISC RISC	8 16 16 16 64 32 16 16 32 32 16 16	kintex-7-3 Jame kintex-7-3 Jame	es Brakef es Brakef	349 1186	6 1 6 4	1 6	110	## 14.7	0.67	.0 61.9	X	verilog 63 B vhdl 13 verilog 8 vhdl 12	RISCO Soc	Y	Y 4G 1K 4G 64K	4G Y 1K 4G (64K N	105	2 96 8	9 2005 200 4 2001 200 2011 2000 200	9 5 https://user.eng	university project, doc in portuguese 16 register sets, inst & data cache, m Havard arch, thesis project minimalist Wirth, education tool single cycle, pipeline & OO variants	ISA not finished, core runs derived clocks: estimated derating Little Computer (LC-896) derivative
propeller_p8x3 qnice-fpga qrisc32 qs5-rible r8-core raptor64 risc_core_i risc0 risc-16 risc5	https://github.c https://opencor https://opencor https://sourcefe https://github.c http://www.pro	r alpha n stable com/vctro r alpha r planning c beta c stable o beta	John Rible Victor O. Costa Robert Finch Manuel Imhof Niklaus Wirth Bruce Jacob Niklaus Wirth	RISC RISC RISC RISC RISC	8 16 16 16 64 32 16 16 32 32 16 16 32 32	kintex-7-3 Jame kintex-7-3 Jame kintex-7-3 Jame	es Brakef es Brakef es Brakef	349 1186 2441	6 4	1 4 6 4 1	110 92	## 14.7	0.67 1 0.67 1.00 1	.0 61.9	X I	verilog 63 B vhdl 13 verilog 8 vhdl 12 verilog 8	RISCO RISCS	Y Y Y Y ASM N Y yes N Y yes N Y yes Y	Y 4G 1K 4G 64K 4G	4G Y 1K 4G 4G 64K N 4G 4G	105	2 96 8 8	9 2005 203 4 2001 200 2011 2000 203 2013 203	9 https://user.eng 7 http://www.astr	university project, doc in portuguese 16 register sets, inst & data cache, m Havard arch, thesis project minimalist Wirth, education tool u single cycle, pipeline & OO variants minimalist Wirth, part of Project Obe	ISA not finished, core runs derived clocks: estimated derating Little Computer (LC-896) derivative 32x32 multiplier, wikipedia entry
propeller_p8x3 qnice-fpga qrisc32 qs5-rible r8-core raptor64 risc_core_i risc0 risc-16	https://github.co https://opencor https://sourcefe https://github.co	r alpha stable com/vctrop r alpha r planning c beta c stable o beta o beta	John Rible Victor O. Costa Robert Finch Manuel Imhof Niklaus Wirth Bruce Jacob Niklaus Wirth Niklaus Wirth	RISC RISC RISC RISC RISC RISC RISC	8 16 16 16 64 32 16 16 32 32 16 16	kintex-7-3 Jame kintex-7-3 Jame kintex-7-3 Jame zu-2e Jame	es Brakef es Brakef	349 1186	6 4	-	92 177	## 14.7	7 0.67 1 0.67 7 1.00 1 1 1.00 1	.0 61.9	X I	verilog 63 B vhdl 13 verilog 8 vhdl 12	B raptor64 B CPU RISCO Soc RISCS RISCS	Y	Y 4G 1K 4G 64K 4G 4G	4G Y 1K 4G 4G 4G 4G 4G	105	2 96 8	9 2005 201 9 2005 201 4 2001 200 2011 2000 201 2013 201 2013 201	9 https://user.eng 7 http://www.astr	university project, doc in portuguese 16 register sets, inst & data cache, m Havard arch, thesis project minimalist Wirth, education tool single cycle, pipeline & OO variants	ISA not finished, core runs derived clocks: estimated derating Little Computer (LC-896) derivative 32x32 multiplier, wikipedia entry 32x32 multiplier, wikipedia entry

_uP_all_soft	opencores or	status author		data		repor con		blk ram	F a		MIPS c	iks/ KIP		S src code	#src files top file	tooi e chai	fltg ->	max max dat in		# adr	# pip	start last	note worthy comments
riscff	p	proprietar ExpressIf	0.0	16		ter em	3 ALOI 1	- rain	IIIax C	Vei	/11130	1131 /10	1 001	propriet	inco	_	pt I	uat III	ist aurs	# 11100	les los	2004	now produce ESP8266 & ESP32
risc-fuggit	https://github.co	om/itsShn Nikhil Shah	RISC	32	32									verilog	33 riscmain		N				32	2019	19 non-standard set of conditional branches, schematic conflicts with documentation
riscompatible risc-processor	https://opencor	beta Andre Soares stable Jeff Bush		32 32				1	145 ## 161 ##			3.0 22		vhdl verilog	12 riscompat	Y yes		4G 4			16 32	2014	based on RISCO processor by Junqueira & Suzim 1993 19 https://github.cor two designs with same name MIT course work?
rise	https://github.co	beta Jlechner etal		16			sing black b 6	1 0	101 ##		0.67		b A	vhdl	22 fpga_top 26 rise	Y asm		64K 64				5 2006 2010	
rj32	https://github.co	alpha rj45	RISC	16				Ì						verilog		Y asm	N	64K 64		32	16	2013 2021	verilog generated from schematic
rois	https://opencor	alpha James Brakefield		24				1	170 ##			1.0 368		vhdl	2 rois24_24i	min		16M 16				1 2016 2017	17 single pipe stage, passes simulation 24-bit word operations only
rois	https://opencor	alpha James Brakefield alpha James Brakefield		24		James no l		1				1.0 507 1.0 261		vhdl vhdl	2 rois24_24i 2 rois24_24i			16M 16				1 2016 2017 1 2016 2017	17 single pipe stage, passes simulation 24-bit word operations only 17 single pipe stage, pre simulation stag 8, 16 & 24-bit load/store
rois	https://opencor	alpha James Brakefield	RISC	24		James hug	ic. 502 0			v19.2				vhdl	2 rois24_24			16M 16		55		1 2016 2017	17 single pipe stage, pre simulation stag 8, 16 & 24-bit load/store
rtf64	https://github.co	alpha Robert Finch	RISC	64	8									system	3 rtf64		Υ		Υ		32	2020 2021	21 variable length instructions Posit support, glossary & references
s6soc	https://opencor	stable Dan Gisselquist		32		-6-3 James spa	rta 2820 6	1 10	133 ##			1.0 47	'.3 X	Y verilog	31 toplevel			4G 4				5 2015	uses ZIP CPU
sayeh_cpu sayeh_process	https://github.co	untested Armin Kazemi stable Alireza Haghdoost, A		16 16		'-3 James Bral	sef 479 6	1	164 ##		0.67	1.0 229	7 X	vhdl verilog	Sayeh 13 Sayeh	Y asm	N	64K 64			64 32	2008 2009	
sayuri_cpu	http://www.mo	stable Toyoaki Sagawa	RISC	32								1.0 129		vhdl	13 cpu01	i –		4G 4			32	2000 2000	
scarts	https://opencor	beta Jlechner, Martin Wa		16		'-3 James mis	sing signal c 6			14.7	0.67	1.0		vhdl	18 scarts	yes	N	64K 64	4K	122	16 4	4 2011 2012	
schoolmips	https://github.co	om/MIPSf Andrea Guerrieri	RISC	32			td 135009 6		75 00		4.00	10 0			20 11 11	yes	N Y	4G 4	IG V	427	22 4	2042 2047	https://github.cor small MIPS CPU core originally based schoolMIPS has several versions
senior-sagn-1 simplecpu		simulation Niranjan Ramadas untested Michael Freeman		64 32		-3 James way	td 135009 6	52	/5 ##	14.7	1.00	1.0	1.6 X	verilog vhdl	28 pipeline		N Y		Y	137	32 4-8	2012 2012	12 nrbramadas.apps university ASIC project, read PDF 64-bit data paths, superscalar, branch analys 19 https://www-user Educational, also a version 2 with VHI both mips & riscy RTL
softcore-cpu		om/Ayme Aymen Sekhri		32									1	vhdl	15 control u	Y asm	N	4G 4	IG Y	32	7	2019 2020	
spartanMC	http://www.spa	stable Falk Hassler	RISC	18	18 kintex-7	-3 James Bral	ef 853 6	1 2	120 ##	14.7	0.67	1.0 94	.6 X	Y verilog	38 spartanmo							2012 2014	
src	https://github.co	untested Heuring & Jordan		32										verilog								2018	
supersmall suslik	http://www.eec	stable Michael Ritchie		32 32			ich 207 A	2+8		q9.0			i.1 I	verilog verilog	4 cpu				_			2005 2009	
swt16	https://opencor	om/captai captaindane		16		-3 James mis	sing file(s)		##	14.7	1.00	1.0	-	verilog	10 swt16-top	om asm		64K 64	4K V	31	16 5	5 2015 2016	
sxp	https://opencor	beta Sam Gladstone etal				too	many los	+		+			1	verilog	12 sxp	1 (43111		4G 4		71	32	2001 2009	
table887	https://github.co	alpha Robert Finch		16				2	208 ##			1.0 217		verilog	2 table887_		N N	64K 64		28	8	2014 2016	
table888	https://github.co	alpha Robert Finch	RISC	32		0 1000 2		9 6	137 ##		2.00			verilog	3 table888		LI	4G 4			8	2014 2016	
tarhi theia gpu	https://github.co	alpha Dagvadori Galbadra	ikh RISC RISC	32 96			ryt 396 6 e a 934049 6	1	123 ##	14.7		4.0 77		verilog GPU verilog	4 tarhi_cont 32 theia	roller	N	16M 16	5M N	11	4	2013 2013	
thor	https://opencor	beta Diego Valverde mature Robert Finch		32		Robert Fin		306	##	14.7	0.40	1.0	+-'	verilog		Y asm	Y	4G 4	IG Y		64	2015 2019	19 https://github.com/robfinch/Cores
thor	https://opencor	mature Robert Finch	RISC	64		Robert Fin		306						verilog	thor2	Y asm		4G 4			64	2015 2019	19 https://github.cor Thor-2: L1 & L2 caches, GP float & vector regs
thor	https://opencor	mature Robert Finch		64		Robert Fin		306						verilog		Y asm		4G 4			64	2015 2019	
tigli_cpu		stable Cleiton Juffo		16		-3 James Bral	ef 636 6		455 ##	14.7	0.67	4.0 119	1.7 X	verilog	24 cpu	Υ		64K 64			16	2013 2013	13 course project, not pipelined no LUT RAM for reg file
tiny_soc tiny64	https://github.co	om/ept22 Ezra Thomas stable Ulrich Riedel	RISC	8 32		-3 James Brak	ef 874 6	+-	189 ##	14.7	1.00	2.0 107	0 V	Y verilog vhdl	16 top 6 tinyx	Y asm	N Y	64K 64		44	16	2020	
tinycpu	https://opencor	alpha Jordan Earls		8		lames Brai		+-				2.0 235		vhdl	2 tinycpu	asm	N N	1K 1		12	4	2012 2012	
tinyisa	https://github.co	om/dillon Dillon Huff	RISC							14-5		2.0		verilog	49 cpu	Υ		4G 4		13	32	2019	
tiny-riscv	https://github.co	om/hushc Hyounguk Shon		32										verilog	35 riscv_top	Υ		4G 4	IG Y	24	32	2019	
totalcpu	https://opencor	alpha		12+		-3 James Bral	ef 229 6	1	149 ##	14.7	0.33	3.0 71	7 X	verilog	10 cpu		N		_		16	2007 2009	
tpu ucode_cpu	https://github.co	untested domipheus stable Warren Toomey	RISC RISC	16		B James 4K I	UI 6748 6	1 1	##	14.7	0.67	2.0	-	vhdl vhdl	16 cpu		N N	64K 64	4K N		16	2012 2015	
ucpuvhdl	https://github.co	stable Reed Foster	RISC	8				1 1		14.7			1.8 X	vhdl		Y asm		256 64			7	2016 2017	
up1232	http://www.dte	stable Santiago de Pablo	RISC	8					244 ##		0.33		.0 X	vhdl	3 up1232a		N	64K 64			32	2000 2000	
urisc		errors Farhad Mavaddat		16		-3 James mis	sing module 6	4	##	14.7	0.67	4.0		vhdl	31 urisc	Υ		64K 64				1987 2012	
verilog-harvar vespa	https://github.co	om/jaywo Jae-Won Chung untested David J. Lilia	RISC	16 32				+-	\vdash		-+		_	verilog verilog	74 cpu	Υ		64K 64		-	32	2019 2019	19 ten implementations of increasing sophistication, course work 05 from book: Designing Digital Computer Systems with Verilog 0-521-82866-X. Un. N
vespa vhdl-simple-up		untested Pietro Lorefice		16		lames ran	out of mem A	+	##	a18.0	0.67	1.0		verliog	10 processor	Y dSIII		64K 64			16	2014 2014	
vhdl-simple-up		untested Pietro Lorefice		16		-3 James ran				14.7			1	vhdl	10 processor			64K 64			16	2014 2014	
vrisc	https://github.co	om/jayval Jay Valentine		32										vhdl	21 processor	Υ	N Y	4G 4	IG Y	37 6	32	2017	
wisc-sp13	http://git.azurev	stable Shyamal H Anadkat	RISC	16 16	16 kintex-7	-3 James Brai	ref 2778 6	4	450 ""	14.7	0.67	1.0 38	3 X	verilog	7		N				16	2007 2017	
xgate xr16	https://opencor	stable Jan Grav		16		-3 James Brai		+				1.0 644		verilog	7 xgate_top 4 xr16	Y		64K 64	4K		16	1999 2001	8. 5
xr16	https://github.co	stable Jan Gray		16		James nee						1.0 547		verilog	4 xr16	Y	N	64K 64	4K		16	1999 2001	
xsoc	http://www.fpg	stable Jan Gray		16		-3 James very	sl 371 6		##	14.7	0.67	1.0	Х	verilog	16 xsoc	Y yes	N N	64K 64	4K Y	16 4	16	2000 2001	01 very compact, bare core similar to xr16
xtensa	https://ip.caden	proprietar tensilica/cadence		16 1										propriet				4G 4			32 5,7		ch 8, Processor De upward compatible family, sliding reg ASIC usage, TIE tool generates RTL & softwar
xthundercore	http://forum.ga	alpha majordomo alpha Jurgen Defurne	RISC RISC	32 16		'-3 James Bral -6-3 James Bral		2	193 ##	14.7		1.0 243 1.0 524		vhdl Y vhdl	49 xtc 25 system 4k	om yes	N Y	4G 4 4K 4		++	16 5	2014 2015	http://www.xthur Gadget Factory Forum thread in debug, no comments, mostly in simulation Experimental Unstable CPU
xucpu xulalx25soc	https://opencor	mature Dan Gisselquist		32				4 25		14.7				Y verilog	toplevel		NN	4K 4		20	16 5	5 2015	uses ZIP CPU
yasep	news.yaesp.org	alpha Yann Guidon		16				1 2				2.0 170		vhdl	3 microYAES			2G 2			16	2005 2018	18 JavaScript generated VHDL, revisions YASEP talk at www.youtube.com/watch?v=t
yfcpu	https://github.co	errors Cory Walker		16		'-3 James deg	en 18 6		##	14.7	0.67	1.0		verilog	2 yfcpu	Υ		256 25		5 1	16		Colin Mackenzie? Educational very simple
zbasic	https://github.co	mature Dan Gisselquist	RISC	32			1 1007 5	+-	240		4.00	4.0 4		verilog	70 main	Y yes		4G 4		35		5 2018 2020	
zipcpu darkriscv	https://github.co	stable Dan Gisselquist alpha Marcelo Samsoniuk		32 32		 James Bral James Bral 		2				1.0 128 1.0 117		verilog verilog	7 zipcpu 2 darksocv	Y yes		4G 4		35		5 2015 2020 2 2018 2018	
riscy ibex low	https://github.co	stable Philipp Wagner		32		-3 James Brai	tei 1422 6	1	10/ ##	14.7	1.00	1.0 117	.2 A	system	27 ibex core			4G 4			32 4	2018 2018	
riscv_reindeer	https://github.co	untested pulserain.com	risc-v	32	32	\perp		╧					AL	verilog		Y yes	N	4G 4	IG Y	45	32 4	4 2018 2018	18 https://riscv.org/2 RISC-V contest prize
instant-soc	https://www.fp	beta		32										vhdl			N	4G 4			32	2020	
kcp53000	https://github.co	simulation Samuel Falvo II difficult Lucas Castro		64			m 2455 6	_			1.00	1.0 142	.9 X	B vierilog	4 polaris	Y yes		16E 16		\vdash	32	2016 2017	
reonv riscv ariane	https://github.co	untested pulp project	risc-v risc-v	32 64	32 kintex-7	'-3 James mar	iy iiles 6	+	##			1.0	-	vhdl		Y yes Y yes	N Y	4G 4		+	32 6	2017 2018 5 2018 2020	
riscv_biriscv	https://opencor	es.org/pre Ultra Embedded		32		+	+ ++	+		+	1.00	2.0	+	verilog		Y yes		4G 4			32	2020	
riscv_bonfire	https://github.co	vado proji Thomas Hornschuh		32	32 kintex-7	James Bral	efield 6		##	14.7	1.00	1.0		vhdl	bonfire_c			4G 4			32	2018	18 http://bonfirecpu. vivado project, based on lxp32 comingled lxp32 & RISCv; poorly organized g
riscv_boom	https://github.co	untested UC Berkeley	risc-v	32				I						scala		Y yes	Υ	4G 4		45	32		https://boom-cori Berkeley Out-of-Order RISC-V Processor
riscv_briscv	https://ascslab.o	untested various	risc-v			+	+	_		+	-+	_	-	bloor		Y yes	Y	4G 4			32	2018 2020	
riscv_clarinet riscv_clarvi	https://github.co	om/HPC-L Riya Jain etal stable Robert Eady	risc-v risc-v			James Alte	ra 2616 A	+	178 ##	a18.0	1.00	1.0 68	.2 1	B system		Y yes Y yes		4G 4			32 5	5 2016 2017	
riscv_cpu	https://github.co	untested misha kevlishvili	risc-v	32		James Alte	2010 A	+-	170 ##		1.00		-	verilog	, claivi	Y yes	N	4G 4		45	32	2019 2019	
riscv_dark	https://github.co	beta Marcelo Samsoniuk	risc-v	32	32 kintex-7	-3 Marcelo Sa			220 ##	v20.1	1.00	1.0 220		verilog	4 darkriscv	Y yes	N	4G 4	IG Y		32	2018 2021	21 https://opencores written in one night, low line count builds for five fpga boards
riscv_engine-v	https://github.co	untested Antti Lukats		32			306 4				1.00	6.7	AL	verilog	11	Y yes	N	4G 4			32	2018 2018	
riscv_femtoRV	https://github.co	stable Bruno Levy		32		Martha	al: 1652 4	-	J		1.00	6.7	A1	verilog	45 femtosoc			4G 4			32	2020 2021	
riscv_fwrisc riscv_fwrisc	https://github.co	untested Matthew Balance untested Matthew Balance	risc-v risc-v	32 32		Matthew E		+	20 ##		_	6.7 2	AL .8 AL	system	8 fwrisc_fpg 8 fwrisc fpg		N N	4G 4		45	32 32	2018 2018	
SCV_IVVII3C	ncus.//giuidb.C	untesteujiviattijew balance	IISC-V	32	JE IBIUUZ	iviaturew E	aid 1000 4		201##	1 1	1.00	0.7	.U AL	system	o liwiisc_ipg	1 Jyes	1 14 1	40 4	N 1	43	J2	1201012010	To interst to be interested in the second of

_uP_all_soft folder	opencores or prmary link	status			data inst	FPGA	repor com ter ents	LUTs ALUT	LUT?	blk ram	F max	क tool	MIPS clk	s/ KIPS	ven dor	src #src top	file 👸	tooi chai fltg		max byte		adr # mod reg	e year revis	secondary web	note worthy	comments
riscv_GRVI-pha	http://fpga.org/			risc-v	32 32	virtex-u-2	Jan Gray	320	6	1	375	## v16.4	1.00 1	.0 1171.9	Х	proprietary	Υ	yes N		4G Y				https://www.you	hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P
riscv_hl5	https://github.c	0.00.0			32 32			<u> </u>						_	-	systemC 12 hl5		yes N					2017 2020		32-bit RISC-V processor designed with	
riscv_humming riscv humming	https://github.c https://github.c	stable stable		risc-v risc-v	32 32 32 32		James too n		6	32		## 14.7 ## 14.7		.0 4.4	x	verilog 141 e203	_cpu Y	yes N				32 32	2016 2018 2016 2018		e200 has opensource e200 has opensource	also have a chip
riscv_humming	https://github.c			risc-v	32 32	KIIILEX-7-3	James Brake	14119	0	32	02	## 14.7	1.00 1	.0 4.4	^	verilog 141 e203	_SOC_ Y	yes N	4G 4G	4G Y		32	2016 2018		AKA e200. Chinese	software tools take 80MB
riscv_jive				risc-v	32 32								1.00 20	.0		verilog 19 jive_c	cpu 1 Y	ves N	4G	4G Y		32	2018		Size-Optimized Microcoded RISC-V CR	
riscv_lattice	https://www.lat			risc-v	32 32		D Lattice Semi	1507	4	4	60	##	1.00 1	.0 39.8	L		Υ Υ	yes N	4G	4G Y		32	5 2021		RV32I ISA, 5 stage pipeline, configure	d & generated using Lattice Propel
riscv_lowrisc	https://github.c			risc-v	32 32										١	scala							2017	http://www.lowr	version 0.4-lowRISC with tagged men	
riscv_microsen	https://github.c			risc-v	32 32	polarfire	microsemi	8614	4	2 10	122	L11.8	1.00 1	.0 14.2		proprietary		,		4G Y		32	2016 2018	https://www.mic	is encrypted IP	has caches
riscv_minerva riscv_myth	https://github.c			risc-v risc-v	32 32 32 32											nmigen	Y	yes N	4G	4G Y		32	6 2020	https://tl.v.org	microarchitecture of Minerva is large	ly inspired by the LatticeMico32 processor
riscv_neorv32				risc-v	32 32	cyclone-IV	Stephartl fp	848	4		111	## q19.1	1.00 4	.0 32.7	AI Y	vhdl 25 neorv	v32 t Y	yes N	4G	4G Y		32	2020 2021	https://opencore	very well documented, customiza	many perpherals, LUT counts for all variat
riscv orca	https://github.c			risc-v			vectorblox	1082	Α	?		## 14.7		.0 221.0	1	vhdl 13 orca		yes N		4G Y		32	2016	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		RV32IM
riscv_piccolo	https://github.c	untested	BlueSpec	risc-v	32 32											bluespec verilog	Y	yes N		4G Y		32	3 2018 2018			for low-end applications (e.g., embedded, IoT),
riscv_picorv32	https://github.c			risc-v	32 32		Cliffor small	761				## v16.2		.0 198.9		verilog 1 picon				4G Y		32	2016 2020		mimimal features, soc options	LUTs & Fmax for Kintex, Virtex & Ultrascale+
riscv_picorv32 riscv_potato	https://github.c			risc-v risc-v	32 32 32 32		Cliffor small James Brake					## V16.2 ## 14.7	1.00 3	.0 336.8		verilog 1 picon vhdl 24 pp_co				4G Y		32 32	2016 2020		mimimal features, soc options risc-V interger only, no mult	designed for minimum LUTs "rocket-core" version at risc.org
riscv_pulpino				risc-v	32 32	arria-2	James missi		Δ			## q18.0		.0 47.1		system v 9		yes N				32	2014 2020	http://www.nulp	pulpissimo is single core "pulp" with	Ü
riscv_paipino				risc-v	32 32	uiiiu E	Junies missi	l lies				q10.c				python 8	Y	yes N	4G	4G Y			2020	https://www.you	work in progress, has 60 minute vide	
riscv_rocket	https://github.c			risc-v	32 32										_	scala	Υ	yes N	4G	4G Y		32	2016 2018			
riscv_rpu	https://github.c			risc-v	32 32											vhdl		yes N			_	32	2015 2018	http://labs.domip	Series of 16 tutorials on uP design, w	
riscv_rsd	https://github.c https://github.c			risc-v risc-v	32 32 32 32	zynq	Susumu Mas	28166	6		90		1.00 1	.0 3.2		system verilog		yes N ves N		4G Y		32 32	2020	haanaa //aiahaahaaa	RISC-V out-of-order superscalar proce	can be synthesized for small FPGAs based on rocket chip
riscv_rtg4 riscv_rudolv	https://github.c			risc-v	32 32	kintev-7-2	Jörg Mische	545	6	+	200	##	1.00 1	.0 367.0	AI MX	verilog 4 pipeli						32	5 2020	nttps://gitnub.co	risc-v for actel FPGAs, tcl files only RISC-V processor for real-time system	
riscv_rv01_con	https://opencor	,		risc-v	32 32		James Brake			1 62		## 14.7		.0 9.3	X	vhdl 65 rv01_	selft Y	ves N	4G	4G Y		32	2015 2017	1	all files in one directory	two self test tops
riscv_rv12	https://github.c			risc-v	32 32	arria-2	James Brake		A			## q18.0				system verilog	Υ	yes N	4G	4G Y		32		https://roalogic.c		
riscv_rv3n	https://github.c	com/risclite	Li Xinbing	risc-v	32 32											verilog 17	Υ			4G Y		32	2020		RV32IMC processor core, which has a	
riscv_rvbs	https://github.c https://github.c			risc-v	32 32 32 32	.		1	\vdash	\vdash		-	\vdash		Н.	bluesper 33	Y	yes N				32 32	2020 2019 2020	hadaa.//		in Bluespec, requires bluespec, no verilog code inch prediction or virtual memory, research pro
riscv_scarv-cpu riscv_scr1	https://github.c			risc-v risc-v	32 32	arria-2	James Brake	field	A			## q18.0			- 1	verilog 31 frv_co						32	2019 2020	http://syntacore.		inch prediction or virtual memory, research pro
riscv_scr1	https://github.c			risc-v	32 32	ai i i a-2	Jailles Blake	lieiu	A .			## \q10.U	' 			system v 47 scr1_				4G Y		32	2017 2018	http://syntacore.	••••	
riscv serv				risc-v	32 32	ice40			4						L	verilog 17		yes N				32	2018 2020		RISC-V contest prize, 1-bit ALU	https://github.com/olofk/corescore
riscv_shakti	https://bitbucke				32 32												Υ	yes N	4G	4G Y		32				500MB download
riscv_sifive	https://www.sif	asic		risc-v	32 32			1								proprietary	Υ	yes N	4G	4G Y		32			ASIC IP house, 32-bit "freedom" core	
riscv_sifive	https://www.sif	asic		risc-v risc-v	64 32 32 32			-							-	proprietary scala		yes N ves N	4G 4G	4G Y		32 32		https://www.sifiv	ASIC IP house, 64-bit "freedom" core 1, 2, 3 and 5 stage pipe versions	free Artix-7 bitstream
riscv_sodor riscv_spu32	https://github.c			risc-v	32 32	-		1				-			-	verilog		yes N yes N			_	32	2019 2019		actively being developed	
riscv_spasz				risc-v		zu2-2	James Brake	f 1775	6		208	## v19.2	1.00 1	.0 117.4		verilog 21 steel				4G Y		32		https://github.co	github version has vivado proj	under grad thesis
riscv_steel	https://opencor	res.org/pro		risc-v	32 32	atrix-7-3	James Brake		6		116	## v19.2	1.00 1	.0 65.0		verilog 21 steel	top Y		4G	4G Y		32	3 2020	https://github.co	github version has vivado proj	under grad thesis
riscv_swerv				risc-v	32 32											system verilog	Y	yes	4G	4G Y		32	2019 2020	https://blog.west	9 stage pipe, dual issue	risc-v SoC for fpga, riscv_swerv_eh1_fpga now
riscv_taiga				risc-v	32 32	zynq		1551		1	123		1.00 1	.0 79.3	Х	system v 46	Y	yes N	4G	4G Y		32	2017			33% smaller & 39% faster than LEON3
riscv_tinsel riscv_urv-core	https://github.c			risc-v risc-v	32 32 32 32	kintex-7-3	James missi	ng files	+			## 14.7	1.00 1	.0	\vdash	bluespec verilog verilog	v	yes N	4G	4G Y		32	2015 2015	nttps://poets-pro	message-passing architecture design	ed for FPGA clusters
riscv vexriscv	https://github.c			risc-v	32 32	artix-7	Charles Pape		6		346	1111 2417		.0 374.1	х		lest Y	,	4M		_	32	2018	https://riscv.org/	preformance #s for 8 configurations of	"Briev" is SOC variant
riscv_vexriscv	https://github.c			risc-v	32 32	atrix-7-3	Charles Pape				295		1.00 1	.0 210.9	ΧΥ		o cac Y	yes N		4G Y		32	2018	https://riscv.org/	preformance #s for 8 configurations of	
riscv_vexriscv	https://github.c					artix-7	Charles Pape		6					.0	Х	vero;pg		yes		4M Y			2018		verilog source	scala not needed
riscv_vhdl	https://opencor			risc-v	64 32 32 32	kintex-7-3	James many	files, mis	6			## 14.7	1.00 1	0	1	vhdl & verilog	Y	yes N yes N	4G	4G Y		32 32	2016 2018	https://github.co	System-On-Chip based on bare Rocke not maintained & not conformant	both rocket & river cores
riscv_zscale superscaler-ris	https://github.c			risc-v risc-v	32 32											verilog 15 ssrv_t	ton Y	yes N	4G 4G	4G Y		32				performance: 6.4 CoreMark/MHz
vscale	https://github.c			risc-v	32 32	kintex-7-3	James Brake	f 3072	6		127	## 14.7	1.00 1	.0 41.2	Х	verilog 23 vscale	e core	N				32	2016 2017		risc-v RV32IM vscale processor, depre	
yarvi	https://github.c	beta		risc-v	32 32	kintex-7-3	James Brake			17		## 14.7	1.00 2	.0 28.3	Х	verilog 3 yarvi_	_soc Y		N 4G	4G		32	3 2016		no multiply or divide	simple implementation of RISC-V
f32c	https://github.c		marko zec, vordah, Darisc			atrix-7-3	zec & vordal					## 14.7	1.00 1	.0 176.5	Χ	vhdl 50	Υ	yes N	Y 4G	4G Y	30	32	5 2014 2019	http://www.nxlab	MIPS or RISC-V ISA, Arduino support	https://www.youtube.com/watch?v=55MzMF
jcore_aka_sh2	http://www.j-co			SH2 SIMT	32 16	7045	need	to run m	ake per	READN		47.				vhdl 136			46	4G Y			2014 2016	https://www.you	https://www.youtube.com/watch?v=	Americans in Japan
fgpu leon2	https://github.c			SPARC	32 32 32 32		Muhammed Klas Wester			42		## v17.2		.0 6.6	X	vhdl 34 fgpu vhdl 90 leon		yes Y yes Y	_			32 64	2016 2017 5 1999 2003	https://dl.acm.org	eigth cores, reviews comparable proj LUT #s from Nios vs Leon2 compariso	vivado fltg-pt IP, benchmarks, wikipedia: GPGF
leon2	https://github.c			SPARC	32 32		James Brake					## 14.7		.0 22.3	X	vhdl 82 leon	Υ Υ	yes Y				64	5 1999 2003	https://en.wikipe	large config file, rad-hard asic version	https://www.gaisler.com/index.php/products
leon3	http://www.gai		Jiri Gaisler, Jan Anders S	SPARC	32 32	kintex-7-3	Jiri Gaisler	2920	6		183		1.00 1			vhdl 100s leon3	3x Y	yes Y	4G	4G Y		64	7 2003 2020	https://en.wikipe	customized for ~50 FPGA boards,	xls with utilization for all targets
openpiton	https://github.c	difficult	mmckeown S	PARC	32 32	kintex-7-3	James too n					## 14.7	1.00 1	0		verilog	Υ	yes Y	N 4G			64	2015 2019	http://parallel.pri	Princeton Un.	both FPGA & ASIC, very many source files
s1_core	https://opencor	stable	Tubilizio Tuzzinio Ctui	PARC	64 32		James Brake			3 59		## v14.1		.0 2.1		verilog 136 s1_to				4G Y		32	2007 2012	https://en.wikipe	reduced version of OpenSPARC T1	Vivado run
sparc64soc temlih	https://opencor	alpha stable	Dmitry Rozhdestvensk S	SPARC SPARC	64 32 32 32		James error		6	-		## 14.7	2.00 1	.0 29.8		verilog 263 W1 vhdl 48 fpu s		Y	N 4G	4G Y		64	2009 2010		huge source file count copywrite: experimental use	work in progress with no progress
temlib	http://temlib.or	stable		SPARC	32 32		James Brake	0.00		32		## 14.7		.0 43.1		vhdl 48 mcu_						64	2013 2015		copywrite: experimental use	options for fltg-pt, pipeline, mul & div configuration has caches
hive	https://opencor			stack			James Brake						1.00 1				core Y	N N			40		8 2013 2015		4 symetrical stacks, eight threads via	
m17	http://users.ece	asic	Philip Koopman	stack												proprietary									chapter 4.3 in Koopman	6600 gate ASIC
minicpu	http://www.cs.l		· · · · · · · · · · · · · · · · · · ·	stack	16 5		James lots o			1 1			0.33 1			verilog 7 minic				4K N			2008 2018		same as tiny-cpu	uses Flex, Bison & Perl to create gcc compiler
minicpu-s	https://github.c	stable		stack	16 8		James Brake				741	## 14.7	0.67 28	.0 120.6	Х	verilog 2 both		N		2211	33		2012 2013		separate source for each CPLD chip, u	fits (2) XC9500 CPLD
mproz pancake	http://www.bitl	stable stable		stack stack	16 16 16 5		James scher James bypa:			1 1		## 14.7 ## 14.7	1.00 1	.0 194.8	х	schematic verilog 7 de2_r	_	asm N yes N		32K	31	\vdash	1999 2007 2010 2014		little documentation, CPLD implemen The Pancake Stack Machine dervied f	
stack-cpu	https://githuh.c			stack	16 16	KIIICEX-7-3	zames bypa:	. 441		1	120	14./	0.07	134.8	X	verilog 7 de2_i		103 IN	64K	64K N	_		2010 2014	http://www.cs.fil	3 or 4 stacks, load/store with stack de	
tiny_cpu	http://www.cs.	errors	K. Nakano	stack	16	kintex-7-3				口		## 14.7		.0	IX	verilog 11 DE2_			4K	4K			2007 2009	http://www.cs.hi	different from tinycpu	uses Flex, Bison & Perl to create gcc comp
the12X_12uP		alpha	James Brakefield sta	ack/acc	12 12		James Brake	f 972	6	1 1		## 14.7	0.00	0 63.3	Х	vhdl 2 the12	2x_12 Y	Υ		4K N		64	1 2015		combo stack/accumulater design	load/store arch, not optimized
aquarius	https://opencor	stable stable	Thorn Aitch Su Thorn Aitch Su	iperH-2 iperH-2	32 16 32 16		James Brake			2 10		## 14.7 ## v20.1	1.00 1		ILX	verilog 21 top		,	4G 4G	4G Y	1	$\sqcup \sqcup$	2003 2015	http://0pf.org/j-c	clone of Hitachi SH-2 clone of Hitachi SH-2	project seems to have stalled
aquarius sys0800	https://opencor			us0800	4 12	zu-2e	James area	29/5	6 .	2 16	122	## v20.1	1.00 1	.0 41.0		verilog 21 top							2003 2015	http://Upf.org/j-c	clone of Hitachi SH-2 calculator chip, both TI Datamath and	,
tms1000	riceps.//Bitildb.c	Judic		VISU800 VIS1000	4 12	 			++	\vdash	\dashv	+	++	+	\vdash	vhdl 26 sys08 verilog 4 tms10	000 Y	yes N		1K	54	\vdash	2019 2020	псць.//паскадаў.	Four function BCD calculator chip	used in several TI products
uTTA				TTA	16 16	kintex-7-3	James Brake	f 810	6	1	57	## 14.7	0.67 1	.0 47.4	х	vhdl 23 utta_					5.6			http://www.ht-la	time triggered arch	bad weblink
bfcpu	http://www.clif			Turing	8 3		James Brake	f 422		П		## 14.7		.0 2.0		vhdl 4 cw66	71 Y	yes N		64K Y	8		2003 2003	https://en.wikipe	no accum, data pointer and brackete	current version & earlier version
aeMB	https://opencor			ıBlaze	32 32		James Brake			3			1.00 1			verilog 7 aeME	B_cor Y	yes N	4G	4G Y		$\Box\Box$	2004 2009		not 100% compatable	
an-noc-mpsoc an-noc-mpsoc	https://opencor			uBlaze uBlaze	32 32 32 32	kintex-7-3 zu-2e	James Brake		6	1		## i14.7 ## v20.1		.0 165.2 .0 293.5	X \	verilog 90 aeME verilog 90 aeME	B CO. V		4G 4G			\vdash	2014 2017 2014 2019		choice of lm32, aeMB, mor1kx or or1 choice of lm32, aeMB, mor1kx or or1	
an-noc-mpsoc an-noc-mpsoc	https://onencor			ıBlaze		zu-ze zu-2e	James area			3 1			1.00 1		x l	verilog 90 aeME	B tor Y	ves N	4G 4G			\vdash	2014 2019	 	choice of Im32, aeMB, mor1kx or or1	
mblite	https://opencor			ıBlaze			James Brake		6				1.00 1		ix	vhdl 18 core_	wb Y	yes N	4G	4G Y	86	32	2014 2013	1		moved everything to work library
		,			- 1																,		,			

uP_all_soft	opencores or	status	author	style /	data		FPGA	repor com		UT?	blk	F	g tool	MIPS		KIPS	ven	o src		top file	tooi S chai	fltg	≥	max byt	_ =	adr #	6	art last		note worthy	comments
folder	prmary link			clone	-	size		ter ents			ram	max		/inst		/LUT	dor				٠ .	pt =		inst ad		mod reg	IAB	ar revis	<u> </u>	,	
·lite_plus	http://www.la		Huib Arriens	uBlaze				James Brake			2		## 14.7			1308.1		B vhdl		tumbl	Y yes			4G Y		32		10 2012		Delft Un. Of Tech. course work	use inferred RAM
oblaze		kil proprietar		uBlaze				Xilinx	546		1	320		1.03			Х		rietary		Y yes	opt	4G		86						ati 70 configuration options, MMU optiona
oblaze	https://www.x	<u>kil</u> broprietar	Xilinx	uBlaze	32	32	virtex ultra		563	6	1		##	1.03		1247.7	Х	propi	rietary		Y yes	opt	4G	4G Y	86						ati 70 configuration options, MMU option
dma	https://opence	or beta	quickwayne	uBlaze	32	32	kintex-7-3	James Brake	field	6			## 14.7					Y perl			Y yes	N	4G	4G Y		32		06 2009		Soft MultiProcessor on FPGA	Perl gens *.xmp, mhs, mss & ucf files
olaze	https://opence	or mature	Jian Luo	uBlaze	32	32	kintex-7-3	James Brake	field	6		4	# 14.7	1.00	1.0			myho	il 15	top	Y yes	N	4G	4G Y		32	! 20	10 2010		clone, python code generators	
olaze	https://opence	or mature	Jian Luo	uBlaze	32	32	kintex-7-3	James Brake	field	6		-	## 14.7	1.00	1.0			myho	di li		Y yes	N	4G	4G Y		32	. 20	10 2010		clone, python code generators	
nfire_core	https://opence	or alpha	Alex Marschner, Steph	uBlaze	32	32	kintex-7-3	James empt	y project	6			14.7	0.33	1.0			verilo	og 12	openfire_	Y yes	1 N	N 4G	4G Y		32		07 2009		OpenFire Processor Core	"FPGA Proven"
nfire2	https://opence	or beta	Antonio Anton	uBlaze	32	32	kintex-7-3	James Brake	f 1201	6 3	3 2	105	## 14.7	1.00	1.0	87.4	Х	Y verilo	og 27	openfire_	Y yes	1 N	N 4G	4G Y		32	. 20	07 2012		"FPGA Proven"	derived from Stephen Craven's OpenFi
enscale	http://www.lii	rm stable	Lyonel Barthe	uBlaze	32	32	spartan-3-4	4 Lyonel Barth	ie 1563	4		91	i12.1	1.00	1.0	58.2	Х	Y vhdl	26	sb_core	yes		4G	4G Y	86	32	5 20	10 2012	www.lirmm.fr/AD	NoC secretblaze	data is for single secretblaze
retblaze	http://www.lir	rm beta	Lyonel Barthe	uBlaze	32	32	spartan-3-4	4 Lyonel Barth	ie 1563	4		91	i12.1	1.00	1.0	58.2	Х	vhdl	26	sb_core	yes		4G	4G Y	86	32	5 20	10 2012	www.lirmm.fr/AD	AC	
)	http://vectorb	lo stable	VectorBlox Computing	vect	8		zynq45-7	vectorblox	39856	6 64	81	175 ;	# v17.2	1.00	0.1	35.1		propi	rietary		Υ						20	12 2017	http://www.ece.u	MXP Matrix Processor is a scalable	so LUT count for 8 lanes with custom inst
phony	http://www.e	ce alpha	Jason Yu	vect	32	32												verilo	og 47	vpu_top							20	07 2008		vector addon to NIOS	
berg	https://github	.cı stable	Wolfgang Puffitsch	VLIW	32	32	cyclone-4-6	6 James Brake	f 37459	4 25	54	43	## q13.1	1.00	1.0	1.1	- 1	vhdl	57	core	Y yes	Υ	4G	2M Y		32	4 20	11	http://www2.imm	upto 4 inst/clock	LPM mem & floating point
ex	https://github	.com/tvana:	Thijs van As	VLIW	32	128	kintex-7-3	James bypa:	s 1660	6	1	233 ;	# 14.7	1.00	1.0	140.1		vhdl	26	system	Y yes	N			73	32	4 20	05 2015	http://www.vliw.o	1, 2 or 4 issue VLIW, uses HP VEX t	oo probable degeneracy, LUT RAM for pro
vliw8	https://opence	or alpha	Oliver Stecklina	VLIW	8	32	kintex-7-3	James hacke	895	6		149	# 14.7	0.33	1.0	55.0	Х	vhdl	19	sysarch		N Y	Y 256	1K Y			20	13 2020		tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs
86	https://opence	or beta	Aleksander Osman	x86	32	8	cyclone-4-7	7 James Brake	f 36094	4 4	47	46	## q13.1	1.00	1.0	1.3	1	Y syste	m v 85	ao486	Y yes		4G	4G Y				14 2014		complete 486, SoC configuration	non-SoC, no MMU
86	https://opence	or beta	Aleksander Osman	x86	32	8	zu-2e	James Brake	f altera a	v 6		- 1	## v20.1	1.00	1.0		1	Y syste	m v 85	ao486	Y yes		4G	4G Y			20	14 2014		complete 486, SoC configuration	non-SoC, no MMU
86 mister	https://github	.c beta	Sorgelig	x86	32	8				Α				1.00	1.0			Y syste	m v 85	ao486	Y yes		4G	4G Y				2020		complete 486, SoC configuration	mister version of ao486; reworked with
186	http://www.h	t-l beta	Hans Tiggeler	x86	8		kintex-7-3	James Brake	f 3421	6 1	1	127	# 14.7	0.17	2.0	3.1	х	vhdl	23	cpu86 to	Y ves	N I	N 1M	1M Y			20	02 2018	http://www.ht-lab	8088 clone	ht-labs offers several uP cores
86	http://www.m		Ted Fried	x86	16		kintex-7-3		308		4	180		0.67		19.6	X	_	rietary		Y ves	N I	-	1M Y				16		microcoded, meets original 8088	
t186	https://opence	or stable	Nicolae Dumitrache	x86	16		arria-2	James Brake			,	77 :	## a13.1	0.67			ΙX	verilo		Next186	Y ves	N 1	N 1M	1M Y				12 2013		boots DOS	
t186 soc i	https://opence		Nicolae Dumitrache	x86	16		kintex-7-3				1		# 14.7					Y verilo		ddr 186	Y ves	N I		1M Y				13 2019		SoC version of next186	boots DOS, does video games & sound
t186mp3	https://opence		Nicolae Dumitrache	x86	16		kintex 7 3	Junies trans	1010	6 1				0.67				Y verilo		ddr 186	Y yes			1M Y				13 2014		SoC version of next186	boots DOS, has DSP core, no x86 source
088	https://opence		Robert Finch	x86	16			James Brake	f 4514	6 4	1		# 14.7			8.6	×	verilo		rtf8088	Y ves	N I		1M Y	+			12 2013	https://github.com	8-bit memory data, e.g. 8088	Boots Bos, has Bsi core, no xoo sourc
186	https://github		lamie lles	x86	16		cyclone-V		1750			60		0.67	2.0	11.5	î	Y syste			v	N .		1M Y				17 2021		80186 binary compatible core	implementing the full 80186 ISA
586	https://github		Lini Mestar	x86	32		-,	James Brake			1 28	73 ;	## 14 7	1.00		1.1		verilo		top sys	Y yes	Y	4G	4G Y	+			16 2016		gate level dsgn, vivado project also	
86	https://openci		Jose Rissetto	x86	16			James Brake			20		# 14.7				X	verilo		sub86	Y yes		N 64K		_	1 7		12 2013	nttp.//intesnoo.ne	very small x86 subset core	no segment registers, limited op-codes
6	https://opence		Jose Rissetto	x86	32			James Brake			16		# 14.7				X	verile			Y ves	N .		1M Y	_			14	www.valotek.com	MMU & caches, branch cache	www.voutube.com/channel/UCNbm88
i-64	https://github		Adithya Sunil	x86	64		KITICEX-7-3	Janies Brake	1 22202	0 12	10	102 1	14.1	1.00	2.0	2.3	_^	verilo		¥300	1 963	- "	TIVI	TIVI I	+		21	2021	www.vaiptex.com		resumably x86 like instruction formating
86	https://openci		Zeus Marmoleio	x86	16		kintov 7.2	James Brake	f 3642	c 1	+ +	60	# 14.7	0.67	2.0	6.2	v	verilo		fpga zet	V voc	NI P	N 1M	184 V			20	08 2018	https://github.com	equivalent to 80186, boots MS-DO	
8	https://openci		Fabio Pereira	Z8	8			James Brake			16		# 14.7			0.2	- î	vhdl		fpz8 cpu			Y 2K		+-			16 2016	nttps://gitilub.com	Zilog Z8 encore (eZ8) 8-bit core	Altera megafunctions (mem)
um/TSK80x	http://techdoo	sproprietar		Z80	8		spartan-3-5		2558		10	50	14.	0.33		2.2	AILX	_	rietarv	ipzo_cpu_	Y ves		N 64K		_			04 2017	CD0140 46 CD01	frozen, asm. C. C++, schem. VHDL	
80	https://opence		Goran Devic	Z80	8	٥		Goran Devic	2084		29		# a11.1			3.0		verilo		z80 top (N 64K		_			14 2020		gate level reverse eng'd Z80	Complete implementation of a Sinclair
80					_	0	-,				29		-			5.0		_				-		_	_			_			
	https://opence		Goran Devic	Z80	8			James Brake			+ +		# 14.7		_	6.8	IX	verilo		z80_top_0			N 64K		_			14 2020		gate level reverse eng'd Z80	Complete implementation of a Sinclair
30	https://opence		Goran Devic	Z80	8		spartan-6		1819		8		# 14.7				IX	verilo		z80_top_0				64K Y				14 2020		gate level reverse eng'd Z80	Complete implementation of a Sinclair
tz80	https://openco		Nicolae Dumitrache	Z80	8		kintex-7-3						## 14.7		_	46.0		B verilo		NextZ80C		-		64K Y				11 2019			claim of 700 LUTs in Spartan-3 probabl
erse-u16	https://github	0.00.0		Z80	8		cylcone-4	James Brake			60			0.33			Х	Y vhdl		zxpoly	Y yes		N 64K					15			rat retro Z80 based on T80 by Daniel Wall
z80	http://sowerb		Will Sowerbutts	Z80	8	8		3 James const			15		## 14.7			4.0	Х	vhdl		top_level			N 64K					13 2014		based on Daniel Wallner's T80, for	
	https://opence		Daniel Wallner	Z80	8	8	kintex-7-3		n 1389		\perp	163				12.9	Х	vhdl	5		Y yes			64K Y				02 2018	1	Z80, 8080 & gameboy inst sets, set	
)	https://opence		Guy Hutchison, Howar	Z80	8		kintex-7-3						## 14.7				IX	verilo		tv80n	Y yes		N 64K					04 2018	https://github.cor	derived from Daniel Wallner's T80	
_z80	https://opence		Brewster Porcella	Z80	8	8							# 14.7			7.8	Х	verilo		z80_core_			N 64K					04 2012		derived from Guy Hutchison TV80	
е	https://opence	or stable	Sergey Belyashov	Z80	8	8	cycone-3	Sergey Belya			LI		# 14.7				oxdot	verilo		top_level	Y yes			64K Y				13 2019			ssc based on Y80 from "Microprocessor D
ontrol	https://opence	or alpha	Tyler Pohl	Z80	8		kintex-7-3	James Brake	f 1483	6		189	# 14.7	0.33	3.0	14.0	Х	Y verilo		top_de1	Y yes		N 64K				20	10 2012		Microprocessor targeting embedd	ed interfaces to DRAM, based on T80 cor
fpga	https://github		Juan Gonzalez-Gomez	Z80	8												L	verilo			Y yes		N 64K					2020		Based on iceZ0mb1e by abnoname	and TV80, with tinyBasic
SOC	https://opence	or stable	Ronivon Costa	Z80	8	8	spartan-3e	James Brake			19	78	## 14.7	0.33	3.0		IX	Y vhdl	19	top_s3e	Y yes	1 N	N 64K	64K Y			20	08 2016		based on Daniel Wallner's T80	
plete_8bit	https://www.d	u stable	Van-Lei Le		8	8	kintex-7-3	James modi	fi 208	6	1		## 14.7			137.5	Х	vhdl		computer	N	N	96	128 Y				16			memory_unit uses block RAM, IO port
	https://opence	or stable	Diego A. Idarraga				kintex-7-3	James error	s in sourc	6		- 1	# 14.7	1.00	1.0			vhdl	21	gpu		Υ					20	15 2015		graphic processing unit	coding errors
1	https://github	.com/lliont/	Theodoulos Liontakis		16													Y vhdl	7	lionsyster	Y yes		64K	64K Y		8	20	15 2019	https://hackaday.	custom gaming CPU, mem segmer	ts software in C#, has BASIC
:pu	https://pycpu.	w myhdl	Norbert Feurle			8												myho			П						20	13	https://pycpu.woi	python hardware processor	
luceron	https://www.d		Matthew Naylor/Tomn	ny Thorm							t t		##				IX			Reducero	n						20	08 2018	https://github.com	hardware for functional programm	ing red-lava generates the RTL
				,	-	-		+	1		+			+	+				\rightarrow			-	-	_			1 -			and the second programme	

	106 # usable(beta, st	1		18	70	192	blank	4	493	#	466	#	29	318 v	verilog	340
	49 "B" or "X" of lim	1		7	777	591	a							589 v	vhdl	308
N	NPS/MHz Pro-rating for data siz	e:				28	zu-2e							s	sys verilc	35
1	-bit 0.04		16-bit	0	.67	64-bit		2	2.00					р	proprieta	35
4	-bit 0.17		24-bit	0	.80	Silicon Ar	ea equiv	alents						s	scala	11
8	-bit 0.33		32-bit	1	.00	LUTS/DSP	48	1	16:1							
13	2-bit 0.40		48-bit	1	.50	LUTS/Bloc	k RAM	3	32:1							
U	nder the assumption that the co	re is c	apable of on	e instuction per o	lock											

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_uP_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version

 104
 Web page DMIPS p. en. wikipedia.org/wiki/Instructions_per_community_freesc_www.eembc.org/coremark/index.php

 10
 DMIPS per clock for many microprocessors:
 http://en.wikipedia.org/wiki/Instructions_per_second
 asm forth

74	_paper_only
58	educational
25	_weak_start
6	_up_cores
5	in limbo
11	planning
44	simulation
573	main+sim
529	net main
650	total

259	VHDL
277	Verilog
26	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
35	proprietary
13	other
3	Schematic
634	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)

_uP_all_soft	opencores or	status	author	style /	data inst	FPGA	repor	com	LUTs P	<u>. 2</u>	blk	F	್ಲ too	MIPS c	ks/ K	(IPS \	ven 🛭	src	#src		2 5	fltg	-5 m	ax ma	x byte	ışt	adr #	, pip	start las	t second	lary web
folder	prmary link	status	autnor	clone	size size	FPGA	ter	ents	ALUT	김	ram	max	පි ver	/inst i	nst /L	LUT	dor S	code	files	top me	9 0	pt	E C	at ins	tadrs	# r	nod re	g	year rev	is li	ink
tool ver		Altera (C	Quartus), Xilinx (ISE, Viv	/ado), Latti	ce Semicond	uctor(D ian	nond) or	MicroS	emi(L ibero) too	l versio	on numl	ber																		
MIPS /inst		prorated	DMIPS per instruction	n, reduced	for data wor	d sizes und	der 32-bi	its, great	er than or	ne for	multip	ole issue	process	ors																	
clks/ inst		number	of clocks per instruction	n, typically	y 1.0 for mod	ern pipelir	ned proc	essors,	ubjective	for o	lder uP)																			
KIPS /LUT		figure of	merit, does not includ	le effects o	f memory ca	pacity, floa	ating poi	int or ins	truction s	et qu	ality																				
Vendor	Libero, Intel(Alt	era): Quar	tus; Latticesemi: Diam	ond & iCEd	ube, Xilinx: I	SE & Vivad	lo																								
Prog File	(n, Vn, Zn; A: M	n, Arn, Cn,	Stn; M: Tn, Pf, Fn; L: E	n, Mhn, St	on, Xpn; n is	amily gene	eration #	#																							
SOC	ections or mem	ory access	delay), Y: System on a	Chip (has	peripherals)																										
src code			tic or gates or Propriet		a etc																										
# src files			ile, place, route & timii																												
top file			le versions of same de	sign disting	guished here																										
doc		mentation																													
tool chain			er provided or available																												
fltg pt			ng run include floating																4												
Hav'd			s, M: MMU, N: von Ne	uman (sing	le memory b	us)																									
max data		num data																	_												
max inst			on address																-												
byte adrs		addressing			territoria.														_												
# inst # adr modes			t as one instruction, so			/dramata and													-												
			(indir), (indir++), (indi	r), (indexe	a), abs-snort	direct pag	ge, scale	а											-												
# reg pipe len		registers i	n register file																-												
start year		first desig																	-												
last revis			web page updates																-												
secondary we		idary web																	-												
note worthy		,	address ut the design																-												
note worthy	ariytning s	pecial abol	ut trie design																												

note worthy

comments