



uP, all soft folder	opencores or primary link	status	author	style / clone	date	inst	inst	FPGA	report	com	LUTs ALUT	Dff	LUTs	blk ram	F max	date	tool	MIPS /inst	clks/inst	KIPS /LUT	key dor	src doc	src files	top file	top doc	tool chail	flg pt	max dat	max inst	byte adrs	mem	adr mod	# reg	line	start year	last revis	secondary web link	note worthy	comments				
ARM Cortex-A	<a href="https://development">https://development</a>	ASIC	ARM	ARM A53	64	32	asic	Xilinx			6000		A		1500		2.00	0.5	1000			asic			Y	yes	Y	4G	4G	Y	80		16	10	2012	<a href="https://en.wikipe">https://en.wikipe</a>	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches					
ARM Cortex-A	<a href="https://development">https://development</a>	ASIC	ARM	ARM A9	32	16	aria V	altera			4500		A		1050		2.50	1.0	583.3			asic		Y	yes	N	4G	4G	Y			16	3	2019	<a href="https://en.wikipe">https://en.wikipe</a>	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches						
ARM Cortex-A	<a href="https://www.arm">https://www.arm</a>	proprietary	ARM	ARM M1	32	16							A				1.00	1.0			X	encrypted		Y	yes	N	4G	4G	Y			16	3	2019	<a href="https://www.arm">https://www.arm</a>	free use on Xilinx Vivado, encrypted RTL, uses Digiilent A7 or 57 board, AIX bus interf							
ARM Cortex-A	<a href="http://www.arm">http://www.arm</a>	proprietary	ARM	ARM M1	32	16	virtex-5	ARM	65nm	1900			A		200		1.00	1.0	105.3		AIX	asic		Y	yes	N	4G	4G	Y			16	3	2007	<a href="https://en.wikipe">https://en.wikipe</a>	ARM Cortex M0, M1 & M3 avail for F	see xilinx Xcell64						
ARM Cortex-A	<a href="https://development">https://development</a>	ASIC	ARM	ARM R5	32	16	asic	Xilinx					A		600				1.0			asic		Y	yes	N	4G	4G	Y	80		16				<a href="https://en.wikipe">https://en.wikipe</a>	uses pro-rated LC area	real-time interrupt handling					
arm_harris	<a href="http://booksite">http://booksite</a>	simulation	David Harris	ARM	32	32																system	49	arm_singl	Y	yes	N	4G	4G	Y					2014	2015	<a href="https://booksite">https://booksite</a>	courseware to go with book	both VHDL & System Verilog				
arm_harris	<a href="http://booksite">http://booksite</a>	simulation	David Harris	ARM	32	32																vhdl	46	arm_singl	Y	yes	N	4G	4G	Y					2014	2015	<a href="https://booksite">https://booksite</a>	also has book figures & course slides					
arm-cpu	<a href="https://github.com/navid">https://github.com/navid</a>		Navid Adelpour	ARM	64	32																verilog	14	cpu	Y	yes	N	4G	4G	Y			32		2018	2018	<a href="https://booksite">https://booksite</a>	only a few go-codes	64-bit registers & memory interface				
arm-cpu	<a href="https://github.com/navid">https://github.com/navid</a>		Eván Nguyen	arm	32	32	zu-3e	James	LUT RAM for inst & da								##	v21.1	1.00	1.0			system	23	top	Y	yes	N	4G	4G	Y			16		2021			from "Digital design and computer ar	single cycle, empty synthesis			
arm_russian	<a href="https://github.com/0d50">https://github.com/0d50</a>	ruslan		arm	32	32	zu-3e	James	LUT R		392						##	v21.1	1.00	1.0			system verilog	ARM Pipi	Y	yes	Y	4G	4G	Y			16		2019			from "Digital design and computer ar	incomplete RTL, prob 4 student exercise				
arm_russian	<a href="https://github.com/0d50">https://github.com/0d50</a>	ruslan		arm	32	32	zu-3e	James	LUT R		2360	4815					200	##	v21.1	1.00	1.0		84.7		Y	yes	Y	4G	4G	Y			16		2019			from "Digital design and computer ar	single cycle,				
arm_russian	<a href="https://github.com/0d50">https://github.com/0d50</a>	ruslan		arm	32	32	zu-3e	James	LUT R		3563						147	##	v21.1	1.00	1.0		41.2		Y	yes	Y	4G	4G	Y			16		2019			from "Digital design and computer ar	multi-cycle,				
arm4u	<a href="https://opencores.org/">https://opencores.org/</a>		Jonathan Masur	arm	32	32	zu-3e	James	altera primitives												A	vhdl	12	cpu	Y	yes	Y	4G	4G	Y	80		16		2014	2014				ARMv3 ISA, clones early ARM processors in functionality			
arm9-soft-cpu	<a href="https://github.com/riscili">https://github.com/riscili</a>		Li Xinbing	ARM9	32	32	zu-3e	James	vivado		1807	736					357	##	v21.1	1.00	1.0		197.6		Y	yes	Y	4G	4G	Y					2020					ARMv4-compatible CPU core	no mult, interrupts or reg banks		
arm9-soft-cpu	<a href="https://github.com/riscili">https://github.com/riscili</a>		Li Xinbing	ARM9	32	32	zu-3e	James	vivado		2098	778		4			238	##	v21.1	1.00	1.0		113.5		Y	yes	Y	4G	4G	Y					2020					ARMv4-compatible CPU core	no interrupts or reg banks		
arm9-soft-cpu	<a href="https://github.com/riscili">https://github.com/riscili</a>		Li Xinbing	ARM9	32	32	zu-3e	James	vivado		3914	1257		4			167	##	v21.1	1.00	1.0		42.6		Y	yes	Y	4G	4G	Y					2020					ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz		
armv4_uarch	<a href="https://github.com/egant">https://github.com/egant</a>		Grant Wilk	ARMv4	32	32	zu-3e	James	vivado defaults												A	vhdl	18		Y	yes	N	4G	4G	Y			16		2020					ARMv4-compatible CPU core	course work, top level is schematic		
artemis	<a href="https://github.com/dsimulatio">https://github.com/dsimulatio</a>		Sudharshan Sundaram	ARMv4	32	32	max10	Grant Wilk			2860						50	##	q18.0	1.00	1.0		17.5	A	vhdl	18	Y	yes	N	4G	4G	Y			16		2020					custom uarch for the ARMv4 ISA on a	Quartus project
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-3e	James	incomplete source code													verilog	9	main test	Y	asm	N	4G	4G	Y			18		8	2018	2020	<a href="https://www.you">https://www.you</a>	simple, educational up with decent v	missing project			
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-3e	James	incomplete source code													verilog	9	main test	Y	asm	N	4G	4G	Y			18		8	2018	2020	<a href="https://www.you">https://www.you</a>	Application-Specific Instruction set P	missing project			
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DLX	compiled sync version	
asip38	<a href="https://aaltodoc.aalto.fi/">https://aaltodoc.aalto.fi/</a>	stable	Lauri Isola	asip38	32	32	zu-2e	James	dated xilinx primitives													X	verilog	10	DLX top	Y	asm	N	4G	4G	Y					2002	2009				DL		

uP, all soft folder	opencores or primary link	status	author	style / clone	date	inst	FPGA	reporter	coments	LUTs ALUT	Dff	mults	blk ram	F max	date	tool ver	MIPS /inst	clks /inst	KIPS /LUT	ver	src dor	src file	top file	tool ch	flg pt	max dat	max inst	byte adrs	mem	adr mod	# pin	leg	start year	last revis	secondary web link	note worthy	comments				
c16to0	<a href="https://www.segnet.com/boards/viewthread.php?p=123456">https://www.segnet.com/boards/viewthread.php?p=123456</a>	stable	Cole Design and Development	RISC	16	16	kintex-7-3	James Braker	510	6				271	##	14.7	0.67	4.0	88.9	X	Y	vhdl	1	core	Y	asm	N	64K	64K	N	20		8	2003	2013	coled.com/elect	graphics capability	clock/2 and six phases			
c2650_mister	<a href="https://www.segnet.com/boards/viewthread.php?p=123456">https://www.segnet.com/boards/viewthread.php?p=123456</a>	stable	Carbulausure	C2650	8	8	kintex-7-3	James Braker	3088	6	2		167	##	14.7	0.33	2.0	8.9	X	Y	vhdl	39	sys_top	Y	asm	N	32K	32K	N	10		8	2003	2020	<a href="https://en.wikipedia.org/wiki/2650_uP">https://en.wikipedia.org/wiki/2650_uP</a>	clone of Signetics 2650 uP	based on the IBM 1130, Altera project & PLL				
c88	<a href="https://github.com/alpha-danielbailey/c88">https://github.com/alpha-danielbailey/c88</a>	alpha	Daniel Bailey	accum	8	8	kintex-7-3	James Braker	2664	6	2		167	##	14.7	0.33	2.0	8.9	X	Y	vhdl	25	C88	Y	asm	N	8	256	Y	10	8	2015	2015	<a href="https://www.yourpcb.com/boards/viewthread.php?p=123456">https://www.yourpcb.com/boards/viewthread.php?p=123456</a>	only 8 memory locations	used 3658 Dff, doesn't infer block or LUT RAM					
cardiac	<a href="https://opencores.org/viewsvn.php?rev=123456">https://opencores.org/viewsvn.php?rev=123456</a>	alpha	Daniel Bailey	accum	13	12	spartan-3	James Braker	557	4	2		71	##	14.7	0.30	1.0	38.5	X	Y	verilog	16	vtach	Y	asm	N	100	100	N	10		8	2013	2019	<a href="https://www.cs.cmu.edu/~hobbes/15-445/lectures/15-445-01-Introduction-to-Computer-Architecture.html">https://www.cs.cmu.edu/~hobbes/15-445/lectures/15-445-01-Introduction-to-Computer-Architecture.html</a>	CARDboard Illustrative Aid to Computer Architecture	used 3785 Dff, doesn't infer block or LUT RAM				
cast_8051	<a href="http://www.caspio.net/boards/viewthread.php?p=123456">http://www.caspio.net/boards/viewthread.php?p=123456</a>	proprietary	CAST Inc	8051	8	8	virtex-6	CAST Inc	1800	6	2		81	##	12.1	0.33	3.0	5.0	X	Y	proprietary			Y	yes	N	64K	64K	Y		32				<a href="http://www.cast.com">http://www.cast.com</a>	Cast has up related IP	several versions, FPGA kits				
cast_ba22	<a href="http://www.caspio.net/boards/viewthread.php?p=123456">http://www.caspio.net/boards/viewthread.php?p=123456</a>	proprietary	CAST Inc	RISC	32	16	spartan-3	James Braker	1800	6	32	72								X	Y	proprietary			Y	yes	N	4G	4G			32				<a href="http://www.cast.com">http://www.cast.com</a>	Cast has up related IP	several versions, FPGA kits			
cbx016	<a href="https://github.com/Engin/enginsbox">https://github.com/Engin/enginsbox</a>	alpha	enginsbox	arm	16	16	spartan-7	James Braker	681	4										X	Y	schem	10	manual cpu	Y	asm	N	64K	64K			8		2022					very little	Digital schematic, VHDL & verilog	
cd16	<a href="http://anycpu.org/stable">http://anycpu.org/stable</a>	stable	Brad Eckert	forth	16	16	spartan-3	James Braker	618	4			83	##	14.7	0.67	2.0	41.0	IX	Y	vhdl	16	cd16	Y	asm	N	128K	8M				2003	2003	<a href="http://web.archive.org/web/20030303080000/http://www.anycpu.org/">http://web.archive.org/web/20030303080000/http://www.anycpu.org/</a>	Spartan-3 block RAM	bare core					
cd16	<a href="http://anycpu.org/stable">http://anycpu.org/stable</a>	stable	Brad Eckert	forth	16	16	spartan-3	James Braker	618	4	7	31	##	14.7	0.67	2.0	16.9	IX	Y	vhdl	16	demosext	Y	asm	N	128K	8M				2003	2003	<a href="http://web.archive.org/web/20030303080000/http://www.anycpu.org/">http://web.archive.org/web/20030303080000/http://www.anycpu.org/</a>	Spartan-3 block RAM	includes stack RAMs & some inst RAM						
cdct160	<a href="https://github.com/jadelsbach/cdct160">https://github.com/jadelsbach/cdct160</a>	stable	Tom Hawkins	?	12	12														X	Y	verilog	2	cdc160	Y	asm	N	4K	4K		64			2015							
cf_ssp	<a href="https://opencores.org/viewsvn.php?rev=123456">https://opencores.org/viewsvn.php?rev=123456</a>	stable	Tom Hawkins	?																X	Y	confluence			Y	asm	N							2003	2009		confluence to VHDL	CF State Space Processor			
cfm	<a href="https://github.com/chiffiff/Cliff_L_Biffle">https://github.com/chiffiff/Cliff_L_Biffle</a>	stable	Cliff L. Biffle	forth	16	16	zu-3e	James Braker	2196	2211	6		5	250	##	v21.1	0.80	1.0	91.1	X	Y	verilog	23	haskell	Y	asm	N	64K	64K				2018	2018	<a href="https://clash-lang.org/">https://clash-lang.org/</a>	Forth-inspired processor targeting the	alu inst is ucoded, some missing ops				
chad	<a href="https://github.com/bradid/Brad_Eckert">https://github.com/bradid/Brad_Eckert</a>	stable	Brad Eckert	forth	18	16	atrix-7-3	James Braker	1972	6			3	196	##	v21.1	0.80	1.0	79.5	X	Y	verilog	33	mdu_arty	Y	yes	N	64K	64K	N	23	16		2021							
chad	<a href="https://github.com/bradid/Brad_Eckert">https://github.com/bradid/Brad_Eckert</a>	stable	Brad Eckert	forth	18	16	atrix-7-3	James Braker	1972	6			3	196	##	v21.1	0.80	1.0	79.5	X	Y	verilog	33	mdu_arty	Y	yes	N	64K	64K	N	23	16		2021							
chad	<a href="https://github.com/bradid/Brad_Eckert">https://github.com/bradid/Brad_Eckert</a>	stable	Brad Eckert	forth	18	16	atrix-7-3	James Braker	1972	6			3	196	##	v21.1	0.80	1.0	79.5	X	Y	verilog	33	mdu_arty	Y	yes	N	64K	64K	N	23	16		2021							
chad	<a href="https://github.com/bradid/Brad_Eckert">https://github.com/bradid/Brad_Eckert</a>	stable	Brad Eckert	forth	18	16	atrix-7-1	James Braker	1982	6			5	127	##	v21.1	0.80	1.0	51.4	X	Y	verilog	33	mdu_arty	Y	yes	N	64K	64K	N	23	16		2021							
chip_6502	<a href="http://www.aholic.com/boards/viewthread.php?p=123456">http://www.aholic.com/boards/viewthread.php?p=123456</a>	stable	Andrew Holme	6502	8	8	spartan3													X	Y	verilog	5	chip_6502	Y	asm	N	64K	64K	Y			2016				<a href="http://www.aholic.com/boards/viewthread.php?p=123456">http://www.aholic.com/boards/viewthread.php?p=123456</a>	cycle accurate generated from transistor	also author of two Forth TTL machines		
chip6502	<a href="https://github.com/aholic/chip6502">https://github.com/aholic/chip6502</a>	stable	Andrew Holme	6502	8	8	spartan3													X	Y	verilog	5	chip_6502	Y	asm	N	64K	64K	Y			2016				<a href="https://en.wikipedia.org/wiki/6502_uP">https://en.wikipedia.org/wiki/6502_uP</a>	Verilog implementation of the Super	<a href="https://www.caspio.net/boards/viewthread.php?p=123456">https://www.caspio.net/boards/viewthread.php?p=123456</a>		
classic_HP_Gal	<a href="https://github.com/aholic/chip6502">https://github.com/aholic/chip6502</a>	stable	Andrew Holme	6502	8	8	spartan3													X	Y	verilog	5	chip_6502	Y	asm	N	64K	64K	Y			2016				<a href="https://en.wikipedia.org/wiki/6502_uP">https://en.wikipedia.org/wiki/6502_uP</a>	Verilog implementation of the Super	<a href="https://www.caspio.net/boards/viewthread.php?p=123456">https://www.caspio.net/boards/viewthread.php?p=123456</a>		
classy_core_1	<a href="https://github.com/aholic/chip6502">https://github.com/aholic/chip6502</a>	stable	Andrew Holme	6502	8	8	spartan3													X	Y	verilog	5	chip_6502	Y	asm	N	64K	64K	Y			2016				<a href="https://en.wikipedia.org/wiki/6502_uP">https://en.wikipedia.org/wiki/6502_uP</a>	Verilog implementation of the Super	<a href="https://www.caspio.net/boards/viewthread.php?p=123456">https://www.caspio.net/boards/viewthread.php?p=123456</a>		
cmips	<a href="https://github.com/aholic/chip6502">https://github.com/aholic/chip6502</a>	stable	Andrew Holme	6502	8	8	spartan3													X	Y	verilog	5	chip_6502	Y	asm	N	64K	64K	Y			2016				<a href="https://en.wikipedia.org/wiki/6502_uP">https://en.wikipedia.org/wiki/6502_uP</a>	Verilog implementation of the Super	<a href="https://www.caspio.net/boards/viewthread.php?p=123456">https://www.caspio.net/boards/viewthread.php?p=123456</a>		
c-nit	<a href="http://www.c-nit.com/boards/viewthread.php?p=123456">http://www.c-nit.com/boards/viewthread.php?p=123456</a>	stable	Sumit	RISC	16	16	spartan-3	James Braker	752	4	3	100	##	14.7	0.67	2.0	44.5	X	Y	verilog	6	soc	pmasm	Y	asm	N	64K	64K	Y	22	15		2003	2004						5-stage pipeline, MIPS32r2 core	Implementing a CPU in VHDL parts 1..3
cocof3fpga	<a href="https://github.com/aholic/chip6502">https://github.com/aholic/chip6502</a>	stable	Andrew Holme	6502	8	8	spartan3													X	Y	verilog	5	chip_6502	Y	asm	N	64K	64K	Y			2016				<a href="http://www.aholic.com/boards/viewthread.php?p=123456">http://www.aholic.com/boards/viewthread.php?p=123456</a>	cycle accurate generated from transistor	also author of two Forth TTL machines		
coen_316_cpu	<a href="https://github.com/aholic/chip6502">https://github.com/aholic/chip6502</a>	stable	Andrew Holme	6502	8	8	spartan3													X	Y	verilog	5	chip_6502	Y	asm	N	64K	64K	Y			2016				<a href="http://www.aholic.com/boards/viewthread.php?p=123456">http://www.aholic.com/boards/viewthread.php?p=123456</a>	cycle accurate generated from transistor	also author of two Forth TTL machines		
coen_316_cpu	<a href="https://github.com/aholic/chip6502">https://github.com/aholic/chip6502</a>	stable	Andrew Holme	6502	8	8	spartan3													X	Y	verilog	5	chip_6502	Y	asm	N	64K	64K	Y			2016				<a href="http://www.aholic.com/boards/viewthread.php?p=123456">http://www.aholic.com/boards/viewthread.php?p=123456</a>	cycle accurate generated from transistor	also author of two Forth TTL machines		
coen_316_cpu	<a href="https://github.com/aholic/chip6502">https://github.com/aholic/chip6502</a>	stable	Andrew Holme	6502	8	8	spartan3													X	Y	verilog	5	chip_6502	Y	asm	N	64K	64K	Y			2016				<a href="http://www.aholic.com/boards/viewthread.php?p=123456">http://www.aholic.com/boards/viewthread.php?p=123456</a>	cycle accurate generated from transistor	also author of two Forth TTL machines		
coen_316_cpu	<a href="https://github.com/aholic/chip6502">https://github.com/aholic/chip6502</a>	stable	Andrew Holme	6502	8	8	spartan3													X	Y	verilog	5	chip_6502	Y	asm	N	64K	64K	Y			2016				<a href="http://www.aholic.com/boards/viewthread.php?p=123456">http://www.aholic.com/boards/viewthread.php?p=123456</a>	cycle accurate generated from transistor	also author of two Forth TTL machines		
complete-arm	<a href="https://github.com/Vedant/Vedant_Raval">https://github.com/Vedant/Vedant_Raval</a>	stable	Vedant Raval	arm	32	32														X	Y	verilog	33	main	Y	asm	N	4G	4G	Y	80	16		2021							
complete-8bit	<a href="https://github.com/Van-Lei-Le">https://github.com/Van-Lei-Le</a>	stable	Van-Lei Le	8	8	kintex-7-3	James Braker	208	6			1	260	##	14.7	0.33	3.0	137.5	X	Y	vhdl	6	computer	Y	asm	N	96	128	Y			2016									
cookie	<a href="https://github.com/pentolite/pentolite">https://github.com/pentolite/pentolite</a>	stable	pentolite	risc	16	16														X	Y	system	46	top_cook	N	yes	N						2020	2022	<a href="https://github.com/pentolite/pentolite">https://github.com/pentolite/pentolite</a>	OoO and parallel processing	constraint files for Basys3				
coproc6502	<a href="https://github.com/abrahim/picoblaze">https://github.com/abrahim/picoblaze</a>	stable	Abdallah Elbrahimi	picoblaze	8	8	kintex-7-3	James Braker	622	6			217	##	14.7	0.33	2.0	57.5	IX	Y	vhdl	16	cpu_coproc	Y	asm	N	256	2K	Y			2014	2017	<a href="https://github.com/abrahim/picoblaze">https://github.com/abrahim/picoblaze</a>	65C102, Z80, 80286, 6809, PDP11, ARM2 & 32016 cores selectable by DIP switch on	also C compiler					
copyblaze	<a href="https://opencores.org/viewsvn.php?rev=123456">https://opencores.org/viewsvn.php?rev=123456</a>	stable	Abdallah Elbrahimi	picoblaze	8	8	kintex-7-3	James Braker	622	6			217	##	14.7	0.33	2.0	57.5	IX	Y	vhdl	16	cpu_coproc	Y	asm	N	256	2K	Y			2014	2017	<a href="https://github.com/abrahim/picoblaze">https://github.com/abrahim/picoblaze</a>	65C102, Z80, 80286, 6809, PDP11, ARM2 & 32016 cores selectable by DIP switch on	also C compiler					
core-arm	<a href="https://opencores.org/viewsvn.php?rev=123456">https://opencores.org/viewsvn.php?rev=123456</a>	stable	Abdallah Elbrahimi	picoblaze	8	8	kintex-7-3	James Braker	622	6			217	##	14.7	0.33	2.0	57.5	IX	Y	vhdl	16	cpu_coproc	Y	asm	N	256	2K	Y			2014	2017	<a href="https://github.com/abrahim/picoblaze">https://github.com/abrahim/picoblaze</a>	65C102, Z80, 80286, 6809, PDP11, ARM2 & 32016 cores selectable by DIP switch on	also C compiler					
core9900	<a href="https://github.com/dnato/dnato">https://github.com/dnato/dnato</a>	stable	Matthew Hagerty	ARM	32	16	kintex-7-3	James Braker	1239	6			3	250	##	14.7	1.00	1.0	201.8	X	Y	vhdl	151	arm_proc	Y	asm	N	256M	256M			16	2004	2009	<a href="http://cfw.sourceforge.net/">http://cfw.sourceforge.net/</a>	very large project with many unused	missing files found in sourceforge dir, very little				
corex_m3	<a href="https://github.com/dnato/dnato">https://github.com/dnato/dnato</a>	stable	Matthew Hagerty	ARM	32	16	kintex-7-3	James Braker	1239	6			3	250	##	14.7	1.00	1.0	201.8	X	Y	vhdl	151	arm_proc	Y	asm	N	256M	256M			16	2004	2009	<a href="http://cfw.sourceforge.net/">http://cfw.sourceforge.net/</a>	very large project with many unused	missing files found in sourceforge dir, very little				
cosmac	<a href="https://github.com/dnato/dnato">https://github.com/dnato/dnato</a>	stable	Matthew Hagerty	ARM	32	16	kintex-7-3	James Braker	1239	6			3	250	##	14.7	1.00	1.0	201.8	X	Y	vhdl	151	arm_proc	Y	asm	N	256M	256M			16	2004	2009	<a href="http://cfw.sourceforge.net/">http://cfw.sourceforge.net/</a>	very large project with many unused	missing files found in sourceforge dir, very little				
cosmac	<a href="https://github.com/dnato/dnato">https://github.com/dnato/dnato</a>	stable	Matthew Hagerty	ARM	32	16	kintex-7-3	James Braker	1239	6			3	250	##	14.7	1.00	1.0	201.8	X	Y	vhdl	151	arm_proc	Y	asm	N	256M	256M			16	2004	2009	<a href="http://cfw.sourceforge.net/">http://cfw.sourceforge.net/</a>	very large project with many unused	missing files found in sourceforge dir, very little				
cosmacELF	<a href="https://hackaday.com/2019/08/26/cosmac-elf/">https://hackaday.com/2019/08</a>																																								



up_all_soft folder	opencores or primary link	status	author	style / clone	date	inst size	FPGA	report com	com	LUTs ALUT	Dff	LUT?	blkr ram	F max	date	tool ver	MIPS /inst	clks /inst	KIPS /LUT	ver con	src con	src files	top file	tool chall	flg pt	max data	max inst	byte adrs	inst mod	adr len	# reg	pipe year	last revis	secondary web link	note worthy	comments				
ds016	<a href="https://github.com/igles">https://github.com/igles</a>	stable	Jose Tejeda	dsp	16	16	cyclone5	Jose Tejeda	2471	612	A	6	12	317	##	14.7	0.67	1.0	640.7	1	verilog	12	tdsp16	Y	asm	N	Y	64K	64K	N	29	16	2020	2021		compatible with ATT WE DSP16				
dsuipa16	<a href="https://www.DTL">https://www.DTL</a>	stable	Santiago de Pablo	DSP	16	16	kintex-7	James Brake	332												verilog	1	dsuipa16	Y	asm	N	Y	256	4K	N	40	16	2001	2004	<a href="http://www.1-core.com">www.1-core.com</a>	16 bit digital, 24 bit reg	broken web link			
ec0200	<a href="https://github.com/age2">https://github.com/age2</a>	stable	Adam Gastineau	accum	4	12															system	54	cpu	Y	N	N	4K						2023	2023		Tamagochi P1 for Analogue-Pocket/MiSTER, based on Epson EC0200 uP				
ec032	<a href="https://opencore">https://opencore</a>	stable	Hellwing Geisse	RISC	32	32	kintex-7	James Brake	2339			6	1	160	##	14.7	1.00	1.5	45.5	ILX	Y	verilog	14	cpu	Y	yes	N	512M	256M	Y	61	32	2003	2022	<a href="https://github.com">https://github.com</a>	MIPS like, slow mul & div				
ec032f	<a href="https://github.com">https://github.com</a>	stable	Hellwing Geisse	RISC	32	32	kintex-7	James Brake	3367			6	5	147	##	14.7	1.00	1.5	29.1	ILX	Y	verilog	24	ec032f	Y	yes	N	512M	256M	Y	61	32	2003	2022	<a href="https://github.com">https://github.com</a>	MIPS like, slow mul & div				
ec032f	<a href="https://github.com">https://github.com</a>	stable	Stefan Kristianson	RISC	32	32	kintex-7	James Brake	3845			6	3	4	123	##	14.7	1.00	1.0	32.1	X	verilog	12	ec032f	Y	yes	N	512M	256M	Y	61	32	6	2014	2014		pipelined version of the ec032 CPU	cache & mmu		
edge	<a href="https://opencore">https://opencore</a>	alpha	Hesham AlMatary	MIPS	32	32	spartan-6	James Brake	5345			6	7	1	8	##	14.7	1.00	1.0	1.5	X	verilog	30	edge	con	Y	yes	N	4G	4G	Y	32	5	2014	2014		Edge Processor (MIPS)	MIPS1 clone		
egpu	<a href="https://arxiv.org/pdf/240">https://arxiv.org/pdf/240</a>		Martin Langhammer	risc	32	40	agilex	Langh	no RT	10697	26618	A	32	259	771	##	q22.4	8.00	1.0	576.6	1			Y	4G	4G	63	32				2024	<a href="https://arxiv.org">https://arxiv.org</a>	800MHz in Agilex FPGA, word size and ISA configured for each task						
eight-bit uc		stable	Synclivity	RISC	8	12	kintex-7	James signal/variable	mixup	6							14.7	0.67	1.0			vhdl	10	eight-bit uc		Y	2K	Y		32		2000	2000		part of Amplify documentation					
eight32	<a href="https://github.com/robini">https://github.com/robini</a>	stable	Alastair M. Robinson	accum	32	8	cyclone-4	Alastair appro	1300			4		133			1.00	1.0	102.3			vhdl	17	eight32	Y	yes	N	500M	500M	Y	28	8	2019	2023	<a href="https://retroambi">https://retroambi</a>	5-bit op-code & 3-bit reg #	full tool set, see github page for ISA descriptio			
ejrh_cpu	<a href="https://github.com">https://github.com</a>	stable	Edmund Horner	RISC	16	16	kintex-7	James Brake	928			1	2	196	##	14.7	0.67	1.0	141.6	X	verilog	17	machine	Y	yes	N	64K	64K	Y	16	2015	2015		see web archive for doc						
electronfpga	<a href="https://github.com">https://github.com</a>	mature	David Banks	6502	8	8															IX	Y	vhdl	Y	yes	N	64K	64K	Y	104	10	16	2014	2020	<a href="https://en.wikipe">https://en.wikipe</a>	Acorn Electron ULA in various FPGAs	uses T65 core			
ensilica	<a href="http://www.ensilica.com">http://www.ensilica.com</a>	proprietary	ensilica.com	eSI-3200	32	16	stratix-4	ensilica	2200			A		200			2.00	1.0	181.8	IX	verilog		eSI-3250	Y	yes	N	4G	4G	Y	104	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC		
ensilica	<a href="http://www.ensilica.com">http://www.ensilica.com</a>	proprietary	ensilica.com	eSI-3200	32	16	stratix-4	ensilica	1800			A		200			1.50	1.0	166.7	IX	verilog		eSI-3200	Y	yes	N	4G	4G	Y	104	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC		
ensilica	<a href="http://www.ensilica.com">http://www.ensilica.com</a>	proprietary	ensilica.com	eSI-1600	16	16	virtex-5	ensilica	1100			A		160			1.00	1.0	145.5	IX	verilog		eSI-1600	Y	yes	N	64K	64K	Y	92	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC		
ensilica	<a href="http://www.ensilica.com">http://www.ensilica.com</a>	proprietary	ensilica.com	eSI-1600	16	16	virtex-5	ensilica	1100			A		160			1.00	1.0	145.5	IX	verilog		eSI-1650	Y	yes	N	64K	64K	Y	92	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC		
ep16	<a href="https://github.com">https://github.com</a>	beta	C.H. Ting	forth	16	5	kintex-7	James Brake	837			6	254	##	14.7	0.67	1.00	203.6	X	vhdl	5	ep16	Y	yes	N	32K	32K	N	32			2005	2012		PDF files	5-bit instructions				
ep24	<a href="https://github.com">https://github.com</a>	stable	C.H. Ting	forth	24	6	kintex-7	James Brake	1020			6	3	167	##	14.7	0.83	1.0	135.6	X	vhdl	1	ep24	Y	asm	N	4K			27			2002	2002		room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz			
ep32	<a href="https://github.com">https://github.com</a>	stable	C.H. Ting	forth	32	6	XP2	C.H. Ting	3368			4					ispl	1.00	1.0			proprietary											2007	2017	<a href="https://wiki.forth">https://wiki.forth</a>	kindle book & RTL available: EP32 RISC	RTL: 525 from C.H. Ting			
ep8080	<a href="https://github.com">https://github.com</a>	beta	C.H. Ting	8080	8	8	kintex-7	James Brake	1276			6	184	##	14.7	0.33	9.0	5.3	X	vhdl	4	ep80	Y	yes	N	64K	64K	Y				2012	2016		8080 data sheets	initialized Lattice memory blocks				
ep994a	<a href="https://github.com">https://github.com</a>	stable	Erik Piehl	9900	16	16	kintex-7	James Brake	1340			6	5	286	##	14.7	0.83	3.0	59.0	X	vhdl	10	ep994a	Y	yes	N	64K	64K	Y		16	2012	2019	<a href="https://hackaday">https://hackaday</a>	Ti 9900 emulation	also tms9902 (uart) core by Paul Urbanus?				
ep994a/cy99	<a href="https://github.com">https://github.com</a>	stable	Erik Piehl	9900	16	16											0.83	3.0		L	verilog	29	tms9900	Y	yes	N	64K	64K	Y		16	2016	2020	<a href="https://hackaday">https://hackaday</a>	Ti 9900 emulation	also tms9902 (uart) core by Paul Urbanus?				
erics5	<a href="http://www.ensilica.com">http://www.ensilica.com</a>	stable	Thomas Entner	forth	9	8	cyclone-4	entner-electr	110			4	opt	60			0.42	1.0	229.1	1	proprietary											3-4	2005	2011		25 MIPS: ERIC5s, ERIC5Q				
erp	<a href="https://opencore">https://opencore</a>	stable	Shahzadjik	RISC	8	16	spartan-3	James Brake	366			4	1	1	70	##	14.7	0.33	1.0	63.5	X	verilog	1	ERPerilog	Y							6	2004	2014		two report PDFs & one Verilog file				
ez8	<a href="https://github.com">https://github.com</a>	stable	Howard Mao	accum	8	16	kintex-7	James replac	644			6	2	233	##	14.7	0.33	2.0	59.6	X	verilog	13	ez8_cpu	Y			256	4K					2014	2014	<a href="http://zhehaomao.com/">http://zhehaomao.com/</a>		not sure inferred RAM correct?			
f18a	<a href="http://www.ere">http://www.ere</a>	asic	Chuck Moore	forth																	proprietary			Y	yes															
f21	<a href="http://www.ultra">http://www.ultra</a>	asic	Jeff Fox	forth	21	5															proprietary																			
f32c	<a href="https://github.com">https://github.com</a>	beta	marko zec, vordah, Da	risc-v	32	32	atrix-7-3	zec & vordah	1048			6	4	33	185	##	14.7	1.00	1.0	176.5	X	vhdl	50		Y	yes	N	Y	4G	4G	Y	30	32	5	2014	2019	<a href="http://www.nalal">http://www.nalal</a>	AKA G144A12: 12x12 array	family of parallel processors	
fc16		paper	Richard Haskell	16	16																proprietary																			
fgpu	<a href="https://github.com">https://github.com</a>	stable	Muhammed al Kadi	SIMT	32	32	zynq7045	Muhammed	128K			6	##	167	##	14.7	1.00	1.0		X	vhdl	34	fgpu	Y	yes	Y	4G	4G	Y		32	2016	2017	<a href="https://dl.acm.org">https://dl.acm.org</a>	MIPS or RISC-V ISA, Arduino support	<a href="https://www.youtube.com/watch?v=55MzMH">https://www.youtube.com/watch?v=55MzMH</a>				
fisa32	<a href="https://github.com">https://github.com</a>	stable	Robert Finch	RISC	32	32	kintex-7	James Brake	3479			6	3	2	152	##	14.7	1.00	1.0	43.7	X	verilog	1	FISA32	Y	N	Y					32	2014	2014	<a href="https://github.com/robfinch/Cores">https://github.com/robfinch/Cores</a>	PDF papers	chpt 11: VHDL By Example: Fundamentals of D			
fisa64	<a href="https://github.com">https://github.com</a>	beta	Robert Finch	RISC	64	32	kintex-7	James Brake	10404			6	12	7	65	##	14.7	1.50	1.0	9.4	X	verilog	1	FISA64	Y	N	Y						2015	2015	<a href="https://github.com/robfinch/Cores">https://github.com/robfinch/Cores</a>	eight cores, reviews comparable proj	vivado flt-gt-IP, benchmarks, wikipedia: GPGF			
fisc	<a href="https://github.com">https://github.com</a>	stable	Miguel Santos	RISC	64	32	arria-2	James errors				A					q18.0	2.00	1.0		vhdl	21		Y	yes	Y	N		Y	85	6	32	5	2018	2018	<a href="http://www.archi">http://www.archi</a>	need to use multi-cycle on mult			
fisc	<a href="https://github.com">https://github.com</a>	stable	Miguel Santos	RISC	64	32	cyclone-4	James Brake	5036			4	21	66	##	14.7	0.33	1.0	26.1	1	system	13	fisc_core	Y	yes	Y	N		Y	85	6	32	5	2018	2018	<a href="http://www.archi">http://www.archi</a>	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, alter		
flexrip	<a href="http://www.ecs.psu.edu">http://www.ecs.psu.edu</a>	paper	Kevin Andryc	GGPU	32	32	atrix-7	James Brake	72649			6	##	119	100	##	14.7	1.00	0.1	11.0	X	vhdl	46	ggpu	m1505	top level									2013	2016	<a href="https://opencore">https://opencore</a>	flexible instruction set computer	requested & received source files	
flexripplus	<a href="https://github.com">https://github.com</a>	mature	Jose Conda	GGPU	32	32																																		
fluid_core	<a href="https://opencore">https://opencore</a>	alpha	Azmathmosa	RISC	8	12	kintex-7	James Brake	956			4					381	##	14.7	0.33	1.0	131.7	X	verilog	17	FluidCore	N	Y					8	2015	2015		GGPU based on G80 architecture of	NVIDIA, heavily based on flexrip		
forth_cpu	<a href="https://github.com">https://github.com</a>	untested	Richard Howe	forth	16	16															X	vhdl	11	top																
forth_4f532	<a href="https://github.com">https://github.com</a>	stable	Tarasov Ilya	forth	32	6	kintex-7	James no "c	1719			6	4	4	172	##	14.7	1.00	1.0	100.3	X	vhdl	1	4f532	N	N	Y	1K	16K							2013	2013		no trace of source code on web	based on J1 uP
forth_cpu/h2	<a href="https://github.com">https://github.com</a>	stable	Richard Howe	forth	16	16	kintex-7	James Brake	1858			6	9	149	##	14.7	0.67	1.0	53.8	X	vhdl	11	top																	
forwardcom	<a href="https://github.com">https://github.com</a>	stable	Agner Fog	cisc	32	32	atrix-7	Agner Fog	13248	4990		6	64	##	v20.1	1.00	1.0	4.8	X	system	18	top	Y	asm	Y	64K	32K	Y		64	2016	2023	<a href="https://www.forg">https://www.forg</a>	H2 Forth SoC, VHDL reads "hex & "	derived from 11, hex & bin files in 2/16/2018 t					
forwardcom	<a href="https://github.com">https://github.com</a>	stable	Agner Fog	cisc	64	32	atrix-7	Agner Fog	21121	7392		6	56	##	v20.1	2.00	1.0	5.3	X	system	18	top	Y	asm	Y	64K	32K	Y		64	2016	2023	<a href="https://www.forg">https://www.forg</a>	x86 like, complete ISA, MMX & vector	x86 adr modes, vector inst use width of vect re					
fpaga4 risc16	<a href="http://www.fpag">http://www.fpag</a>	errors	Van Loi Le	RISC	16	16	kintex-7	James degenerate	design	6							14.7	0.66	1.0		verilog	15	Risc_16_b	Y	N	Y	64K	64K		13	4									

u_p, all_soft folder	opencores or primary link	status	author	style / clone	date of inst	inst	FPGA	report ter	com ents	LUTs ALUT	Dff	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks /inst	KIPS /LUT	ven dor	src code	#src files	top file	tool ch	flg pt	max data	max inst	byte adrs	# mem	adr mod	# leg	pin reg	start year	last revis	secondary web link	note worthy	comments		
lms32030	<a href="https://github.com/lms32030">https://github.com/lms32030</a>		Lawrence Wilkinson		350	8	16	zu-3e	James	errors		5			##	v21.1	1.00	20.0		X	vhdl	72	lms2030	1	yes	N	24M	24M	Y	160	16	16	2012	2021	<a href="https://www.lms32030.com">https://www.lms32030.com</a>	gate level clone, emulation only?	original 4Kx55 microcode, 8K RAM		
rice_mik2	<a href="https://github.com/ice-cpu-mik2">https://github.com/ice-cpu-mik2</a>		Mario Hoffmann	alpha	RISC	16	16														verilog	8	top2030	2	yes	N	4K	4K	N	16	16	16	2020	2020	<a href="https://hackaday.io/project/174049-ice-cpu-mik2">https://hackaday.io/project/174049-ice-cpu-mik2</a>		variant of fpga4student		
idea	<a href="https://github.com/idea">https://github.com/idea</a>		Hui-Yan Cheah et al	alpha	RISC	32	32	virtex-6	Liu Chu	unable	321	6	1	2	405	13.2	0.67	1.0	845.3	X	verilog	22	cpu_top	2	yes	N	Y	64K	64K	N	24	32	9	2011	2016	<a href="https://hackaday.io/project/174049-ice-cpu-mik2">https://hackaday.io/project/174049-ice-cpu-mik2</a>	The IDEA DSP Block uses DSP slice in barrel mode for ALU	from GitHub, rd4 NOPs lower actual results	
ignite_ptsc	<a href="https://github.com/ignite_ptsc">https://github.com/ignite_ptsc</a>		George Shaw	asic	RISC	16	16														vhdl	25	cpu_top	2	yes	N	Y	4G	4G				1995	2002	<a href="https://github.com/ignite_ptsc">https://github.com/ignite_ptsc</a>	Sh800m clone, fast ASIC with high co	PTSC web site had full documentation		
igor	<a href="https://github.com/igor">https://github.com/igor</a>		Lykkeba	errors	RISC	16	16	kintex-7	James	missing files		6			##	14.7	0.33	1.0			vhdl	17	lthb_proc	2	yes	N							2010	2010	<a href="https://github.com/igor">https://github.com/igor</a>	IGOR - A microprogrammed USP mac	two versions, spartan3 LUT4		
lthb-proc	<a href="https://github.com/lthb-proc">https://github.com/lthb-proc</a>		Preetam Pinnada	RISC	16	16															vhdl	17	lthb_proc	2	yes	N							2010	2020	<a href="https://github.com/lthb-proc">https://github.com/lthb-proc</a>	course project for EE224 @EE.ITB, fpga	very little doc, sizeable state machine		
inst_list_proc	<a href="https://github.com/inst_list_proc">https://github.com/inst_list_proc</a>		Mahesh Palve	planning	accum	8	15	kintex-7	James	using	786	6	1	340	##	14.7	0.33	1.0	142.6	X	verilog	34	top	2	yes	N	128	1K		32			2014		<a href="https://github.com/inst_list_proc">https://github.com/inst_list_proc</a>	pipelined, state machine	UART, SPI & timer included		
instant-soc	<a href="https://www.fjli.com">https://www.fjli.com</a>		Jose Ruiz	mature	MIPS	32	32	kintex-7	James	Brakef	1533	6			163	##	14.7	1.00	1.0	106.0	IX	vhdl	12	mips_soc	2	yes	N	4G	4G	Y		32		2011	2018	<a href="https://github.com/instant-soc">https://github.com/instant-soc</a>	converts C++ into VHDL, risc-v CPU &	peripherals, unused instructions omitted	
ion	<a href="https://github.com/ion">https://github.com/ion</a>		Doug Gilliland	alpha	RISC	8	16														Y	vhdl	51	cpu_top	2	asm	N	4K	4K	Y	11	8	2021	2022	<a href="https://github.com/ion">https://github.com/ion</a>	new version: moving to MIPS32r1	new version not ready, keeping old numbers		
top16b	<a href="https://github.com/top16b">https://github.com/top16b</a>		Fahad Siddiqi	alpha	RISC	8	16	virtex-7	Fahad Siddiqi		484	447	6	1	372	##	0.80	1.0	614.9	X	Y	vhdl	31	cpu_top	2	asm	N	64K	64K	Y	30	32	5	2013	2023	<a href="https://github.com/top16b">https://github.com/top16b</a>	I/O Processor with minimal instructions	full set of peripherals	
ippro	<a href="https://github.com/ippro">https://github.com/ippro</a>		Roelhe	accum	8	8															Y	schematic					64K	64K	Y		10		2023	2024	<a href="https://github.com/ippro">https://github.com/ippro</a>	16-bit RISC using DSP48	image processing, several publications		
isetta	<a href="https://hackaday.io/project/174049-ice-cpu-mik2">https://hackaday.io/project/174049-ice-cpu-mik2</a>		James Bowman	forth	16	16	zu-2e	James	area o	253	6	1	336	##	v20.1	0.80	1.0	1061	X	Y	vhdl	1	j1	Y	forth	N	64K	64K	Y	20		2	2006	2023	<a href="https://github.com/isetta">https://github.com/isetta</a>	In TTL with 6502 & Z80 ISA via ucode	includes audio & video out		
j1	<a href="http://www.excamerj.com">http://www.excamerj.com</a>		James Bowman	stable	forth	16	16	kintex-7	James	Brakef	335	6	1	180	##	14.7	0.80	1.0	431.0	X	Y	vhdl	1	j1	Y	forth	N	64K	64K	Y	20		2	2006	2023	<a href="https://github.com/j1">https://github.com/j1</a>	uCode inst, dual port block RAM	16 deep data & return stacks	
j1a	<a href="http://www.excamerj.com">http://www.excamerj.com</a>		James Bowman	stable	forth	16	16	kintex-7	James	Brakef	518	6			412	##	14.7	0.80	1.0	636.1	X	verilog	3	j1	Y	forth	N	64K	64K	Y	20		2	2006	2023	<a href="https://github.com/j1a">https://github.com/j1a</a>	uCode inst, dual port block RAM	16 deep data & return stacks	
j1a32	<a href="http://www.excamerj.com">http://www.excamerj.com</a>		James Bowman	stable	forth	32	16	kintex-7	James	Brakef	930	6			358	##	14.7	1.00	1.0	384.4	X	verilog	3	j1	Y	forth	N	64K	64K	Y	20		2	2006	2023	<a href="https://github.com/j1a32">https://github.com/j1a32</a>	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks	
j1b	<a href="http://www.excamerj.com">http://www.excamerj.com</a>		James Bowman	stable	forth	32	16	kintex-7	James	Brakef	2612	6			302	##	14.7	1.00	1.0	115.5	X	verilog	3	j1	Y	forth	N	64K	64K	Y	20		2	2006	2023	<a href="https://github.com/j1b">https://github.com/j1b</a>	uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks	
j1b_16	<a href="http://www.excamerj.com">http://www.excamerj.com</a>		James Bowman	stable	forth	32	16	kintex-7	James	Brakef	1588	6			355	##	14.7	1.00	1.0	223.4	X	verilog	3	j1	Y	forth	N	64K	64K	Y	20		2	2006	2023	<a href="https://github.com/j1b_16">https://github.com/j1b_16</a>	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks	
j1sc	<a href="https://github.com/j1sc">https://github.com/j1sc</a>		Steffen Reith	scala	forth	32	16														scala	11	j1	Y	forth	N	64K	64K	Y	20		2017	2020	<a href="https://github.com/j1sc">https://github.com/j1sc</a>	j1 reimplemented using Scala/Spinal	to generate VHDL or Verilog			
j1vh	<a href="https://github.com/j1vh">https://github.com/j1vh</a>		Theo Hussey	forth	32	16															I	vhdl	5	j1vh	Y	forth	N	64K	64K	Y	20		2019		<a href="https://github.com/j1vh">https://github.com/j1vh</a>	VHDL clone of j1 forth CPU	altera block RAM		
j68	<a href="https://code.google.com/p/j68/">https://code.google.com/p/j68/</a>		Frederic Requin	68000	32	16	stratix-2	Frederic Requin	1900		4	4	180			1.00	6.0	15.8	I	verilog	1	j68	Y	yes	N	4G	4G	Y	20		16	2009	2014	<a href="https://code.google.com/p/j68/">https://code.google.com/p/j68/</a>	for use with Minimig	micro-coded on stack machine			
j68	<a href="https://github.com/j68">https://github.com/j68</a>		Frederic Requin	68000	16	16	cyclone3	Frederic Requin	1900		4	9	90			1.00	6.0	7.9			verilog	38	j68	yes	N	N	64K	64K	Y	16		2018		<a href="https://github.com/j68">https://github.com/j68</a>	A Size-Optimized Microcoded 68000	Stack based CPU with Forth-like microcode			
jam	<a href="https://github.com/jam">https://github.com/jam</a>		Johan Thelin et al	RISC	32	32	kintex-7	James	Brakef	1396	6				159	##	14.7	1.00	1.0	113.7	X	vhdl	17	cpu_sys	2	Y	N	Y	128K	128K		32	5	2002	2014	<a href="https://github.com/jam">https://github.com/jam</a>	serial multiply & divide	took out clock divider	
jam	<a href="https://github.com/jam">https://github.com/jam</a>		Johan Thelin et al	RISC	32	32	kintex-7	James	Brakef	1369	6				143	##	14.7	1.00	1.0	104.2	X	vhdl	17	cpu_sys	2	Y	N	Y	128K	128K		32	5	2002	2014	<a href="https://github.com/jam">https://github.com/jam</a>	serial multiply & divide	took out clock divider	
jane_nn	<a href="https://github.com/jane_nn">https://github.com/jane_nn</a>		Suresh Devanathan	RISC	4	8	kintex-7	James	Brakef	723	6				178	##	14.7	0.33	1.0	81.4	X	vhdl	3	Processor Y	2	yes	N				27		16	2002		<a href="https://github.com/jane_nn">https://github.com/jane_nn</a>	neural network microprocessor, specialized registers	altera memories	
jca	<a href="https://github.com/jca">https://github.com/jca</a>		John Cronin	RISC	32	32	kintex-7	James	Brakef	3287	6	3	3	157	##	14.7	0.33	1.0	15.8	IX	Y	verilog	17	soc	2	yes	N						16		2014	2020	<a href="https://github.com/jca">https://github.com/jca</a>	has VGA controller, plays Pong	altera memories
jcore_aka_sh2	<a href="http://www.vyond.com">http://www.vyond.com</a>		Jeff Dionne, Rob Land	SH2	32	16															Y	vhdl	136	cpu_sys	2	yes	N	4G	4G	Y	16		2014	2020	<a href="https://www.youtube.com/watch?v=4wvHv8jYk4">https://www.youtube.com/watch?v=4wvHv8jYk4</a>	different from jcore_aka_sh2, schematic for Spartan-6 board	Americans in Japan		
j-core_pi	<a href="https://github.com/j-core_pi">https://github.com/j-core_pi</a>		Eduardo Corpeho	RISC	8	8															IX	Y	vhdl	45	cpu_sys	2	yes	N	256	256	Y	16	4	2020		<a href="https://www.cnc4you.com">https://www.cnc4you.com</a>	educational, 4 regs, 8-bit adr spaces	vendor neutral source code	
jimmy	<a href="https://github.com/jimmy">https://github.com/jimmy</a>		Martin Schoeberl et al	forth	16	16	cyclone-1	Martin Schoeberl	2000		4		100			q10.0	0.67	1.0	33.5	I	vhdl	11	cpu_sys	2	yes	N	256K	256K	Y	16		2004	2014	<a href="https://github.com/jimmy">https://github.com/jimmy</a>	32 deep call stack, 8 addressing modes	java app builds some source code files			
top	<a href="https://github.com/top">https://github.com/top</a>		Johannes Alvarado	stable	RISC	16	16														Y	vhdl	9	PU16	Y	asm	N	64K	64K	Y	24		2010	2020	<a href="https://github.com/top">https://github.com/top</a>	based on J1, Quartus project file	68K binary compatible		
cpu16	<a href="http://incdorbh.net/">http://incdorbh.net/</a>		Klaus Kohl-Schoepe	forth	16	16															Y	vhdl	11	K1	Y	forth	N	64K	64K	Y	24		2010	2020	<a href="https://github.com/cpu16">https://github.com/cpu16</a>	68K binary compatible	uses state machine RTL generator		
k68	<a href="https://opencores.org/view,68000">https://opencores.org/view,68000</a>		Shawn Tan	alpha	68000	16	16	kintex-7	James	Brakef	2392	6			24	##	14.7	0.67	4.0	1.7	X	verilog	15	k68_cpu	2	yes	N	4K	4K	Y	16		2003	2009	<a href="https://github.com/k68">https://github.com/k68</a>	kestrel #3, basic 64-bit RISC-V	J1 with wishbone bus		
sp53000	<a href="https://github.com/sp53000">https://github.com/sp53000</a>		Samuel Falvo II	risc-v	64	32	kintex-7	James	Brakef	2455	6				175	##	14.7	2.00	1.0	142.9	X	B	verilog	4	polaris	Y	yes	N	Y	16E	16E	Y	32		2016	2017	<a href="https://github.com/sp53000">https://github.com/sp53000</a>	J1 with wishbone bus	only two register fields + shift amount
kestrel-2	<a href="https://github.com/kestrel-2">https://github.com/kestrel-2</a>		Samuel Falvo II	forth	16	16	kintex-7	James	Brakef	735	6	8	172	##	14.7	0.67	1.0	157.2	X	Y	verilog	27	M_kestrel	2	yes	N	64K	64K	Y	20		2	2012	2015	<a href="https://github.com/kestrel-2">https://github.com/kestrel-2</a>	only two register fields + shift amount	uP design via chatGPT4, ASIC gate list		
kgp-risc	<a href="https://github.com/kgp-risc">https://github.com/kgp-risc</a>		Kiran & Aluru	RISC	32	32															Y	verilog	1	kgp_risc	2	yes	N	4G	4G	Y	20		2018	2020	<a href="https://github.com/kgp-risc">https://github.com/kgp-risc</a>	uP design via chatGPT4, ASIC gate list	study using chatGPT4 for hardware synthesis		
kiwhi	<a href="https://github.com/kiwhi">https://github.com/kiwhi</a>		Hammond Pearce	accum	8	8	artix-7	James	has AS	265	173	6			100	##	v23.2	0.20	1.0	75.5	X	verilog	8	kiwhi_tn	Y	asm	N	32	256	Y	20		2023		<a href="https://github.com/kiwhi">https://github.com/kiwhi</a>	uP design via chatGPT4, ASIC gate list	Scan (UTAG) chain of all memory & FF		
kiwhi	<a href="https://github.com/kiwhi">https://github.com/kiwhi</a>		Hammond Pearce	accum	8	8	artix-7	James	has AS	265	173	6			90	##	v23.2	0.20	1.0	75.5	X	verilog	14	accum_tn	Y	asm	N	256	256	Y	20		2023		<a href="https://github.com/kiwhi">https://github.com/kiwhi</a>	uP design via chatGPT4, ASIC gate list	heavy use of includes		
klc32	<a href="https://opencores.org/view,68000">https://opencores.org/view,68000</a>		Robert Finch	RISC	32	32	kintex-7	James	Brakef	3790	6	4	1	200	##	14.7	1.00	4.0	13.2	X	verilog	25	KLc32	Y	asm	N	4G	4G	Y	32		2011	2012	<a href="https://github.com/klc32">https://github.com/klc32</a>	KPU is a minimal system on chip written as testbench for the KPU core	Cornell course material			
kpu	<a href="https://github.com/kpu">https://github.com/kpu</a>		Andrea Corallo	alpha	RISC	32	32	kintex-7	James	Brakef	6178	6	3	19	##	14.7	1.00	1.0	3.0	X	Y	verilog	19	kpu	Y	yes	N	Y	4G	4G	Y	32		2016	2018	<a href="https://github.com/kpu">https://github.com/kpu</a>	KPU is a minimal system on chip written as testbench for the KPU core	ucf file, most tests pass	
kraken16	<a href="https://people.eec.berkeley.edu/projects/kraken16/">https://people.eec.berkeley.edu/projects/kraken16/</a>		Bruce R. Land	stable	RISC	18	18	kintex-7	James	Brakef	281	6	1	278	##	14.7	0.67	1.0	662.3	X	verilog	1	DE2_TOP	Y	asm	N	256	256	N	22		16	2008		<a href="https://people.eec.berkeley.edu/projects/kraken16/">https://</a>				

uP, all soft folder	opencores or primary link	status	author	style / clone	data type	inst size	FPGA	report ter	com ents	LUTs ALUT	Dff	LUT? mults	blk ram	F max	date	MIPS /inst	clks/ inst	KIPS /LUT	src code	src files	top file	tool chain	flag pt	max dat	max inst	byte adrs	mem size	adr mod	# reg	year	start year	last revis	secondary web link	note worthy	comments		
m17	<a href="https://users.ece.gatech.edu/~philipkoo/m17/">https://users.ece.gatech.edu/~philipkoo/m17/</a>	asic	Philip Koopman	stack	cisc	8	max10	Zakary Nafziger	3504	1058	4		56	106	##	q22.1	0.33	6.0	1.7	I	verilog	27	m2cpu10	Y	asm	N	64K	64K	Y	75	4	7	2016	2018	<a href="https://users.ece.gatech.edu/~philipkoo/m17/">https://users.ece.gatech.edu/~philipkoo/m17/</a>	chapter 4.3 in Koopman Quartus project files, vga output	6600 gate ASIC
m2cpu	<a href="https://github.com/Zak59/m2cpu">https://github.com/Zak59/m2cpu</a>	stable	Zakary Nafziger	stack	cisc	32	max10	James Braker	10167		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="http://cpu-ns32k.net/">http://cpu-ns32k.net/</a>	micro-coded 8-bit with 75 instructions	21.97 VAX MIPS at 50MHz (Cyclone IV)
m32632	<a href="https://opencores.org/view/m32632">https://opencores.org/view/m32632</a>	stable	Udo Moeller	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="http://cpu-ns32k.net/">http://cpu-ns32k.net/</a>	micro-coded 8-bit with 75 instructions	21.97 VAX MIPS at 50MHz (Cyclone IV)
m65	<a href="http://www.io-arch.jp/m65/">http://www.io-arch.jp/m65/</a>	stable	Naohiko Shimizu	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="http://cpu-ns32k.net/">http://cpu-ns32k.net/</a>	micro-coded 8-bit with 75 instructions	21.97 VAX MIPS at 50MHz (Cyclone IV)
m65C02	<a href="https://github.com/Morik/m65C02a">https://github.com/Morik/m65C02a</a>	mature	Michael Morris	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://github.com/Morik/m65C02a">https://github.com/Morik/m65C02a</a>	also a m65C02a version	micro-coded via F9408 soft sequencer
m65C02a	<a href="https://github.com/Morik/m65C02a">https://github.com/Morik/m65C02a</a>	mature	Michael Morris	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://github.com/Morik/m65C02a">https://github.com/Morik/m65C02a</a>	enhanced 8/16-bit version of 65C02	PDFs on his figforth for M65C02a
m68k	<a href="https://github.com/Usorik/m68k">https://github.com/Usorik/m68k</a>	stable	Salvador Garcia	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://github.com/Usorik/m68k">https://github.com/Usorik/m68k</a>	simplified 68K	
magic-1	<a href="http://www.homebrewcpu.com/magic-1">http://www.homebrewcpu.com/magic-1</a>	stable	Bill Buzbee	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://hackaday.com/2014/07/20/magic-1-a-6502-cpu/">https://hackaday.com/2014/07/20/magic-1-a-6502-cpu/</a>	TTL computer, 6809ish, schematics of register forwarding, ALU ops	magic-16 planning, 200 TTL chips
mais	<a href="https://github.com/mais/mais">https://github.com/mais/mais</a>	stable	Rene Doss	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://github.com/mais/mais">https://github.com/mais/mais</a>	use MIPS tools	license req'd for commercial use
mangomips32	<a href="https://github.com/mangomips32/mangomips32">https://github.com/mangomips32/mangomips32</a>	stable	Ricky Tino	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://github.com/mangomips32/mangomips32">https://github.com/mangomips32/mangomips32</a>	cache support, runs linux	very precise specs
manik	<a href="https://www.dytta.com/manik">https://www.dytta.com/manik</a>	stable	Sandeep Dytta	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://www.dytta.com/manik">https://www.dytta.com/manik</a>	optional data & inst caches	supports Xilinx, Altera, Actel, Lattice; broken v
mano_machin	<a href="https://github.com/mano_machin/mano_machin">https://github.com/mano_machin/mano_machin</a>	stable	Susan Pal	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://en.wikipedia.org/wiki/Mano_machine">https://en.wikipedia.org/wiki/Mano_machine</a>	course project, bidir mem data	for XC9572 CPLD, large # of latches
mano-computu	<a href="https://github.com/Amin/mano-computu">https://github.com/Amin/mano-computu</a>	stable	Amin Aliari	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://en.wikipedia.org/wiki/Mano_machine">https://en.wikipedia.org/wiki/Mano_machine</a>	different use of sayeh: simple & yet enough	
marca	<a href="https://opencores.org/view/marca">https://opencores.org/view/marca</a>	stable	Wolfgang Puffitsch	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://opencores.org/view/marca">https://opencores.org/view/marca</a>	serial multiply & divide	clks/inst is approx
mark-1	<a href="http://www.aholme.co.uk/mark-1">http://www.aholme.co.uk/mark-1</a>	stable	Andrew Holme	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="http://www.aholme.co.uk/mark-1">http://www.aholme.co.uk/mark-1</a>	TTL forth up	cloned by Vladislav Mlejnecky see mark.ii
mark-2	<a href="http://www.aholme.co.uk/mark-2">http://www.aholme.co.uk/mark-2</a>	stable	Andrew Holme	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="http://www.aholme.co.uk/mark-2">http://www.aholme.co.uk/mark-2</a>	TTL forth up, PLD files	
mark.ii	<a href="https://github.com/VladislavMlejnecky/mark.ii">https://github.com/VladislavMlejnecky/mark.ii</a>	stable	Vladislav Mlejnecky	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://github.com/VladislavMlejnecky/mark.ii">https://github.com/VladislavMlejnecky/mark.ii</a>	system on chip written in VHDL	custom PCB with MAX10
mb-lite	<a href="https://github.com/mb-lite/mb-lite">https://github.com/mb-lite/mb-lite</a>	stable	Tamar Krantenburg	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://github.com/mb-lite/mb-lite">https://github.com/mb-lite/mb-lite</a>	not all instructions implemented	moved everything to work library
mb-lite_plus	<a href="http://www.latech.com/mb-lite_plus">http://www.latech.com/mb-lite_plus</a>	stable	Huib Ariens	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="http://www.latech.com/mb-lite_plus">http://www.latech.com/mb-lite_plus</a>	Deft Un. Of Tech. course work	use inferred RAM
mc6803	<a href="https://opencores.org/view/mc6803">https://opencores.org/view/mc6803</a>	stable	Dukov	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://opencores.org/view/mc6803">https://opencores.org/view/mc6803</a>	based on System68 and System01	John E. Kern, translated CPU core from VHDL to
mc6809	<a href="https://github.com/mc6809/mc6809">https://github.com/mc6809/mc6809</a>	stable	Greg Miller	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://github.com/mc6809/mc6809">https://github.com/mc6809/mc6809</a>	John E. Kern, translated CPU core from VHDL to	emphasis on cycle accuracy, DIP replacement
mc6809e	<a href="https://www.linker.org/mc6809e">https://www.linker.org/mc6809e</a>	stable	Flint Weller	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://www.linker.org/mc6809e">https://www.linker.org/mc6809e</a>	Course Accurate MC6809 core	
mc68kods	<a href="https://sites.google.com/site/mc68kods">https://sites.google.com/site/mc68kods</a>	stable	Oliver De Smet	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://sites.google.com/site/mc68kods">https://sites.google.com/site/mc68kods</a>	course work, ASIC orientation	
mc8051	<a href="http://www.oregonstate.edu/~cs331/mc8051/">http://www.oregonstate.edu/~cs331/mc8051/</a>	stable	Helmut Mayrhofer	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="http://www.oregonstate.edu/~cs331/mc8051/">http://www.oregonstate.edu/~cs331/mc8051/</a>	SOC for HP9816 computer emulation	
mcip_open	<a href="https://opencores.org/view/mcip_open">https://opencores.org/view/mcip_open</a>	stable	Mezzah Ibrahim	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://opencores.org/view/mcip_open">https://opencores.org/view/mcip_open</a>	fast 8051, version available with floating-point by David Lundgren	
mc151	<a href="http://www.mig.com/mc151">http://www.mig.com/mc151</a>	stable	Ted Fried	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="http://www.mig.com/mc151">http://www.mig.com/mc151</a>	light version of PIC18	
mc165	<a href="http://www.mig.com/mc165">http://www.mig.com/mc165</a>	stable	Ted Fried	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="http://www.mig.com/mc165">http://www.mig.com/mc165</a>	micro-coded	micro-coded
mc165	<a href="http://www.mig.com/mc165">http://www.mig.com/mc165</a>	stable	Ted Fried	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="http://www.mig.com/mc165">http://www.mig.com/mc165</a>	microcoded, cycle exact	excellent micro-coding LUT counts
mc186	<a href="https://github.com/mc186/mc186">https://github.com/mc186/mc186</a>	stable	Ted Fried	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://github.com/mc186/mc186">https://github.com/mc186/mc186</a>	microcoded, cycle exact	excellent micro-coding LUT counts
mcip	<a href="https://github.com/mcip/mcip">https://github.com/mcip/mcip</a>	stable	Tim Boscke	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://github.com/mcip/mcip">https://github.com/mcip/mcip</a>	microcoded, meets original 8088 timing	@100MHz
mcs-4	<a href="https://opencores.org/view/mcs-4">https://opencores.org/view/mcs-4</a>	stable	Reece Pollack	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://opencores.org/view/mcs-4">https://opencores.org/view/mcs-4</a>	MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst
mc8u	<a href="https://opencores.org/view/mc8u">https://opencores.org/view/mc8u</a>	stable	Dimo Pepeyashv	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://opencores.org/view/mc8u">https://opencores.org/view/mc8u</a>	4004 was multi-chip	4004 CPU & MCS-4
mcisp-ice	<a href="https://sourceforge.net/projects/mcisp-ice">https://sourceforge.net/projects/mcisp-ice</a>	stable	Matthias Koch	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://sourceforge.net/projects/mcisp-ice">https://sourceforge.net/projects/mcisp-ice</a>	asm, simulated, builds?	
mcisp-ice	<a href="https://sourceforge.net/projects/mcisp-ice">https://sourceforge.net/projects/mcisp-ice</a>	stable	Matthias Koch	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://sourceforge.net/projects/mcisp-ice">https://sourceforge.net/projects/mcisp-ice</a>	16-bit data size, some comments in G	distinct i.a.v for each data size
mcisp-ice	<a href="https://sourceforge.net/projects/mcisp-ice">https://sourceforge.net/projects/mcisp-ice</a>	stable	Matthias Koch	stack	cisc	32	max10	James Braker	483		6	19	16	83	##	14.7	1.00	1.0	8.2	IX	verilog	18	example	Y	yes	Y	4	4G	Y	200	24	3	2009	2019	<a href="https://sourceforge.net/projects/mcisp-ice">https://sourceforge.net/projects/mcisp-ice</a>	32-bit data size, some comments in G	distinct i.a.v for each data size
mcisp-ice	<a href="https://sourceforge.net/projects/mcisp-ice">https://sourceforge.net/projects/mcisp-ice</a>	stable	Matthias Koch	stack	cisc	32</																															



uP, all soft folder	opencores or primary link	status	author	style / clone	date	inst	FPGA	report	com	LUTs ALUT	Dff	LUT?	mult	blk ram	F max	date	tool ver	MIPS /inst	clks /inst	KIPS /LUT	ven dor	src cor	src files	top file	top cor	tool ch	flg pt	max dat	max inst	byte adrs	mem	adr mod	# p reg	year	start	last	secondary web link	note worthy	comments					
mist1032	<a href="https://github.com">https://github.com</a>	errors	Takahiro Ito	RISC	32	32	aria-2	James altera	men	10801		A					##	q18.0	1.00	1.0			verilog	87	mist1032isa				4G	4G	Y			64		2014				mist32 uP: out of order version	missing cache_ram_16entry_512bit.v			
mist1032	<a href="https://github.com">https://github.com</a>	stable	Takahiro Ito	RISC	32	32	aria-2	James altera	10801		A	4	125	98			##	q18.0	1.00	1.0	9.1		system	50	mist32a	Y			4G	4G	Y			64		2014				mist32 uP: embedded version				
mist1032	<a href="https://github.com">https://github.com</a>	errors	Takahiro Ito	RISC	32	32	yclone-1	James altera	33251		A	4	138	32			##	q18.0	1.00	1.0	1.0		verilog	100	mist1032isa				4G	4G	Y			64		2015				mist32 uP: inoder version	high pin count			
mixcpu	<a href="https://github.com">https://github.com</a>	untested	Jeff Bush	accum	8	11																				N	Y	256	Y	4	8		2017	2017					only 7 inst, also: RISC-Processor, ChiselGPU, LtpMicrocontroller, PASC & NyuziProc					
mix-fpga	<a href="https://opencores.org">https://opencores.org</a>	alpha	Michael Schroeder	accum	31	31																	verilog	29	mix	Y	Y	Y	4K	4K	N	49	4	8		2021			<a href="https://en.wikipedia.org">https://en.wikipedia.org</a>	binary version of the MIX-Computer as described in "The Art of Computer Programm				
mocha	<a href="https://github.com">https://github.com</a>	stable	Sanjay Gupta	accum	8	8																	vhdl	29	processor	Y	asm	N	64K	64K	Y	31		2018						8-bit microcontroller developed at NIIT University, course materials include full RTL				
moncky	<a href="https://github.com">https://github.com</a>	stable	Kris Demuyne	RISC	16	16	zu-3e	James no me	768	280	6				250		##	v21.1	0.67	1.0	218.1	X	X	schem	36	moncky3	Y	yes	N	64K	64K	N	32	16	2020	2021	<a href="https://hackaday.com">https://hackaday.com</a>				also has verilog			
moncky	<a href="https://github.com">https://github.com</a>	stable	Kris Demuyne	RISC	16	16	zu-3e	Kris Demuyne	clock	1196	523	6	33	78			##	v21.1	0.67	1.0	43.8	X	X	schem	36	top	Y	yes	N	64K	64K	N	32	16	2020	2021	<a href="https://hackaday.com">https://hackaday.com</a>				from 16x65K to 64K RAM	two phase clock, ALU & mem have own phase		
moncky	<a href="https://github.com">https://github.com</a>	stable	Kris Demuyne	RISC	16	16	artix-7	Kris Demuyne	1376		6	33	10				##	v21.1	0.67	1.0	4.9	X	X	schem	36	top	Y	yes	N	64K	64K	N	32	16	2020	2021	<a href="https://hackaday.com">https://hackaday.com</a>				intended as educational, all original	IO: VGA, P2, SPI, SD		
mor1lx	<a href="https://github.com">https://github.com</a>	stable	Julius Baxter	OpenRISC	32	32	kintex-7	James Brakef	2718		6	3	3	217			##	14.7	1.00	1.0	80.0	X	verilog	48	mor1lx	Y	yes	N	4G	4G	Y			32		2012	2021	<a href="https://www.you">https://www.you</a>				lots of configuration parameters	considered best openisc design	
mix-fpga	<a href="https://github.com">https://github.com</a>	stable	Anthony Green	RISC	32	32	aria-2	James missing module			A						##	q18.0	1.00	1.0			verilog	16	moxie	Y	yes	N	4G	4G	Y			16		2009	2017	<a href="https://github.com">https://github.com</a>				four read, two write register file missing		
moxielite	<a href="https://github.com">https://github.com</a>	stable	Anthony Green	RISC	32	32	kintex-7	James Brakef	3159		6	3	152				##	14.7	1.00	1.0	48.0	X	vhdl	11	moxielite_wb				4G	4G	Y			16		2009	2017	<a href="https://github.com">https://github.com</a>						
moxielite	<a href="https://github.com">https://github.com</a>	stable	Anthony Green	RISC	32	32	aria-2	James Brakef	2696		A	4	93				##	q18.0	1.00	1.0	34.6	X	vhdl	11	moxielite				4G	4G	Y			16		2009	2017	<a href="https://github.com">https://github.com</a>						
mpdma	<a href="https://opencores.org">https://opencores.org</a>	beta	quickwayne	ublaize	32	32	kintex-7	James Brakefield									##	14.7	1.00	1.0			Y	perl			Y	asm	N	4G	4G	Y			32		2006	2009					Soft MultiProcessor on FPGA	Perl gens *.xmp, mhs, mss & ucf files
mpmroz	<a href="http://www.bits.com">http://www.bits.com</a>	stable	beta	stack	16	16	kintex-7	James schematic									##	14.7	1.00	1.0			schematic			Y	asm	N	32K					1999	2007	<a href="https://groups.google.com">https://groups.google.com</a>				little documentation, CPLD implement	*.1 schematics, also mpro23			
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>				Mostly harmless Reduced Instruction	Cray-1 vector inst, also a1 variant, LLVM support			
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>				MC1 variant web page	logic that can output a 1920x1080@60 video		
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y	asm	Y	4G	4G	Y	68	32	2018	2023	<a href="https://www.bits.com">https://www.bits.com</a>							
mrisc32	<a href="https://github.com">https://github.com</a>	alpha	Marcus Geelnaard	RISC	32	32																	Y	vhdl	36	mc1	Y																	

uP, all soft folder	opencores or primary link	status	author	style / clone	date	FPGA	report	com ents	LUTs ALUT	Dff	LUT? mult	blk ram	F max	date	tool ver	MIPS /inst	kbits /inst	kips /LUT	keys /LUT	ven dgr	src dgr	#src files	top file	tool chng	flg pt	max dat	max inst	byte adrs	mem mod	adr reg	# pipe	line reg	start year	last revis	secondary web link	note worthy	comments		
opc-opc8cpu	<a href="https://github.com/JamesBrake/opc8cpu">https://github.com/JamesBrake/opc8cpu</a>	stable	revaldinho	RISC	16	16	kintex-7	James Brake	450	6			222	##	14.7	0.67	2.0	165.4	X	verilog	2	opc8cpu	Y	asm	N	64K	64K	N	27	4	16	2017	2021	<a href="https://revaldinho.github.io/2017/07/01/opc8cpu/">https://revaldinho.github.io/2017/07/01/opc8cpu/</a>	OPCE based on OPCS15, more inst	see hackaday One Page Computing Challenge			
opc-opc7cpu	<a href="https://github.com/JamesBrake/opc7cpu">https://github.com/JamesBrake/opc7cpu</a>	stable	revaldinho	RISC	32	16	kintex-7	James Brake	624	6			303	##	14.7	1.00	2.0	242.8	X	verilog	2	opc7cpu	Y	asm	N	1M	1M	N	32	5	16	2017	2021	<a href="https://revaldinho.github.io/2017/07/01/opc7cpu/">https://revaldinho.github.io/2017/07/01/opc7cpu/</a>	OPCT 32bit, based on OPCS15, more inst	see hackaday One Page Computing Challenge			
opc-opc8cpu	<a href="https://github.com/JamesBrake/opc8cpu">https://github.com/JamesBrake/opc8cpu</a>	beta	revaldinho	RISC	24	24	kintex-7	James no tes	516	6			323	##	14.7	0.80	2.0	250.1	X	verilog	1	opc8cpu	Y	asm	N	16M	16M	N	32	4	16	2017	2021	<a href="https://revaldinho.github.io/2017/07/01/opc8cpu/">https://revaldinho.github.io/2017/07/01/opc8cpu/</a>	OPCS 24bit, based on OPCS15, more inst	see hackaday One Page Computing Challenge			
opc-opc8cpu	<a href="https://github.com/JamesBrake/opc8cpu">https://github.com/JamesBrake/opc8cpu</a>	stable	revaldinho	accum	8	16	kintex-7	James Brake	101	6			526	##	14.7	0.15	4.0	195.4	X	verilog	2	opc8cpu	Y	asm	N	256	2K	Y	13	3		2017	2021	<a href="https://revaldinho.github.io/2017/07/01/opc8cpu/">https://revaldinho.github.io/2017/07/01/opc8cpu/</a>	OPCI one page computer for CPLD	see hackaday One Page Computing Challenge			
open8 urisc	<a href="https://github.com/JamesBrake/open8">https://github.com/JamesBrake/open8</a>	stable	Kirk Hays, Jshamlet	RISC	8	8	kintex-7	James Brake	691	6	1		263	##	14.7	0.33	1.0	125.6	X	vhdl	9	Open8	Y	yes	N	64K	64K	Y				8	2006	2023	<a href="https://www.open8.com/">https://www.open8.com/</a>	accum & 8 regs, clone of Vautomaution u8RISC processor, in use			
open8	<a href="https://github.com/JamesBrake/open8">https://github.com/JamesBrake/open8</a>	stable	T-Head Semiconductor	risc-v	32	32																																	
openfire_core	<a href="https://github.com/JamesBrake/openfire_core">https://github.com/JamesBrake/openfire_core</a>	stable	Alex Marschner, Steph	uBlaze	32	32	kintex-7	James Brake		6						14.7	0.33	1.0				12	openfire	Y	yes	N	4G	4G	Y			32	2007	2009	<a href="https://www.openfire.org/">https://www.openfire.org/</a>	OpenFire Processor Core	"FPGA Proven"		
openfire2	<a href="https://github.com/JamesBrake/openfire2">https://github.com/JamesBrake/openfire2</a>	stable	Antonio Anton	uBlaze	32	32	kintex-7	James Brake	1201	6	3	2	105	##	14.7	1.00	1.0	87.4	X	Y	verilog	27	openfire	Y	yes	N	4G	4G	Y			32	2007	2012	<a href="https://www.openfire.org/">https://www.openfire.org/</a>	"FPGA Proven"	derived from Stephen Craven's OpenFire		
opengateware	<a href="https://github.com/JamesBrake/opengateware">https://github.com/JamesBrake/opengateware</a>	stable	z80	8	8																																		
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	compatible Congo Bongo/Tip Top arc	several others at opengateware			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	near cycle accurate	performance spreadsheet			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	both FPGA & ASIC, very many source files	data is for single secretblaze			
openm3430	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm3430</a>	stable	Oliver Girard	MSP430	16	16	stratix-3	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	64K	64K	Y			16	2009	2018	<a href="https://github.com/JamesBrake/openm3430">https://github.com/JamesBrake/openm</a>					



[illegible]

uP, all soft folder	opencores or primary link	status	author	style / clone	date	FPGA	reporter	com	com	LUTs ALUT	Dff	LUTs	mults	blk ram	F max	date	MIPS /inst	clks /inst	KIPS /LUT	core	src	#src files	top file	tool	flg pt	max dat	max inst	byte adrs	mem	adr mod	# pipe reg	line	start year	last	revis	secondary web link	note worthy	comments							
riscv_plicv32	<a href="https://github.com/CliffordWolf">https://github.com/CliffordWolf</a>	beta	Clifford Wolf	risc-v	32	32	GW1NR9	jean-louis	large	8594	5278	4	2	32	27	##	1.00	3.0	1.0	X	verilog	1	plicv32	Y	yes	N	4G	4G	Y			32	2016	2022	<a href="https://www.cmc.com">https://www.cmc.com</a>	minimal features, soc options	includes all peripherals								
riscv_plicv32	<a href="https://github.com/CliffordWolf">https://github.com/CliffordWolf</a>	beta	Clifford Wolf	risc-v	32	32	Clifford small	jean-louis	small	761	442	6				##	v16.2	1.00	3.0	198.9	X	verilog	1	plicv32	Y	yes	N	4G	4G	Y			32	2016	2022		minimal features, soc options	LUTs & Fmax for Kintex, Virtex & Ultrascale+							
riscv_pilo	<a href="https://github.com/HosseiniAskari">https://github.com/HosseiniAskari</a>		Hosseini Askari	risc-v	32	32	ZCU102	Hosseini	include	201079		6	##	###	250					X	system	31	rv32_core	Y	yes	N	4G	4G	Y			32	8	2020	2022	<a href="https://barvinco.com">https://barvinco.com</a>	RISC-V Barrel Processor for Deep Neu	has NN accelerator							
riscv_potato	<a href="https://github.com/KristianSkordal">https://github.com/KristianSkordal</a>	beta	Kristian Skordal	risc-v	32	32	kintex-7	James Brake		2467		A			116	##	14.7	1.00	1.0	47.1	X	B	vhdl	24	pp_core	Y	yes	N	4G	4G	Y	30	32	2014	2020		risc-v integer only, no mult	"rocket-core" version at risc.org							
riscv_pulpino	<a href="https://github.com/AndreasKruer">https://github.com/AndreasKruer</a>	untested	Andreas Kruer	risc-v	32	32	arria-2	James	missing files			A				##	q18.0					system	9		Y	yes	N	4G	4G	Y		32	2015	2020	<a href="http://www.pulp-platform.org">http://www.pulp-platform.org</a>	pulpissimo is single core "pulp" with interest in non-risc ISA expansion									
riscv_reboot	<a href="https://github.com/RobertBaruch">https://github.com/RobertBaruch</a>	pre alpha	Robert Baruch	risc-v	32	32															python	8		Y	yes	N	4G	4G	Y	45	32	2020			<a href="https://www.yourkit.com">https://www.yourkit.com</a>	work in progress, has 60 minute video on design issues									
riscv_reinder	<a href="https://github.com/pulserain.com">https://github.com/pulserain.com</a>	untested	pulserain.com	risc-v	32	32															AL	verilog		Y	yes	N	4G	4G	Y	45	32	4	2018	2018	<a href="https://riscv.org">https://riscv.org</a>	RISC-V contest prize									
riscv_reonv	<a href="https://github.com/lcbc4">https://github.com/lcbc4</a>		Lucas Castro	risc-v	32	32	spartan-6	Wajih Youssef		3370		6			133		1.00	1.0	39.4					Y	yes	N	4G	4G	Y	45	32		2018			<a href="https://www.hindol.com">https://www.hindol.com</a>	Lightweight Cryptographic Instruction	risc-v version on Leon3 tools							
riscv_riscboy	<a href="https://github.com/WrenJorg">https://github.com/WrenJorg</a>		Luke Wren	risc-v	32	32															verilog	54	riscboy.fr	Y	yes	N	4G	4G	Y	45	32	2018	2021			<a href="https://github.com/hindol">https://github.com/hindol</a>	portable games console design, PCB design, see riscv_hazard3&5								
riscv_rocket	<a href="https://github.com/AndrewWaterman">https://github.com/AndrewWaterman</a>		Andrew Waterman	risc-v	32	32															Y	scala		Y	yes	N	4G	4G	Y		32	2016	2018												
riscv_rp32	<a href="https://github.com/IzlokJeran">https://github.com/IzlokJeran</a>	alpha	Izlok Jeran	risc-v	32	32															system	28	r5p-mouse	Y	yes	N	4G	4G	Y		32										four variants including single cycle, m	synthesis collapse			
riscv_rpu	<a href="https://github.com/ColinRiley">https://github.com/ColinRiley</a>	untested	Colin Riley	risc-v	32	32	artix-7	Colin Riley		3291		6	12	1	100	##	14.7	1.00	1.0	30.4			vhdl	14	core	Y	yes	N	4G	4G	Y		32	2015	2020	<a href="http://labs.dominic">http://labs.dominic</a>	Series of 16 tutorials on uP design, w	RPU uP, TPU now discarded							
riscv_rsd	<a href="https://github.com/SusumuMasumoto">https://github.com/SusumuMasumoto</a>	untested	Susumu Masumoto	risc-v	32	32	zynq			28166		6			90			1.00	1.0	3.2		system	verilog	Y	yes	N	4G	4G	Y		32									RISC-V out-of-order superscalar proc	can be synthesized for small FPGAs				
riscv_rtd4	<a href="https://github.com/maturemicrosemi">https://github.com/maturemicrosemi</a>	mature	microsemi	risc-v	32	32																	Y	yes	N	4G	4G	Y		32	2018	2020	<a href="https://github.com">https://github.com</a>	risc-v for actel FPGAs, tcl files only	based on rocket chip										
riscv_rudolv	<a href="https://github.com/bobbiJorg">https://github.com/bobbiJorg</a>		Jörg Mische	risc-v	32	32	kintex-7	Jörg Mische		545		6			200	##	14.7	1.00	1.0	367.0	ALM	verilog	4	pipeline	Y	yes	N	4G	4G	Y	32	5	2021									RISC-V processor for real-time system	all files in one directory		
riscv_rv01_cor	<a href="https://opencores.org">https://opencores.org</a>	stable	Stefano Tonello	risc-v	32	32	kintex-7	James Brake		13997		6	4	62	130	##	14.7	1.00	1.0	9.3	X	vhdl	65	rv01_self	Y	yes	N	4G	4G	Y		32	2015	2017								two self test tops			
riscv_rv12	<a href="https://github.com/AntoniRosaLogic">https://github.com/AntoniRosaLogic</a>	untested	Rosa Logic BV	risc-v	32	32	arria-2	James Brake				A				##	q18.0					vhdl	16	rv16poc	Y	yes	N	4G	4G	Y	33	32	2019	2023								Small 16 bit CPU based on RISC-V RV32	reduced version of Actel RISC-V7		
riscv_rv16poc	<a href="https://github.com/XinbinKim">https://github.com/XinbinKim</a>		Xinbin Kim	risc-v	32	32															A	verilog	17		Y	yes	N	4G	4G	Y		32									RV32IMC processor core, which has a new pipeline with "3+N" stages				
riscv_rv3n	<a href="https://github.com/CS88AlexandreJoannou">https://github.com/CS88AlexandreJoannou</a>		Alexandre Joannou	risc-v	32	32																bluesp	33		Y	yes	N	4G	4G	Y		32									descript of the RISC-V instruction set in Bluespec, requires bluespec, no verilog code				
riscv_scarv-cpu	<a href="https://github.com/scarvDanielPage">https://github.com/scarvDanielPage</a>	untested	Daniel Page	risc-v	32	32	arria-2	James Brake				A				##	q18.0					Y	verilog	31	frv_core	Y	yes	N	4G	4G	Y		32	2019	2020	<a href="https://www.ukr">https://www.ukr</a>	side channel hardened, no cache, branch prediction or virtual memory, research pro								
riscv_scr1	<a href="https://github.com/Syntacore">https://github.com/Syntacore</a>	untested	Syntacore	risc-v	32	32																system	47	scr1_top	Y	yes	N	4G	4G	Y		32	2017	2018	<a href="http://syntacore.com">http://syntacore.com</a>										
riscv_scr1	<a href="https://github.com/Syntacore">https://github.com/Syntacore</a>	untested	Syntacore	risc-v	32	32																system	47	scr1_top	Y	yes	N	4G	4G	Y		32	2017	2021	<a href="http://syntacore.com">http://syntacore.com</a>										
riscv_serv	<a href="https://github.com/OlofKindgren">https://github.com/OlofKindgren</a>		Olof Kindgren	risc-v	32	32	ice40	Olof Kindgren		198	164	4			32	##	1.00	32.0	5.1	L	verilog	63	serv_top	Y	yes	N	4G	4G	Y	45	32	2018	2023	<a href="https://riscv.org">https://riscv.org</a>	RISC-V contest prize, 1-bit ALU	<a href="https://github.com/olofx/corescore">https://github.com/olofx/corescore</a>									
riscv_serv	<a href="https://github.com/OlofKindgren">https://github.com/OlofKindgren</a>		Olof Kindgren	risc-v	32	32	cyclone10	Olof Kindgren		239	164	4			0.5	80	##	1.00	32.0	10.5	I	verilog	63	serv_top	Y	yes	N	4G	4G	Y	45	32	2018	2023	<a href="https://riscv.org">https://riscv.org</a>	<b>smallest risc-v core, many boards</b>	<a href="https://github.com/olofx/corescore">https://github.com/olofx/corescore</a>								
riscv_serv	<a href="https://github.com/OlofKindgren">https://github.com/OlofKindgren</a>		Olof Kindgren	risc-v	32	32	vu37p	Olof Kindgren		125	164	6			0.5	125	##	1.00	32.0	31.3	X	verilog	63	serv_top	Y	yes	N	4G	4G	Y	45	32	2018	2023	<a href="https://riscv.org">https://riscv.org</a>	6K cores in vu37p, reg-file in blk-RAM	<a href="https://github.com/olofx/corescore">https://github.com/olofx/corescore</a>								
riscv_shakti	<a href="https://github.com/IITMadras">https://github.com/IITMadras</a>	untested	IIT Madras	risc-v	32	32																bluesp	25		Y	yes	N	4G	4G	Y		32	3	2014	2021	<a href="https://shakti.org">https://shakti.org</a>	"8 different riscv cores, Madras India	several web sites & datings							
riscv_sifive	<a href="https://www.sifive.com">https://www.sifive.com</a>	asic	asic	risc-v	32	32																proprietary		Y	yes	N	4G	4G	Y		32									ASIC IP house, 32-bit "freedom" core	free Artix-7 bitstream				
riscv_sifive	<a href="https://www.sifive.com">https://www.sifive.com</a>	asic	asic	risc-v	64	32																proprietary		Y	yes	N	4G	4G	Y		32									ASIC IP house, 64-bit "freedom" core	free Artix-7 bitstream				
riscv_snitch	<a href="https://github.com/WIPBerkeley">https://github.com/WIPBerkeley</a>		Florian Zaruba	risc-v	32	32																system	87	snitch	Y	yes	N	4G	4G	Y		32									single-stage, single-issue, in-order RISC-V core (RV32i or RV32E), 32-bit integer and c				
riscv_sodor	<a href="https://github.com/MertenMaik">https://github.com/MertenMaik</a>	untested	Uten Berkeley	risc-v	32	32																scala		Y	yes	N	4G	4G	Y		32									1, 2, 3 and 5 stage pipe versions					
riscv_spu32	<a href="https://github.com/RafaelCalçada">https://github.com/RafaelCalçada</a>	untested	Merten Maik	risc-v	32	32																verilog	21	steel_top	Y	yes	N	4G	4G	Y		32	2019	2021	<a href="https://giters.com">https://giters.com</a>	actively being developed									
riscv_steel	<a href="https://opencores.org">https://opencores.org</a>		Rafael Calçada	risc-v	32	32	zu-2e	James Brake		1775		6			208	##	v19.2	1.00	1.0	117.4		verilog	21	steel_top	Y	yes	N	4G	4G	Y		32	3	2020									github version has vivado proj	under grad thesis	
riscv_steel	<a href="https://github.com/RafaelCalçada">https://github.com/RafaelCalçada</a>		Rafael Calçada	risc-v	32	32	artix-7-3	James Brake		1784		6			116	##	v19.2	1.00	1.0	65.0		verilog	21	steel_top	Y	yes	N	4G	4G	Y		32	3	2020									github version has vivado proj	under grad thesis	
riscv_swnv	<a href="https://github.com/WesternDigital">https://github.com/WesternDigital</a>	untested	Western Digital	risc-v	32	32	ZCU102	Western	high L	30126		6	4	62	100			1.00	0.5	6.6		system	verilog	Y	yes	N	4G	4G	Y		32	2019	2020	<a href="https://blow-west.com">https://blow-west.com</a>	9 stage pipe, dual issue	risc-v Soc for fpga, riscv_swnv eh1 fpga now									
riscv_taiga	<a href="https://github.com/EricMatthews">https://github.com/EricMatthews</a>	stable	Eric Matthews	risc-v	32	32	zynq			1551					1	123		1.00	1.0	79.3	IX	system	46		Y	yes	N	4G	4G	Y		32	2017	2022	<a href="https://poets-pro.com">https://poets-pro.com</a>	TAIGA: A new RISC-V soft-processor f	33% smaller & 39% faster than LEON3								
riscv_tinsel	<a href="https://github.com/GhaithTarawneh">https://github.com/GhaithTarawneh</a>		Ghaith Tarawneh	risc-v	32	32																bluespec	verilog		Y	yes	N	4G	4G	Y		32									message-passing architecture designed for FPGA clusters				
riscv_uccode	<a href="https://github.com/andriemile">https://github.com/andriemile</a>			riscv	32	32									4			1.00	3.0			system	14	systemTop	Y	yes	N	4G	4G	Y		32									micro-coded, 3-4 clocks/inst, base integer ISA				
riscv_uriscv	<a href="https://github.com/ultraembedded">https://github.com/ultraembedded</a>		ultra embedded	risc-v	32	32												1.00	2.0			verilog	7	riscv_core	Y	yes	N	4G	4G	Y		32									Simple, small, multi-cycle 32-bit RISC-V CPU implementation				
riscv_urv-core	<a href="https://github.com/TomaszWlostowski">https://github.com/TomaszWlostowski</a>	error	Tomasz Wlostowski	risc-v	32	32	kintex-7	James	missing files							##	14.7	1.00	1.0			verilog		Y	yes	N	4G	4G	Y		32	2015	2015												
riscv_vanilla	<a href="https://github.com/BenMarshall">https://github.com/BenMarshall</a>	verified	Ben Marshall	risc-v	32	32	zu-5e	James	IO lim	2422		6				##	v21.1	1.00	2.0			verilog	26	frv_cpu_a	Y	yes	N	4G	4G	Y		32	5	2019									"toy" 5 stage RISC-V CPU, implementing the rv32imc		
riscv_vanilla	<a href="https://github.com/BenMarshall">https://github.com/BenMarshall</a>	verified	Ben Marshall	risc-v	32	32	artix-7	Ben Marshall		2422		6			150			1.00	2.0	31.0		verilog	26	frv_cpu_a	Y	yes	N	4G	4G	Y		32	5	2019									"toy" 5 stage RISC-V CPU, implementing the rv32imc		
riscv_vexriscv	<a href="https://github.com/CharlesPapon">https://github.com/</a>																																												

uP_all_soft folder	opencores or primary link	status	author	style / clone	date of inst	inst size	FPGA	repor ter	com ents	LUTs ALUT	Dff	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks /inst	KIPS /LUT	inst dor	src code	#src files	top file	top file obj	tool chall	flg pt	max dat	max inst	byte adrs	inst mem	adr mod	# reg	line year	start year	last revis	secondary web link	note worthy	comments					
simple-v	<a href="https://libre-soc.org/docs">https://libre-soc.org/docs</a>		Luke Leighton	RISC	64	32																python	2	single_cyc_mips	Y	Y	64K	64K	Y			32	2018	2022	<a href="https://libre-soc.org/docs">https://libre-soc.org/docs</a>	Scalable Vectors for Power ISA	has the respect of Mitch Alsop						
single_cyc_mips	<a href="https://www.fpgastudent.com/p/verilog-project.html">https://www.fpgastudent.com/p/verilog-project.html</a>		Van Loi Le	MIPS	16	16																verilog	30	AlvarezPajaro	Y	Y	4G	4G	Y			2019	2019	<a href="https://www.fpgastudent.com/p/verilog-project.html">https://www.fpgastudent.com/p/verilog-project.html</a>	Scalable Vectors for Power ISA	has the respect of Mitch Alsop							
single-cyc-cpu-slurm	<a href="https://github.com/mature">https://github.com/mature</a>		Victor A Pajaro	MIPS	32	32																Y	verilog	54	slurm16	Y	asm	N	64K	64K	Y	20	16	2022				nice schematic and clear description, course work					
socdpm	<a href="https://github.com/james">https://github.com/james</a>		James Sharp	RISC	16	16																Y	verilog	34	socdpm8	Y	asm	N	32K	32K	Y	8	2019	2019					SLURM16 SoC - Slightly Useful RISC NVideo console on-chip made for the IC				
soc280	<a href="http://sowerbutts">http://sowerbutts</a>	stable	Will Sowerbutts	280	8	8	spartan-6	James	constr	2568		6		15	93	##	14.7	0.33	3.0	4.0	X	Y	verilog	25	top_level	Y	yes	N	64K	64K	Y			2013	2014					SoC implementation of a PDP-8/i for includes extended ALU			
sofawcore	<a href="https://opencores.org/prj">https://opencores.org/prj</a>		Andras Pal	AVR	8	16	atxtrix-7.3															XL	Y	verilog	14	top	Y	yes	N	64K	64K	Y			2019	2023	<a href="https://szofi.net/">https://szofi.net/</a>	based on Daniel Wallner's T80, for Papilio Pro board					
sofcore-cpu	<a href="https://github.com/Aymel">https://github.com/Aymel</a>		Aymen Sekhri	RISC	32	16																I	Y	verilog	15	control_u	Y	asm	N	4G	4G	Y	32	7	2019	2020					full implementation of AVR 2-stage pipeline variants: VR2, AVR2.5, AVR3, AVR4 & AVR5		
sofpc	<a href="https://github.com/alemad">https://github.com/alemad</a>		Michael S	Nios II	32	32	cyclone-1	Micha	block	613		4		1	180	q17.1	1.00	5.0	58.9				Y	verilog	13	nios2ee	Y	yes	opt	4G	4G	Y			2019	2020					course project, seven "x86" registers, 32-bit immediates, multi-cycle design		
spam-1	<a href="https://github.com/JohnL">https://github.com/JohnL</a>		John Lonergan	vlw	8	48																	Y	verilog	263	W1	N	Y						2019	2023	<a href="https://hackaday">https://hackaday</a>	nine variations in attempt to improve 16-bit ALU						
sparc64soc	<a href="https://github.com/alpha">https://github.com/alpha</a>		Dmitry Rozhddestvenski	SPARC	64	32	kintex-7.3	James	errors			6				##	14.7	2.00	1.0			Y	verilog	263	W1	N	Y						2019	2020					8-bit CPU Hardware Implementation				
spartanmc	<a href="http://www.spa">http://www.spa</a>	stable	Falk Hassler	RISC	18	18	kintex-7.3	James	Brakef	853		6	1	2	120	##	14.7	0.67	1.0	94.6	X	Y	verilog	38	spartanmc	Y	asm	N	64K	64K	Y			2012	2014					work in progress with no progress			
sp-1586	<a href="https://github.com/">https://github.com/</a>		Lini Mestiar	x86	32	8	kintex-7.3	James	Brakef	32144		6	4	28	73	##	14.7	1.00	2.0	1.1	X	Y	verilog	37	top_sys	Y	yes	Y	4G	4G	Y			2016	2016	<a href="http://img.youtube.com/vi/2W1guyhCtUe/0">http://img.youtube.com/vi/2W1guyhCtUe/0</a>	SPARC like register windows	ISA at doc/specs/spu-mark-ii.md					
spu-mark-ii	<a href="https://github.com/">https://github.com/</a>		WIP	Felix Queiñer	stack	16	16																Y	verilog	37	soc	Y	N	64K	64K	Y	34		2020	2023	<a href="https://ashet.com">https://ashet.com</a>	gate level dsgn, vivado project also	variants: VR2, AVR2.5, AVR3, AVR4 & AVR5					
src	<a href="https://github.com/">https://github.com/</a>	untested	Heuring & Jordan	RISC	32	32																	Y	verilog	37	soc	Y	N	64K	64K	Y	34		2020	2023	<a href="https://www.zeep">https://www.zeep</a>	micro-code ISA stack machine	also Kilts cpt17 Adv FPGA dsgn					
ssboc	<a href="https://opencores.org/">https://opencores.org/</a>	stable	Rodney Sinclair	forth	8	9	kintex-7	Rodney	Sinclair	196		6			474	14.7	0.33	1.0	797.9			ILX	Y	verilog	3	core	Y	asm	N	Y	1K	8K	Y	41	3	2012	2020	<a href="https://github.com/">https://github.com/</a>	book by Heuring & Jordan	inst after branch/call/rtn always execs			
sspu	<a href="https://github.com/redos">https://github.com/redos</a>		Rodney Sinclair	8085	8	16																X	Y	verilog	20	board	asm	N	64K	64K	Y	5		2022	2022	<a href="https://archive.org">https://archive.org</a>	SAP-1 (Simple-As-Possible) architecture	minimal subset of 8085					
stack_machine	<a href="http://people.ee">http://people.ee</a>	stable	Bruce R. Land	forth	16	5	cyclone10	James	Brakef	5101		4	6	29	66	##	q18.0	0.67	0.3	25.9	X	Y	verilog	9	VGA_sram	Y	asm	N	64K	4K	N			2009	2011	<a href="https://people.ee">https://people.ee</a>	Python program generates the Verilog	VGA output, uses Nakano's tiny_cpu					
stack-cpu	<a href="https://github.com/Anet">https://github.com/Anet</a>		Arlet Ottens	stack	16	16																X	Y	verilog	2	cpu	asm	N	64K	64K	N	23		2017	2017					3 or 4 stacks, local/store with stack d			
stacks-16-bit	<a href="https://github.com/crsil">https://github.com/crsil</a>		RISC	stack	16	16																X	Y	verilog	36	cpu	asm	N	64K	64K	Y			2022	2022	<a href="https://www.instr">https://www.instr</a>	digital schematic, TTL & 3 layer bread	pictures of 3 layer breadboard					
storm_core	<a href="https://opencores.org/">https://opencores.org/</a>		Stephan Nolting	ARM7	32	32	kintex-7.3	James	Brakef	2312		6	3		179	##	14.7	1.00	1.0	77.4	X	Y	verilog	16	core	Y	yes	N	4G	4G	Y			32	8	2011	2014					8 D caches not compiled	
storm_soc	<a href="https://opencores.org/">https://opencores.org/</a>		Stephan Nolting	ARM7	32	32	kintex-7.3	James	Brakef	3514		6	3	4	159	##	14.7	1.00	1.0	45.2	X	Y	verilog	40	storm_top	Y	yes	N	4G	4G	Y			32	8	2012	2015					cache & no peripherals	
streamer16	<a href="http://www.ulit">http://www.ulit</a>	stable	Myron Plichota	forth	16	3	kintex-7.3	James	Brakef	143		6			417	##	14.7	0.20	1.2	485.6	X	Y	verilog	8	streamer	Y	yes	N	64K	64K	N	8	2	2001	2001	<a href="http://www3.sym">http://www3.sym</a>	STORM SoC	2nd web adf non-functional					
sub86	<a href="https://opencores.org/">https://opencores.org/</a>		Jose Rissetto	x86	16	8	kintex-7.3	James	Brakef	1916		6			172	##	14.7	0.67	3.0	20.1	X	Y	verilog	1	sub86	Y	yes	N	64K	64K	Y			7	2012	2013					MIPS/inst reduced		
suite-16	<a href="https://github.com/mosli">https://github.com/mosli</a>		Ken Boak	accum	16	8																X	Y	verilog	1	ssrv_top	Y	yes	N	4G	4G	Y			32	2019	2020					very small x86 subset core	
super-scalar-risc	<a href="https://github.com/riscv">https://github.com/riscv</a>		Li Xinbing	risc-v	32	32																	Y	verilog	15	ssrv_top	Y	yes	N	4G	4G	Y			32	2019	2020					Digital schematic, version of sweet-16	
supersmall	<a href="http://www.eed">http://www.eed</a>	stable	Michael Ritchie	RISC	32	32	stratix-3	Michael	Ritch	207		A	2+8	126	##	q9.0	1.00	16.0	38.1			I	Y	verilog	11	wf68K00f	Y	yes	N	4G	4G	Y			2005	2009					Super-scalar out-of-order RV32IMC		
suska-110	<a href="http://www.exp">http://www.exp</a>	beta	Michael Forster	68000	16	16	arria-2	Michael	Forster	7388		A			55	##	q13.1	0.67	4.0	1.3			I	Y	verilog	11	wf68K00f	Y	yes	N	4G	4G	Y			16	2003	2013					2-bit serial, Mostly MIPS-1 compliant
suslik	<a href="https://opencores.org/">https://opencores.org/</a>		Goran Dakov	RISC	32	32	kintex-7.3	James	missing file(s)			6				##	14.7	1.00	1.0				Y	verilog	4	cpu	prasm	Y	yes	N	4G	4G	Y			2015	2016					for use as an Atari ST	
sweet32	<a href="https://opencores.org/">https://opencores.org/</a>		Valentin Angelovski	MIPS	32	16	kintex-7.3	James	Brakef	1050		6	1		142	##	14.7	1.00	1.0	135.1	X	Y	verilog	2	Sweet32	Y	yes	N	4G	4G	Y	26		16	2014	2015					"arithmetic core"		
sweet32	<a href="https://opencores.org/">https://opencores.org/</a>		Valentin Angelovski	MIPS	32	16	kintex-7.3	James	Brakef	1797		6	1	2	185	##	14.7	1.00	1.0	103.1	X	Y	verilog	28	Sweet32	Y	yes	N	4G	4G	Y	26		16	2014	2015					targets MACHXO2, no RAM		
sweet32	<a href="https://opencores.org/">https://opencores.org/</a>		Valentin Angelovski	MIPS	32	16	kintex-7.3	James	Brakef	1177		6	1		116	##	14.7	1.00	1.0	98.8	X	Y	verilog	2	Sweet32	Y	yes	N	4G	4G	Y	26		16	2014	2015					targets MACHXO2, DDR RAM		
swisp	<a href="https://www.ipd">https://www.ipd</a>	patented	Othman Ahmad	RISC	8+	8+																	Y	verilog	10	swt16-top	Y	asm	N	Y	64K	64K	Y	31	16	5	2020				targets MACHXO2, no RAM		
swt16	<a href="https://github.com/capita">https://github.com/capita</a>		captaindane	RISC	16	16																	Y	verilog	10	swt16-top	Y	asm	N	Y	64K	64K	Y	31	16	5	2020				clock divider to Sweet32_v1_core		
sxp	<a href="https://opencores.org/">https://opencores.org/</a>		Sam Gladstone et al	RISC	32	32																	Y	verilog	12	sxp	asm	N	4G	4G	Y			32	2001	2009					targets MACHXO2, no RAM		
symphony	<a href="http://www.ece">http://www.ece</a>	beta	Jason Yu	verct	32	32																	Y	verilog	47	vpu_top	Y	yes	N	256	2K	Y			2007	2008					patent, "simplest scalable" data/inst		
synoid12	<a href="https://github.com/peki">https://github.com/peki</a>	stable	Miguel Angel Ajo Pelayo	PIC12	8	12	kintex-7.3	James	Brakef	474		6		1	197	##	14.7	0.33	1.0	136.8	IX	Y	verilog	7	synoid12	Y	yes	N	256	2K	Y			2011	2011					template for dsgn configuration of uP			
sys_180x	<a href="https://github.com/peki">https://github.com/peki</a>		Zoltan Pekic	1802	8	8																X	Y	verilog	65	CP180X	Y	yes	N	64K	64K	Y	100		2020	2020	<a href="https://projects.ni">https://projects.ni</a>	16-bit, 5-stage RISC uP. RTL description in Verilog. Includes assembler, simulator, and	basic RISC				
sys_180x	<a href="https://github.com/peki">https://github.com/peki</a>		Zoltan Pekic	S2000	8	8	spartan-3	Zoltan	Pekic	1022	344	4				##	14.7	0.16				X	Y	verilog	26	EMZ1001	Y	asm	N	Y	128	4K	59			2022	2022	<a href="https://github.com/peki/MicroCodeCompile">https://github.com/peki/MicroCodeCompile</a>	vector addition to NIOS	bad weblink			
sys0800	<a href="https://github.com/">https://github.com/</a>	stable	Zoltan Pekic	TMS0800	4	12																	Y	verilog	26	sys0800	Y	yes	N	12	512				2019	2020					decoded 1802 using mcs ucode compil		
sys9080	<a href="https://github.com/">https://github.com/</a>	stable	Zoltan Pekic	8080	8	8																	Y	verilog	26	sys9080	Y	yes	N	64K	64K	Y			2017	2023	<a href="https://opencores.org/">https://opencores.org/</a>	recreation of Iskra EMZ1001 4-bit micro	no block ram? Picture of original chip				
system01	<a href="http://members">http://members</a>	beta	John Kent, David Burn	6801	8	8	kintex-7.3	James	Brakefield			6				##	14.7	0.33	4.0			Y	verilog	10	System05	Y	yes	N	64K	64K	Y			2003	2009					calculator chip, both T1 Datamath and			
system05	<a href="https://opencores.org/">https://opencores.org/</a>		John Kent, David Burn	6805	8	8	kintex-7.3	James	Brakef	834		6			204	##	14.7	0.33	4.0	20.2</																							



id	author	status	year	type / clone	data pt	FPGA	repor	com	LUTs ALUT	DFF	mult E	bik ram	F max	tool ver	MIPS /inst	clks /inst	KIPS /LUT	ver dor	SOC	src code	#src files	top file	doc	tool path	flg bit	max dat	max inst	byte adrs	# net #	ad reg	pipe len	start year	last revis	secondary web link	note worthy	comments		
totalcpu	<a href="https://opencores.org/view/alpha">https://opencores.org/view/alpha</a>	alpha	RISC	124	12	kintex-7	James Brakel	229			6	1	149	##	14.7	0.33	3.0	71.7	X	verilog	10	cpu	N	N	N	64K	64K	Y	25	3	8	2007	2009		data width 12 bits and up, no data memory			
tpu	<a href="https://github.com/ColinRiley">https://github.com/ColinRiley</a>	untested	RISC	16	16						6	1	149	##	14.7	0.33	3.0	71.7	X	vhdl	20	tpu	top	N	N	128	128	Y	25	3	8	2016	2022	<a href="https://domipueo">https://domipueo</a>	Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for educational purposes.			
ft-cpu	<a href="https://github.com/Moor">https://github.com/Moor</a>	untested	accum	4	4						6	1	127	##	14.7	0.33	4.0	5.3	IX	verilog	74	oc8051	to Y	Yes	N	64K	64K	Y	44	13	8	2011	2016	<a href="https://tinyapeo">https://tinyapeo</a>	4-bit accumulator, 7-bit PC, 2-7 bit index regs and a carry bit, 8 & 12-bit instructions includes peripherals			
turbo8051	<a href="https://github.com/WIP">https://github.com/WIP</a>	beta	Dinesh Annayya	8051	8	8	Kintex-7	James Brakel	1985			6	1	127	##	14.7	0.33	4.0	5.3	IX	verilog	74	oc8051	to Y	Yes	N	64K	64K	Y	44	13	8	2011	2016		Compact & Efficient Pipe'd 6809 up to masters thesis, full testbench, uncoded derived from Daniel Wallner's T80, ASIC implementations originally schematic based (Logisim)		
turbo80	<a href="https://github.com/GuyHutchinson">https://github.com/GuyHutchinson</a>	mature	Guy Hutchinson, Howar	280	8	8	Kintex-7	James Brakel	1207			6	1	182	##	14.7	0.33	3.0	16.6	IX	verilog	6	tv80n	Y	Yes	N	64K	64K	Y	44	13	8	2004	2018	<a href="https://github.com/DanielWallner">https://github.com/DanielWallner</a>	T80, ASIC implementations originally schematic based (Logisim)		
ucode cpu	<a href="http://minnie.tu">http://minnie.tu</a>	stable	Warren Tomco	RISC	16	16	atrx-7-3	James Brakel	6748			6	1	1	##	14.7	0.67	2.0		I	vhdl	16	cpu	Y	Yes	N	64K	64K	Y	16			2012	2015		MMU & caches		
ucore	<a href="https://github.com/steed Foster">https://github.com/steed Foster</a>	stable	MIPS	32	32	kintex-7	James Brakel	2469				1	231	##	14.7	1.00	1.0	93.5	X	verilog	25	ucore	Y	Yes	N	4G	4G	Y	12	2	7	2016	2017	<a href="https://github.com/UCPUvhd">https://github.com/UCPUvhd</a>	uS Educational on uCPUvhd inspired by x86 i586			
uvhdl	<a href="https://github.com/Daniel Roggen">https://github.com/Daniel Roggen</a>	stable	RISC	8	8	8	Kintex-7	James Brakel	91			6	1	118	##	14.7	0.33	2.0	20.8	X	verilog	29	core	Y	asm	N	256	64K	Y	12	2	7	2016	2017	<a href="https://github.com/UCPUvhd">https://github.com/UCPUvhd</a>	uS Educational on uCPUvhd inspired by x86 i586		
uos	<a href="https://opencores.org/view/daniel.roggen">https://opencores.org/view/daniel.roggen</a>	stable	Daniel Roggen	8	16	Kintex-7	James Brakel	441				6	70	##	14.7	0.33	3.0	67.4	X	vhdl	14	cpu	Y	Yes	N	64K	64K	Y	12	2	7	2014	2017	<a href="https://github.com/UCPUvhd">https://github.com/UCPUvhd</a>	uS Educational on uCPUvhd inspired by x86 i586			
up1232	<a href="http://www.dke">http://www.dke</a>	stable	Santiago de Pablo	RISC	8	16	Kintex-7	James Brakel	220			6	244	##	14.7	0.33	3.0	122.0	X	vhdl	3	up1232a	Y	N	64K	64K	Y	33	2	32	2000	2000		bare core, prog size 4K to 64K basic core is scorm, used by up3 & de2				
up3	<a href="https://people">https://people</a>	stable	Bruce Land	accum			cyclone2	Bruce Land	186			4	1	##	q8.0					I	verilog	1	de2	top	N	64K	64K	Y	33	2	32	2000	2000		basic core is scorm, used by up3 & de2			
urisc		errors	Farhad Mavaddat	RISC	16	16	Kintex-7	James Brakel	missing module			6				14.7	0.67	4.0		I	vhdl	31	urisc	Y	N	64K	64K	N	1			1987	2012	<a href="https://cs.uwaterloo">https://cs.uwaterloo</a>	Ultimate Reduced Inst Set Computer Un. Of Waterloo			
usimplez	<a href="https://github.com/PabloSalvadeo">https://github.com/PabloSalvadeo</a>	etal	accum	12	12	stratix-2	Pablo Salvadeo	48				4		134	q9.1	0.17	2.0	237.9	I	verilog	3	usimplez	cpu	N	512	512	N	8			2011		<a href="http://www.gt-di">http://www.gt-di</a>	part of university course, simplex+id has an index register				
utTA		stable	Hans Tiggeleer	TTA	16	16	Kintex-7	James Brakel	810			6	1	57	##	14.7	0.67	1.0	47.4	X	vhdl	23	uttt	strud	N	asm	N	1M	1M	Y	16			2008		<a href="http://www.ht-lab">http://www.ht-lab</a>	time triggered arch	bad weblink
v1_coldfire	<a href="https://www.silabs">https://www.silabs</a>	proprietary	Pextreme	68000	16	16	cyclone-3	freescale	5000			4		80	##	0.89	1.0	14.2	I	verilog	2	cpu	Y	Yes	N	4G	4G	Y	16			2008		<a href="https://github.com/silabs">https://github.com/silabs</a>	free for Altera	3500 LUTs on Stratix-III		
v586	<a href="https://opencores.org/view/jose.rissetto">https://opencores.org/view/jose.rissetto</a>	beta	Jose Rissetto	x86	32	8	zu-3e	James vivado defaults			6	12	16	102	##	v21.1	1.00	2.0		X	verilog	22	core	Y	Yes	N	1M	1M	Y				2014	2016	<a href="https://github.com/MMU&amp;caches">https://github.com/MMU&amp;caches</a>	MMU & caches, branch cache	<a href="https://www.youtube.com/channel/UCNbm8Bah54cv">www.youtube.com/channel/UCNbm8Bah54cv</a>	
v586	<a href="https://opencores.org/view/jose.rissetto">https://opencores.org/view/jose.rissetto</a>	beta	Jose Rissetto	x86	32	8	zu-3e	James Brakel	2282			6	12	16	102	##	14.7	1.00	2.0	2.3	X	verilog	22	v586	Y	Yes	N	1M	1M	Y				2014	2016	<a href="https://github.com/MMU&amp;caches">https://github.com/MMU&amp;caches</a>	MMU & caches, branch cache	<a href="https://www.youtube.com/channel/UCNbm8Bah54cv">www.youtube.com/channel/UCNbm8Bah54cv</a>
v6502	<a href="https://github.com/ryuko">https://github.com/ryuko</a>	untested	Ryu Kojiro	6502	8	8	zu-3e	James bare c	868	131		6		250	##	v21.1	0.33	3.0	31.7	X	vhdl	23	v6502	Y	Yes	N	64K	64K	Y				2019	2020	<a href="https://opencores.org/view/6502with+extras">https://opencores.org/view/6502with+extras</a>	6502 with extras: 16-bit stack pointer	<a href="https://www.youtube.com/watch?v=K3JH-f">www.youtube.com/watch?v=K3JH-f</a>	
v65816	<a href="https://github.com/Ryuko">https://github.com/Ryuko</a>	untested	Valerio Venturi	6502	8	8	cyclone-IV	Valerio Venturi	1693			4	25			0.33	3.0	1.6	I	vhdl	26	v6502	Y	Yes	N	64K	64K	Y				2011	2023	<a href="https://opencores.org/view/6502with+extras">https://opencores.org/view/6502with+extras</a>	6502 with extras: 16-bit stack pointer	<a href="https://www.youtube.com/watch?v=K3JH-f">https://www.youtube.com/watch?v=K3JH-f</a>		
v65816	<a href="https://github.com/Ryuko">https://github.com/Ryuko</a>	untested	Valerio Venturi	6502	8	8	cyclone-IV	Valerio Venturi	1693			4	25			0.33	3.0	1.6	I	vhdl	29	v65816	Y	Yes	N	64K	64K	Y				2011	2023	<a href="https://opencores.org/view/6502with+extras">https://opencores.org/view/6502with+extras</a>	6502 with extras: 16-bit stack pointer	<a href="https://www.youtube.com/watch?v=K3JH-f">https://www.youtube.com/watch?v=K3JH-f</a>		
verilog1802	<a href="https://github.com/James Bowman">https://github.com/James Bowman</a>	errors	James Bowman	1802	8	8	Kintex-7	James errors				4		##	14.7	0.33	4.0			verilog	3	cdp1802	Y	Yes	N	64K	64K	Y				2015	2020		renamed 6502V2s to v65816, softcore all except RAM in one source file			
verilog-6502	<a href="https://github.com/Arlot Ottens">https://github.com/Arlot Ottens</a>	stable	Arlot Ottens	6502	8	8	zu-3e	James vivado	475	112		6	338	##	v21.1	0.33	3.0	77.2	X	verilog	2	cpu	Y	Yes	N	64K	64K	Y				2007	2018	<a href="http://ladybug.scsill.eu/ariel/6502/">http://ladybug.scsill.eu/ariel/6502/</a>	sync memory, e.g. use block RAM			
verilog-6502	<a href="https://github.com/Arlot Ottens">https://github.com/Arlot Ottens</a>	stable	Arlot Ottens	6502	8	8	Kintex-7	James Brakel	407			6	200	##	14.7	0.33	4.0	40.6	X	verilog	2	cpu	Y	Yes	N	64K	64K	Y				2007	2018	<a href="http://ladybug.scsill.eu/ariel/6502/">http://ladybug.scsill.eu/ariel/6502/</a>	sync memory, e.g. use block RAM			
verilog-6502	<a href="https://github.com/Arlot Ottens">https://github.com/Arlot Ottens</a>	stable	Arlot Ottens	6502	8	8	zu-3e	James vivado	327	98		6	370	##	v21.1	0.33	3.0	124.6	X	verilog	26	cpu	Y	Yes	N	64K	64K	Y				2011	2022	<a href="https://github.com/100n6502">https://github.com/100n6502</a>	DIP module			
verilog-6502	<a href="https://github.com/Arlot Ottens">https://github.com/Arlot Ottens</a>	stable	Arlot Ottens	6502	16	8	zu-3e	James remov	599			6	2	204	##	14.7	0.67	4.0	57.1	X	verilog	5	cop16	Y	Yes	N	4G	4G	Y				2011	2018	<a href="http://forum.6502">http://forum.6502</a>	16-bit data RAM "bytes"		
verilogboy	<a href="https://hackaday.com/2019/07/26/verilogboy/">https://hackaday.com/2019/07/26/verilogboy/</a>	stable	Wenting Zhang	6801	8	8	zu-3e	James vivado	872	608		6	313	##	v21.1	1.00	3.0	119.5	X	verilog	36	vhdl	Y	Yes	N	64K	64K	Y				2019		<a href="https://github.com/neidryan/GBA">https://github.com/neidryan/GBA</a>	Game Boy in Verilog, both CPU (SM83) also https://github.com/neidryan/GBA			
verilogboy	<a href="https://hackaday.com/2019/07/26/verilogboy/">https://hackaday.com/2019/07/26/verilogboy/</a>	stable	Wenting Zhang	SM83	8	8	zu-3e	James vivado	2415	1601		6	4	238	##	v21.1	0.33	3.0	10.8	X	verilog	22	boy	Y	Yes	N	64K	64K	Y				2019		<a href="https://github.com/neidryan/GBA">https://github.com/neidryan/GBA</a>	Game Boy in Verilog, both CPU (SM83) also https://github.com/neidryan/GBA		
verilog-havard	<a href="https://github.com/jaywo">https://github.com/jaywo</a>	stable	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net	165	96		6	250	##	v21.1	0.67	1.0	1015	X	verilog	7	cpu02	Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets	5-stage pipelined CPU, same for cpu1 thru cpu4			
verilog-havard	<a href="https://github.com/jaywo">https://github.com/jaywo</a>	stable	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6				v21.1	0.67	1.0		X	verilog	7	cpu03	Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets			
verilog-havard	<a href="https://github.com/jaywo">https://github.com/jaywo</a>	stable	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6				v21.1	0.67	1.0		X	verilog	7	cpu04	Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets	data forwarding from the ALU		
verilog-havard	<a href="https://github.com/jaywo">https://github.com/jaywo</a>	stable	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6				v21.1	0.67	1.0		X	verilog	7	cpu05	Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets	Branch prediction with a BTB with 2-bit saturation		
verilog-havard	<a href="https://github.com/jaywo">https://github.com/jaywo</a>	stable	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6				v21.1	0.67	1.0		X	verilog	7	cpu06	Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets	tournament branch predictor		
verilog-havard	<a href="https://github.com/jaywo">https://github.com/jaywo</a>	stable	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6				v21.1	0.67	1.0		X	verilog	7	cpu07	Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets	Memory latency parameters		
verilog-havard	<a href="https://github.com/jaywo">https://github.com/jaywo</a>	stable	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6				v21.1	0.67	1.0		X	verilog	8	cpu08	Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets	Instruction cache and data cache		
verilog-havard	<a href="https://github.com/jaywo">https://github.com/jaywo</a>	stable	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6				v21.1	0.67	1.0		X	verilog	9	cpu09	Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets	DMA module and its interrupt mechanism		
verilog-havard	<a href="https://github.com/jaywo">https://github.com/jaywo</a>	stable	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6				v21.1	0.67	1.0		X	verilog	10	cpu10	Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets	DMA interleaved with instructions that access		
verilog-havard	<a href="https://github.com/jaywo">https://github.com/jaywo</a>	stable	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6				v21.1	0.67	1.0		X	verilog	10	cpu11	Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets	single cycle CPU that has an IPC of 1		
verilog-havard	<a href="https://github.com/jaywo">https://github.com/jaywo</a>	stable	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6				v21.1	0.67	1.0		X	verilog	10	cpu12	Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets	ten implementations of increasing scaling memory & test bench RTL		
verilog-havard	<a href="https://github.com/jaywo">https://github.com/jaywo</a>	stable	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6				v21.1	0.67	1.0		X	verilog	10	cpu13	Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets	educational, 2 address, public version is missing processor RTL		
verilog-havard	<a href="https://github.com/jaywo">https://github.com/jaywo</a>	stable	Jae-Won Chung	RISC	16	16	zu-3e	James multi-driven net				6				v21.1	0.67	1.0		X	verilog	10	cpu14	Y	N	64K	64K	N	23	4	5	2019	2019		multi-driven nets	from github.com/100n6502		
verilog-havard	<a href="https://github.com/jaywo">https://github.com/jaywo</a>	stable	Jae-Won Chung	RISC	1																																	

uP_all_soft folder	opencores or primary link	status	author	style / clone	data a	inst size	FPGA	reporter	com ents	LUTs ALUT	Dff	LUTs mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	vendor	src code	src files	top file	doc	tool chain	flt pt	max dat	max inst	byte adrs	# ins	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments		
i80-fpga	<a href="https://github.com/Obitu">https://github.com/Obitu</a>	stable	Juan Gonzalez-Gomez	280	8	8	zu-3e	James Brakefield				6					##	v21.2	0.33	3.0		L	verilog	5												2020		Based on ice20mb1e by abnoname and TV80, with tinyBasic		
i80soc	<a href="https://opencor">https://opencor</a>	stable	Ronivon Costa	280	8	8		James Brakefield	2474			4	2	19	78	##	14.7	0.33	3.0	3.4	IX	Y	vhdl	19	top_s3e	Y	yes	N	N	64K	64K	Y				2008	2016			based on Daniel Wallner's T80
i80soc	<a href="https://opencor">https://opencor</a>	stable	Ronivon Costa	280	8	8		James Brakefield	2474			4	2	19	78	##	14.7	0.33	3.0	3.4	IX	Y	vhdl	19	top_s3e	Y	yes	N	N	64K	64K	Y				2008	2016			based on Daniel Wallner's T80
zap	<a href="https://opencor">https://opencor</a>	alpha	Revanth Kamaraj	ARM7	32	32	kintex-7	James Brakefield	7558			6	1	9	135	##	14.7	1.00	1.0	17.9	X	verilog	37	zap_top	Y	yes	N	N	4G	4G	Y			16	2017	2022	<a href="https://github.com/ddi0100e_armv1-4">https://github.com/ddi0100e_armv1-4</a>	ARMv4T & Thumbv1	directory disappeared	
zap	<a href="https://opencor">https://opencor</a>	alpha	Revanth Kamaraj	ARM7	32	32	arria-2	James Brakefield	10284			A	2	38	111	##	q18.0	1.00	1.0	10.8	X	verilog	37	zap_top	Y	yes	N	N	4G	4G	Y			16	2017	2022			has cache & mmu	
zbasic	<a href="https://github.com/mature">https://github.com/mature</a>	stable	Dan Gisseguist	RISC	32	32															verilog	70	main	Y	yes	N	N	4G	4G	Y	35		16	5	2018	2020	<a href="https://github.com/ddi0100e_armv1-4">https://github.com/ddi0100e_armv1-4</a>	ARMv4T & Thumbv1	has cache & mmu	
zet86	<a href="https://opencor">https://opencor</a>	alpha	Zeus Marmolejo	x86	16	8	kintex-7	James Brakefield	3642			6	1		68	##	14.7	0.67	2.0	6.2	X	verilog	32	fpga_zet	Y	yes	N	N	1M	1M	Y				2008	2018	<a href="https://github.com/ddi0100e_armv1-4">https://github.com/ddi0100e_armv1-4</a>	ARMv4T & Thumbv1	has cache & mmu	
zipcpu	<a href="https://github.com/mature">https://github.com/mature</a>	stable	Dan Gisseguist	RISC	32	32	kintex-7	James Brakefield	1687			6	2	218	##	14.7	1.00	1.0	128.9	IX	verilog	7	zipcpu	Y	yes	N	N	4G	4G	Y	35		16	5	2015	2024	<a href="http://zipcpu.com">http://zipcpu.com</a>	ARMv4T & Thumbv1	autofpga builds complete system	
z-machine	<a href="https://github.com/mature">https://github.com/mature</a>	stable	Robert Baruch	CISC	8	8	arria-2	James Brakefield				A				##	q18.0	0.33	3.0		I	system	15	plugh	Y	yes	N	N						2016		<a href="http://inform-fict">http://inform-fict</a>	ARMv4T & Thumbv1	auto-fpga builds complete system		
zpu	<a href="https://github.com/mature">https://github.com/mature</a>	stable	Oyvind Harboe	forth	32	8	kintex-7	James Brakefield	1073			6	3		283	##	14.7	1.00	4.0	65.9	X	vhdl	23	zpu_core	Y	yes	N	N	4G	4G	Y	37			2008	2009	<a href="https://github.com/ddi0100e_armv1-4">https://github.com/ddi0100e_armv1-4</a>	ARMv4T & Thumbv1	has cache & mmu	
zpuiflex	<a href="https://github.com/mature">https://github.com/mature</a>	stable	Alastair M. Robinson	forth	32	8	cyclone-3	Alastair M. Robinson	1000			4									vhdl	4	zpu_core	Y	yes	N	N	4G	4G	Y	37			2014	2015	<a href="https://github.com/ddi0100e_armv1-4">https://github.com/ddi0100e_armv1-4</a>	ARMv4T & Thumbv1	auto-fpga builds complete system		
zpuino	<a href="http://alvie.com">http://alvie.com</a>	alpha	Alvaro Lopes	forth	32	8	spartan6	James Brakefield	2547			6	4	12	126	##	14.7	1.00	4.0	12.3	X	Y	vhdl		papilio_pr	Y	yes	N	N	4G	4G	Y	37			2008	2012			SoC version of modified ZPU
ztapchip	<a href="https://github.com/mature">https://github.com/mature</a>	stable	Vuony Nguyen	MIPS	32	32											q18.0	1.00	1.0		IX	Y	vhdl	53	ztachip										2015	2022			vxiscv uP, AXI crossbar	
ztapchip	<a href="https://github.com/mature">https://github.com/mature</a>	stable	Vuony Nguyen	MIPS	32	32	cyclone5	James Brakefield	31331			A	43	578	100	##	q18.0	1.00	1.0	3.2	I	Y	vhdl	53	ztachip										2015	2015			multi-core with MIPS master	

122 # usable(beta, stable or m	26	110	308	blank	590	##	559	##	4	489	verilog	436	non-blank	724	89	633	40	29
50 "B" or "X" of limited interest		1033	731							720	vhdl	399	asm	156	Web page DMIPS p	<a href="http://en.wikipedia.org/wiki/Instructions_per_community_freesc">en.wikipedia.org/wiki/Instructions_per_community_freesc</a> <a href="http://www.eembc.org/coremark/index.php">www.eembc.org/coremark/index.php</a>		
MIPS/MHz Pro-rating for data size:			85	zu-3e						sys	verilog	71	forth	13	DMIPS per clock for many microprocessors:	<a href="http://en.wikipedia.org/wiki/Instructions_per_second">http://en.wikipedia.org/wiki/Instructions_per_second</a>		
1-bit	0.04	16-bit	0.67	64-bit	2.00					proprietary		36						
4-bit	0.17	24-bit	0.80	Silicon Area equivalents 6LUT or ALUT ≈ 1.5 ALUT							scala	13						
8-bit	0.33	32-bit	1.00	LUTs/DSP48	16:1					schematic		28						
12-bit	0.40	48-bit	1.50	LUTs/Block RAM	32:1					vhdl, verilog		9						
Under the assumption that the core is capable of one instruction per clock																		
699 Unique folders																		

Under the assumption that the core is capable of one instruction per clock

699 Unique folders

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
uP_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus, Latticesemi: Diamond & ICEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc.
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
flt pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++, ~indir, (indir), (indir++), (~indir), (indexed), abs-short/direct page, scaled
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions or web page updates
secondary web link	secondary web address
note worthy	anything special about the design

75	paper only
60	educational
25	_weak_start
8	_up_cores
5	in limbo
10	planning
52	simulation
573	main+sim
521	net main
644	total

392	VHDL
432	Verilog
71	System Verilog
13	Spinal/Scala
9	VHDL, Verilog
3	MyHDL
36	proprietary
13	other
22	Schematics
991	total

418 designs with FOM (KIPS/LUT) results (some duplicates due to multiple FPGA runs)

385 designs with best FOM (likely true measure of # of usable designs)