_uP_all_soft opencores or folder prmary link style / gag Dff 2 2 blk F 2 tool MIPS clks/ KIPS ven 0 src file top file by chai pt 2 dat inst ladrs start last secondary web FPGA status note worthy comments Small soft core uP Inventory ©2025 James Brakefield Opencore and other soft core processo PDP11 16 16 8080 8 8 cyclone-3 James large directory tree 0.67 3.0 A verilog Y yes N 64K 64K Y 70 13 8 2 versions, PDP-11 uP reverse enginee USSR uP, no DEC prototype, proprietary die des 104 verilog
X Y vhdl 29 zxpoly Two versions of Soviet i8080a reverse engineered from silicon die, 607 4LUTs, 104MI SOC project using T80, HDMI generate retro Z80 based on T80 by Daniel Wallner m80a thub.c untested 1801BM1 2014 2018 stable A.T. Z80 8 8 11224 14.7 0.33 4.0 verse-u16 cylcone-4 James Brakef stable Abdallah Elibrahim picoBlaze 8 18 kintex-7-3 James missin 622 217 ## 14.7 0.33 2.0 57.5 AX vhdl 16 cp_copybl Y asm N 256 2K Y pyblaze wishbone extras Y yes N N 16K 16K N 8 2 educational, 2 address, public version is missing processor RTL erysimplecpu om/MC2S Abdullah Yıldız mem 32 verilog 4K amagotchi P1 for Analogue-Pocket/MiSTer, based on Epson E0C6200 uP g23 Adam Gastine accum 4 ny-gpu WIP Adam Majmuda risc 8 system 12 gpu 2024 multiple compute cores no overall controller at this time di Aditya Sriram risc vhdl 27 datapath Y asm N 64K 64K N Superscalar RISC, CS 683, derived from 2-way out of order, GHDL Y yes opt Y 4G 4G Y 86 Y asm Y 64K 32K Y using their Embedded Sys Dev Board tightly configured, fixed peripherals x86 like, complete ISA, MMX & vector x86 adr modes, vector inst use width of vect re icroblaze-v adiuvo riscv partan7 adiuvd MCS v 1402 1046 6 ## v24.1 1.00 1.0 rwardcom stable Agner Fog cisc 32 trix-7 Agner Fog 13248 wardcom .c stable Agner Fog cisc 64 Agner Fog 21121 7392 6 56 ## v20.1 2.00 1.0 X system 18 top Y asm Y 64K 32K Y x86 like, complete ISA, MMX & vector x86 adr modes, vector inst use width of vect re trix-7 scv microrva com/agra-u agra-uni-bremen risc-v 32 32 scala 50 MicroRV3 Y ves N 4G 4G Y 32 2021 2024 h tps://agra.inforr multi-cycle risc-y X vhdl 15 mp_struct N 16 16 Y 5 Simple as Possible Computer from Ma https://www.youtube accum 8 8 200 ## 14.7 0.10 4.0 104.2 en eater up hc Aiith Thomas accum 8 8 vhdl 27 test cou Y asm N 256 16 Y 10 2020 based on Ben Eater's tutorial on building an 8-Bit breadboard computer stable Al Williams accum 16 16 spartan-3 James remov 1025 63 ## 14.7 0.67 1.0 41.1 X Y verilog 16 topbox Y N 4K 4K N 18 derived from Caxton Foster's Blue http mature Al Williams 71 ## 14.7 0.30 1.0 38.5 X verilog 16 vtach Y asm N 100 100 N 10 ## 14.7 1.00 1.0 verilog 23 topbox rdiac accum 13 12 partan-3 James Brakef 557 CARDboard Illustrative Aid to Comput 3 digit BCD arithmetic e-der CISC 32 spartan3 James missimg file 4 2009 2009 The One Instruction Wonder 133 1.00 1.0 102.3 vhdl 17 eightthirt, Y yes N 500M 500M Y 28 5-bit op-code & 3-bit reg # ight32 m/robins Alastair M. Robinsor accum 32 8 cyclone-4 Alasta approx 1300 full tool set, see github page for ISA de vhdl 4 zpu core Y ves N 4G 4G Y 37 zpuflex oc mature Alastair M. Robinson | forth | 32 | 8 | cyclone-3 Alasta approx | 1000 | 2014 2015 ithub.con addditional instrucitons ised on mic-1 by Andrew Tanenbaur 36-bit uCode, usually Java virtual machine stack 32 8 zu-3e James vivado 622 357 6 250 ## v21.1 1.00 6.0 67.0 X vhdl 12 processor Y N 4G 4G Y 145 ## q18.0 0.33 3.0 9.5 ALX B verilog 5 MC6809_ Y yes N N 64K 64K Y 44 13 8 175 ## 14.7 0.33 3.0 9.7 ALX B verilog 5 MC6809_ Y yes N N 64K 64K Y 44 13 8 809 6309 beta Alejandro Paz Schmidt 6809 8 8 arria-2 James Brakef 1680 Α 2012 2015 6309 op-codes not implemented beta Alejandro Paz Schmidt 6809 8 8 kintex-7-3 James Brakef 1996 370 6 309_6309 6309 op-codes not implemented 209 6309 beta Alejandro Paz Schmidt 6809 8 8 stratix-5 James Brakef 1711 133 ## q14.0 0.33 3.0 8.6 ALX B verilog 5 MC6809 Y yes N N 64K 64K Y 44 13 8 6309 op-codes not implemented
 beta
 Alejandro Paz Schmidt
 6809
 8
 8
 spartan7- James
 vivade
 1592
 366
 6

 beta
 Alejandro Paz Schmidt
 6809
 8
 8
 kintex-u3
 James
 vivade
 1656
 367
 6
 100 ## v23.2 0.33 3.0 6.9 ALX B verilog 5 MC6809 Y yes N N 64K 64K Y 185 ## v23.2 0.33 3.0 12.3 ALX B verilog 5 MC6809 Y yes N N 64K 64K Y 09_6309 2012 2015 6309 op-codes not implemented does not match timing results of zyng+ 09 6309 2012 2015 6309 op-codes not implemented does not match timing results of zynq+ 809 6309 beta Alejandro Paz Schmidt 6809 8 8 zu-3e James vivado 1716 367 6 370 ## v21.1 0.33 3.0 23.7 ALX B verilog 5 MC6809 Y yes N N 64K 64K Y 200 ## v23.2 0.33 3.0 13.8 ALX B verilog 5 MC6809 Y yes N N 64K 64K Y 6309 op-codes not implemented does not match timing results of zynq+ beta Alejandro Paz Schmidt 6809 8 8 kintex-u3 James vivado 1595 367 6 2012 2015 309 6309 6309 op-codes not implemented does not match timing results of zyng+ ainfuckcpu 432 ## 14.7 0.08 2.0 157.2 X verilog 1 brainfuck_cpu intex-7-3 James Brakef 110 N Y beta Aleksander Kaminski mem 8 3 Touring machine like, 2ndary link is ar adj prog & data mem size, terrible name 0486 beta Aleksander Osman x86 32 8 cyclone-4 James Brakefi 36094 4 4 47 46 ## g13.1 1.00 1.0 1.3 A Y system 85 ag486 Y yes 4G 4G Y 2014 2014 complete 486, SoC configuration Henry Wong thesis at U. Toronto, also youtub beta Aleksander Osman x86 32 8 **zu-2e** James Brakef altera avalon IC 6 ## v20.1 1.00 1.0 A Y system 85 ao486 Y yes 4G 4G Y complete 486, SoC configuration non-SoC, no MMU, not superscalar 2014 2014 68000 16 16 A 6 169 ## q13.1 0.67 4.0 8.1 A Y verilog 1 ao68000 pm yes N 4G 4G Y
A 2 43 57 ## q18.0 0.67 4.0 0.5 A Y verilog 22 aoOCS pm yes N 4G 4G Y 068000 beta Aleksander Osman rria-2 James Brakef 3479 uses microcode, instruction prefetch buffer beta Aleksander Osman rria-2 James Brakef 17852 uses ao68000 core, Amiga chip set en Wishbone Amiga OCS Soo beta Aleksander Osman 4 2 67 45 ## q18.0 0.67 4.0 0.3 A Y verilog 22 aoOCS prryes N 4G 4G Y uses ao68000 core, Amiga chip set en Wishbone Amiga OCS SoC 68000 16 16 yclone-1 James Brakef 26009 4 2 65 ## q10.1 0.67 4.0 oocs beta Aleksander Osman 68000 16 16 cvclone-2 Aleksander O 26227 A Y verilog 22 aoOCS om ves N 4G 4G Y 2010 2011 uses ao68000 core. Amiga chip set en Wishbone Amiga OCS SoC ## 14.7 1.00 1.0 A Y verilog 22 aoOCS orr yes N 4G 4G Y intex-7-3 James altera pimitives uses ao68000 core, Amiga chip set en Wishbone Amiga OCS SoC or3000 beta Aleksander Osman MIPS 32 32 kintex-7-3 James Brakef 5307 6 4 9 129 ## 14.7 1.00 1.0 24.2 AX verilog 19 aoR3000 Y yes N 4G 4G Y 5 2014 2015 MIPS R3000A compatible, has MMU moved declarations forward beta Aleksander Osman MIPS 32 32 zu-3e James high Fl 4199 2520 6 4 8 175 ## v21.1 1.00 1.0 41.8 AX verilog 19 aoR3000 Y ves N 4G 4G Y 32 5 2014 2015 MIPS R3000A compatible, has MMU moved declarations forward or3000 90 ## 14.7 1.00 1.0 30.9 X vhdl 32 a-dlx Y yes N 4G 4G lx calvino Alessandro Calvino DLX 32 masters thesis, gate level design also supports Synopsys Design Compiler lx_chiara c stable Alessandro Di Chiara DLX 32 kintex-7-3 James Brakef 2915 5 2017 2017 Course project, no RTL comments, VHDL via instructor? 2915 V V Verilog Alex Bradbury risc-v version 0.4-lowRISC with tagged memory and minion core lxp32 beta Alex Kuznetsov RISC 32 kintex-7-3 James Brakef 3 2016 2022 h register file in block RAM vendor neutral source code beta Alex Kuznetsov RISC 3: zu-3e James Brakef 948 844 6 4 1.5 250 ## v21.1 1.00 2.0 131.9 AIX vhdl 20 lxp32u_to Y asm N N 4G 4G Y 30 register file in block RAM 256 3 2016 2022 vendor neutral source code James Braket 743 844 6 3 1.5 278 ## V24.1 1.00 2.0 1869 AIX while 20 bp32u to V asm N N N 46 46 V 30 James J beta Alex Kuznetsov RISC 3 gister file in block RAM vendor neutral source code p32 | verilog 12 openfire | Y yes | N | N | 4G | 4G | Y |
| X | vhdl | 1 | i8085 | Y | yes | N | N | 64K | 64K | Y | openfire core alpha Alex Marschner, Steph uBlaze kintex-7-3 James empty project file 6 kintex-7-3 James gate level design 6 2007 2009 OpenFire Processor Core "FPGA Proven" b.ec stable Alex Miczo 8085 8 intex-7-3 James gate level design ilso a TTL implementation in VHDL complete 8-bit uP software & games scv paranut Alexander Bahle risc-v vhdl ~100 paranut Y yes N 4G 4G Y SIMD vect & simul multi-threading in Effic embed Sys group Un of Applied Sciences Y yes N 4G 4G Y bluesp 33 descript of the RISC-V instruction set in Bluespec, requires bluespec, no verilog code cv_rvbs Alexandre Joannou risc-v 32 3132 529 4 1 12 98 88 14.7 0.67 4.0 5.2 X Y vnd 8 processor V yes N 532 64K Y 479 6 1 126 88 14.7 0.67 1.0 2297 X verifieg 13 Ssyeh Y N 64K 64K 1164 6 3 1 122 88 14.7 1.00 1.0 1652 X Y verifieg 9 selvB Y yes N 64K 64K V simple x86 with VGA, SD, uart 8086up ah: Ali Fallah x86 8 nartan3 Ali Fallah case stmt, one branch per inst, xilinx IP stable Alireza Haghdoost, A RISC 1 kintex-7-3 James Brakef 479 2008 2009 haghdoost.persiangig.com yeh process simple RISC uBlaze choice of lm32, aeMB, mor1kx or or11 full system has network of cores mature Alireza Monemi intex-7-3 James Brakef 1164 -noc-mpsoc mature Alireza Monemi uBlaze 32 3 zu-3e James vivado 1079 6 3 1 333 ## v21.1 1.00 1.0 308.9 X Y verilog 90 aeMB_tor Y yes N 4G 4G Y 2014 2023 choice of Im32, aeMB, mor1kx or or11 full system has network of cores AVR 8 A Y verilog 24 xlr8_alorii Y yes N 64K 64K Y AVR clone, Sno and Hinj Arduino come penxlr8 u alorium technology Y yes opt 4G 4G Y A 290 ## q13.1 0.90 1.0 255.9 A proprietary fltg-pt, caches & MMU options Nios II/f: fastest version, DMIPS adj, 2.15 Core proprietar Altera Nios II 32 proprietar Altera 420 ## q16.0 1.00 1.0 719.2 A proprietary Y yes opt 4G 4G Y Y yes N Y 256 4K Y fltg-pt, caches & MMU options Nios II 32 tratix-5 Altera consis 584 Nios II/e: min LUTs version, DMIPS adj, 1.68 C partan-3 Altium 416 211 4 50 PIC16 8 1 0.33 2.0 19.8 ALX proprietary 2004 2017 CR0140.pdf, CR01 frozen, asm, C, C++, schem, VHDL & V clock is 50MHz, #s for other fpgas proprietar Altium Y yes N N 4G 4G Y ltium/TSK300 proprietar Altium RISC 37 partan-3 Altium 3326 1776 4 4 50 1.00 1.0 15.0 ALX proprietary 2004 201 2004 201 7 CR0140.pdf, http:, frozen, asm, C, C++, schem, VHDL & V clock: 50MHz, opt mult/div, #s for other fpga 7 CR0140.pdf, CR01 frozen, asm, C, C++, schem, VHDL & V clock is 50MHz, #s for other fpgas 1 50 Y yes N N 64K 64K Y ium/TSK51/ 8051 8 1890 482 4 0.33 6.0 1.5 ALX proprietary proprietar Altium partan-3 Altium roprietar Altium Z80 8 frozen, asm, C, C++, schem, VHDL & V clock is 50MHz, #s for other fpgas CR0140.pdf, CR01 uino alpha Alvaro Lopes forth 32 8 SoC version of modified ZPU pipelined, removed ucf file papilio_pr Y yes N 4G 4G Y 37 rintex7-3 James failed in translate 6 ## 14.7 1.00 4.0 alpha Alvaro Lopes X Y vhdl 2008 2018 pipelined, removed ucf fil 6bit up ar Aman Nijjar risc 16 16 artix7 35 James Unable to create vivad 6 ## v23.2 0.67 1.0 X Y vhdl 21 system Y asm N 8K 8K N 16 8 2021 2021 "std 16-bit, 8 reg RISC, course project uses latches? Primitive RTL accum 16 16 spartan7 James multi- 332 60 6 71 ## v23.2 0.67 1.0 144.1 vhdl 19 sayeh Y N 4K 4K N 25 Amin Aliari Mano uP implementation, course proj different use of sayeh: simple & yet enough ano-comput partan6 James Brakef 1134 655 6 icely documented with state diagran spreadsheet for test programs, ISE project ulti-cycle-c Amrik Sadhra RISC 32 83 ## 14.7 1.00 1.0 73.0 X vhdl 48 top_level Y 2024 cv_nox hub.com/aignac Anderson Ignac riscv 32 32 asic & fpga, multiple cores/chip, 4 xdc's, performance compares with severa 1.00 3.0 system 14 systemTor Y yes N 4G 4G Y 2022 micro-coded, 3-4 clocks/inst, base integer ISA v_ucoded riscv 32 32 oftavrcore res.org/prc Andras Pal AVR 8 16 artix7-3 James empty design LX Y verilog 14 top Y ves N 64K 64K Y 2019 2023 full implementation of AVR 2-stage pi variants; VR2, AVR2,5, AVR3, AVR4 & AVR5 3.9 X vhdl 13 gecko65k Y N N alpha Andre Fachat 6502 32 8 kintex-7-3 James Brakef 4424 873 6 69 ## 14.7 1.00 4.0 2011 2019 extended 6502 AKA 65K with 16, 32 or 64 bit data compatible beta Andre Soares RISC 32 32 kintex-7-3 James set IO 2167 1 145 ## 14.7 1.00 3.0 22.3 X vhdl 12 riscompat Y yes N Y 4G 4G Y 16 based on RISCO processor by Junqueira & Suzim 1993 19 ## 14.7 1.00 1.0 3.0 X Y verilog 19 kpu Y yes N Y 4G 4G KPU is a minimal system on chip written used as testbench for the KPU core o alpha Andrea Corallo RISC 32 2 kintex-7-3 James missin 6178 yes 4G 4G small MIPS CPU core originally based schoolMIPS has several versions choolmips Andrea Guerrier RISC 16 16 194 ## 14.7 0.67 1.0 437.1 ALX vhdl 7 top 194 ## 14.7 0.67 1.0 345.5 ALX vhdl 7 top wcpu alpha Andreas Hilvarsson kintex-7-3 James Brakef some N N 64K 64K Y lightweight CPU minimal features, uses generics for configur some N N 64K 64K Y 2009 2010 vcpu alpha Andreas Hilvarsson RISC 16 16 kintex-7-3 James Brakef 377 lightweight CPU maximal features (additional inst) rtinyx61co beta Andreas Hilvarsson AVR 8 16 kintex-7-3 James Brakef 1243 194 ## 14.7 0.33 1.0 51.5 X vhdl 1 mcu_core yes N 64K 128K Y 72 2008 2009 cv_pulpino ub.com/pulp-r Andreas Kurth risc-v 32 32 arria-2 James missing files ## q18.0 system 9 Y yes N 4G 4G Y pulpissimo is single core "pulp" with interest in non-riscv ISA expansion 2015 2020 164 ## 14.7 0.33 1.0 151.2 vhdl 8 top Y yes N 64K 128K Y 72 assy core 1 ithub.com/classy Andreas Schweizer AVR 8 16 spartan-3 Andreas Schw 2019 adjuct to some custom logic Implementing a CPU in VHDL parts 1..3 AX vhdl 17 T8032 Y yes N N 64K 64K Y 8032 SoC or stable Andreas Voggenede 8051 8 8 kintex-7-3 James Brakef 1942 147 ## 14.7 0.33 4.0 6.2 8052 & 8032 scv vexiiriscv nal Andreas Wallner riscv 32 32 scala Y ves N 4G 4G Y 2024 improved VexiRiscy: single/dual issue, in-order, spinalHDL scala 14 Y N 4G 4G Y Andrew Clark RISC in spinalHDL are_cpu cycle accurate generated from transis also author of two Forth TTL machines hip 6502 w.aholme.co.uk Andrew Holme 6502 8 8 spartan7- James Brakef 514 767 6 200 ## v23.2 0.33 4.0 32.1 X Y verilog 5 chip_6502 Y yes N 64K 64K Y Y yes N 64K 64K Y 22 forth 8 8 schematic 2003 ark-1 v.aholme.co.uk Andrew Holme TTL forth uP cloned by Vladislav Mlejnecký see mark_ii schematic Y yes N 64K 64K Y 31 lme.co.uk Andrew Holme forth 16 TTL forth uP, PLD files 6 8 33 123 ## 14.7 1.00 1.0 24.5 X Vhdl 29 Board Y Ves N 16M 16M 512 nige machine c stable Andrew Read forth 32 8 kintex-7-3 James Brakef 5033 risc-v 32 32 2014 standalone Forth system v_rocket chisel Andrew Waterman 2016 2018 ## v23.2 0.67 1.0 or1k marocch RISC 32 3 partan7 James Brakefield verilog 39 or1k_mari Y yes Y 4G 4G Y Implements a variant of Tomasulo algorithm stable Andrey Bacherov continous regression tests 4G 4G Y stable Anthony Green RISC 32 32 arria-2 James missing module ## q18.0 1.00 1.0 verilog 16 moxie 2009 2017 four read, two write register file missing stable Anthony Green James Brakef 2696 noxielite b.c stable Anthony Green RISC 32 32 kintex-7-3 James Brakef 3159 16
 PPC
 32
 32 artix7
 James special build instructions
 ## v23.2

 risc-v
 16
 32
 ## v23.2
 open source PPC from IBM beta anton blanchard has vivado instructions, supports microPytho nicrowatt A vhdl 16 rv16poc N 64K 4K Y 33 32 2019 2023 small 16 bit CPU based on RISC-V RV3 reduced version of Actel RISC-V?

IP_all_soft folder	opencores or prmary link		author	style / E 2	FPGA	repor con ter ent	m LUTs ts ALUT	Dff 25	blk F	x g ver	MIPS /inst	clks/ KIPS inst /LUT	ven os si		e top file 8	nai pt	max ma dat in	byte st adrs	i adr i mod r	pip eg	start last year revis	secondary web link note worthy	comments
nfire2	https://openc	cor beta	Antonio Anton	uBlaze 32	32 kintex-7	-3 James Brak	kef 1201	1 6	3 2 10	5 ## 14.7	7 1.00	1.0 87.4	X Y ver	rilog 27	7 openfire_s Y ye	s N I	N 4G 4	G Y	1	32	2007 2012	"FPGA Proven"	derived from Stephen Craven's OpenFire
engine-v	https://github	b.com/micro	Antti Lukats	risc-v 32	32		306				1.00		AL ver				4G 4	G Y	45		2018 2018		no source for xilinx, no implementation docs
rocessor	https://githuh	b.com/lazvo	Anurag Saha Roy	RISC 8		inco	omplete so								processor Y			6		16	2019	"generic 8-bit processor"	no memory, just IO locations
ug	https://github	b.com/Arlet	Arlet Ottens	6502 8					4 10	6 ## v23.2	0.33	4.0 18.4		rilog 2				K Y	$\neg \neg$	\neg	2016	http://ladybug.xs4all.nl/arlet/fpga/6502/	
-cpu	https://github	b.com/Arlet	Arlet Ottens	stack 16									X ver	rilog 2	cpu			K N	23	\neg	2017	3 or 4 stacks, load/store with stack	de xilinx block RAM
g-6502	https://github	b.c stable	Arlet Ottens	6502 8	8 kintex-7	-3 James Brak						4.0 40.6	X ver	rilog 2	cpu ye	s N I	N 64K 64	K Y			2007 2018	http://ladybug.xs4all.nl/arlet/fpga/6502/	
g-6502	https://github	b.c stable	Arlet Ottens	6502 8	8 zu-3e	James Brak	kef 475	112 6				3.0 77.2			cpu ye	s N I	N 64K 64	K Y			2007 2018	http://ladybug.xs4all.nl/arlet/fpga/6502/	sync memory, e.g. use block RAM
og-65C02	https://github	b.c alpha	Arlet Ottens	6502 16	8 kintex-7	-3 James rem						4.0 57.1			gop16 ye	s N I	N 4G 4	G			2011 2018	http://forum.6502 16-bit data RAM "bytes"	boot ROM mapped to LUTs?
og-65C02	https://github		Arlet Ottens	6502 16		James Brak						3.0 124.6	X ver	rilog 26				K Y			2011 2021	https://github.com/used in 100MHZ 6502 DIP module	rewritten for 6LUTs, spartan6 version has black
Cortex A	https://develo	opi ASIC	ARM	ARM A53 64	32 asic	Xilinx	6000) A				0.5 1000		С	YVe	s Y		Y				https://en.wikipec uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
1 Cortex A	https://develo	opi ASIC	ARM	ARM A9 32	16 arria V	altera	4500) A		#	2.50	1.0 583.3	asi		YVe	s Y	4G 4	G Y	80	16 10	2012	https://en.wikipec uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
/_Cortex_I	http://www.a	armoroprieta	ARM	ARM M1 32			m 1900) 6	20	0	1.00	1.0 105.3	AX pro	prietary	v Y ve	s N	4G 4	G Y		16 3	2007	https://en.wikipec ARM Cortex M0, M1 & M3 avail for	Fl see xilinx Xcell64
/ Cortex I	https://www.	.arproprieta	ARM	ARM M1 32				6			1.00		X en	crynted			4G 4	G Y		16 3			RTL, uses Digilent A7 or S7 board, AIX bus interfa
/ Cortex I	https://develo	opi ASIC		ARM R5 32	16 asic	Xilinx		A	. 60	0		1.0	asi		Y ye			G Y		16		https://en.wikiped uses pro-rated LC area	real-time interrupt handling
h_cpu	https://github	h.com/armii	Armin Kazemi	RISC 16	16			 	1 1 2	++-	0.67		vho		Sayeh Y as		64K 64		-		2017	16-bit MIPS, data flow schematic	64 word reg file?
	https://openc	cor stable	Arnim Laeuger	COP400 4		2 Arnim Laeu	uge 643	3 3	2 6	0	0.16				6 t400_core Y ye	s N		K Y			2006 2009	implementation of National's 4-bit	
	https://openc		Arnim Laeuger	MCS-48 8	8 cyclone	1 Arnim Laeu	uge 738				0.23	40 66	AX who	dl 70	0 t48_core Y as	m N	256 1				2004 2022	T48 uController	used in several projects
percival	https://github	h com/artec	ArTeCS (Un Madrid)	risc-v 64	32 kintey7	ArTeC larg	est 57129					2.0 0.4					16E 16				2017 2022		Quire Capability, cay6(AKA Ariane) derivative
2 axis e	http://develor	pe asic	Axis Communications	RISC 32	16									prietary			4G 4				2007	http://developer.a embedded comm	very dated product
re-cpu	https://github		Aymen Sekhri	RISC 32											5 control_ur Y as						2019 2021		s, 32-bit immediates, multi-cycle design
croyde	https://github		Ben Marshall	risc-v 64		+ +		1 -		+			Y cyc	tor 25	5 core_top Y ye	c N	160 16	0 V	JE		2021 2021	64-bit rv64imck ISA	small, simple yet SOC, see also his tim & vanilla
vanilla	https://github		Ben Marshall	risc-v 32	22 artiv.7	Ron March	all 2422	6	15	0	1.00	2.0 31.0	. sys	rilog 26	6 frv_cpu_a Y ye	c N	4G 4	G V		32 5		"toy" 5 stage RISC-V CPU, implemen	
vanilla	https://github	h o verified	Ren Marshall	risc-v 32		James IO li	imi 2422) 6	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	## 524 4	1.00	2.0 31.0	ver	rilog 26	6 fry cou a v	s N	4G 4	G Y		32 5	2019	"toy" 5 stage NISC-V CPU, Implement	ating the ry32imr
	https://github	h com/hor	Ben Marshall	RISC 32	JL 10 JC	James deg		nthesis 6	+++	## V21.1		3.0	ver	dl 15	o liv_cpa_a i yc	2	70 7	G Y			2014 2015	TIM: Tiny Instruction Machine, varia	shle length inst
	www.hernd-n	and stable	Bernd Paysan	forth 16								1.0 161.7				-	64K 64		20		2002 2017		-
			Bernd Paysan Bernd Paysan	forth 16				6		~ mm 14.	0.67		AA Ver	rilog 15	5 b16 Y ye	o N	04K 64	IN N	\rightarrow		2002 2017	https://github.com two versions: one/15 source files, d	
fnac	www.bernd-p			forth 16 RISC 16		James Brak	кепеід	- 6	++-	+	U.6/	1.0	AX Ver	nog 1	b16-small Y ye	s N	64K 64	N N	10			https://github.com two versions: one/15 source files, d	
fpga	nctps://qnice-	-fp stable				+	+	+	++-	+	+	_			0 quince_cp Y ye	s N I	v 64K 64	N N	18 4		2020 2024	https://github.com/derived from NICE: http://www.vax	
riccolo	nttp://www.h	nomebrewc	Bill Buzbee	accum 8	8	+	+	+-+	++-	+	+	_		nematic	Y ye		2M 2I	VI Y	256 5		2004 2014	https://hackaday. TTL computer, 6809ish, schematics	
oiccolo	https://github		BlueSpec	risc-v 32		1. —		+	+++	1	1		blu	espec vi	verilog Y ye		4G 4		-		2018 2018		, for low-end applications (e.g., embedded, IoT), w
	nttp://anycpu	u.o stable	Brad Eckert	forth 16						3 ## 14.7	/ 0.67	2.0 41.0	AX B vho	di 16	b cd16		128K 8I		\perp		2003 2003	http://web.archiv/ Spartan-3 block RAM	bare core
	nttp://anycpu	u.o stable	Brad Eckert	forth 16					7 3	1 ## 14.7	/ 0.67	2.0 16.9	AX Y vho	di 16	6 demosocext			м			2003 2003	http://web.archiv/ Spartan-3 block RAM	includes stack RAMs & some inst RAM
	https://github	b.com/bradl	Brad Eckert	forth 18					5 12	7 ## v21.1	1 0.80	1.0 51.4	AXML ver	rilog 33	3 mcu_arty Y ye	s N	64K 64	K N	23	16	2021	verilog, .f &.c code; fpga project file	
	https://github	b.com/bradl	Brad Eckert	forth 18	16 atrix-7-3	James opti	ion 1972		3 19	6 ## v21.1	0.80	1.0 79.5	AXML ver	rilog 33	3 mcu Y ye	s N	64K 64	K N	23	16	2021	verilog, .f &.c code; fpga project file	min SOC, -3 speed grade
	https://github		Brad Eckert	forth 18	16 atrix-7-3	James DFF	ex 1995		5 17	5 ## v21.1	0.80	1.0 70.4	AXML ver	rilog 33	3 mcu_arty Y ye	s N	64K 64	K N	23	16	2021	verilog, .f &.c code; fpga project file	max SOC, -3 speed grade
	https://github		Brad Eckert	forth 18					5 25	0 ## v21.1	0.80	1.0 91.1	AXML ver	rilog 33	3 mcu_arty Y ye	s N	64K 64	IK N	23	16	2021	verilog, .f &.c code; fpga project file	s
	http://www.fe	fortproprieta	r Brad Eckert	forth 32	8 virtex-6	Brad Ecker	t 1977	7 6	15	0	1.00	1.0 75.9	X pro	prietary	у						2010	PDF file, Forth Inc.	
caddr	https://github	b.com/lisper	Brad Parker	lisp 32								1.0 11.8				p ·	Y 16M 16	SK .			2011 2016	https://dspace.mi Verilog FPGA re-implementation of	M uses 48-bit u-code, multiple clocks
pdp11	https://github	b.com/lisper	Brad Parker	PDP11 16	16 spartan	Brad Parke	er	4		##			X Y ver	rilog 35	5 top2 Y ye	s I	N 64K 64	K Y		8	2006 2016	A working PDP-11 cpu with an RK11	disk emulator which uses a IDE disk as a backing
-pdp8	https://github	b.com/lisper	Brad Parker	PDP8 12	12 spartan	Brad Parke	r 1605	481 4	1 5	0 ## 14.7	7 0.40	2.0 6.2	X Y ver	rilog 15	5 top Y ye		N 4K 4	K			2004 2016	A working PDP-8/i cpu with an RF08	disk emulator which uses a IDE disk as a backing
11-34verile	www.heeltoe.	.cc stable	Brad Parker	PDP11 16	16 arria-2	James Brak	kef 2532	2 A	. 12	6 ## q13.1	1 0.67	2.0 16.7	AX Y ver	rilog 24	4 pdp11 Y ye	s N I	N 64K 64	IK	70 13	8	2009	boots & runs RT-11, EIS inst & MMU	i l
8verilog	www.heeltoe.	.cc stable	Brad Parker	PDP8 12	12 kintex-7	-3 James Brak	kef 505	5 6	36	6 ## 14.7	7 0.50	2.0 181.3	X ver	rilog 18	8 pdp8 Y ye		N 32K 32	2K		8	2005 2010	boots & runs TSS/8 & Basic	
	https://github	b.c alpha	Brendan Bohannon	RISC 32				6		## 14.7			ver	rilog 34	4 exunit Y	Y	N 4G 4	G Y	9	16	2017 2018	128-bit memory path	based on SH-4, work suspended
1arch	https://github		Brendan Bohannon	CISC 64	16 artix-7	James Brak	kef 55967	7 ##### 6	52 112 7	5 ## v23.2	2 1.00	2.0 0.7	X ver	rilog 14	19 topunit Y ye		N 256T 25		64	32	2018 2024	https://www.yout 64-bit regs, 16x inst, 48-bit VM	BJX2 is superset of BtSR1, 4 data sizes
1arch	https://github	b.c alpha							26 108 5			2.0 1.0	X ver	rilog 14	19 topunit Y ye	s Y I				32	2018 2024	https://www.yout 64-bit regs, 16x inst, 48-bit VM	BJX2 is superset of BtSR1, 4 data sizes
larch .	https://github		Brendan Bohannon	CISC 32	16 kintex-7	- Iames Brak	kef 4762) 6	10 16	7 ## 14.7	7 1.00	1.5 23.3	X ver	rilog 11	1 bsrexunit Y ye	s Y	N 64K 64	K Y	64	32	2018 2024		d 3 data sizes, no (R++) or (R) modes
0-vhdl	https://github	h.com/hfenr	Brendan Fennell	8080 8					12	4 ## 14.7	7 0.33	8.0 3.4	vho	dl 14	4 cpu8080_ Y ye	s N	64K 64	IK Y			2018	implemented invaders game	, , , , , , , , , , , , , , , , , , , ,
z80	https://openc	cor stable	Brewster Porcella	Z80 8	8 kintex-7	-3 James Brak	kef 2025	5 6					Y ver	rilna A	z80_core_ Y ye	s N I	V 64K 64	IK V	\rightarrow		2004 2012		Wishbone High Performance Z80
_cpu	https://github	h com/Toto	Brian Cheng	accum 8		- Jaines brak	KEII ZUZJ	, ,	1	A HH 14.	0.33	3.0 7.8	A ver	4I E	top level Y	N	256 25	6 Y	14		2019 2020	very basic	simple & complete doc
_cpu i-1	https://github	b.c alpha	Brian Davis	risc 32						+ + -					8 y1a core Y			G Y			2014 2020	32 bit uP core, intended for embedo	
sic HP cal	https://github		Brian Nemetz	accum 56		James Brok	kef 1750		2 22	3 ## 14.7	7 017	100 22			5 classichp_ Y			K N			2014 2020		35 includes LED display driver & UART, for Papilio
	https://github			RISC 16	10 kintex-/	-3 James Brak	Keti 1750	, 6	3 23	3 ## 14.	0.17	10.0 2.2	X Vnc	II 15	2 soc Y ye		64K 64				2000 2015	processor & ROWS for HP-55, 45 &	Little Computer (LC-896) derivative
16	https://user.e		Bruce Jacob	stack 16		A towns a boom				0 "" 44		40 4040							34		2010 2014		
ake	nttps://people		Bruce Land			-3 James byp				8 ## 14.7 ## 08.0		1.0 194.8	X ver	iiug /	de2_minic Y ye	2 14	4K 4	^	31	+	2010 2014	http://www.cs.hir The Pancake Stack Machine dervice	
	https://people		Bruce Land	accum		2 Bruce Land							ver	rilog 1	de2_top							Cornell ECE576	basic core is scomp, used by up3 & de2_top'
en16	https://people		Bruce R. Land	RISC 18								1.0 662.3	X ver	rilog 1	DE2_TOPI Y as	m N I	N 256 25	6 N		16	2008	https://people.ece Cornell course material	
_machine	http://people.	e.ec stable	Bruce R. Land	forth 16	5 cyclone:	10 James Brak	kef 5101	1 4	6 29 6	6 ## q18.0	0.67	0.3 25.9	X ver	rilog 9	VGA_sram Y as	m N I	N 64K 4	K N	\rightarrow		2009 2011	https://people.ece (3) uP cores, Cornell course materia	VGA output, uses Nakano's tiny_cpu
_femtoRV	https://github		Bruno Levy	risc-v 32		+			++-	 			ver	rilog 45	5 femtosoc Y ye	s N	4G 4	G Y	45	32	2020 2023	https://members. eight riscv uP, teaches FPGAs to uni	vel 100MB of images deleted
ercpu	nttps://github		Bryan Chan	accum 4						## v23.2		1.0			4 nibbler Y		Y 4K 4			\perp	2017	http://www.raysk originally a TTL project	https://www.bigmessowires.com/nibbler/
	http://www.u		C.H. Ting	forth 16						4 ## 14.7					cpu16		N 64K 64				2000 2000	P16 in VHDL	CPU24.vhd with width=16
	https://github		C.H. Ting	forth 16					25		7 0.67			dl 5	ep16 Y ye	s N I	N 32K 32				2005 2012	PDF files initialized Lattice memory blocks	5-bit instructions
		stable	C.H. Ting	forth 24	6 kintex-7	-3 James sub:	stit 1020) 6	3 16	7 ## 14.7	7 0.83	1.0 135.6	X vho	dl 1	ep24 Y as	m N I	N 4	K	27		2002 2002	room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz
	https://www.	.anproprieta	r C.H. Ting	forth 32	6 XP2	C.H. Ting	3368	3 4			L 1.00	1.0		prietary	у				29	\Box	2007 2018	https://wiki.forth-kindle book & RTL available: EP32 R	IS RTL: \$25 from C.H. Ting
	http://forth.o	org, mature	C.H. Ting	forth 32	5 spartan	James Brak	kef 1147	7 2309 6	10	0 ## v23.2	2 1.00	1.0 87.2	X vho	dl 7	ep32 Y fo	rth N	4G 4	G	29		2012	has eForth binary & source	now free
	http://forth.o		C.H. Ting	forth 32	5 spartan	7 James XP2	block RAN	/ primiti 6		## v23.2	2 1.00				ep32_chip Y fo	rth N	4G 4	G	29		2012	has eForth binary & source	now free
0	https://eithub		C.H. Ting	8080 8	8 kintex-7	-3 James Brak	kef 1276	5 6	15	4 ## 14.7		9.0 5.3	X vho	dl A	ep80 Y ve	s N I	N 64K 64	K Y			2002 2016	8080 data sheets initialized Lattice memory blocks	work related to eP16
	25,7,2,5100		C.H. Ting	forth 16	5 kintex-7	-3 James case	e ci 367					1.0 648 1	X vh	dl 1	cpu16 Y as	m N	64K 64	IK .	28		2000	part of eForth?	data width can be expanded
	1		C.H. Ting	forth 24				-	16 5	1 ## 14	7 0.82	1.0 36.0	X uh	dl 1	n24c V 36	m N	2K 2	K	78		2000	part of eForth?	data width can be expanded
achine	https://gith.ch		cOpperdragon	forth 8								2.0 129.3	ΔΥ	dl 7	bytemachome	N I		K Y	20		2016 2017	top is Altera schematic	results are for 2016 bare core
MIPS	https://gitilUE			MAIDE 22	22 m 24	James DIRK	nei 315			0 ## 14.2 0 ## v21.1		1.0 127.3	vn vn	d 40	8 mips_mod Y ye	e N	4G 4				2016 2017		
iviirə	https://source		Cairo University	MIPS 32 RISC 16	3∠ ZU-3€	James very	y slow synt	nesis b	1 10	U ## V21.1	1.00	1.0	vho	ui 18	o mips_mod Y ye							Cairo University EE dept	stopped run in synthesis tion in Verilog, Includes assembler, simulator, and
	https://github		Captaindane			James	sing r · · · · ·	los	++-+	## 14.7					0 swt16-top Y as	m N	1 04K 64	T A	21	16 5	2020		
054	nttps://bitbuo		Carsten Elton Sørense	RISC 8		-3 James miss			++	=		20 -			8 chip8 Y				\rightarrow		2013 2018	https://en.wikiped	
1051 1a22		casproprieta		8051 8						1 ## 12.1							64K 64			32	\vdash	http://www.cast-i Cast has uP related IP	several versions, FPGA kits
	nttp://www.c	cas proprieta	LAST Inc	RISC 32	16 spartan-	6 CAST Inc	1800	, ,	32 /	2	1.00	1.0 40.0	X pro	prietary	y Y y∈	s		G		32		http://www.cast-i Cast has uP related IP	several versions, FPGA kits
p_vhdl	nttps://github		Chandra Mettu	mips 32	32 spartan	/ James no L	LUI 1744	2311 6				1.0 143.3	vho	di 10	0 NYU6463FY ye	s N		G Y	-	32	2020	simple MIPS with comparison to RC	5 considerable mapping of memory to logic?
	https://openc	cor stable		CISC 8						1 ## q18.0			A ver	rilog 3	boss Y		128K 12		\perp		2014 2014	https://en.wikipec	ec http://inform-fiction.org/zmachine/standards/
u	https://github	b.com/CGra	Charles Grassin	accum 8	16 spartan	Charles Gra	ass 203		$\perp \perp \perp$	14.7	7 0.20		vho					6 N	14	\perp	2017 2020	http://charleslabs educational, very simple	case statement program
	http://fpgacpi	ou.c beta	Charles LaForest	reg 16					1 55	0	0.67	1.0 737.0	A ver	rilog 18	8 Octavo Y as	m N			14	16 10	2012 2019	https://github.com 8 core barrel, adjustable data width	~= performance across word sizes, no call/rtn in
exriscv	https://github	b.c beta	Charles Papon	risc-v 32	32 artix-7	Charles Pag	por 481	1 6	34	6	0.52	1.0 374.1	X sca	ıla	smallest Y ye	s	4M 4I	M Y		T	2023	https://riscv.org/2 preformance #s for 8 configurations	o "Briey" is SOC variant
vexriscv	https://github	b.c beta	Charles Papon	risc-v 32	32 artix-7	Charles Par	pon?	6			0.52	1.0	X ver	rilog	Y ye		4M 4I	M Y			2018	https://nlnet.nl/ev verilog source: see riscv_rv32soc	scala not needed
vexriscv	https://eithub		Charles Papon	risc-v 32					29	5	1.00	1.0 210.9	X Y sca	ıla	full no cac Y ve	s N	4G 4	G Y		32	2023	preformance #s for 8 configurations	
naxriscv	https://github		Charles Papon?	risc-v 32								0.4 29.1	sca		V w	c N	4G 4	G V		32	2023		perscalar(2 decode, 3 execution units, 2 retire), 2.5
13LV	https://sacct							6									4G 4	<u> </u>					
ller	https://jonath		Chen Zhong-Cheng	RISC 32	o∠ spartan.	, James erro	JI S	1 6	++-+	## v23.2	2 1.00	1.0	X ver		cpu0 Y ye						2012 2023	https://github.com 700 page tutorial on LLVM	LLVM Backend for the Cpu0 Architecture
	nttps://prope		Chip Gracey	RISC 32		J. L.			1				ver				4G 4	G	5	12 5	2014 2020		s ISA: op/ddd/sss format with predication
	nttps://www.		Chip Gracey	RISC 32								0.1 134.8						\perp	\rightarrow		2014	eight propellers, clocking from ucf f	
ller_p8x	https://github	b.c ASIC	Christian Palmiero	DLX 32	32 kintex-7	-3 James desi	ign heiarch	ny proble 6		## 14.7					1 a-dlx Y ye			G			2015 2017	Course project, VHDL to netlist (STN	
eller_p8x almiero	Lancaca and the state of the same	nto alpha	Christopher Fenton	CRAY1 64	16 kintex-7	-3 James Brak	kef 13463	7358 6	19 10 12	7 ## 14.7		1.0 56.6	X ver	rilog 46	6 cray_sys_1 Y ye	s Y I	N 4M 4I	M N	128 5		2010 2015	https://www.chris homebrew Cray1	24-bit address registers
eller_p8x palmiero 1	www.cnristen	nto alpha	Christopher Fenton	CRAY1 64	16 zu-3e	James und	lefi 11510) 6	15 1	## v21.1		1.0	X ver	rilog 46	6 cray_sys_1 Y ye	s Y I	N 4M 4	M N	128 5		2010 2015	CRAY data sheets homebrew Cray1	24-bit address registers
ller_p8x almiero	www.chrisfen	aipna				7- James und				## v24.1			Y ver	rilog 46	6 cray_sys_f Y ye	s Y I	N 4M 4I					CRAY data sheets homebrew Cray1	24 1/2 - 4/4
ler_p8x	www.chrisfen www.chrisfen	nto alpha	Christopher Fenton	CRAY1 64	TO Sharrain	/- James und														30	2010 2015	CRAT data sneets momentew cray i	24-bit address registers
ler_p8x	www.chrisfen www.chrisfen https://www.		Christopher Fenton Christopher Fenton					6	10		1 3.00		X svs	tem ver	ril cray sys 1 Y ve	s Y I	N 4G 4						
r_p8x3	www.chrisfen www.chrisfen https://www. https://www.	nto alpha	Christopher Fenton	CRAY1 64	16 artix-35	t Christophe	er Fenton	6	10	5 v24.1	1 3.00	1.0	X sys	tem ver	ril cray_sys_1 Y ye	s Y I	N 4G 4		128 5		2010 2015	https://hackaday homebrew Cray-YMP-c90-j90	32-bit adr regs, wrist watch, no RTL
er_p8x	www.chrisfen www.chrisfen https://www. https://www.	ch alpha	Christopher Fenton		16 artix-351 8 kintex-7	t Christophe	er Fenton	6	10	5 v24.1	1 3.00		X sys	tem ver	ril cray_sys_1 Y ye nonvontop no	s Y I	N 4G 4	G N	128 5				

_uP_all_soft folder	opencores or prmary link	status	author		style / clone	data	EP EP	GA	repor con ter ent			. LOT.	S blk	F max	date v	ool MIP ver /in:	S clks		ven dor	o src fil	top file	원 ch	ol nai p	tg Pon	ax max lat inst	byte #	adr # mod re	pip e	start last year revi	secondary web	note worthy	comments
td4	https://github.o		cielo_ee		accum				James Brak		02			200		4.7 0.2				verilog 5	td4_top	П			16	Υ			2012 2015			very small uP
igli_cpu	haar a Wataba h	stable	Cleiton Juffo Cliff L. Biffle		RISC	16 1 16 1		ex-7-3 J	James Brak	ef 6:	36	6		455	## 1	.4.7 0.6	57 4.	.0 119.7		verilog 2	cpu	Y	_ N		4K 64K	16	1	6	2013 2013		course project, not pipelined	no LUT RAM for reg file
rm rfcpu	http://www.cli	fi stable	Cliff L. Biffle	_	forth Turing	8 :		ov.7.3	James Brak	of 4	22	6	_	345	## 1	4.7 0.0	01 4.	.0 2.0	×	haskell 2: B vhdl 4	cw6671	V vo					\vdash	+	2018 2018	https://clash-lan	on accum, data pointer and bracket	ne alu inst is ucoded, some missing ops
fcpu	http://www.cli		Clifford Wolf		Turing				James Brak		37	6	土			21.1 0.0			X	B vhdl 4	cw6671	Y ye	s N	N N E	4K 64K	Y 8		上	2003 2003	https://en.wikip		ed internal 1-byte data cache doubles perfor
ofcpu	http://www.cli	f stable	Clifford Wolf		Turing	8	3 zu-3	Be J	James Brak	ef 30	03	6	\perp	500	## v2	21.1 0.0	01 4.	.0 4.1	X	B vhdl 4	cw6670	Y ye	s N	N N E	4K 64K	Y 8		Ι	2003 2003	https://en.wikip	no accum, data pointer and bracket	ed first implementation, no data cache
iscv_picorv32	https://github.o	beta	Clifford Wolf		risc-v	32 3			Jean-L sma		64 183		_	3 27		1.0			X	verilog 1	picorv32	Y ye	s N	N .	1G 4G	Y	3.	_	2016 2022	https://www.cn	mimimal features, soc options	https://github.com/sipeed/TangNano-9K
riscv_picorv32 riscv_picorv32	https://github.o	beta beta	Clifford Wolf Clifford Wolf		risc-v risc-v	32 3			Jean-L larg		94 527 51 44		2 3	2 27		6.2 1.0		.0 198.9	X	Y verilog 1	picorv32	Y ye	s N	u .	1G 4G	Y	3		2016 2022	https://www.cn	mimimal features, soc options mimimal features, soc options	inclueds all peripherals LUTs & Fmax for Kintex, Virtex & Ultrasca
riscv_picorv32	https://github.o	beta	Clifford Wolf		risc-v	32 3			Cliffor sma		51 44		_			6.2 1.0		.0 336.8		verilog 1		Yye	s N	N .	1G 4G		3.		2016 2022	https://github.co	m mimimal features, soc options	designed for minimum LUTs
riscv_picorv32	https://github.o	beta	Clifford Wolf		risc-v	32 3	32 xcku	ı3p-3 (Cliffor larg	e 20:	19 108	85 6				6.2 1.0		.0 127.0	X	Y verilog 1	picorv32	Y ye	s N	v .	1G 4G	Y	3.	2	2016 2022	https://github.co	m mimimal features, soc options	designed for minimum LUTs
cole_c16	https://www.se	beta	Cole Design & D	Develop	RISC				James Brak		54	6				4.7 0.6				vhdl 1		Y as	m N	N E	4K 64K	N 20		8	2002 2012		(7) clks per inst, complete SOC	
c16too	https://www.so	stable untested	Cole Design and	d Devel	RISC	16 1	16 kinte	ex-7-3 J	James Brak	ef 5:	10	6	43			4.7 0.6		.0 88.9							4K 64K		3	_	2003	coledd.com/elec	tr graphics capability	clock/2 and six phases
riscv_rpu tpu	https://github.o	untested	Colin Riley Colin Riley		risc-v RISC	16 1		K-/ (Colin Riley	323	91 113	0 0	12	200	## 1	4.7 1.0	JU 1.	.0 60.8	1	Y vhdl 14 vhdl 20		Y ye			4K 64K			8	2015 2020	http://labs.domi	Series of 16 tutorials on uP design, v	cessing Unit. A simple 16-bit CPU in VHDL fo
amber	https://openco	r stable	Conor Santifort		ARM7			ex-7-3 J	James Brak	ef 640	09 235	1 6		2 82	## 1	4.7 0.7	75 1.	.0 9.6	ALX	verilog 2									2010 2017	https://en.wikip	no MMU, shared cache	2048 LUTs used as single port RAM
amber	https://openco	stable	Conor Santifort		ARM7	32 3			James area		05 185		1			1.1 0.7	75 1.	.0 40.7	ALX	verilog 2	a23_cor	e Y ye	s N	١ ٧	1G 4G	Y 80	1		2010 2017	https://en.wikip	no MMU, shared cache	
amber amber	https://openco	stable	Conor Santifort		ARM7	32 3			James Brak		350	02 6				4.7 1.0				verilog 2		e Y ye	s N	N .	1G 4G	Y 80			2010 2017	https://en.wikip	no MMU	4330 LUTs used as RAM
amber	https://openco	stable stable	Conor Santifort Conor Santifort		ARM7	32 3			James Brak James area		56 238	12 6				8.2 1.0		0 21.8		verilog 2: verilog 2:		e Y ye	s N	N .			1	6 5	2010 2017 2010 2017	https://en.wikip	ed no MMU	
/fcpu	https://github.o	errors	Cory Walker		RISC	16 1	16 kinte	ex-7-3 J	James deg	en :	18	6	1			4.7 0.6		.0		verilog 2	yfcpu	Y	N	N N 2	56 256	Y 5	1 1	6		Colin Mackenzie	Educational	very simple
:pu2	https://github.o	com/cas-m	Craig Shannon		risc	32 3	32 artix	ĸ7											Х	vhdl 1	cpu	Y ası	m N	١ .	4K 4K				2024		used to verify know how to use FPG	
room	https://github.o	com/zenco	Cui Yikai		mips	32 3	32						_							scala 14	7 cputop	Y ye	s N	N .	1G 4G	Y 90	3		202		configurable out-of-order MIPS32 u	
arhi or1200	https://github.o	alpha stable	Dagvadorj Galba Damjan Lampre		RISC penRISC	32 3			James ever James Brak			6	4	1 123		.4.7 1.0 .4.7 1.0		.0 77.9		verilog 4	tarni_co	ntroller			6M 16M 4G 4G	N 11	3.	4	2013 2013	https://openrice	no doc, extremely small RISC ic best older openrisc implementation	difficulty with timing, try 7.0ns no LUT RAM for reg file
6soc	https://openco	stable stable	Damjan Lampre Dan Gisselquist	. 0	RISC	32 3			James Brak James spai			6	1 1	1133		4.7 1.0		.0 22.5		Y verilog 3	toplevel	· ye	- 1	N N		N 20	1		2010 2015	ps.//open/ISC	n ocos order openinst implementation	uses ZIP CPU
ulalx25soc	https://openco		Dan Gisselquist		RISC	32 3	-		James Spa	_		6	4 2			4.7 1.0		.0 11.0		Y verilog	toplevel	山	N	N N	1G 4G	N 20	1		2015	<u> </u>		uses ZIP CPU
basic	https://github.o		Dan Gisselquist		RISC	32 3									T					verilog 70		Y ye	s N	N N	1G 4G	Y 35	1		2018 2020	https://github.co	bare bones variant of zipcpu	autofpga builds complete system
ipcpu	https://github.o		Dan Gisselquist		RISC	32 3			James Brak			6	_	2 218		4.7 1.0		0 128.9		verilog 7		Y			1G 4G				2015 2024	http://zipcpu.co	ISA has chnaged, multiple instructio	
iscv scarv-co	http://www.sir	stable	Daniel Ogilvie Daniel Page		accum risc-v	8 3	O KIIIC	ex-7-3 J	James Brak	et 30	01	- 6	+	357	## 1	4.7 0.3	3.	.0 130.5	1	verilog 1					4K 8K		3 3		2011 2018	https://www.ed		er micro-code & register updates, minimal I anch prediction or virtual memory, research
iscv_scarv-cp iscv_black-pa		com/black-	Daniel Petrisko		risc-v	64 3		\dashv		+	+	+	+		+	_	+	-	+	Y verilog 3: system ve	ilog	Y ye	s N	Y 1	6E 16E	Ý	3		2019 2020	incps.//www.uk	cache-coherent. RV64GC multicore	and prediction of virtual memory, research
ios	https://openco	mature	Daniel Roggen		accum	8 1	L6 kinte	ex-7-3 J	James Brak		11	6		270	## 1	4.7 0.3		.0 67.4		vhdl 1	1 cpu	Y					3 .	4	2014 2017	1	UoS Educational Processor	inspired by x86 ISA
3x8	https://openco	stable	Daniel Wallner		AVR	8 1			James miss			6				4.7 0.3			Х	vhdl 1	A90S120	00 ye:	s N	N E	4K 128K		3.	2	2002 2010		both A90S1200 & A90S2313	inserted fake inst ROM
рх16	https://openco		Daniel Wallner		PIC16	8 1			James mis			6		238		4.7 0.3				vhdl 10		Y ye	s N	N Y 2	56 4K	Υ			2002 2009)	both 16C55 & 16F84	with fake instruction ROM
65	https://openco	stable stable	Daniel Wallner Daniel Wallner		6502 Z80	8 8		ex-7-3 J	James Brak			6	_	291		4.7 0.3		.0 41.7	AX X	vhdl 7	T65	Y ye	s N	N N E	4K 64K		\vdash	+	2002 2010		6502, 65C02 & 65C816; wide use Z80, 8080 & gameboy inst sets, sew	ural usa gas
88	https://openco	alpha	Daniel Wallier Daniel Bailey		accum	0			James Z80 James Brak			6	2	167		4.7 0.3				vhdl 2		Y asi			8 256		—		2015 2015	https://www.vo	t only 8 memory locations	used 3658 Dff, doesn't infer block or LUT
88	https://github.o	alpha	Daniiel Bailey		accum	8			James Dff			4	2			4.7 0.3				vhdl 2	C88	Yası	m N	N I	8 256	Y 10		8	2015 2015	https://www.yo	t only 8 memory locations	used 3785 Dff, doesn't infer block of LUT
larfpga	https://github.o	com/darfpg	darfpga		z80	8													Α	Y vhdl, verile		Y ve	s N	N N E	4K 64K	Υ			2022	https://github.co	games ported to MiSTer and DE10-I	
erracresta	https://github.o	<u>beta</u>	Darren Olafson		68000	16 1	_					\perp		\perp					Α	verilog 5		Y ye	s N	N .	1G 4G	Y	1		2018 2022	!	FPGA compatible core of Nichibutsu	
riscv_harris	http://pages.hr	nc.edu/har	Dave Harris		risc-v	32 3				-	+-	_	_	+	-	_	-	-	+	system 5: vhdl 4		Y ye	s N	N /	1G 4G	Y 45	3		2019 2021	-	courseware to go with book	no top?
riscv_harris sbc6502	http://pages.nr	nc.edu/nar	Dave Harris Dave Nardella		risc-v 6502	32 3 8		-		_	+	+	_	+	-	_	+-		AGY	Y verilog 2		y ye	s N	N V F	4K 64K	Y 45	3	4	2019 2021	https://www.lin	courseware to go with book	no top? t written from scratch, uses 8-digit display
sbc6502	https://github.o	com/daven	Dave Nardella		6502	8 :		κ7 J	James was	m 10	74 38	32 6	1	2 42	## v2	3.2 0.8	30 1.	.0 31.3		Y verilog 1		Y ye	s N	N 2	56 256	Y		\top	2024	https://www.lin	e linked in page has full description	web page also has soft 6502 for Gowin, Xi
sbc6502	https://github.o		Dave Nardella		accum	8	8		no c	utputs									GIX		minicpu	Υ	N	N 2	56 256	Y 9			2024	https://www.lin	was his initial project, now included	ir linkedin doc for both minicpu & 6502
agcnorm	https://openco		Dave Roberts		accum	15 1			James Brak		32 111			2 20		4.7 0.6		.0 3.5				Υ			4K 72K			1	1962 2012	http://klabs.org/	h Apollo Guidance Computer via 3-inp	
agcnorm copro6502	https://openco	beta stable	Dave Roberts David Banks		CISC	15 1		ex7-3 J tan6-9	James Brak	ef 22: projects		0 6	-	2 32		.4.7 0.6 .4.7	56 1.	.0 9.3	X	vhdl 5 Y vhdl, Veril		Y	- 1	V Y	4K 72K	N 11	-	1	1962 2012 2014 2019	http://klabs.org/	h Apollo Guidance Computer via 3-ing 65C102, Z80, 80286, 6809, PDP11,	ut NOR gate emulation N 19 ISE projects on 8 uP, various clock spee
copro6502	https://github.i	stable	David Banks		pdp11	16 1			James Brak		39 94	17 6	1 1	5 33		4.7 0.6	57 3.	.0 2.0	x	Y vhdl, Veril		is V vo		-	4K 64K	v 70	13	R	2014 2019	https://stardot.c	PDP11	max'd out block RAM
copro6502	https://github.o	stable	David Banks		pdp11	16 1			James bare		78 158		1	204		4.7 0.6				Y vhdl, Veril					4K 64K			8	2014 2019	https://stardot.d	r PDP11	max a out block to av
copro6502	https://github.o	stable	David Banks		6502	8	8 kinte	ex7-3 J	James bare		36 14	14 6		258		4.7 0.3		.0 44.7	X	Y vhdl, Veril	og T65	Y ye	s		4K 64K				2014 2019	https://stardot.d	65C102	
copro6502	https://github.o	stable	David Banks		6809				James bare		58 20	6 6		107		4.7 0.3				Y vhdl, Veril		Y ye			4K 64K				2014 2019	https://stardot.o	<u>n</u> 6809	
copro6502	https://github.o	stable	David Banks		32032				James bare		+	6	_	+		4.7 1.0			X	· viidi, veiii	og 32016.x	se Y ye	s		4K 64K		\vdash	+	2014 2019	https://stardot.o	32016	floating-point is separate co-processor
copro6502	https://github.o		David Banks David Banks		68000 arm	32 3			James bare		+	6	_	+		4.7 1.0			X	Y vhdl, Veril Y vhdl, Veril	og 68000.x	se Y ye	s c		4K 64K		\vdash	+	2014 2019	https://stardot.o	n 68000	
opro6502	https://github.o		David Banks		x86				James bare			6				4.7 0.6				Y vhdl, Veril					4K 64K				2014 2019	https://stardot.o	n 80286	
opro6502	https://github.o		David Banks		z80				James bare			6				4.7 0.3				Y vhdl, Veril					4K 64K				2014 2019	https://stardot.o		
opro6502	https://github.o	stable	David Banks		CISC		spat	tan6-9				6			1	4.7			Х	Y vhdl, Veril	og	Y ye	s		4K 64K				2014 2019	https://stardot.o	65C102, Z80, 80286, 6809, PDP11,	
electronfpga	https://github.o		David Banks		6502	8														Y vhdl		Y ye	s N	N N E	4K 64K				2014 2020	https://en.wikip	Acorn Electron ULA in various FPGA	
utiac			David Galloway	, David	reg	16 N		tix-4	David Gallo	w 1	10	Α	4	198	_	0.6	57 1.	.0 947.6	A	vhdl, verile			٠.		64		3.	2 3	2010	Talks at Un. Toro	n synthesis maps PC into ucode	no inst mem: small state machine, ~200 i
rm_harris rm harris	http://booksite		David Harris David Harris		ARM	32 3	32	-		_	_	+	_	+	_	_	-		+	system 49	arm_sin	gle Y ye	s N	u Y	1G 4G	Y		+	2014 2015	https://booksite	e courseware to go with book	both VHDL & System Verilog
nips harris	http://booksite		David Harris David Harris	-+	MIPS	32 3	32	\dashv	-	+	+	+	\dashv	+	+	-	+	+-	\vdash	system 4	mins sin	e y ve	s N	V Y	1G 4G	Y	+	+	2014 2015	https://booksite	e only a few op-codes courseware to go with book	also has book figures & course slides goes with text book exercises
nips_harris	http://booksite		David Harris		MIPS	32 3				L	JL	Шİ					L.			system 45	mips_m	ult Y ye:	s N	V Y	1G 4G	Υ		L	2014 2021	https://www.yo	t courseware to go with book	video on Digilent Blog
mips_harris	http://booksite	simulation			MIPS	32 3	32								T					vhdl 49	mips_sir	g Y ye	s N	V Y	1G 4G	Υ			2014 2021	https://digilent.o	o courseware to go with book	complete set of book figures by chapter
nips_harris	http://booksite	simulation	David Harris	and t	MIPS	32 3	32			1	+	+1	\perp	+	-	_		1	\vdash	vhdl 45	mips_m	ult Y ye:	s N	V Y	1G 4G	Υ	\vdash	+	2014 2021	Lance Province	courseware to go with book	I dela company
iscv_swerv	nttps://github.o	com/chipsa	david harris & s	arah ha	risc-v RISC	32 3	32	-+	-+	+	+	+	+	+	+	+	+	+	\vdash	verilog	+		s N	N /	1G 4G	γ 16	3:		2005 2005	nttps://github.co		digikey courseware, three variants
ree6502	http://www.ard		David J. Lilja David Kessner	+	RISC 6502	32 3		ev-7-2	James Brak	of c	16 14	14 6	+	193	## 1	4.7 0.3	33 /	.0 24.6	x	verilog vhdl 5	frenceso	Y ası	c v	N N c	AK EAV	N 16	3	-	1999 2000	http://www.ene	from book: Designing Digital Compu microcoded	ter Systems with Verilog 0-521-82866-X, Ur
nycpu	http://www.mi	mature	Dennis Kuschel		accum	0	O KIIIC		James Brak James Brak			6	1			4.7 0.3				vhdl 2	cou ton	Y	- 1	V 6	4K 64K	Y		+	2010 2023	http://mvnor.on	originally in TTL, avail. as a kit	mv4th: micro-coded, bit serial, runs Fortl
ngl-cycl-mips	https://github.o	com/Diable	DiabloBlood		MIPS				James miss			6	7	1	- 1		-	3.0	A	verilog 1					1G 4G		3.	2	202			s for R2R, memory read/write, branch,
gpu	https://openco	stable	Diego A. Idarrag	ga			kinte	ex-7-3 J	James erro	rs in sou		6				4.7 1.0		.0		vhdl 2:	l gpu	Ш		Y					2015 2015		graphic processing unit	coding errors
heia_gpu	https://openco	<u>r</u> beta	Diego Valverde		RISC	96 6		ex-7-3 J	James hug	e a 93404	19	6		ĻĪ		4.7 0.4			G	PI verilog 3:	theia	$\perp \Gamma$	$\perp \Gamma$	ДΤ			oxdot	\perp	2009 2012	1	Ray Cast Programable graphic Proce	ss four cores, huge LUT count, 2/3rds LUT R
p8051	https://www.d	coprietar	Digital Core Des Dillon Huff	sign	8051 RISC	8 :	8 virte	ex-5 [Digital Core	₽D 169	19	6	+	200	## 1	.4.7 0.3	30 1.	.0 35.3	ALX	proprietar		Y ye			4K 64K	N 43	3.		1999 1999		also PIC, HC11, 68000, 680x, d32pro	Ituli system with RAM
nyisa ncu8	https://onenco	r alpha	Dillon Huff Dimo Pepelyash	nev	accum	8 8	8 kin*	PX-7-3	James Brak	ef 2	74	6	-	299	## 1	4.7 0.3	33 1	.0 360.1	. x	verilog 49		or Flace		¥ -	1G 4G 56 256	N 13	3	-	2008 2009	:	asm, simulated, builds?	lined & with forwarding implementations
urbo8051	https://openco		Dinesh Annayya		8051	8			James Brak			6	1			4.7 0.3				verilog 7							\vdash	1	2011 2016		includes perpherials	
parc64soc	https://openco	alpha	Dmitry Rozhdes	stvensk	SPARC	64 3	32 kinte	ex-7-3 J	James erro	rs		6	┸		## 1	4.7 2.0	00 1.			Y verilog 26	3 W1	N	Y	Y			旦	\perp	2009 2010		huge source file count	work in progress with no progress
odess	https://openco	stable	Dmytro Senyaki	in	RISC		16 cycle	one-5 J	James too	big 13016		A	## 46	2		8.0 4.0			Α	system 2	7 CoreQua	d Y as			1G 4G		1	_	2017 2017	https://opencore	s Altera proj, Multicore, P&R results a	t 37-bit adr, quad issue, caches, 32-64-128
odess	https://openco		Dmytro Senyaki		RISC				James redu			A				8.0 4.0		0 11.4		system 2	7 CoreOne	V Y ası	m Y	Y .	1G 4G		1		2017 2017	https://opencore		t 37-bit adr, quad issue, caches, 32-64-128
odess	https://openco	stable	Dmytro Senyaki	in in	RISC				James slov			A				8.0 4.0		.0 7.2		system 2	CoreOne	V Y asi	m Y	r '	1G 4G	_	1		2017 2017	https://opencore	Altera proj, Multicore, P&R results a	t 37-bit adr, quad issue, caches, 32-64-128
odess	https://openco	stable	Dmytro Senyaki Dmytro Senyaki	in .	RISC				Dmytro Sei Dmytro Sei			A	72 12	192	## q1	7.1 4.0	υ 1. 10 ο	.0 23.3			CoreOne	d Y ac	m \	, 1		_	1		2017 2017	https://opencore	Altera proj. Multicore, P&R results a	t 37-bit adr, quad issue, caches, 32-64-128 t 37-bit adr, quad issue, caches, 32-64-128
odess	https://openco		Dmytro Senyaki		RISC				Dmytro Sei			A	12 12			7.1 4.0		.0 14.1						7	1G 4G	_	1		2017 2017	https://opencore	s Altera proj, Multicore, P&R results	t 37-bit adr, quad issue, caches, 32-64-128
imen	https://github.o	com/domin	Dominik Salvet		RISC	16 1			James Brak		33 6	3 6		1 250	## v2	3.2 0.6		.0 503.0	X	vhdl 1			N	N Y 2	56 256	N 24		8	2018 2023	https://github.co	highschool thesis in Czech	limen_alpha is dual core version
pcycle	https://github.o	com/domin	Dominik Salvet		accum	4 :		I		T	T	П	工		I		I			vhdl 5		Υ			16 128	12			2015 2021		inspired by redstone processor in M	necraft, 1st custom VHDL design by author
risc63	https://github.o	com/domir	Dominik Salvet		RISC	64 1			James Brak		03 108	80 6		240		4.7 2.0		.0 227.8	X	vhdl 1	risc63	Υ			56K 256K	Y 39	1	6	2020 2024		tightly packed 16-bit ISA, no mult, n	BS thesis in Chech
p16 pavr	http://www.ult	ratechnolo r alpha	Don Golding Doru Cuturela	-+	forth AVR	16			James bad James Brak		20	6	-	1 132		4.7 0.6		.0 16.5	x	vhdl 1		at V vo			4K 64K	Y 72	3.		2000 2009	nttp://ftp.forth.	org/svfig/kk/11-2021-Golding.pdf superset of AVR	+
iop16b	https://aithub.		Doru Cutureia Doug Gilliland		RISC				Doug Gillila			6 4		2 50		4.7 0.3				Y vhdl 5									2021 2022	https://hackada		o full set of perpherals, 2022 version is hug
	/gittidU.t		Doug Gilliland				o cycli	-11C4 L	- JUB CIIIIII		1	47		1 30		0.5	4.	13.2	A			. 1031			41	. 10		+	2021	https://hackada	6502, 6800, 6809 & Z80 on Cyclone	

	opencores		author	style	e / etep	t sz	FPGA repo		LUTs	Dff È	S E rai	lk F	date	ool MIPS er /inst	clks/	KIPS v	en X	src #sr	top file	tool chai	3 ma	ax max	byte 달	adr #	start last	secondary web	note worthy	comments
older	prmary li	ink				inst	ter ter	ents	ALUT	בן זיט	i € ra	m max	å ,	er /inst	inst	/LUT d	dor S	code	rob tile	n pt	E da	at inst	adrs #	mod reg	e year revis	link		
)20	https://gith	hub.com/doι	gg Doug Gilliland		SC	\perp					\perp		\perp				\perp								2021 2022			huge download, canceled
-comput	https://gith	hub.com/dou	Doug Gilliland Doyya Doyya		isc 8		6 kintex-7-3 Jame	os sollon	seed in on	mnile 6	++-	_	Η.	4.7 1.00	1.0		-	verilee 13	mips 16 (-	4K 64K	13		2019 2024 5 2012 2013	https://github.com	Gilliland's builds of various 8 & 16-bit Educational 16-bit MIPS Processor	uPs, huge, several builds each
803	https://ope	encor stabl					8 spartan7 Jame				_	93		3.2 0.3		5.7			mc6803 \				V 13	l °	1999			John E. Kent. translated CPU core from VHDL
ma corte		hub.com/Nu	le Dylan Brophy		SC 3		6	Di dike	1010	1223 6		- 03			0 1.0	3.7	X	vhdl 4	cou Y	yes N	4	G 4G	Ÿ	8	2018	https://hackaday.i	o/project/160180-plasma-cortex-ope	n-source-cpu-in-vhdl
on_ICE	https://gith	hub.com/Edg	er Edgar Conzen	acci	um 1	6 16	6 ice40 Edga	ar Conze	n 940	257 4	1	1 20	r2	3.1 0.67	7 2.0				ec16_top	N	64	4K 64K	50		2023 2024		designed FPGA board, Lattice Radian	
_cpu	https://gith	hub.c stabl	Edmund Horner	RIS	SC 1	6 16	6 kintex-7-3 Jame	es Braket			1	2 196	## 1	4.7 0.67	7 1.0	141.6	X V	verilog 17	machine \					16	2015 2015		see web archive for doc	
ny	https://gith	hub.com/kua	h Eduardo Corpeño		SC 8	3 8				120				3.2 0.33	3 1.0	108.0		verilog 2	jimmy 1	n N	Y 25	56 256		4	2020 2022		educational, 4 regs, 8-bit adr spaces	
zipi8	https://gith	hub.com/ehs	n Ehsan Ali		Blaze 8	3 18		n conve		49 6	i	2 224		2.1 0.33	3 1.0	242.4	X N	vhdl 20	top \	asm N		56 2K	Υ		2022		Deterministic Branch Prediction for R	
x16	https://gith	hub.com/Eng	ne engineersbox		m 1	6 16		es Braket		6	5		## v2	2.1					manual_cpu			4K 64K		8	2022		very little	Digital schematic, VHDL & verilog
ilica	http://www		ar ensilica.com		3200 3	2 16	6 stratix-4 ensili		2200	А	1	200		2.00				verilog	eSi-3250 Y	yes		G 4G		10 16	5 2001 2016		verilog source included with license	room for 90 user inst, also as ASIC
ilica	http://www		ar ensilica.com		3200 3				1800			200	₩	1.50	1.0	166.7	AX \	verilog	eSi-3200		4	G 4G	Y 104	10 16	5 2001 2016		verilog source included with license	
lica lica	http://www		ar ensilica.com ar ensilica.com		1600 1 1600 1		6 virtex-5 ensili		1100 1100		5	160	-	1.00	1.0	145.5	AX N	verilog	eSi-1600 Y		64	4K 64K	Y 92	10 16 10 16	5 2001 2016		verilog source included with license verilog source included with license	
IILd	http://www		e Eric Frohnhoefer		SC 1		6 kintex-7-3 Jame					160		4.7 0.67		145.5			eSi-1650 Y						2002 2002	https://op.wikipor	from book: 978-0072467505 by Patt	
taiga	https://gitla		Eric Matthews				2 zynq		1551			1 123				79.3	ΔX	system 46	ICZ_BII	yes N	4	G 4G	V 10	32	2017 2022	nteps.//en.wikiped		33% smaller & 39% faster than LEON3
nac	https://gith		Eric Smith				8 kintex-7-3 Jame				; 								cosmac \	asm N	N 64	4K 64K	Y 100		2009 2020		AKA COSMAC ELF of 1976	Fmax is for bare core, runs CamelForth
ac	https://gith		Eric Smith	18	02 8	3 8	8 kintex-7-3 Jame	es inferr	e 598	6	5 :							vhdl 14		asm N					2009 2020		uses PIXIE graphics core	modified to use block RAM
_glacial	https://gith	hub.com/bro	h Eric Smith	risc	c-v 3	2 32	2							1.00	6.0			schem: 4	glacial	yes N	4	G 4G	Y 45	32	2018 2019		designed for 2018 RISC-V SoftCPU Co	ntest, for "smallest implementation" categor
	https://ope	encor stabl	Eric Wallin	sta	ack 3	2 16	.6 arria-2 Jame	es Braket	f 1420	Д	8 2	24 283	## q1	3.1 1.00	1.0	199.4 A		verilog	hive_core \	N			N 40		8 2013 2015		4 symetrical stacks, eight threads via	pipeline barrel
94a		hub.c stabl		991	00 1	6 16	6 kintex-7-3 Jame	es Braket	f 1340	6	5	5 286	## 1						ep994a \					16	2016 2019		TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
94a/icy99	https://gith	hub.c stabl			00 1									0.83	3.0		L \	verilog 29	tms9900 Y	yes N	N 64	4K 64K		16	2016 2023		TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
ercpu	https://gist	t.github.com	er erin candescent		um 4							200	## v2	3.2 0.16	5 2.0	410.3			nibblercpu Y	N		IK 4K		$\sqcup \sqcup \mathbb{I}$	2014	https://www.bigm	4-bit CPU in VHDL	seondary web link has documentation
6c5x	https://tam		Ernesto Romani		16 8		2 kintex-7-3 Jame					_		4.7 0.33					pic_core \	yes N	Y 25	56 4K	Υ	$\sqcup \sqcup$	1998 2002	ļ		as part of thesis?
	https://gith	hub.c stabl	ErwinM	RIS	SC 1	6 16	6 kintex-7-3 Jame	es Brake	f 1755	6	1	53		4.7 0.67		20.4	Χ	verilog 49	cpu Y	yes N	64	4K 64K	Y 40	8	2016 2017	ļ	based on magic-16	computer & computer2 null dsgns: no outp
cpu_ddr	a https://gith	hub.com/ngu	ye Evan Nguyen	arı	m 3	2 32	2 zu-3e Jame	es LUT R	AM for in	ist & dai 6	i	-	## V2	1.1 1.00	1.0	_		system 23	top \	yes Y	4	G 4G	Υ	16	2021	 	from "Digital design and computer ar	single cycle, empty synthesis
f	han (1 ***		ar ExpressIf		SC 1		2		-	\vdash	+	_	+		1 26	<u> </u>		proprietary		l	V -	41/ 641	V	1 - 1 -	2004		now produce ESP8266 & ESP32	
on-a-chip		hub.com/ept	Ezra Thomas Ezra Thomas		SC 8		3	+	+	\vdash	++	_	\vdash	0.67	7 2.0			verilog 19		asm N				5 8 16	2 2021 2024		robot controller, senior design projec small cou with VGA	cust pcb & uP, derivative of tiny_soc includes GPU (char gen)
_soc			Eabio Guzman		SC 8			os Rrabai	f 232	6	+	1 170	шн -	4.7 0.11	1 20	27.7		verilog 16							2012 2012	nttps://ezrasrobol	return stack & register file	3 clocks/inst
PS_SDIT_			Fabio Guzman Pabio Pereira		um 8					100 6						281.6	X R	vhdl 2	natalius_p \ ahmes	asiii N	N 25	56 256	y 15	1 1 1	2012 2012	http://embeddede	vstems in/ahmes-a-simple-8-bit-coul	hare CPU with no RAM
62			Fabio Pereira		8 8						1 1 1			4.7 0.3					fpz8 cpu N			K 16K			2016 2017	xp.qq cimbeddeds	Zilog Z8 encore (eZ8) 8-bit core	Altera megafunctions (mem)
cpu2	https://eith		ici Fabrice Normandin		ips 3			une	3104		11	1	ΗΉ	0.3.	4.5	-t	÷Η̈́			asm N		G 4G		32	5 2010	1	McGill Un. Course, MIPS CPU/VHDL	MIPS inst card, pipe hazard notes
ore	https://ope		Fabrizio Fazzino etal		ARC 6			es Brake	f 52845	6	8 5	59 56	## v1	4.1 2.00	1.0	2.1	AX \	verilog 13	5 s1 top Y	yes Y	N 4			32	2007 2012	https://en.wikiped	reduced version of OpenSPARC T1	Vivado run
ore	https://ope		Fabrizo Fazzino, Albe		PS? 3	2 32	2 arria-2 Jame	es Braket	f 2101	А	1			3.1 1.00	1.0	90.6	AX N	verilog 9	m1 core	yes N	4	G 4G	Υ	32	2007 2012		GCC target?	
)	https://gith	hub.com/fsid	dic Fahad Siddiqui		sc 1	6 32	2 virtex-7 Faha			447 6		1 372	##	0.80	1.0	614.9	X N	verilog 31		asm N	64	4K 64K	30	32	5 2013 2023		16-bit RISC using DSP48	image processing, several publications
tanmc	http://www		Falk Hassler	RIS		8 18	8 kintex-7-3 Jame	es Brake	f 853		1	2 120		4.7 0.67			XY	verilog 38	spartanme \	asm					2012 2014		SPARC like register windows	
:			Farhad Mavaddat		SC 1					e 6	i			4.7 0.67				vhdl 31	urisc \			4K 64K			1987 2012	https://cs.uwaterl	Ultimate Reduced Inst Set Computer	Un. Of Waterloo
	https://gith		Federico Zotti		um 8							200	## 1	4.7 0.10	0 4.0	104.2	G N	vhdl 9	sap-1-TOP	N		.6 16	Y 5	$\sqcup \sqcup \sqcup$	2024		Simple as Possible Computer	Gowin 9K project
genes	https://ope		Fekknhifer				6 kintex-7-3 Jame	es Brake	f 807	6	5	1 297	## 1	4.7 0.67	7 1.0	246.3		vhdl 11		asm N		1K		-	2008 2009		"student RISC system"	
-mark-ii	https://gith	hub.c WIP	Felix Queißner		um 8			_			++	-						vhdl 37	tis100			4K 64K			2020 2023 2015 2016	https://ashet.com		ISA at doc/specs/spu-mark-ii.md
100 809e	iittps://gitii	hot:	Felix Queißner Flint Weller				8 kintex-7-3 Jame	oc gato l	lovel prim	itivos or 6		_	Η,	4.7 0.33	2 2 0										1999	https://www.linke	programming/puzzle video game by a course work. ASIC orientation	acritronics industries
zuse	https://gith	hub com/fste	z Florian Stolz		e z3 2		kilitex-7-3 Jaille	es gate i	lever priiri	itives ei C	++	_	H	.4.7 0.3.	3.0			verilog 4	core_6809 \	yes iv	Y 6	41 041	N 9	13 0	2024	https://tinytaneou	partial implement of Zuse Z3 ALU	design from tinytaneout run tt06
/ snitch	https://gith	hub c WIP	Florian Zaruba	_	c-v 3	_	.2	+			+	_			-				snitch 1			G 4G		32	2023	https://www.pulp		C-V core (RV32I or RV32E), 32-bit integer an
do8	https://gith		Folke Will		P8 1		2 spartan7 Jame	es Braket	f 583	268 6	i	106	## v2	4.1 0.50	3.0	30.4	X Y	vhdl 34	pdp8	ves N	N 32			8	2019 2019	ntcps.j/www.puip	SoC implementation of a PDP-8/I for	includes extended ALU
oblaze	https://ope		Francois Corthay		Blaze 8					6	5			4.7 0.33			X \	vhdl 12	nanoblaze	asm	25	56 2K	Υ		2015 2015		nanoBlaze compatable, adjustable da	
oblaze	https://ope	encor beta	Francois Corthay	picoE	Blaze 8	3 18	8 kintex-7-3 Jame	es Braket	f 247			1 169	## 1	4.7 0.33	3 2.0	113.2			nanoblaze			56 2K			2015 2015		nanoBlaze compatable, adjustable da	
	https://cod	de.gor stabl	Frederic Requin		000 3		6 stratix-2 Frede				1	4 180		1.00	6.0	15.8	Α \	verilog 1	j68 \	yes N	4	G 4G	Υ	16	2009 2014		for use with Minimig	micro-coded on stack machine
	https://gith	hub.com/free	re Frédéric Requin		000 1		6 cyclone3 Fréde	léric Req	u 1900	4	ı	9 90			6.0	7.9	1 1	verilog 38	soc i68	ves N	N 64	4K 64K	Υ	16	2018			Stack based CPU with Forth-like microcode
_jive	https://gith	hub.com/free	re Frédéric REQUIN		c-v 3		2	4.			+	_			20.0			verilog 19	jive_cpu_t \	yes N	4	G 4G	Υ	32	2018		Size-Optimized Microcoded RISC-V CI	
1_316_cp J	u https://gith	hub.c alph	G.K Yvann Monny		SC 3		2 kintex-7-3 Jame			6	5	127		4.7 1.00		47.0	X N	vhdl 8	cpu_dp	N	3	2 32	N 20	32	2018 2018		MIPS based, simulation DO files, I&D	very small caches do not infer any RAM
7lp	https://baid	encor beta	Gabriel de Sant'Anna Gabriel Oshiro, Samu		rth 1	6 16				1622 4	1 2	86 50	## q1	4.7	4.0	10.1	A 1	vndl 1/	s4pu Y	asm N	64	4K 64K	32	\vdash	2017 2020	https://gitlab.com	for use in ATARI 2600	in Portuguese
noel	https://ope	encor Deta	n/ gaisler		C-V 3	3 8	8 spartan-6 Jame	es errors	5		+			.4./	4.0		AV .	vhdl 40	t6507lp	yes N	N 64	4K 64K	Y	22	2009 2010	https://www.goid	many config options	32 & 64-bit, software tools, bit files
3fpga	https://ww	hub c. matur	Gary Becker		09 8		8 spartan7 Jame	oc Kont's	s 1536	195 6		70	## 1/	3.2 0.33	2 2 0	5.6			cpu09l_12 \	yes N	6/	4K 64K	1 44	13 8	2007 2015	http://www.gdisi		altera project with 6809 & 6502 uPs
3fpga	https://gith		Gary Becker		09 8			es iteme.	1330	133 0	++	- 70	1		3 3.0		AY	verilog 39	coco3fpga	vos N	6/	4K 64K		13 8	2007 2015	http://www.davel		
200 soc	https://one		gaz		nRISC 3			es missir	ng files	4			## 0	1.1: 0.67			Y	verilog 39	top	ves Y	M 4	G 4G	Y	32	2011	https://openrisc.ic	OpenRISC on Terasic DE1 board	altera project with 6809 & 6502 uPs
o_nating	https://gith		e Geoff Natin		SC 1						-			3.2 0.67			- 11	vhdl 56	processor_f	nal N	N 64	4K 64K	N 10	9	2016 2016		microcoded instruction set processor	educational
_ptsc			George Shaw		rth 3		3	1, 2,2,0	1		\top		ΠŤ	1.0	1.0		- 1 1	proprietary	, l	N	4	G 4G	1-0		1995 2002			PTSC web site had full documentation
rthproce	es: https://ope		Gerhard Hohner	for	rth 3	2 8	8 SP-kintex Jame	es Brake	f 2959	6	5	6 223	## 1	4.7 1.00	1.0	75.3				yes N	64	M 64M	96		2004 2012		DPANS'94 32-bit Forth, masters thesi	
tinsel	https://gith		TS Ghaith Tarawneh		c-v 3		2											bluespec vi	erilog							https://poets-proj	message-passing architecture design	ed for FPGA clusters
_atmeg		encor beta	Gheorghiu Iulian		/R 8				f 1366			179							mega_cor \						2018 2019	https://git.morgot	configurable AVR processor w/8 conf	igurations
a_core	https://ope	encor beta	Gheorghiu Iulian		/R 8							120	## 1	4.7 0.33	3 1.0	35.6	Χ	verilog 34	mega_cor \	yes N	64	4K 128K	Y 72	32	2017 2018	https://git.morgot	8 AVR cores, 4 sets LUT counts poste	
en	https://ope		Giovanni Ferrante		SC 3		6 kintex-7-3 Jame					192	## 1	4.7 0.67	7 1.0	271.8	AX \	vhdl 14	cpu 1	asm N		\perp		$\sqcup \sqcup$	2003 2009		x86 .exe generates VHDL RISC uP	using 16 bit example
en	https://ope		Giovanni Ferrante		SC 3	∠ 16	6 kintex-7-3 Jame				8	154	## 1	4./ 1.00	1.0	96.3	AX I	vhdl 14	cpuc \	asm N	N	+	-+	\mapsto	2003 2009	 	x86 .exe generates VHDL RISC uP	using 32 bit example
)	https://ope	encor alpha	Goran Dakov Goran Devic	RIS	SC 3	2 32	2 kintex-7-3 Jame 8 cyclone-2 Gora				1 2	20 10		4.7 1.00		3.0	AX \	verilog 4	cpu or	r asm	N C	AV CAV	v	$\vdash\vdash$	2015 2016 2014 2020	https://gith.sh	"arithmetic core" gate level reverse eng'd Z80	has testbench & caches Complete implementation of a Sinclair ZX S
	https://ope		Goran Devic		30 E									4.7 0.3			AX N	veriles 24	z80_top_c \ z80_top_c \	yes N	N c	4K 64K	·	++	2014 2020		gate level reverse eng d Z80 gate level reverse eng'd Z80	Complete implementation of a Sinciair ZX S Complete implementation of a Sinciair ZX S
0	https://ope		Goran Devic				8 spartan-6 Gora	an Devic	1819		1	8 24	## 1	4.7 0.33	3 10			verilog 24	z80_top_c \	VPS N	N E			\vdash	2014 2020		gate level reverse eng d Z80 gate level reverse eng'd Z80	Complete implementation of a Sinciair ZX S
)	https://one		Goran Devic					es timin				41		21.1 0.3		77	AX III	verilog 24	1280 top d V	voc N	N 64	4K 64K	V	++	2014 2020		gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX S
D mister	https://eith	hub.com/Gra	ou Grabulosaure		550 8			- Constitution	2,31	1		1 41	T		1.5		AY	vhdl. V 39	sys_top \	, S N	3:	2K 32K	Y	++	2018 2020	https://en.wikiner	clone of Signetics 2650 uP	based on the IBM 1130, Altera project & PI
_minima	петрал//дата	hub.com/esn	ec Graeme Smecher		c-v 3			eme Sme	423	61 6	; 	200	## v2	2.2 1.00	0 4.0	118.2	x ,	verilog 2	minimax 1	ves N	4	G 4G	Y	32	2022 2023		LUT count comparisons with other ris	most 32-bit insts microcoded, limited 16-bi
hls-viva		hub.o stahl	Grammatopoulos Va		IPS 3		2 0.86	51110	723	31 0	+	1200	1 1 1 2	2.00	4.5				cpu Y	yes N	1 4	G 4G		32	2022 2023	1	written in cpp, no inst decode, limiter	xilinx HLS project
32r1	https://one	encor stahl	Grant Ayers		IPS 3		2 arria-2 Jame	es Brake	f 3716	A	8	79	## 01	3.1 1.00	1.0	21.3			processor \	yes N	Y 4			32	5 2012 2015	https://github.com	Harvard arch	complete software tool chain
omp	http://searl	rle.hostei.cor	Grant Searle		um 8		3		1		T T	T			1		A			1 1		1.2			2014	https://blog.gadee		; Basic, CamelForth and CPM; also SD card,
uarch	https://gith	hub.com/gra	ty Grant Wilk				2 max10 Gran	nt Wilk	2860	4	1	50	## q1	8.0 1.00	0 1.0	17.5	Α \	vhdl 18	1	yes N	4	G 4G	Y	16	2020	https://grantwilk.	custom uarch for the ARMv4 ISA on I	
_uarch	https://gith	hub.com/gra	nty Grant Wilk	ARI	M9 3	2 32	2 zu-3e Jame	es Braket	field	6	5		## V2	1.1 1.00	1.0		Α ١	vhdl 18)	yes N	4	G 4G	Υ	16	2020	https://grantwilk.i	custom uarch for the ARMv4 ISA on I	course work, Quartus project
ore	http://www		Green Mountain Con		C11 8						5	127		4.7 0.33					hc11rtl \						2 2000	6811 data sheets	restricted use license, with correction	is
309	https://gith		Greg Miller		09 8						i I		## v2	3.2 0.33	3.0		X V	verilog 6	demo_rod \	yes N	N 64			13 8	2016 2020	https://shop.trenz	Cycle Accurate MC6809 Core	emphasis on cycle accuracy, DIP replaceme
	https://ww	vw.cl. matu	e Gregory Chadwick		IPS 6		2				$\perp \perp $		$\perp \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$		$\perp \perp \uparrow$			bluesp 34	mipstop \	yes				32	2012 2017	https://github.com		CHERI (Capability Hardware Enhanced RISC
	https://gith	hub.com/Gui	he Guilherme Dias		64 6		2				\perp		$\perp \perp$		\perp	[<u> </u>	vhdl 11	polileg	ves N	4	G 4G	Υ 9	32	2021		Monocycle uP in VHDL, subset of the	
			ta Gunnar von Boehn		3 000					\vdash	+	_	\perp					vhdl	١	yes N	4	G 4G	Υ	32	2012 2022	http://www.apollo	sells Amiga card, "68080" with 64-bit	
llo_68080			e Guy Hutchison, How		30 8					473 6		182		4.7 0.33			AX N	verilog 6	tv80n Y	yes N	N 64	4K 64K	Y	\vdash	2004 2020	https://github.com	derived from Daniel Wallner's T80, A	
i /8 bllo_68080 0		nup.com/kiw	h/ Hammond Pearce				8 artix-7 Jame					100	## V2	3.2 0.20	1.0	/5.5	<u> </u>	verilog 8	kiwih_tt_t \	asm N	1 3	256	Y 20	++	2023	nttps://github.com	ur design via chatGP14, ASIC gate list	study using chatGPT4 for hdware synthesis
ollo_68080 0 ih		hoch ages the	in riammond Pearce	acci	.um 8	5 I C	8 artix-7 Jame	esi no LU	2030	1 210/16) I I	ı 90	## IV	3.2 0.20	1.0	8.9		vernog 14	accumulat \	asm N	1 25	256	T 24	1 1 1	2023	mitps://efabless.co	ur uesign via chatGP14, ASIC gate list	Scan (JTAG) chain of all memory & FF
llo_68080) h h		hub.com/kiw	Hone Tier-1		06 -	, ,	Linton 7 7								7 20	2.4	v 1	udeall	en.,00		NI C	84			2002 2012	better Horacon to a co		
lo_68080 h h 36			Hans Tiggeler		36 8	3 8	8 kintex-7-3 Jame	es Braket	f 3421	- 6	1	127	## 1	4.7 0.17		3.1	X \	vhdl 23	cpu86_top \	yes N	N 1	M 1M	Υ		2002 2018	http://www.ht-lab	8088 clone	ht-labs offers several uP cores
0_68080		beta	Hans Tiggeler	PIC	36 8	3 8 3 14	8 kintex-7-3 Jame 4 kintex-7-3 Jame	es Brake es Canno	f 3421 ot find <re< td=""><td>ore pk 6</td><td>5 1</td><td></td><td>## 1</td><td>4.7 0.17 4.7 0.3</td><td>3 1.0</td><td></td><td>X</td><td>vhdl 23 vhdl 20</td><td>rcore54_s</td><td>yes N</td><td>N 1</td><td>M 1M</td><td>Υ</td><td></td><td>2002 2018 1999</td><td>http://www.ht-lab</td><td>8088 clone not available at ht-lab website</td><td>www.ht-lab.com</td></re<>	ore pk 6	5 1		## 1	4.7 0.17 4.7 0.3	3 1.0		X	vhdl 23 vhdl 20	rcore54_s	yes N	N 1	M 1M	Υ		2002 2018 1999	http://www.ht-lab	8088 clone not available at ht-lab website	www.ht-lab.com
		beta stabl	Hans Tiggeler Hans Tiggeler	PIC	36 8 316 8 TA 1	8 8 3 14 6 16	8 kintex-7-3 Jame 4 kintex-7-3 Jame 6 kintex-7-3 Jame	es Brake es Canno es Brake	f 3421 ot find <ro f 810</ro 	core_pk 6	i 1		## 1	4.7 0.13 4.7 0.3 4.7 0.6	3 1.0 7 1.0	47.4	X	vhdl 23 vhdl 20 vhdl 23	rcore54_s \	yes N yes N l asm N	N 11	M 1M 56 4K	Y		1999	http://www.ht-lab	8088 clone not available at ht-lab website time triggered arch	
	https://gith https://gith http://www https://ope	beta stabl encor beta	Hans Tiggeler	PIC	36 8 316 8 TA 1 SC 3	3 8 3 14 6 16 2 32	8 kintex-7-3 Jame 4 kintex-7-3 Jame	es Brake es Canno es Brake es comp	f 3421 ot find <ro f 810 iller errors</ro 	core_pk; 6	i 1		## 1	4.7 0.17 4.7 0.3	3 1.0 7 1.0	47.4	X	vhdl 23 vhdl 20 vhdl 23	rcore54_s	yes N yes N l asm N	N 11	M 1M 56 4K	Y			http://www.ht-lab	8088 clone not available at ht-lab website	www.ht-lab.com

_uP_all_soft folder	opencores o		author		tyle /	data sz inet ez	FPG	iA re	por com ter ents	LUTs ALUT	Dff 5	a tall	lk F	date	tool MIPS	clks/ K t inst /I	PS ve	src fi	e top file	tool chai	fltg pt	max max dat inst	byte to	adr # mod re	pip e	start last year revis	secondary web	note worthy	comments
eco32	https://open	cor stable	Hellwing Geisse		RISC	32 3	2 kintex	x-7-3 Ja	mes Braket	2339	6				14.7 1.0			X Y verilog 1				512M 256N				2003 2022	https://github.co	MIPS like, slow mul & div	
eco32	https://open		Hellwing Geisse		RISC				mes Braket	3367	6				14.7 1.0			X Y verilog 2				512M 256N		3.	2	2003 2022	homepages.thm.	MIPS like, slow mul & div	1
mc8051 digital up	http://www.		Helmut Mayrho		8051 mips				mes Braket mes clocki		309 6				14.7 0.3 v22.1 0.6	3 4.0 7 1.0 1	2.3 >	vhdl 4	9 mc8051c	Y yes	N	N 256 64K Y 64K 64K	Y	1		1999 2013 2016 2022	https://github.co	fast 8051, version available with flo uP implemented as schematic	ating-point by David Lundgren has assembler and ISA pdf. 2Kx16 RAM?
digital_up	https://githu	ih com/hnee	n Helmut Neemar		mips		.6 zu-5e		mes clocki	709	310 6				v22.1 0.6							Y 64K 64K				2016 2022	https://github.co	uP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?
mips-processo	https://githu	ib.com/hcsh	ir Henry Shires		mips	32 3		. Jd	CIOCKII	703	320 6	++	123	- ""	0.0	2.0 2.	60.2 /	vhdl 5	2 mips_pro	Y yes	N	4G 4G	Υ	3.		2016 2022		course project: single cycle, pipeline	
xproz	http://www.	bitl stable	Herbert Kleebau	uer	CISC	16 1										1.0		schemati		Y asm	N	64K 64K				1993 1995		documentation in German	*.1 schematic design
edge	https://open		Hesham ALMata		MIPS	32 3		an-6 Ja	mes Braket	5345	6	7	1	8 ##	14.7 1.0	0 1.0	1.5		0 edge_cor	e Y yes	N	N 4G 4G	Υ	3.	2 5	2014 2014		Edge Processor (MIPS)	MIPS1 clone
src minicpu	https://githu	ıb.com/Kylel	riculing & Jorda		RISC	32 3 16 °		. 7.7.1-		433	-	++	1 12		14.7 0.3	3 1.0	7.7	verilog	and the Common		NI.	4K 4K	N 26	\vdash	+	2018	http://www.zeep	book by Heuring & Jordan	also Kilts cpt17 Adv FPGA dsgn uses Flex, Bison & Perl to create gcc compiler
df6805	www.hitecha	plobaroprieta	Hirotsugu Naka ar Hitech Global		6805				mes lots of tech Globa		4	++	8		0.3		4.1 F	vcino5				N 64K 64K			+	2006 2016	6805 data sheets	same as tiny-cpu	uses riex, bison & Pen to create gcc compiler
armv5-cpu	https://githu	b.com/taka	hi hooray		arm	32 3			mes does r			oved syn			v24.1 1.0)	system 4	8 top	Y yes	N	4G 4G	Υ	1	6	2021		Armv5 single-cycle processor	reg file: 2 we's, 4 read ports, refs Harris & Har
riscv_pito	https://githu	ib.com/hoss	e Hossein Askari		risc-v	32 3			ossei includ		6	## ##					>	system 3	1 rv32_cor	Yyes	N	4G 4G	Υ	3.	2 8	2020 2022	https://barvinn.re	RISC-V Barrel Processor for Deep N	eu has NN accelerator
ez8	https://githu	b.c stable			accum	8 1		x-7-3 Ja	mes replac	644		\perp	2 23	3 ##	14.7 0.3	3 2.0	9.6	verilog 1	3 ez8_cpu			256 4K				2014 2014	http://zhehaoma	o.com/	not sure inferred RAM correct?
fpg1	https://githu	ib.com/hrva	cl Hrvoje Čavrak		PDP1	18 1				primitive		+		_					1 pdp1	Y yes	N	4K 4K			_	2019		video display of PDP-1 console, a m	
iDEA mb-lite_plus	https://githu	ib.c alpha	Hui Yan Cheah e		RISC uBlaze				u Chi unabli mes Braket	321 244	6	1	2 40		13.2 0.6 14.7 1.0				2 cpu_top 4 tumbl	Y yes	N N	Y 64K 64K 4G 4G	N 24	3.		2011 2016	The IDEA DSP BIO	Delft Un. Of Tech. course work	U from GitHub, rq'd NOPs lower actual results use inferred RAM
ben eater up	https://eithu		V Humberto Silva		accum	8 8		K-7-33a	illes bi akei	244	-	+	2 31	3 1111	14.7 1.0	0 1.0 1	J00 /		4 computer	asm	N	256 16	Y	1	1	2015 2019	https://eater.net	Ben Eater's 8-bit breadboard comp	
tiny-riscv	https://githu	ıb.com/hush	Hyounguk Shon	1	RISC	32 3	2					TT		11					5 riscv_top	Υ	N	4G 4G	Y 24	3.	2	2019		course work, reduced risc-v, 24 inst	four variations: cache, multi-cycle, pipeline & si
lattice6502	https://open	cor beta			6502	8 8			mes Braket	4942	6		21		14.7 0.3		3.6	vhdl	ghdl_pro	Y yes	N	N 64K 64K	Υ			2010 2010		targeted to LCMXO2280	
pdp8l	https://open	cor beta	Ian Schofield		PDP8				mes Braket		4	-	48 6	3 ## 0	q13.1 0.5	0 2.0	4.4 A					N 4K 4K		Н.		2013 2013		Minimal PDP8/L implementation w	
power_a2 hc12	https://githu	v.ac ncomple	IBM (open PPC)	_	PPC hc12	8 8	2 vu3p-	-2	TCL fil	es		₩	+	+			-	vhdl 2	85			16E 16E 64K 64K		3.	2	2019 2020		PPC RTL, asic gate RTL book/masters-thesis on his implem	Virtex VU3P-2 FPGA implementation (380K lut
sardmips	https://open	cor system			MIPS	32 3	2	_				++	+	+				systemC	_	Y yes	N	4G 4G	Y	3	,	2009		synthesizable parametric IP core su	
riscv_shakti	https://githu	ib.com/anm	o IIT Madras		risc-v	32 3	2					\perp	\top	$\pm \dagger$	1.0	0 1.0		bluesp 2	5	Y yes	N	4G 4G	Y	3.		2014 2021	https://shakti.org	~8 different riscv cores, Madras Ind	
riscv_drim-s	https://githu	ib.c alpha	Integrated Circu		risc-v	32 3	_										F			Y yes	N	4G 4G	Υ	3.	2 6	2021 2024		6-stage core, 2-Wide Superscalar, in	nplementing the RiscV ISA (RV32IM)
nios-v	https://www	v.intel.com/c	Intel		riscv	32 3			tera comp	421	A	44	44		q24.2 1.0			p. op. rete		Y yes	opt	4G 4G	Υ	3.	2	2021 2024	https://www.inte		R ALM mystery: off by 2X? No FF counts
riscv_niosv riscv_niosv	https://www		ar Intel		risc-v risc-v		2 agilex		tel fastes tel fastes	1509 1375	A	+	2 56		q21.3 1.0	0 1.0 3		proprieta		Y yes	N N	4G 4G 4G 4G	Y	3.	2 5	2021	1		en RV32IA spec, M20K for reg file, interrupts en RV32IA spec, M20K for reg file, interrupts
riscv_niosv riscv_niosv	https://www		ar Intel		risc-v risc-v				tel fastes	13/5	A	+	2 36	2 ## /	q21.3 1.0 q21.3 1.0	0 1.0 2				y yes	N	4G 4G	Ÿ	3.		2021	1		en RV32IA spec, M20K for reg file, interrupts en RV32IA spec, M20K for reg file, interrupts
v1_coldfire	https://www		ar IPextreme		68000	16 1			eescale	5000	4	上上	8		0.8			verilog		Y yes	N	N 4G 4G	Υ	1		2008	https://www.silv	free for Altera	3500 LUTs on Stratix-III
c3pu	https://githu	ıb.com/isovi	c Ivan Sovic		accum	16 1	6 sparta	an3 lv	an Sovic	580	268 4				14.6 0.6	7 3.0)		7 mc3pu	Y asm	N	64K 64K	22		8	2013 2015		Spartan3: 268FF, 580 4LUT; 22 inst,	8 reg, 3clks/inst, 65K wds, asm
c3pu	https://githu	ıb.com/isovi	c Ivan Sovic		accum			x7 Ja	mes no los	303	234 6	-	25	0 ##	14.7 0.6	7 3.0 1	34.3					64K 64K		3		2013 2015		large state enumeration	uses internal tri-states
riscv_rp32 whitham 68k	https://githu		Iztok Jeras Jack Whitham		risc-v 68000	32 3		v. 7. 3 la	mes no tor	modulo		++	+		14.7 0.6	7 4.0	-	system 2	8 r5p-mous	Y yes Y asm		4G 4G		3.		2022		four variants including single cycle, university project, 68020 subset	read thesis, code generator for top modules
tt06-MiniCPU	https://githu	ib.com/jacqu	Jack Willtham Jacqueline Gisla		accum	4 8		K-7-3 Ja	mes no top	module		++	+	***	14.7 0.0	7 4.0		verilog	tt_um_4b		N			1		2002 2003	https://app.tinyta		registers, 11 instructions; tiny tapeout project
verilog-harvard	https://githu	ıb.com/jayw	o Jae-Won Chung		RISC	16 1	6 zu-3e	Ja	mes multi-	165	96 6		25	0 ## 1	v21.1 0.6	7 1.0 1	015 >			Y	N	N 16 NA		.	4	2019 2019		multi-driven nets	multi cycle CPU that has an IPC of 1
verilog-harvard	https://githu	ıb.com/jayw	o Jae-Won Chung	:	RISC	16 1	6 zu-3e	Ja	mes multi-	driven ne	t 6			## \	v21.1 0.6	7 1.0)	verilog	cpu03	Υ	N	Y 16 NA	N 23		4 5	2019 2019		multi-driven nets	5-stage pipelined CPU, same for cpu4 thru cpu
verilog-harvard	https://githu	ıb.com/jayw	Jae-Won Chung		RISC	16 1	6 zu-3e		mes multi-	driven ne	t 6			## \	v21.1 0.6	7 1.0	>	verilog	cpu04	Υ	N	Y 16 NA	N 23		4 5	2019 2019		multi-driven nets	Data forwarding from the ALU
verilog-harvard	https://githu	ıb.com/jayw	o Jae-Won Chung		RISC	16 1	6 zu-3e		mes multi-	driven ne	t 6	┷		## \	v21.1 0.6	7 1.0)	verilog	cpu05	Υ	N	Y 16 NA	N 23		4 5	2019 2019		multi-driven nets	Branch prediction with a BTB with 2-bit satura
verilog-harvard	https://githu	ib.com/jayw	Jae-Won Chung		RISC	16 1	6 zu-3e 6 zu-3e		mes multi-	driven ne	t 6	++	_	## \	v21.1 0.6 v21.1 0.6	7 1.0	- '	verilog	cpu06	Y	N	Y 16 NA	N 2:		4 5	2019 2019		multi-driven nets multi-driven nets	Momony latency parameter
verilog-harvard	d https://githu	ib.com/iavw	o Jae-Won Chung		RISC	16 1	6 zu-3e		mes multi-	driven ne	t 6	++	+	## 5	v21.1 0.6	7 1.0	- (verilog	cpu07	Ý	N	Y 16 NA	N 23		4 5	2019 2019		multi-driven nets	instruction cache and data cache
verilog-harvard	https://githu	ıb.com/jayw	o Jae-Won Chung		RISC	16 1	6 zu-3e	Ja	mes multi-	driven ne	t 6	\top		## \	v21.1 0.6	7 1.0)	verilog	cpu09	Υ	N	Y 16 NA	N 23		4 5	2019 2019		multi-driven nets	DMA module and its interrupt mechanism
verilog-harvard	d https://githu	ıb.com/jayw	o Jae-Won Chung		RISC	16 1	6 zu-3e		mes multi-	driven ne	t 6			## \	v21.1 0.6	7 1.0	>	verilog 1	0 cpu10	Υ	N	Y 16 NA	N 23		4 5	2019 2019		multi-driven nets	DMA interleaved with instructions that access
verilog-harvard verilog-harvar		ib.com/jayw	Jae-Won Chung Jae-Won Chung		RISC	16 1 16 1	6 zu-3e	. Ja	mes multi-	171	6	++	35	7 ## \	v21.1 0.6	7 1.0 1	399 >		cpu01	Y		N 16 NA	N 23			2019 2019 2019 2019		multi-driven nets	single cycle CPU that has an IPC of 1 so missing memory & test bench RTL
blue_fpga	https://githu	ib.com/Geck	Jaime Centeno		accum	16 1		an7 la	mes need t	o run V2I	122 6	++	+	## \	v24.1 0.6	7 1.0	>	verilog 7	9 system	Ÿ		4K 4K			2	2020 2023		gate level png's, simulator exe	symissing memory & test bench KTL
mera400f	https://githu		bl jakubfi		RISC				mes syntax		6			## \	v23.2 0.6	7 2.0		verilog 7	7 mera400	Y yes		64K 64K				2020		reimplementation of MERA-400 CP	
J1	www.excam	era. stable era. stable	James Bowman James Bowman		forth forth		6 kintex 6 zu-2e		mes Braket mes area c	335 253			1 18		14.7 0.8 v20.1 0.8			vhdl vhdl		Y forth	N N	64K 64K	20			2006 2023	https://github.co	uCode inst, dual port block RAM uCode inst, dual port block RAM	16 deep data & return stacks 16 deep data & return stacks
J1a	www.excam	era. stable			forth	16 1			mes DFF e	518	6		41		14.7 0.8					Y forth						2006 2023	https://github.co	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
J1a32	www.excam		James Bowman		forth				mes DFF e	930			35		14.7 1.0					Y forth	N I	64K 64K	20			2006 2023	https://pythonl	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
J1b	www.excam	era. stable			forth				mes DFF e	2612	6				14.7 1.0							64K 64K				2006 2023		uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks
J1b_16	https://githu	era. stable			forth 1802				mes DFF e	1588	6	++	35		14.7 1.0 14.7 0.3		3.4					64K 64K			2	2006 2023		uCode inst, dual port block RAM runs CamelForth	DFF used for 16 deep data & return stacks all except RAM in one source file
verilog1802	https://githu	nera macros			forth	16 8			mes errors mes requre	r propro	corror 6	++	+		14.7 0.6		-	vhdl		ryes	IN	N 64K 64K	Y		+	2015 2020		predates J1	uses preprocessor on VHDL
lem1 9	https://open	cor alpha	James Brakefiel		accum	10 0	KIIICA		mes 1 stag			Ħ	1 17		14.5 0.0		1.2 A		lem1 9	Y	N	Y 32 2K	N 24		1	2016 2017		single bit at a time, absolute adrs	uses preprocessor on vribe
lem1_9min	https://open	cor stable	James Brakefiel	d i	accum	1 9	9 kintex	x-7 Ja	mes 1 stag	63	6		1 35	8 ##	14.5 0.0	4 1.0 2	7.2 AL		lem1_9m		N	Y 64 2K	N 8	6	4 1	2003 2009		logic emulation machine	
lem1_9ptr	https://open	cor beta	James Brakefiel		accum	1 9	9 kintex	x-7-3 Ja	mes 1 stag	147	6		1 17	6 ##	14.5 0.0		2.0 A	vhdl	lem1_9pt	Y	N	Y 512 2K	N 24		1	2016			nir 4 index registers: (ix),(ix),(ix++),(ix+off)
lem16_18 lem4_9	https://open	alpha cor beta			accum	16 1	8 kintex	x-7-3 Ja	mes Braket mes 1 stag	483 144	6	++	1 29		14.5 0.1 14.5 0.1			vhdl vhdl	lem16_18	3m	N	256 1K Y 32 2K	N 77		1 1	2010 2018 2016		variable bit-length memory read/w binary & BCD digit addition, speed	
lem4_9 lem4_9ptr	https://open	cor beta			accum accum	4 0	9 kintex	- 7-ала к-7-ала	mes 1 stag	151	6				14.5 0.1			vhdl				Y 512 2K				2016	1		node nod 4 index registers: (ix),(ix),(ix++),(ix+off)
lem4_9ptr	https://open		James Brakefiel		accum				mes 1 stag	210	6				v20.1 0.2			vhdl			N	Y 512 2K	N 24			2016			4 index registers: (ix),(ix),(ix++),(ix+off)
rois	https://open		James Brakefiel		RISC				mes Braket	384					14.7 0.8			vhdl				16M 16N				2016 2017		single pipe stage, passes simulation	24-bit word operations only
rois	https://open		James Brakefiel		RISC				mes Braket mes no blk	382 627					14.7 0.8 v19.2 0.8			vhdl	rois24_24 rois24_24			16M 16M				2016 2017	1	single pipe stage, pre simulation sta	ge 8, 16 & 24-bit load/store
rois	https://open	cor alpha			RISC		4 zu-2e 4 zu-2e		mes huge l	9000	6				v19.2 0.8 v19.2 0.8				rois24_24 rois24_24			16M 16N				2016 2017	1	single pipe stage, passes simulation single pipe stage, pre simulation sta	
the12X 12uP	рэ.// орен	alpha			ack/acc				mes Braket	972	•		1 17	3 ##	14.7 0.5	0 1.0			the12x 1			N 4K 4K				2015 2017	1	combo stack/accumulater design	load/store arch, not optimized
troc16_16	https://githu	ib.c WIP			risc	16 1			mes Braket	232					v24.2 0.6				troc16_1		N	64K 64K	N 25	2 3	2	2025	https://events.vt		ace for full TROC ISA; no shift, extract or divide a
troc16_16	https://githu	ib.c WIP			risc	16 1	6 sparta	an7 Ja	mes area c	285					v24.2 0.6				troc16_1	Y		64K 64K			2	2025	https://events.vt		ad half word aligned, 4 tag bits, signed mult
hamblen_scom	http://hamb	len. stable			accum				mes altera	80	4				q18.0 0.6					Н_	N	N 256 256	N 4		1	2008	http://hamblen.e	from Hamblen 2008 "Rapid prototy	
hamblen_scon	nttp://hamb	len. stable			accum	16 1 16 1		ne-1 Ja	mes altera	196	4	+	1 16	ь ## с	q18.0 0.6	7 2.0 2		1011108	DE2_TOP	V		N 256 256 64K 64K		Н.	_	2008	nttp://hamblen.e	from Hamblen 2008 "Rapid prototy	
slurm scamp-cpu	https://githu	ib.com/jame	James Sharp James Stanley		RISC	16 1		+	+-		 	++	+	+	-+	+	+	Y verilog 5				64K 64K		1	9	2022	https://hackaday	SLURM16 SoC - SLightly Useful RISC TTL & Verilog home built, has OS	N Video console system-on-chip made for the iC
oldland-cpu	http://jamie	iles. errors			RISC			2 Ja	mes syntax	errors	А		\pm	## 0	q18.0 1.0	0 1.0	-		2 oldland o			N 4G 4G		1	6 5	2015 2017	https://github.co	has caches & MMU	runs on Cyclone V
oldland-cpu	http://jamie		Jamie Iles		RISC	32 3	2 arria-2		mes syntax		A		╧		q18.0 1.0			Y verilog			N	N 4G 4G	Y	1		2015 2017	https://github.co	has caches & MMU	runs on Cyclone V
s80186	https://githu	b.c stable			x86	16 8		ne-V Ja	mie Iles	1750	А	\perp	6		0.6		1.5 A	Y system		Υ		1M 1M				2017 2021	https://www.jam	80186 binary compatible core	implementing the full 80186 ISA
cdc160	https://githu	b.com/jadel	Jan Adelsbach		dc160	12 1		207		discolorino	note -	++	_	1,		7 10	_		cdc160	Υ	N	4K 4K	64	Н.		2015	1	implementation of - B-t-C-	OVA in Varilea
nova1bach pdp1bach	https://githu	ib.com/jadel	Jan Adelsbach		nova PDP1	16 1		an7 Ja	mes multip	ly driven	nets 6	++	+	## \	v23.2 0.6	/ 1.0	-	r verilog 1	0 nova_cpu 6 pdp1_cpu	Y yes	N	64K 64K N 4K 4K	V 20	-	7	2016	1	implementation of a DataGeneral N	OVA III VERIOG
	https://githu	ib.com/iadel	s Jan Adelsbach		rca110	24 2		+	_			+	+	+		+	-		rca110 c		IN	.v =rk 4K	1 28	++	+	2015	http://www.bitsa	vers.org/pdf/rca/110/TP1134 RCA1	LO PgmrRef Aug62.pdf
rca110	http://fpga.c	org/ beta	Jan Gray		risc-v	32 3	_	-u-2 Ja	n Gray	320	6	口上	1 37	5 ## \	v16.4 1.0	0 1.0 1	172	proprieta			N	4G 4G	Y 45	3	2 3	2015 2018	https://www.you	hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P
rca110 riscv_GRVI-pha		to a stable	Jan Gray		RISC		6 kintex	x-7-3 Ja	mes Braket	273		П			14.7 0.6		14.8	verilog	xr16	Υ	N	64K 64K		1		1999 2001	https://github.co	handcrafted instruction set	tool FPGA P&R, speed mode better
riscv_GRVI-pha xr16	https://githu			- 1	RISC				mes needs	346	6	1 1	I 28	2 ##	v20.1 0.6				xr16	Y		64K 64K		1	6	1999 2001		handcrafted instruction set	tool FPGA P&R, speed mode better
riscv_GRVI-pha xr16 xr16	https://githu	b.c stable	Jan Gray								-											NI Carr			-				
riscv_GRVI-pha xr16 xr16 xsoc	https://githu https://githu http://www.	ib.c stable fpg stable	Jan Gray		RISC	16 1	6 kintex		mes very s	371	6			##	14.7 0.6	7 1.0	>	vernog 1		Y yes		N 64K 64K		4 1	6	2000 2001	https://github.co	very compact, bare core	similar to xr16
riscv_GRVI-pha xr16 xr16	https://githu	b.c stable	Jan Gray				6 kintex	x-7-3 Ja		371	212 6	H	6 18		14.7 0.6 14.7 0.5		Ť	rust	main	Υ	N	64K 64K	N		6	2000 2001 2024 2025 2020	https://github.co https://github.co	very compact, bare core Three address memory to memory educational, has stack pointer	Similar to xr16 FRust source files, see rust-hdl, gens verilog looks like an accumulator dsgn
riscv_GRVI-pha xr16 xr16 xsoc svc16	https://githu https://githu http://www. https://githu https://githu	ib.c stable fpg stable	Jan Gray or Jan Neuendorf Jan Sommer Jason Yu	-	RISC mem accum vect	16 1 16 1 12 1 32 3	6 kintex 6 2 sparta	x-7-3 Ja	mes very s	371			6 18				Ť	rust vhdl verilog 4	main top_level vpu_top	Y	N	64K 64K Y 4K 4K	N 32	3		2024 2025 2020 2007 2008	https://github.co	Three address memory to memory educational, has stack pointer vector addon to NIOS	Rust source files, see rust-hdl, gens verilog looks like an accumulator dsgn
riscv_GRVI-pha xr16 xr16 xsoc svc16 simplecpu12	https://githu https://githu http://www. https://githu https://githu	ib.c stable fpg stable ib.c emulation ib.com/jasor	Jan Gray or Jan Neuendorf m Jan Sommer		RISC mem accum	16 1 16 1 12 1 32 3 32 3	6 kintex 6 2 sparta 2 2	x-7-3 Ja an6 Ja	mes very s	371	212 6		6 18			0 2.0	0.4 >	rust	main top_level vpu_top processor	Y	N N	64K 64K	N 32	3	2	2024 2025 2020	https://github.co https://github.co	Three address memory to memory educational, has stack pointer vector addon to NIOS little-endian Harvard architecture R	Rust source files, see rust-hdl, gens verilog looks like an accumulator dsgn

_uP_all_soft folder	opencor		status	author		style /	data sz	instsz	FPGA			UTs ALUT	Dff	mults	blk ram	F g	too ve	MIPS r /inst	clks/ inst	KIPS /LUT	ven dor	src file	top file	tool 당 cha	fltg pt	Hav'd	ax max at inst	byte to	adr #	p eg le	start la		secondary web link	note worthy	comments
drv16/mcpu16	https://gi	thub.con	n/jeceljr	Jecel de Assump		risc		8 g		Jecel de		69	48			313 #	_	0.17				schematic		Y			56 256		_	16	20	_	ttps://www.mdp	very simple accumulator based 8 bit	uP with four instructions
drv16/ncpu babv8	https://gi	ithub.con	n/jeceljr n/jeceljr	Jecel de Assump Jecel de Assump		risc		8 g		Jecel de		264 29	182			127 # 58 #		0.33				schematic	hahv8cnii	Y asm			56 256 4K 64K	Y	++	16 16	20		ttps://www.mdp	i.com/2674-0729/3/4/20 minimal 8-bit uP with 16-bit adrs	schematic, verilog & system verilog
baby8	https://gi	ithub.con	n/jeceljr	Jecel de Assump	cao Jr	risc	8	8 e	ср5	Jecel de	Assur	77		4	4	58 #	##	0.17	4.0	31.8	AGLX	schem: 17	baby8cpu	Y asm	n N	6	4K 64K	Υ	1	16	20	124 h	ttps://mdpi-res.c	minimal 8-bit uP with 16-bit adrs	relatively low uniform Fmax
baby8 baby8		ithub.con	7,000,0	Jecel de Assump Jecel de Assump		risc risc				Jecel de		48 285		•	4	58 #		0.17	4.0	51.1	AGLX	schem: 17	baby8cpu	Y asm	N N	6	4K 64K	Y		16 16	20		ttps://mdpi-res.c	minimal 8-bit uP with 16-bit adrs minimal 8-bit uP with 16-bit adrs	micro-coded; mcpu has best figure of merit ASIC & FPGA stats for risc-v. baby8 & soft uP
baby8	https://gi	ithub.con	n/jeceijr n/iecelir	Jecel de Assump		risc				Jecel de		31			4	58 #		0.17		79.1	AGLX	schem: 17	baby8cpu baby8cpu	Y asm	n N	6	4K 64K	Y		16	20		ittps://mapi-res.c	minimal 8-bit uP with 16-bit adrs	stats for several soft uP 4 FPGA/ASIC versions
lispmicrocontr	http://ny	uzi.org	errors	Jeff Bush		lisp	32	32 k	intex-7-3	James m	issing i	nit file	-	6		#	# 14	.7 1.00	1.0			verilog 10	ulisp	Υ	N										program.hex missing
mitecpu nyuzi_gpu	https://gi	ithub.con	n/jbush(stable	Jeff Bush Jeff Bush	_	accum GPGPU	8	11 32 a	rria-2	James sy	mtay or	rore					H 019	.0 1.00	1.0		A V	verilog 2 system 70		Y voc	N	Y 2	56 G 46	Y o	7	54	2017 20 2015 20		ttne://aithub.com	only 7 inst, also: RISC-Processsor, Cl 32 scalar & 32 vector reg	niselGPU, LispMicrocontroller, PASC & NyuziPro should run on either altera or xilinx
nyuzi_gpu	https://gi			Jeff Bush		GPGPU				Jeff Bush		4000	- 1	4		54		.0 16.00		11.7	AX Y	system 70	nyuzi	Y yes	Υ	4	G 4G	Y 8	D (54	2015 20		ttps://github.con	32 scalar & 32 vector reg	Should full off either aftera of xillinx
nyuzi_gpu	https://gi	ithub.c		Jeff Bush		GPGPU		32 a	rtix7	James m	issin 8	32767	#####	6 64	17	50 #	## v23	.2 1.00	1.0	0.6		system 70	nyuzi	Y yes	Υ	4	G 4G	Y 8	0 (54	2015 20		ttps://github.con	32 scalar & 32 vector reg	should run on either altera or xilinx
risc-processor	https://gi	ithub.con		Jeff Bush Jeff Bush		RISC	16 32		intex-7-3	James Br	akef	1445	_	6	6	161 #	# 14	7 1.00	1.0	111.6		verilog 22	fnga ton	Y ves				N 2			2017 20		ittps://github.con	16 RISC cores two designs with same name	MIT course work
jcore_aka_sh2	http://ww	ww.j-cc	difficult	Jeff Dionne. Rob	Landl	SH2	32					un mak	e per RE	ADME	file							vhdl 136	5	. ,,		Ħ					2014 20		ttps://www.yout	https://www.youtube.com/watch?v	Americans in Japan
f21 recon	http://ww	ww.ultr	asic	Jeff Fox jeff lieu		forth Nios II	21	5						+								proprietary		Y yes	ant		G 4G	v	1 .	32	1997 20		ttp://www.ultrat	"machine forth", crazy address spac NIOS helper files	e chip & simulator, AKA MuP21 or F21 software helper files also
hack	https://gi	ithub.con	n/jerrilei n/jopdoi	Jerr lieu Jegor van Opdor	р	accum	16	16			_			+							-	verilog system veri	ilog		opt N	Y 3	2K 32K	N 1		2	20	021 h	ttps://nackaday. ttps://www.nand	SystemVerilog version of the course	
myfpga_forth	https://gi			jemo07		forth	32	8			top ye											verilog 7		Y	n	4	G 4G	1	6		2023 20			beginner Forth machine	_
cpu6502_true cpu65c02_true	https://o		stable	Jens Gutschmidt Jens Gutschmidt		6502 6502	8			James Br James la		1678 4794	- 1	5 5				.7 0.33		7.8	X	vhdl 7 vhdl 8		yes	N	N 6	4K 64K 4K 64K	Y		+	2008 20			cycle accurate cycle accurate	web page update only
mips-cpu	https://gi			Jeremiah Mahler		MIPS				James a		596	_	5				.7 1.00		409.2		verilog 15		Y yes	N	4	G 4G	Y		32	5 2017 20			Very early stage project, only imple	ne no outputs, missing im data.txt
microforth	https://gi	ithub.con	n/Forth-	Jess Totorica		forth	18				tera pri							.2 0.67			A Y	verilog 34	top	Υ	N	Y 6	4K 64K	N 2		1	2019 20		ttp://mindworks	Arduino-like board/platform based	p AKA F18, educational, loop stack
popcorn mips32	http://w	ww.fpg	stable	Jeung Joon Lee Jin Jifang		accum				James Br James Br		267 3696		6	8			.7 0.33 .4 1.00		428.4 52.0	X	verilog 4 verilog 17	pc	Y vos				Y 4		32	1998 20 5 2017 20			small 8 bit uP vivado project, ISA at github page	"classic MIPS"
leon2	https://gi			Jiri Gaisler		SPARC				Klas Wes		7554		4		50 #		1.00		6.6	A	vhdl 90	leon	Y yes	Y	4	G 4G	Y		64	5 1999 20		ttps://en.wikiped	LUT #s from Nios vs Leon2 comparis	o https://www.gaisler.com/index.php/products
leon2	https://gi		stable stable	Jiri Gaisler	nde	SPARC SPARC	32			James Br		5992 2920	- !	5 1	12			.7 1.00		22.3		vhdl 82 vhdl 100	leon	Y ves	Y	4	G 4G	Y			5 1999 20 7 2003 20	003 h	ttps://en.wikiped	large config file, rad-hard asic version	
leon3	http://ww			Jiri Gaisler, Jan A Jiri Gaisler, Jan A		SPARC risc-v	32		intex-7-3	Jiri Gaisle	er e	2920	- 1	6	\vdash	183	+	1.00				vhdl 100 vhdl 100		Y yes	Y Y	4	G 4G	Y			7 2003 20		ttps://en.wikiped ttps://en.wikiped	RTL for LEON3, LEON5 and NOFI	, xls with utilization for all targets -V for microchip & xilinx RAD hard parts
rise	https://o			Jlechner etal		RISC			intex-7-3	James m	issing b	lack bo	ixes	5 1				.7 0.67	1.0			vhdl 26	rise	Y asm	ı N	6	4K 64K				5 2006 20			ARM style register usage	
scarts dlx superscala	https://o	_	beta	Jlechner, Martin	Walte	RISC				James m			eclarat	5				.7 0.67	1.0			vhdl 18		yes	N	6	4K 64K	12		16	4 2011 20			Scarts Processor	GCC compiler
pdp8	https://w			Joachim Horch Joe Manojlovick,	Rob f	PDP8	12	32 k	intex-7-3	James de James Br	egnerat akef	1219		6 1				.7 0.50		37.5		vhdl 4 vhdl 55		Y yes	N	N 3	2K 32K			8	1997 19 2012 20			Course project, Two inst/clock, doc PDP-8 Processor Core and System	Boots OS/8, runs apps, several variants
jam	https://gi	ithub.c	stable	Johan Thelin eta	I	RISC	32	32 k	intex-7-3	James Br	akef	1396		6		159 #	# 14	.7 1.00	1.0	113.7	Х	vhdl 17	cpu_sys	Y	N	Y 12	8K 128K			32	5 2002 20	114		serial multiply & divide	took out clock divider
jam	https://gi		stable	Johan Thelin eta	I	RISC				James Br		1369	-	5				.7 1.00				vhdl 17		Υ			8K 128K			32	5 2002 20			serial multiply & divide	
risc16f84 ica	https://o			John Clayton John Cronin	-	PIC16 RISC	8	14 k	intex-7-3	James Br James re	nlac	375 3287		5 3				.7 0.33	1.0	172.5 15.8	AX Y	verilog 1 verilog 17		Y yes	IN	Y 2	56 4K	Y	-	16	2002 20)18		derived from CQPIC by Sumio Morio has VGA controller, plays Pong	ki other variants with RTL altera memories
micro16b	http://me			John Kent		accum				James Br		205		6				.7 0.33		349.0	Х	vhdl 1	u16bcpu	Y asm	n N	N 6	4K 4K	Υ :	8		2002 20	008 h	ttp://members.o	very limited inst set	MIPS/clk adj'd, 2 clks/inst
micro8a system01	http://me			John Kent David	Duren	accum 6801				James Br James Br		531		6		204 #		.7 0.33		42.3		vhdl 11	Micro8				K 2K 4K 64K		+	+	2002 20		ttp://members.o	derived from Tim Boscke's mcpu	also micro8 and micro8b variants
system01 system05	http://m			John Kent, David John Kent, David		6805				James Br		834		6		204 #		.7 0.33		20.2			System05						+	+	2003 20		ttp://members.o	ptushome.com.au/jekent/	
system09	https://o	pencor	stable	John Kent, David	Burne	6809				James Br		1631		6				.7 0.33		6.0	AX Y	vhdl 40	cpu09l	Y ves	N	N 6	4K 64K	Y 4	4 13	8	2003 20)21 h	ttp://members.o	from John Kent web page	opencores download URL incorrect, use col E
system11 system68	https://o		alpha stable	John Kent, David John Kent, David		68HC11 6801	. 8			James Br James Br		1218 2235	- 1	5				.7 0.33				vhdl 17 vhdl 21	cpu11	Y yes	N	N 6	4K 64K 4K 64K	Y		+	2003 20	009 h	ttp://members.o	known bugs & untested instructions	
cray2_reboot	https://o		beta	John Kula	Dullin	CRAY2	64	16	Jantan-3	Jannes Di	akeii	2233				40 #	14	./ 0.33	4.0	1.7	^ '	non-EDIF ga	ate & modu	Y yes	Y	N 25	6M 256M	N 12	8 5	28	2016 20		ray 1, 2 & 3 docs		32-bit address registers
spam-1	https://gi	ithub.con	n/Johnic	John Lonergan		vliw	8	48										_				verilog	cpu	Y yes	N	6	4K 64K	Υ		I	2019 20		ttps://hackaday.	8 Bit CPU Hardware Implementation	
babyrisc	http://wo		stable stable	John Rible John Rible		RISC				James Br James Br		468 249		6				.7 0.33 1 0.33		49.7 189.3		verilog 1			N	6	4K 64K	Y 1	5	8	1997 19 1997 19		ittp://www.sandp	part of a three class course part of a three class course	memory rd/wt & ALU per clock memory rd/wt & ALU per clock
qs5-rible	http://ww			John Rible		RISC				James Br		468		6				.7 0.33		95.3		verilog 1	qs5_mix		N	2	56 32K	Υ			1998 19		tep.// www.sanaj	used in his class, also uses eP32	
nocpu	https://gi			John Tzonevrakis	s	RISC	8	8 k	intex-7-3	James Br	akef	175	-	5		243 #	# 14	.7 0.33	1.5	306.1	X AGLX	verilog 5 vhdl	cpu	N no	N	2	56 256	Y		4	20			minimal & complete	8 ALU inst, 3 port reg file
ipu16	https://gi	rendo.c	stable	johonkanen Joksan Alvarado		RISC	16	26 ki	intex-7-3	James m	issing F	AM file	es i	6		_	14	.7 0.67	1.0	— i	AGLX	vhdl 9	JPU16	Y asm	ı N	6	4K 64K		1 1	16	2022 20	124 n	ttps://hardwared	32 deep call stack, 8 addressing mo	s floating-point VHDL, ambitious project des
mips-lite	https://gi	ithub.con	n/jncrat	Jon Craton		MIPS	32	32 k	intex-7-3	James in	sufficie	nt men		6			# 14	.7 1.00	1.0			vhdl 65	cpu	asm	n N					32	2009 20				
octagon	https://o	pencor	beta .org/pro	Jon Pry Jonathan Masur		MIPS	32			James Br		3021		6 4	9			.7 1.00	1.0	110.2	X A	vhdl 46 vhdl 12	octagon	asm		4	G 4G	Y		32 16	2015 20	015 h	ttps://github.con	8 thread barrel processor, largely M ARMv3 ISA, clones early ARM proce	IPS compatible
tinycpu	https://o	pencor	alpha	Jordan Earls		RISC	8	_		James Br		136		A.				.1 0.17	2.0	235.5			tinycpu	asm			K 1K	1	_	4	2012 20	12 d	lirectory contains	subset of 6502	MIPS/inst reduced due to few inst
riscv_rudolv	https://gi	ithub.con		Jörg Mische		risc-v				Jörg Miso		545		6		200 #		1.00	1.0	367.0	ALMX	verilog 4	pipeline	Y yes	N	4	G 4G	Υ		32	5 20			RISC-V processor for real-time syste	
fx68k sub86	http://fxt	58k.fxata		Jorge Cwik		68000 x86	16			James Br		3162 1916	1504	5				.2 1.00				system 3 verilog 1		Y yes	N	N 6	G 4G 4K 64K	Y		7	2018 20		ttps://github.con	Cycle accurate, see http://atari-foru very small x86 subset core	m.com/viewtopic.php?f=28&t=34730#p358139 no segment registers, limited op-codes
v586	https://o			Jose Rissetto		x86				James Br				5 12				.7 1.00				verilog 22		Y yes	N	1	M 1M	Y		ĺ	2014 20		ttps://github.con	MMU & caches, branch cache	www.youtube.com/channel/UCNbm8Bah54c
v586	https://o	pencor	beta	Jose Rissetto		x86	32			James Br				5 12				.1 1.00	2.0		X	verilog 22		Y yes	N	1	M 1M	Y		_	2014 20	16 h	ttps://github.con	MMU & caches, branch cache	www.youtube.com/channel/UCNbm8Bah54c
light52	https://o	pencor		Jose Ruiz Jose Ruiz		MIPS 8051	8	32 k	intex-7-3	James Br James Br	aket	1533 1022		5 1				.7 1.00	6.0	8.3	AX Y	vhdl 12 vhdl 8	light52 m	Y yes	N	N 6	4K 64K	Y	+ + + + +	32	2011 20)18 <u>n</u>	ittps://github.con	new version: moving to MIPS32r1 targeted to balanced	new version not ready, keeping old numbers ~ 6 clocks/inst
light8080	https://o	pencor	stable	Jose Ruiz, Moti L	itoche	8080	8	8 k	intex-7-3	James Br	akef	154		6	1	247		.7 0.33		58.9	AX	verilog 5	i80soc	Y yes	N	N 6	4K 64K	Y		⇉	2007 20	19 h	ttps://github.con	targeted to area, includes UART, int	er older versions have both VHDL & Verilog
dsp16 jtkcpu	https://gi	thub.con	n/jotego	Jose Tejada Jose Tejada Gom	207	dsp 6809				Jose Teja Jose Teja		2471	612		12	70 #	H 010	.0 0.33	3.0	3.4		verilog 12 verilog 12							9 :	16	2020 20		ttns://forums.org	compatible with ATT WE DSP16 gaming uP, compatible with Konami	's docs have ISA comparison 6809/6309/this
8bit-verilog_m	icu icu	anud.con	stable	Jose Tejada Gorr Josh Friend	nce.	accum	8		u-2e	James ti	ming	392	_	5	1	500 #	# v20	.1 0.33	2.0	210.5	X	verilog 12	сри	yes	IN	5	12 512	Y 1	6 13	9	2012 20	112	ncess, / rorums.arc	for class project, small data stack	PB clock, students to add features
flexgripplus	https://gi			Josie Condia		GPGPU		JL						I								vhdl				ш				1	20		ttps://opencores	GPGPU based on G80 architecture of	
c16	https://o	p-0		Jsauermann Juan Gonzalez-G	omer	accum				James Br		1751 89	96		16			.7 0.33 .7 0.67			X AX	vhdl 22 verilog 1		mir yes Y yes	N	6	4K 64K	Y	++	5	2003 20 2016 20		ittns://github.com	8080 derivative, optional UART, 8-b 26 chotr course using Apollo Commi	it xilinx 4K RAM primitives ar ??why LUT count different from agcnorm
z80-fpga	https://gi	ithub.con	n/Obijua	Juan Gonzalez-G		Z80	8			-umes IC			50	Ħ	_	/ #		0.07	2.0	ر.رر	L	verilog 5		Y yes	N	N 6	4K 64K	Υ	上十	ᆂ	2016 20			Based on iceZ0mb1e by abnoname	
atmega8_pon				Juergen Sauerma		AVR	8			James cl		2767		4 1	10	53 #		.7 0.33	1.0	6.3	X Y	vhdl 37	avr_fpga_	Y yes	N	6	4K 64K	Y 1	7	4	2017 20			several projects using avr core	uses Sauermann core
atmega8_pon avr fpga	https://o			Juergen Sauerma Juergen Sauerma		AVR AVR				James cl		2898 1606	- 1	4 1 5 1	11			.7 0.33		6.0 24.7	X Y	vhdl 37 vhdl 20	cou core	Yyes	N N	6	4K 64K	Y 1		4	2017 20			several projects using avr core extended lecture on FPGA uP design	uses Sauermann atmega16 core
avr_fpga	https://o			Juergen Sauerma		AVR				James Br		1877		5 1				.7 0.33			X Y	vhdl 20	avr_fpga	Y yes	N	6	4K 128K	Y 7	2	32	2009 20		ttps://fr.wikivers		missing module in atmega8_pong_vga
avr_fpga	https://o		stable	Juergen Sauerma		AVR AVR	8	16 zı	u-3e	James Br		1606	-	5 1	6	#	# v21	.1 0.33	1.0		X	vhdl 20	cpu_core	Y yes	N	6	4K 128K	Y 7	2 :	32	2009 20	10		extended lecture on FPGA uP design	
avr_fpga niosprocessor	https://o	pencor ithub.com	stable n/Julient	Juergen Sauerma Julien Malka	ann	Nios II	-	20 5	u-3e	James Br	акет	1877	-+	0 1	- 6		r# v21	.1 0.33	1.0		A Y	vhdl 20 vhdl 25	cou cou	Y yes Y ves			4K 128K	Y 7.	_	32 32	2009 20	110 h	rttps://fr.wikivers	extended lecture on FPGA uP design Project for Computer Architecture of	missing module in atmegas_pong_vga
mor1kx	https://gi		stable	Julius Baxter		OpenRIS	C 32	32 k		James Br		2718		5 3				.7 1.00			Х	verilog 48	mor1kx	Y yes	N	4	G 4G	Υ		32	2012 20	124 h	ttps://www.yout	lots of configuration parameters	considered best openrisc design
or1k	https://o		stable	Julius Baxter, Ste	efan Kı	OpenRIS	C 32			James Br		3299		5 3				.7 1.00		57.3	AX	verilog 39	mor1kx	Y yes	N	M 4	G 4G	Υ	+	32	2001 20	18 h	ttps://opencores	no longer supported, see mor1kx	cappuccino ALU
xucpu risc_uw_dnn	https://e	ithub.con	alpha n/Shiche	Jurgen Defurne Justin Qiao		RISC risc	32	32 S	partan6-	James Br	акеп	356		0	4	187 #	14	.7 1.00	1.0	524.8	A Y	vhdl 25 system 98		k Y asm	ı Y	4	K 4K	Y 2	8	32	2015 20 5 2022 20)1/)23 h	ttps://github.com	Experimental Unstable CPU real-time device 4 recognizing hand	wi senior project at UW, MIPS derivative (WISC-S
basic-cpu	https://e		stable	Justin Rajewski		RISC	8	16 zı	u-3e	James sy	ıntax er	rors		6		#	## v21	1 0.33	2.0			verilog 1						1	6	土	2018 20	18		16 inst, scrapped web page, 98 lines	of verilog, no call/rtn, bare core, excellent exan
mproz	http://ww		stable		[stack	_			James Br			a ante e		-1			7 0.66		-1	AX	schematic	DE3 7""	Y asm	N N	Н.	32K	$\vdash \vdash$	+	1	1999 20		ttps://groups.goo	little documentation, CPLD impleme	
tiny_cpu simplecpucore	https://ei	ww.cs.t ithub.con		K. Nakano Karang	-	stack arm	16 32	32 k	intex-7-3	James m	urtiple:	946	309	6				.7 0.66		105.7	AX	verilog 11 vhdl 11	arm core	y ves	N	4	G 4G	γ	+ +	16	5 2007 20		ittp://www.cs.hir	different from tinycpu CPU core for ARMv3, educational	no RTL comments, shows ASIC layout
simple_ttl_cpu	https://gi	ithub.con	n/monse	Ken Boak		accum	8	8						I			1					schem: 10	Nybble	1,23	Ė	ΠĬ	ľ			1	20	21		Digital schematic, very minimal	designed for manual operation
suite-16 picoblaze	https://gi	ithub.con		Ken Boak Ken Chapman		accum picoBlaze	16 e 8		intey-7-3	James Br	akef	110	_	6	2	217 #	# 14	.7 0.33	2.0	325.5	Х	schem: 7 vhdl 1		Y acm	N	1 31	56 2K	Y	++	+	2003	120	ttns://en wiking	Digital schematic, version of sweet- 2 clocks/inst, no prog ROM	this is the original picoBlaze author
picoblaze	https://w			Ken Chapman	_	picoBlazi				James Br		317		6	2	195 #	# 14	.7 0.33	2.0	101.6	X Y	vhdl 19	kc705_kc	Y asm	n N	2:	56 2K	Υ	上十	ᆂ	2003		ttps://en.wikiped	2 clocks/inst	this is the original picoblaze author
picoblaze	https://w	/ww.xil		Ken Chapman			e 8	18 s	partan-3	James Br	akef	178							2.0	168.9	Х	vhdl 1	kcspm3	Y asm	n N	2.	56 2K	Υ		Ţ	2003	h	ttps://en.wikiped	2 clocks/inst, no prog ROM	this is the original picoBlaze author
ben_eater_up	https://gi	ithub.con	n/XarkLa	Ken Jordan		accum	8	8 s	partan7-	James Br	akef	164	137	5		100 #	## v23	.2 0.33	2.0	100.6	Х	vhdl 6	system	Y asm	N	2!	56 16	Y		1	2015 20	19 h	ttps://eater.net/	Ben Eater's 8-bit breadboard compu	ter

uP_all_soft folder	opencores or status author	style /	Jata S2	FPGA	repor com	LUTs	Dff 151	st blk	F g	tool	MIPS cl	ks/ KIPS nst /LUT	ven oo	src code	file top file	tool 당 chai	fltg P.>e	max m	ax byte	inst a	dr #	0	t last	secondary web	note worthy	comments
fpga	https://github.c	accum	8	8 kintex-7	-3 James Brakef	185	6	E 1811							12 system				16 Y	-	/-8	lon ,	7 2017		educational 8-bitter with 4-bit address	why use block RAM?
Lk-cf	https://opencor alpha Kenr	OpenRISC	32 3	32										conflue	nce							2004	1 2009			
xgrip	http://www.ecs paper Kevin Andryc	GPGPU			James Brakef			## 119	100 #			0.1 11.0	X	vhdl	46 gpgpu_ml5	05_top_l	evel	CAV C	41/ V	+		2013		http://www.ecs.u	eight GPU processors	requested & received source files
rbo9	https://opencor stable Kevin Phillipson https://github.c WIP Kevin Phillipson	68HC11 6809			James Brakef James no tim	925 1428	530 6	1 1	1 12/ #	# Q13.1	0.33	3.0 8.6	A V	vnai	25 gator_upre 96 soc_top_g	Y yes	N N	64K 6		44 1	3 8	2008	2011	https://www.mil.u	top level is schematic	masters thesis, full testbench, ucoded
rbo9	https://github.c WIP Kevin Phillipson	6809		8 artix-7	Kevin Phillips	1464	505 6	8	3 112 #	# v22.2	0.33	3.0 8.4	X Y	verilog	96 soc_top_g	Y yes	N	64K 6	4K Y	44 1		6	2024	https://www.yout	competes well against other 8-bitters	
:32	https://github.c stable kinpoko		32 1	6 spartan	7 James sparta	27408	6554 6	44	1 125 #	# v23.2	1.00	1.0 4.6	X Y	system	15 top	Y yes	N	4G 4	IG Y	37	32	2022			full basic ISA, hobby 32-bit CPU	see also zktc, xdc file, 16 & 32-bit insts
p-risc	https://github.com/kranti Kiran & Aluru				7 James sparta		1572 6				0.33		Х	verilog	25 topmodule	Υ	N	4G 4	1G	$\perp \perp$		2018	_		only two register fields + shift amoun	
en8_urisc	https://opencor stable Kirk Hays, Jshamlet https://eithub.o WIP kkinos	risc			-3 James Brakef	691	6	1	263 #	# 14.7	0.33	1.0 125.6	х	vhdl	9 Open8 6 zktc	Y yes Y yes	N N	64K 6	4K Y	+	8	2006	2023		accum & 8 regs, clone of Vautomatio	
IC .	http://mcforth.net/ Klaus Kohl-Schoepe	forth							-	# 1/22 2	0.33	1.0			11 K1	Y forth	N	64V 6	AV.	24	+		2024		hobby project to design CPU, create of based on J1, Quartus project file	ompiler, create kernel and run it
crocore	http://www.pld beta Klaus Schleisiek				-3 James Brakef	513	75 6							vhdl	30 ucore110					24		1999	LULU	www.microcore.o		only one block RAM? simplest core
crocore	http://www.pld beta Klaus Schleisiek				-3 James Brakef		138 6							vhdl	17 ucore120	Y asm	N Y	4K 4	4K			1999			indexing into return stack, auto inc/d	no block RAM?, uses tri-state signals
rocore	https://github.c beta Klaus Schleisiek	forth	32	8 XP2	Klaus Schleisi	2864	4		33 #	# 3.12	1.00	1.0 11.5	AILX	vhdl	38 ucore	Y asm	N Y	3K 8	BK Y	84		1999			easy to add op-codes, fltg-pt opt., si	12, 16, 27 & 32 bit data sizes
crocore	https://github.c beta Klaus Schleisiek	forth			Klaus Schleisi				33 #	# 3.12	0.67	1.0 11.2	AILX	vhdl	38 ucore	Y asm	N Y	4K 8	BK Y	84		1999			easy to add op-codes, fltg-pt opt., si	12, 16, 27 & 32 bit data sizes
re arm	http://www.pld beta Klaus Schleisiek https://opencor beta Konrad Eisele	forth	16	8 zu5e	James find th -3 James Brakef	e correct	top 6	3			1.00				38 ucore 151 arm_proc					+	16	1999		http://efu.co.ucod	ron love project with many unused	missing files found in sourceforge dir, very lit
ncky	https://gitlab.com/big-bat Kris Demuynck	RISC	16 1		Kris Demuyno			33	3 10 #	# v21	0.67	1.0 201.8	X X	schem:	36 top	Y yes	N	64K 6	4K N	32	16			https://hackaday.	intended as educational, all original	
ncky	https://gitlab.com/big-bat Kris Demuynck	RISC			James no me		280 6	1	250 #	# v21.1	0.67	1.0 218.1	X X	schema	36 Moncky3	Y yes	N	64K 6	4K N	32	16			https://hackaday.	bare CPU	also has verilog
ncky	https://gitlab.com/big-bat Kris Demuynck	RISC	16 1		James clock o			33	3 78 #	# v21.1	0.67	1.0 43.8	X X	schem	36 top	Y yes	N	64K 6	4K N	32	16	2020		https://hackaday.	from 16x65K to 64KB RAM	two phase clock, ALU & mem have own phase
v_potato	https://github.c/ beta Kristian Skordal	risc-v		2 kintex-7	-3 James Brakef	2467	6		116 #	# 14.7	1.00	1.0 47.1	X B	vhdl	24 pp_core	Y yes	N N	4G 4	IG Y	30	32	2014	2020		risc-V interger only, no mult	"rocket-core" version at risc.org
v_myth	https://github.com/kuby1 Kubiran Karakaran	risc-v		12				+	++	+	_		$\vdash\vdash\vdash$				NI	46	16 V	++	-		2025	https://tl-x.org		Land and bush at a street and a second
v_minerva	https://github.com/lambd lambdaconcept https://github.com/lambd lambdaconcept	risc-v forth	32 3	A kintor 7	-3 James missin	a init filo	-	++-	1	H 14.7	0.67	1.0		nmigen	1 cpu	Y yes Y yes	N	4G 4	16 Y		32		2020			y inspired by the LatticeMico32 processor tiny
v_lattice	https://www.lat stable Lattice Semi	risc-v	32 =	2 machyo	3 Lattice Semic	1507		4			0.07	1.0 39.8		verilog	ı cpu	Y yes	N	4G 4	IG Y		32		2021		RV32I ISA, 5 stage pipeline, configure	
icemico8	http://www.latt stable Lattice Semiconductor	RISC	8 1	8 LFE2	Lattice Semio	265	4	1	1 104		0.33	2.0 64.4	ALX	vhdl	10 isp8_core	Y yes	N	256 4	4K Y	上上	32			https://en.wikiped	16 deep call stack, four configuration	
p38	https://aaltodoc.aalto.fi/t	accum	32 3	88 zu-3e	James xilinx I	2962	1056 6	4 35	5 100 #	# v22.2	1.00	1.0 33.8	X Y	vhdl	14 top	Y asm	N Y	16K 1	6K N	31	4 4	2018	3 2021	http://www.kolun	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
p38	https://aaltodoc.aalto.fi/t	accum	32 3	8 zu-3e	James xilinx I	2962	1056 6	4 35	5 100 #	# v22.2	1.00	1.0 33.8	ΧY	vhdl	14 asip38	Y asm	N Y	16K 1	6K N	31	4 4	2018	3 2021	http://www.kolun	Application-Specific Instruction set Pr	missing prog & data mem, missing mult
u_32 u_32	https://github.com/aslak2 Lawrence Manning https://github.com/aslak2 Lawrence Manning	risc	16 1	lb enasta	7 James Brakef	2281	785 6	1,1	104 "	# 1/22 2	1.00	1.0 45.7	\sqcup	vhdl	10 cpu 16 cpu32	Y asm	N	64K 6	4K Y		8	\vdash	2020	https://www.yout	educational, DIY, VHDL, youtube vide	o, uses customasm , doc in readme.md
ı_32 xicore32	https://github.com/aslaks Lawrence Manning https://github.c WIP Lawrence Manning	risc	32 3		7 James Braket 7 James Brakef	1165	785 6 209 6					1.0 45.7	IX I	vital	42 maxicore3:	asm asm	N	4G 4	1G Y	12	16	2	2022	incps://www.yout	uses customasm, doc in readme.n standard risc	VGA pattern generator youtube video minimal ISA
s fault to		MIPS			-3 James Brakef		6	4 6	5 45 #	# 14.7	1.00	1.0 22.5	X	vhdl	40 main	Y ves	N	4G 4	iG Y			5 2013	3 2013		arithmetic includes fault detection	no external memory port?
sr2000	https://opencor stable Lazaridis Dimitris	MIPS			-3 James Brakef		6	4 6							35 Dm	Y yes	N	4G 4	IG Y	+	32				supports almost all instructions of mi	
О-сри	stable Leonard Brandwein	accum			-3 James bypass	709	6								23 cpu	Y yes Y	N N	64K 6	4K Y	182		2016	2016	https://www.vtto	8-bitter with pc, sp, a, b, c & d regs	based on Viktor Toth's 4 bit microcontroller
gonfly	http://www.leo: beta LEOX team	MISC			-3 James Brakef	788	6						Х	vhdl	6 dgf_core	Y asm	N Y	256 2	2K Y	42	6 7	2001			unusual, uses FIFOs	
s789	https://opencor stable Li Wei	MIPS	_		-3 James Brakef	1432	6	1				1.0 119.1	AX	verilog	10 mips_core	Y yes	N	4G 4	IG Y	\bot	32				supports most MIPSI instructions	
sc	https://opencor stable Li Wu				James Brakef								Α	verilog	9 risc_core	asm	N Y	256 2	2K Y			2008	3 2009			absolute addressing only, lowered MIPS/clk
9-soft-cpı 9-soft-cpı	https://github.com/risclite Li Xinbing	ARM9		32 zu-3e			736 6 778 6					1.0 197.6	\vdash	verilog	4 risclite_m:	Y yes	Y	4G 4	IG Y		+		2020		ARMv4-compatible CPU core	no mult, interrupts or reg banks
-sort-cpu -soft-cpu		ARMS	22 2	2 zu-3e 2 zu-3e	James Brakef James Brakef	2098						1.0 113.5 1.0 42.6	+	verilog	4 risclite_m: 4 arm9_con	Y yes	Y	4G 4	1G V	+	+		2020		ARMv4-compatible CPU core ARMv4-compatible CPU core	no interrupts or reg banks Dhrystone value: 1.2 DMIPS/MHz
5 5010 ept	https://github.com/risched Li Xinbing	8051			-3 James Brakef	1031		1				4.0 11.1	х	verilog	2 r8051	Y VPS	NN	64K 6	4K Y			2015	2019		ARRIVIVA-COMPATIBLE CF O COLE	Dillystone value. 1.2 Divir 3/Wi12
v rv3n	https://github.com/risclite Li Xinbing	risc-v							1 -00 11		0.00			verilog	17	Y yes	N	4G 4	IG Y		32		2020		RV32IMC processor core, which has a	new pipeline with "3+N" stages
erscaler-ri		risc-v	32 3	32										verilog	15 ssrv_top	Y yes	N	4G 4	IG Y		32	2019	2020		Super-scalar out-of-order RV32IMC	
i86	https://github.c stable Lini Mestar	x86			-3 James Brakef			4 28		# 14.7		2.0 1.1	X	verilog	37 top sys	Y yes	Y	4G 4	IG Y			2016		http://lmeshoo.ne	gate level dsgn, vivado project also	http://img.youtube.com/vi/2W1guyhCJuE/0
IV	https://github.c difficult Lucas Castro	risc-v			-3 James many f		6			# 14.7	1.00			vhdl		Y yes	N	4G 4	IG Y		32			https://strijar.livej	uses Leon infrastructure with risc-v IS	
_reonv	https://github.com/lcbcFc Lucas Castro				6 Wajih Yousse	3370	6		133		1.00	1.0 39.4				Y yes	N Y	4G 4		45	32		2018	https://www.hind	Lightweight Cryptographic Instruction	
ole-v / harzad5	https://libre-soc.org/docs Luke Leighton https://github.com/Wrent Luke Wren	PPC risc-v		12					+	+				python	18 hazard5 d				Y Y		32			https://libre-soc.o	Scalable Vectors for Power ISA RISC-V processor designed for the RIS	has the respect of Mitch Alsup
v harzad5		risc-v		17						+			i.	verilog	28 hazard3_d	V vos	N	4G 4	iG v		32	0		https://github.com	RISC-V processor designed for the RIS	
v_riscboy	https://github.com/Wrent Luke Wren	risc-v		12										verilog	54 riscboy_fp	Y yes	N	4G 4	IG Y	45	32	2018	3 2021	ittps://github.com	portable games console desgn, PCB d	sgn, see riscv hazard3&5
	https://github.c errors Lykkebø	lisp			-3 James missin		6		#	# 14.7	0.33	1.0		vhdl	25 leval							2010			IGOR - A microprogrammed LISP mac	
enscale	http://www.lirm stable Lyonel Barthe	uBlaze		32 spartan-	3 Lyonel Barthe	1563	4		91						26 sb_core			4G 4		86	32	5 2010		www.lirmm.fr/AD	NoC secretblaze	data is for single secretblaze
etblaze	http://www.lirm beta Lyonel Barthe	uBlaze	JL -		3 Lyonel Barthe	1563			91	i12.1	1.00	1.0 58.2	Х	vhdl	26 sb_core	yes	\dashv	4G 4	IG Y	86	32	3 2010		www.lirmm.fr/AD	AC	
ofar1 list proc	http://ce.sharif. errors Mahdi Amiri https://opencor planning Mahesh Palve	RISC		6 kintex-/	-3 James ran ou -3 James using x	t of mem	ory 6	1			0.67	1.0 142.6	v			Y	N	128 1	11/	22	+	2014	2001		derived from risc-16 pipelined, state machine	ASIC, uses Leonardo for synthesis UART, SPI & timer included
piped pr		RISC			-3 James using a				1 370 #	# 14.7	0.33	1.0 142.6	X	verilog	28 top	Y	IN	120 .	IV	20	16	2013		https://github.com	uses Perl as assembler	use Perl to generate ROM file
_piped_pi :_piped_pi		RISC		6 zu-3e	James vivado	1500	1822 6	1	1 500 #	# v21.1	0.33	1.0 110.0	X	verilog	28 top	Υ	\dashv	-	\top	20	16	2013		https://github.com	uses Perl as assembler	use Perl to generate ROM file
undercore	http://forum.ga alpha majordomo	RISC	32 1	6 kintex-7	-3 James Brakef	793		2	2 193 #	# 14.7	1.00	1.0 243.7	Х	vhdl	49 xtc	om yes	N Y	4G 4	1G		16	5 2014	1	http://www.xthun	Gadget Factory Forum thread	in debug, no comments, mostly in simulation
core_i	https://opencor planning Manuel Imhof	RISC			-3 James Brakef	349	6	1	526 #	# 14.7	0.67	3.0 336.8	X B	vhdl	13 CPU	Y asm	N	1K 1	1K	$\perp T$	8	4 2001	2009		Havard arch, thesis project	derived clocks: estimated derating
nafpga	https://github.c stable Manuel Killinger	accum			7 James Brakef	275	288 6		125 #	# v23.2	0.80	1.0 363.6	X	vhdl	32 mimaproc	Y	N	1M 1	.M	19	\perp	2019			Minimal Machine processor taught at	
afpga dark	https://github.c stable Manuel Killinger https://github.c beta Marcelo Samsoniuk	accum risc-v			James IP prob -3 Marcelo Sam								X Y	vnal	32 mimaenvi 4 darkriscv	Vues				19 45	32		2021	https://opensor	Minimal Machine processor taught at	has testbench ku040 overclock 400MHz, builds for 18 fpga
/_dark	https://github.c/ beta Marcelo Samsoniuk https://github.c/ alpha Marcelo Samsoniuk	risc-v risc-v			-3 Marcelo Sam: -3 James Brakef			1	1 167 #	# 14.7	1.00	1.0 220.0	XL	verilog	4 darkriscv 2 darksocv	y yes	N	4G 4	1G V	45	32			https://blog.backs		readme is descriptive, uses cache
	https://github.com/mrisc: Marcus Geelnard	risc-v		32				111	13/ #	44./	2.00	11/.2	A Y	vhdl	33 top_level	Υ 7 23	Υ	4G 4	IG Y	177	32	2020		https://github.com	uP intended for FPGAs, based on MRI	
32	https://github.c	RISC		2 cyclone\	/ Marcus Geeln	ard			100 #	# q13.1	1.00	1.0	А	vhdl	36 mc1	Y asm	Υ	4G 4	IG Y	68	32	9 2018	3 2023	https://www.bitsr	Mostly harmless Reduced Instruction	Cray-1 vector inst, also a1 variant, LLVM sup
:32	https://github.c/ alpha Marcus Geelnard	RISC											A Y	vhdl	36 mc1	Y asm	Υ	4G 4	IG Y	68	32	2018	2023	https://www.bitsr	MC1 variant web page	logic that can output a 1920×1080@60 video
mk2	https://gitlab.co alpha Mario Hoffmann	RISC			James ECP5 p		.	+	1 45-		4.07	4.0	L	verilog					4K N		16			https://hackaday.	o/project/174049-ice-cpu-mk-ii	variant of fpga4student
iv cou de	https://github.c beta marko zec, vordah, Da	risc-v risc			zec & vordah	1048	6	4 33	185 #	14.7	1.00	1.0 176.5				Y yes	N Y	4G 4	AV Y	30 40	32 16		2019	http://www.nxlab	MIPS or RISC-V ISA, Arduino support	https://www.youtube.com/watch?v=55MzN docs separate folder, smolproc has system v
x_cpu_de	https://github.cj WIP Martin Andronikos https://arxiv.org/pdf/240; Martin Langhammer		32 4		Langha no RTL	10697	##### A	32 259	771 #	# n22.4	8.00	1.0 576.6	A	scriem:	12 processor	yes	Y	4G 4	1G	63	32		2023	https://arSiv.lahe	800MHz in Agilex FPGA, word size an	
	https://opencor stable Martin Schoeberl	accum			6 Martin Schoe		6		1 182			1.0 1089		vhdl	5 leros	Y yes				+ 55	2	2 2008	3 2020	https://github.com	256 word data RAM, PIC like	short LUT inst ROM
	https://github.c stable Martin Schoeberl	accum			Martin Schoe	162	4	1	1 162	L		1.0 167.0		scala		Υ	N N	64K 6	4K Y	9	3 16			https://github.com	goal is 100 LUTs, program mapped to	"Lipsi, a very tiny processor"
IOS	https://github.cj stable Martin Schoeberl	RISC	32 3	32										scala								2015	2023	http://patmos.com	university project, ASIC tapeout	http://www.t-crest.org/
wildcat	https://github.com/schoe Martin Schoeberl			32 artix7	Martin Schoe	993	442 6		111	\Box	1.00	1.0 112.0	Х	scala	32 singlecycle	Y yes	N	4G 4		+	32		2025	https://arxiv.org/p	comparison of 3, 4 & 5 stage pipeline	book: Digital Design with Chisel
wildcat	https://github.com/schoe Martin Schoeberl				Martin Schoe		452 4 4	+	85	1	1.00	1.0 48.9	A	scala	32 singlecycle	Y yes	N	4G 4	IG Y	+	32		2025	https://arxiv.org/p	comparison of 3, 4 & 5 stage pipeline	
mips	https://opencor stable Martin Schoeberl etal https://github.com/AmirT Maryam Hilmy Awad	forth			1 Martin Schoe 7 James empty				100	q10.0	0.67	1.0 33.5	A		11 core 19 maincode	Y yes	N	256K 25		++	32		2014		nttps://github.com/jop-devel/jop	java app builds some source code files LUT ram & blkRAM on both clock edges: MIF
_mips :akagi	https://github.com/Amir I Maryam Hilmy Awad https://github.com/takagi Masayuki Takagi				7 James empty 7 James Brakef							1.0 115.8			3 cpu	yes			4K Y		16				no use of LUT RAM or block ROM	
сри	https://github.com/mfbsc Matheus Souza	MIPS			7 James LPM co				1 1 "		0.07	113.0				N		4G 4		1-0	10	2017			MIPS like cpu, course project, VHDL v	
-8x	https://github.com/meng Mats Engstrom	PDP8		2		,								schema	itic	Y yes	N N	4K 4	4K	$\pm \pm$	\Box		2019		Digital schematic, TTL	
v_fwrisc	https://github.com/mballi Matthew Balance	risc-v		32 ice40	Matthew Bala	1653			#		1.00		AL	system	8 fwrisc_fpg	Y yes	N	4G 4	1G Y	45	32		2018	https://opencores	featherweight entry 2018 RISC-V con	
v_fwrisc	https://github.com/mballi Matthew Balance	risc-v		32 igloo2	Matthew Bala				20 #		1.00		AL	system	8 fwrisc fpg	Y yes	N	4G 4	IG Y	45	32		2018	https://opencores	featherweight entry 2018 RISC-V con-	0.15 DMIPS/MHz
e9900	https://github.com/dnotq Matthew Hagerty	TMS9900			7- James incom	41	30 6	₩	122 #	# v23.2	0.33	5.0				Y yes				++	16		2017	han a Marah a	MSP 9900	LUT counts don't match those of a 8bit uP
s9900 duceron	https://github.com/dnotq Matthew Hagerty https://www.cs. stable Matthew Naylor/Tomn	TMS9900 nv Thorm		•				++				-	AX	vnal	14 f18a_top Reduceron		N	64K 6	4K Y	++	16		2019	https://github.com	F18A is a gaming box, conflicts with C hardware for functional programming	Tang Nano 9K F18a Clone red-lava generates the RTL
gv8	https://github.com/mattc Matthew Olsson	AA64		2 kintex-7	-3 James Brakef	884	6	1 ,			1.00	1.0 155.0		verilog			N	4G 4	IG Y	9	32	2018		meps.//granuu.com	another implementation	legv8 from Patterson & Hennessy 2017
	https://sourceforge.net/p Matthias Koch	forth		6 spartan	7 James Brakef	990	1180 6	1 4	1 100 #	# v23.2	0.67	2.0 33.8	LX Y	verilog	48 li1a	Y forth	N	64K 6	4K Y		12	2011			16-bit data size, some comments in G	distinct j1a.v for each data size
crisp-ice										4 472 7	1.00	20 211	IV V	warilaa	49 113	Y forth	N					2011			32-bit data size, some comments in G	distinct ita y for each data size
	https://sourceforge.net/p Matthias Koch	forth		6 spartan	7 James Brakef	1976	2384 6	4 8	83 #	H V23.2	1.00	2.0 21.1	LA	vernog	40]10	I IOI III			10				2023			
risp-ice	https://sourceforge.net/p Matthias Koch https://sourceforge.net/p Matthias Koch	forth	64 1	6 spartan	7 James Brakef 7 James Brakef 7 James added	1976 6372	2384 6 8860 6	16 16	6 63 #	# v23.2	2.00	2.0 21.1	LX Y	verilog	48 j1a	Y forth	N	16E 1	6E Y			2011	2023		64-bit data size, some comments in C based on femtory32, some comment	distinct j1a.v for each data size

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data s2 inct c7	FPGA	repor con ter en	n LUTs	Dff 5	S blk	F n max	tool Mil	S clks/ K	PS ver	src file	top file	tool chai	fltg :	max max dat inst	byte to	adr # mod reg	pip e	start last year revis	secondary web	note worthy	comments
reflet	https://github.	com/Arka	e Maxime Bouillot	accum	8 1	6 spartan	7 James Bra	ef 68	8 411 6		128	## v24.1 0.		4.6 X			asm	N	64K 64K		16	5	2020 2024	https://github.co	original design, data size adj	most ops between accumulator & register, ris
plasma_fpu	https://openco	stable		MIPS			7-3 James erri	ors	6			## 14.7 1.		_	vhdl 20	plasma	Y yes	Υ	4G 4G	Υ	32		2015 2019		plasma with FPU	based on Plasma by Steve Rhoads
16bit_processor	https://github.	com/pran	Md Badiuzzaman Prar Meinhard Kissich	MIPS risc-v	16 1	2	+	+	+	+	+	0.	57 1.0	-	schematic	fazyrv_top	V vos	++	4G 4G	v .	32		2018 2018	https://prantoam https://dl.acm.or	course project, schematics only	simple up with well done schematics alable data path to 1, 2, 4, or 8 bits
riscv_spu32	https://github.	com/maik	n Merten Maik	risc-v	32 3	2		+		++-				<u> </u>	Y verilog			N	4G 4G		32		2019 2021	https://giters.com	actively being developed	alable data patri to 1, 2, 4, or o bits
mcip_open	https://openco		Mezzah Jbrahim	PIC18			7-3 James Bra			1	200	## 14.7 0.			vhdl 23	MCIOoper	_n yes	N	Y 4K 1M	Υ			2014 2015		light version of PIC18	
system6801	https://openco	or stable		6801			-3 James Bra					## 14.7 0.		4.0 A	vhdl 15	wb_cyclor	Y yes	N	N 64K 64K	Y			2003 2009	http://members.	based on John Kent's 6801	tested on Apex20K, Cyclone & Straix boards
mips_linder m16c5x	https://www.s	com/Mor	Michael Linder	MIPS PIC16	8 1		7-3 James Bra 7-3 James std				238	## 14.7 1. ## 14.7 0.		6.5	B vhdl 39 verilog 32	a_mips m16c5x	Y yes	N	4G 4G Y 256 4K	Y	32	+	2007 2007 1998 2018		masters thesis pipelined and non-pipelined version	no LUT RAM, source code in PDF
m16c5x	https://openco	mature		PIC16	8 1		-3 Michael M	orr 121	7 4		3 60	## 0.		6.3 X		m16C5x	Y yes	N	Y 256 4K	Υ			2013 2014		SOC LUT count	
m65c02	https://openco	mature	Michael Morris	6502	8 8		-6 James Bra	ef 46	6 6		3 118	## 14.7 0.		0.8 X	Y verilog 13		Y yes		N 64K 64K	Υ			2013 2020	https://github.co	also a m65c02a version	micro-coded via F9408 soft sequencer
m65c02a minicpu morri	https://github.	com/Mori	i: Michael Morris	6502 6502	8 8	8 zu-3e	James por -6 Michael M	tmap misr orr 27	natch 6	++-	104	## v21.1 0.	3 4.0	2.2 X		M65C02A	Y yes	N	N 64K 64K	Y 21		+	2021		enhanced 8/16-bit version of 65c0: simplified 6502, see m65c02a	PDFs on his figForth for M65C02A RE: 8-bit CPU challenge of Arlet Ottens
minicpu_mon	https://github.	c stable	Michael Morris	stack			7-3 James Bra					## 14.7 0.					Y	N		33		1	2012 2013		separate source for each CPLD chip	
p16c5x	https://openco	mature	Michael Morris	PIC16	8 1	4 kintex-7	7-3 James Bra	ef 37	8 6		252	## 14.7 0.	3 1.0 2	0.2 A	verilog 3	P16C5x	Y yes	N	Y 256 4K	Υ			2013 2014			
pdp6	https://github.	com/Mori	i: Michael Morris	PDP6 MIPS	36 3										verilog 16	pdp6	Υ		256K 256K				2018	https://en.wikipe	SA identical to PDP-10	PDP-10 was much more successful
r4000 supersmall	http://www.ee	errors stable		RISC	32 3		7-3 James lots 3 Michael Ri			2+8	126	## 14.7 1. ## q9.0 1.		8.1 A	verilog verilog			H				+	1994 1995 2005 2009		does not implement 64-bit data 2-bit serial, Mostly MIPS-I complian	only a few insts implemented, test vehicle nt Copyright 2005,2006,2009 Jonathan Rose, an
softpc	https://github.	.com/alrea	Michael S	Nios II	32 3		-1 Micha blo			2.0	1 180	q17.1 1.				nios2ee	Y yes	opt	4G 4G	Υ	32		2019		nine variations in attempt to impro	
hack	https://gitlab.c	om/x653/	r Michael Schroder	accum	16 1									A	verilog 24	cpu	Y asm	N	Y 32K 32K		2	2	2023	https://www.nar	CPU used to run Tetris	book: Elements of Computing Systems
mix-fpga	https://openco	or alpha		accum	31 3		7 James syn			₩.	\perp	## v23.2 1.			verilog 29	mix	Υ	Υ	4K 4K	N 49	4 8	3	2021	https://en.wikipe		r as described in "The Art of Computer Programm
gigatron riscy microsen	https://github.	com/mich	michalin Microsemi	accum risc-v	8 1 32 3		7 James del e microsemi			2 1	122	## v23.2 0.		4.2	y verilog 19 proprietary	gigatron	Y yes	N	32K 64K 4G 4G	Y 17	32	,	2016 2018	https://hackaday	. based on TTL version: gigtaron.io, u r is encrypted IP	uses sweet16 style interpreter for aps has caches
riscv_rtg4	https://github.		microsemi	risc-v	32 3		e illicroseilli	801	, ,	12 1	122	L11.0 1.	70 1.0	.4.2	proprietary		Y yes	N	4G 4G	Y	32		2018 2020	https://github.co	risc-v for actel FPGAs, tcl files only	based on rocket chip
synpic12			Miguel Angel Ajo Pela	PIC12			7-3 James Bra		7 0		1 197	## 14.7 0.	75 1.0 1.	0.0 70	vhdl 7	synpic12	Y yes	N	N 256 2K	Υ			2011 2011	http://projects.n	CHDL to verilog	bad weblink
minimips_supe	https://openco		Miguel Cafruni	RISC	32 3		7 James Bra		6	8	$\perp \Box$	## v23.2 1.		Х	vhdl 18	minimips	Y asm	N	N 4G 4G		32		2017 2018		based on MIPS I	dual issue to two pipes, 16-bit mulitplier
fisc	https://github.	c stable	Miguel Santos Miguel Santos	RISC	64 3		James erro		A A	2	1 66	## q18.0 2.		6.1 A	vhdl 21 system 13	fisc core	Y yes	Y	N N	Y 85	6 32	5	2018 2018	http://www.arch	f Flexible Instruction Set Computer f Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, alte caches, VHDL & System Verilog versions, alte
fpga-bbc	https://githuh	com/mike	s Mike Stirling	6502	8 8	B cyclone	- James pla	303	4	+++	- 00	q10.U Z.	1.0	6.1 A		nac_core	Y yes	N	65K 65K	. 65	0 32	+ 3	2018 2018	https://www.arch	BBC micro, uses t65 uP	also ZX-spectrum retro project
risc5x	https://openco	stable	MikeJ	PIC16			7-3 James RLC		int errors 6	ш		14.7 0.		I	vhdl 15	cpu		N	Y 256 4K			L	2002 2011		makes extensive use of xilinx primi	tives
fpgacomputer	https://github.		Milan Vidakovic	RISC			James erri		А			## q18.0 0.							N 64K 64K		8	_	2018 2018	https://mvidakov	16-bit CPU, 64KB, UART (115200 b	
fpgacomputer nop	https://github.	errors		RISC	16 8		7-3 James erri	ns .	6		+	## 14.7 0.	7 4.0	-	Y verilog 10 Y scala 83	computer	Y asm	N	N 64K 64K	Y 25	32	-	2018 2018	https://mvidakov	16-bit CPU, 64KB, UART (115200 b	
mipsfpga	https://github.	ni stable	Mingdao Liu MIPS Technologies	risc	32 3		3 James Bra	ef 1069	2 6	4	7 118	## 14.7 1.	0 1.0	1.0 X		main mfn syste	Y yes	N	4G 4G 4G 4G	Y	32		2014 2018	https://en.wikipe	full size uP, doc in Chinese M14K core & mipsfpga-plus	see wikipedia link DRAM interface, I&D caches. 8789 FF
riscv_cpu	https://github.	com/nobo	misha kevlishvili	risc-v	32 3	2					1	1.			verilog		Y yes	N	4G 4G	Y 45	32	2	2019 2019	https://www.you	simple and easy to understand des	ign
riscv_n_chip8	https://github.	com/nobo	misha kevlishvili	risc-v	32 3	2									verilog 2	riscv	Y yes	N	4G 4G	Υ	32		2023	https://www.you	simple RV32I on Tang Nano 9K	video: Tang Nano & LCD doing Chip-8 games
PSX_MiSTer	https://github.	<u>c</u> beta	MiSTer-devel	mips	32 3									A	vhdl 12	sys_top	Y yes		4G 4G		32		2021 2022	https://en.wikipe		on VHDL, verilog & system verilog RTL
riscv_pequeno mini16 cpu	https://github.	com/namr	Mitu Raj 4 miya	risc-v risc	32 3	2 artix7 6 kintexus	Mitu F 16	us 208	4 1564 6 6 6		100 710	## 1.					Y yes	N	4G 4G	Y 53	32		2022 2024	https://chipmuni	multi-page tutorial on uP design, po Very small and high performance C	
mini16sc cpu	https://github.	com/miya	4 miya	risc		6 kria260		10	6			## v24.1 0.		X	1008 -0			\vdash				Τ΄	2024		Very small and high performance C	
misoc	https://github.		M-Labs	RISC		2 arria_2			code run th			## q13.1 0.		AL			Y yes	N	4G 4G		32		2007 2019	https://m-labs.hl	Video IP for Mist & others	choice of latticemicro32 or mor1kx uP
openpiton	https://github.	difficul		SPARC			7-3 James too	many file	6	$\perp \perp$		## 14.7 1.	00 1.0		verilog		Y yes	Υ	N 4G 4G	Υ	64		2015 2019	http://parallel.pr	Princeton Un.	both FPGA & ASIC, very many source files
pdp11_reduced mips_pipelined		com/mho c mature	Mohamed Omran Mohammad Hossein	PDP11 MIPS	16 1 32 3	-	7 James ma		6	+	+	## v23.2 1.	00 1.0	_	vhdl 9		Y yes	N	N 64K 64K 4G 4G	24	10 8		2021		simplified pdp11, 24 inst course project, hazard detection as	no byte data size, ucode, 2-12 clocks/inst
fgpu	https://github.	c stable		SIMT			45 Muhamme			## 16	,	## V23.2 1.	1.0	Х	vhdl 34	fenu	Y yes	Y	4G 4G	γ	32		2017 2019	https://dl.acm.or	e eigth cores, reviews comparable pr	oje vivado fitg-pt IP, benchmarks, wikipedia: GPG
neogeo	https://github.	com/Maz	Murray Aickin	68000, z8i	16 1									А	Y verilog	-01-	7.00						2023	https://en.wikipe	port of Neogeo Core (video arca	ide CycloneV, open hardware, retro gaming
risc16_verilog	https://github.	com/must	Mustafa Cataltas	risc	16 1		James em			-		## 14.7		Х		CORG_Pro	Y	N			8	3	2024	https://github.co	educational, 16-bit MIPS	MuSe & DoMe archs, Python simulation
myrisc1 bugs18	haanse //deises or		Muza Byte / Myron Plichota	RISC			James Bra		1 A		2 231	## q13.1 0.	3 1.0 6	8.7 A		myRISC1			Y 256 256 64K 64K		4	4	2011 2011	https://en.wikipe	Verilog source included in PDF file Four bit op-codes. Python assemble	AKA Mano Machine, LPM macros er full set of RTL SOC devices
streamer16	http://www.ul		Myron Plichota	forth			7-3 James Bra					## 14.7 0.	0 1.2 4						N 64K 64K		2	+	2001 2001	http://www3.svr	MIPS/inst reduced	2nd web adr non-functional
avr_cpu	https://github.		nanamake Nanamaru	avr			4 nanamake				64	## q14.0 0.					Y yes	N	64K 128K	Y 72	32		2018		quartus project & report files	2nd version with data & prog mems
tms1000	https://openco	ores.org/pi	Nand Gates	TMS1000	4 8	-									verilog 4		Υ	N	64 1K	54			2021 2021		Four function BCD calculator chip	used in several TI products
m65	www.ip-arch.jp	stable	Naohiko Shimizu Navid Adelpour	6502 ARM	8 8	8 arria-2	James Bra	ef 48	3 A		110	## q13.1 0.	3 4.0	8.8 X	sfl & Tl 8 verilog 14		Y yes	N	N 4K 4K 4G 4G	Y	-		2001 2002		both single cycle & pipelined version	ns 64-bit registers & memory interface
arm-cpu avr8	https://github.	or beta	Nick Kovach	AKIVI	8 1	6 kintex-7	7-3 James Bra	ef 17	4 6	++-	418	## 14.7 0.	3 1.0 7	2.2 X	verilog 14		Y yes	N	64K 64K	Y 17	32		2018 2018 2010 2010		Reduced AVR Core for CPLD	not a full clone, doc is opencores page
dlx_nicola	https://github.	c stable		DLX	32 3	2		-			1.20				vhdl 37	a-dlx	Y asm	N	4G 4G		32		2019		masters thesis	five stage pipeline, forwarding, automatic has
next186	https://openco		Nicolae Dumitrache	x86	16 8		James Bra			. 2	77	## q13.1 0.		3.1 A	verilog 4	Next186_	Y VPS	N	N 1M 1M	Υ			2012 2013		boots DOS	
next186_soc_p next186mp3	https://openco	stable	Nicolae Dumitrache Nicolae Dumitrache	x86		8 kintex-7 8 kintex-7	7-3 James trai	slate erro	rs 6			## 14.7 O.		_	Y verilog 40	ddr_186	Y yes	N	N 1M 1M	Y		+	2013 2019		SoC version of next186	boots DOS, does video games & sound boots DOS, has DSP core, no x86 source
next180mps	https://openco		Nicolae Dumitrache	780			7-3 James Bra	ef 85	-	1		## 14.7 0.		6.0 X	B verilog 3	Next780C	Y yes	N	N 1M 1M N 64K 64K	Y		+	2013 2014		Soc version of next186	claim of 700 LUTs in Spartan-3 probably wron
oberon_sdram	http://projecto	beta	Nicolae Dumitrache	RISC			7-3 James Bra		3 6		1 104	## 14.7 1.	00 1.0	9.5 X	verilog 16	risc5	Y yes	Υ	4G 4G		16	5	2013 2017		minimalist Wirth, part of Project O	ber modified to use DRAM, serial mult
risc-fuggit	https://github.	com/itsSh	n Nikhil Shah	RISC	32 3										verilog 33	riscmain	v	N	4G 4G		32	2	2019		non-standard set of conditional bra	nches, schematic conflicts with documentation of
risc0	https://source	fc beta	Niklaus Wirth	RISC	32 3	2 kintex-7				4	6 110	## 14.7 0.		1.9 X	verilog 8		Y yes	N	4G 4G 4G 4G		16	+	2011 2018	https://people.in	minimalist Wirth, education tool	Lola: https://people.inf.ethz.ch/wirth/Lola/in
risc5 risc5	http://www.pr	o beta	Niklaus Wirth Niklaus Wirth	RISC	32 3		5 James Bra 7-3 James Bra			4	8 50 1 92	## v20.1 1.		7.2 AL	X Y verilog 8 X Y verilog 8	RISC5	Y yes Y yes	Y		-	16		2013 2018	http://www.astro	minimalist Wirth, part of Project O minimalist Wirth, part of Project O	ber 32x32 multiplier, wikipedia entry ber 32x32 multiplier, wikipedia entry
risc5	http://www.pr		Niklaus Wirth	RISC	32 3	2 zu-2e	James Bra			4		## v20.1 1.			X Y verilog 8	RISC5	Y yes	Υ	4G 4G		16		2013 2017	http://www.astro		ber 32x32 multiplier, wikipedia entry
risc5	http://www.pr	o beta	Niklaus Wirth	RISC	32 3	2 zu-3e	James IBU		6	4	213	## v21.1 1.	00 1.0	AL	X Y verilog 8	RISC5Top	Y yes	Υ	4G 4G		16		2013 2017	http://www.astro	minimalist Wirth, part of Project O	ber 32x32 multiplier, wikipedia entry
risc5 risc5a	http://www.pr	o beta	Niklaus Wirth Niklaus Wirth	RISC	32 3 32 3		James Bra	ef 193	5 392 6	4	213	## v21.1 1.			X Y verilog 8		Y yes		70 70		16 16		2013 2017	http://www.astro	minimalist Wirth, part of Project O	ber 32x32 multiplier, wikipedia entry
risc5a pycpu	https://pycou.	beta w myhdl		KISC	32 3		+	-	++	+	+	vz1.1 1.	00 1.0	AL	X Y verilog 8 myhdl	KISCS	Y yes	N	46 46	\vdash	16	1	2013 2017	https://www.astro	minimalist Wirth, part of Project O python hardware processor	Deli no noating-point
legv8	https://github.	com/nxby	ti nxbyte	AA64	64 3	,		+		+	+		1 1	-	verilog 6	arm_cpu	Y yes	N	+	Y 9	32	1	2013			single-cycle, pipelined & with hazard detection a
ag_6502	https://openco	beta	Oleg Odintsov	6502	8 8		7-3 James Bra				176	## 14.7 0.		7.7 AL	X verilog 2	ag_6502	yes	N	N 64K 64K				2012 2012		verilog code generation, "phase lev	
openmsp430	https://openco	stable		MSP430	16 1		3-2 Oliver Gira			1	98	0.					Y yes	N	N 64K 64K	Y	16	1	2009 2018	-	near cycle accurate	performance spreadsheet
tinyvliw8 hp86b	https://openco		Oliver Stecklina Olivier De Smet	VLIW	8 3		 James had James unr 			+	149	## 14.7 0. ## 14.7 0.		5.0 X	vhdl 19 verilog 85		+	N	Y 256 1K	Y	64	+	2013 2020	https://en.wiking	tinyVLIW8 soft-core processor uses PicoBlaze, emualtes HP86B	bare core, Altera LPM for RAMs picoblaze uart uses LUT4s
mc68kods	https://sites.go		Olivier De Smet	68000			7-3 James erri					## 14.7 0.		\dashv	Y vhdl 10	mc68kods		\vdash	+		1 64		2010	cps.//en.wikipe	SOC for HP9816 computer emulation	
riscv_serv	https://github.	com/olofi	/ Olof Kindgren	risc-v	32 3	2 cyclone	10 Olof Kindg	en 23	9 164 4		5 80	## 1.	0 32.0	0.5 A	verilog 63	serv_top	Y yes	N	4G 4G	Y 45	32		2018 2023	https://riscv.org/	smallest risc-v core, many boar	ds https://github.com/olofk/corescore
riscv_serv	https://github.	com/olofi	/ Olof Kindgren	risc-v			Olof Kindg		8 164 4		32			5.1 L	verilog 63	serv_top	Y yes	N	4G 4G	Y 45		_	2018 2023	https://riscv.org/	RISC-V contest prize, 1-bit ALU	https://github.com/olofk/corescore
riscv_serv harvard arch	https://github.	com/olofk	Olof Kindgren omarelhedaby	risc-v RISC	32 3 32 3		Olof Kindg	en 12	5 164 6	0.	5 125	## 1.	00 32.0	1.3 X	verilog 63 vhdl 13	serv_top	ror arm	N	4G 4G	Y 45	32	+	2018 2023	nttps://riscv.org/	2 6K cores in vu37p, reg-file in blk-RA ASIC design	MM https://github.com/olofk/corescore many source files
opengateware	https://github.	com/oper	g opengateware	z80	8 8	В .		+		+	+		+++	A	Y vhdl, verilo		Y yes	N	64K 64K	Y		+	2022	https://github.co	compatible Congo Bongo/Tip Top a	
riscv_cva6	https://github.	com/pulp	c openhwgroup	risc-v	64 3	2						1.		ΞÉ			Y yes	Y	4G 4G	Υ	32		2018 2022	https://github.co	single issue, in-order CPU which im	ple was riscv_ariane
riscv_cva6	https://github.	com/oper	h openhwgroup	risc-v	64 3	2				ш	П	1.	00 1.0	⇉			Y yes	Υ	4G 4G	Υ	32		2018 2022	https://github.co	32 and 64-bit RISC-V cores CVxxx: A	AKA ariane, PULP/rocket & Ibex, directory name v
gumnut	https://github.	c stable		RISC	8 1		\perp	-	+	+	+	+	+	A:	system 16	gumnut-c	Y asm	N	Y 256 4K	Y 22	8+		2021		coursework using Ashenden's desig	
swssp	https://www.ij	patente c stable	d Othman Ahmad Ovvind Harboe	forth	8+ 8 32 8		7-3 James Bra	ef 107	3 6	3	283	## 14.7 1	0 4.0	5.9 X	schematic vhdl 23	zpu_core	Y yes	N	4G 4G	Y 37	8+		2014 2021	nttps://groups.go		st a template for dsgn configuration of uP e 8 ZPU the worlds smallest 32 bit CPU with GCC
7011	www.blever.or		Pablo Kocik	picoBlaze			-3 Pablo Koci				1 117	## 14.7 1.			verilog 18	pacoblaze	Y asm	N	256 2K	- 5		2	2008 2009	1	3 versions, behavioral coding	C QL O the worlds smallest 32 bit CPU WITH GCC
zpu pacoBlaze				accum			Pablo Salv				134	q9.1 0.	7 2.0 2	7.9 A	vhdl 3	usimplez	cpu	N	512 512	8		T	2011	http://www-gti.d	part of university course, simplez+i	4 has an index register
pacoBlaze usimplez	https://openco	stable																								
pacoBlaze usimplez piropiro	https://openco	stable	pandora2000	RISC			7-3 James por		1 6	11	1 118	## 14.7 1.	0 1.0	5.7 X				Y	N 64K 64K	Υ	32		2010 2011		five variants	no doc, xilinx constraint file
pacoBlaze usimplez	https://github. https://github.		pandora2000		32 3 32 3			tm 749	1 6	11	1 118	## 14.7 1.		5.7 X	system 12 system 51	hl5	Y yes	N	N 64K 64K	Y 45		2		https://backad	32-bit RISC-V processor designed w	

uP_all_soft folder	opencore prmary		author	style		sz inst sz	FPG/	iA rep	or con	n LUT		off E	mults	olk am m	F :	g tool ver	MIPS /inst	clks/ inst		ven os	src file	top file	chai	fitg 5	max dat	max b	yte 별	adr i	# e eg lon	start last year revi		note worthy	comments
ega65	https://git	ithub.com/mega	Paul Gardner-Stephen	n 650	02 8	8 8	kintex-	-7-3 Jan	nes bash			ε	5		#	## 14.7		2.0			vhdl 114		yes			64K				2017 202	4	Enhanced c65 running in FPGA	seeks high performance
ega65	https://git	ithub.com/mega	Paul Gardner-Stephen			8 8	sparta	an7 Jan	nes too	ma 4	431	296 6	5		#	## v23.2	0.67	2.0			vhdl 114		yes	N N			Υ	\perp	_	2017 202	4	Enhanced c65 running in FPGA	very large SOC with many builds & tests
auloblaze en eater up	https://gi	thub.c mature	Paul Genssler Paul Kappmeyer		Blaze 8			an-7 Jam				ad.	+	-	-		1	-			vhdl 7 schem 5	pauloBlaze	rasm	N	256	2K	Y	_	_	2015 202	1	Digital schematic. Ben Eater up	ore LUTs than original claims easier to mod TTL components
su8	https://w	nany nir alpha	Paul Stoffregen		um 8		Sparta	all-/ Jall	ies illoi	e triair c	one cio	ick .	+	+	+		+ +				schematic		/ asm	N N	64V	64K	v 2	4	_	1994 200	5 https://aithub.co	OSU8 Microprocessor Project "instru	
130	https://w		Paul Taylor				artix-7	7 Pau	l Taylor	- 4	149	6	5	1	100	+	0.67	9.0	16.6		vhdl 1	s430	1 03111	14 15		64K		-	_	2019 201	9	msn430 subset with 8-bit alu	coded for size & not for speed
okie	https://git	ithub.com/pento	pentolope	ris	c 1	16 16			T				\top							A Y	system 46	top_cooki	Vyes	N						2020 202	2 https://github.co	OoO and parallel processing	also C compiler
32		errors	Peter Ashenden	RIS	SC 3	32 32	kintex-	-7-3 Jan	nes erro	rs		6	5		#	## 14.7	1.00	1.0			vhdl								32	2001 200	1 book, CDROM	from The Designers Guide to VHDL	timing delays in source code
ımnut	http://dig	gitaldes stable	Peter Ashenden	RIS		8 18	kintex-	(-7-3 Jan			388		5			## 14.7		1.0		AX	verilog 6	gumnut-rt	Y asm	N Y		4K	Υ		8	2007		see Digital Design: An Embedded Sys	tems Approach Using VHDL
ck	https://git	ithub.com/theap	Peter Clarke	accu	um 1	16	sparta	an7 Jam	nes bloc	k 48	303	287 €	5	_	83 #	## v23.2		2.0	5.8	Х	verilog 22	cpu	/ asm	N Y		32K			2	201	6 https://www.nar	CPU used to run Tetris	book: Elements of Computing Systems
bit_relay_up	https://re	elaiscor WIP	Peter Prikasky		um 1			_	Щ.		_		-	_	_		0.67	4.0	_		schematic		-	N		64K			4	202	3 https://hackaday		Excel macro simulator; imm, abs & indire
p430_vhdl	https://or	pencor beta	Peter Szabo					-7-3 Jan					5			## 14.7		2.0			vhdl 9	cpu	yes	N	64K	64K				2014 201	7	Comprehensive verification was not	
ga-64 nd85	http://ww	ithub com/Retra	Peter Wendrich PetrM1		80 8		KINTEX-	c-7-3 Jan	ies Brak	eri 22	210		5	- 2 1	156 F	## 14./	0.33	4.0	5.8	A Y	vhdl 26 system 28	rys_top	yes voc	N N	64K	64K	Y V	++	26	2005 200	1 https://www.vou	Rendition of Commodore 64 t Czechoslovakian PC using Intel 8080	altera top level schematic
17	http://use	ers ece asic			ck c	0 0	 	_	_	+	_	_	+	-	-	_					proprietary		yes	14	UHK	UHK	_		+	202	https://users.ece	chapter 4.3 in Koopman	6600 gate ASIC
116	incep.yyuse	beta	Philip Leong, Tsang, Le		th 1	16 4	kintex	-7-3 Jan	nes Brak	ef 3	303	6	5	- 1 2	256 #	## 14.7	0.67	1.0	566.4		vhdl 13		r asm	N	256		1	6	_	2001	inteps.j / users.cee	CPLD prototype	ooo gate role
ck	https://git	ithub.com/philzo	Philip Zucker					an7 Jam			705	287 €	5				0.67		5.8		verilog 22		r asm	N Y	32K	32K	N 1	8	2	202	1 https://www.nar		of the Nand 2 Tetris course using Coq
cv_ibex_low	https://git	ithub.c stable	Philipp Wagner	risc	:-v 3	32 32															system 27	ibex_core	yes .	N	4G	4G	Υ			2020 202	3 https://www.low	AKA zero-riscy, also see pulp	four performance levels, several tapeou
	https://fo	osdem.org/2025,	Phillip Krause		SC 8	8 8														GL	verilog 29	cpu	yes	N	64K			0 5		2023 202	5 https://hackaday	. 8 bit arch designed for C and memor	
dl-simple-up	https://git		Pietro Lorefice	RIS				2 Jan					4			## q18.0		1.0			vhdl 10		4	N N		64K			16	2014 201	4	simple processor using VHDL for logi	
dl-simple-up	https://git		Pietro Lorefice		SC 1		kintex-	c-7-3 Jan	nes ran	out of n	nemory	y E	5	_	#	## 14.7	0.67	1.0			vhdl 10		Y	N N		64K				2014 201	4	simple processor using VHDL for logi	
cpu	https://git		Piotr Węgrzyn		c 1		<u> </u>	_	_	-	_	_	+	_	-	_		_		_	verilog 31	top	yes	N		64K		3		2019 202	3		LLVM & OS, all inst have 16-bit imm/ad
c-sp13	https://git	thub.c stable	Prayag Bhakar Preetam Pinnada		SC 1			_	_	_	+	-	+	-	+	_	-		-	-	verilog vhdl 17	mate	Y	N	64K	64K	N	+	8	2007 202	1	CS 552 term project : functional desi	gn of a microprocessor called the WISC-Si
s-proc Iserain	https://git	ithub.com/preet ithub.com/preet			51 5		arria.2	2 Jan	one mice	ing filos		-	<u>. </u>	-	٠,	## q18.0	0.33	3.0	-	^		PulseRain	/ voc	N V	64V	64K	v	+	_	2017 201	9 https://www.pul	intended for Max10	very little doc, sizeable state machine
serain	https://git	thub.c stable	PulseRain Tech LLC		51 8			2 Jan						41 1		## q18.0		3.0	6.0	A	system 25		/ ves			64K				2017 201	8 https://www.pui	1 clk/inst, intended for Max10	
v reindeer	https://pit	ithub.com/olofk	pulserain.com		-v 3		31110-2	- 1311				-+	++		-50 "	1420.0	0.55	3.0	0.0	AL	verilog	52_1030	yes yes	N		4G		5		2017 201	8 https://riscv.org/	RISC-V contest prize	
dma	https://or	pencor beta	quickwayne		aze 3		kintex	c-7-3 Jan	nes Brak	efield	_	6	5	\neg	#	## 14.7	1.00	1.0	-t	Υ	perl		yes yes	N			Υ			2006 200	9	Soft MultiProcessor on FPGA	Perl gens *.xmp, mhs, mss & ucf files
v_steel	https://or	pencores.org/pro	Rafael Calcada		-v 3			7-3 Jan				6	5			## v19.2		1.0	65.0		verilog 21		yes	N		4G			32 3	2020 202	4 https://github.co	github version has vivado proj	under grad thesis, several web location
v_steel	https://git	ithub.com/riscv-	Rafael Calcada				zu-2e	Jan	nes Brak	ef 17	775	6	5	2	208 #	## v19.2	1.00	1.0	117.4		verilog 21					4G				2020 202	4 https://github.co	github version has vivado proj	under grad thesis
ll-msp430	https://git	ithub.c mature	Rafael Hideo Toyomo		430 1		!			-	\perp		\perp	\perp	_ _		\vdash				vhdl 15		yes	N		64K		7		2018 201	8	course project, inspired by msp430,	
neboy	https://git	ithub.com/blaze	Raphael Stäbler		um 8		Les c			-6		- 1.		_					24 -		verilog 45		Y	N .		64K		+		2021 202	1 https://gekkio.fi/	f independent of Mister	z80-8080 hybrid, see pdf file
ks-16-bit	https://or	pencor stable	Raul Fajardo etal rcrist	Upen	RISC 3	6 10	kintex	c-7-3 Jan	nes Brak	ef 49	145	- 16	5 4	8 1	10/ #	## 14.7	1.00	1.0	21.7	ALX Y	verilog 88 schem 36		ryes	Y N	4G	4G	1	++	32	2009 201	nttps://github.co	minimal OR1200, vendor neutral, ha	
KS-16-DIT	https://gi	ithub.com/rerist	redfast00		SC 1			+	+	+	+	+	+	+	+	+-	\vdash	_	\rightarrow	1	verilog 5	rcpu	y yes	N	ΛV	4K	v	+	6	202	https://www.inst	Digital schematic, TTL & 3 layer brea verilog implementation of Python en	
u u	https://git	ithub.com/redos	redoste		85 8			_	_	+	+	-+	+	-	+		1 1	_			vhdl 20		asm	N		64K		5	0	201	https://github.co		u small subset of 8085
-4	https://or	pencor alpha	Reece Pollack	400	04 4	4 4	kintex	(-7-3 Jam	nes Brak	ef 2	228	6	5	- 13	376 #	## 14.7	0.16	4.0	66.0			i4004	03	N	4K	4K	N	1		2012 201	2	4004 was multi-chip	4004 CPU & MCS-4
uvhdl	https://git	thub.c stable		RIS	SC 8	8 16	kintex	-7-3 Jan			933	6	5			## 14.7					vhdl 29		Y asm	N		64K		2 2		2016 201	7 https://github.co	six tutorials on uCPUvhdl	using muCPUv2 1 of 3 upwards compa
is		stable	Rene Doss	MIF	PS 3	32 32	kintex-	-7-3 Jan	nes Brak	ef 27	760	6	5 4	5 2	245 #	## 14.7	1.00	1.0		Х	vhdl 22	MAIS_soc.	yes	N N					32 5	2013	use MIPS tools	register forwarding around ALU	license req'd for commercial use
с	https://git	ithub.com/rener	Rene Schallner	RIS	SC 8	8 8		Ren	ne Schall					1	100		0.33	8.0			vhdl 8		/ asm	N	64K	64K	Υ			2020 202	2 https://git.sr.ht/	originally TTL/schematic, beginner's	doc PDF file huge
.opc2cpu	https://git	ithub.c stable	revaldinho		um 8			c-7-3 Jan			117		5			## 14.7		4.0			verilog 2		Y asm	N N		1K				2017 202	1 https://revaldinh		see hackaday One Page Computing Cha
с.орс3сри	https://git		revaldinho					∢-7-3 Jam			174		5			## 14.7		4.0			verilog 2			N N		64K				2017 202	1 https://revaldinh		see hackaday One Page Computing Cha
c.opc5cpu	https://git	triub.c Stubic	revaldinho					-7-3 Jan			273		5			## 14.7	0	3.0		Х	verilog 7		Y asm	N N				5 4		2017 202	1 https://revaldinh	OPC5 RR inst, ISA similar to OPC1	see hackaday One Page Computing Cha
c.opc5lscpu	https://git	ithub.c stable	revaldinho revaldinho	RIS	SC 1	6 16		c-7-3 Jan c-7-3 Jan			383 450		5			## 14.7 ## 14.7		2.0		X	verilog 2	opc5lscpu	/ asm	N N	64K			8 4 7 4		2017 202	1 https://revaldinh	OPC5LS OPC5 with predicate inst OPC6 based on OPC5LS, more inst	see hackaday One Page Computing Cha see hackaday One Page Computing Cha
c.opc6cpu c.opc7cpu	https://gil	ithub.c stable	revaldinho		SC 3	10 16		c-7-3 Jan c-7-3 Jan			524		3 +			## 14.7		2.0				opc6cpu opc7cpu	r asm r asm	N N		1M		2 5		2017 202 2017 202	1 https://revaldinh		i see hackaday One Page Computing Cha
с.орс8сри	https://git	ithub.c beta	revaldinho	RIS				(-7-3 Jan			516	- 6	1			## 14.7		2.0		x		орс7сри	r asını r asm	N N				2 4		2017 202	1 https://revaldinh		i see hackaday One Page Computing Chal
с.орссери	https://git	thub.c stable						(-7-3 Jan			101	- 6	<u> </u>			## 14.7		4.0		x	verilog 2			N N	256	2K	Y 1	3 3		2017 202	1 https://revaldinh		see hackaday One Page Computing
р	https://or		Revanth Kamaraj		W7 3			2 Jan				Ā	1 2			## q18.0		1.0			verilog 37			N N		4G				2017 202	2 ddi0100e armv1	ARMv4T & Thumbv1	has cache & mmu
)	https://or	pencor alpha	Revanth Kamaraj	ARN	M7 3	32 32		c-7-3 Jan			558	6	5 1	9 1	135 #	## 14.7	1.00	1.0	17.9	Х	verilog 37	zap_top	yes	N N	I 4G	4G	Υ		16	2017 202	2 https://github.co	ARMv4T & Thumbv1	has cache & mmu
16			Richard Haskell		th 1																proprietary											PDF papers	chpt 11: VHDL By Example: Fundamenta
54x	https://or	pencor beta	Richard Herveille		P 1			-7-3 Jan			225		5 1			## 14.7		1.0		Х	verilog 10		yes	N Y		64K				2002 200	9	40-bit accumulator, barrel shifter	C54x clone
-serial	https://git	ithub.com/howe	Richard Howe		um 1			an6 Jan				210 6	5				0.67		5.8		vhdl 6		Y .	N N		2K			_	2020 202	4 https://hackaday	bit serial, 16-bit uP, very simple	supports Forth
-serial -serial	https://gi	thub.com/nowe	Richard Howe Richard Howe		um 1 um 1			an6 Jam		10 2		181 6 86 6	2				0.67				vhdl 6 vhdl 6		7	N N		2K 2K				2020 202	4 https://hackaday	bit serial, 16-bit uP, very simple bit serial, 16-bit uP, very simple	supports Forth supports Forth
-serial	https://git	ithub.com/howe	Richard Howe		um 1	_		an6 Jan			89	66 6	1			## 14.7		51.0		Y Y		сри	/	N		2K			_	2020 202	4 https://hackaday	bit serial, 16-bit uP, very simple	supports Forth
serial	https://git	ithub.com/howe	Richard Howe		um 1			an7 Jan					5	- 1			0.67			X	vhdl 6		7	N		2K				2020 202	4 https://hackaday	bit serial, 16-bit uP, very simple	supports Forth
serial	https://git	ithub.com/howe	Richard Howe		um 1			Jan					5				0.67				vhdl 6		Υ	N		2K				2020 202	4 https://hackaday	bit serial, 16-bit uP, very simple	supports Forth
h-cpu	https://ar	nycpu.org/forum	Richard Howe		th 1			an3 Jam			782	91 4	1 1	2			0.67		77.5	Х	vhdl 10	сри		N	L			<u> </u>		2013 202	4 http://www.ahol	forth uP for GPS reciever, 32-bit stac	
h-cpu/h2	https://or	pencor stable				16 16	kintex-	-7-3 Jan	nes Brak	ef 18	358						0.67			X Y	vhdl 11	top	1	N		64K	2	5		2017 202	0 https://github.co		b derived from J1, hex & bin files in 2/16
ngomips32	https://git	ithub.c stable	Ricky Tino				sparta	an7 Jam	nes Brak	ef 79	923 4	802 E	5 4	1	100 #	## v23.2	1.00	1.0	12.6		verilog 25			N		4G				2019 202	3	cache support, runs linux	very percise specs, 100MHz on Artix7-
v_clarinet	https://git	ithub.com/HPC-L	Riya Jain etal		-v 3		<u> </u>						$\perp \perp$		[_		\sqcup	[[bluespec ve	rilog	yes	Υ	4G	4G	Y 4	5	32 5		0 https://github.co		e verilog for riscv flute & (3) posit sizes
5	nttps://git	ithub.c alpha	rj45		SC 1		<u> </u>	_	_		_	_	+	\perp	+	_	\vdash			-	verilog 8	top	rasm	N	64K	64K	Y 3.	2	16	2013 202	2 nttps://github.co	Digital schematic editer	nanogo compiler, youtube videos
v rv12	https://git	ithub com/rg45/r	rj45 Roa Logic BV		-v 3		arria 3	2 Jan	one Brok	ofiold	+	-	A	+	-	## a18.0	+	+	-+	-	schem: 6 system veril	log	yes ves	N N		4G 4G		++	22	202	https://roalesis.s	Digital schematic, 16-bit data paths,	micro-coaea, muiti-cycle
chapman	http://uos	ww.ece beta	Rob Chapman, Stever					2 Jan 4-7-3 Jan	nes Brak nes Brak	erieiu ef 1	176		5	-		## q18.0 ## 14.7		1.0	245 5	ALX	vhdl 10		y yes	N		256		4	32	1998 199	R Incus.//Toalogic.c	course work	
chapman	http://ww	ww.ece beta	Rob Chapman, Stever		th 8			Jan				63 6				## v21.1		1.0				stack_pro	·	N		256			+	1998 199	8	course work	1
flow chap	https://or	pencor alpha			th 1			(-7-3 Jan					5	+		14.7		1.0			vhdl 27		Y	N	256		1	+	\top	2003	1	course work	
	http://ww	ww.tec alpha	Rob Doyle					an-6 Rob				6		15	50 #	## 14.7		2.0	5.6		verilog 39		yes	Y N	1		N	1 1		2011 201	4	36-bit accum & 18-bit adrs	ucf file, most tests pass
echine	https://git	ithub.c		CIS	SC 8	8 8		2 Jan			ᅼ	F	A			## q18.0		3.0		Α	system 15		Y	N						2016	http://inform-fict	Z-machine (Zork)	https://www.youtube.com/watch?v=2
arm	https://git		Robert Dunne		m 3					I			\Box	I	T	I				Α	verilog		yes	N		4G			I	202	1 https://www.am	from book:Computer Arch Tut Using	
_x86	https://git	ithub.complet			6 3		<u> </u>		\perp				+I		[\sqcup				verilog	\sqcup				4G		\perp		202	3 https://www.am	from book: Intro to X86 Machine Co	
_clarvi	https://git	ithub.c stable	Robert Eady	risc	-v 3	32 32		2 Jan	nes Alte	ra 26	516	F	4	1	178 #	## q18.0	1.00	1.0	68.2	A B	system 7	clarvi	yes	N	4G	4G	Υ		32 6	2016 201	7 https://www.cl.c	educational simple RISC-V implemen	t doesn't make use of block RAM RTL
1	nttps://git	itnub.c defined	Robert Finch	RIS	oc 6	4 36	zu-3e		nes erro	rs of	519	᠆ᡶ.	5	┥.	107	## v21.1	2.00	4.0	26.2	X	system 83	any1base	r urc -	N N	6 ***	64K	12	8	64	2021 202	nttp://anycpu.org	Cray-1 like with full set of vector inst	three versions with different ISAs, inst
502 502	http://fini	itron.c beta	Robert Finch Robert Finch	650	02 8	8 8	zu-3e	c-7-3 Jan	nes Brak nes viva	en t	583		5	_	_	## 14./ ## v21.1		4.0			verilog 18 verilog 18		yes	N N		64K		++	+	2012 201	2	+	bare source bare source
16	see FISA6			RIS				-7-3 Jan			780		5			## V21.1		1.0			verilog 18		yes Y	N Y	U4K	U-e/L	+	+	8	2012 201	https://github.co	inside FISA64 project	debug uP for fisa64
32	https://eit		Robert Finch		SC 3			(-7-3 Jan			479		3 3			## 14.7		1.0			verilog 1		·	N Y	+	\vdash	+	1 -	32	2014 201	4 https://github.co		
64	https://git		Robert Finch		SC 6			(-7-3 Jan					5 12			# 14.7		1.0		X	verilog 1		Y	N Y	1			1 1	7	2015 201	5 https://github.co	m/robfinch/Cores	need to use multi-cycle on mult
	https://git	ithub.c alpha	Robert Finch	RIS	SC 6	64 32	T	- "	T		\neg		\top	\neg	-1	1	ΠŤ		\rightarrow	1	verilog	FT64v3b	yes	Υ	16E	16E	Υ	1 1		2017 201	8 https://www.am	4th attempt at 64-bit core (raptor64	amazon kindle book, L1 & L2 icaches &
2	https://or	pencor planning	Robert Finch	RIS	SC 3	32 32	kintex-	-7-3 Jan			790	- 6	5 4	1 2	200 #	## 14.7	1.00	4.0	13.2	Х	verilog 25	KLC32	asm	N			Υ	<u> L</u> 1:	32	2011 201	2 https://github.co	single ported block RAM register file	:(heavy use of includes
s	https://git	ithub.c WIP	Robert Finch	ris	c 6				ert Finc											Х	system 98	qupls	r asm	Υ						2023 202	4 http://www.finit	Qupls (Q+): 2024 version of the Thor	variety of three operand & u-coded ins
or64	https://or	pencor alpha	Robert Finch	RIS		32							\Box				\Box				verilog 63	raptor64	1	ΥY	4G		Y 10		96 9	2005 201	3	16 register sets, inst & data cache, n	ISA not finished, core runs
000	https://or	pencor alpha	Robert Finch	680	000 3	16	zu5e	Jan	nes miss	sing IP	$\perp \Gamma$	\perp T	$+$ \Box	\perp	\perp		oxdot			\perp	system 7	rf68000	yes	N N	4G	4G	Υ	$\perp \perp$	16	2008 202	4	mc68000 similar core, BCD instruction	ons have variances
09	https://or	pencores.org/pro	Robert Finch	680	09 1	2 12	artix-7	7 Jan	nes Brak	efield		6	5	5	#	## v21.2	0.50	4.0	[X Y	system 21	rf6809	Y asm	N	64G	64G	Y 4	4 13	8	2022 202	2 http://www.finit	Different from rtf6809: 36-bit adrs, o	12-bit version, has inst. Cache
09	https://or	pencores.org/pro	Robert Finch		09 8			7 Rob				_	5			## v21.2		4.0			system 21		yes	N				4 13	8	2022 202	4 http://www.finit	Different from rtf6809: 24-bit adrs, o	
09 nenix	https://or	pencores.org/pro ithub.c alpha	Robert Finch		09 1 SPU 3		artix-7	7 Rob	ert Find	h 65	500	- 16	5	5 1	120 #	## v21.2	0.50	4.0	2.3	X Y	system 21 system 83	r168U9	rasm	N		64G 4G		4 13	8	2022 202	4 nttp://www.finit	Different from rtf6809: 36-bit adrs, o	ng 12-Dit version, has inst. Cache
oenix 4	https://git		Robert Finch Robert Finch		5PU 3		 	+	+		+	+	++	+	+	-	\vdash	+	-+	+	system 83 system 3	rtf6.4	/ ucc	Υ	46		Y	++	32	2020 202	1	gpgpu Under Construction, derived f variable length instructions	Posit support glosses 9 refere
5002	https://gr		Robert Finch		um 3		kinter	c-7-3 Jam	nos Brak	of 117	216	-	5 4	6 1	123 +	## v14.1	0.67	2.0	3.7	Y	verilog 10	rtf65002d	yes	N	4G	4G				2020 202	3 https://github.co	n 32-bit 6502 + 6502 emulation	Posit support, glossary & references "proven"
809	https://oi		Robert Finch	620	3	8 8	kintex	(-7-3 Jan	nes man	IV 75	506			2 1	106 ±	# 14.7	0.33			x	verilog 4	rtf6809						4 13	8	2013 201	5 http://www.finit	6809 with 32-bit "FAR" addressing	see also rf6809 variant
			Robert Finch					an-3 Jan				- 1	1 12				0.67	4.0		v	verilog 49	· Cool o	+/		4G		Υ	4 15		2011 201	A bather (United to the	based on Tobias Gubener's TG68	

_uP_all_soft folder	opencores or prmary link		status	author	style /	data	sz inst sz	FPG	A rep	por com er ents	LUTs ALUT	Dff È	m ra	lk F	date	tool MI ver /ir		lks/ KIPS inst /LUT	ven dor	src file	top file	g cha	fltg i pt	Pav,e da	x max	byte to	adr # mod re	pip e lon	start last year revi	secondary w	eb note worthy	comments
rtf8088	https://openc		lanning Rob		x86					mes Brake		6	4			14.7 0		3.0 8.6	Х	verilog 57	rtf8088	Y yes			И 1M	Υ		1	2012 2013	https://githu	o.con 8-bit memory data, e.g. 8088	
table887 table888	https://github		alpha Rob alpha Rob		RISC					mes Brake mes Brake		6	9			14.7 0		1.0 217.1		verilog 2 verilog 3		ome			K 64K	Y 130	3 :	8	2014 2016		2016 version gives same reults as 3	included with Table888 source code 01 code for cache & mmu incomplete
thor	https://openc	_		ert Finch	RISC	64	1 16	zu-5e		mes WIP	3730			0 10	##	v21.1 2	.00	1.0	ı î	system 27	thor2021	Y asm	Y	16	E 16E	Υ	6	4	2015 2021	https://githu	o.con Thor-5: L1 & L2 caches, GP float &	
thor	https://openc			ert Finch	RISC		32			bert Finch	90000			06 06					П	verilog	thor thor2				3 4G		6		2015 202	https://githu		variable length instructions
thor	https://openc			ert Finch ert Finch	RISC		1 16			bert Finch	210000			06	+	-	-		1	verilog verilog	thor2 thor5	Y asm Y asm			3 4G 3 4G		6		2015 202	https://githu		ved 96-bit registers ved plans for more features, eventually 2M LUTs
xgate	https://openc			ert Hayes	RISC	16	16		-7-3 Jan	mes Brake	f 2778	6	T	15	9 ##	14.7 0		1.0 38.3		verilog 7	xgate_top	Y	N			42	2 1	6	2009 2013		high pin count	Freescale XGATE co-processor compatible
cmips ssbcc	https://github	_		erto Hexsel	MIPS		32	cyclon	e4 Rol	berto Hex	s 6347	2596 4		22 5	0 ##	14.7 0.		1.0 7.9		Y vhdl 22		Y yes	N	N 40	3 4G K 8K	Y	3		2017 2019	http://www.i	nf.uf 5-stage pipeline, MIPS32r2 core	
isetta	https://openc	dav.io	stable Rod	Iney Sinclair	forth		8	kintex	-/ Ro	dney Sincl	a 196		++	4/	4	14./ 0.	.33	1.0 797.9		verilog 3 Y schematic		Y asm			K 64K		1	_	2012 2020	https://githu	In TTL with 6502 & Z80 ISA via uco	log inst after branch/call/rtn always execs de includes audio & video out
dfp	https://openc			Chapman	forth					mes Brake		6		19		14.7 0.		1.0 213.2		vhdl 25									2003 2009		8-bitter, generates a custom VHDL	
z80soc z80soc	https://openc		stable Ron		Z80 Z80			sparta zu-3e		mes Brake mes Brake		4		19 7		14.7 0. v21.2 0.	.33	3.0 3.4	AX	Y vhdl 19	top_s3e	Y yes	N	N 64	K 64K	Y		+	2008 2016		based on Daniel Wallner's T80 based on Daniel Wallner's T80	directory disappeared
minirisc	https://openc			folf Usselmann	PIC16					idolf Ussel		4	_	8		0.			X	Y vhdl 19 verilog 7	risc core	Y yes	N	Y 25	6 4K	Y		+	2008 2018		based on Daniel Wallier's 180	
avr_core	https://openc			ian Lepetenok	AVR					mes Brake	f 2135	6				14.7 0.	.33	1.0 19.7	X	verilog 15	avr_core	Y yes	N	64	K 128K	Y 72	2 3		2002 2017		VHDL core also	
avr_core arm rusian	https://openc	or st		ian Lepetenok an	AVR arm			zu-3e zu-3e		mes Brake mes LUT R		519 6 4815 6				v21.1 0. v21.1 1.	.33 nn	1.0 50.8 1.0 84.7	Х	verilog 70 system 6	ARM Mu	Y yes	N	40	K 128K	Y 72	2 3		2002 2017		VHDL core also from "Digital design and computer	ard single cycle,
arm_rusian	https://github	.com/	/0xD50 rusl		arm	32		zu-3e		mes LUT R	3563	6		14		v21.1 1.		1.0 41.2		system veri	ARM_Sin	Y yes	Y	40	3 4G		1		2019		from "Digital design and computer	
v6502	https://github	.com/		Kojiro	6502			zu-3e		mes bare						v21.1 0		3.0 31.7		vhdl 23		Y yes	N	N 64	K 64K	Y		+	2019 2020	https://open		ter www.youtube.com/watch?v=K3jH-f_r80E
riscuva1 kcp53000	https://www.		stable S. d	le Pablo nuel Falvo II	picoBlaz risc-v					mes Brake mes trimn		6				14.7 0. 14.7 2.	.33	2.0 560.7	X	verilog 1 B verilog 4	nolaris	y ves	N	Y 25	6 1K	Y 35	3	2	2006 2006	https://githu	o.con Verilog source included in PDF file	also VHDL version by Bikash Gogoi with identi uses state machine RTL generator
kestrel-2	kestrelcompu	ter si	stable Sam	nuel Falvo II	forth	16	5 16	kintex-	-7-3 Jan	mes Brake	f 735	6		8 17	2 ##	14.7 0.	.67	1.0 157.2	Х	Y verilog 27	M_kestre	Y yes	N	64	K 64K	20)	2	2012 2015	https://hacka	day. J1 with wishbone bus	M_j1a runs at 244MHz & 368 LUTs
s16x4a s64x7	https://github		stable Sam		forth		1 8	kintex-	-7-3 Jan	mes Brake	f 514	6	4	47	6 ##	14.7 0.	.67	1.0 620.7	X	B verilog 1 verilog 4	s16x4a	Y	N	N 64	K 64K	Y 12		+-	2012 2017		kestrel #2, byte & word data	derived from Myron Plichota's design (stream
minimips	https://openc			nuel Hangouet	RISC		, 0	kintex	-7-3 Jan	mes Brake	f 2939	1886 6	8	11	8 ##	14.7 1.	.00	1.0 40.1		verilog 4 vhdl 12		Y yes	N	N 40	5 4G		3.	2 5	2004 2018		64-bit simple Forth engine based on MIPS I	very little doc
armv2a_vlsi	https://github	.com/	/syatl/ Sam	ny Attal	arm	32		sparta	ın7 Jan	mes multi	1069	778 6				v23.2 1	.00	1.5 53.8		vhdl 21	arm_core	Y yes	N	Y 40	3 4G	Υ	2	7 3	2022		ASIC project, has vcc & vss connect	ior original ARM/Acorn, external caches
manik mocha	https://www.			deeo Dytta jay Gupta	RISC	32	32			mes needs mes missi			+	+		14.7 0. v23.2 0.		1.0 3.0	₽	vhdl 45 Y vhdl 29	manik2to	Y yes	N	41		Y 24	1	6	2002 2006	www.niktech		supports Xilinx, Altera, Actel, Lattice; broken NIIT University, course materials include full RTL
dspuva16	http://www.D			tiago de Pablo	DSP	16		kintex-	-7-3 Jan	mes Brake	f 332	329 6		31	7 ##	14.7 0.	.67	1.0 640.7		verilog 1	dspuva16	asm	N	Y 25	6 4K	40		6	2001 2004	www.1-core.	com/ 16 bit data memory, 24 bit regs	broken web link
up1232	http://www.d			tiago de Pablo	RISC			kintex-	-7-3 Jan	mes Brake	f 220	6		24	4 ##	14.7 0.	.33	3.0 122.0	Х	vhdl 3	up1232a		N	64	K 64K	Y 33	3 2 3	2	2000 2000		bare core, prog size 4K to 64K	description in source files
nova-soc	https://github			tiago Licudis tt Baker	risc	16	32	7U-3e	lan	mes no m	em init file		+	+	##	v21.2 n	67	2.0	\vdash	Y vhdl 14	soc	Yuar	N	64	K 64K	\vdash	++	7	2016 2020	nttps://www	Nova CPU + RAM + UART + Timer +	I/O Ports, Sierra Circuit Dsgn, missing hex file
pdp11-soc	https://github	.com/	/scottll Scot	tt Baker	pdp11	1 16	16	zu-3e	Jan	mes no m	em init file	6	ш	上	##	v21.2 0.	.67	3.0		Y vhdl 15	soc	Y yes	N	N 64	K 64K	70	13	8	2016 2020		PDP-11/20 CPU + RAM + UART + Ti	mer + I/O Ports, Sierra Circuit Design now open s
pdp8-soc	https://github	.com/		tt Baker	PDP8	12	2 12	zu-3e	Jan	mes no m	em init file	. 6			##	v21.2 0		2.0		Y vhdl 15	soc	Y yes		N 4				_	2016 2020		implemented for the Lattice iCE40-	hx PDP-8 CPU + RAM + UART + Timer + I/O Ports
cpu8080 tridora-cpu	https://openc	com/s		tt Moore astian Lederer	8080 stack					mes Brake		362	++	10		14.7 0. v24.2 1.		9.0 9.3 4.0 24.5	X	verilog 1 Y verilog 20	m8080 ton	Y yes	N	N 64	K 64K	Y		+	2006 2016	https://hacka	includes VGA display generator, the day 32-bit stack machine. Wirth pascal	3-bit to 16-bit instructions, some with enable
lm32	https://github	o.c ma		astien Bourdeaud	u LM32					mes includ		olem 6		Ť		v23.2 1		1.0		verilog 24	lm32-top	Y yes	Ν	Y 40	3 4G	Υ	3:		2014		cleaned up lattice micro32, see mil	
milkymist navre	https://github			astien Bourdeaud	u LM32 u AVR					mes failed mes Brake		6				14.7 O.		1.0 3.0		Y verilog 169 verilog 1									2007 2014		uses LM32, uses Spartan-6 IO milk AVR clone, part of www.milkymist.	failed in mapper
artiq	https://openc	or si s.hk/e		astien Bourdeaud astien Bourdeaud	u riscv		2 32	KINTEX-	-/-a Jan	mes Brake	1 990		++	- 20	1/ ##	14.7 0.	.33	1.0 69.0	X		sortusb_r	Y yes		40			2 3.	4 4	2010 201	https://www https://eithu	con ctrl sys 4 quantum info experiment	
legv8	https://github			inha phillbush	AA64		32													verilog 28		Y asm	N	40	3 4G	Y 10	3	2	2018 2019		single cycle & pipeline versions	course project
y80e riscv vhdl	https://openc	-		gey Belyashov gey Khabarov	Z80 risc-v		8			rgey Belya mes many		ing tun 6		+		14.7 1. 14.7 1.		1.0	1	verilog 15 Y vhdl & veril		Y yes	N	N 64	K 64K	Y	3.	,	2013 2019	hatener //either	Y80e - Z80/Z180 compatible proces con System-On-Chip based on bare Roc	iso based on Y80 from "Microprocessor Design U
hf-risc	https://openc		stable Serg	gio Johann Filho	MIPS		2 32		-7-3 Jan	mes Brake	f 1446	sing typ C		4 11		14.7 1.		1.0 79.2	Х	vhdl 9	spartan3e	_neyes	N	N 40	3 4G	Y 41	1 3		2016 2018	https://githu	o.con MIPS I subset, no multiplier	ke both rocket & river cores
erp	https://openc	or st	stable Sha	hzadjk	RISC			sparta	ın-3 Jan	mes Brake	f 366	4	1	1 7		14.7 0		1.0 63.5		verilog 1	ERPverilo	Y				15	5	6	2004 2014		two report PDFs & one Verilog file	
ae18 ae18	https://openc		beta Shar beta Shar		PIC18 PIC18			arria-2 zu-3e		mes Brake mes vivad	f 1084 g 954	501 F	1	20		q13.1 0. v21.1 0.	33	1.0 63.1	ALX	verilog 1 verilog 1	ae18_cor	e yes	N	Y 4	(1M	-		+	2003 2009	https://hacka	day. not 100% compatable	negative edge reset "clock" negative edge reset "clock"
aeMB	https://openc		beta Sha		uBlaze					mes Brake						14.7 1	.00	1.0 128.5	ALX	verilog 7	aeMB_co	Y yes	N	40	3 4G	Υ			2004 2009	THE DOLLAR THE CHARLES	not 100% compatable	negative eage reset clock
aeMB k68	https://openc		beta Shar		uBlaze 68000					mes Brake mes Brake		434 6				v21.1 1.	.00	1.0 250.8	ALX	verilog 7	aeMB_co	Y yes	N	40	3 4G	Υ	1	-	2004 2009		not 100% compatable	
dcpu16	https://openc			wn Tan wn Tan. Marcus P	e RISC					mes Brake mes Brake	f 662	6				14.7 0.		4.0 80.4		verilog 15 vhdl, v 5	dcpu16 c	Y yes	N N	N 64	K 64K	N 37			2003 2005	https://en.wi	68K binary compatible kipec for the 0X10c game	4+ addressing modes, 4 & 5-bit reg /modefiel
nnarm	ftp://ftp.gwdg		ntested She		ARM		16												Α	verilog 40	syn	Y yes	N	40	3 4G	Υ	1		2001		mentioned at https://en.wikipedia	org/wiki/Amber_(processor_core), ran afoul of A
wisc-sp13 x32	https://github			amal H Anadkat nen Woutersen	RISC		16	Lintou	7.7 los	mes missi	aa dafinaa			_	##	14.7 1	00	1.0		verilog vhdl 32	core	Y yes			K 64K			8	2007 2017	https://pdfc.	CS 552 term project : functional de ema MS thesis, byte code, needs caches	sign of a microprocessor called the WISC-SP13 uses preprocessor on VHDL
aap	https://github			on Cook	RISC					mes Brake		A		39		q18.0 0.		1.0 36.6	Α		de0_nanc	Y yes		Y 64	K 16M	Υ	6	4	2015 2016	http://www.	embe includes Altera project	4 to 64 reg, 24-bit pc, no status reg
аар	https://github	o.c st		on Cook	RISC					mes Brake		4		30		q18.0 0.		1.0 19.3	Α	verilog 7	de0 nano	Y yes		Y 64	K 16M	Υ	6		2015 2016	http://www.	mbe includes Altera project	4 to 64 reg, 24-bit pc, no status reg
a_tiny_up oms8051mini	https://www.	quora		on Moore, Frankie	RISC A 8051					mes tiny L mes Brake			1	22 12		q18.0 0.		5.0 4.4	Y	system 1 Y verilog 66	TinyComp	Y asm	N N	Y 11	V GAV	N 13	12	8	2007 2011	https://www	cl.ca from Thacker's version, Un Cambri	dge course
8051	https://openc			on Teran, Jakas	8051					mes tunre		617 6				14.7 0		4.0 5.3	ALX	verilog 32	oc8051_t	Yyes	N	64	K 64K	Y			2001 2016		8051 core includes several on-chip	peripherals, like timers and counters
8051	https://openc	or a		on Teran, Jakas	8051 RISC		8	zu-3e	Jan	mes area	1424	645 6	4	24	2 ##	v21.1 0	.33	4.0 14.0	ALX	verilog 32	oc8051_t	Y yes	N	64	K 64K	Υ	1		2001 2016		8051 core includes several on-chip	peripherals, like timers and counters
ao486_mister	https://github	com/	beta Sorg	on Zhang gelig	x86			zu-3e	lan	mes Brake	field	6	+	+	+	1	.00	1.0	А	system 24 Y system 85		Y asm Y yes		25	6 256 3 4G	Y 13	3 1	ь	2016 2017		9-bit processor: 4:1:4 op-code, R0, complete 486, SoC configuration	mister version of ao486: reworked with many
aspida	https://openc	or st	stable Soti	iriou	DLX		2 32	kintex-	-7-3 Jan	mes dated	3586	6		25		14.7 1	.00	1.0 71.7	Х	verilog 10	DLX_top	Y yes		40	3 4G				2002 2009		DLX	compiled sync version
aspida riscv kian	https://openc	or st		iriou nedrive	DLX risc-v	32	2 32	zu-2e	Jan	mes dated	xilinx pri	nitives 6	++	+	##	v20.1 1.	.00	1.0	Х	verilog 10 verilog 17	DLX_top	Y yes			3 4G	v	3.	2	2002 2009		DLX very simple riscv cpu/soc one single	compiled sync version
bobcat	accps.//giulUD	l	beta Star		DSP		5 24	kintex	-7-3 Jan	mes Brake	f 1622	6	1	10	7 ##	14.7 0.	.67	1.0 44.0	х	vhdl 30	bobcat_c	Y	N	64	K 64K		1 3	+	1998 2000		very simple macy cpu/suc one single	dead web links
lgp30	http://www.e			nley Frankel	accum	1 32	32			anle sever		1411 6		15 10		14.7 1.		3.0 9.1		Y vhdl 42	LGP-30	Y yes	N			N		3	2017		FPGA version of LGP30 drum comp	
wb4pb wb4pb	https://openc		stable Stef		picoBlaz picoBlaz		3 13			mes incom efan Fische				1 10		14.7 O.		3.0 36.2	×	Y vhdl, v 14 Y vhdl, v 14	picoblaze	_wb_uar	rt	Y	+	\vdash	++	+	2010 2013	https://en.wi	mpet software addon for picobiatesoftw	are ported to kcpsm6 are kcpsm3 only works for Spartan 3
ncore	https://openc		alpha Stef		accum		, 13	Spureu		eran Fische mes Brake		6		1 10	/L ////	14.7 0.			X	verilog 3	nCore	Wb_uar	N	128	3K 64K	16	5 1	6	2006 2018	cps.//en.Wi	This is a little-little processor core	are reported only works foll applicant a
eco32f	https://github			fan Kristiansson	RISC					mes Brake		6				14.7 1	.00	1.0 32.1	Х	verilog 12	eco32f	Y yes	N	512	M 256M	Y 61	3		2014 2014		pipelined version of the eco32 CPU	cache & mmu
or1200mp riscv rv01 co	nttps://github		stable Stef	fan Wallentowitz fano Tonello	OpenRIS risc-v					mes Brake mes Brake	f 4960 f 13997	6		8 11 62 13		14.7 1. 14.7 1.		1.0 22.4 1.0 9.3		verilog 104 vhdl 65	rv01 self	Y yes	Y N	M 40		Y	3.		2012 2012	nttps://open	isc.ic multiprocessor variant, single core all files in one directory	two self test tops
j1sc	https://github).C S	scala Stef	ffen Reith	forth	32	16													scala 11	j1	Y fortl	h N	64	K 64K	20)	t	2017 2020	https://steffe	nreit J1 reimplemented using Scala/Spin	al to generate VHDL or Verilog
atlas_2K	https://openc			phan Nolting	RISC					mes 48 LU		1108 6 1160 6				14.7 0. v21.1 0.				vhdl 19 vhdl 19		Y asm	N	Y 64	K 64K			-	2013 2015	https://www	ARM thumb like inst set ARM thumb like inst set	has MMU & full SOC features has MMU & full SOC features
atlas_2K atlas core	https://openc			phan Nolting phan Nolting	RISC					mes 40 LU ephan Nol		1091 4				14.7 O.		1.0 1/1.4										8	2013 2015	https://www	allat ARM thumb like inst set	has MMU & full SOC features has MMU & full SOC features
atlas_core	https://openc	or t	beta Step	phan Nolting	RISC	16	16	cyclon	e4 Ste	ephan Nol	2967	1364 4	1	32 9	9 ##	q18.0 0.	.80	1.0 26.7	ALX	vhdl 19	ATLAS_2	Y asm	ı N	Y 64	K 64K	M 80) :		2013 2015		ARM thumb like inst set	has MMU & full SOC features
atlas_core atlas_core	https://openc			phan Nolting	RISC			kintex- zu-3e		mes Brake mes Brake		269 6 285 6				v14.1 0. v21.1 0.		1.0 286.2 1.0 436.4	AX AX	vhdl 8 vhdl 8	ATLAS_CE	Y asm	N N	Y 64	K 64K	Y 80		8	2013 2015	https://www	ARM thumb like inst set ARM thumb like inst set	non-MMU version non-MMU version
neo430	https://openc	or a	alpha Step	phan Nolting phan Nolting	MSP43			zu-3e artiix-7		mes Brake mes chang	947	659 6	1 2	2.5 21	.5 ##	14.7 0.	.67			Y vhdl 19	neo430 t	Y ves	N	28	K 32K	7 8U	1		2013 2019	https://githu	o.con edit neo430_sysconfig.vhd to set o	
neo430	https://openc	or a	alpha Ster	phan Nolting	MSP43	0 16	16	artiix-7	7 Ste	ephan Nol	1036	1144 6	1 2	2.5 10	0 ##	v19.2 0.	.67	4.0 16.2	ALX	Y vhdl 19	neo430 t	Y yes	N	28	K 32K	Υ	1	6	2015 2024	https://githu	o.con edit neo430_sysconfig.vhd to set o	pti default config, includes true RNG
neo430 neo430	https://openc			phan Nolting phan Nolting	MSP43					ephan Nol ephan Nol		266 6 1137 4				v19.2 0. q17.1 0.	.67	4.0 29.1	ALX	Y vhdl 19 Y vhdl 19	neo430_t	Y yes	N N	28	K 32K	Y	1		2015 2024	https://githu	o.con edit neo430_sysconfig.vhd to set o	pti minimal configuration nti default config. includes true RNG
neo430	https://openc			phan Nolting	MSP43					ephan Nol		230 4				q17.1 0.	.67	4.0 34.6	ALX	Y vhdl 19	neo430_t	Y yes	N	28	K 32K	Υ	1		2015 2024	https://githu	o.con website has detailed resource u	
neo430	https://openc			phan Nolting	MSP43					ephan Nol		1923 4			0 ##		.67	4.0 0.9	ALX	Y vhdl 19	neo430_t	Y yes	N	28	K 32K	Υ	1		2015 2024	https://githu		nti default config, includes true RNG
neo430 neo430	https://openc		alpha Step alpha Step	phan Nolting phan Nolting	MSP43			ice40 virtex-		ephan Nol ephan Nol		755 4			0 ##	LR 0.		4.0 1.9 4.0 85.0	ALX	Y vhdl 19 Y vhdl 19	neo430_t	Y yes	N N	28	K 32K	Y	1		2015 2024	https://githu https://githu	 o.con website has detailed resource u o.con website has detailed resource until 	riu minimal configuration iza minimal configuration
riscv_neorv32	https://github	o.c st	stable Step	phan Nolting	risc-v	32	2 32	cyclon	e-IV Ste	ephartl fpg	1223	607 4		13	0 ##	q19.1 1.	.00	2.0 53.1	ALX	Y vhdl 25	neorv32_	Y yes	N	40	3 4G	Υ	3.	2 2	2020 2024	https://open	cores very well documented, customi	zal minimal configuration, minimal riscv
storm_core	https://openc			phan Nolting						mes Brake	f 2312	6	3	17	9 ##	14.7 1.	.00	1.0 77.4	AX	vhdl 16	core	Y yes	N	40	3 4G	Y	3.		2011 2014		Storm Core (ARM7 compatible)	I & D caches not compiled
storm_soc	nttps://openc	or t	beta Step	phan Nolting	ARM7	/ 32	2 32	kintex-	-/-3 Jan	mes Brake	f 3514	6	3	4 15	9 ##	14.7 1.	.00	1.0 45.2	Х	Y vhdl 40	storm_to	Y yes	N	40	∍ 4G	Υ	3.	2 8	2012 2015	l	STORM SoC	cache & no peripherals

	opencores or prmary link	status	author	style / clone	data sz inst s	FPGA	repor ter		ALUT E	off 3	E ran	n max	s ver	MIPS cl /inst ii	ks/ KIPS nst /LU1		src fi	le top file	g chai	i fitg of max ma	x byte t adrs	# inst	d reg	start year	last secondary web revis link	note worthy	comments
pple2fpga	http://www.cs.c		ephen A Edwards		8 8				1416					0.33	4.0 9.	.2 AX	Y vhdl 1	9 de2_top	Y yes	N Y 64K 64	K Y			2007		emulation of Apple II computer	replaced Altera PLL with stub
ple2fpga	http://www.cs.c		ephen A Edwards			zu-3e kintex-7			1238 956	706 6				0.33						N Y 64K 64	K Y	_		2007	2022	emulation of Apple II computer	replaced Altera PLL with stub
ptor16 v	https://opencor		ephen Nolting eve Haywood			6 kintex-7-			956 590	6		381	## 14.7	1 1 40	2.7 280	./ X	verilog 1	7 FluidCore	V vos		K N	+	- 8	2015	2020 https://www.all	8 data & 8 adr regs	2020 version requires registration no multiply, 8 adr modes
cv_tl-verilog	https://github.co		eve Hoover		32 32		-3 Jaines	DIAKEI	330	-	'H-	319	14.7	1.40	2.7 200.		system ve		Y VPS	N 4G 40		+	32	2020	2023 https://eithub.co		65 particpants (sub-directories), 5 day
asma h	https://opencor		eve Rhoads	MIPS	32 32		7-3 James	Brakef	2462	6	5	3 97	## 14.7	1.00	1.0 39.			2 plasma	Y yes	N 4G 40	Y		32	2001	2016 http://plasmacp	u. wide outside use, opencores page ha	
02-pico-basi	https://github.c		eve Teal	1802	8 8	zu-3e	James	area o	247	136 6	5	2 427	## v21.1	0.33 1	2.0 47.	.6 LX		6 pico_bas		N 64K 64	K Y	52	16	2016	2016 https://wiki.fort		tiny Basic in ROM, Interrupts & DMA
iisc16	https://github.co	m/Steve-St	eve Teal	accum	16 16	6 zu-3e	James	Altera n	mem	6	5		## v21.2	0.22	1.0	A	Y vhdl	9 misc_for	Y yes	N 64K 64	K N	10			2021	16-bit minimal CPU which only has a	single instruction 'mov'
isc16	https://github.co		eve Teal	accum			James		197	78 6				0.22				1 misc	Y yes		K N	10			2021 https://github.co	16-bit minimal CPU, has a single inst	
nx65	https://github.co		eve Teal		8 8		James			195 6								5 apple1			K Y			2022	2022	cycle accurate, passes Klaus Dorman	
x65	https://github.co		eve Teal		8 8		James			148 6				0.33							K Y			2022	2022	cycle accurate, passes Klaus Dorman	
umpkin	https://github.co		eve Teal			6 zu-3e						1 450		0.67						N 4K 4I		14			2020	scalable, 16-bit, 16 instruction soft C	
umpkin rocessor-core	https://github.co		eve Teal even Hua	accum RISC	22 27	6 zu-3e	James	вгакет	230	131 6	,	1 450	## VZ1.2	0.67	2.0 656.	.1	vhdl vhdl	myco	y asm	N N 46 40	,	14 24	32	2018	2020	scalable, 16-bit, 16 instruction soft C clean, simple, prob classwork	emulates Myco, forced block RAM Quartus proj, basic RISC instructions
vr hp	https://github.cc		rauch Tobias	AVR	8 16	6 kintov 7	7-3 James	2 clot l	1554	6		222	## 14.7	0.33	1.0 47.		whdl 1	.0 avr_core	omyor				22	2010	2010	hyper pipelined (eg barrel) AVR	Quartus proj, basic kisc instructions
r1200 hp	https://opencor		rauch Tobias			2 virtex-5				6		185			1.0 33.		verilog 3	9 or1200 i	r V ves	Y M 4G 40			32	2010	2012 2013 https://openrisc	ic 3 slot barrel version of OR1200	numbers from published paper
:-3	https://eithub.co		idhanshu Gupta		16 16		Strade	3 3100	3002		++-	103		2.00	1.0 33.		vhdl	J 0/1200_/		N 64K 64			8	2010	2017 https://en.wikip	ec from book: 978-0072467505 by Patt	
rtemis	https://github.co	m/solder Su	dharshan Sundaram	RISC	16 16	5 zu-3e	James	incomp	lete source	code			## v21.1	1.00	1.0		verilog	9 main tes	t Y asm	N	N	18	8	2018	2020 https://www.yo	ut simple, educational uP with decent v	i vivado project
qpic <u></u>	http://www002	stable Su	mio Morioka	PIC16	8 14	4 arria-2	James	ROM pa	arameter er	rrors A	١ .		## q13.1	0.67	1.0	A	vhdl, v	5 CQPIC	Y yes	N Y 256 4I	Y			1999	2022	LPM macros	
nit	http://www.c-ni	stable Su	ımit		16 16		n-3 James		752	4		3 100		0.67		.5 X	verilog	5 soc		N N 64K 64			15	2003	2004	RISC with several load/store modes	
r-cpu -	https://github.c	stable Su	ing Hoon Choi	AVR	8 16	6 zu-3e		Brakefie	eld	6	i i		## v21.1	0.00	1.0		vhdl 1		Y yes	N 64K 128	BK Y	7.6-	32		2019		
ne_nn			resh Devanathan	RISC	4 8	/ KIIICA /	7-3 James		723	6	<u> </u>		## 14.7			.4 X	vhdl	3 Processo	Y			27	16	2002		neural network microprocessor, spec	
ano_machine	https://github.c	stable Su		accum	16 16	kintex-7 د	7-3 James	needs	364	6	5		## 14.7	0.67		1.1	vhdl !	5 micropro	d Y	N 4K 4I			+	2005	2016 https://en.wikip	ec course project, bidir mem data	for XC9572 CPLD, large # of latches
yrisc1	https://github.cl		isam Pal Isumu Mashimo	RISC	8 8 32 32	2 7000	C,	nu Mash	20166	+-	++-	00	-	1.00		A 2	system ve	5 micropro	V	N Y 256 25		16	32	2005	2016 https://en.wikip	ec one of several implementations RISC-V out-of-order superscalar proc	AKA Mano Machine, LPM macros
CV_rsu	https://www.es	roprietar Sy		ARC	32 16	2 zynq 6 proprieta		u ividSi	-0100	+	+	90	+		1.0 3.		proprieta		y unc	4G 4G		+	34	+	https://www.es	o several families each with options	for ASIC use, FPGA versions avail
ght bit uc		stable Sy			8 12	2 kintex-7	/-3 James	signal/v	ariable mix	cup 6	; 	+ +	14.7			+		0 eight_bit	uc		Y	+	32	2000	2000	part of Amplify documentation	Sic use, it on versions avail
cv_scr1	https://github.co		ntacore		32 32		James			A			## q18.0			+	system 4	7 scr1_top	Y yes		Y	\neg	32	2017	2018 http://syntacore	.com	
cv_scr1	https://github.co		ntacore		32 32		1						1				system 4	7 scr1 core			Y		32	2017	2021 http://syntacore	.com	
p2011	http://pdp2011.		tse van Slooten		16 16		7-3 James			6	1		## 14.7		2.0 13.	.6 AX	Y vhdl	3 сри	Y yes	Y N 64K 64		70 13		2008	2019 http://pdp2011.	sy SoC, build files for A&X boards	complete impl including orig IO devi
awn			datoshi Ishii		8 8		_e James			6				0.33			vhdl	2 prawn	Y yes		Y	Ţ		1992		reduced version of parwan from VHD	L: Analysis and Modeling of Digital Sy
cc	https://opencor	stable Ta			32 32	2 kintex-7-				6				1.00	1.0	AX	verilog 1	.0 yacc2	Y yes	N 4G 40	Y			2005	2009	derived from, but independent of pla	YACC Yet Another CPU CPU
st1032	https://github.c		kahiro Ito	RISC	32 32		James			A			## q18.0		1.0 9.	.1	system 5	0 mist32e1	Q Y	4G 40		_	64	\vdash	2014	mist32 uP: embedded version	
st1032	https://github.c	errors Ta		RISC		2 arria_2	James	altera n	nem	A			## q18.0			A	verilog 8	7 mist1032	sa		Y	+	64	\vdash	2014	mist32 uP: out of order version	missing cache_ram_16entry_512bit
st1032	https://github.c	errors Ta		RISC	32 32	2 cyclone-	-1 James	altera	941	4	4 13	2 227	## q18.0			.0	verilog 1	00 mist1032	isa	N 4G 40			64 32	2009	2015	mist32 uP: inorder version	high pin count
cv wolv-z7	https://opencor		mar Kranenburg ner Öksüz	uBlaze	32 32	2 kintex-7-	-3 James	Braket	941	ь	'	2 22/	## 14./	1.00	1.0 240.	.9 AX	system 4	8 core_wb		Y 4G 40		86	32	2009	2017 2022 https://eithub.e	not all instructions implemented	moved everything to work library branch target address cache with bi
LM-PoC	https://github.co		numa Hideki		32 5		+	 		+	+	+	_				verilog		Y yes	4G 4G		32	32		2023 IIII 100.0	unusual accumulator ISA: ways to ch	
th kf532	https://github.co	stable Ta			32 6		7-3 James	no *.ci	1719	6	4 .	4 172	## 14.7	1.00	1.0 100		vhdl		N	N Y 1K 16	_	32	++-	2013	2013	no trace of source code on web	ange meaning or 32-bit operand
151		stable Te				artix-7-3			312	6	1 7	2 180	24.7						Yves	N N 64K 64		_		2016	2021 https://eithub.co	micro-coded	
165	http://www.mic	stable Te	d Fried	6502	8 8	atrix-7-3	3 Ted Fri	ried	252	6	5	2 196	## 14.7					1 mcl65	Y yes	N N 64K 64	K Y			2017	2021 https://github.co	microcoded, cycle exact	excellent micro-coding LUT coun
165	http://www.mic	stable Te	d Fried	6502	8 8	kintex-7	7-3 James	inserte	326	6							verilog	1 mcl65	Y yes	N N 64K 64	K Y			2017			excellent micro-coding LUT coun
186	https://github.c	stable Te	d Fried		16 8	kintex-7	7-3 Ted Fri	ried	308	6	j .	4 180		0.67 2	0.0 19.	.6 X	verilog	3 EU	Y yes	N N 1M 1M	ΛY			2016	2021 http://www.em		ning@100MHz
ensa H	https://ip.caden		nsilica/cadence	RISC	16 16,2	2 propriet	ary										proprieta	ry		4G 40	,		32 5,7		ch 8, Processor I		ASIC usage, TIE tool generates RTL &
oenc H	https://github.co		Head Semiconducto	risc-v	32 32	2	\perp										verilog		Y yes	N 4G 40		_	32		2021 https://www.cn		906-and-c910, docs in Chinese, many
vh I	https://github.co		ieo Hussey	forth	32 16	ذ	_	-		_	+	\perp				A	vhdl !	5 j1vh	Y forth	N 64K 64		20			2019	VHDL clone of J1 forth CPU	altera block RAM
on l	https://github.co		eodoulos Liontakis	RISC	16	+	+	\vdash		-	++-	+		-		A	Y vhdl	7 lionsyste	Y yes	N 64K 64 N 64K 64		-	8	2015	2023 https://hackada	custom gaming CPU, mem segments	software in C#, has BASIC
on H	https://github.co		eodoulos Liontakis eodoulos Liontakis	RISC	16	+	+	\vdash	-	-	++-	+ +	+	+	_	A	Y whall	/ lionsyste	Y yes	N 1M 1M	K Y	+	8	2015	2023 http://users.scn	g custom gaming CPU, mem segments g custom gaming CPU. Altera BDF files	new directory, same RTL, Mister pro
vex	https://github.co		iis van As		32 ###	## kintex-7	7-3 James	hynasi	1660	6		1 233	## 14.7	1.00	1.0 140	1	vhdl 2	6 system	V vos	N IIVI II		73	32 4	2005		1, 2 or 4 issue VLIW, uses HP VEX too	
e risc8	https://web.arcl		iomas Coonan			4 kintex-7				118 6				0.33			verilog		Y yes		(Y			2002		nive.org/web/20120309123835/http://	www.mindspring.com/~tcoonan/inde
ic5	http://www.ent	roprietar Th	iomas Entner	forth	9 8	cyclone-	-4 entner	r-electr	110	4	opt	60		0.42	1.0 229.		proprieta			512 1			3-4	2005	2011	25 MIPS: ERIC5xs, ERIC5Q	
cv_bonfire	https://github.c	rado proje Th	omas Hornschuh	risc-v	32 32	2 kintex-7	7 James	Brakefie	eld	6	5		## 14.7	1.00	1.0		vhdl	bonfire_c	Y yes		S Y		32		2018 http://bonfirecp	u. vivado project, based on lxp32	comingled lxp32 & RISCv; poorly org
t_fpga	https://github.c		iomas Skibo		8 8		7-3 James			6	5			0.33		.0 X	verilog	1 cpu6502	Y yes	N N 64K 64				2007	2011 https://github.co	on for Commodore PET	
uarius <u>F</u>	https://opencor		orn Aitch	SuperH-2			7-3 James		4071	6	2 1		## 14.7				verilog 2	1 top		N 4G 40				2003	2015 http://0pf.org/j-	cc clone of Hitachi SH-2	project seems to have stalled
uarius	https://opencor	stable Th			2 32 16		James		3563 1					1.00		.2 ALX	verilog 2	1 top	Y yes	N 4G 40		_		2003	2015 http://0pf.org/j-	cc clone of Hitachi SH-2	project seems to have stalled
pu <u>l</u>	https://opencor	stable Tir			8 8		1-6 James			30 6		384	## 14.7	0.08	1.0 749.	.0 X	vhdl	1 tb02cpu2	Yasm		Y			2007	2018 https://github.co	MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst
fc E	https://github.c		m Wawrzynczak	forth RISC	16 18		7-3 James		617 1369	6							vhdl 2			N Y 8K 8I		26 47		2040	2014	simple SIMD processor in Verilog	influenced by J1, F16 & C18
sic-simd-up	https://oponess		ngyuan Liang bias Gubener		16 18	р	7-3 James		2331	259 6	+		## v23.2				verilog :	5 cputop	t V vac	N Y 1K 1		4/	16	2018	2012	TG68 - execute 68000 Code	compiled via Cadence to ASIC layou for use with Minimig
i8kc	https://opencor		bias Gubener			6 kintex-7-				16	+	44	14./	0.67						N N 4G 40		+	16	2007	2021	68020 ISA (68000, 68010 & 68020 ch	
rtex_m3	http://www.clos		bias Strauch		32 16		- Jannes	Siakelle	-10	-	+	+		0.07	4.0		proprieta		1 yes		+++	+		2013	cortex M3 data	sh claims to be mature	various academic papers, several pr
_coonan		alpha To		/ uuvi	JL 10	4 kintex-7-	7-3 James	Brakef	328	6	;	1 165	## 14.7	0.33	1.0 166.		verilog	7 piccou	Y yes	N Y 256 4I	C Y	\neg	+~+	1999	wis data		risc8 by Tom Coonan also a PIC uP
:8	https://web.arcl	stable To		PIC16			7-3 James		355	6	<u> </u>		## 14.7				verilog	В сри		N Y 256 21	Y			1999	1999 https://github.co	on excellent HTML doc	directory contains derivative design
2000 F	http://www.mp		m Hand		16 16						\Box						proprieta	ry			\perp	工厂				Harris Corp., FPGA version at MPEfor	descendent of the Novix NC4016
v_rv32soc	https://github.co		m verbeure	riscv	32 32		3 James			843 4	4		## 14.7				verilog 1	8 top	Y yes	N 4G 40	Y	\perp	32	\Box	2018 https://tomverb	et vexriscv in verilog, VexRiscV CPU - A	near infinite amount of configuration
cv_urv-core	https://github.c		masz Włostowski			2 kintex-7-					+			1.00			verilog		Y yes	N 4G 40	Y		32	2015		1	l
gammix	nttps://github.c	stable To				2 arria-2				A			## q13.1		4.0 3.		system		Y yes	Y Y 16Q 16		256	288	2006		clone of Knuth's MMIX	micro-coded
i l	https://github.c	stable To	mmy Thorn		32 32 32 32		7-3 James	braket.	3010	6	1 1	100	m# 14.7	1.00			Y verilog		V	N N 4G 40		+		2004	2008	subset of MIPS R3000 rewritten for perfomance	+
rvi	https://github.c		mmy Thorn		32 32		7-3 James	Brakef	2152	6	+		## 1/1 7	1.00		AL 3 Y	verilog 1	varvi co	y yes	N N 4G 40	_	+	32 8	-	2016	no multiply or divide	simple implementation of RISC-V
ton 8051	www.cs.ucr.edu	stable To			8 8				2725 1	350 6				0.33						N N 64K 64	-	+	1 3	1999	2003 https://ics.uci.ed	tu ASIC	
51	https://github.c	stable To			8 8		7-3 James		2690 1					0.33				9 i8051_all	Y VPS		K Y	+	+	1999	2016 https://github.co	on author has book & course	Embedded System Design: A Unifie
51 F	https://github.o	stable To	ny Givargis		8 8				1960 1					0.33	4.0 2	.0 X	vhdl	9 i8051 all	Y ves	N 64K 64		\neg	+	1999	2016 https://ics.uci.er	u author has book & course	Embedded System Design: A Unified
	http://www.mo		yoaki Sagawa	RISC	32 32	2 kintex-7	7-3 James		1604	6	5 _		## 14.7			.9 X	vhdl 1	3 cpu01		Y 4G 40			32	2000	2000	dead weblink	high number of DFF
ruri_cpu	https://github.co		ammell Hudson		8 16						ш					L	verilog	6 risc8-soc	Y yes		K Y	┸		2020	2021	mostly compatible with the AVR inst	
8softcore			uyoshi Hasegawa	6801			n-6 James		1412	6			## 14.7		4.0 1.	.8 X	verilog	6 HD63701	_CORE	N N 64K 64		工		2014		Used in Atari game console, 6801 clo	
8softcore	https://opencor	alpha Tv	ler Pohl		8 8		7-3 James	Brakef	1483	6	ıΤ	189	## 14.7	0.33	3.0 14.	.0 X		5 top_de1			K Y			2010	2012	Microprocessor targeting embedded	
c8softcore 63701 Dcontrol			C Berkeley		32 32		\bot	$\vdash \vdash$			+	\perp		$\perp \perp$	_	\perp	scala		Y yes		Y	45	32	\sqcup	https://boom-co	Berkeley Out-of-Order RISC-V Proces	sor
28softcore 1 63701 1 Ocontrol 1 cv_boom 1	https://github.co	m/riscv-t UC			32 32		\perp	\vdash			+	\perp		$\perp \perp$	_	1	scala				Y		32			1, 2, 3 and 5 stage pipe versions	1
:8softcore 1 63701 1 Ocontrol 1 :v_boom 1 :v_sodor 1	https://github.co	m/riscv-t UC scala UC	Berkeley				1 '	1			+	1	_				scala			N 4G 40	5 Y		32	2015	2017	not maintained & not conformant	1
c8softcore	https://github.co	scala UC	Berkeley	risc-v	32 32		-											3 vscale co	re I	I N I I				1			
yuri_cpu	https://github.co	scala UC scala UC stable UC	Berkeley Berkeley	risc-v risc-v	32 32	2 kintex-7-	7-3 James		3072	6			## 14.7		1.0 41.	.2 X					+ +		32	2016	2017	risc-v RV32IM vscale processor, depr	depreciated: not up to date (risc-v)
Bsoftcore 163701	https://github.co	scala UC scala UC stable UC stable UC	Berkeley Berkeley do Moeller	risc-v risc-v 32032		2 kintex-7-	7-3 James	Brakef	10167	6		6 83	## 14.7	1.00	1.0 8.	.2 AX	verilog 1	8 example	Y yes	Y Y 4G 40		200		2009	2017 2019 http://cpu-ns32	risc-v RV32IM vscale processor, depr	
c8softcore	https://github.co	scala UC scala UC scala UC stable UC stable UC stable UL	Berkeley Berkeley do Moeller rich Riedel	risc-v risc-v 32032 6805	32 32 32 8 8 8	2 kintex-7- 8 kintex-7- 8 kintex-7-	7-3 James 7-3 James	Brakef Brakef	10167 1112	6	19 1	6 83	## 14.7 ## 14.7	1.00	1.0 8. 4.0 22.	.2 AX	verilog 1	8 example 1 6805	Y yes	Y Y 4G 40	K Y	200		2009	2017 2019 http://cpu-ns32 2009	risc-v RV32IM vscale processor, depr	21.97 VAX Mips at 50MHz (Cyclone
288 oftcore	https://github.co	scala UC scala UC scala UC stable UC stable UI stable UI stable UI	Berkeley Berkeley do Moeller rich Riedel	risc-v risc-v 32032 6805 6805	32 32 32 8 8 8 8 8	kintex-7- kintex-7- kintex-7- zu-3e	7-3 James 7-3 James James	Brakef Brakef vivado	10167 1112 1106		19 1	6 83 300 485	## 14.7 ## 14.7 ## v21.1	1.00 0.33 0.33	1.0 8. 4.0 22. 4.0 36.	.2 AX .2 X .2 X	verilog 1 vhdl vhdl	8 example 1 6805 1 6805	Y yes yes yes	Y Y 4G 40 N N 64K 64 N N 64K 64	K Y	200		2009 2007 2007	2017 2019 http://cpu-ns32 2009 2009	risc-v RV32IM vscale processor, depr c.net/	
### 1880 1880	https://github.co	scala UC scala UC scala UC stable UC stable UC stable UI stable UI stable UI	Berkeley Berkeley do Moeller rich Riedel rich Riedel	risc-v risc-v 32032 6805 6805 6808	32 32 32 8 8 8 8 8 8 8	kintex-7- kintex-7- kintex-7- zu-3e kintex-7- kintex-7-	7-3 James 7-3 James James 7-3 James	Brakef Brakef vivado Brakef	10167 1112 1106 2290	6 6 117 6	i 19 1	6 83 300 485 101	## 14.7 ## 14.7 ## v21.1	1.00 0.33 0.33 0.33	1.0 8. 4.0 22. 4.0 36. 4.0 3.	2 AX 2 X 2 X 6 X	verilog 1 vhdl vhdl vhdl	8 example 1 6805 1 6805 1 x68ur08	Y yes yes yes yes	Y Y 4G 40 N N 64K 64 N N 64K 64 N N 64K 64	K Y K Y	200		2009 2 2007 2 2007 2	2017 2019 http://cpu-ns32 2009 2009 2009	risc-v RV32IM vscale processor, depr c.net/	21.97 VAX Mips at 50MHz (Cyclone 68c05 & 68c08 very different Fmax
288 oftcore	https://github.co	m/riscv-t UC scala UC scala UC scala UC stable UC stable UC stable UI stable UI stable UI stable UI stable UI	Berkeley Berkeley do Moeller rich Riedel rich Riedel	risc-v risc-v 32032 6805 6805 6808	32 32 32 8 8 8 8 8 8 8 8 8	kintex-7- kintex-7- kintex-7- zu-3e kintex-7- kintex-7- zu-3e	7-3 James 7-3 James James 7-3 James	Brakef Brakef vivado Brakef vivado	10167 1112 1106 2290	6	i 19 1	6 83 300 485 101 164	## 14.7 ## 14.7 ## v21.1	1.00 0.33 0.33 0.33 0.33	1.0 8. 4.0 22. 4.0 36. 4.0 3.	2 AX 2 X 2 X 6 X 2 X	verilog 1 vhdl vhdl vhdl	8 example 1 6805 1 6805 1 x68ur08 1 x68ur08	Y yes yes yes yes	Y Y 4G 40 N N 64K 64 N N 64K 64 N N 64K 64	K Y K Y K Y	14		2009 2007 2007	2017 2019 http://cpu-ns32 2009 2009 2009 2009 2007	risc-v RV32IM vscale processor, depr c.net/	21.97 VAX Mips at 50MHz (Cyclone
28softcore 63701 1	https://github.co https://github.co https://github.co https://github.co https://opencor https://opencor https://opencor https://opencor https://opencor	m/riscv-t UC scala UC scala UC scala UC stable UC stable UC stable UI stable UI stable UI stable UI stable UI	Berkeley Berkeley Jo Moeller rich Riedel rich Riedel rich Riedel rich Riedel	risc-v risc-v 32032 6805 6805 6808 6808 RISC	32 32 32 8 8 8 8 8 8 8 8 8	kintex-7-	7-3 James 7-3 James James 7-3 James James 7-3 James	Brakef Brakef vivado Brakef vivado Brakef	10167 1112 1106 2290 1875	6 6 117 6 6 128 6	5 19 10 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	6 83 300 485 101 164 189	## 14.7 ## 14.7 ## v21.1 ## 14.7 ## v21.1	1.00 0.33 0.33 0.33 0.33	1.0 8. 4.0 22. 4.0 36. 4.0 3. 4.0 7. 2.0 107.	2 AX 2 X 2 X 6 X 2 X	verilog 1 vhdl vhdl vhdl vhdl	8 example 1 6805 1 6805 1 x68ur08 1 x68ur08	Y yes yes yes yes	Y Y 4G 40 N N 64K 64 N N 64K 64 N N 64K 64 N N 64K 64	K Y K Y K Y K Y K			2009 2007 2007 2007 2007	2007	k.net/	21.97 VAX Mips at 50MHz (Cyclone 68c05 & 68c08 very different Fmax 68c05 & 68c08 very different Fmax
8softcore	https://github.co https://github.co https://github.co https://github.co https://opencor https://opencor https://opencor https://opencor https://opencor	scala UC scala UC scala UC stable UC stable UC stable UI	Berkeley Berkeley Jo Moeller rich Riedel rich Riedel rich Riedel rich Riedel	risc-v risc-v 32032 6805 6805 6808 6808 RISC accum	32 32 32 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	2 kintex-7- 8 kintex-7- 8 kintex-7- 8 zu-3e 8 kintex-7- 8 zu-3e 2 kintex-7- 8 arria-2 2 kintex-7- 2 kintex-7-	7-3 James 7-3 James James 7-3 James James James James	Brakef Brakef Vivado Brakef Vivado Brakef I needs a	10167 1112 1106 2290 1875 874	6 6 117 6 6 128 6 6	5 19 10 5 19 10 5 19 10	6 83 300 485 101 164 189	## 14.7 ## 14.7 ## v21.1 ## 14.7 ## v21.1 ## 14.7	1.00 0.33 0.33 0.33 0.33 0.33	1.0 8. 4.0 22. 4.0 36. 4.0 3. 4.0 7. 2.0 107.	2 AX 2 X 2 X 6 X 2 X 9 X	verilog 1 vhdl vhdl vhdl vhdl vhdl vhdl ahdl	8 example 1 6805 1 6805 1 x68ur08 1 x68ur08 6 tinyx	yes yes yes yes yes	Y Y 4G 40 N N 64K 64 N N 64K 64 N N 64K 64 N N 64K 64 N N 64K 64	K Y K Y K Y K Y K Y K Y K Y K Y K Y K Y		24 3	2009 2007 2007 2007 2007 2004	2007 2009	data size from 32 to 64 bits	21.97 VAX Mips at 50MHz (Cyclone 68c05 & 68c08 very different Fmax 68c05 & 68c08 very different Fmax

_uP_all_soft	opencores or	status	author	style /	ata sz st sz	FPGA	repor com	LUTS	Dff 5	st blk	F a	tool MII		KIPS /LUT	ven o	src file	top file	tool G chai	fitg 3	max max	byte to	adr #	pip e	start last	secondary web	note worthy	comments
riscv_uriscv	https://eithub.c	com/ultrae	ultra embedded	risc-v	32 32	2	ter end	ALUT		E ioiii	mux c	1.	00 2.0	,,,,,	401	verilog 7	riscy core	Y ves		4G 4G		32	lon	2021	https://opencore	Simple, small, multi-cycle 32-bit RIS	C-V CPU implementation
hpc-16	https://openco	r beta	Umair Siddigui	RISC	16 16	6 kintex-7	-3 James Brake	f 871	6		152 ##	14.7 0.	67 1.0	116.6		vhdl 20		Y asm				16		2005 2015	nteps.// opencore.	Simple, small, mater eyele SE bit itis	V CI O Implementation
sweet32	https://openco	alpha	Valentin Angelovski	MIPS	32 16		-3 James Brake	f 1050	6	1	142 ##	14.7 1.		135.1			Sweet32_	Y yes	N 1	N 4G 4G	Y 26	16		2014 2015		targets MACHXO2, no RAM	
sweet32	https://openco		Valentin Angelovski	MIPS			-3 James Brake	f 1797	6	1 2		14.7 1.								N 4G 4G				2014 2015		targets MACHXO2, DDR RAM	clock divider to Sweet32_v1_core
sweet32	https://openco	alpha	Valentin Angelovski	MIPS			-3 James Brake		6	1		14.7 1.	00 1.0	98.8	X B	vhdl 2	Sweet32_	Y yes	N I	N 4G 4G	Y 26	16		2014 2015		targets MACHXO2, no RAM	h
v65c816 v65c816	https://github.o	com/RyuKo	Valerio Venturi	6502 6502			N Valerio Vent	u 1693	4		25	0.	33 3.0	1.6	A	vhdl 26	v6502	Y yes	N I	N 64K 64K	Y			2011 2023 2011 2023	https://opencore		https://www.youtube.com/watch?v=K3jH-
fpag4_risc16_3	https://github.c	g errors	Van Loi Le	RISC	16 16	cyclone-	-3 James deger	nerate des	ign 6		25 ##				A	verilog 15	Risc 16 h	y yes	N Y	N 64K 64K Y 64K 64K	13	4 16		2011 2023	https://opencore	similar to mips16 16 1cycl	https://www.youtube.com/watch?v=K3jH- incomplete Risc 16 bit module
fpga4_8bit_up	http://www.fps		Van Loi Le	accum			-3 James Brake			1		14.7 0.		85.3	Х	vhdl 9	computer	ome		96 128				2016 2016	book: LaMeres In		16 input & 16 output ports fill out 256 byte ac
fpga4_mips_5	http://www.fpg	errors	Van Loi Le	MIPS	32 32		-3 James deger				##)		verilog		Y yes	1 N	N 4G 4G	Υ	32		2017 2017		educational, full pipelined MIPS	incomplete
fpga4_mips16	http://www.fpg	g stable	Van Loi Le	RISC	16 16	6 kintex-7	-3 James Brake		6		200 ##			363.1	Х	verilog 8				65K 65K	13	8		2017 2017		educational, no block RAM inferred	same prog & data mem and alu as mips16_16
fpga4_mips16	http://www.fpg	g stable	Van Loi Le	RISC	16 16		-3 James Brake					14.7 0.		405.0	Х	vhdl 8			N	65K 65K	8	8		2017 2017		educational, no block RAM inferred	
fpga4_up8_12 complete 8bit	http://www.fpg	errors u stable		accum	8 12		-3 James deger		ign 6	_		14.7 O. 14.7 O.				verilog 7			N N	96 128				2016 2016		educational, simplified PIC12	incomplete
v8cpu	https://www.qi	com/vserg	Van-Lei Le Vanya Sergeev	risc	8 16		-3 James modi	fi 208		1	260 ##	14.7 0.	33 3.0	137.5		vhdl 6 verilog 3				96 128 Y 64K 64K		16		2016		simple(educational) multi-cycle von	memory_unit uses block RAM, IO ports prune Neumann architecture 8-bit CPU written in ~440
riscy briscy	https://ascslab.	.org/resea	various	risc-v	32 32	-										VCIIIOS J	vocpu			4G 4G				2018 2020	https://opencore	six implementiations of risc-v	Boston Un, Course work
riscv_orca	https://github.o	o beta	VectorBlox	risc-v	32 32	2 stratix-5	vectorblox	1082	А			14.7 0.		221.0	Α	vhdl 13	orca	Y yes	N	4G 4G	Υ	32		2016		*, /, fltg-pt all optional	RV32IM
mxp	http://vectorble	stable	VectorBlox Computing	vect	8		7 vectorblox	39856		64 81	175 ##	v17.2 1.	00 0.1	35.1		proprietary		Υ						2012 2017	http://www.ece.u	MXP Matrix Processor is a scalable s	o LUT count for 8 lanes with custom inst
cpu-16-bit	https://github.o	com/Vedai	Vedang Asgaonkar	risc	16 16		7 James 8 late		195 6	_		v23.2 0.			X	vhdl 5		Y	N	64K 64K 4G 4G		8		2022		Id/st multiple & predication insts	trimming of inst reg
complete-arm- complete-arm-	https://github.c	com/vedal	Vedant Raval Vedant Raval	arm arm	32 34	2 spartan	7 James single 7 James multi	cycle #1	6	_		v23.2 1.			X	vhdl 33 vhdl 33	multi_cycl				Y 90	16 16		2021		Single-cycle & multi-cycle ARM uP Single-cycle & multi-cycle ARM uP	wants distributed ROM & RAM? missing memory IP
complete-arm-	https://github.o	com/Veda	Vedant Raval	arm	32 32		7 James multi		6			v23.2 1.			x	vhdl 33	multi cvcl	Y ves	N	4G 4G	Y 80	16		2021		Single-cycle & multi-cycle ARM uP	missing memory IP
cpu_basic	https://github.c	com/vhdlf/	vhdlf	x86	32 8		4 vhdlf	3558	715 4	4		q19.1			Α	vhdl 7	top	Υ	N	64K 64K	Y 26	16		2020		32-bit CPU with x86 inst. format	readme has screen shots, very readable RTL
qrisc32	https://openco		Viacheslav	RISC			James Brake	f 3075	A	4	144 ##	q13.1 1.	00 1.0	46.9	Α	system 8	qrisc32	Y yes	N	4G 4G	Υ	32		2010 2011		qrisc32 wishbone compatible risc co	
single-cyc-cpu	https://github.c	o mature	Victor A Pajaro	MIPS	32 32			1			\Box			↓	A	vhdl 30	AlvarezPa	aro_singl	N	4G 4G	Υ	32		2019		nice schematic and clear description	
r8-core	nttps://github.o	com/vctro	Victor O. Costa	RISC	16 16		+	+	\vdash	\vdash	\vdash	\vdash	-	\vdash	Y	vhdl 14				64K 64K	N 35	16		2019		university project, doc in portuguese	
mips_sc_rubio 16bit verilog	https://www.eco	com/vorsh	Victor P. Rubio Vinay Prabhu	accum	32 32	6 artix-7	James verilo	g error	F	\vdash		v23.2 1.	00 2 0	+ +	A	vndl verilog 17	mips_sc	Y yes	N Y	4G 4G Y 2K	N 16	3		2004 2004		MIPS RISC Processor for Comp Arch educational, distinct from previous 1	Ed, 2004, single cycle, RTL in PDF
16bit_vhdl	https://github.c	com/vprab	Vinay Prabhu	accum			James incon		t map 6			v23.2 1.			-	vhdl 16		+		Y 64K 64K				2019		educational	did both VHDL & verilog, different ISAs
tisc	https://openco	r beta	Vincent Crabtree	accum	8 8	kintex-7	-3 James Brake	f 195				14.7 0.		147.1	Х	vhdl 1	TISC	ш	N	256 1K	Υ	2		2009 2009		Tiny Instruction Set Computer	minimal accumulator machine
mark_ii	https://github.o	com/Vladis	Vladislav Mlejnecký	RISC	32 32			te net								vhdl 24		Y yes		16M 16M		16		2017 2018		system on chip written in VHDL	custom PCB with MAX10
whitebeard	https://github.o	com/Mega	Vuk Đorđević	risc		6 cyclone-		_	$ \Box$	\Box	\vdash			_	Α	vhdl	сри	4	N	64K 64K	Y 20	2 8	-	2022 2023		simple risc, shift ops, schematic cap	
ztapchip	https://github.o	c stable	Vuony Nguyen	MIPS	32 32	2 cyclones	James Brake	f 31331	A	43 578		q18.0 1.					ztachip	_	\vdash	+		\vdash		2015 2015		multi-core with MIPS master	files no longer available, was under developme
ztapchip w11	https://github.c	stable	Vuony Nguyen	PDP11		_	7 Iamas Braka	f 1760	6	1 1	-	q18.0 1. 14.7 0.				vhdl 53		V	N 1	N 4M 4M	V 70	12 0		2015 2022 2010 2023	https://gith.ub.co.	vexriscv uP, AXI crossbar Boots UNIX, has MMU & cache, retr	Intel & Xilinx support, runs tensor flow
legv8	https://opencol		Walter Mueller Warren Seto	AA64	16 16		-3 James Brake		6	1 1	147 ##	14.7 0.				verilog 2		Y yes		4G 4G		13 8		2010 2023	https://github.com	coursework, limited ISA, 3 versions	single cycle, inst: LDUR, STUR, ADD, SUB, ORR,
legv8	https://github.c		Warren Seto	AA64			-3 James Brake		280 6	2		14.7 1			X B	verilog 2	arm_cpu	Y ves	N	4G 4G	Y 9	32		2018 2019		coursework, limited ISA, 3 versions	
legv8	https://github.o	o stable	Warren Seto	AA64	64 32	2 kintex-7	-3 James Brake	f 884	6	2	137 ##	14.7 1.	00 1.0	155.0	X B	verilog 2	arm cpu	Y yes	N	4G 4G	Y 9	32		2018 2019		coursework, limited ISA, 3 versions	inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, E
ucode_cpu	http://minnie.ti	stable	Warren Toomey	RISC	16 16		James 4K LL			1 1		14.7 0.				vhdl 16		,	1 N	N 64K 64K	N	16		2012 2015		, , , , , , , , , , , , , , , , , , , ,	originally schematic based (Logisim)
gameboy	https://github.o		Wenting Zhang	accum	8 8	3										verilog 23		Υ	N					2021 2022	https://gekkio.fi/	directory structure diagram	lists sources, https://github.com/nightslide7/0
verilogboy	https://hackada	alpha	Wenting Zhang	risc-v		zu-3e	James Brake	f 872			00	v21.1 1.	0.0		Х	verilog 36		. 100		N 64K 64K	-			2019	https://github.com	Game Boy in Verilog, both CPU (SM8	
verilogboy	https://hackada		Wenting Zhang	SM83 RISC	8 8	zu-3e	James Brake	f 2415 s 8540	1601 6	4	238 ##	v21.1 0. q15.0 1.			X Y	verilog 22	boy	Y yes	N I	N 64K 64K	Υ	32		2019	https://github.com	Game Boy in Verilog, both CPU (SM8	also https://github.com/neildryan/GBA
riscv swerv	https://github.o	stable	Wesley W. Terpstra Western Digital	risc-v	32 32	2 cyclone-	5 Wesle large Weste high I	30128	A 6	4 62	100	q15.0 1.			A	vhdl system 45	veer_wrap	V voc	N	4G 4G	v	32		2013 2016	https://blog.wort	An Out-of-Order Superscalar Soft CP 9 stage pipe, dual issue	U tested, incomplete risc-v SoC for fpga, riscv swerv eh1 fpga now
ucore	https://openco	r stable	Whitewill	MIPS	32 32		-3 James Brake					14.7 1.			х	verilog 25	ucore	Y ves	N	4G 4G	Y	32		2005 2010	ittps://biog.west	MMU & caches	113C-V 3OC 101 1pga, 113CV_3WelV_eli1_1pga llow
socz80	http://sowerbu		Will Sowerbutts	Z80	8 8		6 James const		6			14.7 0.			Х	vhdl 25	top_level	Y yes	1 N	N 64K 64K	Υ			2013 2014		based on Daniel Wallner's T80, for P	apillio Pro board
cosmacELF	https://hackada		Winston Lowe	1802	8 8							0.			Х	scala 8	toplevel	Y asm	N I	N 64K 64K	Y 100	16		2020	https://hackaday	AKA COSMAC ELF of 1976	instructions on using Scala
suska-III	http://www.ex	p beta	Wolfgang Forster	68000	16 16	O UITIU L	James Brake	f 7388	A			q13.1 0.		1.3	Α	vhdl 11		Y yes	N 1	N 4G 4G	Υ	16		2003 2013		for use as an Atari ST	
lemberg marca	https://github.c		Wolfgang Puffitsch	VLIW	16 16		4 James Brake James Brake	f 37459 f 1763	4 A	23 37		q13.1 1. q13.1 0.			A	vhdl 57 vhdl 40		Y yes	N N	4G 2M 8K 16K	γ 75	32 16		2011 2007 2009	http://www2.imr	r upto 4 inst/clock serial multiply & divide	LPM mem & floating point clks/inst is approx
hack	https://openco	com/witha	Wolfgang Puffitsch Wu Han	accum	16 16	6 dilid-2	Wu Han		152 4		13/ ##					verilog 22		V asm	N Y	Y 32K 32K	N 18			2007 2009	httns://www.nan	CPU used to run Tetris	book: Elements of Computing Systems
ben_eater_up	https://github.o	com/JetSta	XarkLabs	accum	8 8	3						-				vhdl 38	computer	Y asm	N	256 16	Y			2015 2019	https://eater.net	Ben Eater's 8-bit breadboard compu	ter
classic_mips	https://github.o	com/Kazav	Xavier Yuhan Liu	mips	32 32	2 artix-7	Xavier some		1289 6			v2017 1.				verilog 30		Y yes	N	4G 4G	Υ	32	5	2017 2024		Minisys-1 ISA, pipelined and non-pip	
or1k_soc	https://openco		Xianfeng Zeng	OpenRISC			James synta		6			q18.0 1.				verilog 194				4G 4G		32		2009 2010	https://openrisc.i	SoC using OpenRISC 1200	huge tar file
microblaze microblaze	https://www.xi https://www.xi	proprieta		uBlaze uBlaze	32 32	2 kintex-7 2 virtex ul		546 563		_	320 682 ##	1.				proprietary				Y 4G 4G				2002	https://op.udling	MicroBlaze MCS, smallest configurate	tit 70 configuration options, MMU optional tit 70 configuration options, MMU optional
microblaze-v	https://www.ai	md.com/e	Xilinx	riscv	32 32		Ilt Xilinx ucont		1136 6			v24.1 1		193.5	X	proprietary		Y ves	opt '	Y 4G 4G Y 4G 4G	Y 86	32		2023 2024	https://docs.amd	in Vivado at no extra cost	535Mhz max. numbers for 11 diff devices
aizup/aizup_m	instruct1.cit.com	n stable	Yamin Li, Wanming Ch	RISC			James Brake	f 129	A		298 ##	q13.1 0.	17 2.0	192.6	AX	vhdl 1	cpu	. ,,		N 64K 64K	16			1996 1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
aizup/aizup_ov	instruct1.cit.com	n stable	Yamin Li, Wanming Ch	RISC	8 16		-3 James Brake	f 138			318 ##				AX		cpu	asm		N 64K 64K	Y 16	4		1996 1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
aizup/aizup_pi	instruct1.cit.com	r stable	Yamin Li, Wanming Ch	RISC	8 16		-3 James Brake	f 198				14.7 0.					сри				Y 16			1996 1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
aizup/aizup_se	instruct1.cit.com	n stable	Yamin Li, Wanming Ch	RISC	8 16		-3 James Brake	f 136 f 136	90 6 55 6	\vdash		14.7 O. 14.7 O.					cpu	asm	N I	N 64K 64K N 64K 64K	Y 16	4		1996 1998 1996 1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
aizup/simple_8 yasep	https://hackad	stable a alpha	Yamin Li, Wanming Ch Yann Guidon	RISC	16 2	2 kintex-7	-3 James Brake	f 136				14.7 0.				vhdl 2	cpu microYAF	y asm	N	N 2G 2G	1 16	16		2005 2018	www.voutube.co	used in Cornell EE475 course JavaScript generated VHDL, revision	similar to mica
ygrec8	https://hackada	ay.io/proje	Yann Guidon	RISC	8 16			1 332				1		2.0.0		vhdl			N	256 256	Y 20		-	2017 2023	https://hackaday	educational uP with front panel	front panel: one button per op-code
latticemico32	http://www.lat		Yann Siommeau, Mich	LM32	32 32	2 arria_2				7 30		q13.1 0.						Y yes	N Y	Y 4G 4G	Υ	32		2006 2017	https://en.wikipe	optional data & inst caches	Diamond3.10; see lm32 & misoc folders
latticemico32	http://www.lat		Yann Siommeau, Mich	LM32		2 ECP3	Lattice Semi			4 50	115	0.		38.8		verilog 24	lm32_cpu	Y yes	N '	Y 4G 4G	Υ	32		2006 2017	https://en.wikipe	optional data & inst caches	Diamond3.10; see lm32 & misoc folders
pdp1	https://openco		Yann Vernier	PDP1 AVR			3 James Brake			6	138 ##			0.0	X A	vhdl 15		Y yes	N I	N 4K 4K	Y 28	4.0		2011 2017	http://pdp-1.com	PDP-1 descended from MIT TX-0	uses Minimal UART from opencores added 5 inst to AVR
riscmcu nanoprocessor	https://github.c	r stable	Yap Zi He Yasantha Niroshan	risc		2 artix7	James LPM James no LU					q18.0 0. v24.1 0.		687.2		vhdl 5	nanoproce	y yes	N '	Y 128 512 8		16	3	2002 2009		thesis educational: 4 insts MOV, ADD, NEG	
multicycle_risc	https://github.o	c stable	Yash Sanjay Bhalgat	RISC	16 16	6 kintex-7		f 1470	55 6			14.7 0.			X	verilog 62	risc15	Y	N	64K 64K	15	8	\vdash	2015 2015		multi-cycle IIT-B-RISC15 ISA	developed on Altera, course project
bst-cpu	https://github.o	c stable	Yichun Ma	RISC	32 32		James Brake		A	2		q18.0 1.			A	verilog 26		ter	N			32		2016 2016		learning, single cycle uP	
bst-cpu	https://github.o	c stable	Yichun Ma	RISC	32 32	2 kintex-7	-3 James altera		s 6			14.7 1.	00 1.0)	Α	verilog	sc_compu		N	4G 4G		32		2016 2016		learning, pipeline uP	
cpu-16	https://openco		Yvo Zoer	RISC	16 16	6		1	للبل	\Box	oxdot	0.	67 3.0	1	Α	verilog 5	cpu16		N I	N 64K 64K	N 32	8		2019 2021		no LUT RAM, uses block RAM	Altera register file
pomegranate parwan	nttps://github.c		Zachary Pearce Zainalahedin Navahi	risc accum	32 16 8 8	kintov 7	-3 James Brake		modern, no			meration	22 # 0	228.5	v	vhdl 20				4G 4G		32		2023 2024 1995 1997	2nd uP in director		d senior thesis, see images subdirectory f AKA cpu8, both vhdl & verilog versions
parwan			Zainalabedin Navabi	accum			-3 James Brake					14.7 0.		38.8	X	vhdl 2	par_uen	Y yes	N	N 4K 4K N 4K 4K	Y			1995 1997			f AKA cpu8, both vhal & verilog versions f AKA cpu8, both vhal & verilog versions
m2cpu	https://github.o	com/ZakSN	Zakary Nafziger	cisc			Zakary Nafzi		1058 4	56		q22.1 0.			A	vhdl 27	m2cpu to	Y asm	N	64K 64K		4 7		2016 2018		micro-coded 8-bitter with 75 instruc	ti Quartus project files, vga output
w450			Ze Long	CISC		kintex-7	-3 James block	ing & non	-blockin 6		##	14.7 0.	33 3.0			verilog 3	w450			256 256	Y 8	4	3	2012		appears to be class project	3 versions of w450, used latest, patches cause
zet86	https://openco	alpha	Zeus Marmolejo	x86	16 8	kintex-7	-3 James Brake	f 3642	6	1	68 ##	14.7 0.	67 2.0	6.2	Х	verilog 32	fpga_zet_	Y yes	N I	N 1M 1M	Υ			2008 2018	https://github.com	equivalent to 80186, boots MS-DOS	Zet The x86 (IA-32) open implementation
TongjiWork_C	https://github.o	com/Zhefe	ZhefeiGong	mips	32 32		\perp			\sqcup	\vdash	\vdash		↓			cpu	Y yes			54	32		2024		single cycle and multi-cycle MIPS	31 & 54 inst.
sifp	https://github.c	c WIP	Zoltan Pekic	misc	16 16		3- James Brake	f 3157	563 4	3	123 ##	14.7 1.	33 2.0	25.8	Χ		mercury	Y	N	64K 64K	30	4		2023 2024	https://hackaday	"Single Instruction Format Processor	
sys_180x	https://github.o https://github.o	com/zpeki	Zoltan Pekic Zoltan Pekic	1802 52000	8 8		3 Zoltan Pekic	1022	344 4	\vdash	##	14.7 0.	16	1	V V		CDP180X	Y yes	N ·	64K 64K	Y 100	16	\vdash	2020	https://hackaday https://hackaday	ucoded 1802 using mcc ucode comp	
sys_emz1001 sys0800	https://github.o	com/zpekii c stable	Zoltan Pekic Zoltan Pekic	TMS0800	4 8		ZUITAL LEKIC	1022	344 4		##	14./ 0.	10	1 1	A Y		svs0800	Y asm Y yes	N '	Y 128 4K Y 12 512	59		\vdash	2022	https://hackaday	recreation of Iskra EMZ1001 4-bit m calculator chip, both TI Datamath ar	ic no block ram? Picture of original chip
sys9080	https://github.c	o stable	Zoltan Pekic	8080	8 8		+	1	\vdash	\vdash	\vdash	\vdash		1	_	vhdl 15		Y yes		N 64K 64K	Y	+		2019 2020	https://onencore		ice series of devices AMD 1978 51 pge ap note
tinycomputer	https://github.c	com/zpeki	Zoltan Pekic	accum			3 James Brake	f 643	286 4		100 ##	14.7 0.	17 1.0	26.0		vhdl 29		Y	N .	256	20	16	\Box	2017		4-bit Up via 2901 slice & micro code	
a2z	https://hackada	a stable		RISC	16 24	4 cyclone-	4 James Brake	f 1524	4	4		q17.0 0.	67 1.0	27.4	Α	verilog	top_a2z							2016 2018		·	
a2z	https://hackada	a errors		RISC			-3 James repla	ce Altera I	RAM wi 6			14.7 0.	67 1.0	_		verilog			П					2016 2018		runs on Cyclone IV	
instant-soc	https://www.fp	stable	-	risc-v	32 32	2		na fil -		\vdash	$\vdash \vdash$	\vdash	_	- 4		vhdl 45			N	4G 4G	Y	32		2020 2023	https://github.com	converts C++ into VHDL, risc-v CPU &	
j-core_pi mica	https://github.o	c stable	/leon_heller/cnu.html	SH2 risc	8 16	6	missi	ng file		\vdash	\vdash		+	1	Y	vhdl 45 vhdl 2		Y yes	N	4G 4G 64K 64K	Y 10	16	\vdash	2014 2020	nttps://www.cnx	different from jcore_aka_sh2, schen educational: ee475 Cornell	also 16-bit version
······································	neeps.//www.ui	outies.UIE	reon nener/cpu.litilli	HISC	0 10	~ 1		1						1		vilui Z	1		1.4	04K 04K	1 10		\perp	2009		coococollai. cc4/3 Collicii	UISO TO DIT ACISIOII

	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA		com l ents	.UTs ALUT	off CT?	blk ram	F max	oot date	MIPS r /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src file	top file	op cha	fltg pt			byte adrs		r # id reg	6	start last year revi		note worthy	comments
opc_spinal	https://justanot	herelectroni	csblog.com/?p=543	accum	8 16	5	T										T	scala	1	орс		N	1K	8K	Υ	16		2	019 2019	9	just the single web page	
risc_cpu	https://electron	untested		accum	8 8													vhdl				N	32	32	Υ	8			201	7		
riscv_humming	https://github.c	stable		risc-v	32 32	kintex-7-	3 James	too man	/ los	6			## 14.	7 1.00	1.0			Y verilog	141	e203_cpu	Y yes	N	4G	4G	Υ		32	2	016 202	https://github.co	n e200 has opensource	also have a chip
riscv_humming	https://github.c	stable		risc-v	32 32	kintex-7-	3 James	Brakef :	14119	6	32	62 :	## 14.	7 1.00	1.0	4.4	X	Y verilog	141	e203_soc_	Y yes	N	4G	4G	Υ		32	2	016 202	https://github.co	n e200 has opensource	also have a chip
riscv_humming	https://github.c	untested		risc-v	32 32	2												Y verilog	3		Y yes	N	4G	4G	Υ		32	2	017 202	https://github.co	n AKA e200, Chinese	software tools take 80MB
riscv_ibex_dem	https://github.co	om/lowrisc/i	ibex-demo-system	riscv	32 32	artix7	James	Brakefiel	d	6			v24.	1 1.00	1.0		X	Y system	16	top_artya	Y yes	N	4G	4G	Υ		32		202	ı	RISC-V SoC targeting the Arty-A7 FPG	xdc files
riscv_sifive	https://www.sif	asic		risc-v	32 32	2												proprie	etary		Y yes	N	4G	4G	Υ		32			https://www.sifi	ASIC IP house, 32-bit "freedom" core	free Artix-7 bitstream
riscv_sifive	https://www.sif	asic		risc-v	64 32	2												proprie	etary		Y yes	N	4G	4G	Υ		32			https://www.sifir	ASIC IP house, 64-bit "freedom" core	free Artix-7 bitstream
temlib	http://temlib.or	stable		SPARC	32 32	kintex-7-	3 James	Brakef	2579	6	32	111	## 14.	7 1.00	1.0	43.1	Х	vhdl	48	mcu simpl	e	Y	N 4G	4G	Υ		64	2	013 201	5	copywrite: experimental use	has caches
temlib	http://temlib.or	stable		SPARC	32 32	kintex-7-	3 James	Brakef	3730	6 5	,	111	## 14.	7 1.00	1.0	29.8	Х	vhdl	48	fpu simple		ΥI	N 4G	4G	Υ		64	- 2	013 201	5	copywrite: experimental use	options for fltg-pt, pipeline, mul & div configu
totalcpu	https://opencor	alpha		RISC	12+ 12	kintex-7-	3 James	Brakef	229	6 1		149	## 14.	7 0.33	3.0	71.7	Х	verilog	10	cpu		N					16	- 2	007 200	9	data width 12 bits and up, no data m	emory
trivialmips	https://github.co	om/trivialmi	ps/TrivialMIPS	mips	32 32	2											Х	system	r 53	trivialMIP	Υ	Y	4G	4G	Y		32		2019		MIPS clone, superscaler, done as a pr	
											1												T				1 1					
127	# usable(beta, st	able or m	26	116		266	blank		678	1		646	# 63			477	verilo	454		non-blank	79	8 94			694	41	31			*		

127 # u	sable(beta, stable o	or m	26	116	266	blank	678	#	646	#	63	477 verilog	454
52 "B'	or "X" of limited in	nterest		1104	844							825 vhdl	422
MIPS/MHz Pro-rat	ing for data size:				80	zu-3e						sys verilog	82
1-bit	0.04	16-bit		0.67	64-bit		2.00					proprietary	38
4-bit	0.17	24-bit		0.80	Silicon A	rea equiv	alents 6LUT or AL	UT ~= 1.5 4L	LUT			scala	19
8-bit	0.33	32-bit		1.00	LUTS/DS	P48	16:1					schematic	32
12-bit	0.40	48-bit		1.50	LUTS/Blo	ck RAM	32:1					vhdl, verilog	19
Under the assumption that the core is capable of one instuction per clock							71	9 Unique	folders in	this s	heet		

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
uP all soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
fltg pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++,indir; (indir), (indir++), (indir), (indexed), abs-short/direct page, scaled
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions or web page updates
secondary web link	secondary web address
note worthy	anything special about the design

non-blank	798	94			694	41	31									
asm	171	Web pa	ge DN	ΛIPS pi	en.wil	kipedia.o	rg/wiki/l	nstructio	ns per	community	freesc	www.ee	mbc.org	/corer	mark/ing	dex.php
forth	14	DMIPS	per clo	ock for	many	micropro	cessors:		http:	//en.wikiped	lia.org/v	wiki/Inst	ructions	per s	econd	
77	_paper_d	only		417	VHDL			T								

77	_paper_only
60	educational
25	_weak_start
8	_up_cores
27	in limbo
10	planning
76	simulation
573	main+sim
497	net main
644	total

417	VHDL	1	
450	Verilog	1	
82	System Verilog		
17	Spinal/Scala	https://github.com/fayalalebrun/awesome-spinalhdl	(17) scala/spinal CPU:
19	VHDL, Verilog		
3	MyHDL		
36	proprietary		
14	other		
29	Schematics		
####	total		

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs)
385 designs with best FOM (likely true measure of # of usable designs)