

_up_all_soft folder	opencores or primary link	status	author	style / clone	data date	inst date	FPGA	repor ter	com ents	LUTs ALUT	Dff	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	do bin	tool chain	flg pt	flg type	max dat	max inst	byte adrs	adr f inst	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments
------------------------	------------------------------	--------	--------	------------------	--------------	--------------	------	--------------	-------------	--------------	-----	---------------	------------	----------	------	-------------	---------------	---------------	--------------	------------	-------------	---------------	----------	-----------	---------------	-----------	-------------	------------	-------------	--------------	---------------	----------	-------------	---------------	---------------	-----------------------	-------------	----------

Small soft core uP inventory

©2023 James Brakefield

Opencore and other soft core processors

lbn360-30	https://github.com/bm2022		Lawrence Wilkinson		360	8	16	zu-3e	James	errors								##	v21.1	1.00	20.0		X		vhdl	72		Y	yes	N	24M	24M	Y	160		16		2012	2021	https://www.ljw.r	gate level clone, emulation only?	original 4Kx55 microcode, 8K RAM
1410	https://github.com/cube1		Jay Jaeger		1401	6	6k											##	v21.1	0.33	12.0	47.6	LX		vhdl	700		Y	yes	N	16K	16K	Y			2019	2023	https://www.com	superset of IBM1401, gate level vhdl, was student at UW			
1802-pico-basi	https://github.c	beta	Steve Teal		1802	8	8	zu-3e	James	area o	247	136	6					##	v21.1	0.33	12.0	47.6	LX		vhdl	6		Y	yes	N	64K	64K	Y	52	16	2016	2016	https://wiki.forth	VHDL 1802 Core with TinyBASIC	tiny basic in ROM, Interrupts & DMA not imple		
1802-soc	https://github.c		Scott Baker		1802	8	8											##	v21.1	0.33	12.0	48.0	X		vhdl	6		Y	yes	N	64K	64K	Y	52	16	2016	2016		1802 CPU + UART + Timer + I/O Ports	no RTL, probably uses 1802-pico-basic		
cosmac	https://github.c	beta	Eric Smith		1802	8	8	kintex-7.3	James Brakef		244		6					##	v21.1	0.33	1.0	365.5	X		vhdl	1		Y	asm	N	64K	64K	Y	100	16	2009	2020		AKA COSMAC ELF of 1976	Fmax is for bare core, runs Camelforth		
cosmac	https://github.c	beta	Eric Smith		1802	8	8	kintex-7.3	James Brakef		598		6	17	87			##	v21.1	0.33	1.0	48.0	X	X	vhdl	14		Y	asm	N	64K	64K	Y	100	16	2009	2020		uses PIXIE graphics core	modified to use block RAM		
cosmacELF	https://hackada	stable	Winston Lowe		1802	8	8											##	v21.1	0.33	1.0			X	scala	8		Y	asm	N	64K	64K	Y	100	16	2020	2020	https://hackada.v	AKA COSMAC ELF of 1976	instructions on using Scala		
sys_180x	https://github.com/zpekic		Zoltan Pekic		1802	8	8											##	v21.1	0.33	1.0				Y	vhdl	65		Y	yes	N	64K	64K	Y	100	16	2020	2020	https://hackada.v	ucoded 1802 using mcc ucode compile	https://github.com/zpekic/MicroCodeCompiler	
verilog1802	https://github.c	errors	James Bowman		1802	8	8	kintex-7.3	James Brakef				6					##	v21.1	0.33	4.0				verilog	3		Y	yes	N	64K	64K	Y			2015	2020		runs Camelforth	all except RAM in one source file		
mcs-4	https://openco	alpha	Reece Pollack		4004	4	4	kintex-7.3	James Brakef		228		6					##	v21.1	0.16	4.0	66.0	X		verilog	7		Y	yes	N	4K	4K	N			2012	2012		4004 was multi-chip	4004 CPU & MCS-4		
af65k	https://github.c	alpha	Andre Fachat		6502	32	8	kintex-7.3	James Brakef		4424		6					##	v21.1	1.00	4.0	3.9	X		vhdl	13		Y	yes	N	64K	64K	Y			2011	2019	http://www.6502	extended 6502 AKA 65K with 16, 32 or 64 bit data			
af65k	https://github.c	alpha	Andre Fachat		6502	32	8	zu-3e	James Brakef		4424		6					##	v21.1	1.00	4.0	3.9	X		vhdl	13		Y	yes	N	64K	64K	Y			2011	2019	http://www.6502	extended 6502 AKA 65K with 16, 32 or 64 bit data			
ag_6502	https://openco	beta	Oleg Odintsov		6502	8	8	kintex-7.3	James Brakef		824		6					##	v21.1	0.33	4.0	17.7	ILX		verilog	2		Y	yes	N	64K	64K	Y			2012	2012		verilog code generation, "phase level accurate"			
ag_6502	https://openco	beta	Oleg Odintsov		6502	8	8	zu-3e	James Brakef		824		6					##	v21.1	0.33	4.0	17.7	ILX		verilog	2		Y	yes	N	64K	64K	Y			2012	2012		verilog code generation, "phase level accurate"			
apple2fpga	http://www.cs.c	stable	Stephen A Edwards		6502	8	8	zu-3e	James Brakef		1238	706	6					##	v21.1	0.33	4.0	13.0	IX		vhdl	19		Y	yes	N	64K	64K	Y			2007	2022		emulation of Apple II computer	replaced Altera PLL with stub		
apple2fpga	http://www.cs.c	stable	Stephen A Edwards		6502	8	8	kintex-7.3	James uncod		1417		6					##	v21.1	0.33	4.0	9.2	IX		vhdl	19		Y	yes	N	64K	64K	Y			2007	2022		emulation of Apple II computer	replaced Altera PLL with stub		
bc6502	http://fintrod.c	beta	Robert Finch		6502	8	8	zu-3e	James Brakef		583		6					##	v21.1	0.33	4.0	40.4	X		verilog	18		Y	yes	N	64K	64K	Y			2012	2012		bare source	bare source		
bc6502	http://fintrod.c	beta	Robert Finch		6502	8	8	kintex-7.3	James Brakef		619		6					##	v21.1	0.33	4.0	26.2	X		verilog	18		Y	yes	N	64K	64K	Y			2012	2012		bare source	bare source		
cpu6502 true	https://openco	beta	Jens Gutschmidt		6502	8	8	kintex-7.3	James Brakef		1678		6					##	v21.1	0.33	4.0	7.8	X		vhdl	7		Y	yes	N	64K	64K	Y			2018	2018		cycle accurate	cycle accurate		
cpu6502 true	https://openco	beta	Jens Gutschmidt		6502	8	8	spartan-6	James latch v		4794		6					##	v21.1	0.33	4.0	0.8	X		vhdl	8		Y	yes	N	64K	64K	Y			2008	2021		cycle accurate	cycle accurate		
electronfpga	https://github.c	mature	David Banks		6502	8	8											##	v21.1	0.33	4.0			IX		vhdl	1		Y	yes	N	64K	64K	Y			2014	2020	https://en.wikiped	Acorn Electron ULA in various FPGAs	uses T65 core	
fpga-64	http://www.synf	stable	Peter Wendrich		6502	8	8	kintex-7.3	James Brakef		2210		6	2	156			##	v21.1	0.33	4.0	5.8	X		vhdl	26		Y	yes	N	64K	64K	Y			2005	2008		Rendition of Commodore 64	altera top level schematic		
fpga-bbc	https://github.c	untested	Mike Stirling		6502	8	8											##	v21.1	0.33	4.0				Y	vhdl	1		Y	yes	N	65K	65K				2011	2016	https://www.mike	BBC micro, uses t65 uP	also ZX-spectrum retro project	
free6502	http://web.arch	stable	Dave Kessner		6502	8	8	kintex-7.3	James Brakef		646		6					##	v21.1	0.33	4.0	24.6	X		vhdl	5		Y	yes	N	64K	64K	Y			1999	2000		microcoded			
ladybug	https://github.c	untested	Ariet Ottens		6502	8	8											##	v21.1	0.33	4.0				verilog	1		Y	yes	N	64K	64K	Y			2016	2016		microcoded			
lattice6502	https://github.c	beta	Jan Chapman		6502	8	8	kintex-7.3	James Brakef		4942		6					##	v21.1	0.33	4.0	3.6	X		vhdl	3		Y	yes	N	64K	64K	Y			2010	2010		targeted to LCMX02280			
m65	http://www.io-arc	stable	Naohiko Shimizu		6502	8	8	arria-2	James Brakef		483		A					##	v21.1	0.33	4.0	18.8	X		sfi & TDI	8		Y	yes	N	4K	4K	Y			2001	2002		micro-coded via F9408 soft sequencer			
m65c02	https://openco	mature	Michael Morris		6502	8	8	spartan-6	James Brakef		466		6	3	118			##	v21.1	0.33	4.0	20.8	X	Y	verilog	13		Y	yes	N	64K	64K	Y			2013	2020	https://github.com	also a m65c02a version	micro-coded via F9408 soft sequencer		
m65c02a	https://github.com/Morri	alpha	Michael Morris		6502	8	8	zu-3e	James portmap mismatch				6					##	v21.1	0.33	4.0				verilog	61		Y	yes	N	64K	64K	Y			2021	2021		enhanced 8/16-bit version of 65c02	PDFs on his figForth for M65C02A		
mc165	http://www.mic	stable	Ted Fried		6502	8	8	atrx-7.3	Ted Fried		252		6	2	196			##	v21.1	0.33	4.0	64.2	X		verilog	1		Y	yes	N	64K	64K	Y			2017	2021	https://github.com	microcoded, cycle exact	excellent micro-coding LUT counts		
mc165	http://www.mic	stable	Ted Fried		6502	8	8	kintex-7.3	James inserte		326		6	2	196			##	v21.1	0.33	4.0	49.6	X		verilog	1		Y	yes	N	64K	64K	Y			2017	2021	https://github.com	microcoded, cycle exact	excellent micro-coding LUT counts		
meg65	https://github.c	untested	Paul Gardner-Stephen		6502	8	8	kintex-7.3	James	missing file			6					##	v21.1	0.33	2.0		X	Y	vhdl	114		Y	yes	N	64K	64K	Y			2017	2023		Enhanced c65 running in FPGA	seeks high performance		
meg65	https://github.c	untested	Paul Gardner-Stephen		6502	8	8						6					##	v20.1	0.33	2.0		X	Y	vhdl	114		Y	yes	N	64K	64K	Y			2017	2023		Enhanced c65 running in FPGA	seeks high performance		
minicpu_morri	https://github.com/Morri	beta	Michael Morris		6502	8	8	spartan-6	Michael Morri		276		6					##	v21.1	0.33	2.0	62.2	X		verilog	5		Y	yes	N	64K	64K	Y	31		2017	2017		simplified 6502, see m65c02a	RE: 8-bit CPU challenge of Ariet Ottens		
mx65	https://github.com/Steve	beta	Steve Teal		6502	8	8	zu-3e	James Brakef		485	148	6	2	370			##	v21.2	0.33	4.0	63.0			vhdl	5		Y	yes	N	64K	64K	Y									

id	up_all	opencores	status	author	style /	data	inst	inst	FPGA	report	com	LUTs	Diff	LUT2	mult	bik	F	date	tool	MIPS	clk	KIPS	ven	src	#src	top file	tool	flg	flg	max	max	byte	#ins	adr	#reg	pipe	start	last	secondary web	note worthy	comments																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
folder	primary link				clone	date	inst	inst				ALUT									inst	inst	dir	code	files	doc	chain	flg	flg	max	max	adr	#ins	adr	#reg	pipe	year	revis	link																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
r8051	https://github.com/https://github.com	stable	Li Xining	8051	8	8	8	8	kintex-7.3	James Brakef	1031	1031	6	1	139	##	14.7	0.33	4.0	11.1	X	vhdl	1	verilog	2	r8051	Y	yes	N	N	64K	64K	Y	18	8	2	2015	2019																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
t51	https://opencores.org/https://opencores.org	stable	Andreas Voggender	8051	8	8	8	8	kintex-7.3	James Brakef	1942	1942	6	1	147	##	14.7	0.33	4.0	6.2	IX	vhdl	17	T8032	Y	yes	N	N	64K	64K	Y	2002	2010																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
turbo8051	https://opencores.org/https://opencores.org	beta	Dinesh Annayya	8051	8	8	8	8	kintex-7.3	James Brakef	1985	1985	6	1	127	##	14.7	0.33	4.0	5.3	IX	verilog	74	oc8051	td	Y	yes	N	N	64K	64K	Y	2011	2016																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
am9080	https://opencores.org/https://opencores.org	beta	Moshe Shavit	8080	8	8	8	8	kintex-7.3	James hung	in synthesis		6			##	14.7	0.33	9.0	X	Y	vhdl	31	cpu	Y	yes	N	N	64K	64K	Y	2917	2018																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
am9080	https://opencores.org/https://opencores.org	beta	Moshe Shavit	8080	8	8	8	8	kintex-7.3	James hung	in synthesis		6			##	14.7	0.33	9.0	X	Y	vhdl	31	sy9080	Y	yes	N	N	64K	64K	Y	2917	2018																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	

url	author	status	style / clone	date	inst #	FPGA	reporter	com ments	LUTs ALUT	Dff	LUT?	muls	bik ram	F max	date	tool ver	MIPS /mst	clks /inst	KIPS /LUT	ven dor	SOC	src code	#src files	top file	doc	tool chain	flg pt	hw pt	max dat	max inst	byte adrs	# net	adr mod	# pin len	start year	last revis	secondary web link	note worthy	comments		
hummingbird	https://github.com/sic/hummingbird	alpha	Silei Zhang	accum	8	8	kintex-7-3	JAMES using 786	786	6			1	340	##	14.7	0.33	1.0	142.6	X	verilog	30	hummingbird	Y	asm	N	Y	4K	4K	Y	27	3			2020		https://www.bignlab.org/	4-bit "nibbler" expanded to 8-bits, TTL picture of TTL breadboard			
lnt1_list_proc	https://opencores.org/view,1nt1_list_proc	planning	Maheesh Palve	accum	8	15	kintex-7-3	JAMES using 786	786	6			1	340	##	14.7	0.33	1.0	142.6	X	verilog	34	top	Y	asm	N	Y	4K	4K	Y	27	3			2014			pipelined, state machine	UART, SPI & timer included		
lem1_9	https://opencores.org/view,lem1_9	alpha	James Brakefield	accum	1	9	kintex-7-3	JAMES 1 stage	75	6			1	171	##	14.5	0.04	1.0	91.2	IX	vhdl	2	lem1_9	Y	asm	N	Y	32	2K	N	24			2016	2017				single bit at a time, absolute adrs		
lem1_9min	https://opencores.org/view,lem1_9min	stable	James Brakefield	accum	1	9	kintex-7-3	JAMES 1 stage	67	6			1	158	##	14.5	0.04	1.0	227.2	ILX	vhdl	3	lem1_9min	Y	asm	N	Y	64	2K	N	8	64			2009	2008				logic emulation machine	
lem1_9ptr	https://opencores.org/view,lem1_9ptr	beta	James Brakefield	accum	1	9	kintex-7-3	JAMES 1 stage	147	6			1	176	##	14.5	0.06	1.0	72.0	IX	vhdl	2	lem1_9ptr1	Y	asm	N	Y	512	2K	N	24			2016					use speed opt, logic emulation machine	4 index registers: {x[i]-ix}, {(x+ix)}, {(x+off)}	
lem1s_18	https://opencores.org/view,lem1s_18	alpha	James Brakefield	accum	16	18	kintex-7-3	JAMES 1 stage	483	6			1	284	##	14.5	0.16	1.0	97.4	X	vhdl	2	lem1s_18m	Y	asm	N	Y	256	1K	N	24			2018					variable bit length memory read/write op-codes coded, untested		
lem4_9	https://opencores.org/view,lem4_9	beta	James Brakefield	accum	4	9	kintex-7-3	JAMES 1 stage	144	6			1	195	##	14.5	0.16	1.0	216.7	IX	vhdl	2	lem1_9	Y	asm	N	Y	32	2K	N	24			2016					binary & BCD digit addition, speed mode		
lem4_9ptr	https://opencores.org/view,lem4_9ptr	beta	James Brakefield	accum	4	9	zu-3e	JAMES 1 stage	210	6			0	397	##	v20.1	0.24	1.0	453.5	IX	vhdl	2	lem1_9ptr	Y	asm	N	Y	512	2K	N	24			2016					4 index registers: {x[i]-ix}, {(x+ix)}, {(x+off)}		
lem4_9ptr	https://opencores.org/view,lem4_9ptr	beta	James Brakefield	accum	4	9	kintex-7-3	JAMES 1 stage	151	6			1	151	##	14.5	0.24	1.0	240.9	IX	vhdl	2	lem1_9ptr	Y	asm	N	Y	512	2K	N	24			2016					binary & BCD digit addition, speed mode	4 index registers: {x[i]-ix}, {(x+ix)}, {(x+off)}	
leros	https://opencores.org/view,leros	stable	Martin Schoeberl	accum	16	16	spartan-6	Martin Schoeberl	112	6			1	181	##		0.67	1.0	108.0	IX	vhdl	5	leros	Y	yes	N	Y	256	64K	N		2	2	2008	2020	https://github.com/leros	256 word data RAM, PIC like	short LUT inst ROM			
lgp30	http://www.e-bus.ch/proj/lgp30/	stable	Stanley Frankel	accum	32	32														Y	vhdl	42	LGP-30	Y	yes	N	4K	4K	N			3		2017					FPGA version of LGP30 drum computer, also LGPL21, RPA4000, 65F02		
lipisi	https://github.com/lipisi	stable	Martin Schoeberl	accum	8	8	cyclone4	Martin Schoeberl	162	4			1	162	##		0.17	1.0	167.0	X	scala	2		Y	yes	N	64K	64K	Y	9	3	16			2017	2019	https://github.com/lipisi	goal is 100 LUTs, program mapped to "Lipsi, a very tiny processor"			
lwircs	https://opencores.org/view,lwircs	stable	Li Wu	accum	8	12	aria-2	James Brakefield	88	A			1	230	##	q13.1	0.17	1.0	443.6	I	verilog	9	risc core	Y	asm	N	Y	256	2K	Y	16			2008	2009				ClaIRISC simplified PIC, 4 reg rtn stack	absolute addressing only, lowered MIPS/clk	
magic-1	http://www.homebrewcpu.com/magic-1/	stable	Bill Buzbee	accum	8	8														X	schematic		Y	yes	N	2M	2M	Y	256	5	7			2004	2014	https://hackaday.com/2014/07/14/magic-1-a-very-tiny-processor/	TTL computer, 68019i, schematics on magic-16 planning, 200 TTL chips				
mano_machine	https://github.com/mano-machine	stable	Susam Pal	accum	16	16	kintex-7-3	JAMES needs	364	6										X	vhdl	5	microproc	Y	asm	N	4K	4K	N	25			2005	2016	https://en.wikipedia.org/wiki/Mano_machine	course project, bidir mem data	for XC9572 CPLD, large # of latches				
mano-computer	https://github.com/mano-computer	stable	Amin Alilar	accum	16	16	kintex-7-3	JAMES needs	364	6										X	vhdl	19	sayeh	Y	asm	N	4K	4K	N	25			2020					Mano up implementation, course proj	different use of sayeh: simple & yet enough		
mcpu	https://opencores.org/view,mcpu	stable	Tim Boscke	accum	8	8	spartan-6	James Brakefield	41	6			384	##	14.7	0.08	1.0	749.0	X	vhdl	1	tb02cpu2	Y	asm	N	N	64	64	Y	4			2007	2018	https://github.com/mcpu	MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst				
mcu8	https://opencores.org/view,mcu8	beta	Dino Pepsyashv	accum	8	8	kintex-7-3	James Brakefield	274	6			299	##	14.7	0.33	1.0	360.1	X	vhdl	16	processor	Y	asm	N	256	256	Y	17			2008	2009				asm, simulated, builds?				
micro16b	http://members.bellcore.com/micro16b/	beta	John Kent	accum	16	16	kintex-7-3	James Brakefield	205	6			434	##	14.7	0.33	3.0	349.0	X	vhdl	1	u16bcpu	Y	asm	N	64K	4K	Y	8			2002	2008	http://members.bellcore.com/micro16b/	very limited inst set	MIPS/clk micro8, 2 cks/inst					
micro8a	http://members.bellcore.com/micro8a/	beta	John Kent	accum	8	16	kintex-7-3	James Brakefield	531	6			204	##	14.7	0.33	3.0	423.3	X	vhdl	11	Micro8	Y	asm	N	64K	2K	Y	10			2002	2009	http://members.bellcore.com/micro8a/	derived from Tim Boscke's mcpu	also micro8 and micro8b variants					
minifpga	https://github.com/minifpga	stable	Manuel Killinger	accum	24	24														Y	vhdl	32	minifpga	Y	asm	N	64K	64K	N	10			2019					Minimal Machine processor taught at MIT	has testbench		
misc16	https://github.com/misc16	stable	Steve Tael	accum	16	16	zu-3e	James Brakefield	197	6			500	##	v21.2	0.22	1.0	558.4	X	B	vhdl	1	misc	Y	yes	N	64K	64K	N	10			2021					Minimal minimal CPU which only has a single instruction "mov"			
misc16	https://github.com/misc16	stable	Steve Tael	accum	16	16	zu-3e	James Brakefield	197	78	6		500	##	v21.2	0.22	1.0	558.4	X	B	vhdl	1	misc	Y	yes	N	64K	64K	N	10			2021					16-bit minimal CPU, has a single instruction "mov" & eforth			
mitcpu	https://github.com/mitcpu	untested	Jeff Bush	accum	8	11														Y	vhdl	9	mitcpu	Y	asm	N	Y	256	Y	7			2017	2017	https://github.com/mitcpu	only 7 inst, also: RISC-Processor, ChiselGPU, LispMicrocontroller, PASC & NyuziProcs					
mxc-fpga	https://opencores.org/view,mxc-fpga	alpha	Michael Schroeder	accum	31	31														Y	vhdl	29	processor	Y	asm	N	64K	64K	Y	31			2021					binary version of the MIX-Computer as described in "The Art of Computer Programming"			
mocha	https://github.com/mocha	stable	Sanjay Gupta	accum	8	8														Y	vhdl	29	processor	Y	asm	N	64K	64K	Y	31			2018					8-bit microcontroller developed at NIIT University, course materials include full RTL & university course project			
mroell_cpu	https://github.com/mroell_cpu	stable	Matthias Roell	accum	8	8	kintex-7-3	JAMES added	185	6			357	##	14.7	0.33	1.0	637.1	X	vhdl	8	cpu	Y	asm	N	64K	64K	Y	10			2014	2016								
multicomp	http://searle.hogrefe.com/multicomp/	untested	Doug Searle	accum	8	8																																			
multicomp	https://github.com/multicomp	untested	Grant Giffland	accum	8	8																																			
mycpu	http://www.mycpu.com/	mature	Dennis Kuschel	accum	8	8	kintex-7-3	JAMES added	3428	6	1		155	##	14.7	0.33	3.0	5.0	X	vhdl	28	cpu_top	Y	asm	N	64M	64M	Y				2010	2023	http://mycpu.org/	originally in TTL, avail. as a kit	my4th: micro-coded, bit serial, runs Forth					
ncore	https://opencores.org/view,ncore	alpha	Stefan Istvan	accum	16	8	kintex-7-3	James Brakefield	223	6			105	##	14.7	0.67	1.0	316.3	X	verilog	3	nCore	Y	asm	N	128K	64M	Y	16			2006	2018				This is a little-little processor core				
nibblercpu	https://github.com/nibblercpu	accum	4	8																																					
nibblercpu	https://github.com/nibblercpu	accum	4	8																																					
non-von2cpu	https://www.chipmunk.com/non-von2cpu/	stable	Christopher Fenton	accum	8	8	kintex-7-3	JAMES added	230	6			556	##	14.7	0.33	1.0	797.1	X	verilog	1	nonvontop	no	N	64	Y	30						2017	2021	https://revaldinh.com/	4-bit CPU in VHDL	secondary web link has documentation				
opc-opc2cpu	https://github.com/opc-opc2cpu	stable	revaldinh	accum	8	16	kintex-7-3	JAMES reduce	117	6			556	##	14.7	0.15	4.0	178.1	X	verilog	2	opc2cpu	Y	asm	N	256	1K	Y	12	3			2017	2021	https://revaldinh.com/	SIMD in tree structure	A & B regs, instructions broadcast				
opc-opc3cpu	https://github.com/opc-opc3cpu	stable	revaldinh	accum	16	16	kintex-7-3	JAMES reduce	174	6			526	##	14.7	0.30	4.0	226.9	X	verilog	2	opc3cpu	Y	asm	N	64K	64K	N	13	3			2017	2021	https://revaldinh.com/	OPC2 revised OPC1, for XC9572 CPLD	see hackaday One Page Computing Challenge				
opc-opc3cpu	https://github.com/opc-opc3cpu	stable	revaldinh	accum	16	16	kintex-7-3	JAMES reduce	101	6			526	##	14.7	0.15	4.0	195.4	X	verilog	2	opc3cpu	Y	asm	N	256	2K	Y	13	3			2017	2021	https://revaldinh.com/	OPC3 16-bit OPC1, for XC95144 CPLD	see hackaday One Page Computing Challenge				
opc-opc3cpu	https://www.4th.com/opc-opc3cpu/	stable	Paul Stoffregen	accum	8	8																																			
osau	https://github.com/osau	alpha	Paul Stoffregen	accum	8	8	kintex-7-3	JAMES Brakefield	157	6			435	##	14.7	0.33	4.0	228.5	X	verilog	16	par_beh	Y	asm	N	64K	64K	Y	24			1994	2005	https://github.com/osau	OSU8 Microprocessor Project "instruct"	*.1 schematics, doc at web page, currently active					
parwan	https://github.com/parwan	stable	Zainalabidin Navabi	accum	8	8	kintex-7-3	JAMES Brakefield	161	6			76	##	14.7	0.33	4.0	38.8	X	vhdl	2	parwan	Y	yes	N	4K	4K	Y	77			1995	1997				2nd up in directory	AKA cpu8, both vhd & verilog versions			
pcycle	https://github.com/dominic-salvet/pcycle	stable	Dominik Salvat	accum	4	8	kintex-7-3	JAMES Brakefield	161	6			76	##	14.7	0.33	4.0	38.8	X	vhdl	2	parwan	Y	yes	N	4K	4K	Y	77			1995	1997				2nd up in directory	AKA cpu8, both vhd & verilog versions			
popcorn	http://www.fpgas.com/popcorn/	stable	Jeung Joon Lee	accum	8	8x																																			

_up_all_soft folder	opencores or primary link	status	author	style / clone	year	inst	FPGA	report	com ents	LUTs ALUT	Dff	LUT?	mults	blk ram	F max	data rate	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	C SO	src code	#src files	top file	tool do	tool chain	flg pt	flg pt	max dat	max inst	byte adrs	adr m	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments		
ARM_Cortex_M	http://www.arm.com	proprietary	ARM	ARM M1	32	16	virtex-5	ARM 65nm	1900	6		A	6	200				1.00	1.0	105.3	AIX		proprietary				Y	yes	N	4G	4G	Y	16	3	2007		https://en.wikipedia.org/wiki/ARM_Cortex-M0	ARM Cortex M0, M1 & M3 avail for FP	see xilinx Xcell64			
ARM_Cortex_M	https://develop	ASIC	ARM	ARM RS	32	32	asic	Xilinx	3105	6		A	600									asic	25	a23_core	Y	yes	N	4G	4G	Y	80	16	3	2010		https://en.wikipedia.org/wiki/ARM_Cortex-M4	uses pro-rated LC area	real-time interrupt handling				
amber	https://opencores.org	stable	Conor Sanitfort	ARM7	32	32	zu-3e	James area	3105	1857	6	10	168				##	v21.1	0.75	1.0	40.7	ILX	verilog	25	a23_core	Y	yes	N	4G	4G	Y	80	16	5	2010		https://en.wikipedia.org/wiki/ARM_Cortex-M4	no MMU, shared cache				
amber	https://opencores.org	stable	Conor Sanitfort	ARM7	32	32	zu-3e	James area	5066	2382	6	20	175				##	v21.1	1.05	1.0	36.4	ILX	verilog	25	a23_core	Y	yes	N	4G	4G	Y	80	16	5	2010		https://en.wikipedia.org/wiki/ARM_Cortex-M4	no MMU				
amber	https://opencores.org	stable	Conor Sanitfort	ARM7	32	32	kintex-7.3	James Brakefield	6103	6		18	127				##	v18.2	1.05	1.0	21.8	ILX	verilog	25	a23_core	Y	yes	N	4G	4G	Y	80	16	3	2010		https://en.wikipedia.org/wiki/ARM_Cortex-M4	no MMU				
ok8s	https://opencores.org	alpha	Conor Sanitfort	ARM7	32	32	kintex-7.3	James Brakefield	6409	6		2	82				##	14.7	0.75	1.0	9.6	ILX	verilog	25	a23_core	Y	yes	N	4G	4G	Y	80	16	3	2010		https://en.wikipedia.org/wiki/ARM_Cortex-M4	no MMU, shared cache	2048 LUTs used as single port RAM			
storm_core	https://opencores.org	beta	Stephan Nolting	ARM7	32	32	kintex-7.3	James Brakefield	2312	6	3	179					##	14.7	1.00	1.0	77.4	IX	vhdl	16	core	Y	yes	N	4G	4G	Y		32	8	2011	2014			https://en.wikipedia.org/wiki/ARM_Cortex-M4	clone of K586C4204/C4208/P4208, SAM8781 instruction set		
storm_soc	https://opencores.org	beta	Stephan Nolting	ARM7	32	32	kintex-7.3	James Brakefield	3514	6	3	4	159				##	14.7	1.00	1.0	45.2	X	vhdl	40	storm_top	Y	yes	N	4G	4G	Y		32	8	2012	2015			https://en.wikipedia.org/wiki/ARM_Cortex-M4	Storm SoC		
zap	https://opencores.org	alpha	Revanth Kamaraj	ARM7	32	32	kintex-7.3	James Brakefield	7558	6	1	9	135				##	14.7	1.00	1.0	17.9	X	verilog	37	zap_top	Y	yes	N	4G	4G	Y		16	2017	2022	https://github.com	ARMv4T & Thumbv1	has cache & mmu				
arm9-soft-cpu	https://github.com/riscv	U Xbin	ARM9	32	32	zu-3e	James vivado	1807	736	6		357					##	v21.1	1.00	1.0	197.6		verilog	4	riscvite_m	Y	yes	N	4G	4G	Y					2020				https://github.com	ARMv4-compatible CPU core	no mult, interrupts or reg banks
arm9-soft-cpu	https://github.com/riscv	U Xbin	ARM9	32	32	zu-3e	James vivado	2098	778	6	4	238					##	v21.1	1.00	1.0	113.5		verilog	4	riscvite_m	Y	yes	N	4G	4G	Y					2020				https://github.com	ARMv4-compatible CPU core	no interrupts or reg banks
arm9-soft-cpu	https://github.com/riscv	U Xbin	ARM9	32	32	zu-3e	James vivado	3914	1257	6	4	167					##	v21.1	1.00	1.0	42.6		verilog	4	arm9_com	Y	yes	N	4G	4G	Y					2020				https://github.com	ARMv4-compatible CPU core	Dhrystone value: 1.2 DMIPS/MHz
armv4_uarch	https://github.com/grantw	Grant Wilk	ARM9	32	32	zu-3e	James vivado defaults			6							##	v21.1	1.00	1.0		A	vhdl	18		Y	yes	N	4G	4G	Y		16				2020		https://grantwilk.com	custom uarch for the ARMv4 ISA on In	course work, Quartus project	
armv4_uarch	https://github.com/grantw	Grant Wilk	ARM9	32	32	max10	Grant Wilk	2860		4			50				##	q18.0	1.00	1.0	17.5	A	vhdl	18		Y	yes	N	4G	4G	Y		16				2020		https://grantwilk.com	custom uarch for the ARMv4 ISA on In	course work, top level is schematic	
atmega8_uarch	https://tr.wiki	stable	Juergen Sauer mann	AVR	8	16	spartan-3	James clock d	2767	4	1	10	53				##	14.7	0.33	1.0	6.3	X	Y	vhdl	37	avr_fpga_1	Y	yes	N	64K	64K	Y	17	4	2017	2017			https://tr.wiki	several projects using avr core	uses Sauer mann core	
atmega8_pong	https://tr.wiki	stable	Juergen Sauer mann	AVR	8	16	spartan-3	James clock d	2898	4	1	11	53				##	14.7	0.33	1.0	6.0	X	Y	vhdl	37	pacman_1	Y	yes	N	64K	64K	Y	17	4	2017	2017			https://tr.wiki	several projects using avr core	uses Sauer mann core	
attiny_atmega8	https://opencores.org	beta	Gheorghiu Iulian	AVR	8	16	zu-3e	James vivado	1366	116	6		179				##	v21.1	0.33	1.0	43.1	X	Y	verilog	9	mega_con	Y	yes	N	64K	128K	Y	72	32	2018	2019	https://git.morogit.com	configurable AVR processor w/8 configurations				
avr_core	https://opencores.org	stable	Ruslan Lepetenen	AVR	8	16	zu-3e	James vivado	1624	519	6		250				##	v21.1	0.33	1.0	50.8	X	verilog	70	avr_core	Y	yes	N	64K	128K	Y	72	32	2002	2017			https://tr.wiki	VHDL core also			
avr_core	https://opencores.org	stable	Ruslan Lepetenen	AVR	8	16	kintex-7.3	James Brakefield	2135	6			127				##	14.7	0.33	1.0	19.7	X	verilog	15	avr_core	Y	yes	N	64K	128K	Y	72	32	2002	2017			https://tr.wiki	VHDL core also			
avr_fpga	https://opencores.org	stable	Juergen Sauer mann	AVR	8	16	zu-3e	James vivado	1606	6	1	6					##	v21.1	0.33	1.0		X	Y	vhdl	20	cpu_core	Y	yes	N	64K	128K	Y	72	32	2009	2010			https://tr.wiki	extended lecture on FPGA up design		
avr_fpga	https://opencores.org	stable	Juergen Sauer mann	AVR	8	16	zu-3e	James vivado	1877	6	1	6					##	v21.1	0.33	1.0		X	Y	vhdl	20	cpu_core	Y	yes	N	64K	128K	Y	72	32	2009	2010			https://tr.wiki	extended lecture on FPGA up design		
avr_fpga	https://opencores.org	stable	Juergen Sauer mann	AVR	8	16	kintex-7.3	James Brakefield	1606	6	1	6	120				##	14.7	0.33	1.0	24.7	X	Y	vhdl	20	cpu_core	Y	yes	N	64K	128K	Y	72	32	2009	2010			https://tr.wiki	extended lecture on FPGA up design		
avr_fpga	https://opencores.org	stable	Juergen Sauer mann	AVR	8	16	kintex-7.3	James Brakefield	1877	6	1	6	115				##	14.7	0.33	1.0	20.2	X	Y	vhdl	20	avr_fpga	Y	yes	N	64K	128K	Y	72	32	2009	2010			https://tr.wiki	extended lecture on FPGA up design		
avr_hp	https://opencores.org	stable	Strauch Tobias	AVR	8	16	kintex-7.3	James Brakefield	1554	6			223				##	14.7	0.33	1.0	47.4	X	vhdl	10	avr_core	Y	yes	N	64K	128K	Y	72	32	2010	2012			https://tr.wiki	hyper pipelined (eg barrel) AVR			
avr8	https://opencores.org	beta	Nick Kovach	AVR	8	16	kintex-7.3	James Brakefield	174	6			418				##	14.7	0.33	1.0	79.2	X	verilog	1	rAVR	Y	yes	N	64K	64K	Y	17	4	2010	2010			https://tr.wiki	Reduced AVR core for CPLD	not a full clone, doc is opencores page		
avr-cpu	https://github.com	stable	Sung Hoon Choi	AVR	8	16	zu-3e	James vivado	2008 usage	6							##	v21.1	0.33	1.0			vhdl	15	avr_cpu	Y	yes	N	64K	128K	Y	72	32	2019				https://github.com				
avrtiny61core	https://opencores.org	beta	Andreas Hilvarsson	AVR	8	16	zu-3e	James Brakefield	1243	6			194				##	14.7	0.33	1.0	51.5	X	Y	vhdl	1	mcu_core	Y	yes	N	64K	128K	Y	72	32	2008	2009			https://opencores.org	both A9051200 & A9052313	inserted fake inst ROM	
ax8	https://opencores.org	stable	Daniel Wallner	AVR	8	16	spartan-6	James Brakefield	1549	6	1	213					##	14.7	0.33	1.0	45.3	X	Y	vhdl	14	A9051200	Y	yes	N	64K	128K	Y	72	32	2002	2010			https://tr.wiki	adjust to some custom logic		
classy_core_17	https://github.com	stable	Andreas Schweizer	AVR	8	16	spartan-3	James Brakefield	358	4			164				##	14.7	0.33	1.0	15.1	X	Y	vhdl	8	top	Y	yes	N	64K	128K	Y	72	32	2010	2013	https://blog.milkymist.org	AVR clone, part of some milky project	Implementing a CPU in VHDL parts 1..3			
navre	https://opencores.org	stable	Stefan Bourdeaudou	AVR	8	16	kintex-7.3	James Brakefield	990	6			207				##	14.7	0.33	1.0	69.0	ALIX	Y	verilog	1	softbus_n	Y	yes	N	64K	64K	Y	72	32	2	2010	2013	https://www.milkymist.org	AVR clone, S&H and Hini Arduino comp	https://www.youtube.com/watch?v=Drr1M9p1		
open8r	https://github.com/Alorin	alpha	Alorin technology	AVR	8	16	kintex-7.3	James Brakefield	2630	6	1	132					##	14.7	0.33	1.0	16.5	X	Y	verilog	18	pavr_cont	Y	yes	N	4K	4M	Y	72	32	6	2003	2009	https://www.alorin.com	superset of AVR			
risc8softcore	https://github.com/greser	Trammel Hudson	AVR	8	16	kintex-7.3	James Brakefield	2630	6	1	132						##	14.7	0.33	1.0	16.5	X	Y	verilog	6	risc8_soft	Y	yes	N	4K	4M	Y	72	32	6	2003	2009	https://www.alorin.com	superset of AVR			
risc8soc	https://opencores.org	stable	Yap Zi He	AVR	8	16	aria-2	James LPM parameter errors		4							##	q18.0	0.33	1.0		I	Y	vhdl	15	risc8_soc	Y	yes	N	128	512	Y	92	16	3	2020	2020			https://szof.net	mostly compatible with the AVR instruction set	
softavrcore	https://opencores.org/prg	beta	Andreas Pal	AVR	8	16	atrix-7.3										##	14.7	0.33	1.0		XL	Y	verilog	14	top	Y	yes	N	64K	64K	Y			2019	2023	https://szof.net	full implementation of AVR 2-stage pip	variants: VR2, AVR2.5, AVR3, AVR4 & AVR5			
xmega_core	https://opencores.org	beta	Gheorghiu Iulian	AVR	8	16	kintex-7.3	James Brakefield	1116	6			120				##	14.7	0.33	1.0	35.6	X	Y	verilog	34	mega_con	Y	yes	N	64K	128K	Y	72	32	2017	2018	https://git.morogit.com	8 AVR cores, 4 sets LUT counts posted	https://git.morogit.com/VERILOG/VERILOG			
c2650_mister	https://github.com/Grabu	Grabulosaure	c2650	8	8												##	14.7	0.33	1.0		I	Y	vhdl	5	39_sys_top	Y	yes	N	32K	32K	Y	64		2018	2020	https://en.wikipedia.org/wiki/ARM_Cortex-M4	clone of Signetics 2650 up	based on the IBM 1130, Altera project & PLL			
hp86b	https://sites.god	errors	Oliver De Smet	Capricorn	8	8	spartan-3	James unresolved xilinx interf		4							##	14.7	0.33	2.0			Y	vhdl	85	cpu	Y	yes	N	64K	64K	Y	64		2010	2020	https://en.wikipedia.org/wiki/ARM					

_up_all_soft folder	opencores or primary link	status	author	style / clone	year first	year last	FPGA	reporter	comments	LUTs ALLUT	DFF	LUT? mults	blk ram	F max	data rate	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	vendor	src code	#src files	top file	tool chain	flg pt	max data	max inst	byte addr	adr inst	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments			
chad	https://github.com/BradEckert	Brad Eckert	forth	18	16	atrix-7-3	James	option	1972	6	6	3	196	##	v21.1	0.80	1.0	79.5	XIML	verilog	33	mcu	Y	yes	N	64K	64K	N	23	16		2021		verilog, f & c code; fpga project files	min SOC, -3 speed grade				
chad	https://github.com/BradEckert	Brad Eckert	forth	18	16	atrix-7-3	James	DFF ex	1995	6	5	175	##	v21.1	0.80	1.0	70.4	XIML	verilog	33	mcu_arty	Y	yes	N	64K	64K	N	23	16		2021		verilog, f & c code; fpga project files	max SOC, -3 speed grade					
chad	https://github.com/BradEckert	Brad Eckert	forth	18	16	atrix-7-1	James	DFF ex	1982	6	5	127	##	v21.1	0.80	1.0	51.4	XIML	verilog	33	mcu_arty	Y	yes	N	64K	64K	N	23	16		2021		verilog, f & c code; fpga project files	max SOC, -1 speed grade					
cpu16	http://www.ultrabit.com	C.H. Ting	forth	16	5	kintex-7-3	James	Brakefi	347	6	6	364	##	14.7	0.67	1.0	702.1	X	vhdl	1	cpu16	Y	yes	N	64K	64K	N	28		2000	2000		P16 in VHDL	CPU24.vhd with width=16					
dataflow_chap	https://opencore.org	alpha	Rob Chapman, Steven	forth	16	16	kintex-7-3	James	file WebCase	297	6	6			14.7	0.33	1.0			vhdl	27	DataFlowW	Y	yes	N	256	256				2003			course work					
dfp	https://opencore.org	stable	Rob Chapman	forth	8	8	kintex-7-3	James	Brakefi	297	6	192	##	14.7	0.33	1.0	213.2	X	vhdl	1	cpu16	Y	yes	N	64K	64K	N	23		2003	2009		8-bitver, generates a custom VHDL stack machine, compiler is in Forth						
ep16	https://github.com	beta	C.H. Ting	forth	16	5	kintex-7-3	James	Brakefi	837	6	254	##	14.7	0.67	1.0	203.6	X	vhdl	5	ep16	Y	yes	N	32K	32K	N	32		2005	2012		PDF files	5-bit instructions					
ep24	https://github.com	stable	C.H. Ting	forth	24	6	kintex-7-3	James	substit	1020	6	3	167	##	14.7	0.83	1.0	135.6	X	vhdl	1	ep24	Y	asm	N	4K	4K				2002	2002		room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz				
ep32	https://www.angelfire.com	proprietary	C.H. Ting	forth	32	6	XP2	C.H. Ting		3368	4					1.00	1.0			proprietary										2007	2018	https://wiki.forth.org	kindle book & RTL available: EP32 RISC	RTL: 525 from C.H. Ting					
ep32	http://www.entner.com	mature	C.H. Ting	forth	32	5														vhdl	7	ep32	Y	forth	N						2012			has eForth binary & source	now free				
eric5	http://www.entner.com	proprietary	Thomas Entner	forth	9	8	cyclone-4	entner-electr		110	4	opt				0.42	1.0	229.1	I	proprietary										2005	2011		25 MIPS: ERIC5s, ERIC5Q						
F18a	http://www.entner.com	asic	Chuck Moore	forth																proprietary				Y	yes				3-4				AKA G144A12: 12x12 array	family of parallel processors					
F21	http://www.ultrabit.com	asic	Jeff Fox	forth	21	5														proprietary										1997	2011	http://www.ultrabit.com	"machine forth", crazy address space	chip & simulator, AKA MuP21 or F21					
fc16	https://github.com	paper	Richard Haskell	forth	16	16														proprietary														PDF papers	based on J1 uP, used to operate DIY GPS review				
forth_cpu	https://anycpu.com	untested	Richard Howe	forth	16	16														vhdl	11	top																	
forth_K532	https://github.com	stable	Tarasov Ili	forth	16	16	kintex-7-3	James	no * c	1719	6	4	4	172	##	14.7	1.00	1.0	100.3	X	vhdl	1	K532	N	N	Y	1K	16K				2013	2021	https://github.com/howeri/forth-cpu	no trace of source code on web				
forth-cpu/h2	https://opencore.org	stable	Richard Howe	forth	16	16	kintex-7-3	James	Brakefi	1858	6	9	149	##	14.7	0.67	1.0	53.8	X	Y	vhdl	11	top	N	N	Y	64K	64K		25		2017	2020	https://github.com	H2 Forth Soc. VHDL reads * hex & * bin	derived from J1, hex & bin files in 2/16/2018 tar			
ignite_ptsc	https://opencore.org	asic	George Shaw	forth	32	8														proprietary				N	4G	4G				1995	2002		Shoom clone, fast ASIC with high code	PTSC web site had full documentation					
J1	http://www.excamera.com	stable	James Bowman	forth	16	16	zu-2e	James	area o	253	6	1	336	##	v20.1	0.80	1.0	1061	X	vhdl	1	J1	Y	forth	N	64K	64K		20		2	2006	2015	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks			
J1a	http://www.excamera.com	stable	James Bowman	forth	16	16	kintex-7-3	James	Brakefi	335	6	1	180	##	14.7	0.80	1.0	431.0	X	vhdl	1	J1	Y	forth	N	64K	64K		20		2	2006	2015	https://github.com	uCode inst, dual port block RAM	16 deep data & return stacks			
J1a	http://www.excamera.com	stable	James Bowman	forth	16	16	kintex-7-3	James	DFF ex	518	6				412	##	14.7	0.80	1.0	636.1	X	verilog	3	J1	Y	forth	N	64K	64K		20		2	2006	2017	https://github.com	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks	
J1a32	http://www.excamera.com	stable	James Bowman	forth	32	16	kintex-7-3	James	DFF ex	930	6				358	##	14.7	1.00	1.0	384.4	X	verilog	3	J1	Y	forth	N	64K	64K		20		2	2006	2017	https://github.com	uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks	
J1b	http://www.excamera.com	stable	James Bowman	forth	32	16	kintex-7-3	James	DFF ex	2612	6				302	##	14.7	1.00	1.0	115.5	X	verilog	3	J1	Y	forth	N	64K	64K		20		2	2006	2017	https://github.com	uCode inst, dual port block RAM	DFF used for 32 deep data & return stacks	
J1b 16	http://www.excamera.com	stable	James Bowman	forth	32	16	kintex-7-3	James	DFF ex	1588	6				355	##	14.7	1.00	1.0	223.4	X	verilog	3	J1	Y	forth	N	64K	64K		20		2	2006	2017	https://github.com	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks	
J1sc	https://github.com	scala	Steffen Reith	forth	32	16														scala	11	J1	Y	forth	N	64K	64K		20		2017	2020	https://stefenreit.com	J1 reimplemented using Scala/Spinal to generate VHDL or Verilog					
J1vh	https://github.com/flaminio	Theo Hussey	forth	32	16															I	vhdl	5	J1vh	Y	forth	N	64K	64K		20		2019			VHDL clone of J1 forth CPU	altera block RAM			
lop	https://opencore.org	stable	Martin Schoeberl et al	forth	16	16	cyclone-1	Martin Schoe		2000	4				100	q10.0	0.67	1.0	33.5	I	vhdl	11	core	Y	yes	N	256K	256K				2004	2014	https://github.com/jop-dev/lop	java app builds some source code files				
kl-2	http://mcforth.net	stable	Klaus Kohl-Schoepe	forth	16	16														verilog	11	K1	Y	forth	N	64K	64K		24		2020			based on J1, Quartus project file					
kestrel21	https://keystrelcomputer.com	stable	Samuel Falvo II	forth	16	16	kintex-7-3	James	Brakefi	735	6	8	172	##	14.7	0.67	1.0	157.2	X	Y	verilog	27	M.kestrel	Y	yes	N	64K	64K		20		2	2012	2015	https://hackaday.com	J1 with wishbone bus	M_J1 runs at 244MHz & 368 LUTs		
meicrip-ice	https://sourceforge.net/p/meicrip-ice	Matthias Koch	forth	16	16															verilog	48	J1a	Y	forth	N	64K	64K		Y		2011	2023				16-bit data size, some comments in G	distinct J1a.v for each data size		
meicrip-ice	https://sourceforge.net/p/meicrip-ice	Matthias Koch	forth	32	16															verilog	48	J1a	Y	forth	N	4G	4G		Y		2011	2023				32-bit data size, some comments in G	distinct J1a.v for each data size		
meicrip-ice	https://sourceforge.net/p/meicrip-ice	Matthias Koch	forth	64	16															verilog	48	J1a	Y	forth	N	16E	16E		Y		2011	2023				64-bit data size, some comments in G	distinct J1a.v for each data size		
microcore	http://www.pld.com	beta	Klaus Schliesiek	forth	16	18	zu5e	James	find the correct top		6				##	v22.1	1.00	1.0		X	vhdl	38	ucore	Y	asm	N	Y	4K	4K				1999	2023					
microcore	http://www.pld.com	beta	Klaus Schliesiek	forth	12	8	kintex-7-3	James	Brakefi	399	6	1	294	##	14.7	0.40	2.0	147.4	X	vhdl	30	ucore110	Y	asm	N	Y	512	2K				1999	2023	www.microcore.org	indexing into return stack, auto inc/de	only one block RAM? simplest core			
microcore	http://www.pld.com	beta	Klaus Schliesiek	forth	16	8	kintex-7-3	James	Brakefi	1101	6	168	##	14.7	0.67	2.0	51.1	X	vhdl	17	ucore120	Y	asm	N	Y	4K	4K				1999	2023				indexing into return stack, auto inc/de	no block RAM? uses tri-state signals		
microcore	https://github.com	beta	Klaus Schliesiek	forth	32	8	XP2	Klaus Schliesi	2864	4	33	##	3.12	1.00	1.0	11.5	AiLX			vhdl	38	ucore	Y	asm	N	Y	3K	8K	Y	84		1999	2023				easy to add op-codes, fltg-pt opt., sin	12, 16, 27 & 32 bit data sizes	
microcore	https://github.com	beta	Klaus Schliesiek	forth	16	8	XP2	Klaus Schliesi	1976	4	33	##	3.12	0.67	1.0	11.2	AiLX			vhdl	38	ucore	Y	asm	N	Y	4K	8K	Y	84		1999	2023				easy to add op-codes, fltg-pt opt., sin	12, 16, 27 & 32 bit data sizes	
microforth	https://github.com	beta	Jess Totorica	forth	18	18														I	Y	verilog	34	top	Y	N	Y	64K	64K	N	25		2019	2020	http://mindworks.org	Arduino-like board/platform based up	AKA F18, educational, loop stack		
msl16	https://github.com	beta	Phill Leong, Tsang, Le	forth	16	4	kintex-7-3	James	Brakefi	303	6				256	##	14.7	0.67	1.0	566.4	X	vhdl	13	cpu	Y	asm	N	256	16			2001			CPLD prototype				
myforth_thores	https://opencore.org	stable	Gerhard Hohner	forth	32	8	SP-kintex	James	Brakefi	2959	6	6	223	##	14.7	1.00	1.0	75.3	X	vhdl	58	mycpu	Y	yes	N	64M	64M		96		2004	2012				DPANS'94 32-bit Forth, masters thesis	25.15 Whetstones		
myfpga_forth	https://github.com	WIP	jemoo7	forth	32	8														verilog	7		Y	n	4G	4G		16		2023	2023				beginner Forth machine				
nc4016	https://en.wikibooks.org	asic	Chuck Moore	forth	16	16														proprietary														chapter in Koopman					
nige_machine	https://github.com	stable	Andrew Read	forth	32	8	kintex-7-3	James	Brakefi	5033	6	8	33	123	##	14.7	1.00	1.0	24.5	X	vhdl	29	Board	Y	yes	N	16M	16M		512	512	2014			standalone Forth system	https://www.youtube.com/watch?v=PRtE8a6Q			
nybbleforth	https://github.com	errors	Lars Brinkhoff	forth	16	4	kintex-7-3	James	missing init file		6				##	14.7	0.67	1.0			vhdl	1	cpu	Y	yes	N	4K	4K		Y	11	2017	2017				empty design, no init file	tiny	
p16	http://www.ultrabit.com	beta	Don Goding																																				

_up_all_soft folder	opencores or primary link	status	author	style / clone	year first	year last	FPGA	reporter	comments	LUTs ALUT	DFF	LUT? ?	mults	blk ram	F max	data #	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	vendor	C core	src code	#src files	top file	tool chain	flg pt	max data	max inst	byte adrs	adr mod	# reg	pipe len	start year	last reviz	secondary web link	note worthy	comments	
digital_up	https://github.com/hneee		Helmut Neemann	mips	16	16	zu-5e	James	clockor	709	310	6	1	1	250	##	v22.1	0.67	1.0	236.2	X		schematic	46	processorD	asm	N	Y	64K	64K	60	16	2016	2022	https://github.com	up implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?		
digital_up	https://github.com/hneee		Helmut Neemann	mips	16	16	spartan-7	James	clockor	716	309	6	1	1	182	##	v22.1	0.67	1.0	170.1	X		schematic	46	processorD	asm	N	Y	64K	64K	60	16	2016	2022	https://github.com	up implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?		
edge	https://opencor	alpha	Hesham Al-Matary	MIPS	32	32	spartan-6	James	Brakefi	5345		6	7	1	8	##	##	14.7	1.00	1.0	1.5	X		verilog	30	edge_core	Y	yes	N	4G	4G	Y	32	5	2014	2014	https://github.com	Edge Processor (MIPS)	MIPS1 clone
fpga4_mips_5p	https://www.fpga4	errors	Van Lo Le	MIPS	32	32	kintex-7.3	James	degenerate design			6			##	##	14.7	1.00	1.0				verilog	10		Y	yes	N	4G	4G	Y	41	32	2017	2017		educational, full pipelined MIPS	incomplete	
hf-risc	https://opencor	stable	Sergio Johann Filho	MIPS	32	32	kintex-7.3	James	Brakefi	1446		6	4	115	##	##	14.7	1.00	1.0	79.2	X		vhdl	9	spartan3e	yes	N	4G	4G	Y	32	5	2016	2016	https://github.com	MIPS1 subset, no multiplier			
ion	https://opencor	mature	Jose Ruiz	MIPS	32	32	kintex-7.3	James	Brakefi	1533		6		163	##	##	14.7	1.00	1.0	106.0	IX		vhdl	12	mips_soc	Y	yes	N	4G	4G	Y	32	2011	2018	https://github.com	new version: moving to MIPS32r1	new version not ready, keeping old numbers		
maais		stable	René Doss	MIPS	32	32	kintex-7.3	James	Brakefi	2760		6	4	5	245	##	##	14.7	1.00	1.0	88.7	X		vhdl	22	MAIS soc	Y	yes	N	4G	4G	Y	32	5	2013	2018	https://github.com	register forwarding around ALU	license req'd for commercial use
mangomips32	https://github.co	stable	Ricky Tino	MIPS	32	32											1.00	1.0					verilog	25		Y	yes	N	4G	4G	Y	100	32	5	2019	2019		cache support, runs linux	very precise specs
mips_cpu_blue	https://github.com/testat	stable	Michael Volling	MIPS	32	32																	myhdl	37		Y	yes	N	4G	4G	Y	32	5	2018	2018		simplified MIPS CPU with pipelining	MyHDL, classic pipeline diagram	
mips_fault_tol	https://opencor	stable	Lazaridis Dimitris	MIPS	32	32	kintex-7.3	James	Brakefi	2017		6	4	6	45	##	##	14.7	1.00	1.0	22.5	X		vhdl	40	main	Y	yes	N	4G	4G	Y	32	5	2013	2013		arithmetic includes fault detection	no external memory port?
mips_harris	<a booksite.e"="" href="http://booksite.e</td><td>simulation</td><td>David Harris</td><td>MIPS</td><td>32</td><td>32</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>system</td><td>49</td><td>mips_singl</td><td>Y</td><td>yes</td><td>N</td><td>4G</td><td>4G</td><td>Y</td><td>32</td><td>2014</td><td>2021</td><td>https://booksite.e	courseware to go with book	goes with text book exercises																																				
mips_harris	http://booksite.e	simulation	David Harris	MIPS	32	32																	system	49	mips_multl	Y	yes	N	4G	4G	Y	32	2014	2021	https://www.youtu	courseware to go with book	video on Digilent Blog		
mips_harris	http://booksite.e	simulation	David Harris	MIPS	32	32																	vhdl	49	mips_singl	Y	yes	N	4G	4G	Y	32	2014	2021	https://digilent.co	courseware to go with book	complete set of book figures by chapter		
mips_harris	http://booksite.e	simulation	David Harris	MIPS	32	32																	vhdl	49	mips_multl	Y	yes	N	4G	4G	Y	32	2014	2021		courseware to go with book			
mips_linder	https://www.sci	paper	Michael Linder	MIPS	32	32	kintex-7.3	James	Brakefi	1100		6		238	##	##	14.7	1.00	1.0	216.5	X	B	vhdl	39	a_mips	Y	yes	N	4G	4G	Y	32	2007	2007		masters thesis	no LUT RAM, source code in PDF		
mips_pipeline	https://github.co	mature	Mohammad Hossein Y	MIPS	32	32																	verilog	23	toipleverl	Y	yes	N	4G	4G	Y	32	5	2017	2019		course project, hazard detection as well as forwarding, limited ISA		
mips_sc_rubio	http://www.ece	untested	Victor P. Rubio	MIPS	32	32																	vhdl	1	mips_sc	Y	yes	N	4G	4G	Y	32	2004	2004		MIPS RISC Processor for Comp Arch Ed, 2004, single cycle, RTL in PDF			
mips_up_vhdl	https://github.com/cm42		Chandra Mettu	mips	32	32																	vhdl	10	NYU6463R	Y	yes	N	4G	4G	Y	32	2020	2020		simple MIPS with comparison to RC5 accelerator, NYU student			
mips32		stable	Jin Jifang	MIPS	32	32	kintex-7.3	James	Brakefi	3696		6		8	192	##	##	v17.4	1.00	1.0	52.0	X		verilog	17	pipelined	Y	yes	N	4G	4G	Y	32	5	2017	2017		vivado project	
mips32r1	https://opencor	stable	Grant Ayers	MIPS	32	32	aria-2	James	Brakefi	3716		A	8	79	##	##	q13.1	1.00	1.0	21.3	IX		verilog	20	processor	Y	yes	N	4G	4G	Y	32	5	2012	2015	https://github.com	Harvard arch		
mips789	https://opencor	stable	Li Wei	MIPS	32	32	kintex-7.3	James	Brakefi	1432		A	6	1	171	##	##	14.7	1.00	1.0	119.1	IX		verilog	10	mips_core	Y	yes	N	4G	4G	Y	32	5	2007	2014		supports most MIPS instructions	
mipscpu	https://github.com/mfbs		Matheus Souza	MIPS	32	32																	system	24	cpu	N	N	4G	4G	Y	32	2017	2019		MIPS like cpu, course project, VHDL verilog & system verilog				
mips-cpu	https://github.co	alpha	Jeremiah Mahler	MIPS	32	32	kintex-7.3	James	added	596		6	1	244	##	##	14.7	1.00	1.0	409.2	X		verilog	15	cpu	Y	yes	N	4G	4G	Y	32	5	2017	2017		Very early stage project, only impleme	no outputs, missing im_data.txt	
mips-cpu2	https://github.co	untested	Yash Bhutwala	MIPS	32	32																	verilog	1		Y	yes	N	4G	4G	Y	32	2016	2017		Pipelined CPU, course project, actual design in fbinacc or helloWorld			
mipsfpga	https://www.m	stable	MIPS Technologies	MIPS	32	32	atrix-7.3	James	Brakefi	10692		6		47	118	##	##	14.7	1.00	1.0	11.0	X	Y	verilog	193	mfp_syste	Y	yes	N	4G	4G	Y	32	2014	2018	https://www.youtu	M14K core & mipsfpga-plus	DRAM interface, I&D caches. 8789 FF	
mips-hls-vivado	https://github.co	stable	Grammatopoulos Vasil	MIPS	32	32																	cpp	cpu	Y	yes	N	4G	4G	Y	32	2019	2019		written in cpp, no inst decode, limited ISA				
mips-lite	https://github.co	untested	Jon Craton	MIPS	32	32	kintex-7.3	James	insufficient memory			6			##	##	14.7	1.00	1.0				vhdl	65	cpu	asm	N	4G	4G	Y	32	2009	2009						
mips2000	https://opencor	stable	Lazaridis Dimitris	MIPS	32	32	kintex-7.3	James	Brakefi	1971		6	4	6	71	##	##	14.7	1.00	1.0	36.2	X		vhdl	35	dm	Y	yes	N	4G	4G	Y	32	5	2012	2016		supports almost all instructions of mips	course project
octagon	https://opencor	beta	Jon Pryds	MIPS	32	32	kintex-7.3	James	Brakefi	3021		6	4	9	333	##	##	14.7	1.00	1.0	110.2	X		vhdl	46	octagon	asm	N	4G	4G	Y	32	2015	2015	https://github.com	8 thread barrel processor, largely MIPS compatible			
plasma	https://opencor	stable	Steve Rhoads	MIPS	32	32	kintex-7.3	James	Brakefi	2462		6	3	97	##	##	14.7	1.00	1.0	39.5	X		vhdl	22	plasma	Y	yes	N	4G	4G	Y	32	2001	2016	http://plasmacpu	wide outside use, opencores page has	list of related publications		
plasma_fpu	https://opencor	stable	Maximilian Reuter	MIPS	32	32	kintex-7.3	James	errors			6			##	##	14.7	1.00	1.0				vhdl	20	plasma	Y	yes	N	4G	4G	Y	32	2015	2015		based on Plasma by Steve Rhoads			
PSX_MiSTer	https://github.co	beta	MiSTer-devel	mips	32	32																	vhdl	120	sys_top	Y	yes	N	4G	4G	Y	32	2021	2022	https://en.wikiped	MiSTer version of original Playstation	VHDL, verilog & system verilog RTL		
r4000		errors	Michael Povlin	MIPS	32	32	kintex-7.3	James	lots of problems			6			##	##	14.7	1.00	1.0				verilog									32	1994	1995		does not implement 64-bit data	only a few insts implemented, test vehicle		
sardmips		systemC	Igor Loi	MIPS	32	32																	systemC		Y	yes	N	4G	4G	Y	32	2006	2009		synthesizable parametric IP core supporting full MIPS R2000 ISA				
single_cyc_mip	https://www.fpga4student		Van Loi Le	MIPS	16	16																	verilog	2	single_cyc_mips			64K	64K			2006	2009	https://www.fpga4student.com/p/verilog-project.html					
single-cyc-cpu	https://github.co	mature	Victor A Pajaro	MIPS	32	32																	vhdl	30	AlvarezPajaro_singl	N	yes	N	4G	4G	Y	32	2019	2019		nice schematic and clear description, course work			
sweet32	https://opencor	alpha	Valentin Angelovski	MIPS	32	32	kintex-7.3	James	Brakefi	1050		6	1	142	##	##	14.7	1.00	1.0	135.1	X	B	vhdl	2	Sweet32_1	Y	yes	N	4G	4G	Y	26	16	2014	2015		targets MACHXO2, no RAM		
sweet32	https://opencor	alpha	Valentin Angelovski	MIPS	32	32	kintex-7.3	James	Brakefi	1797		6	1	2	185	##	##	14.7	1.00	1.0	103.1	X	Y	vhdl	28	Sweet32_2	Y	yes	N	4G	4G	Y	26	16	2014	2015		targets MACHXO2, DDR RAM	clock divider to Sweet32_v1_core
sweet32	https://opencor	alpha	Valentin Angelovski	MIPS	32	32	kintex-7.3	James	Brakefi	1177		6	1	116	##	##	14.7	1.00	1.0	98.8	X	B	vhdl	2	Sweet32_2	Y	yes	N	4G	4G	Y	26	16	2014	2015		targets MACHXO2, no RAM		
uore	https://opencor	stable	Whitewill	MIPS	32	32	kintex-7.3	James	Brakefi	2469		6	1	231	##	##	14.7	1.00	1.0	93.5	X		verilog	25	uore	Y	yes	N	4G	4G	Y	32	6	2005	2010		MMU & caches		
vhdl-cpu2	https://github.com/lebric		Fabrice Normandin	mips	32	32																	asm			asm	N	4G	4G	Y	29	32	5	2018	2018		McGill Un. Course, MIPS CPU/VHDL	MIPS inst card, pipe hazard notes	
yacc		stable	Tak Sugawara	MIPS	32	32	kintex-7.3	James	map e	2220		6	6		##	##	14.7	1.00	1.0		IX		verilog	10	yacc2	Y	yes	N	4G	4G	Y	32	5	2005	2009		derived from, but independent of plas	YACC Yet Another CPU CPU	
yari	https://github.co	stable	Tommy Thorn	MIPS	32	32	kintex-7.3	James	Brakefi	3610		6	15	189	##	##	14.7	1.00	1.0	52.3	X	Y	verilog	8	top			2M	2M		32	2004	2008		subset of MIPS R3000				
ztachip	https://github.co	stable	Vuony Nguyen	MIPS	32	32											q18.0	1.00	1.0		IX	Y	vhdl	53	ztachip														

#	url	opencores or primary link	status	author	style / clone	year	inst #	FPGA	report	com ents	LUTs ALUT	Dff	LUT?	multiples	bik ram	F max	date ver	tool ver	MIPS /mst	clks/ inst	KIPS /LUT	ven dor	SOC	src code	#src files	top file	bus	tool chain	fltg pt	max dat	max inst	byte adrs	# mem	adr mod	pipe len	start year	last rev	secondary web link	note worthy	comments				
cpu_32	folder	https://github.com/aslask3		Lawrence Manning	risc	8	16																vhdl	10	cpu	Y	asm	N	64K	64K	Y	32	8		2020		https://www.yout	educational, DIY, VHDL, youtube video,	uses customasm, doc in readme.md					
cpu_32		https://github.c		WIP	Lawrence Manning	risc	8	32															vhdl	16	cpu32	Y	asm	N	64K	64K	Y	32	16		2022		https://www.yout	uses customasm, doc in readme.n	VGA pattern generator youtube video					
cpu_takagi		https://github.co		untested	Masayuki Takagi	RISC	16	16															verilog	3	cpu										2016	2016								
cpu0		https://jonathan2251.gith			Chen Zhong-Cheng	RISC	32	32																verilog	4	cpu0	Y	yes	N	4G	4G	Y	60	16		2012	2023	https://github.co	700 page tutorial on LLVM	LLVM Backend for the Cpu0 Architecture				
cpu-16		https://opencores.org/pr			Zuo Zhenr	RISC	16	16																verilog	5	cpu16	N	N	64K	64K	N	32	8		2019	2021				no LUT RAM, uses block RAM	Altera register file			
cpugen		https://openpor		stable	Giovanni Ferrante	RISC	32	16	kintex-7-3	James Brakef	474	6				192	##	14.7	0.67	1.0	271.8	IX		vhdl	14	cpu	Y	asm	N	N	4G	4G	Y	60	16		2003	2009			x86.exe generates VHDL RISC uP	using 32 bit example		
cpugen		https://openpor		stable	Giovanni Ferrante	RISC	32	16	kintex-7-3	James Brakef	1597	6	8			154	##	14.7	1.00	1.0	96.3	IX		vhdl	14	cpuc	Y	asm	N	N	64K	64K	Y	32	8		2003	2009			x86.exe generates VHDL RISC uP	using 32 bit example		
crisv32_axis		http://develop		asic	ASIC Communications	RISC	32	16															Y	proprietary			Y	yes	N	4G	4G	Y	Y	16		2007		http://develop	embedded com	very dated product				
dpu16		https://github.co		beta	Shawn Tan, Marcus Pe	RISC	16	16	kintex-7-3	James Brakef	662	6	1			318	##	14.7	0.67	4.0	80.4	X		vhdl v-15	5	dcpu16_c	Y	asm	N	N	64K	64K	N	37	8		2009	2012	https://en.wikipe	for the OX10c game	4+ addressing modes, 4 & 5-bit reg /modefields			
dgib16		see FISA64		stable	Robert Finch	RISC	16	16	kintex-7-3	James Brakef	780	6				313	##	14.7	0.67	1.0	269.0	X		dbg16_v	1		Y	N	Y					8		2007		https://github.co	student FISA64 project	debug uP for fisa64				
diogenes		https://openpor		beta	Fekhnin	RISC	16	16	kintex-7-3	James Brakef	807	6				297	##	14.7	0.67	1.0	246.3	X		vhdl	11	cpu	Y	asm	N		1K				8		2008	2009			"Institute RISC system"			
dme		https://github.co		errors	Ewin M	RISC	16	16	kintex-7-3	James Brakef	1755	6				53	##	14.7	0.67	1.0	20.4	X		verilog	49	cpu	Y	yes	N	64K	64K	Y	40	8		2016	2017			based on Design-16	computer & computer2 null dsigs: no outputs			
dp32		https://github.co		stable	Peter Ashenden	RISC	32	32	kintex-7-3	James Brakef	errors	6												vhdl											32		2001	2001			The Designer's Guide to VHDL	timing delays in source code		
ecp32		https://openpor		stable	Hellwing Geisse	RISC	32	32	kintex-7-3	James Brakef	2339	6				150	##	14.7	1.00	1.5	45.5	ILX		Y	verilog	14	cpu	Y	yes	N	512M	256M	Y	61	32		2003	2004	homepages.thm.d	MIPS like, slow mul & div	mips like, slow mul & div			
ecp32f		https://openpor		stable	Hellwing Geisse	RISC	32	32	kintex-7-3	James Brakef	3367	6				5	147	##	14.7	1.00	1.5	29.1	ILX		Y	verilog	24	ecp32f	Y	yes	N	512M	256M	Y	61	32		2003	2004	homepages.thm.d	MIPS like, slow mul & div	mips like, slow mul & div		
ecp32f		https://github.co		stable	Stefan Kristiansson	RISC	32	32	kintex-7-3	James Brakef	3845	6	3	4	123	##	14.7	1.00	1.0	32.1	X			verilog	12	ecp32f2	Y	yes	N	512M	256M	Y	61	32	6	2014	2014			pipelined version of the ecp32 CPU	cache & mmu			
eight_bit_uc		https://github.co		stable	Synplicity	RISC	8	12	kintex-7-3	James Brakef	signal/variable mixup	6												vhdl	10	eight_bit_uc					2K	Y	61	32		2000	2000			part of Amplify documentation				
erfb_cpu		https://github.co		stable	Edmund Horner	RISC	16	16	kintex-7-3	James Brakef	928	6	1	2	196	##	14.7	0.67	1.0	141.6	X			verilog	17	machine_Y									16	2015	2015			see web archive for doc				
erp		https://openpor		stable	Shahzadj	RISC	8	16	spartan-3	James Brakef	366	4	1	1	70	##	14.7	0.33	1.0	63.5	X			verilog	1	ERPverilog	Y							15	6	2004	2014			two report PDFs & one Verilog file				
fisa32		https://openpor		beta	Robert Finch	RISC	32	32	kintex-7-3	James Brakef	3479	6	3	2	152	##	14.7	1.00	1.0	43.7	X			verilog	1	FISA32	Y	N	Y	Y					32	2014	2014			https://github.com/robfinch/Cores	needed to use multi-cycle on mult			
fisa64		https://github.co		beta	Robert Finch	RISC	64	32	kintex-7-3	James Brakef	10404	6	12	7	65	##	14.7	1.50	1.0	9.4	X			verilog	1	FISA64	Y	N	Y	Y					2015	2015			https://github.com/robfinch/Cores	needed to use multi-cycle on mult				
fisc		https://github.co		stable	Miguel Santos	RISC	64	32	aria-2	James Brakef	errors	A												vhdl	21	FISC	Y	yes	Y	N			Y	85	6	32	5	2018	2018			http://www.archf	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, altera
fisc		https://github.co		stable	Miguel Santos	RISC	64	32	cyclone4	James Brakef	5036	4		21	66	##	14.7	0.20	1.0	26.1	I			system_v	13	fisc_core	Y	yes	Y	N			Y	85	6	32	5	2018	2018			http://www.archf	Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, altera
fluid_core		https://openpor		alpha	Azmathmoosa	RISC	8	12	kintex-7-3	James Brakef	956	4				381	##	14.7	0.33	1.0	131.7	X			verilog	17	FluidCore	Y	yes	N	Y	Y				8		2015	2015				data width adj., mem sizes adj.	
fpag4_risc16		http://www.fpg		errors	Van Lo Le	RISC	16	16	kintex-7-3	James Brakef	degenerate design	6												verilog	15	Risc_16_b	Y	N	Y	Y	64K	64K		13	4	16	2017	2017				similar to mips16_16_1cyl	Incomplete Risc_16_bit module	
fpag4_mips16		http://www.fpg		stable	Van Lo Le	RISC	16	16	kintex-7-3	James Brakef	369	6				200	##	14.7	0.67	1.0	363.1	X			verilog	8	mips_16	N	N	65K	65K		13	8		2017	2017				educational, no block RAM inferred	same prog & data mem and alu as mips16_16_v		
fpag4_mips16		http://www.fpg		stable	Van Lo Le	RISC	16	16	kintex-7-3	James Brakef	352	6				213	##	14.7	0.67	1.0	405.0	X			vhdl	8	mips_vhdl	N	N	65K	65K		8		8		2017	2017				actual prog sz=16, actual data mem sz=256		
fpag4computer		https://github.co		errors	Milan Vidakovi	RISC	16	8	aria-2	James errors	errors	A												Y	verilog	10	computer	Y	asm	N	64K	64K	Y	25	8		2018	2018			https://mvidakovi	16-bit CPU, 64KB, UART (115200 bps), and VGA		
fpag4computer		https://github.co		errors	Milan Vidakovi	RISC	16	8	kintex-7-3	James errors	errors	6												Y	verilog	10	computer	Y	asm	N	64K	64K	Y	25	8		2018	2018			https://mvidakovi	16-bit CPU, 64KB, UART (115200 bps), and VGA		
ft64		https://github.co		alpha	Robert Finch	RISC	64	32	aria-2	James Brakef	FT64v3b	Y	yes	Y	16E	16E	Y	4G	4G	Y					vhdl	31	top	Y	yes	Y	4G	4G	Y			2015	2015			https://www.ama	4th attempt at 64-bit core (raptor64, famazon kindle book, L1 & L2 icaches & L1 dcache)			
gaia		https://github.com/nyuict		complete	Yuichi Nishiwaki	RISC	32	32															X		vhdl	31	top	Y	yes	Y	4G	4G	Y			2015	2015			https://hackaday.c	ray-tracing in OCaml, custom CPU, con	many VHDL record types		
gbox16-gpu		https://github.co		engineersbox	Peter Ashenden	RISC	16	16																X	schematic										8		2022			Digital schematic, based on NVIDIA and AMD uarch				
gumnut		http://digitaides		stable	Peter Ashenden	RISC	8	18	kintex-7-3	James Brakef	388	6				259	##	14.7	0.33	1.0	220.7	IX			verilog	6	gumnut-rt	Y	asm	N	Y	256	4K	Y		8		2007				see Digital Design: An Embedded Systems Approach Using VHDL		
harvard_arch		https://github.com/omare		stable	Peter Ashenden	RISC	32	32																vhdl	135	harvard_arch	N	Y								2021						many source files		
hicovec		https://openpor		beta	Harald Manske, Gund	RISC	32	32	kintex-7-3	James Brakef	compiler errors	6												vhdl	28	cpu	Y	asm	N	Y						2008	2010				hybrid scalar & vector processor			
hpc-16		https://openpor		beta	Umar Siddiqui	RISC	16	16	kintex-7-3	James Brakef	871	6				152	##	14.7	0.67	1.0	116.6	X			vhdl	20	cpu	Y	asm	N	64K	64K			16	2005	2015							
ice_mk2		https://github.co		alpha	Mario Hoffmann	RISC	16	16																	verilog	8	top	Y	Y	N	4K	4K	N	16	16		2020	2020						
IDEA		https://github.co		alpha	Hui Yan Cheah et al	RISC	16	16	virtex-6	Li Uch	unable	321	6	1	2	405		13.2	0.67	1.0	845.3	X			verilog	22	cpu	Y	yes	N	Y	64K	64K	N	24	32	9	2011	2016			https://hackaday.io/proje	uses DSP slice in barrel mode for ALU	variant of fpga4student
lib-proc		https://github.com/preete		stable	Preetan Pinnada	RISC	16	16																	vhdl	17	libt_proc	Y	asm	N	N	4K	4K	Y	11	8		2020	2020				course project for EE224 @E.E.ITB, fo	full set of peripherals
ltp16b		https://github.co		alpha	Doug Gilliland	RISC	8	16	virtex-7	Fahad Siddiqui	484	447	6	1	1	372	##		0.80	1.0	614.9	X			vhdl	34	cpu	Y	asm	N	64K	64K		30	32	5	2013	2022			https://hackaday.i	I/O Processor with emm24 @E.E.ITB, fo	full set of peripherals	
ltp32		https://github.co		stable	Fahad Siddiqui	RISC	32	32	kintex-7-3	James Brakef	1396	6				159	##	14.7	1.00	1.0	113.7	X			verilog	37	cpu	Y	asm	N	Y	128K	128K			32	5	2003	2014				16-bit bus, 32-bit DSP48	logic processing, several publications
jam		https://github.co</																																										

#	up_all_id	opencores or primary link	status	author	style / clone	data size	FPGA	reporter	com	LUTs ALUT	Dff	LUT7	mult	blk ram	F max	date	tool ver	MIPS /inst	clk/s	KIPS /LUT	ven	src code	#src files	top file	doc	tool chain	flg pt	max data	max inst	byte adrs	#inst	adr mod	# reg	# pipe	start year	last revis	secondary web link	note worthy	comments	
myrisc1	https://github.com/	stable	Susam Pal	RISC	8	8	aria-2	James Brakef	121		A		2	231	##	q13.1	0.33	1.0	628.7		I	verilog	1	myRISC1	Y	N	Y	256	256	Y	16	4	2005	2016	https://en.wikipe	one of several implementations	AKA Mano Machine, LPM macros			
myrisc1	https://github.com/	stable	Muza Byte	RISC	8	8	aria-2	James Brakef	121		A		2	231	##	q13.1	0.33	1.0	628.7		I	verilog	1	myRISC1	Y	N	Y	256	256	Y	16	4	2011	2011	https://en.wikipe	Verilog source included in PDF file	AKA Mano Machine, LPM macros			
natalius_8bit	https://opencor	beta	Fabio Guzman	RISC	8	16	kintex-7-3	James Brakef	232		A		1	175	##	q14.7	0.11	3.0	27.7	X	verilog	12	natalius_8	Y	asm	N	Y	256	26	Y	29	8	2012	2012		return stack & register file	3 clocks/inst			
niflofar1	https://ee.sharif	errors	Mahdi Amiri	RISC	16	16	kintex-7-3	James Brakef	ran out of memory		6				##	14.7	0.67	1.0			verilog	3	nfi_1	Y													derived from risc-16	ASIC, uses Leonardo for synthesis		
nocpu	https://github.com/	beta	John Tzonevriks	RISC	8	8	kintex-7-3	James Brakef	175		A		243	##	14.7	0.33	1.5	306.1	X	verilog	5	cpu	N	no	N	256	256	Y	4		2013	2017		minimal & complete	8 ALU inst, 3 port reg file					
oberon_sdram	https://projectob	beta	Nicolas Dumitrache	RISC	32	32	kintex-7-3	James Brakef	2103		A		1	104	##	14.7	1.00	1.0	49.5	X	verilog	16	risc5	Y	asm	Y	4G	4G		16		2013	2017		minimalist Wirth, part of Project Oberon	modified to use DRAM, serial mult				
odess	https://opencor	stable	Dmytro Senyakin	RISC	##	16	yclone5-5	James too big	130160		A	##	462	##	q18.0	5.00	0.3			I	system v	27	CoreQuad	Y	asm	Y	4G	4G		16		2017	2017	https://opencor	Alterra pop, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-pt				
odess	https://opencor	stable	Dmytro Senyakin	RISC	##	16	yclone5-5	Dmytro Seny	32978		A	72	112	192	##	q17.1	4.00	1.0	23.3	I	system v	27	CoreOneV	Y	asm	Y	4G	4G		16		2017	2017	https://opencor	Alterra pop, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-pt				
odess	https://opencor	stable	Dmytro Senyakin	RISC	##	16	yclone5-5	Dmytro Seny	148078		A	72	112	184	##	q17.1	4.00	0.3	19.9	I	system v	27	CoreOneV	Y	asm	Y	4G	4G		16		2017	2017	https://opencor	Alterra pop, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-pt				
odess	https://opencor	stable	Dmytro Senyakin	RISC	##	16	yclone5-5	Dmytro Seny	50814		A	72	112	180	##	q17.1	4.00	1.0	14.1	I	system v	27	CoreOneV	Y	asm	Y	4G	4G		16		2017	2017	https://opencor	Alterra pop, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-pt				
odess	https://opencor	stable	Dmytro Senyakin	RISC	##	16	yclone5-5	James reduce	35984		A	72	112	103	##	q18.0	4.00	1.0	11.4	I	system v	27	CoreOneV	Y	asm	Y	4G	4G		16		2017	2017	https://opencor	Alterra pop, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-pt				
odess	https://opencor	stable	Dmytro Senyakin	RISC	##	16	yclone5-5	James slow t	50135		A	72	112	90	##	q18.0	4.00	1.0	7.2	I	system v	27	CoreOneV	Y	asm	Y	4G	4G		16		2017	2017	https://opencor	Alterra pop, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-pt				
oldland-cpu	https://github.com/	errors	Jamie Iles	RISC	32	32	aria-2	James syntax errors			A			##	q18.0	1.00	1.0			I	verilog	22	oldland_c	Y	N	N	4G	4G	Y	16	5	2015	2017	https://github.com/	has caches & MMU	runs on Cyclone V				
oldland-cpu	https://github.com/	errors	Jamie Iles	RISC	32	32	aria-2	James syntax errors			A			##	q18.0	1.00	1.0			I	verilog	32	keynsam	Y	N	N	4G	4G	Y	16	5	2015	2017	https://github.com/	has caches & MMU	runs on Cyclone V				
opa	https://github.com/	stable	Wesley W. Terpsira	RISC	32	32	yclone5-5	Wesley largest	8540		A		125	##	q15.0	1.00	0.5	29.3	I	verilog	1	vhdl	Y	asm	N	64K	64K	N	15	4	2013	2016		An Out-of-Order Superscalar Soft CPU	tested, incomplete					
opc5pc5cpu	https://github.com/	stable	revaldinho	RISC	16	16	kintex-7-3	James Brakef	273		A		294	##	14.7	0.40	3.0	173.8	X	verilog	7	opc5pc5cpu	Y	asm	N	64K	64K	N	18	4	2017	2017	https://revaldinho	see hackaday One Page Computing Challenge						
opc5pc5cpu	https://github.com/	stable	revaldinho	RISC	16	16	kintex-7-3	James Brakef	383		A		224	##	14.7	0.67	3.0	144.0	X	verilog	2	opc5pc5cpu	Y	asm	N	64K	64K	N	18	4	2017	2021	https://revaldinho	OPCS15 OPCS with predicate inst	see hackaday One Page Computing Challenge					
opc5pc6cpu	https://github.com/	stable	revaldinho	RISC	16	16	kintex-7-3	James Brakef	450		A		227	##	14.7	0.67	2.0	165.4	X	verilog	2	opc5pc6cpu	Y	asm	N	64K	64K	N	27	4	2016	2021	https://revaldinho	OPC6 based on OPCS15, more inst	see hackaday One Page Computing Challenge					
opc7c7cpu	https://github.com/	stable	revaldinho	RISC	32	32	kintex-7-3	James Brakef	624		A		303	##	14.7	1.00	2.0	242.8	X	verilog	2	opc7c7cpu	Y	asm	N	1M	1M	N	32	5	2016	2021	https://revaldinho	OPC7 32bit, based on OPCS15, more inst	see hackaday One Page Computing Challenge					
opc8c8cpu	https://github.com/	beta	revaldinho	RISC	24	24	kintex-7-3	James no tes	516		A		323	##	14.7	0.80	2.0	250.1	X	verilog	1	opc8c8cpu	Y	asm	N	16M	16M	N	32	4	2016	2021	https://revaldinho	OPC8 24bit, based on OPCS15, more inst	see hackaday One Page Computing Challenge					
open8_risc	https://opencor	stable	Kirk Hayes, Ishamlet	RISC	8	8	kintex-7-3	James Brakef	691		6	1	263	##	14.7	0.33	1.0	125.6	X	vhdl	9	Open8	Y	yes	N	64K	64K	Y		8	2006	2023	https://revaldinho	accum & 8 reg, clone of Vautomation UIRISC processor, in use						
opri1_marcoch	https://github.com/	stable	Andrew Bachover	RISC	32	32															verilog			Y	yes	Y	4G	4G	Y	32		2012	2019	https://github.com/	continuous regression tests	implements a variant of Tomasulo algorithm				
pasc	https://github.com/	untested	Jeff Bush	RISC	16	16															verilog			Y	N	64K	64K	N	20	2	8		2019	2019	https://github.com/	16 RISC cores				
patmos	https://github.com/	stable	Martin Schoeberl	RISC	32	32															scala													2015	2023	https://patmos.com	university project, ASIC tapeout	http://www.t-crest.org/		
pet-on-a-chip	https://github.com/epit72		Erza Thomas	RISC	8	16															Y	verilog	19	top	Y	asm	N	Y	64K	64K	Y	40	5	8	2	2021	2021	https://tearabot	robot controller, senior design project	cust pcb up v, derivative of tiny_soc
piporpio	https://github.com/	stable	pandora2000	RISC	32	32	kintex-7-3	James port m	7491		6	11	1	118	##	14.7	1.00	1.0	15.7	X	vhdl	42	cpu	Y	yes	N	64K	64K	Y	Y	32	20	2010	2011		five variants	no doc, xilinx constraint file			
plasma_cortex	https://github.com/Nuclei		Dylan Brophy	RISC	32	16															X	vhdl	4	cpu	Y	yes	N	4G	4G	Y		8		2018		https://hackaday.io/project/160180-plasma-cortex-open-source-cpu-in-vhdl				
processor-core	https://github.com/	untested	Steven Hua	RISC	32	32															I	vhdl			Y	N	N	4G	4G	Y	16	32	2018	2018		clean, simple, prob classwork	Quartus pro, basic RISC instructions			
propeller	https://propellerproject		Chip Gracey	RISC	32	32																verilog			Y	yes	N	4G	4G		512	5	2014	2020	https://github.com	original propeller has verilog (FPGA) ISA: op/dd/sss format with predication				
propeller_p8x32	https://www.pa	stable	Chip Gracey	RISC	32	32	kintex-7-3	James Brakef	9498		6	20	160	##	14.7	1.00	0.1	134.8	X	verilog	9	top	Y	yes	N	64K	64K	N	18	4	2016	2020	https://github.com	eight propellers, clocking from uPGA	several FPGA card build files					
qnice-fpga	https://qnice-fp	stable	Bernad Ullmann	RISC	16	16															Y	vhdl	40	quince_cp	Y	yes	N	64K	64K	N	18	4	2020	2020	https://github.com	derived from NICE: http://www.vauxm	PDPI1-like, no byte operations			
qrisc32	https://opencor	alpha	Viccheslav	RISC	32	32	aria-2	James Brakef	3075		A	4	144	##	q13.1	1.00	1.0	46.9	I	system v	8	qrisc32	Y	yes	N	4G	4G	Y	32	4	2010	2011		qrisc32 wishbone compatible risc core	for PhD thesis					
qs5-ribble	http://www.san	stable	John Ribble	RISC	8	16	kintex-7-3	James Brakef	468		A		135	##	14.7	0.33	1.0	95.3	X	verilog	1	qs5 mix	Y	N	256	32K	Y						1998	1999		used in his class, also uses eP32				
r32v2020	https://github.com/douga		Doug Gilliland	RISC																	Y	vhdl	14	r8	Y	asm	N	64K	64K	N	35	16	2019			huge download, canceled				
r8-core	https://github.com/victorp		Victor O. Costa	RISC	16	16															Y	vhdl	16	r8	Y	asm	N	64K	64K	N	35	16	2019			university project, doc in portuguese	expanded R8 ISA			
rtfor64	https://opencor	alpha	Robert Finch	RISC	64	32															X	verilog	63	rtfor64	Y	Y	Y	4G	4G	Y	105	2	96	9	2005	2013		16 register sets, inst & data cache, me	ISA not complete, core runs	
rcpu	https://github.com/redfash		redfash00	RISC	8	16															L	verilog	5	rcpu	Y	yes	N	4K	4K	Y	6		2019	2019	https://github.com	verilog implementation of Python emulator, six 16-bit registers				
risc_core_1	https://opencor	planning	Manuel Imhof	RISC	16	16	kintex-7-3	James Brakef	349		6	1	526	##	14.7	0.67	3.0	336.8	X	B	vhdl	13	rcpu	Y	asm	N	1K	1K		8	4	2001	2009		Harvard arch, thesis project	derived clocks: estimated derating				
risc_uw_dnn	https://github.com/Shiche		Niklas Qirio	risc	32	32															I	Y	system v	98	cpu	Y	asm	N	4G	4G	Y	28	32	2022	2023	https://github.com	real-time device & recognizing handw	senior project at UW, MIPS derivative (WISC-SP		
risc0	https://sourcef	beta	Justin Wharo	risc	32	32	kintex-7-3	James Brakef	1186		6	4	6	110	##	14.7	0.67	1.0	61.9	X	verilog	8	RISCO	Y	yes	N	4G	4G	Y	28	32	2021	2018	https://people.inf	minimalist Wirth, education tool	Lola: https://people.inf.ethz.ch/wirth/Lola/ndr				
risc16	https://github.com/	stable	Bruce Jacob	RISC	16	16															vhdl	12	sc	Y	yes	N	64K	64K	N	9	8	2000	2015	https://user.eng	single cycle, pipeline & OO variants	Little Computer (LC-896) derivative				
risc16_archer	https://github.com/simulation		Alexander Archer	RISC	16	16	zuSe	James simulation only													vhdl	7	cpu	Y	yes	N	64K	64K	N	14	8	2019			inspired by the ARM7 ISA					
risc16_astro	https://www.astro	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	1936	392	6	4	213	##	v21.1	1.00	1.0	109.9	ILX	verilog	8	RISC5Top	Y	yes	Y	4G	4G	Y	16	2013	2017	https://www.astro	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry						
risc5	http://www.pro	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakef	1936	392	6	4	213	##	v21.1	1.00	1.0	109.9	ILX	verilog	8	RISC5	Y	yes	Y	4G	4G	Y	16	2013	2017	https://www.astro	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry						
risc5	http://www.pro	beta	Niklaus Wirth	RISC	32	32	zu-2e	James Brakef	2001	392	6	4	177	##	v20.1	1.00	1.0	88.3	ILX	verilog	8	RISC5	Y	yes	Y	4G	4G	Y	16	2013	2017	https://www.astro	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry						
risc5	http://www.pro	beta	Niklaus Wirth	RISC	32	32	kintex-7-3	James Brakef	2441																															

url_repo	opencores or primary link	status	author	style / clone	data size	inst #	FPGA	report	com	LUTs	DFI	mults	blk ram	F max	date	tool ver	MIPS /inst	clk/inst	KIPS /LUT	ven dor	SOC	src code	#src files	top file	doc	tool chain	flg pt	max data	max inst	byte adrs	# inst	adr mod	# reg	pipe	start year	last revs	secondary web link	note worthy	comments	
thor	https://opencores.org/primary-link	mature	Robert Finch	RISC	64	16	zu-5e	James WIP		90000					##	v21.1	2.00	1.0				system v	27	thor2021	Y	asm	Y	16E	16E	Y	64		2015	2021	https://github.com	Thor-S: L1 & L2 caches, GP float & vec	plans for more features, eventually 2M LUTs			
thor	https://opencores.org/primary-link	mature	Robert Finch	RISC	32	32		Robert Finch		210000			306									verilog		thor	Y	asm	Y	4G	4G	Y	64		2015	2023	https://github.com	Thor 2015, 2021-3 docs	variable length instructions			
thor	https://opencores.org/primary-link	mature	Robert Finch	RISC	64	32		Robert Finch		210000			306									verilog		thor2	Y	asm	Y	4G	4G	Y	64		2015	2023	https://github.com	Thor-2: L1 & L2 caches, GP float & vec	96-bit registers			
thor	https://opencores.org/primary-link	mature	Robert Finch	RISC	64	16		Robert Finch		210000												verilog		thor5	Y	asm	Y	4G	4G	Y	64		2015	2023	https://github.com	Thor-S: L1 & L2 caches, GP float & vec	plans for more features, eventually 2M LUTs			
tigll_cpu		stable	Cleiton Juffo	RISC	64	16	kintex-7-3	James Brakef		636		6		455	##	v21.1	0.67	4.0	119.7	X		verilog	24	cpu	Y	N	Y	64K	64K	Y	16		2013	2013		course project, not pipelined	no LUT RAM for reg file			
tim	https://github.com/ben-rim		Ben Marshall	RISC	32	8	zu-3e	James	degenerate synthesis			6			##	v21.1	0.33	3.0				vhdl	15	top	Y	Y	Y	4G	4G	Y	50		2014	2015		TIM: Tiny Instruction Machine, variable length inst				
tiny_soc			Ezra Thomas	RISC	8	16															Y	verilog	16	top	Y	asm	N	Y	64K	64K	Y	44	16		2020	https://ezrasobol.com	small cpu with VGA	Includes GPU (char gen)		
tiny64	https://opencores.org/primary-link	stable	Ulrich Riedel	RISC	32	32		James Brakef		874			189	##			1.00	2.0	107.9	X		vhdl	6	tinyx	Y						14	8	2004	2007		data size from 32 to 64 bits	micro-coded sub-ops			
tinycpu	https://opencores.org/primary-link	alpha	Jordan Earls	RISC	8	8	aria-2	James Brakef		136		A		384	##	q13.1	0.17	2.0	235.5	IX		vhdl	2	tinycpu	asm	N	N	1K	1K		12	4	2012	2012		MIPS/inst reduced due to few inst				
tinyisa	https://github.com/dillon		Dillon Hight	RISC	32	32																verilog	49	cpu	Y	N	N	4G	4G	Y	13	32		2019			very small ISA with multiple, pipelined & with forwarding implementations			
tiny-riscv	https://github.com/hushuo		Huoyuank Shon	RISC	32	32																verilog	35	riscv_top	Y	N	N	4G	4G	Y	24	32		2019			course work, reduced risc-v, 24 inst, four variations: cache, multi-queue, pipeline & sing	data width 12 bits and up, no data memory		
totalcpu	https://github.com/alpha	untested	Colin Riley	RISC	12+12	12						6	1	149	##		0.33	3.0	71.7	X		verilog	20	cpu_top	Y	N	N	4G	4G	Y	16		2007	2009		Test Processing Unit. Or Terrible Processor	Originally a simple 16-bit CPU in VHDL for edu			
tpu	https://github.com/alpha	stable	Warren Toomey	RISC	16	16	atrix-7-3	James	AK LUT	6748		6	1	1	##		0.67	2.0			I	vhdl	16	cpu_top	Y	N	N	64K	64K	Y	16		2016	2016	https://dromedary.com	data width 12 bits and up, no data memory				
ucode_cpu	http://minnie.lu	stable	Reed Foster	RISC	16	16		James	512 LUT	933		6		118	##		0.33	2.0	20.8	X		vhdl	29	core	Y	asm	N	256	64K	Y	12	2	7	2016	2017	https://github.com	36 tutorials on uCPuVHDL	using mCpUV2.1 of 3 upwards compatible des		
up1232	https://github.com/alpha	stable	Sanadito de Pablo	RISC	8	16	kintex-7-3	James Brakef		220		6		244	##		0.67	4.0			X	vhdl	3	up1232a	Y	N	N	64K	64K	Y	3	32	2000	2000		bare core, prog size 4K to 64K	description in source files			
urisc	http://www.ate	errors	Farhad Mavaddat	RISC	16	16	kintex-7-3	James	missing module						##		0.67	1.0				vhdl	31	urisc	Y	Y	N	64K	64K	N	1		1987	2012	https://cs.uwaterloo.ca	Ultimate Reduced Inst Set Computer	Un. Of Waterloo			
verilog-harvard	https://github.com/jaywo		Jae-Won Chung	RISC	16	16	zu-3e	James	multi-	165	96	6		250	##	v21.1	0.67	1.0	1015	X		verilog	7	cpu02	Y	N	N	64K	64K	N	23	4	2019	2019		multi-driven nets	multi-queue CPU that has an IPC of 1			
verilog-harvard	https://github.com/jaywo		Jae-Won Chung	RISC	16	16	zu-3e	James	multi-driven net			6			##	v21.1	0.67	1.0		X		verilog	7	cpu03	Y	N	Y	64K	64K	N	23	4	5	2019	2019		multi-driven nets	5-stage pipelined CPU, same for cpu4 thru cpu5		
verilog-harvard	https://github.com/jaywo		Jae-Won Chung	RISC	16	16	zu-3e	James	multi-driven net			6			##	v21.1	0.67	1.0		X		verilog	7	cpu04	Y	N	Y	64K	64K	N	23	4	5	2019	2019		multi-driven nets	data forwarding from the ALU		
verilog-harvard	https://github.com/jaywo		Jae-Won Chung	RISC	16	16	zu-3e	James	multi-driven net			6			##	v21.1	0.67	1.0		X		verilog	7	cpu05	Y	N	Y	64K	64K	N	23	4	5	2019	2019		multi-driven nets	Branch prediction with a BTB with 2-bit saturat		
verilog-harvard	https://github.com/jaywo		Jae-Won Chung	RISC	16	16	zu-3e	James	multi-driven net			6			##	v21.1	0.67	1.0		X		verilog	7	cpu06	Y	N	Y	64K	64K	N	23	4	5	2019	2019		multi-driven nets	tournament branch predictor		
verilog-harvard	https://github.com/jaywo		Jae-Won Chung	RISC	16	16	zu-3e	James	multi-driven net			6			##	v21.1	0.67	1.0		X		verilog	7	cpu07	Y	N	Y	64K	64K	N	23	4	5	2019	2019		multi-driven nets	Memory latency parameter		
verilog-harvard	https://github.com/jaywo		Jae-Won Chung	RISC	16	16	zu-3e	James	multi-driven net			6			##	v21.1	0.67	1.0		X		verilog	7	cpu08	Y	N	Y	64K	64K	N	23	4	5	2019	2019		multi-driven nets	instruction cache and data cache		
verilog-harvard	https://github.com/jaywo		Jae-Won Chung	RISC	16	16	zu-3e	James	multi-driven net			6			##	v21.1	0.67	1.0		X		verilog	9	cpu09	Y	N	Y	64K	64K	N	23	4	5	2019	2019		multi-driven nets	DMA module and its interrupt mechanism		
verilog-harvard	https://github.com/jaywo		Jae-Won Chung	RISC	16	16	zu-3e	James	multi-driven net			6			##	v21.1	0.67	1.0		X		verilog	10	cpu10	Y	N	Y	64K	64K	N	23	4	5	2019	2019		multi-driven nets	DMA interleaved with instructions that access t		
verilog-harvard	https://github.com/jaywo		Jae-Won Chung	RISC	16	16	zu-3e	James	multi-	171	6	357	##	v21.1	0.67	1.0	1399	X				verilog	5	cpu01	Y	N	N	64K	64K	N	23	4	2019	2019		multi-driven nets	single queue CPU that has an IPC of 1			
verilog-harvard	https://github.com/jaywo		Jae-Won Chung	RISC	16	16	zu-3e	James	multi-			6			##	v21.1	0.67	1.0		X		verilog	74	cpu1	Y	N	N	64K	64K	N	23	4	2019	2019		ten implementations of increasing soc	minimizing memory & test bench RTL			
vespa	http://www.ardc	untested	David J. Lijia	RISC	32	32																verilog			Y	asm	N	4G	4G	N	16	32	2005	2005		from book: Designing Digital Computer Systems with Verilog 0-521-82866-X, Un. Minn				
vhdl-processor	https://github.com/lazyor		Anurag Saha Roy	RISC	8	16			incomplete source code													vhdl	8	processor	Y	N	N	256	256		16		2019			"generic 8-bit processor"	no memory, just IO locations			
vhdl-simple-up	https://github.com/alpha	untested	Pietro Loreface	RISC	16	16	aria-2	James	ran out of memory		A				##	q18.0	0.67	1.0				vhdl	10	processor	Y	N	N	64K	64K	N	16	2014	2014		simple processor using VHDL for logic	based on Gray's xsoc				
vhdl-simple-up	https://github.com/alpha	untested	Pietro Loreface	RISC	16	16	kintex-7-3	James	ran out of memory						##		0.67	1.0				vhdl	10	processor	Y	N	N	64K	64K	N	16	2014	2014		simple processor using VHDL for logic	based on Gray's xsoc				
vrisc	https://github.com/jayval		Jay Valentine	RISC	32	32																vhdl	21	processor	Y	N	Y	4G	4G	Y	37	6	32	2017			little-endian Harvard architecture RISC	simple caches		
whitebeard	https://github.com/Megat		Vuk Dordevic	risc	8	16	cyclone-3														I	vhdl	cpu			Y	N	4G	4G	Y	20	2	8	2022	2023		simple endian, shift ops, schematic capt	ISA doc only on github web page		
wisc-sp13	https://github.com/alpha	stable	Shyamal H Anadkat	RISC	16	16																verilog			Y	N	64K	64K	N	8	2007	2017		CS 552 term project : functional design of a microprocessor called the WISC-SP13						
wisc-sp13	https://github.com/alpha	stable	Prayag Bhakar	RISC	16	16																verilog			Y	N	64K	64K	N	8	2007	2021		CS 552 term project : functional design of a microprocessor called the WISC-SP13						
x9	https://github.com/vehh		Simon Zhang	RISC	8	9																system v	24	top level	Y	asm	N	256	256	Y	13	16	2016	2017		9-bit processor: 4:1:4 op-code, R0, R1 fields				
xgate	https://opencores.org/primary-link	alpha	Robert Hayes	RISC	16	16	kintex-7-3	James Brakef		2778		6	159	##		14.7	0.67	1.0	38.3	X		verilog	7	xgate_top	Y	N	N	64K	64K	Y	42		2009	2013		high pin count	FreeScale XGATE co-processor compatible			
xr16	https://github.com/alpha	stable	Jan Gray	RISC	16	16	kintex-7-3	James Brakef		273		6	263	##		14.7	0.67	1.0	644.8	X		verilog	4	xr16	Y	N	N	64K	64K	Y	16	1999	2001	https://github.com	handcrafted instruction set	tool FPGA P&R, speed mode better				
xr16	https://github.com/alpha	stable	Jan Gray	RISC	16	16	zu-2e	James	needs	346		6	282	##		v20.1	0.67	1.0	547.0	X		verilog	4	xr16	Y	N	N	64K	64K	Y	16	1999	2001	https://github.com	handcrafted instruction set	tool FPGA P&R, speed mode better				
xsoc	http://www.fage	stable	Jan Gray	RISC	16	16	kintex-7-3	James	very si	373		6			##		0.67	1.0				verilog	16	xsoc	Y	Yes	N	N	64K	64K	Y	16	4	16	2000	2001		very compact, bare core	similar to x16	
xthundercore	https://github.com/cadence		fensicella/cadence	RISC	16	16	proprietary															proprietary			Y	Yes	N	N	64K	64K	Y	16	4	16	2000	2001		upward compatible Family, sliding reg	ASIC usage, TIE tool generates RTL & software t	
wiscu	https://opencores.org/primary-link	alpha	Jurgen Defurne	RISC	32	32	spartan6-	James Brakef		391		6	2	193	##		14.7	1.00	1.0	243.7	X	Y	vhdl	25	system_4k	Y	N	Y	4G	4G	Y	46	16	5	2014			Gadget Factory Forum thread	in debug, no comments, mostly in simulation	
wulak25soc	https://opencores.org/primary-link	mature	Dan Gisselquist	RISC	32	32	spartan6-	James Brakef		356		6	4	25	87	##		14.7	1.00	1.0	110.0	X	Y	vhdl	35	toplevel	Y	N	N	4G	4G	Y	20	16	5	2015			Experimental Unstable CPU	uses ZIP CPU
yard-1	https://github.com/alpha	alpha	Brian Davis	risc	32	16															LX	vhdl	38	ylia core	Y	N	N	4G	4G	Y	60	16	2							

up_all_sort	opencores or primary link	status	author	style / clone	data	year	FPGA	report	com	LUTs ALLUT	Dff	LUT2	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src doc	src code	#src files	top file	doc	tool chain	flg pt	max dat	max ins	byte adrs	# ins	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments				
riscv_humming	https://github.com/riscv-humming	stable		riscv-clone	32	32	kintex-7-3	James Brakfeld		14119		6	32	62	##	14.7	1.00	1.0	4.4	X	Y	verilog	141	e203_soc	5		Y	Yes	N	4G	4G	Y	32	2016	2022	https://github.com/riscv-humming	e200 has opensource	also have a chip						
riscv_humming	https://github.com/riscv-humming	untested		riscv-clone	32	32															Y	verilog			Y	Yes	N	4G	4G	Y	32	2017	2022	https://github.com/riscv-humming	AKA e200, Chinese	software tools take 80MB								
riscv_ibex_low	https://github.com/riscv-ibex-low	stable	Philipp Wagner	riscv-clone	32	32															Y	system v	27	ibex_core	Y	Yes	N	4G	4G	Y	32	2020	2023	https://www.lowrisc.org	AKA zero-riscy, also see pulp	four performance levels, several tapeouts								
riscv_jive	https://github.com/riscv-jive		Frédéric REQUIN	riscv-clone	32	32															Y	verilog	19	jive_cpu	Y	Yes	N	4G	4G	Y	32		2018							Size-Optimized Microcoded RISC-V CP	16-bit ALU			
riscv_kian	https://github.com/riscv-kian			riscv-clone	32	32															Y	verilog	17	kianv	Y	Yes	N	4G	4G	Y	32		2021							very simple riscv cpu/soc one single file implementation				
riscv_lattice	https://www.lattice.com	stable	Lattice Semi	riscv-clone	32	32	machXO3	Lattice Semi		1507		4	4	60	##		1.00	1.0	39.8	L	Y	scala			Y	Yes	N	4G	4G	Y	32	5	2017							RV32I ISA, 5 stage pipeline, configured & generated using Lattice Propel				
riscv_lowrisc	https://www.lowrisc.org		Eric Bradbury	riscv-clone	32	32															Y	scala			Y	Yes	N	4G	4G	Y	32		2021							version 0.4-lowRISC with tagged memory and minior core				
riscv_microsemi	https://github.com/riscv-microsemi	stable	Microsemi	riscv-clone	32	32	polarfire	microsemi		8614		4	2	10	122	L11.8	1.00	1.0	14.2		Y	proprietary			Y	Yes	N	4G	4G	Y	32	2016	2018	https://www.microsemi.com	is encrypted IP	has caches								
riscv_minerva	https://github.com/riscv-minerva		lambdacore	riscv-clone	32	32															Y	proprietary			Y	Yes	N	4G	4G	Y	32	6	2020							microarchitecture of Minerva is largely inspired by the LatticeMico32 processor				
riscv_minimax	https://github.com/riscv-minimax		Graeme Smecher	riscv-clone	32	32	KU060	Graeme Smecher		423	61	6			200	##	v22.2	1.00	4.0	118.2	X	Y	verilog	2	minimax	Y	Yes	N	4G	4G	Y	32	2022	2023								LUT count comparisons with other riscv	most 32-bit insts microcoded, limited 16-bit ISA	
riscv_myth	https://github.com/riscv-myth		Kubiran Karakarn	riscv-clone	32	32																			Y	Yes	N	4G	4G	Y	32													
riscv_n_chi8p	https://github.com/riscv-n_chi8p		misha keshivshvili	riscv-clone	32	32																			Y	Yes	N	4G	4G	Y	32		2023							simple RV32I on Tang Nano 9K	video: Tang Nano & LCD doing Chip-8 games			
riscv_narxisc	https://github.com/riscv-narxisc		Charles Papon?	riscv-clone	32	32	artix7	Charles Papon?		13300		6			155			1.00	0.4	29.1			scala			Y	Yes	N	4G	4G	Y	32		2022							00e execution w/ reg renaming, Superscalar2 decode, 3 execution units, 2 retires, 2.9			
riscv_neorv32	https://github.com/riscv-neorv32	stable	Stephen Nolting	riscv-clone	32	32	cyclone-10	Stephen ri fpg		848		4	111	##	q19.1	1.00	4.0	32.7	AL	Y	vhdl	25	neorv32_t	Y	Yes	N	4G	4G	Y	32	2020	2021								very well documented, customizable many peripherals, LUT counts for all variants				
riscv_niosv	https://www.intel.com	proprietary	Intel	riscv-clone	32	32	agilex	intel	fastest	1509		A	2	566	##	q21.3	1.00	1.0	375.2	I	Y	proprietary			Y	Yes	N	4G	4G	Y	32	5	2021							free license, small inst & data men	RV32IA spec, M20K for reg file, interrupts			
riscv_niosv	https://www.intel.com	proprietary	Intel	riscv-clone	32	32	stratix-10	intel	fastest	1580		A	2	362	##	q21.3	1.00	1.0	229.1	I	Y	proprietary			Y	Yes	N	4G	4G	Y	32	5	2021							free license, small inst & data men	RV32IA spec, M20K for reg file, interrupts			
riscv_niosv	https://www.intel.com	proprietary	Intel	riscv-clone	32	32	aria-10	intel	fastest	1375		A	2	306	##	q21.3	1.00	1.0	222.3	I	Y	proprietary			Y	Yes	N	4G	4G	Y	32	5	2021							free license, small inst & data men	RV32IA spec, M20K for reg file, interrupts			
riscv_noel	https://www.gaisler.com		gaisler	riscv-clone	32	32															IX	Y	vhdl	1	noel	Y	Yes	N	4G	4G	Y	32		2021							many config options	32 & 64-bit, software tools, bit files		
riscv_orca	https://github.com/riscv-orca		VectorBlox	riscv-clone	32	32	stratix-5	vectorblox		1082		A	7	244	##	14.7	0.98	1.0	221.0	I	Y	vhdl	13	orca	Y	Yes	N	4G	4G	Y	32	2016	2022								RV32IM			
riscv_paranut	https://github.com/riscv-paranut		Alexander Bahle	riscv-clone	32	32																			Y	Yes	N	4G	4G	Y	32		2022							SIMD vct & siml multi-threading in	Efficient embedded Sys group Un of Applied Sciences A			
riscv_pervical	https://github.com/riscv-pervical		ArTeCS (Un Madrid)	riscv-clone	64	32	kintex7	ArTeCS	largest	57129	27996	6			50		v20.2	1.00	2.0	0.4	X	Y	system v	60		Y	Yes	N	16E	16E	Y	32	2017	2022	https://github.com/riscv-pervical	Open-Source Post RISC-V core with Oure Capability, cave(Aria Ariane) derivative								
riscv_piccolo	https://github.com/riscv-piccolo	untested	BlueSpec	riscv-clone	32	32																			Y	Yes	N	4G	4G	Y	32	3	2018	2019								RISC-V CPU, simple 3-stage pipeline, for low end applications (e.g., embedded, IoT), w		
riscv_picom32	https://github.com/riscv-picom32	beta	Clifford Wolf	riscv-clone	32	32	xcku3p-3	Clifford small		761	442	6			769	##	v16.2	1.00	3.0	336.8	X	Y	verilog	1	picomv32	Y	Yes	N	4G	4G	Y	32	2016	2022	https://github.com/riscv-picom32	minimal features, soc options	designed for minimum LUTs							
riscv_picom32	https://github.com/riscv-picom32	beta	Clifford Wolf	riscv-clone	32	32	xcku3p-3	Clifford large		2019	1085	6			769	##	v16.2	1.00	3.0	327.0	X	Y	verilog	1	picomv32	Y	Yes	N	4G	4G	Y	32	2016	2022	https://github.com/riscv-picom32	minimal features, soc options	designed for minimum LUTs							
riscv_picom32	https://github.com/riscv-picom32	beta	Clifford Wolf	riscv-clone	32	32	GW1NR-9	Jean-L small		2764	1833	4			8	27	##		1.00	3.0	3.3	X	Y	verilog	1	picomv32	Y	Yes	N	4G	4G	Y	32	2016	2022	https://www.cnxk.com	minimal features, soc options	https://github.com/speed/TangNano-9K-exam						
riscv_picom32	https://github.com/riscv-picom32	beta	Clifford Wolf	riscv-clone	32	32	GW1NR-9	Jean-L large		8594	5278	4	2	32	27	##		1.00	3.0	1.0	X	Y	verilog	1	picomv32	Y	Yes	N	4G	4G	Y	32	2016	2022	https://www.cnxk.com	minimal features, soc options	includes all peripherals							
riscv_picom32	https://github.com/riscv-picom32	beta	Clifford Wolf	riscv-clone	32	32	kintex-U0	Clifford small		761	442	6			450	##	v16.2	1.00	3.0	198.9	X	Y	verilog	1	picomv32	Y	Yes	N	4G	4G	Y	32	2016	2022								minimal features, soc options	LUTs & Fmax for Kintex, Virtex & UltraScale+	
riscv_pito	https://github.com/riscv-pito		Hossein Askari	riscv-clone	32	32	CU102	Hossein	include	201079		6	##	###	254	##						X	system v	31	rv32_core	Y	Yes	N	4G	4G	Y	32	8	2020	2022	https://barvin.ru	RISC-V Barrel Processor for Deep Neu	has NN accelerator						
riscv_potato	https://github.com/riscv-potato	beta	Kristian Skordal	riscv-clone	32	32	kintex-7-3	James Brakfeld		2467		6			116	##		14.7	1.00	1.0	47.1	X	B	vhdl	24	pp_core	Y	Yes	N	4G	4G	Y	30	2014	2020								risc-v interger only, no mult	"rocket-core" version at risc.org
riscv_pulpino	https://github.com/riscv-pulpino	untested	Andreas Kurth	riscv-clone	32	32	aria-2	James missing files				A			##	q18.0								Y	Yes	N	4G	4G	Y	32	2015	2020	http://www.pulp-europe.eu	pulpissimo is single core "pulp" with inter	in non-risc ISA expansion									
riscv_reboot	https://github.com/riscv-reboot	pre alpha	Robert Baruch	riscv-clone	32	32																			Y	Yes	N	4G	4G	Y	45	32	2020							work in progress, has 60 minute video on design issues				
riscv_reindeer	https://github.com/riscv-reindeer	untested	pulsarain.com	riscv-clone	32	32						AL													Y	Yes	N	4G	4G	Y	45	32	2018	2020	https://riscv.org/2/	RISC-V contest prize								
riscv_reonv	https://github.com/riscv-reonv		Lucas Castro	riscv-clone	32	32	spartan-6	Wajih Yousef		3370		6			133			1.00	1.0	39.4			verilog	54	riscboy_fp	Y	Yes	N	4G	4G	Y	45	32	2018	2021	https://www.hindolight.com	Lightweight Cryptographic Instruction	risc-v version on Leon3 tools						
riscv_riscboy	https://github.com/riscv-riscboy		Luke Wren	riscv-clone	32	32																			Y	Yes	N	4G	4G	Y	45	32	2018	2021								portable games console design, PCB dsqn, see riscv_hazard385		
riscv_rocket	https://github.com/riscv-rocket	scala	Andrew Waterman	riscv-clone	32	32															Y	scala			Y	Yes	N	4G	4G	Y	32	2015	2018								Series of 16 tutorials on up design, w			
riscv_rpu	https://github.com/riscv-rpu	untested	Colin Riley	riscv-clone	32	32	artix-7	Colin Riley		3291		6	12	1	100	##	14.7	1.00	1.0	30.4			vhdl	14	core	Y	Yes	N	4G	4G	Y	32	2015	2020	http://rubs.dominic	Series of 16 tutorials on up design, w	RPU up, TPU now discarded							
riscv_rsd	https://github.com/riscv-rsd		Susumu Mashimo	riscv-clone	32	32	zynq	Susumu Mash		28166		6			90			1.00	1.0	3.2			system verilog		Y	Yes	N	4G	4G	Y	32	2018	2020								RISC-V out-of-order superscalar proce			
riscv_rtd4	https://github.com/riscv-rtd4	mature	microsemi	riscv-clone	32	32																			Y	Yes	N	4G	4G	Y	32	2018	2020	https://github.com/riscv-rtd4	risc-v out-of-order superscalar proce	can be synthesized for small FPGAs								
riscv_rudolv	https://github.com/riscv-rudolv		Jörg Mische	riscv-clone	32	32	kintex-7-3	Jörg Mische		345		6			200	##		1.00	1.0	36.3	X	Y	vhdl	4	pipeline	Y	Yes	N	4G	4G	Y	32	5	2021							based on rocket chip			
riscv_rv01_core	https://opencores.org/riscv-rv01-core	stable	Stefano Tonello	riscv-clone	32	32	kintex-7-3	James Brakfeld		1597		4	62	130	##	14.7	1.00	1.0	9.7	X	Y	vhdl	65	rv01_selft	Y	Yes	N	4G	4G	Y	32	2015	2017								risc-v processor for real-time system			
riscv_rv16oc	https://github.com/riscv-rv16oc	untested	Roa Logic BV	riscv-clone	32	32	aria-2	James Brakfeld				A			##	q18.0																												

_up, all_soft folder	opencores or primary link	status	author	style / clone	year first	year last	FPGA	reporter	com ents	LUTs ALLUT	Dff	LUT? mults	blk max	F max	data date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	U OS	src code	#src files	top file	U OS	tool chain	flg ptg	max data	max inst	byte adrs	adr max	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments							
leon2	https://github.com/leon2	stable	Jiri Gaisler	SPARC	32	32	cyclone-1	Klas Westerlund	7554			4	42	50	##		1.00	1.0	6.6	I	vhdl	90	leon	Y	yes	Y	4G	4G	Y		64	5	1999	2003	https://en.wikipedia.org/wiki/Leon2	LUT #s from Nios vs Leon2 comparison	https://www.gaisler.com/index.php/products/leon2								
leon3	https://www.gaisler.com/leon3	stable	Jiri Gaisler, Jan Anders	SPARC	32	32	kintex-7	Jiri Gaisler	2920			6		183			1.00	1.0	62.7	AIIX	Y	verilog	100s	leon3x	Y	yes	Y	4G	4G	Y		64	7	2003	2021	https://en.wikipedia.org/wiki/Leon3	customized for ~50 FPGA boards,	https://www.gaisler.com/index.php/products/leon3							
openpilot	https://github.com/openpilot	difficult	mmcklew	SPARC	32	32	kintex-7	James Brakel	52845			6	8	59	56	##	14.7	1.00	1.0	2.1	IX	Y	verilog	136	c1_top	Y	yes	Y	4G	4G	Y		64	2015	2019	https://en.wikipedia.org/wiki/OpenSPARC_T1	reduced version of OpenSPARC T1	both FPGA & ASIC, very many source files							
s1_core	https://opencores.org/view,src,s1_core	stable	Fabrizio Fazzino et al	SPARC	64	32	kintex-7	James Brakel				6				##	14.7	2.00	1.0			Y	verilog	263	w1_top	Y	yes	Y	4G	4G	Y		32	2007	2012	https://en.wikipedia.org/wiki/OpenSPARC_T1	huge source file count	Vivado run							
sparc540c	https://opencores.org/view,src,sparc540c	alpha	Dmitry Rozhddestvenski	SPARC	64	32	kintex-7	James Brakel				6				##	14.7	2.00	1.0			Y	verilog	263	w1_top	Y	yes	Y	4G	4G	Y		32	2009	2010	https://en.wikipedia.org/wiki/OpenSPARC_T1	copywrite: experimental use	in progress with no progress							
temlib	http://temlib.org	stable		SPARC	32	32	kintex-7	James Brakel	2579			6	32	111	##	14.7	1.00	1.0	43.1	X	vhdl	48	mcu_simple	Y	yes	Y	4G	4G	Y		64	2013	2015				has caches								
temlib	http://temlib.org	stable		SPARC	32	32	kintex-7	James Brakel	3730			6	5	111	##	14.7	1.00	1.0	29.8	X	vhdl	48	tpu_simple	Y	yes	Y	4G	4G	Y		64	2013	2015				options for fltg-pt, pipeline, mul & div config								
amic-0	https://github.com/amic-0	stable	Alberto Moriconi	stack	32	8	zu-3e	James Vivado	622	357	6			250	##	22.1	1.00	1.0	401.9		vhdl	8	processor	Y	yes	Y	4G	4G	Y							based on mic-1 by Andrew Tanenbaum									
hive	https://opencores.org/view,src,hive	stable	Eric Wallin	stack	32	16	aria2	James Brakel	1420			A	8	24	283	##	q13.1	1.00	1.0	199.4	ILX	verilog	1	hive_core	Y	N					N	40	10	8	2013	2015	https://en.wikipedia.org/wiki/Hive	4 symmetrical stacks, eight threads via pipeline barrel							
m17	http://users.ece.cmu.edu/~m17	asic	Philipp Koopman	stack																	proprietary															chapter 4.3 in Koopman	6600 gate ASIC								
minicpu	http://www.cs.hawaii.edu/~minicpu	stable	Hirotsugu Nakano	stack	16	5	kintex-7	James Brakel	433			6	1	1	128	##	14.7	0.33	1.0	97.7	X	verilog	7	minicpu	Y	yes	N	4K	4K	N	26			2008	2018	https://en.wikipedia.org/wiki/Minicpu	uses Flex, Bison & Perl to create gcc compiler								
minicpu-s	https://github.com/minicpu-s	stable	Michael Morris	stack	16	8	kintex-7	James Brakel	147			6		741	##	14.7	0.67	28.0	120.6	X	verilog	2	both	Y	yes	N					33			2012	2013	https://en.wikipedia.org/wiki/Minicpu-s	separate source for each CPLD chip, ufits (2) XC9500 CPLD @ 71.4 MHz								
mproz	http://www.bittl.com/mproz	stable	K. Lee	stack	16	16	kintex-7	James Brakel				6				##	14.7	1.00	1.0			Y	asm	N					32K						1999	2007	https://en.wikipedia.org/wiki/Mproz	* J. schematics, also mproz3							
pancake	https://people.ece.cmu.edu/~pancake	stable	Bruce Land	stack	16	5	kintex-7	James Brakel	441			6	1	1	128	##	14.7	0.67	1.0	194.8	X	verilog	7	de2_minid	Y	yes	N	4K	4K	31				2010	2014	https://www.cs.hawaii.edu/~pancake	The Pancake Stack Machine derived fr	Cornell ECES760							
spu-mark-ii	https://github.com/spu-mark-ii	WIP	Felix Queißner	stack	16	16															vhdl	17	scu	Y	yes	N	64K	64K	Y	34			2020	2022	https://github.com/spu-mark-ii	micro-code ISA stack machine	ISA at doc/specs/spu-mark-ii.md								
stack-cpu	https://github.com/stack-cpu	stable	Ariët Ottens	stack	16	16															vhdl	2	cpu	Y	yes	N	64K	64K	N	23						2017	2017	https://github.com/stack-cpu	3 or 4 stacks, load/store with stack de	xilinx block RAM					
tiny_cpu	http://www.cs.hawaii.edu/~tiny_cpu	errors	K. Nakano	stack	16		kintex-7	James Brakel				6				##	14.7	0.66	3.0		IX	verilog	11	DE2_TINY1	Y	yes	N	4K	4K							2007	2009	http://www.cs.hawaii.edu/~tiny_cpu	different from tinycpu	uses Flex, Bison & Perl to create gcc comp					
the12X_12up	https://github.com/the12X_12up	alpha	James Brakel	stack/acc	12	12	kintex-7	James Brakel	972			6	1	1	123	##	14.7	0.50	1.0	63.3	X	vhdl	2	the12X_12	Y	yes	N	4K	4K	N	54	64	1	2015		https://github.com/the12X_12up	combo stack/accumulator design	load/store arch, not optimized							
aquarius	https://opencores.org/view,src,aquarius	stable	Thorn Aitch	SuperH-2	32	16	zu-3e	James Vivado	3563	1384	6	2	16	147	##	22.1	1.00	1.0	41.2	ILX	verilog	21	top	Y	yes	N	4G	4G	Y							2003	2015	http://Op.org/1-cd	clone of Hitachi SH-2	project seems to have stalled					
sy0800	https://opencores.org/view,src,sy0800	stable	Thorn Aitch	SuperH-2	32	16	kintex-7	James Brakel	4071			6	2	10	97	##	14.7	1.00	1.0	23.7	ILX	verilog	21	top	Y	yes	N	4G	4G	Y							2003	2015	http://Op.org/1-cd	clone of Hitachi SH-2	project seems to have stalled				
sys0800	https://github.com/sys0800	stable	Zoltan Pekic	TMS0800	4	12															vhdl	26	sys0800	Y	yes	N	Y	12	512						2019	2020	https://hackaday.io/project/111111-sys0800	calculator chip, both TI Datamath and	256x52 micro code						
tms1000	https://opencores.org/view,src,tms1000	stable	Nand Gates	TMS1000	4	8															verilog	4	tms1000	Y	yes	N	64K	64K	Y	54						2021	2021	https://github.com/tms1000	Four function BCD calculator chip	used in several TI products					
core9900	https://github.com/core9900	stable	Matthew Hagerty	TMS9900	8	8															vhdl	7	top	Y	yes	N	64K	64K	Y		16					2017		https://github.com/core9900	MSP 9900						
tms9900	https://github.com/dnotta/tms9900	stable	Matthew Hagerty	TMS9900	8	8															vhdl	14	f18a_top	Y	yes	N	64K	64K	Y		16					2019		https://github.com/dnotta/tms9900	F18A is a gaming box, conflicts with C	Tang Nano 9K F18A Clone					
uTTA	http://www.ht-lab.com/uTTA	stable	Hen Tiggeler	TTA	16	16	kintex-7	James Brakel	810			6	1	57	##	14.7	0.67	1.0	47.4	X	vhdl	23	utta_struct	N	asm	N													bad weblink						
bfcpu	http://www.clifford.org/bfcpu	stable	Clifford Wolf	Turing	8	3	zu-3e	James Vivado	387			6		500	##	22.1	0.02	4.0	6.5	X	B	vhdl	4	cw6671	Y	yes	N	64K	64K	Y	8						2003	2003	https://en.wikipedia.org/wiki/Bfcpu	no accum, data pointer and bracketed	internal 1-byte data cache doubles performance				
bfcpu	http://www.clifford.org/bfcpu	stable	Clifford Wolf	Turing	8	3	zu-3e	James Vivado	303			6		500	##	22.1	0.01	4.0	4.1	X	B	vhdl	4	cw6670	Y	yes	N	64K	64K	Y	8						2003	2003	https://en.wikipedia.org/wiki/Bfcpu	no accum, data pointer and bracketed	first implementation, no data cache				
bfcpu	http://www.clifford.org/bfcpu	stable	Clifford Wolf	Turing	8	3	kintex-7	James Brakel	422			6		345	##	14.7	0.01	4.0	2.0	X	B	vhdl	4	cw6671	Y	yes	N	64K	64K	Y	8						2003	2003	https://en.wikipedia.org/wiki/Bfcpu	no accum, data pointer and bracketed	current version & earlier version				
aeMB	https://opencores.org/view,src,aeMB	beta	Shawn Tan	uBlaze	32	32	zu-3e	James Vivado	927	434	6	3	250	##	22.1	1.00	1.0	250.8	ILX	verilog	7	aeMB_cor	Y	yes	N	4G	4G	Y											2004	2009	https://opencores.org/view,src,aeMB	not 100% compatible			
an-noc-mpsoc	https://opencores.org/view,src,an-noc-mpsoc	beta	Shawn Tan	uBlaze	32	32	kintex-7	James Brakel	1018			6	3	131	##	14.7	1.00	1.0	128.5	ILX	verilog	7	aeMB_cor	Y	yes	N	4G	4G	Y											2004	2009	https://opencores.org/view,src,an-noc-mpsoc	choice of lm32, aeMB, mor1lx or or12	full system has network of cores	
an-noc-mpsoc	https://opencores.org/view,src,an-noc-mpsoc	beta	Shawn Tan	uBlaze	32	32	zu-3e	James Vivado	1079			6	3	133	##	22.1	1.00	1.0	308.9	X	Y	verilog	90	aeMB	Y	yes	N	4G	4G	Y											2014	2019	https://opencores.org/view,src,an-noc-mpsoc	choice of lm32, aeMB, mor1lx or or12	full system has network of cores
mb-lite	https://opencores.org/view,src,mb-lite	stable	Tamar Kraneburg	uBlaze	32	32	kintex-7	James Brakel	1164			6	3	1	192	##	14.7	1.00	1.0	165.2	X	Y	verilog	90	aeMB	Y	yes	N	4G	4G	Y							2014	2017	https://opencores.org/view,src,mb-lite	not all instructions implemented	moved everything to work library			
mb-lite-plus	http://www.latech.edu/mb-lite-plus	stable	Huib Arriens	uBlaze	32	32	kintex-7	James Brakel	244			6	2	319	##	14.7	1.00	1.0	1308	X	B	vhdl	34	tumbli	Y	yes	N	4G	4G	Y		32						2010	2012	https://en.wikipedia.org/wiki/Mb-lite-plus	Delft Un. Of Tech. course work	use inferred RAM			
microblaze	https://www.xilinx.com/microblaze	proprietary	Xilinx	uBlaze	32	32	virtex ultr	Xilinx	563			6	1	682	##	1.03	1.0	1248	X		proprietary			Y	yes	opt	4G	4G	Y	86	32	3	2002		https://en.wikipedia.org/wiki/MicroBlaze	MicroBlaze MCS, smallest configuratio	no configuration options, MMU optional								
microblaze	https://www.xilinx.com/microblaze	proprietary	Xilinx	uBlaze	32	32	kintex-7	Xilinx	546			6	1	320	##	1.03	1.0	603.7	X		proprietary			Y	yes	opt	4G	4G	Y	86	32	3	2002		https://en.wikipedia.org/wiki/MicroBlaze	MicroBlaze MCS, smallest configuratio	no configuration options, MMU optional								
mpdma	https://opencores.org/view,src,mpdma	beta	quackwayne	uBlaze	32	32	kintex-7	James Brakel				6				##	14.7	1.00	1.0			Y	perl		Y	yes	N	4G	4G	Y		32						2006	2009	https://opencores.org/view,src,mpdma	Soft MultiProcessor on FPGA	Perl gens * xmp, mhs, mss & ucf files			
myblaze	https://opencores.org/view,src,myblaze	mature	Jian Luo	uBlaze	32	32	kintex-7	James Brakel				6				##	14.7	1.00	1.0			myhdl	15	top	Y	yes	N	4G	4G	Y		32						2010	2013	https://opencores.org/view,src,myblaze	clone, python code generators				
myblaze	https://opencores.org/view,src,myblaze	mature	Jian Luo	uBlaze																																									

uP_all_soft folder	opencores or primary link	status	author	style / clone	data bits	inst bits	FPGA	reporter	com ments	LUTs ALUT	Dff	LUT? mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	SOC	src code	#src files	top file	doc	tool chain	fltg pt	max data	max inst	byte adrs	# inst /inst	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments	
z80soc	https://opencores.org/viewsvn/280	stable	Ronivon Costa	280	8	8	zu-3e	James Brakefield				6				1/1v1	v2.2	0.33	3.0		IX	Y	vhdl	19	top_s3e	Y	yes	N	N	64K	64K	Y				2008	2016		based on Daniel Wallner's T80	
z80soc	https://opencores.org/viewsvn/280	stable	Ronivon Costa	280	8	8	spartan3e	James Brakefield	2474			4	2	19	78	##	14.7	0.33	3.0	3.4	IX	Y	vhdl	19	top_s3e	Y	yes	N	N	64K	64K	Y				2008	2016		based on Daniel Wallner's T80	directory disappeared
complete_8bit	https://www.guywatt.com/2016/01/01/8bit-computer/	stable	Van-Lai Le		8	8	kintex-7-3	James	modified	208		6	1	260	##	14.7	0.33	3.0	137.5	X			vhdl	6	computer	N		N	N	96	128	Y				2015	2015			memory, unit uses block RAM, IO ports pruned
gpu	https://opencores.org/viewsvn/208	stable	Diego A. Idarraga				kintex-7-3	James	errors in source			6				##	14.7	1.00	1.0				vhdl	21	gpu			N	Y							2013	2013			graphic processing unit
pycpu	https://pycpu.wiki	myhdl	Norbert Feurle			8																																https://pycpu.wiki	python hardware processor	
reduceron	https://www.cs.cmu.edu/~reduceron/	stable	Matthew Naylor/Tommy Thorm													##					IX				Reduceron										2008	2018		https://github.com/reduceron/reduceron	hardware for functional programming	red-lava generates the RTL

122 # usable(beta, stable) 1 25 106 295 blank 573 11 542 14 474 verilog 426 non-blank 704 86
50 "B" or "X" of limit 1 1002 712 a 703 vhdli 387 asm 147 Web page DMIPS per instruction en.wikipedia.org/wiki/Instructions_per_second ; community.freesci www.eembc.org/coremark/index.php
MIPS/MHz Pro-rating for data size: 85 zu-3e sys verilog 69 forth 13 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/Instructions_per_second

1-bit	0.04	16-bit	0.67	64-bit	2.00	proprietary	36
4-bit	0.17	24-bit	0.80	Silicon Area equivalents		scala	13
8-bit	0.33	32-bit	1.00	LUTS/DSP48	16:1	schematic	20
12-bit	0.40	48-bit	1.50	LUTS/Block RAM	32:1		

Under the assumption that the core is capable of one instruction per clock

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_up_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older up
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
fltg pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++, --indir; (indir), (indir++), (--indir), (indexed), abs-short/direct page, scaled
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions or web page updates
secondary web link	secondary web address
note worthy	anything special about the design

75	_paper_only
60	educational
25	_weak_start
8	_up_cores
5	in limbo
10	planning
52	simulation
573	main+sim
521	net main
644	total

353	VHDL
399	Verilog
51	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
36	proprietary
13	other
4	Schematics
877	total

418 designs with FOM (KIPS/LUT) results (some duplicates due to multiple FPGA runs)
385 designs with best FOM (likely true measure of # of usable designs)