

url	up_all	opencores	status	author	style	data	size	PGGA	report	com	LUTs	Dff	LUT?	mults	blk	F	date	tool	MIPS	clk	KIPS	ver	src	#src	top	file	doc	tool	chai	flgt	pt	max	max	byte	#	adr	#	reg	start	last	secondary	web	note	worthy	comments							
folder		primary	link		clone	data	size			ments	ALUT				ram	max		ver	/inst	/inst	/KIPS	don	code	files	file	doc	chai	flgt	pt	max	max	byte	#	adr	#	reg	year	revis	link													
Small soft core op Inventory																																																				
Opencore and other soft core processors																																																				
totalcpu	https://opencor	alpha		Dmytro Senyakin	RISC	128	12	kintex-7	3	James Brakef	229		6	1	149	##	14.7	0.33	3.0	71.7	X	verilog	10	cpu					N								16	2007	2009													
odess	https://opencor	stable		Dmytro Senyakin	RISC	128	16	stratix-5	5	Dmytro Seny	32978		A	72	112	192	##	14.7	1.00	1.0	23.3	I	system	27	CoreOneV	Y	asm	Y	asm	Y	4G	4G						16	2017	2017	https://opencor											
odess	https://opencor	stable		Dmytro Senyakin	RISC	128	16	cyclone-5	5	James redow	35984		A	72	112	103	##	18.0	4.00	1.0	11.4	I	system	27	CoreOneV	Y	asm	Y	asm	Y	4G	4G						16	2017	2017	https://opencor											
odess	https://opencor	stable		Dmytro Senyakin	RISC	128	16	cyclone-5	5	James slow t	50135		A	72	112	90	##	18.0	4.00	1.0	7.2	I	system	27	CoreOneV	Y	asm	Y	asm	Y	4G	4G						16	2017	2017	https://opencor											
odess	https://opencor	stable		Dmytro Senyakin	RISC	128	16	stratix-5	5	Dmytro Seny	50814		A	72	112	180	##	17.1	4.00	1.0	14.1	I	system	27	CoreOneV	Y	asm	Y	asm	Y	4G	4G						16	2017	2017	https://opencor											
odess	https://opencor	stable		Dmytro Senyakin	RISC	128	16	stratix-5	5	Dmytro Seny	148078		A	72	112	184	##	17.1	4.00	0.3	19.9	I	system	27	CoreQuad	Y	asm	Y	asm	Y	4G	4G						16	2017	2017	https://opencor											
legv8	https://github.c	stable		Warren Seto	AA64	64	32	kintex-7	3	James Brakef	731		6	2	154	##	14.7	1.00	1.0	210.5	X	B	verilog	2	arm	cpu	Y	yes	N	4G	4G	Y	10	32	2018	2019																
legv8	https://github.c	stable		Warren Seto	AA64	64	32	kintex-7	3	James Brakef	884		6	2	137	##	14.7	1.00	1.0	155.0	X	B	verilog	2	arm	cpu	Y	yes	N	4G	4G	Y	10	32	2018	2019																
legv8	https://github.c	stable		Matthew Olsson	AA64	64	32	kintex-7	3	James Brakef	884		6	2	137	##	14.7	1.00	1.0	155.0	X	B	verilog	2	arm	cpu	Y	yes	N	4G	4G	Y	10	32	2018	2019																
kcps30000	https://github.c	simulation		Samuel Falvo II	risc-v	64	32	kintex-7	3	James trimm	2455		6	2	175	##	14.7	2.00	1.0	142.9	X	B	verilog	4	polaris	Y	yes	N	4G	16E	16E	Y	10	32	2016	2017	https://github.c															
fisc	https://github.c	stable		Miguel Santos	RISC	64	32	cyclone-5	4	James Brakef	5036		4	21	66	##	18.0	2.00	1.0	26.1	I	system	13	fisc	core	Y	yes	Y	N	4G	4G	Y	85	6	32	5	2018	2018	https://www.archi													
ARM_Cortex-A	https://developi	ASIC		ARM	ARMv53	64	32	asic	3	Xilinx	6000		A	1500			2.00	0.5	1000		asic				Y	yes	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y				
fisa64	https://github.c	beta		Robert Finch	RISC	64	32	kintex-7	3	James Brakef	10404		6	12	7	65	##	14.7	1.50	1.0	9.4	X	verilog	1	FISA64	Y	yes	N	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y				
figammix	https://github.c	stable		Tommy Thorn	MMIX	64	32	arria-2	2	James Brakef	11605		A	8	10	94	##	13.1	1.50	4.0	3.0	I	system	3	core	Y	yes	Y	Y	16Q	16Q	Y	256	288	2006	2014	https://en.wikipe															
forwardcom	https://github.c	Forwa		Agner Fog	cisc	64	32	atrix-7	7	Agner Fog	12026		6	70	##	v20.1	1.00	1.0	5.8	X	system	18	top	Y	asm	Y	asm	Y	64K	32K	Y	64	2016	2021	https://github.c																	
cray1	www.christefo	alpha		Christopher Fenton	CRAY1	64	16	kintex-7	3	James Brakef	13463		6	19	10	127	##	14.7	6.00	1.0	56.6	X	verilog	46	cray	sys	Y	yes	N	4M	4M	N	128	536	2010	2015	https://www.chri															
s1_core	https://github.c	stable		Fazio Fazzino	SPARC	64	32	kintex-7	3	James Brakef	52845		6	8	59	56	##	v14.1	2.00	1.0	2.1	IX	verilog	136	s1_top	Y	yes	N	4G	4G	Y	32	2007	2012	https://en.wikipe																	
riscv_percival	https://github.c	artec		ArTeCS (Un Madrid)	riscv	64	32	kintex7	ArTeC	largest	57129	27996		50	##	v20.2	1.00	2.0	0.4	X	system	1	core	Y	yes	N	16E	16E	Y	32	2017	2022	https://github.c																			
senior-sagn-1	https://github.c	simulation		Niranjan Ramadas	RISC	64	32	kintex-7	3	James way	135009		6	32	75	##	14.7	1.00	1.0	0.6	X	verilog	28	pipeline	Y	N	Y	Y	Y	137	32	4-8	2012	2012	arbramadas.apps																	
classic_HP_cal	https://github.c	stable		Brian Nemetz	accum	56	10	kintex-7	3	James Brakef	1750		6	3	233	##	14.7	0.17	10.0	2.2	X	vhdl	15	classichp	Y	N	N	30	4K	N	40	7	2012	2012																		
ks10	http://www.tec	alpha		Bob Doyle	PDP10	36	36	spartan-6	6	Michael Doyle	4427		6	15	50	##	14.7	1.00	2.0	5.6	X	verilog	39	esm_ks10	Y	yes	Y	N	N	N	N	N	2011	2014																		
supersmall	http://www.ec	stable		Michael Ritchie	RISC	32	32	stratix-3	3	Michael Ritch	207		A	2+8	126	##	q4.0	1.00	16.0	38.1	I	verilog																														
mb-lite_plus	https://www.late	stable		Huib Ariens	uBlaze	32	32	kintex-7	3	James Brakef	244		6	2	319	##	14.7	1.00	1.0	1308	X	B	vhdl	34	tumbli	Y	yes	N	4G	4G	Y	45	32	2010	2012																	
riscv_GRV1-ph	http://tpa.org/	beta		Jan Gray	risc-v	32	32	virtex-u2	2	Jan Gray	320		6	1	375	##	v16.4	1.00	1.0	1172	X	proprietary				Y	yes	N	4G	4G	Y	45	32	2015	2018	https://www.you																
tarhi	https://github.c	alpha		Dagvadorj Galbadrah	RISC	32	32	kintex-7	3	James everyt	396		6	1	323	##	14.7	1.00	4.0	77.5	X	verilog	4	tarhi	control	Y	yes	N	16M	16M	N	11	4	2013	2013																	
riscv_minimax	https://github.c	gsm		Graeme Smecher	riscv	32	32	KU060	6	Graeme Sme	423	61	6	200	##	v22.2	1.00	4.0	118.2	X	vhdl	2	minimax	Y	yes	N	4G	4G	Y	Y	32	2022	2022																			
cpugen	https://github.c	stable		Giovanni Ferrante	RISC	32	16	kintex-7	3	James Brakef	474		6	1	192	##	14.7	0.57	1.0	274.1	IX	vhdl	14	cpu	Y	asm	N	N																								
riscv_vexriscv	https://github.c	beta		Charles Papon	risc-v	32	32	artix-7	7	Charles Papon	481		6	1	346	##	10.2	1.0	1.0	41.1	X	scala			Y	yes	N	4M	4M	Y	Y	32	5	2021	2021	https://riscv.org																
riscv_rudolf	https://github.c	beta		Jörg Michele	risc-v	32	32	kintex-7	3	Jörg Michele	545		6	1	200	##	1.03	1.0	60.7	0	ALMX	Y	proprietary	4	pipeline	Y	yes	opt	4G	4G	Y	86	32	3	2002	2002																
microblaze	https://www.xilpro	proprietary		Xilinx	risc-v	32	32	kintex-7	3	Xilinx	546		6	1	320	##	1.03	1.0	103.0	0	proprietary	Y	yes	opt	4G	4G	Y	86	32	3	2002	2002	https://en.wikipe																			
microblaze	https://www.xilpro	proprietary		Xilinx	risc-v	32	32	virtex-ul	3	Xilinx	563		6	1	682	##	1.03	1.0	124.8	X	proprietary	Y	yes	opt	4G	4G	Y	86	32	3	2002	2002	https://en.wikipe																			
nios2	https://github.c	proprietary		Altera	Nios II	32	32	stratix-5	5	Altera consis	584		A	1	420	##	q16.0	1.00	1.0	71.9	X	proprietary				Y	yes	opt	4G	4G	Y	32	3	2004	2004																	
mips-cpu	https://github.c	alpha		Jeremiah Mahler	MIPS	32	32	kintex-7	3	James added	596		6	1	244	##	14.7	1.00	1.0	409.2	X	verilog	15	cpu	Y	yes	opt	4G	4G	Y	32	5	2017	2017																		
softec	https://github.c	stable		Michael S	Nios II	32	32	cyclone-1	1	Michael chlo	613		A	1	180	##	q17.1	1.00	5.0	58.9	X	vhdl	13	nios2ee	Y	yes	opt	4G	4G	Y	32	3	2019	2019																		
amic-0	https://github.c	stable		Alberto Moriconi	stack	32	8	zu-3e	3	James vivado	622	357	6	1	203	##	v21.1	1.00	1.0	401.9	X	vhdl	8	processor	Y	yes	N	4G	4G	Y	32	2019	2019	https://en.wikipe																		
opc-opc7cpu	https://github.c	stable		Revaldinho	RISC	32	32	kintex-7	3	James Brakef	624		6	3	305	##	14.7	1.00	2.0	242.8	X	verilog	2	opc7cpu	Y	asm	N	1M	1M	N	32	5	16	2017	2019	https://revallin																
riscv_picrov32	https://github.c	beta		Clifford Wolf	risc-v	32	32	xcu3p-3	3	Clifford small	761		6	1	769	##	v16.2	1.00	3.0	336.8	X	Y	verilog	1	picrov32	Y	yes	N	4G	4G	Y	32	2016	2020																		
riscv_picrov32	https://github.c	beta		Clifford Wolf	risc-v	32	32	kintex-U	3	Clifford small																																										

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst type	FPGA	report ter	com ents	LUTs ALUT	Diff	LUT? num	blk ram	F max	data type	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chai	flg pt	max dat	max inst	byte adrs	inst end	adr reg	pip e	start year	last revis	secondary web link	note worthy	comments					
secretblaze	<a href="http://www.lirm.fr/ADAC">http://www.lirm.fr/ADAC</a>	beta	Lyonel Barthe	uBlaze	32	32	spartan-3	Lyonel Barthe	1563		4				91	112.1	1.00	1.0	58.2	X	vhdl	26	sb_core	Yes		4G	4G	Y	86	32	5	2010	2012	<a href="http://www.lirm.fr/ADAC">www.lirm.fr/ADAC</a>	free license, small inst & data mem	RV32IA spec, M20K for reg file, interrupts					
riscv_niosv	<a href="http://www.excamera.com">http://www.excamera.com</a>	stable	James Bowman	forth	32	32	stratix-10	Intel fastest	1580		6		2	362	##	q21.3	1.00	1.0	229.1	I	proprietary			Y	yes	N	4G	4G	Y	20	32	5	2006	2017		uCode inst, dual port block RAM	RV32IA spec, M20K for reg file, interrupts				
cpugen	<a href="https://opencores.org/oc">https://opencores.org/oc</a>	stable	Giovanni Ferrante	RISC	32	16	kintex-7	James Brakel	1588		6		8	154	##	14.7	1.00	1.0	96.3	IX	verilog	3	j11	Y	asm	N	64K	64K	Y		32	2003	2009		x86_exe generates VHDL RISC uP	using 32 bit example					
sayuri_cpu	<a href="http://www.mo">http://www.mo</a>	stable	Toyooki Sagawa	RISC	32	32	kintex-7	James Brakel	1604		6			208	##	14.7	1.00	1.0	129.9	X	vhdl	13	cpu01	Y		4G	4G	Y		32	2000	2000		dead weblink	high number of DFF						
p-vec	<a href="https://github.com/vyana">https://github.com/vyana</a>	stable	This van As	RISC	32	##	kintex-7	James bypass	1660		6		1	233	##	14.7	1.00	1.0	140.1	X	vhdl	26	system	Y	yes	N	4G	4G	Y	73	32	4	2005	2017	<a href="http://www.vliw">http://www.vliw</a>	1, 2 or 4 issue VLIW, uses HP VEX tool	probable degeneracy, LUT RAM for program m				
zipcpu	<a href="https://github.com">https://github.com</a>	stable	Dan Gisseilquist	RISC	32	32	kintex-7	James Brakel	1687		6		2	218	##	14.7	1.00	1.0	129.9	X	verilog	7	zipcpu	Y	N	4G	4G	Y	35	16	5	2015	2023	<a href="https://librecores.org">https://librecores.org</a>	ISA has changed, multiple instruction	<a href="http://zipcpu.com/zipcpu/2018/01/01/zipcpu">http://zipcpu.com/zipcpu/2018/01/01/zipcpu</a>					
forth_kf532	<a href="https://github.com">https://github.com</a>	stable	Tarsoy villa	forth	32	6	kintex-7	James no * G	1719		6		4	172	##	14.7	1.00	1.0	100.3	X	vhdl	1	kf532	N	Y	1K	16K	Y		32	2013	2013		no trace of source code on web							
riscv	<a href="https://opencores.org/oc">https://opencores.org/oc</a>	stable	Rafael Calçada	risc-v	32	32	zu-2e	James Brakel	1775		6			208	##	v19.2	1.00	1.0	117.4		verilog	21	steel_top	Y	yes	N	4G	4G	Y		32	3	2020		<a href="https://github.com">https://github.com</a>	github version has vivado proj	under grad thesis				
riscv_steel	<a href="https://opencores.org/oc">https://opencores.org/oc</a>	stable	Rafael Calçada	risc-v	32	32	atrx-7.3	James Brakel	1784		6			116	##	v19.2	1.00	1.0	65.0		verilog	21	steel_top	Y	yes	N	4G	4G	Y		32	3	2020		<a href="https://github.com">https://github.com</a>	github version has vivado proj	under grad thesis				
sweet32	<a href="https://opencores.org/oc">https://opencores.org/oc</a>	alpha	Valentin Angelovski	MIPS	32	16	kintex-7	James Brakel	1797		6		1	2	185	##	14.7	1.00	1.0	103.1	X	Y	vhdl	28	sweet32	Y	yes	N	4G	4G	Y	26	16	2014	2015		targets MACHXO2, DDR RAM	clock divider to Sweet32_v1_core			
ensilica	<a href="http://www.ensilica.com">http://www.ensilica.com</a>	proprietary	ensilica.com	eSi-3200	32	16	stratix-4	ensilica	1800		A			200		1.50	1.00	1.0	166.7	IX	verilog		eSi-3200	Y	yes	N	4G	4G	Y	104	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC			
cast_ba22	<a href="http://www.castproject.org">http://www.castproject.org</a>	proprietary	CAST Inc	RISC	32	16	spartan-6	CAST inc	1800		A		32	72		1.00	1.00	1.0	40.0	X	proprietary			Y	yes	N	4G	4G	Y		32					<a href="http://www.castproject.org">http://www.castproject.org</a>	Cast has uP related IP	several versions, FPGA kits			
arm9-soft-cpu	<a href="https://github.com/riscv">https://github.com/riscv</a>	stable	Li Xinbing	ARM9	32	32	zu-3e	James vivado	1807	736	6			357	##	v21.1	1.00	1.0	197.6		verilog	4	risclite_m	Y	yes	N	4G	4G	Y		32					2020			ARMv4-compatible CPU core	no mult, interrupts or reg banks	
ARM_Cortex_M	<a href="http://www.arm.com">http://www.arm.com</a>	proprietary	ARM	ARM M1	32	16	virtex-5	ARM 65nm	1900		6			200		1.00	1.00	1.0	105.3	AIX	proprietary			Y	yes	N	4G	4G	Y		16	3	2007		<a href="https://en.wikipedia.org">https://en.wikipedia.org</a>	ARM Cortex M0, M1 & M3 avail for F	see xilinx Xcell64				
i68	<a href="https://code.gsc">https://code.gsc</a>	stable	Frederic Requin	68000	32	16	stratix-2	Fredel speed	1900		4		4	180		1.00	1.00	1.0	15.8	I	verilog	1	i68	Y	yes	N	4G	4G	Y		16					2009	2014		for use with Minimig	micro-coded on stack machine	
altor32_lite	<a href="https://github.com">https://github.com</a>	stable	Ultra Embedded	OpenRISC	32	32	kintex-7	James Brakel	1928		6			236	##	14.7	1.00	2.0	61.3	ILX	verilog	7	altor32	Y	yes	N	4G	4G	Y		32					2012	2014	<a href="https://opencores.org/oc">https://opencores.org/oc</a>	simplified OpenRISC 1000, no pipeline	xilinx S3 primitives	
risc5	<a href="http://www.pro">http://www.pro</a>	beta	Niklaus Wirth	RISC	32	32	zu-3e	James Brakel	1936	392	6		4	213	##	v21.1	1.00	1.0	109.9	ILX	verilog	8	RISC5	Y	yes	N	4G	4G	Y		16					2013	2017	<a href="http://www.astro">http://www.astro</a>	minimalist Wirth, part of Project Obel	32x32 multiplier, wikipedia entry	
mips2000	<a href="https://github.com">https://github.com</a>	stable	Lazaridis Dimitris	MIPS	32	32	kintex-7	James Brakel	1971		6		4	6	71	##	14.7	1.00	1.0	36.2	X	vhdl	35	DM	Y	yes	N	4G	4G	Y		32	5	2012	2016		supports almost all instructions of m	course project			
sc20	<a href="http://www.forthproject.org">http://www.forthproject.org</a>	proprietary	Brad Eckert	forth	32	8	virtex-6	Brad Eckert	1977		6			170		1.00	1.00	1.0	75.9	X	proprietary			Y	yes	N	4G	4G	Y		32					2010			PDF file, Forth Inc.		
risc5	<a href="http://www.pro">http://www.pro</a>	beta	Niklaus Wirth	RISC	32	32	zu-2e	James Brakel	2001	392	6		4	177	##	v20.1	1.00	1.0	88.3	ILX	verilog	8	RISC5	Y	yes	N	4G	4G	Y		16					2013	2017	<a href="http://www.astro">http://www.astro</a>	minimalist Wirth, part of Project Obel	32x32 multiplier, wikipedia entry	
mips_fault_tol	<a href="https://opencores.org/oc">https://opencores.org/oc</a>	stable	Lazaridis Dimitris	MIPS	32	32	kintex-7	James Brakel	2017		6		4	6	45	##	14.7	1.00	1.0	22.5	X	vhdl	40	main	Y	yes	N	4G	4G	Y		32	5	2013	2013		arithmetic includes fault detection	no external memory port?			
arm9-soft-cpu	<a href="https://github.com/riscv">https://github.com/riscv</a>	stable	Li Xinbing	ARM9	32	32	zu-3e	James vivado	2098	778	6		4	238	##	v21.1	1.00	1.0	113.5		verilog	4	risclite_m	Y	yes	N	4G	4G	Y		32					2020			ARMv4-compatible CPU core	no interrupts or reg banks	
m1_core	<a href="https://code.gsc">https://code.gsc</a>	stable	Fabrizio Fazzino, Albert	MIPS7	32	32	arria-2	James Brakel	2101		A			190	##	q13.1	1.00	1.0	90.6	IX	verilog	9	m1_core	Y	yes	N	4G	4G	Y		32					2007	2012		GCC target?		
oberon_sdram	<a href="http://projectob">http://projectob</a>	beta	Nicolas Dumitracu	RISC	32	32	kintex-7	James Brakel	2103		6		1	104	##	14.7	1.00	1.0	49.5	X	verilog	16	risc5	Y	yes	N	4G	4G	Y		16					2013	2017		minimalist Wirth, part of Project Obel	modified to use DRAM, serial mult	
yarvi	<a href="https://github.com">https://github.com</a>	beta	Tommy Thörn	risc-v	32	32	kintex-7	James Brakel	2152		6		17	122	##	14.7	1.00	2.0	28.3	X	verilog	3	yarvi_soc	Y	yes	N	4G	4G	Y		32	3				2016			no multiply or divide	simple implementation of RISC-V	
latticecmico32	<a href="http://www.latt">http://www.latt</a>	stable	Yann Siommeau, Mich	LM32	32	32	arria_2	James Brakel	2166		A		4	30	149	##	q13.1	0.80	1.0	55.0	LX	verilog	24	lm32_cpu	Y	yes	N	4G	4G	Y		32	6	2006	2017	<a href="https://en.wikipedia.org">https://en.wikipedia.org</a>	optional data & inst caches	Diamond3.10; see lm32 & misc folders			
risccompatible	<a href="https://opencores.org/oc">https://opencores.org/oc</a>	beta	Andre Soares	RISC	32	32	kintex-7	James set IO	2167		6		1	145	##	14.7	1.00	3.0	22.3	X	vhdl	12	risccompat	Y	yes	N	4G	4G	Y		16					2014			based on RISCO processor by Junqueira & Suzim 1993		
ensilica	<a href="http://www.ensilica.com">http://www.ensilica.com</a>	proprietary	ensilica.com	eSi-3200	32	16	stratix-4	ensilica	2200		A			200		2.00	1.00	1.0	181.8	IX	verilog		eSi-3200	Y	yes	N	4G	4G	Y	104	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC			
storm_core	<a href="https://opencores.org/oc">https://opencores.org/oc</a>	beta	Stephan Nolting	ARM7	32	32	kintex-7	James Brakel	2312		6		3	179	##	14.7	1.00	1.0	77.4	IX	vhdl	16	core	Y	yes	N	4G	4G	Y		32	8	2011	2014		Storm Core (ARM7 compatible)	I & D caches not compiled				
eco32	<a href="https://opencores.org/oc">https://opencores.org/oc</a>	stable	Hellwing Geisse	RISC	32	32	kintex-7	James Brakel	2339		6		1	160	##	14.7	1.00	1.5	45.5	ILX	Y	vhdl	14	cpu	Y	yes	N	512M	256M	Y	61	32				2003	2014	<a href="http://homepages.thm.de">homepages.thm.de</a>	MIPS like, slow mul & div		
arm_russian	<a href="https://github.com/boD5C">https://github.com/boD5C</a>	stable	ruslan	arm	32	32	zu-3e	James LUT RA	2360	4815	6			200	##	v21.1	1.00	1.0	84.7		system	6	ARM_Mul	Y	yes	N	4G	4G	Y		16					2019			from "Digital design and computer ar	single cycle,	
latticecmico32	<a href="http://www.latt">http://www.latt</a>	stable	Yann Siommeau, Mich	LM32	32	32	ECP3	Lattice Semio	2370		4		4	30	115		0.80	1.00	1.0	38.8	LX	verilog	24	lm32_cpu	Y	yes	N	4G	4G	Y		32	6	2006	2017	<a href="https://en.wikipedia.org">https://en.wikipedia.org</a>	optional data & inst caches	Diamond3.10; see lm32 & misc folders			
riscv_vanilla	<a href="https://github.com">https://github.com</a>	verified	Ben Marshall	risc-v	32	32	artix-7	Ben Marshall	2422		6			150		1.00	2.00	31.0		verilog	26	frv_cpu_a	Y	yes	N	4G	4G	Y		32	5				2019			"toy" 5 stage RISC-V CPU, implementing the rv32imc			
altium/TSK300	<a href="http://techdocs">http://techdocs</a>	stable	Altium	RISC	32	32	spartan-3	Altium	2426		4		4	50		1.00	1.00	1.0	20.6	AIX	proprietary			Y	yes	N	4G	4G	Y		32					2004	2017	<a href="http://CR0140.pdf">http://CR0140.pdf</a> , <a href="http://frozen_asm_C_C_plus_schem_VHDL_V">frozen_asm_C_C_plus_schem_VHDL_V</a>	default clock: 50MHz, opt mult/div		
risc5	<a href="http://www.pro">http://www.pro</a>	beta	Niklaus Wirth	RISC	32	32	kintex-7	James Brakel	2441		6		4	1	92	##	14.7	1.00	1.0	37.8	ILX	verilog	8	RISC5	Y	yes	N	4G	4G	Y		16					2013	2017	<a href="http://www.astro">http://www.astro</a>	minimalist Wirth, part of Project Obel	32x32 multiplier, wikipedia entry
plasma	<a href="https://opencores.org/oc">https://opencores.org/oc</a>	stable	Steve Rhoads	MIPS	32	32	kintex-7	James Brakel	2462		6		3	97	##	14.7	1.00	1.0	39.5	X	vhdl	22	plasma	Y	yes	N	4G	4G	Y		32	2001	2016	<a href="http://www.plasmacpu">http://www.plasmacpu</a>	wide outside use, opencores page has list of related publications	see xilinx Xcell64					
riscv_potato	<a href="https://github.com">https://github.com</a>	stable	Kristian Skordal	risc-v	32	32	kintex-7	James Brakel	2467		6			116	##	14.7	1.00	1.0	47.1	X	B	vhdl	24	pu_core	Y	yes	N	4G	4G	Y	30	32				2014	2020		RISC-V integer only, no mult	"rocket-core" version at risc.org	
ucore	<a href="https://opencores.org/oc">https://opencores.org/oc</a>	stable	Whitewill	MIPS	32	32	kintex-7	James Brakel	2469		6		1	231	##	14.7	1.00	1.0	93.5	X	verilog	25	ucore	Y	yes	N	4G	4G	Y		32	6	2005	2010		MMU & caches					
altor32	<a href="https://opencores.org/oc">https://opencores.org/oc</a>	stable	Ultra Embedded	OpenRISC	32	32	kintex-7	James Brakel	2505		6		5	192	##	14.7	1.00	1.0	76.8	ILX	verilog	16	altor32	Y	yes	N	4G	4G	Y		32					2012	2015	<a href="https://opencores.org/oc">https://opencores.org/oc</a>			

u_p_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst type	FPGA	report ter	com ents	LUTs ALLUT	Dff	LUT? num	blk ram	F max	tag	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chai	flg pt	max dat	max inst	byte adrs	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments		
minisc	<a href="https://opencor">https://opencor</a>	stable	Raul Fajardo etal	OpenRISC	32	32	kintex-7-3	James Brake	4945	6	4	8	107	##	14.7	1.00	1.0	21.7	ILX	Y	verilog	88	or1200.td	Y	yes	Y	M	4G	4G	Y	32	2009	2013	<a href="https://github.co">https://github.co</a>	minimal OR1200, vendor neutral, has caches			
or1200mp	<a href="https://github.c">https://github.c</a>	stable	Stefan Wallentowitz	OpenRISC	32	32	kintex-7-3	James Brake	4950	6	4	8	111	##	14.7	1.00	1.0	22.4	X	Y	verilog	104	or1200.td	Y	yes	Y	M	4G	4G	Y	32	2012	2012	<a href="https://opencisc">https://opencisc</a>	multiprocessor variant, single core			
nige_machine	<a href="https://github.c">https://github.c</a>	stable	Andrew Read	forth	32	8	kintex-7-3	James Brake	5033	6	8	33	123	##	14.7	1.00	1.0	24.5	X	Y	vhdl	29	Board	Y	yes	N	16M	16M	Y	512	2012	2014		standalone Forth system	<a href="https://www.youtube.com/watch?v=PRiE8o6">https://www.youtube.com/watch?v=PRiE8o6</a>			
amber	<a href="https://opencor">https://opencor</a>	stable	Conor Santifort	ARM7	32	32	zu-3e	James Brake	5066	2382	6	4	20	175	##	v2.1.1	1.05	1.0	36.4	ILX	Y	verilog	25	a25_core	Y	yes	N	4G	4G	Y	80	16	5	2010	2017	<a href="https://en.wikiped">https://en.wikiped</a>	no MMU	
or1200	<a href="https://github.c">https://github.c</a>	stable	Damjan Lampret	OpenRISC	32	32	kintex-7-3	James Brake	5331	6	4	8	118	##	14.7	1.00	1.0	23.5	X	Y	verilog	78	or1200.td	Y	yes	Y	M	4G	4G	Y	32	2010	2015	<a href="https://opencisc">https://opencisc</a>	best older openisc implementation	no LUT RAM for reg file		
ao3000	<a href="https://opencor">https://opencor</a>	beta	Aleksander Osman	MIPS	32	32	kintex-7-3	James Brake	5307	6	4	9	129	##	14.7	1.00	1.0	24.2	IX	Y	verilog	19	ao3000	Y	yes	N	4G	4G	Y	32	5	2014	2015		MIPS R3000a compatible, has MMU	moved declarations forward		
edge	<a href="https://opencor">https://opencor</a>	alpha	Hesham AlMatary	MIPS	32	32	spartan-6	James Brake	5345	6	7	1	8	##	14.7	1.00	1.5	X	Y	verilog	30	edge_core	Y	yes	N	4G	4G	Y	32	5	2014	2014		Edge Processor (MIPS)	MIPS1 clone			
or1200_hp	<a href="https://opencor">https://opencor</a>	stable	Strauch Tobias	OpenRISC	32	32	virtex-5	Strauch slot	5602	6	6	1	185	##	14.7	1.00	1.0	33.1	X	Y	verilog	39	or1200.td	Y	yes	Y	M	4G	4G	Y	32	2010	2013	<a href="https://opencisc">https://opencisc</a>	3 slot barrel version of OR1200	numbers from published paper		
table888	<a href="https://github.c">https://github.c</a>	alpha	Robert Finch	RISC	32	32	kintex-7-3	James Brake	5756	6	9	6	137	##	14.7	2.00	1.0	47.6	X	Y	verilog	3	table888	Y	yes	Y	M	4G	4G	Y	130	8	2014	2016		2016 version gives same results as 200	code for cache & mmu incomplete	
leon2	<a href="https://github.c">https://github.c</a>	stable	Jiri Gaisler	SPARC	32	32	kintex-7-3	James Brake	5992	6	1	12	133	##	14.7	1.00	1.0	22.3	X	Y	vhdl	82	leon	Y	yes	Y	N	4G	4G	Y	64	5	1999	2003	<a href="https://en.wikiped">https://en.wikiped</a>	large config file, rad-hard asc version	<a href="https://www.gaisler.com/index.php/products">https://www.gaisler.com/index.php/products</a>	
amber	<a href="https://opencor">https://opencor</a>	stable	Conor Santifort	ARM7	32	32	kintex-7-3	James Brake	6103	6	6	18	127	##	v18.2	1.05	1.0	21.8	ILX	Y	verilog	25	a25_core	Y	yes	N	4G	4G	Y	80	16	3	2010	2017	<a href="https://en.wikiped">https://en.wikiped</a>	no MMU		
kpu	<a href="https://github.c">https://github.c</a>	alpha	Andrea Corallo	RISC	32	32	kintex-7-3	James Brake	6178	6	3	19	##	14.7	1.00	1.0	3.0	X	Y	verilog	19	kpu	Y	yes	N	Y	4G	4G	Y	32	2016	2018	<a href="http://andreacor">http://andreacor</a>	KPU is a minimal system on chip written	used as testbench for the KPU core			
amber	<a href="https://opencor">https://opencor</a>	stable	Conor Santifort	ARM7	32	32	kintex-7-3	James Brake	6409	6	2	82	##	14.7	0.75	1.0	9.6	ILX	Y	verilog	25	a23_core	Y	yes	N	4G	4G	Y	80	16	3	2010	2017	<a href="https://en.wikiped">https://en.wikiped</a>	no MMU, shared cache	2048 LUTs used as single port RAM		
piropiro	<a href="https://github.c">https://github.c</a>	stable	pandora2000	RISC	32	32	kintex-7-3	James Brake	7491	6	11	1	118	##	14.7	1.00	1.0	15.7	X	Y	vhdl	42	top	Y	yes	Y	N	64K	64K	Y	32	2010	2011		five variants	no doc, xilinx constraint file		
leon2	<a href="https://github.c">https://github.c</a>	stable	Jiri Gaisler	SPARC	32	32	cyclone-1	Klas Westerlu	7554	4	4	42	50	##	14.7	1.00	1.0	6.6	I	Y	vhdl	90	leon	Y	yes	Y	N	4G	4G	Y	64	5	1999	2003	<a href="https://en.wikiped">https://en.wikiped</a>	LUT #s from Nios vs Leon2 compariso	<a href="https://www.gaisler.com/index.php/products">https://www.gaisler.com/index.php/products</a>	
zap	<a href="https://opencor">https://opencor</a>	alpha	Revanth Kamaraj	ARM7	32	32	spartan-6	James Brake	7558	6	1	9	135	##	14.7	1.00	1.0	17.9	X	Y	verilog	37	zap_top	Y	yes	N	4G	4G	Y	16	17	2017	2022	<a href="https://github.co">https://github.co</a>	ARMv4T & Thumbv1	has cache & mmu		
kulak25soc	<a href="https://opencor">https://opencor</a>	mature	Dan Gisselquist	RISC	32	32	spartan-6	James Brake	7936	6	4	25	87	##	14.7	1.00	1.0	11.0	X	Y	verilog	37	toplevel	Y	yes	N	4G	4G	Y	20	16	5	2015			uses ZIP CPU		
opa	<a href="https://github.c">https://github.c</a>	stable	Wesley W. Terpstra	RISC	32	32	cyclone-5	Wesley	8540	A	125	##	q15.0	1.00	0.5	29.3	I	Y	vhdl	50	mist32e1d	Y	yes	N	4G	4G	Y	64	2013	2016		An Out-of-Order Superscalar Soft CPU	tested, incomplete					
risvc_microscn	<a href="https://github.c">https://github.c</a>	stable	Microsemi	risc-v	32	32	polaris	microsemi	8614	4	2	10	122	##	11.8	1.00	1.0	14.2	X	Y	proprietary			Y	yes	N	4G	4G	Y	32	2016	2018	<a href="https://www.micr">https://www.micr</a>	is encrypted IP	has caches			
propeller_p8x3	<a href="https://www.na">https://www.na</a>	stable	Chip Gracey	RISC	32	32	kintex-7-3	James Brake	9498	6	20	160	##	14.7	1.00	1.0	134.8	X	Y	verilog	9	top	Y	yes	Y	Y	4G	4G	Y	200	24	3	2009	2019	<a href="http://cpu-n532k.net/">http://cpu-n532k.net/</a>	eight propellers, clocking from ucf file	several FPGA card build files	
m32632	<a href="https://github.c">https://github.c</a>	stable	Udo Moeller	N32032	32	8	kintex-7-3	James Brake	10167	6	19	16	83	##	14.7	1.00	1.0	8.2	IX	Y	verilog	28	example	Y	yes	Y	Y	4G	4G	Y	200	24	3	2009	2019	<a href="http://cpu-n532k.net/">http://cpu-n532k.net/</a>	21.97 VAX MIPS at 50MHz (Cyclone IV)	
zip	<a href="https://www.na">https://www.na</a>	stable	Revanth Kamaraj	ARM7	32	32	arria-2	James Brake	10284	A	2	38	111	##	q18.0	1.00	1.0	10.8	X	Y	verilog	37	zap_top	Y	yes	N	4G	4G	Y	16	17	2017	2022	<a href="https://github.co">https://github.co</a>	ARMv4T & Thumbv1	has cache & mmu		
mipsfpga	<a href="https://www.mn">https://www.mn</a>	stable	MIPS Technologies	MIPS	32	32	atrx-7-3	James Brake	10692	6	4	7	118	##	14.7	1.00	1.0	11.0	X	Y	verilog	193	mfp_syste	Y	yes	N	4G	4G	Y	32	2014	2018	<a href="https://www.wy">https://www.wy</a>	M14K core & mipsfpga-plus	DRAM interface, I&D caches. 8789 FF			
mist1032	<a href="https://github.c">https://github.c</a>	stable	Takahiro Ito	RISC	32	32	arria-2	James Brake	10801	A	4	125	##	q18.0	1.00	1.0	9.1	X	Y	system	50	mist32e1d	Y	yes	N	4G	4G	Y	64	2014			mist32 up: embedded version					
rtf65002	<a href="https://github.c">https://github.c</a>	stable	Robert Finch	accum	32	8	atrx-7-3	James Brake	11216	6	4	6	123	##	v14.1	0.67	2.0	3.7	X	Y	verilog	10	rtf65002d	Y	yes	N	4G	4G	Y	16	2013	2013	<a href="https://github.co">https://github.co</a>	32-bit 6502 + 6502 emulation	"proven"			
risvc_naxiscv	<a href="https://github.c">https://github.c</a>	stable	Charles Papon?	riscv	32	32	artix-7	Charles AKA	13300	6	1	155	##	1.00	0.4	29.1	X	Y	scala			Y	yes	N	4G	4G	Y	32	2022			00o execution w/reg renaming, Superscalar(2 decode, 3 execution units, 2 retire), 2						
milkyink	<a href="https://github.c">https://github.c</a>	stable	Sebastian Bourdeaudu	LM32	32	32	spartan-6	James Brake	13531	6	31	78	50	##	14.7	0.80	1.0	3.0	X	Y	verilog	169	system	Y	yes	N	Y	4G	4G	Y	32	6	2007	2014		uses LM32, uses Spartan-6 IO	failed in mapper	
risvc_rv01	<a href="https://opencor">https://opencor</a>	stable	Stefano Tonello	risc-v	32	32	kintex-7-3	James Brake	13997	6	4	62	130	##	14.7	1.00	1.0	9.3	X	Y	vhdl	65	rv01_selft	Y	yes	N	4G	4G	Y	32	2015	2017		all files in one directory	two self test tops			
risvc_humming	<a href="https://github.c">https://github.c</a>	stable		risc-v	32	32	kintex-7-3	James Brake	14119	6	32	62	##	14.7	1.00	1.0	4.4	X	Y	verilog	141	e203_soc	Y	yes	N	4G	4G	Y	32	2016	2018		e200 has opensource	also have a chip				
v586	<a href="https://opencor">https://opencor</a>	beta	Joe Rissetto	x86	32	32	kintex-7-3	James Brake	22282	6	12	16	102	##	14.7	1.00	2.0	2.3	X	Y	verilog	22	v586	Y	yes	N	1M	1M	Y	32	2014	2016	<a href="https://github.co">https://github.co</a>	MMU & caches, branch cache	<a href="http://www.youtube.com/channel/UCNbm8Bah54cv">www.youtube.com/channel/UCNbm8Bah54cv</a>			
risvc_rsd	<a href="https://github.c">https://github.c</a>	stable	Susumu Mashimo	risc-v	32	32	zynq	Susumu Mas	28166	6	90	##	1.00	1.0	3.2	X	Y	system	22	system	Y	yes	N	4G	4G	Y	32	2020			RISC-V out-of-order superscalar proce	can be synthesized for small PGAs						
ztachip	<a href="https://github.c">https://github.c</a>	stable	Vuony Nguyen	MIPS	32	32	cyclone-5	James Brake	31331	A	43	578	100	##	q18.0	1.00	1.0	3.2	I	Y	vhdl	53	ztachip	Y	yes	N	4G	4G	Y	32	2015	2015		gate-level with MIPS master	files no longer available, was under developme			
sp-i586	<a href="https://github.c">https://github.c</a>	stable	Lin Mestart	x86	32	8	kintex-7-3	James Brake	32144	6	4	28	73	##	14.7	1.00	2.0	1.1	X	Y	vhdl	37	top_sys	Y	yes	Y	4G	4G	Y	2016	2016	<a href="http://limeshoo.n">http://limeshoo.n</a>	multi-core dsgn, vivado project also	<a href="http://limeshoo.n">http://limeshoo.n</a>				
mist1032	<a href="https://github.c">https://github.c</a>	errors	Takahiro Ito	RISC	32	32	cyclone-1	James Brake	33251	4	4	138	32	##	q18.0	1.00	1.0	1.0	X	Y	verilog	100	mist1032isa	Y	yes	N	4G	4G	Y	64	2015			mist32 up: in-order version	high pin count			
ao486	<a href="https://opencor">https://opencor</a>	beta	Aleksander Osman	x86	32	8	cyclone-4	James Brake	36094	4	4	4	47	##	q13.1	1.00	1.0	1.3	I	Y	system	85	ao486	Y	yes	N	4G	4G	Y	2014	2014	<a href="https://www.stu">https://www.stu</a>	complete 486, SoC configuration	Henry Wong thesis at U.Toronto, also youtube				
lemberg	<a href="https://github.c">https://github.c</a>	stable	Wolfgang Puffitsch	VLWU	32	32	cyclone-4	James Brake	37459	4	25	54	43	##	q13.1	1.00	1.0	1.1	I	Y	vhdl	57	core	Y	yes	Y	4G	2M	Y	32	4	2011		<a href="http://www.2.imn">http://www.2.imn</a>	upto 4 inst/clock	LPM mem & floating point		
flexrip	<a href="http://www.ecs">http://www.ecs</a>	paper	Kevin Aftich	PGPU	32	32	atrx-7-3	James Brake	72649	6	156	119	100	##	14.7	1.00	0.1	11.0	X	Y	vhdl	46	pgpu_m1505	top_level	Y	yes	N	4G	4G	Y	32	2013	2016	<a href="http://www.ecs">http://www.ecs</a>	eight GPU processors	requested & received source files		
rois	<a href="https://opencor">https://opencor</a>	alpha	James Brakefield	RISC	24	24	kintex-7-3	James Brake	382	6	1	1	120	##	14.7	0.83	1.0	261.7	X	Y	vhdl	2	rois24_24up	Y	yes	N	16M	16M	Y	55	64	1	2016	2017		single pipe stage, pre simulation stag	8, 16 & 24-bit load/store	
rois	<a href="https://opencor">https://opencor</a>	alpha	James Brakefield	RISC	24	24	kintex-7-3	James Brake	384	6	1	1	170	##	14.7	0.83	1.0	368.8	X	Y	vhdl	2	rois24_24min	Y	yes	N	16M	16M	N	30	64	1	2016	2017		single pipe stage, passes simulation	24-bit word operations only	
opc.opc8cpu	<a href="https://github.c">https://github.c</a>	beta	revaldinho	RISC	24	24	kintex-7-3	James Brake	516	6	323	##	14.7	0.80	2.0	250.1	X	Y	verilog	1	opc8cpu	Y	asm	N	N</													



_up_all_soft	opencores or primary link	status	author	style / clone	data	inst	FPGA	reporter	coments	LUTs ALUT	Diff	LUT?	mem	blk ram	F max	tag	tool ver	MIPS /inst	clks /inst	KIPS /LUT	ven dor	src code	#src files	top file	top	tool chain	flg t	flg t	max dat	max inst	byte adrs	inst	adr	# reg	pip e	start	last	secondary web link	note worthy	comments			
fpv4_mips16	<a href="http://www.fpga">http://www.fpga</a>	stable	Van Loi Le	RISC	16	16	kintex-7	James Brakef	369			6			200	##	14.7	0.67	1.0	363.1	X	verilog	8	mips_16		N	N	65K	65K	Y	13		8		2017	2017		educational, no block RAM inferred	same prog & data mem and alu as mips16_16				
alwcpu	<a href="https://opencor">https://opencor</a>	stable	Andreas Hilvarsson	RISC	16	16	kintex-7	James Brakef	377			6	alpha		194	##	14.7	0.67	1.0	345.5	ILX	vhdl	7	top	pme	N	N	64K	64K	Y	18		16		2009	2010		lightweight CPU	maximal features				
opc.opc5lscpu	<a href="https://github.c">https://github.c</a>	stable	revaldinho	RISC	16	16	kintex-7	James Brakef	383			6			247	##	14.7	0.67	3.0	144.0	X	verilog	2	opc5lscpu	Y	asm	N	N	64K	64K	N	18		16		2017	2019	<a href="https://revaldinho">https://revaldinho</a>	OPC5LS OPCs with predicate inst	see hackaday One Page Computing Challenge			
neo430	<a href="https://github.c">https://github.c</a>	stable	Stephan Nolting	MSP430	16	16	virtex-6	Stephan Nolting	402			6		2	204	##	14.7	0.67	8.0	42.5	IX	vhdl	19	neo430_t	Y	yes	N	N	28K	32K	Y	31		16		2015	2021	<a href="https://github.c">https://github.c</a>	website has detailed resource unti	minimal configuration			
minicpu	<a href="http://www.cs.t">http://www.cs.t</a>	stable	Hirotsugu Nakano	stack	16	5	kintex-7	James Brakef	433			6	1	1	128	##	14.7	0.33	1.0	97.7	X	verilog	7	minicpu	Y	yes	N	N	4K	4K	N	26		31		2008	2018		same as tiny-cpu	uses Fice, Bison & Perl to create gcc compiler			
pancake	<a href="https://people.e">https://people.e</a>	stable	Bruce Land	stack	16	5	kintex-7	James Brakef	441			6	1	1	128	##	14.7	0.67	1.0	194.8	X	verilog	7	de2_minik	Y	yes	N	N	4K	4K	Y	31		16		2010	2019	<a href="http://www.cs.t">http://www.cs.t</a>	The Pancake Stack Machine derived f	Corneil ECES760			
s430	<a href="https://www.n">https://www.n</a>	stable	Paul Taylor	MSP430	16	16	artix-7	Paul Taylor	449			6			100	##	14.7	0.67	9.0	16.6	X	vhdl	1	s430	Y	yes	N	N	64K	64K	Y	31		16		2019	2019		msp430 subset with 8-bit alu	coded for size & not for speed			
opc.opc6cpu	<a href="https://github.c">https://github.c</a>	stable	revaldinho	RISC	16	16	kintex-7	James Brakef	450			6			222	##	14.7	0.67	2.0	165.4	X	verilog	2	opc6cpu	Y	asm	N	N	64K	64K	N	27		4	16		2017	2019	<a href="https://revaldinho">https://revaldinho</a>	OPC6 based on OPC5LS, more inst	see hackaday One Page Computing Challenge		
sayeh_process	<a href="https://github.c">https://github.c</a>	stable	Alireza Haghdost, Ar	RISC	16	8	kintex-7	James Brakef	479			6	1	164	##	14.7	0.67	1.0	229.7	X	verilog	13	sayeh_Y	Y	asm	N	N	64K	64K				32		2008	2009	<a href="https://github.c">https://github.c</a>	haghdost.persiangoo.com	simple RISC				
lem16_18	<a href="https://github.c">https://github.c</a>	alpha	James Brakefield	accum	16	18	kintex-7	James Brakef	483			6		1	294	##	14.5	0.16	1.0	97.4	X	vhdl	2	lem16_18m	Y	asm	N	N	256	1K		77		1	2010	2018		variable bit-length memory read/writ	op-codes coded, untested				
octavo	<a href="http://fpgacpu.c">http://fpgacpu.c</a>	beta	Charles LaForest	reg	16	16	stratix-4	Charles LaFor	500			A	1		550	##	0.67	1.0	737.0	1	verilog	18	Octavo_Y	asm	N	N				14		10	2012	2019	<a href="https://github.c">https://github.c</a>	8 core barrel, adjustable data width	= performance across word sizes, no call/rtn						
c16too	<a href="https://www.sc">https://www.sc</a>	stable	Cole Design and Devel	RISC	16	16	kintex-7	James Brakef	510			6			271	##	14.7	0.67	4.0	88.9	X	vhdl	1	core	Y	asm	N	N	64K	64K	N	20		8		2003			graphics capability	clock/2 and six phases			
s16x4a	<a href="https://github.c">https://github.c</a>	stable	Samuel Falvo II	forth	16	4	kintex-7	James Brakef	514			6			476	##	14.7	0.67	1.0	620.7	X	B verilog	1	s16x4a_Y	Y	asm	N	N	64K	64K	Y	12			2012	2017		kestrel #2, byte & word data	derived from Myron Pichota's design (stream				
l1a	<a href="http://www.excamer">http://www.excamer</a>	stable	James Bowman	forth	16	16	kintex-7	James Brakef	518			6			412	##	14.7	0.80	1.0	636.1	X	verilog	3	j1	Y	forth	N	N	64K	64K	Y	20		2	2006	2017	<a href="https://github.c">https://github.c</a>	uCode inst, dual port block RAM	DIFF used for 18M deep data & return stacks				
b16	<a href="http://www.beml-pa">http://www.beml-pa</a>	stable	Bernd Paysan	forth	16	5	spartan-6	James Brakef	554			6			134	##	14.7	0.67	1.0	161.7	IX	verilog	15	b16	Y	yes	N	N	64K	64K	N	20			2002	2017	<a href="https://github.c">https://github.c</a>	two versions: one/15 source files, derived from c18					
c06_c16	<a href="https://www.sc">https://www.sc</a>	beta	Cole Design & Develop	RISC	16	16	spartan-6	James Brakef	554			6			298	##	14.7	0.67	7.0	51.4	X	vhdl	1	core	Y	asm	N	N	64K	64K	N	20		8		2002	2012	<a href="https://github.c">https://github.c</a>	7) clks per inst, complete SOC				
atlas_core	<a href="https://opencor">https://opencor</a>	stable	Stephan Nolting	RISC	16	16	kintex-7	James Brakef	559			6	1		200	##	14.1	0.80	1.0	286.2	IX	vhdl	8	ATLAS_CP	Y	asm	N	Y	64K	64K	Y	80		8		2013	2015	<a href="https://blog.class">https://blog.class</a>	ARM thumb like inst set	non-MMU version			
raport16	<a href="http://www.spacewire">http://www.spacewire</a>	stable	Aveet Haywood	CISC	16	16	kintex-7	James Brakef	590			6			319	##	14.7	1.40	2.7	280.2	X	vhdl	1	raport16	Y	yes	N	N	64K	64K	Y	80			2004			8 data & 8 adr regs	no multiply, 8 adr modes				
verilog-65C02	<a href="https://github.c">https://github.c</a>	alpha	Arlet Ottens	6502	16	8	kintex-7	James Brakef	599			6	2	204	##	14.7	0.67	4.0	57.1	X	verilog	5	op16	Y	yes	N	N	4G	4G				11	2018	2018	<a href="http://forum.6502">http://forum.6502</a>	16-bit data RAM "bytes"	boot ROM mapped to LUTs?					
atlas_core	<a href="https://opencor">https://opencor</a>	stable	Stephan Nolting	RISC	16	16	zu-3e	James Brakef	611	285		6	1		333	##	14.7	0.80	1.0	436.4	IX	vhdl	8	ATLAS_CP	Y	asm	N	Y	64K	64K	Y	80		8		2013	2015		ARM thumb like inst set	non-MMU version			
yafc	<a href="https://github.c">https://github.c</a>	beta	Tim Wawrzynczak	forth	16	16	kintex-7	James Brakef	617			6		4	247	##	14.7	0.67	1.0	268.5	X	vhdl	20	cpu	asm	N	Y	64K	8K		26				2014			influenced by J1, F16 & C18					
cd16	<a href="http://anycpu.o">http://anycpu.o</a>	stable	Brad Eckert	forth	16	16	spartan-3	James Brakef	618			4	7	31	##	14.7	0.67	2.0	16.9	IX	Y v	vhdl	16	demosecst	N	N	128K	8M							2003	2003	<a href="http://web.archive">http://web.archive</a>	Spartan-3 block RAM	includes stack RAMs & some inst RAM				
neo430	<a href="https://github.c">https://github.c</a>	alpha	Stephan Nolting	MSP430	16	16	cyclone-4	Stephan Nolting	626			6	2	117	##	14.7	0.67	8.0	15.7	IX	vhdl	19	neo430_t	Y	yes	N	N	28K	32K	Y				16	2015	2021	<a href="https://github.c">https://github.c</a>	website has detailed resource unti	minimal configuration				
yasep	<a href="https://hackada">https://hackada</a>	alpha	Yann Guidon	RISC	16	32	kintex-7	James Brakef	632			6			215	##	14.7	1.00	2.0	170.0	AX	vhdl	3	microVAE	Y	asm	N	N	2G	2G		51		16		2005	2018	<a href="http://www.youtube.co">www.youtube.co</a>	JavaScript generated VHDL, revisions ongoing				
ti9li_cpu	<a href="https://github.c">https://github.c</a>	stable	Cleiton Juffo	RISC	16	16	kintex-7	James Brakef	636			6			455	##	14.7	0.67	4.0	119.7	X	verilog	24	cpu	Y	Y	N	Y	64K	64K		16		16		2013	2013		no LUT RAM for reg file				
table887	<a href="https://github.c">https://github.c</a>	beta	Robert Finch	RISC	16	16	kintex-7	James Brakef	643			6	2	208	##	14.7	0.67	1.0	217.1	X	verilog	2	table887_Y	Y	N	N	64K	64K		28		8		2014	2016		course project, not pipelined	using with Table888 source code					
dcup16	<a href="https://github.c">https://github.c</a>	beta	Shawn Tan, Marcus Pe	RISC	16	16	kintex-7	James Brakef	662			6	1		318	##	14.7	0.67	4.0	80.4	X	vhdl & v	5	dcup16_c	Y	asm	N	N	64K	64K	N	37		8		2009	2012	<a href="https://en.wikipe">https://en.wikipe</a>	for the OX10C game	4+ addressing modes, 4 & 5-bit reg /modefield			
cd16	<a href="http://anycpu.o">http://anycpu.o</a>	stable	Brad Eckert	forth	16	16	spartan-3	James Brakef	681			4			83	##	14.7	0.67	2.0	41.0	IX	B v	vhdl	16	cd16	N	N	128K	8M							2003	2003	<a href="http://web.archive">http://web.archive</a>	Spartan-3 block RAM	bare core			
digital_up	<a href="https://github.c">https://github.c</a>	stable	Helmut Neemann	mips	16	16	zu-5e	James Brakef	709	310		6	1		250	##	14.7	0.67	1.0	236.2	X	schemat	46	processorHD	asm	N	Y	64K	64K		60		16		2016	2022	<a href="https://github.c">https://github.c</a>	uP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?				
t180-cpu	<a href="https://github.c">https://github.c</a>	stable	Leonard Brandwein	accum	16	8	kintex-7	James Brakef	709			6			83	##	14.7	0.67	3.0	26.2	X	vhdl	23	cpu	Y	Y	N	N	64K	64K	Y	182			2016	2016	<a href="https://www.vtto">https://www.vtto</a>	8-bitter with pc, sp, a, b, c, d & d regs	based on Viktor Toth's 4 bit microcontroller				
digital_up	<a href="https://github.c">https://github.c</a>	stable	Helmut Neemann	mips	16	16	spartan-7	James Brakef	716	309		6	1		182	##	14.7	0.67	1.0	170.1	X	schemat	46	processorHD	asm	N	Y	64K	64K		60		16		2016	2022	<a href="https://github.c">https://github.c</a>	uP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?				
kestrel-2	<a href="https://kestrlcompute">kestrlcompute</a>	stable	Samuel Falvo II	forth	16	16	kintex-7	James Brakef	732			6	8	172	##	14.7	0.67	1.0	157.2	X	Y verilog	27	M_kestrel	Y	yes	N	N	64K	64K		20		2	2012	2015	<a href="https://github.c">https://github.c</a>	J1 with wishbone bus	M_11a runs at 244MHz & 368 LUTs					
c-nit	<a href="http://www.c-ni">http://www.c-ni</a>	stable	Sumit	RISC	16	16	spartan-3	James Brakef	755			6	3	100	##	14.7	0.67	2.0	44.5	X	verilog	6	soc	asm	N	N	64K	64K	Y	22		15		2003	2004	<a href="https://hackaday">https://hackaday</a>	RISC with several load/store modes						
moncky	<a href="https://github.c">https://github.c</a>	beta	Kris Demuynck	RISC	16	16	zu-3e	James Brakef	768	280		6			250	##	14.7	0.67	1.0	218.1	X	X schemat	36	Moncky3_Y	Y	yes	N	N	64K	64K	N	32		16		2020	2021	<a href="https://hackaday">https://hackaday</a>	bare CPU	also has verilog			
dgb16	<a href="https://github.c">https://github.c</a>	see FISA64	Kris Demuynck	RISC	16	16	zu-3e	James Brakef	780			6			313	##	14.7	0.67	1.0	269.0	X	verilog	1	dbg16_Y	Y	N	Y	N	N				8							inside FISA64 project	debug up for fisa64		
dragonfly	<a href="http://www.leo">http://www.leo</a>	beta	LEOX team	MISC	16	16	kintex-7	James Brakef	788			6			164	##	14.7	0.67	1.0	139.3	X	vhdl	6	drgf_core	Y	N	N	256	2K						2001			unusual, uses FIFOs					
diogenes	<a href="https://github.c">https://github.c</a>	stable	Fekkhifer	RISC	16	16	kintex-7	James Brakef	807			6	1	297	##	14.7	0.67	1.0	246.3	X	vhdl	11	cpu	Y	asm	N	N		1K						2008	2009		"student RISC system"					
utTA	<a href="https://github.c">https://github.c</a>	stable	Hans Tiggele	TTA	16	16	kintex-7	James Brakef	810			6	1		57	##	14.7	0.67	1.0	47.4	X	vhdl	23	utla_strud	N	asm	N	N														time triggered arch	bad weblink
ep16	<a href="https://github.c">https://github.c</a>	beta	C.H. Ting	forth	16	5	kintex-7	James Brakef	837			6			254	##	14.7	0.67	1.0	203.6	X	vhdl	5	ep16_vhdl	Y	yes	N	N	32K	32K	N	32				2005	2012	<a href="http://www.ht-lab">http://www.ht-lab</a>	initialized Lattice memory blocks	5-bit instructions			
hpc-16	<a href="https://opencor">https://opencor</a>	beta	Umar Siddiqui	RISC</																																							

_up_all_soft folder	opencores or primary link	status	author	style / clone	data type	inst type	FPGA	report ter	com ents	LUTs ALLUT	Diff	LUT? num	blk num	F max	tag	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chai	flg pt	max dat	max inst	byte adrs	# inst e	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments			
aap	<a href="https://github.com/SimonCook/aap">https://github.com/SimonCook/aap</a>	stable	Simon Cook	RISC	16	16	cyclone-4	James Brakef	10630						306	##	18.0	0.67	1.0	19.3	1	verilog	7	de0_nano	Y	yes	N	Y	64K	16M	Y		64		2015	2016	<a href="http://www.embd.com">http://www.embd.com</a>	includes Altera project	4 to 64 reg, 24-bit pc, no status reg	
aoocs	<a href="https://github.com/AleksanderOsman/aoocs">https://github.com/AleksanderOsman/aoocs</a>	beta	Aleksander Osman	68000	16	16	arria-2	James Brakef	17852			A	2	43	57	##	18.0	0.67	4.0	0.5	1	Y	verilog	22	aoOCS	Y	yes	N	4G	4G	Y			2010	2011		uses ao68000 core, Amiga chip set en	Wishbone Amiga OCS SoC		
aoocs	<a href="https://github.com/AleksanderOsman/aoocs">https://github.com/AleksanderOsman/aoocs</a>	beta	Aleksander Osman	68000	16	16	cyclone-1	James Brakef	26009			A	2	67	45	##	18.0	0.67	4.0	0.3	1	Y	verilog	22	aoOCS	Y	yes	N	4G	4G	Y			2010	2011		uses ao68000 core, Amiga chip set en	Wishbone Amiga OCS SoC		
acc	<a href="https://github.com/IvanGonzalezGomez/acc">https://github.com/IvanGonzalezGomez/acc</a>	stable	Ivan Gonzalez-Gomez	accum	15	15	kintex-7	James Brakef	rom & 88			6	1	227	##	14.7	0.67	2.0	865.2	IX	verilog	1	acc2	Y	yes	N			4K					2016	2016	<a href="https://github.com/IvanGonzalezGomez/acc">https://github.com/IvanGonzalezGomez/acc</a>	26 chptr course using Apollo Commar	??why LUT count different from agcnorm		
agcnorm	<a href="https://opencore.org/agcnorm">https://opencore.org/agcnorm</a>	stable	Dave Roberts	accum	15	15	spartan-3	James Brakef	3732			4	2	20	##	14.7	0.66	1.0	3.5	X	verilog	5	AGC	Y	yes	N	Y	4K	72K	N	11		1	1962	2012	<a href="http://klabs.org/agcnorm">http://klabs.org/agcnorm</a>	Apollo Guidance Computer via 3-input NOR gate emulation			
wb4pb	<a href="https://github.com/StefanFischer/wb4pb">https://github.com/StefanFischer/wb4pb</a>	stable	Stefan Fischer	picoBlaze	13	13	spartan-3	James Brakef	309			4	1	102	##	14.7	0.33	3.0	36.2	X	Y	vhdl or	14	picoBlaze	Y	yes	N							2010	2013	<a href="https://en.wikipedia.org/wiki/Wishbone">https://en.wikipedia.org/wiki/Wishbone</a>	Software add-on for PicoBlazeSoftware	kpcms3 only works for Spartan 3		
cardiac	<a href="https://github.com/AlWilliams/cardiac">https://github.com/AlWilliams/cardiac</a>	mature	Al Williams	accum	13	12	spartan-3	James Brakef	557			4	1	71	##	14.7	0.30	1.0	38.5	X	verilog	16	vtach	Y	asm	N	100	100	N	10			2013	2019	<a href="https://www.cs.du.edu/~cardiac/">https://www.cs.du.edu/~cardiac/</a>	CARDboard Illustrative AI to Comput	3 digit BCD arithmetic			
usimplez	<a href="https://github.com/PabloSalvadoetal/usimplez">https://github.com/PabloSalvadoetal/usimplez</a>	stable	Pablo Salvado et al	accum	12	12	stratix-2	Pablo Salvado	48			4		134	q9.1	0.17	2.0	237.9	1	vhdl	3	usimplez	cpu	Y	asm	N	512	512		8			2011		<a href="http://www.gti.dtu.dk">http://www.gti.dtu.dk</a>	part of university course, simplez+4 has an index register				
microcore	<a href="http://www.gldd.com/microcore">http://www.gldd.com/microcore</a>	beta	Klaus Schleisiek	forth	12	8	kintex-7	James Brakef	399			6	1	294	##	14.7	0.40	2.0	147.4	X	vhdl	30	ucore110	Y	asm	N	512	2K					1999	2022	<a href="http://www.microcore.com">www.microcore.com</a>	indexing into return stack, auto inc/d	only one block RAM? simplest core			
gdp8verilog	<a href="http://www.heattoe.co.uk/gdp8verilog">http://www.heattoe.co.uk/gdp8verilog</a>	stable	Brad Parker	PDP8	12	12	kintex-7	James Brakef	505			6		366	##	14.7	0.50	2.0	181.3	X	verilog	18	gdp8	Y	yes	N	32K	32K				8		2005	2010		boots & runs TSS/8 & Basic			
the12X_12uP		alpha	James Brakefield	stack/cdr	12	12	kintex-7	James Brakef	972			6	1	123	##	14.7	0.50	1.0	63.3	X	vhdl	2	the12x_12u	Y	yes	Y	4K	4K	N	54		64	1	2015			combo stack/accumulator design	load/store arch, not optimized		
gdp8l	<a href="https://opencore.org/gdp8l">https://opencore.org/gdp8l</a>	beta	Ian Schofield	PDP8	12	12	cyclone-3	James Brakef	1088			4		48	63	##	13.1	0.50	2.0	14.4	1	vhdl	11	top	Y	yes	N	4K	4K					2013	2013		Minimal PDP8/L implementation with	4K disk monitor system		
gdp8r	<a href="https://opencore.org/gdp8r">https://opencore.org/gdp8r</a>	alpha	Joe Manojlovic, Robert Finch	PDP8	12	12	kintex-7	James Brakef	1219			6	1	183	##	14.7	0.50	2.0	37.5	X	Y	vhdl	55	cpu	Y	yes	N	32K	32K				8		2012	2016		PDP-8 Processor Core and System	Boots OS/8, runs apps, several variants	
rf6809	<a href="https://opencores.org/oc/projects/rf6809">https://opencores.org/oc/projects/rf6809</a>	stable	Robert Finch	6809	12	12	artix-7	Robert Finch	6500			6		5	120	##	21.2	0.50	4.0	2.3	X	Y	system	21	rf6809	Y	asm	N	64G	64G	Y	44	13	8	2022	2022	<a href="http://www.fintec.com">http://www.fintec.com</a>	Different from rf6809: 36-bit adrs, or	12-bit version, has inst. Cache	
eric5	<a href="http://www.entripty.com/eric5">http://www.entripty.com/eric5</a>	stable	Thomas Entner	forth	9	8	cyclone-4	entner-electr	110			4	opt		60		0.42	1.0	229.1	1	proprietary						512	1K	Y			3-4		2005	2011		25 MIPS: ERIC5x, ERIC5Q			
mcpu	<a href="https://opencore.org/mcpu">https://opencore.org/mcpu</a>	stable	Tim Boscke	accum	8	8	spartan-6	James Brakef	41			6		384	##	14.7	0.08	1.0	749.0	X	vhdl	1	tb02cpu2	Y	asm	N	64	64	Y						2007	2018	<a href="https://github.com/TimBoscke/mcpu">https://github.com/TimBoscke/mcpu</a>	MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst	
sap	<a href="https://opencore.org/sap">https://opencore.org/sap</a>	stable	Ahmed Shahein	accum	8	8	kintex-7	James Brakef	48			6		200	##	14.7	0.10	4.0	104.2	X	vhdl	15	mp_struct	Y	asm	N	16	16	Y						2012	2022	<a href="https://shirishkhorrami.github.io/sap">https://shirishkhorrami.github.io/sap</a>	Simple as Possible Computer from M		
lwrisc	<a href="https://opencore.org/lwrisc">https://opencore.org/lwrisc</a>	stable	Li Wu	accum	8	12	arria-2	James Brakef	88			A	1	230	##	13.1	0.17	1.0	443.6	1	verilog	9	risc_core	Y	asm	N	256	2K	Y	16					2008	2009		Clarisc simplified PIC, 4 reg rtn stack	absolute addressing only, lowered MIPS/clk	
opc-opccpu	<a href="https://github.com/Opccpu/opc-opccpu">https://github.com/Opccpu/opc-opccpu</a>	stable	revaldin	accum	8	8	kintex-7	James Brakef	101			A	1	526	##	14.7	0.15	4.0	195.4	X	verilog	2	opccpu	Y	asm	N	256	2K	Y	13	3			2017	2019	<a href="https://revaldin.github.io/opc-opccpu">https://revaldin.github.io/opc-opccpu</a>	OPC1 one page computer for CPLD	see <b>hackaday One Page Computing Challenge</b>		
td4	<a href="https://github.com/cielo-ee/td4">https://github.com/cielo-ee/td4</a>	stable	cielo-ee	accum	8	8	spartan-3	James Brakef	102			6		200	##	14.7	0.20	1.0	392.2	X	verilog	5	td4_top	Y	asm	N		16	Y					2012	2015		very small uP			
riscuva1	<a href="https://www.xilinx.com/riscuva1">https://www.xilinx.com/riscuva1</a>	stable	S. de Pablo	picoBlaze	8	14	kintex-7	James Brakef	109			6		370	##	14.7	0.33	2.0	560.7	X	verilog	1	riscuva1	Y	asm	N	256	1K	Y	35					2006	2006	<a href="https://github.com/SdePablo/riscuva1">https://github.com/SdePablo/riscuva1</a>	Verilog source included in PDF file	also VHDL version by Bikash Gogoi with ident	
picoBlaze	<a href="https://www.xilinx.com/picoBlaze">https://www.xilinx.com/picoBlaze</a>	stable	Ken Chapman	picoBlaze	8	18	kintex-7	James Brakef	110			6	2	217	##	14.7	0.33	2.0	325.5	X	vhdl	1	kcsmpm6	Y	asm	N	256	2K	Y						2003		<a href="https://en.wikipedia.org/wiki/PicoBlaze">https://en.wikipedia.org/wiki/PicoBlaze</a>	2 clocks/inst, no prog ROM	this is the original picoBlaze author	
brainfuckcpu	<a href="https://github.com/AleksanderKaminski/brainfuckcpu">https://github.com/AleksanderKaminski/brainfuckcpu</a>	beta	Aleksander Kaminski	mem	8	3	kintex-7	James Brakef	110			6		432	##	14.7	0.08	2.0	157.2	X	verilog	1	brainfuck	cpu	N	Y				8		0		2014	2015	<a href="http://www.clifford.org/brainfuckcpu">http://www.clifford.org/brainfuckcpu</a>	Touring machine like, 2ndary link is a	adj prog & data mem size, terrible name		
opc-opc2cpu	<a href="https://github.com/Opccpu/opc-opc2cpu">https://github.com/Opccpu/opc-opc2cpu</a>	stable	revaldin	accum	8	16	kintex-7	James Brakef	117			6		556	##	14.7	0.15	4.0	178.1	X	verilog	2	opc2cpu	Y	asm	N	256	1K	Y	12	3			2017	2019	<a href="https://revaldin.github.io/opc-opc2cpu">https://revaldin.github.io/opc-opc2cpu</a>	OPC2 revised OPC1, for XC9572 CPLD	see hackaday One Page Computing Challenge		
myrisc1	<a href="https://github.com/MuzaByte/myrisc1">https://github.com/MuzaByte/myrisc1</a>	stable	Muza Byte	RISC	8	8	arria-2	James Brakef	121			A	2	231	##	13.1	0.33	1.0	628.7	1	verilog	1	myRISC1	Y	asm	N	Y	256	256	Y	16	4			2011	2011		AKA Mano Machine, LPM macros		
aiuzup/aiuzup_m	<a href="https://github.com/instruct1.ci/aiuzup/aiuzup_m">https://github.com/instruct1.ci/aiuzup/aiuzup_m</a>	stable	Yamin Li, Wanming Ch	RISC	8	16	arria-2	James Brakef	121			A		298	##	13.1	0.17	2.0	205.4	IX	vhdl	1	cpu	Y	asm	N	64K	64K		16	4			1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst		
8bit_chapman	<a href="http://www.ece.cmu.edu/8bit_chapman">http://www.ece.cmu.edu/8bit_chapman</a>	beta	Rob Chapman, Steven	forth	8	8	zu-3e	James Vivado	132		63	A		305	##	21.1	0.33	1.0	762.2	ILX	vhdl	10	stack_pro	Y	asm	N	256	256	Y	24					1998	1998		course work		
tinycpu	<a href="https://opencore.org/tinycpu">https://opencore.org/tinycpu</a>	alpha	Jordan Earls	RISC	8	8	arria-2	James Brakef	136			A		384	##	13.1	0.17	2.0	235.5	IX	vhdl	1	tinycpu	Y	asm	N	1K	1K		12	4			2012	2012		directory contains	subset of 6502		
aiuzup/aiuzup_se	<a href="https://github.com/instruct1.ci/aiuzup/aiuzup_se">https://github.com/instruct1.ci/aiuzup/aiuzup_se</a>	stable	Yamin Li, Wanming Ch	RISC	8	16	kintex-7	James Brakef	136			A		313	##	14.7	0.17	8.0	48.1	IX	vhdl	1	cpu	Y	asm	N	64K	64K	Y	16	4			1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst		
aiuzup/aiuzup_ov	<a href="https://github.com/instruct1.ci/aiuzup/aiuzup_ov">https://github.com/instruct1.ci/aiuzup/aiuzup_ov</a>	stable	Yamin Li, Wanming Ch	RISC	8	16	kintex-7	James Brakef	138			A		318	##	14.7	0.17	3.0	128.3	IX	vhdl	1	cpu	Y	asm	N	64K	64K	Y	16	4			1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst		
light8080	<a href="https://opencore.org/light8080">https://opencore.org/light8080</a>	stable	Joe Ruiz, Moti Litoch	8080	8	8	kintex-7	James Brakef	154			6	1	247	##	14.7	0.33	9.0	58.9	IX	verilog	5	i8080c	Y	yes	N	64K	64K	Y						2007	2019	<a href="https://github.com/light8080">https://github.com/light8080</a>	targeted to area, includes UART, inter	older versions have both VHDL & Verilog	
parwan	<a href="https://github.com/ZainalabedinNavabi/parwan">https://github.com/ZainalabedinNavabi/parwan</a>	stable	Zainalabedin Navabi	accum	8	8	kintex-7	James Brakef	157			6		435	##	14.7	0.33	4.0	228.5	X	verilog	16	par_beh	Y	yes	N	4K	4K	Y			9	3	16		1995	1997		2nd up in director	from VHDL: Analysis and Modeling of
parwan	<a href="https://github.com/ZainalabedinNavabi/parwan">https://github.com/ZainalabedinNavabi/parwan</a>	stable	Zainalabedin Navabi	accum	8	8	kintex-7	James Brakef	161			6		76	##	14.7	0.33	4.0	38.8	X	vhdl	2	parwan	Y	yes	N	4K	4K	Y						1995	1997		2nd up in director	from VHDL: Analysis and Modeling of	
lipisi	<a href="https://github.com/MartinSchoeberli/lipisi">https://github.com/MartinSchoeberli/lipisi</a>	stable	Martin Schoeberli	accum	8	8	cyclone4	Martin Schoe	162			4		162	##	14.7	0.17	1.0	167.0	scala	2		Y	yes	N	64K	64K	Y						2010	2010		goal is 100 LUTs, program mapped to	"Lipisi, a very tiny processor"		
avr8	<a href="https://github.com/MartinKovach/avr8">https://github.com/MartinKovach/avr8</a>	beta	Martin Kovach	AVR	8	16	kintex-7	James Brakef	174			6		418	##	14.7	0.33	1.0	792.2	X	verilog	1	rAVR	Y	yes	N	64K	64K	Y	17	4			2010	2010		Reduced AVR Core for CPLD	not a full clone, doc is opencores page		
nocpu	<a href="https://github.com/JohnTzonevraakis/nocpu">https://github.com/JohnTzonevraakis/nocpu</a>	beta	John Tzonevraakis	RISC	8	8	kintex-7	James Brakef	175			6		243	##	14.7	0.33	1.5	306.1	X	verilog	5	cpu	N	no	N	256	256	Y						4				minimal & complete	
8bit_chapman	<a href="http://www.ece.cmu.edu/8bit_chapman">http://www.ece.cmu.edu/8bit_chapman</a>	beta	Rob Chapman, Steven	forth	8	8	kintex-7	James Brakef	176			6		131	##	14.7	0.33	1.0	245.5	ILX	vhdl	10	stack_pro	Y	asm	N	256	256	Y	24					1998	1998		course work		
picoBlaze	<a href="http://www.bleyer.org/picoBlaze">http://www.bleyer.org/picoBlaze</a>	mature	Pablo Kocik	picoBlaze	8	18	spartan-3	Pablo Kocik	177			4	1	117	##	14.7	0.33	2.0	109.1	X	verilog	18	picoBlaze	Y	asm	N	256	2K	Y	5										

_up_all_soft folder	opencores or primary link	status	author	style / clone	data date	inst date	FPGA	reporter	com ents	LUTs ALLUT	Diff	LUT? num	blk num	F max	tag	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	tool chai	flg pt	max dat	max inst	byte adrs	inst t	adr mod	pip e	start year	last revis	secondary web link	note worthy	comments				
bfcpu	<a href="http://www.cliff">http://www.cliff</a>	stable	Clifford Wolf	Turing	8	3	kintex-7-3	James Brakef	422		6				345	##	14.7	0.01	4.0	2.0	X	B	vhdl	4	cpu6671	Y	yes	N	N	64K	64K	Y	8		2003	2003	<a href="https://en.wikipedia">https://en.wikipedia</a>	no accum, data pointer and bracketed	current version & earlier version	
u0os	<a href="https://opencor">https://opencor</a>	mature	Daniel Roggen	Accum	8	16	kintex-7-3	James Brakef	441		6				270	##	14.7	0.33	3.0	67.4	X		vhdl	14	cpu671	Y	yes	N	N	64K	64K	Y	3	4	2014	2017		U0s Educational Processor	Inspired by x86 ISA	
minirisc	<a href="https://opencor">https://opencor</a>	stable	Rudolf Usselmann	PIC16	8	14	spartan-3	Rudolf Ussel	460		4				80		0.33	1.0	57.4	X			verilog	7	risc_core	Y	yes	N	N	256	4K	Y			2001	2012				
m65C02	<a href="https://opencor">https://opencor</a>	mature	Michael Morris	6502	8	8	spartan-6	James Brakef	466		6		3		118	##	14.7	0.33	4.0	20.8	X	Y	verilog	13	M65C02	Y	yes	N	N	64K	64K	Y			2013	2020	<a href="https://github.com">https://github.com</a>	also a m65C02a version	micro-coded via F9408 soft sequencer	
q5-r8le	<a href="http://www.san">http://www.san</a>	stable	John Ribble	RISC	8	16	kintex-7-3	James Brakef	468		6				135	##	14.7	0.33	1.0	95.3	X		verilog	1	q5s_mim	Y	yes	N	N	256	32K	Y			1998	1999		used in his class, also uses eP32		
babynrisc	<a href="http://www.san">http://www.san</a>	stable	John Ribble	RISC	8	16	kintex-7-3	James Brakef	468		6				141	##	14.7	0.33	2.0	49.7	X		verilog	1	q5s_mim	Y	yes	N	N	64K	64K	Y	15	8	1997	1999	<a href="http://www.san">http://www.san</a>	part of a three class course	memory rd/wt & ALU per clock	
synpic12		stable	Miguel Angel Ajo Pela	PIC12	8	12	kintex-7-3	James Brakef	474		6		1		197	##	14.7	0.33	1.0	136.8	IX		vhdl	7	synpic12	Y	yes	N	N	256	2K	Y			2011	2011	<a href="http://projects.n">http://projects.n</a>	CHDL to verilog	bad weblink	
verilog-6502	<a href="https://opencor">https://opencor</a>	stable	Arlot Ottens	6502	8	8	zu-3e	James Vivadd	475		112	6			333	##	21.1	0.33	3.0	77.2	X		verilog	2	cpu	Y	yes	N	N	64K	64K	Y			2007	2018	<a href="http://ladybug.xs4all.nl/ariet/fpga/6502/">http://ladybug.xs4all.nl/ariet/fpga/6502/</a>			
m65	<a href="http://www.jp.arch">http://www.jp.arch</a>	stable	Naohiko Shimizu	6502	8	8	aria-2	James Brakef	483		A				110	##	21.1	0.33	4.0	18.8	X		sfl & TDJ	8	m65cpu	Y	yes	N	N	4K	4K	Y			2001	2002				
micro8a	<a href="https://github.com/Steve">https://github.com/Steve</a>	beta	Steve Teal	6502	8	8	zu-3e	James Brakef	485		148	6		2	370	##	21.1	0.33	4.0	63.0	X		vhdl	5	apple1	Y	yes	N	N	64K	64K	Y			2022	2022		cycle accurate, passes Klaus Dorman	6502 functional tests, has uart	
micro8a	<a href="https://members.c">https://members.c</a>	beta	John Kent	accum	8	16	kintex-7	James Brakef	531		6				204	##	14.7	0.33	3.0	42.3	X		vhdl	11	Micro8	Y	yes	N	N	2K	2K	Y			2002	2002	<a href="http://members.c">http://members.c</a>	also micro8 and micro8b variants		
t65	<a href="https://opencor">https://opencor</a>	stable	Daniel Wallner	6502	8	8	kintex-7-3	James Brakef	575		6				291	##	14.7	0.33	4.0	41.7	IX		vhdl	7	T65	Y	yes	N	N	64K	64K	Y			2002	2010				
bc6502	<a href="https://finitron.c">https://finitron.c</a>	beta	Robert Finch	6502	8	8	zu-3e	James Vivadd	583		6				286	##	21.1	0.33	4.0	40.4	X		verilog	18	bc6502	Y	yes	N	N	64K	64K	Y			2012	2012				
cosmac	<a href="https://github.com">https://github.com</a>	beta	Eric Smith	1802	8	8	kintex-7-3	James inferr	519		6		17		87	##	14.7	0.33	1.0	48.0	X	X	vhdl	14	elf	Y	asm	N	N	64K	64K	Y	100	16	2009	2020		uses PIXIE graphics core	modified to use block RAM	
bc6502	<a href="https://finitron.c">https://finitron.c</a>	beta	Robert Finch	6502	8	8	kintex-7-3	James Brakef	518		6				197	##	14.7	0.33	4.0	26.2	X		verilog	18	bc6502	Y	yes	N	N	64K	64K	Y			2012	2012				
copyblaze	<a href="https://opencor">https://opencor</a>	stable	Abdallah Ellbrahimi	picoBlaze	8	18	kintex-7-3	James missin	622		6				217	##	14.7	0.33	2.0	57.5	IX		vhdl	16	cp_copybl	Y	asm	N	N	256	2K	Y			2011	2016		wishbone extras	bare source	
e28	<a href="https://github.com">https://github.com</a>	stable	Howard Mao	accum	8	16	kintex-7-3	James replac	644		6		2		233	##	14.7	0.33	2.0	59.6	X		verilog	13	e28_cpu	Y	yes	N	N	256	4K	Y			2014	2014	<a href="http://zhehaomao.com/">http://zhehaomao.com/</a>		not sure inferred RAM correct?	
free6502	<a href="http://web.arch">http://web.arch</a>	stable	Daniel Kessner	6502	8	8	kintex-7-3	James Brakef	646		6				193	##	14.7	0.33	4.0	24.6	X		vhdl	5	free6502	Y	yes	N	N	64K	64K	Y			1999	2000	<a href="http://www.spro">http://www.spro</a>	microcoded		
open8_urisc	<a href="https://opencor">https://opencor</a>	stable	Kirk Hays, Jshamlet	RISC	8	8	kintex-7-3	James Brakef	691		6	1			263	##	14.7	0.33	1.0	125.6	X		vhdl	9	Open8	Y	yes	N	N	64K	64K	Y		8	2006	2021		accum & regs, clone of Vautomation	uRISC processor, in use	
t48	<a href="https://opencor">https://opencor</a>	stable	Armin Laeuge	MCS-48	8	8	cyclone-1	Armin Laeuge	738		4		1		59		0.33	4.0	6.6	IX			vhdl	70	t48_core	Y	asm	N	N	256	1K	Y			2004	2022		T48 uCcontroller	used in several projects	
inst_list_proce	<a href="https://opencor">https://opencor</a>	planning	Maresh Palve	accum	8	15	kintex-7-3	James using	786		6		1		340	##	14.7	0.33	1.0	142.6	X		verilog	34	top	Y	yes	N	N	128	1K	Y	32		2014			pipelined, state machine	UART, SPI & timer included	
ag_6502	<a href="https://opencor">https://opencor</a>	beta	Oleg Odintsov	6502	8	8	kintex-7-3	James Brakef	824		6				176	##	14.7	0.33	4.0	17.7	ILX		verilog	2	ag_6502	Y	yes	N	N	64K	64K	Y			2012	2012				
ag_6502	<a href="https://opencor">https://opencor</a>	beta	Oleg Odintsov	6502	8	8	zu-3e	James Vivadd	824		6				176	##	21.1	0.33	4.0	17.7	ILX		verilog	2	ag_6502	Y	yes	N	N	64K	64K	Y			2012	2012				
system05	<a href="https://opencor">https://opencor</a>	beta	John Kent, David Burn	6805	8	8	kintex-7-3	James Brakef	834		6				204	##	14.7	0.33	4.0	20.2	X	Y	vhdl	10	System05	Y	yes	N	N	64K	64K	Y			2003	2009	<a href="http://members.optushome.com.au/ekent/">http://members.optushome.com.au/ekent/</a>		claim of 700 LUTs in Spartan-3 probably wrong	
next80	<a href="https://opencor">https://opencor</a>	stable	Nicolas Dumitracu	780	8	8	zu-3e	James Brakef	854		6				119	##	14.7	0.33	1.0	46.0	X	Y	verilog	3	Next280C	Y	yes	N	N	64K	64K	Y			2011	2019				
v6502	<a href="https://github.com">https://github.com</a>	untested	Daniel Loffgren	6502	8	8	zu-3e	James bare c	868		131	6			250	##	21.1	0.33	3.0	31.7	X		vhdl	23	v6502	Y	yes	N	N	64K	64K	Y			2019	2020	<a href="https://opencor">https://opencor</a>	6502 with extras: 16-bit stack pointer	www.youtube.com/watch?v=K3H-f_r80E	
verilogboy	<a href="https://hackada">https://hackada</a>	alpha	Wenting Zhang	risc-v	8	8	zu-3e	James Vivadd	872		608	6			313	##	21.1	1.00	3.0	119.5	X		verilog	36	vbh	Y	yes	N	N	64K	64K	Y			2019		<a href="https://github.com">https://github.com</a>	Game Boy in Verilog, both CPU (SM8)	uses riscv_picov32 core	
tinyvliw8	<a href="https://github.com">https://github.com</a>	alpha	Oliver Stecklina	VLIW	8	32	kintex-7-3	James hacke	895		6				149	##	14.7	0.33	1.0	55.0	X		vhdl	19	sysar	Y	yes	N	N	256	1K	Y			2013	2020		tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs	
gup	<a href="https://opencor">https://opencor</a>	stable	Kevin Phillipson	68HC11	8	8	aria-2	James Brakef	925		A	1	1		127	##	21.1	0.33	4.0	11.3	Y		vhdl	25	gator_upr	Y	yes	N	N	64K	64K	Y			2008	2011	<a href="https://www.mil">https://www.mil</a>	top level is schematic		
ucpvhdl	<a href="https://github.com">https://github.com</a>	stable	Reed Foster	RISC	8	16	kintex-7-3	James 512 LL	933		6				118	##	21.1	0.33	2.0	20.8	X		vhdl	29	core	Y	asm	N	N	256	64K	Y	12	2	7	2016	2017	<a href="https://github.com">https://github.com</a>	six tutorials on uCPuVhdl	using muCPUv2_1 of 3 upwards compatible de
ae18	<a href="https://github.com">https://github.com</a>	beta	Shawn Tan	PIC18	8	16	zu-3e	James Vivadd	954		501	6			208	##	21.1	0.33	1.0	72.1	ILX		vhdl	1	ae18_core	Y	yes	N	N	4K	1M	Y			2003	2009	<a href="https://hackada">https://hackada</a>	not 100% compatible	negative edge reset "clock"	
fluid_core	<a href="https://opencor">https://opencor</a>	alpha	Azmathmoosa	RISC	8	12	kintex-7-3	James Brakef	956		4				381	##	14.7	0.33	1.0	131.7	X		verilog	17	FluidCore	Y	yes	N	N	64K	64K	Y			2015	2015		data width adj., mem sizes adj.		
navre	<a href="https://opencor">https://opencor</a>	stable	Sebastian Bourdeaudou	AVR	8	16	kintex-7-3	James Brakef	990		6				207	##	14.7	0.33	1.0	69.0	AILX		verilog	1	sofusb_n	Y	yes	N	N	64K	64K	Y	72	32	2	2010	2013	<a href="https://www.mil">https://www.mil</a>	AVR clone, part of www.milkymist.org	
light52	<a href="https://opencor">https://opencor</a>	beta	Jose Ruiz	8051	8	8	kintex-7-3	James Brakef	1022		6	1	1		154	##	14.7	0.33	6.0	8.3	IX	Y	vhdl	8	light52_m	Y	yes	N	N	64K	64K	Y			2012	2018		targeted to balanced	~ 6 clocks/inst	
r8051	<a href="https://github.com">https://github.com</a>	beta	Li Xinbing	8051	8	8	kintex-7-3	James Brakef	1031		6	1			139	##	14.7	0.33	4.0	11.1	X		verilog	2	r8051	Y	yes	N	N	64K	64K	Y			2015	2019				
8bit_piped_pr	<a href="https://opencor">https://opencor</a>	stable	Maresh Sukhdeo Palv	RISC	8	16	kintex-7-3	James swapp	1049		6	1	1		370	##	14.7	0.33	1.0	116.4	X		verilog	28	top	Y	yes	N	N	64K	64K	Y	20	16	2013	2017	<a href="https://github.com">https://github.com</a>	uses Peri as assembler	use Peri to generate ROM file	
pet_fpga	<a href="https://github.com">https://github.com</a>	stable	Thomas Skibo	6502	8	8	kintex-7-3	James Brakef	1052		6				242	##	14.7	0.33	4.0	19.0	X		verilog	1	cpu6502	Y	yes	N	N	64K	64K	Y			2007	2011	<a href="https://github.com">https://github.com</a>	for Commodore PET		
ae18	<a href="https://opencor">https://opencor</a>	beta	Shawn Tan	PIC18	8	16	aria-2	James Brakef	1084		A	1			207	##	21.1	0.33	1.0	63.1	ILX		vhdl	1	ae18_core	Y	yes	N	N	4K	1M	Y			2003	2009	<a href="https://hackada">https://hackada</a>	not 100% compatible	negative edge reset "clock"	
68hc05	<a href="https://opencor">https://opencor</a>	stable	Ulrich Riedel	6805	8	8	zu-3e	James Vivadd	1106		117	6			485	##	21.1	0.33	4.0	36.2	X		vhdl	1	6805	Y	yes	N	N	64K	64K	Y			2007	2009				
68hc05	<a href="https://opencor">https://opencor</a>	stable	Ulrich Riedel	6805	8	8	kintex-7-3	James Brakef	1112		6				300	##	14.7	0.33	4.0	22.2	X		vhdl	1	6805	Y	yes	N	N	64K	64K	Y			2007	2009				



418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs)  
385 designs with best FOM (likely true measure of # of usable designs)

[illegible]