author style / 3 2 1 1 FPGA repor com LUTs of rent control clone rents ALUT of rent control clone rents ALUT of rents ALUT of rents and rents rents and rents rent
--

Small soft core uP Inventory

©2022 James Brakefield

Jilian Joil Coic ai	inventory

Small soft core uP Inventory  Opencore and other soft core processors	©2022	James Brakefi	ield																				
totalcpu https://opencor alpha	1	PISC 12±	12	kintex-7-3 James Brakef	229	6 1	1/10	## 14.7	U 33	3.0 71.7	7 V	verilog	10 cpu	т т	мТ	1 1	-	1 1	1	6	2007 2009	data width 12 bits and up, no data me	emory
	Omvtro Senvakin	RISC 124			223	A 72 11		## a17.1	4.00	1.0 23.3	î	system v	27 CoreOne	V Y asm	Y	4G	4G		1		2017 2017		37-bit adr. guad issue, caches, 32-64-128 fltg-g
	Omytro Senyakin	RISC 128	16		984	A 72 11	2 103	## q18.0	4.00	1.0 11.4	1		27 CoreOne		Y	4G	4G		1		2017 2017		37-bit adr, quad issue, caches, 32-64-128 fltg-p
	Omytro Senyakin	RISC 128	16			A 72 11	2 90 #	## q18.0			2 1		27 CoreOne		Υ	4G	4G		1		2017 2017		37-bit adr, quad issue, caches, 32-64-128 fltg-p
odess https://opencor stable D	Omytro Senyakin	RISC 128				A 72 11		## q17.1	4.00		L		27 CoreOne		Υ		4G		1		2017 2017		37-bit adr, quad issue, caches, 32-64-128 fltg-p
odess https://opencor stable D	Omytro Senyakin	RISC 128	16	stratix-5 Dmytro Seny 148	3078	A 72 12	2 184	## q17.1	4.00	0.3 19.9	9 1	system v	27 CoreQua	d Y asm	Υ	4G	4G		1	.6	2017 2017	https://opencores Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 fltg-p
legv8 https://github.co stable V	Warren Seto	ΔΔ64 64	32	kintex-7-3 James Brakef	731	6	2 154	## 14.7	1.00	1.0 210.5	x	B verilog	2 arm_cpu	Y yes	N	46	4G	Y 10	3	12	2018 2019	coursework, limited ISA, 3 versions	pipelined, inst: LDUR, STUR, ADD, SUB, ORR, A
	Warren Seto	AA64 64			884	6	2 137		1.00	1.0 155.0	X	B verilog	2 arm cpu		N			Y 10	3		2018 2019	coursework, limited ISA, 3 versions	inst: LDUR, STUR, ADD, SUB, ORR, AND, CBZ, B
	Matthew Olsson	AA64 64	32	kintex-7-3 James Brakef	884	6	2 137	## 14.7	1.00	1.0 155.0	)	verilog			N	4G	4G	Y 10	3		2018 2019	another implementation	legv8 from Patterson & Hennessy 2017
kcp53000 https://github.csimulatiorS		risc-v 64			2455	6		## 14.7			X	B verilog	4 polaris		N Y		100	Υ	3		2016 2017	https://github.com kestrel #3, basic 64-bit RISC-V	uses state machine RTL generator
	Miguel Santos	RISC 64			036	4 2		## q18.0	2.00	1.0 26.1	l I	system v	13 fisc_core		Y N			Y 85	6 3	2 :	5 2018 2018	http://www.archf Flexible Instruction Set Computer	caches, VHDL & System Verilog versions, altera
ARM_Cortex_A https://developi ASIC A		ARM A53 64	_		5000	A	1500			0.5 1000	)	asic			Υ	$\vdash$		Υ				https://en.wikiped uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches
	Robert Finch Fommy Thorn	RISC 64 MMIX 64			0404 1605	6 12	7 65 4	## 14.7 ## a13.1	1.50	1.0 9.4 4.0 3.0	X	verilog	1 FISA64 3 core	1.1	N Y Y Y		100	Y 256	28	10	2015 2015	https://github.com/robfinch/Cores https://en.wikiped.clone.of.Knuth's MMIX	need to use multi-cycle on mult micro-coded
fpgammix <a href="https://github.c">https://github.c</a> stable Towardcom <a href="https://github.com/Forward.">https://github.com/Forward.</a>	. , .	cisc 64	_		2026	A 6 1		## V20.1	1.00	1.0 5.8	X X	system v	18 top	,	_		32K		- 20		2016 2014		16-bit compressed inst, x86 adr modes
	hristopher Fenton	CRAY1 64	52	kintex-7-3 James Brakef 13		6 19 1	0 127		6.00	1.0 56.6	X	verilog	46 cray_sys		Y N			N 128	53		2010 2021	https://www.chrighomebrew Cray1	24-bit address registers
	abrizio Fazzino etal	SPARC 64	32	kintex-7-3 James Brakef 52		6 8 5	9 56	## v14.1	2.00		IX	verilog	136 s1_top		Y N		4G	Y	3		2007 2012		Vivado run
riscv_percival https://github.com/artecs A	ArTeCS (Un Madrid)	riscv 64	32	kintex7 ArTeC largest 57	7129 27996	6 6	50	v20.2	1.00	2.0 0.4	X	system v		Y yes	N	16E	16E	Υ	3	12	2017 2022		Quire Capability, cav6(AKA Ariane) derivative
	Niranjan Ramadas	RISC 64		kintex-7-3 James way to 135		6 32		## 14.7	1.00	1.0 0.6	X	verilog	28 pipeline		N Y			Y 137	3	2 4-8	8 2012 2012	nrbramadas.apps; university ASIC project, read PDF	64-bit data paths, superscalar, branch analysis
	Brian Nemetz	accum 56	20		L750	6		## 14.7					15 classichp				4K			7	2012		includes LED display driver & UART, for Papilio
ks10 http://www.tecl alpha R	Rob Doyle	PDP10 36	36	spartan-6 Rob Doyle	1427	6 1	5 50 #	## 14.7	1.00	2.0 5.6	X	verilog	39 esm_ks1	0 Y yes	Y N	-	_	N	_	_	2011 2014	36-bit accum & 18-bit adrs	ucf file, most tests pass
supersmall http://www.eec stable N	Michael Ritchie	RISC 32	32	stratix_3 Michael Ritch	207	A 2+	3 126	## q9.0	1.00	16.0 38.1	l I	verilog			$\neg$						2005 2009	2-bit serial, Mostly MIPS-I compliant	Copyright 2005,2006,2009 Jonathan Rose, and
	Huib Arriens	uBlaze 32			244	6	2 319 #			1.0 1308	8 X	B vhdl	34 tumbl	. ,	N		4G	Υ	3		2010 2012	Delft Un. Of Tech. course work	use inferred RAM
riscv_GRVI-pha http://fpga.org/ beta Ja	,				320	6		## v16.4			2 X	propriet		1 1/			4G		3	_	3 2015 2018	https://www.yout hand fitted & placed	"Hoplite" router, 1680 cores in XCVU9P
	Dagvadorj Galbadrakh	RISC 32	32		396	6	1 123		1.00	4.0 77.9	X	verilog	4 tarhi_coi	itroner	N	16M		N 11		-	2013 2013	no doc, extremely small RISC	difficulty with timing, try 7.0ns
	Graeme Smecher	riscv 32	16		423 61 474	6		## v22.2	1.00 0.67	4.0 118.2	X B IX	vhdl	2 minimax		N N	4G	4G	Y	3	12	2022	Two port register file	most 32-bit insts microcoded, limited 16-bit IS/
	Giovanni Ferrante Charles Papon	RISC 32 risc-v 32			481	6	346	## 14.7	0.67	1.0 271.8 1.0 374.1	X	vhdl scala	14 cpu smallest		N N	4M	4M	Υ	_	+	2003 2009	x86 .exe generates VHDL RISC uP https://riscv.org/2 preformance #s for 8 configurations of	using 16 bit example "Briey" is SOC variant
riscv_rudolv https://github.com/bobbl_Jo		risc-v 32			545	6	200 #	*#	1.00	1.0 367.0	AIMX		4 pipeline	Y yes	N			Y	3	2 :	5 2021	RISC-V processor for real-time system	
microblaze https://www.xilproprietar X		uBlaze 32			546	-	1 320		1.03	1.0 603.7	X	propriet			opt			Y 86	3		3 2002		70 configuration options, MMU optional
microblaze https://www.xilbroprietar X		uBlaze 32	32	virtex ultr Xilinx	563	6	1 682 #	##	1.03	1.0 1248	3 X	propriet			opt	4G	4G	Y 86	3	2 3	3 2002	https://en.wikiped MicroBlaze MCS, smallest configurati	
nios2 proprietar A	Altera	Nios II 32			584	Α		## q16.0	0.10	1.0 71.9	1	propriet		Y yes	opt			Υ	3		2004	fltg-pt, caches & MMU options	Nios II/e: min LUTs version, DMIPS adj, 1.68 Cc
mips-cpu https://github.co alpha Je					596	6	1 244		1.00	1.0 409.2	2 X		15 cpu	Y yes			4G		3		5 2017 2017		no outputs, missing im_data.txt
softpc https://github.com/alreac N					613	4	1 180	q17.1	1.00	5.0 58.9	9	vhdl	13 nios2ee	- /	opt	4G	4G	Υ	3	12	2019	nine variations in attempt to improve	
amic-0 https://github.c stable A opc.opc7cpu https://github.c stable re		stack 32 RISC 32	_		622 357 624	6		## v21.1 ## 14.7	1.00	1.0 401.9 2.0 242.8	2 v	vhdl verilog	8 processo 2 opc7cpu		N N	1M	1M	N 32	5 1	6	2017 2019	https://en.wikipec based on mic-1 by Andrew Tanenbau	see hackaday One Page Computing Challenge
	Clifford Wolf	risc-v 32			761	6		## v16.2	1.00		x X	Y verilog	1 picorv32		N		4G	Y 32	3		2016 2020	mimimal features, soc options	designed for minimum LUTs
	lifford Wolf	risc-v 32			761	6		## v16.2	1.00	3.0 198.9	X		1 picorv32		N			Y	3		2016 2020	mimimal features, soc options	LUTs & Fmax for Kintex, Virtex & Ultrascale+
	majordomo	RISC 32	16		793	6		## 14.7		1.0 243.7	7 X	vhdl	49 xtc	,	N Y		4G		1		5 2014	http://www.xthur Gadget Factory Forum thread	in debug, no comments, mostly in simulation
	Stephan Nolting	risc-v 32	_		848	4				4.0 32.7		Y vhdl	25 neorv32				4G	Υ	3		2020 2021		many perpherals, LUT counts for all variati
	Alex Kuznetsov Jirich Riedel	RISC 32 RISC 32	32		850 874	6 3		## 14.7 ## 14.7	1.00	2.0 115.4 2.0 107.9	AIX	vhdl vhdl	20 lxp32u_t 6 tinvx	o Y asm	N N		4G 64K	Y 30	25	6	3 2016 2022 2004 2007	https://lxp32.githuregister file in block RAM data size from 32 to 64 bits	vendor neutral source code, no div inst micro-coded sub-ops
. ,	G.K Yvann Monny	RISC 32	32		897	6		## 14.7		3.0 47.0	X	vhdl	8 cpu_dp	+	N	_	_	N 20	3	2	2018 2018		very small caches do not infer any RAM
	ames Bowman				930	6	358			1.0 384.4	X	verilog	3 j1	-			64K	20			2 2006 2017	uCode inst. dual port block RAM	DFF used for 18 deep data & return stacks
	Tamar Kranenburg	uBlaze 32			941	6	2 227				IX	vhdl	18 core_wb	Y yes	N		4G	Y 86	3	12	2009 2017	not all instructions implemented	moved everything to work library
	Alex Kuznetsov		32		948	6 4		## v21.1			AIX	vhdl	20 lxp32u_t	o Y asm				Y 30	25	6	3 2016 2022	https://lxp32.githi register file in block RAM	vendor neutral source code, no div inst
	shawn Tan	uBlaze 32	32		997 434			## v21.1	1.00	1.0 250.8	3 ILX	verilog	7 aeMB_co		N			Υ			2004 2009	not 100% compatable	
	Marcelo Samsoniuk	risc-v 32	32		1000	6		## v20.1	1.00	1.0 220.0	)	verilog	4 darkriscv	Y yes	N			Y 45	3	12	2018 2021		builds for five fpga boards
aeMB https://opencor beta Si nios2 proprietar A		uBlaze 32 Nios II 32	52		1018	6 3 A	131	## 14.7 ## a13.1	1.00	1.0 128.5 1.0 255.9	ILX	verilog propriet	7 aeMB_co		N opt		4G	Y	3	12	2004 2009	not 100% compatable fltg-pt, caches & MMU options	Nios II/f: fastest version, DMIPS adj, 2.15 Corel
	narko zec, vordah, Da				1048	6 4 3		## Q13.1 ## 14.7		1.0 255.9	X	vhdl			N Y			Y 30	3		5 2014 2019	http://www.nxlab MIPS or RISC-V ISA, Arduino support	https://www.youtube.com/watch?v=55MzMH
	/alentin Angelovski	MIPS 32	16		1050	6 1	142		1.00	1.0 170.3	X	B vhdl	2 Sweet32		N N			Y 26	1		2014 2015	targets MACHXO2, no RAM	inteps.//www.youtube.com/waten:v=55WzWi
riscv_fwrisc https://github.co untested N	Matthew Balance	risc-v 32	32	igloo2 Matthew Bala 1	1060	4	20 #	##	1.00	6.7 2.8	AL.	system v	8 fwrisc_fp	g Y yes	N	4G	4G	Y 45	3	12	2018 2018	https://opencores featherweight entry 2018 RISC-V conf	0.15 DMIPS/MHz
zpu https://github.ci stable O	Oyvind Harboe	forth 32	8	kintex-7-3 James Brakef	1073	6 3	283	## 14.7	1.00	4.0 65.9	X	vhdl	23 zpu_core	Y yes	N			Y 37			2008 2009	zpu4: 16 & 32 bit versions, code size	ZPU the worlds smallest 32 bit CPU with GCC to
an-noc-mpsoc https://opencor mature A	Alireza Monemi	uBlaze 32	32	zu-3e James vivado 1	1079	6 3		## v21.1		1.0 308.9	X	Y verilog	90 aeMB_to	r Y yes			4G	Υ	I	I	2014 2019	choice of lm32, aeMB, mor1kx or or1	full system has network of cores
	/ectorBlox				1082	A	? 244 #		0.00	1.0 221.0	1	vhdl	13 orca	. , ,	N		4G	Υ	3		2016	*, /, fltg-pt all optional	RV32IM
	Michael Linder				1100	6	238 4		1.00			B vhdl	39 a_mips	. ,			4G	,	3	12	2007 2007	masters thesis	no LUT RAM, source code in PDF
	Alireza Monemi Valentin Angelovski	uBlaze 32 MIPS 32	16		1164 1177	6 3	1 192 4		1.00	1.0 165.2 1.0 98.8	X		90 aeMB 2 Sweet32		N N		4G 4G	Y 26	1	6	2014 2017 2014 2015	choice of lm32, aeMB, mor1kx or or1 targets MACHXO2, no RAM	run system nas network of cores
	Viklaus Wirth	RISC 32	32		1186	6 4		## 14.7		1.0 61.9	X	verilog	8 RISCO				4G	1 20	- + 1	.0	2014 2013	minimalist Wirth, education tool	
	Antonio Anton	uBlaze 32	32		1201	6 3	2 105		1.00	1.0 87.4	X	Y verilog	27 openfire		N N	4G	4G	Υ	3	12	2007 2012	"FPGA Proven"	derived from Stephen Craven's OpenFire
core_arm https://opencor beta K	Conrad Eisele	ARM 32	16	kintex-7-3 James Brakef	1239	6	3 250 #	## 14.7	1.00	1.0 201.8	8 X	Y vhdl	151 arm_pro		N	256M 2	256M		1	.6	2004 2009	http://cfw.sourcel very large project with many unused	missing files found in sourceforge dir, very little
	Alastair M. Robinson	accum 32	8		1300	4	133		1.00	1.0 102.3	3	vhdl	17 eightthir		N	500M 5		Y 28			2019 2021	https://retroramb 5-bit op-code & 3-bit reg #	full tool set, see github page for ISA description
	ohan Thelin etal	RISC 32	32		1369	6	143		1.00	1.0 104.2	2 X	vhdl	17 cpu		N Y		128K		3		5 2002 2014	serial multiply & divide	D. (0.0)
riscv_niosv https://www.introprietar.lr	ntel ohan Thelin etal	risc-v 32 RISC 32	_		1375	A 6	2 306 4	## q21.3 ## 14.7	1.00	1.0 222.3	8 I	propriet vhdl					4G 128K	Y	3		5 2002 2014		RV32IA spec, M20K for reg file, interrupts
je	Charles Papon	risc-v 32	52		1396	6	295	+++ 14./	1.00	1.0 210.9	X		17 cpu_sys				4G	Y	3		2018	serial multiply & divide  https://riscv.org/2 preformance #s for 8 configurations of	
hive https://opencor stable E					1420		4 283	## q13.1		1.0 199.4	ILX	verilog	hive_cor		N	+		N 40	1		8 2013 2015	4 symetrical stacks, eight threads via	
darkriscv https://github.cc alpha M	Marcelo Samsoniuk	risc-v 32	32	kintex-7-3 James Brakef	1422	6	1 167	## 14.7	1.00	1.0 117.2	X	verilog	2 darksocv	Y yes	N	4G	4G	Υ	3	2 2	2 2018 2018	https://blog.hacks written in one night, low line count	readme is descriptive, uses cache
mips789 https://opencor stable Li		MIPS 32			1432	6		## 14.7			IX	verilog	10 mips_co	e Y yes	N		4G	Υ	3		5 2007 2014	supports most MIPSI instructions	
bst-cpu https://github.co stable Y		RISC 32			1439	A		## q18.0		1.0 40.2	- 2		26 sc_comp		N	·	4G		(1)		2016 2016	learning, single cycle uP	
risc-processor https://github.co stable Je		RISC 32			1445	6	6 161			1.0 111.6	X		22 fpga_top	Y yes	N			Y 21	3		2008 2019	https://github.cor two designs with same name	MIT course work
	Sergio Johann Filho	MIPS 32	-		1446	6	4 115 4	_	1.00	1.0 79.2	X	vhdl	9 spartan3		N N		_	Y 41	3		2016	https://github.com MIPS I subset, no multiplier	d 8 accounted union Lattice Second
riscv_lattice https://www.lat stable Li riscv_niosv https://www.introprietar.lr		risc-v 32 risc-v 32			1507 1509	4 A	4 60 #	## q21.3	1.00	1.0 39.8 1.0 375.2	L	1		. ,	N N			Y	3		5 2021 5 2021	RV32I ISA, 5 stage pipeline, configure	
ion https://opencor mature Jo					1509	6 A	163		1.00			propriet	12 mips_so		N			Y	3		2011 2018		RV32IA spec, M20K for reg file, interrupts new version not ready, keeping old numbers
	ric Matthews	risc-v 32			1551	-	1 123	14./	1.00			system	46 mips_soi	Y yes	N			Y	3		2017 2018		33% smaller & 39% faster than LEON3
	yonel Barthe			-74	1563	4	91	i12.1	1.00			Y vhdl	26 sb_core					Y 86		2 :	5 2010 2012		data is for single secretblaze
	-																						

kid32 https://gopen.org planning Robert Finch RISC 32 32 kintex-7-3 James Brakel 3790 6 4 1 1 200 ## 14.7 1.00 1.0 32.1 X verilog 25 kt.C32 Y N N 6 46 46 Y  32 20.14 2012 https://github.com/riscliki U Xinbing ARMP 323 23-3e James Jame	_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz inst sz	FPGA	repor com ter ents	LUTs ALUT	Dff 5		PS clks/ KIPS		src #s	top file .	chai pt		max b		adr # p		last revis		note worthy	comments
Section 1.	secretblaze	http://www.lirr	beta	Lyonel Barthe	uBlaze	32 32	spartan-3	Lyonel Barthe	1563	4	91 i12.1 1.0	00 1.0 58.	2 X	vhdl 2	6 sb_core	yes	40	4G	Y 86	32	5 2010	2012	2 www.lirmm.fr/Al	DAC	
Series of Controller 1967   19	riscv_niosv	https://www.in			risc-v	32 32	stratix-10	intel fastest	1580	А	2 362 ## q21.3 1.0	00 1.0 229.	1	proprietary	/	Y yes N	40	4G	Υ	32	5	2021	1	free license, small inst & data mer	RV32IA spec, M20K for reg file, interrupts
See	J1b 16	www.excamera	stable	James Bowman	forth	32 16	kintex-7-3	James DFF ex	1588	6	355 ## 14.7 1.0	00 1.0 223.	4 X	verilog			64	( 64K	20		2 2006	2017	7	uCode inst, dual port block RAM	DFF used for 16 deep data & return stacks
The control of the co		https://openco				32 16				6	8 154 ## 14.7 1.0												9		using 32 bit example
See		http://www.mr			RISC	32 32				6	208 ## 14.7 1.0	00 1.0 129.	9 X					4G		32			o		high number of DFF
See Language Control of the Control of Contr		https://github.c	om/tvana:	Thiis van As	VLIW	32 ##	kintex-7-3	James bypass	1660	6	1 233 ## 14.7 1.0	00 1.0 140.				Y ves N			73	32	4 2005	2015	http://www.vliw.	1. 2 or 4 issue VLIW, uses HP VEX too	probable degeneracy, LUT RAM for program
The content of the co		https://github.c			RISC	32 32				6	2 218 ## 14.7 1.0	00 1.0 128.	9 X					4G	Y 35	16			1 www.librecores.c		
Section 1. Market 1. Marke		https://github.c				32 6				6			3 X	vhdl		N N	Y 18	16K					3	no trace of source code on web	
The second process of the control of																			Υ	32			https://github.co		under grad thesis
Section 1.		https://openco	res org/org	Rafael Calcada					1784	6	116 ## v19 2 1 (	00 1.0 65	0				40	46	v	32	3	2020	https://github.co	githuh version has vivado proj	
See		https://openco								6				/ vhdl 2	8 sweet32				Y 26				5		
The section of the se		http://www.en																	Y 104				5		
The service of the control of the co																			.				http://www.cast-		
March   Marc																			v	- 52		2020	1		
Part		http://www.arr											_						v	16	3 2007		https://en.wiking		
The State of the Control of the Cont		http://codo.gr			COULD	22 16	ctrativ 2	Freder speed	1000										v			-	1 reps.//en.wikipe		
See		https://openco			OnenRISC	32 32	kintov-7-1	lames Brakef	1028										v	10			1 https://openrise		
Septiminary of the property of		http://www.pr																	-	16			7 http://www.actro		
The product of the pr		http://www.prc													o Niaca	yes i	40	40	v				- inttp://www.astro		
See Free Property of the Control of		https://opencor														r yes in	40	46	1	32	5 2012	2010	2		course project
The first function of the present function of the pres		http://www.ior								_				F - F		V V	10	10		10	2012	2010	7 644 //		22.22 multiplier within order control
The contract of the contract o		http://www.prc																	,				nttp://www.astro		
		https://opencor																	·	32			1		
Seed published p		https://gitnub.c	,							//6 b									1 V	22			1		no interrupts or reg panks
International Asset   Teach Printer   Teach Pr		nutps://opencor								A					e m1_core	yes N			T				4		and Code and Date and day in
The content of the		nttp://projecto													ıb rısc5	r yes Y	40	4G	$\rightarrow$						
Second Content		nttps://github.c																							
Section 1.		http://www.lat	010-0-0							A									Υ				https://en.wikipe		
See		https://openco								6									Υ				1		
The contract of the policy of		http://www.en												verilog					. 104				5		
Signal parameters   1960   196	storm_core	https://openco	r beta	Stephan Nolting	ARM7	32 32	kintex-7-3	James Brakef	2312	6	3 179 ## 14.7 1.0	00 1.0 77.	4 IX	vhdl 1	l6 core	Y yes N	40	4G	Υ	32	8 2011	2014	4	Storm Core (ARM7 compatible)	I & D caches not compiled
	eco32	https://openco	stable	Hellwing Geisse	RISC	32 32	kintex-7-3	James Brakef	2339	6	1 160 ## 14.7 1.0	00 1.5 45.			L4 cpu	Y yes N	512	M 256M	Y 61	32	2003	2014	4 homepages.thm.	MIPS like, slow mul & div	
International   State   Park Seminorus, Mod.   1975   27   1975   27   1975   27   27   27   27   27   27   27		https://github.c	om/0xD50		arm	32 32	zu-3e	James LUT RA	2360	4815 6	200 ## v21.1 1.0	00 1.0 84.		system v	6 ARM Mul	Y yes Y	40	4G	Υ			2019	9	from "Digital design and computer a	single cycle,
Second Column   1985	latticemico32	http://www.lat	stable	Yann Siommeau, Mich	LM32	32 32				4									Υ	32	6 2006	2017	https://en.wikipe	optional data & inst caches	Diamond3.10: see lm32 & misoc folders
## Proposed Start Pro		https://github.c								6									Y				9		
In the property of the control of th		http://techdocs								_				nronrietan	,cpa_a	V ves N			v .	- 52			7 CR0140 ndf httn		
Signate State of the property																			-	16					
		http://www.prc								- 0						. ,			v				http://www.astro		
Section   Part		https://opencor								0						,			Y 20				nttp://plasmacpu		
Margin   M		https://github.c								_									T 30				)		TOCKET-COTE VERSION AT TISC.ORG
Page		nttps://opencor								6									Y	32					the construction
Figure   Section   Company   Compa		nttps://opencor								6									γ 27				nttps://openrisc.		
	zpuino	nttp://aivie.com		Alvaro Lopes															Y 3/				2		
State   Part   Part   State   Part		nttp://temilb.or									00 000 000 000				8 mcu_simple	2 Y			Y						
morphis   http://piper.ord   state   figs/bits all   state   s	310	www.excamera								6									20				/		
		https://github.c								A	1/8 ## q18.0 1.0								Y				https://www.cl.c	educational simple RISC-V implemen	doesn't make use of block RAM RTL
		https://github.c	010-0-0							A									Υ				https://github.co	m/atgreen/moxie-cores	
Start (Japanese) with the filter with Land (Japanese) with Land (Japanes		https://github.c								6									Υ						
army autor) https://permit bits:   Steps/light-bits comprised forms with the permit bits:   Steps   St		<del></del>	0.00.0							6						Y yes N							use MIPS tools	register forwarding around ALU	
State   Part   State		https://opencor			RISC	32 32	spartan-6			6											-	_			1
Second   Stage   Personal Progression   P																Y yes N	40	4G	Υ				https://grantwilk		
Inter-part   Int		http://www.prc								6						Y yes Y	40	4G					http://www.astro		
State   Vision   Vision   State   Vision   V		https://github.c								6													7		
my/orth/process/   table   Gerhard Hohner   12   8   8   9   4   14   14   14   15   16   15   15   15   14   14   14   14   15   15		http://www.gai				3L 3L				•					00s leon3x	Y yes Y	40	4G	Υ	0.1			https://en.wikipe		xls with utilization for all targets
my/orth/process/   table   Gerhard Hohner   12   8   8   9   4   14   14   14   15   16   15   15   15   14   14   14   14   15   15		https://openco								_				vhdl 1	12 minimips	Y yes N	N 40	4G		32			3		
Note	myforthproces	https://openco	0100.0											vhdl 5	8 mycpu	Y yes N			96				2		
articles   1505	octagon	https://openco	r beta	Jon Pry														4G	Υ				https://github.co	8 thread barrel processor, largely MI	PS compatible
## Provided Research   1.00	vscale	https://github.r	stable	UC Berkeley	risc-v	32 32	kintex-7-3	James Brakef	3072					verilog 2	23 vscale_core	N							7		
mosketic https://embu. du turnst//embu. du turnst//embu. om/hors/fethus com/hors/fethus com/ho		https://openco	r alpha	Viacheslav			arria-2	James Brakef	3075	Α				system v	8 qrisc32	Y yes N			Υ	32	4 2010	2011	1		for PhD thesis
mosketic https://embu. du turnst//embu. du turnst//embu. om/hors/fethus com/hors/fethus com/ho	amber	https://openco	stable	Conor Santifort	ARM7	32 32	zu-3e	James area o	3105	1857 6	10 168 ## v21.1 0.7	75 1.0 40.	7 ILX	verilog 2	25 a23_core	Y yes N	40	4G	Y 80	16	3 2010	2017	https://en.wikipe	no MMU, shared cache	
Fise V port   https://jepen.ord   stable   Helwing Gesse   RISC   32   2 artisx - 7 Golf Riley   3291   6   12   1   100   87   41   41   7   100   10   573   1K   verified   34   45   7   45   45   45   45   45   45	moxielite	https://github.c	stable	Anthony Green	RISC	32 32	kintex-7-3	James Brakef	3159	6							40	4G	Υ	16	2009	2017	https://github.co	m/atgreen/moxie-cores	
Ozik https://gencord stable   Julius Baxter, Stefan K OpenRICK   23   23   Entex 7-3   James Brake    2399   6   3   3   109   gr   147   1.00   1.0   57.3   K   Verling   39   mor1kx   Verling   24   eco32   Verling   39   mor1kx   Verling   30   mor1kx   V		https://githuh.r								6									γ						RPU uP, TPU now discarded
Eco22   https://generor.com/stable   tellwing Geisse   RISC   32   32   kintex-7-3   james Brakef   3370   6   5   147   #f   14.7   1.00   1.0   39.4   1.7   1.00   1.0   39.4   1.7   1.00   1.0   39.4   1.7   1.00   1.0   39.4   1.7   1.00   1.0   39.4   1.00		https://onepco												verilog					y						
180   180		https://openco											1 IIX V	/ verilog									1 homenages thm		
Figs 2   https://github.com/cob letal   Sephan Nothing   ARM7   32   32   kintex-7-3 James Brakef   3479   6   3   2   52   set   4.77   1.00   1.0   43.7   X   verlog   1   FisA32   Y   N   Y     1.00   1.0   4.52   X   Y   verlog   1   5.00   4.50   X   V   verlog   1   5.00   X   V   verlog   1   5.00   X   V   V   V   V   V   V   V   V   V		https://github												vernog 2		V voc N							https://www.bi-		riscay version on Leon? tools
storm_soc_https://opencor stable   Stephan Nolting   ARM7   32   32 kintex-7-3 James Brakef   514   6   3   4   159   ##   14.7   1.00   1.0   41.2   1.0   41.2   1.0   41.2   1.0   41.2   1.0   41.2   1.0   41.2   1.0   41.2   1.0   41.2   1.0   41.2   1.0   41.2   1.0   41.2   1.0   41.2   1.0   41.2   1.0   41.2   1.0   41.2   1.0   41.2   4.0		https://github.t					open ten e			0				vorilog				40	1 43				https://github.co	m/rebfineh/Cores	113C-4 AC134011 O11 FE0113 (0012
aquarius   https://goben.org   stable   Thorn Aitch   Superif-2   32   16   ru-3e   James   Jurage   James   Jurage   James   Jurage   James   Jurage   Jura		https://ana								0								10	<del>,    </del>	32			- intrps.//github.co	CTORM CoC	cacho & no poriphorala
arm_usian https://github.com/obco5/ uslan arm 32 32 value_lanes_[UTR] 3563 6 6 value_lanes_[UTR] 3563 6 6 value_lanes_[UTR] 3563 6 6 value_lanes_[UTR] 47 1.00 1.0 71.7 Value_lanes_[UTR] 47 1.00 1.0 71.7 Value_lanes_[UTR] 48 0.00 1.0 71.7 Value_lanes_[UTR] 48 0.		nttps://opencor													to storm_top	r yes N	40	46	T V	32			http://orf.co.//		
State   Strict   St		nttps://opencor																	1				nttp://Upt.org/j-0		
https://gethob.c   stable   mighs		nttps://github.c	compone st	1 4 5 14 11	uiiii					6									Υ	16			7		
In thiss://opencor   Stable   Grant Ayers   MiPS   32   32   Intex-7-3   James Brakef   3696   6   8   192   ## \tau7.4   1.00   1.0   5.20   X   verilog   17   pipelinem Y   yes   N   Y   46   46   Y   32   5   2017   vivado project   "classic MIPS"   Thiss://opencor   Stable   Grant Ayers   MiPS   32   32   Intex-7-3   James Brakef   3716   A   8   Thiss://opencor   MiPS   32   32   Intex-7-3   James Brakef   3716   A   8   Thiss://opencor   MiPS   32   32   Intex-7-3   James Brakef   3716   A   8   Thiss://opencor   MiPS   32   32   Intex-7-3   James Brakef   3730   G   5   Thiss://opencor   James Brakef   3790   G   4   Thiss://opencor   Ja	aspida	https://opencor								6						Y yes							9		compiled sync version
mips32r1	yari	https://github.c														$\perp \perp$							В		
mips32r1   https://goencor   stable   Grant Ayers   MIPS   32   32   arriar-2   James Brakef   37.6   A   8   79   ## q13.1   1.00   1.0   23.3   K   verilog   20   processor   Y   veril		https://openco	rstable	Jin Jifang	14111 5	3L 3L													у					vivado project	"classic MIPS"
temlib http://temlib.org stable	mips32r1	https://openco	stable	Grant Ayers	MIPS	32 32	arria-2	James Brakef	3716	A	8 79 ## q13.1 1.0			verilog 2	0 processor	y yes N	Y 40	4G	Υ	32	5 2012	2015	https://github.co	Harvard arch	complete software tool chain
Mid	temlib	http://temlib.o	stable		SPARC	32 32	kintex-7-3	James Brakef	3730	6	5 111 ## 14.7 1.0	00 1.0 29.	8 X	vhdl 4	8 fpu_simple	Υ	N 40	4G	Υ	64	2013	2015	5	copywrite: experimental use	options for fltg-pt, pipeline, mul & div configu
REGO32F   https://github.c.g   stable   Stefan Kristiansson   RISC   32   32   kintex-7-3   James Brakef   3845   6   3   4   123   ##   4.7   1.00   1.0   32.1   X   verilog   12   eco32F   Y   verilog   12   eco32F   Y   verilog   13   2.56M   Y   6   32   6   2014   Dipplemed version of the eco32 CPU   cache & mmu   mmoved feel and a fragment of the eco32 CPU   cache & mmu   mmoved feel and a fragment of the eco32 CPU   cache & mmu   mmoved feel and a fragment of the eco32 CPU   dark MRWA-compatible CPU corn of the eco32 CPU   dark MRWA-compatible CPU corn of the eco32 CPU   dark MRWA-compatible CPU corn of the eco32 CPU   dark MRWA-corn o		https://openco	planning	Robert Finch	RISC	32 32				6			2 X				40	4G	Υ	32			https://github.co		
arm9-soft-cpu https://github.com/riscliftu X/inbing ARM9 32 32 ru-3e James Brakef 4071 0 6 4 1 157 ## V21.1 1.00 1.0 42.6   verlog 4 arm9-soft cpu https://github.com/riscliftu X/inbing ARM9 32 32 ru-3e James Brakef 4071 0 6 2 10 97 ## V21.1 1.00 1.0 42.6   verlog 4 arm9-soft cpu verlog 21 top_ or V   ves V   46 4G V   2002	eco32f	https://github.			RISC				3845	6									γ 61				4		
aquarius   https://opencor   stable   morn Altch   SuperH-2   32   16   kintex-7-3 James Braker   4071   5   2   10   97   ##   14.7   1.00   1.0   23.7   LX   verilog   21   top   7   ves   N   46   46   Y   2031   2035   http://opencor/scd.clone of Hitachi SH-2   projectseems to have stalled and a condout of the standard of the st		https://github.								1257 E				verilog	4 arm0 con				V 01	32	5 2014	2020	il		
aor3000 <a href="https://github.c.">https://github.c.</a> alpha Andre Fachat 6502 32 8   zu-3e   James Inigh Fr   4199   2520 6   4 8 175   ## v21.1   1.00   41.8   IX   verilog   19 aor3000   ver   N   N   N     2011   2019   http://www.6502   extended 6502 AKA 65K with 16, 32 or 64 bit data   Andre Fachat   Andre Fach		https://operst																	·	-			http://Opf.org/: -		
af65k         https://github.c         alpha         Andre Fachat         6502         32         8         kintex-7-3 James Brakef         4424         6         69         ##         14.7         1.00         4.0         3.9         X         vhdl         13         gecko65k         N         N         N         N         N         N         N         D2011         2019         http://www.6502         extended 6502 AKA 65K with 16, 32 or 64 bit data           af65k         https://github.c         alpha         Andre Fachat         6502         32         8         zu-sa         James Invasid         482 or 69 bit data           ARM. Cortex, Affixor St.         ARM APS         32         James Invasid         482 or 69 bit data         39 x         Vyl         19         40         2011         2019         http://www.6502         extended 6502 AKA 65K with 16, 32 or 64 bit data           af65k         https://github.c         alpha         Andre Fachat         6502         32         8         zu-sa         James Invasid         N         N         N         D2011         2019         http://www.6502         extended 6502 AKA 65K with 16, 32 or 64 bit data           af65k         https://github.c         alpha         Andre Fachat         4500         A <td></td> <td>https://opencor</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>٠</td> <td>2 10 37 ## 14.7 1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1 V</td> <td></td> <td></td> <td></td> <td>incup://Upt.org/j-0</td> <td></td> <td></td>		https://opencor								٠	2 10 37 ## 14.7 1.0								1 V				incup://Upt.org/j-0		
af65k		nttps://opencor																4G	T	32					
ARM_Cortex_Alttos://develop ASIC   ARM   ARM A9   32   16   arrira v   altera   4500   A   1050   2.50   1.0   583.3   asic   V   yes   V   4G   4G   V   80   16   10   2012   https://en.wikipe_uses pro-tated LC area   dual issue, includes filte; pt & MMU & caches	at65k	https://github.c								6					3 gecko65k		+	$\perp$	$\perp$		2011	2019	http://www.6502		
ARM_Cortex_And_Cortex_	af65k	https://github.c			0302	J2 0		Juliica vivado	7727	6	03 1111 12212 210	30 4.0 3.			l3 gecko65k		1.4	$\perp$		$\perp$	2011	2019	http://www.6502	CALCITACA OSOL MICH 20, SE	or or bit data
htsr1arch   https://github.c  beta   Brendan Bohannon   CISC   32   16   kintex-7-3   James Brakef  4762   6   10   167   ##   14.7   1.00   1.5   23.3   X   verilog   11   bsrexunit   Y   yes   Y   N   64K   64K   Y   64   32   2018   2022   is BtSR1, msp430 like, fitg-pt defined   3 data sizes, no (R++) or (-R) modes		https://develor						altera															https://en.wikipe		
	btsr1arch	https://github.c	beta	Brendan Bohannon	CISC	32 16	kintex-7-3	James Brakef	4762	6	10 167 ## 14.7 1.0	00 1.5 23.	3 X	verilog 1	1 bsrexunit	Y yes Y	N 64	( 64K	Y 64	32	2018	2022	2	is BtSR1, msp430 like, fltg-pt defined	3 data sizes, no (R++) or (R) modes

Secondary   Seco	_uP_all_soft folder	opencores or prmary link	status	author	style clone		FPGA	repor com		Dff	LUT?	blk ram	F max	च tool ver	MIPS clks	/ KIPS	ven dor	o src code	#src files top file	ç chai	fltg '>P pt H	max max	byte adrs	adr mod	# PI	start las		note worthy	comments
Security Control (1) 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	minsoc	https://opencor	stable	Raul Fajardo etal	OpenR	ISC 32 32					6 4	1 8	107	## 14.7	1.00 1.	0 21.7	ILX	Y verilog	88 or1200_t	d Y yes	Y M	4G 4G	Υ			2009 201	3 https://github.co	minimal OR1200, vendor neutral, has	caches
See		https://github.c													1.00 1.	0 22.4	Х	verilog	104 or1200_t	c Y yes	Y M	4G 4G	Υ				2 https://openrisc.i		
Column		https://github.c											_	_					29 Board	Y yes	N	16M 16N	1 51	12			4		https://www.youtube.com/watch?v=PRItE8q6
Column   C		https://opencor									6	20							25 a25_core	Yyes	N N	4G 4G	Y 8	30			7 https://en.wikipe		an LUT DAM for one file
Martine Martin Martine Martine Martine Martine Martine Martine Martine Martine		https://github.ci									6 4	1 0							78 011200_0	V ves	N IVI	4G 4G	T V				5 nttps://openrisc.i		
March   Control   Contro		https://opencor										7 1							30 edge cor	e Y ves	N N	4G 4G	Ÿ				4		
Column   C		https://opencor	stable	Strauch Tobias	OpenR	ISC 32 32	virtex-5	Strauc 3 slo	t 560	2	6		185	##	1.00 1.	0 33.1	Х	verilog			Y M	4G 4G	Y		32		3 https://openrisc.i	3 slot barrel version of OR1200	numbers from published paper
Max. Month, Marchand L. March, Marchand L. March, M		https://github.c									6 9	6								_				30	-		6		
Property		https://github.co									6 1	12								Y yes							3 https://en.wikipe		https://www.gaisler.com/index.php/products/
The control of the		https://opencor									6	18												30			/ https://en.wikipe		to a constant to the KDU cons
Proceedings		https://gitilub.ci						lames Brake	ef 640		6	2							25 a23 core	Yves	N I	4G 4G	Y 8						
Column   C		https://github.c/									6 11	1 1	_	_						1 / 2									O - F
Section Standard Stan	leon2	https://github.c					2 cyclone-1	Klas Wester	rlu 755		4	42				0.0			90 leon	Y yes									
Proceedings	zap	https://opencor								_	6 1	1 9				_				Y yes					_		2 https://github.co	ARMv4T & Thumbv1	
Transfer of the control of the contr		https://opencor								-	6 4	1 25							toplevel	+-	N N	4G 4G	N 2					As Out of Order Consessed of CDI	
Control   Cont		https://github.co									A 2	10							201	V voc	N	4G 4G	- V				9 https://www.mic		
No.   State   Control		https://www.pa									6		_	_								40 40			32		o neeps.//www.mic		
1.   1.   1.   1.   1.   1.   1.   1.		https://opencor									6 19										ΥY	4G 4G	Y 20	00	24		9 http://cpu-ns32k.		
March   Marc	zap	https://opencor									A 2	38							37 zap_top	Y yes	N N	4G 4G	Υ				2 ddi0100e_armv1-		
March   Marc		https://www.mi									6	47					Х		193 mfp_syst	e Y yes	N	4G 4G	Υ	$\perp$			8 https://www.you		DRAM interface, I&D caches. 8789 FF
The content of the part of t		https://github.c									A 4	1 125					L .							+			4		""
Property   Company   Com		https://opencor									ь 4	+ b	_	## V14.1					10 rtt650020	_	_								
Secondary   Decomposition   Control of the contro		https://github.co	-	ененее нерени							6 31	78		## 147					169 system								4		
The control of the co		https://opencor									6 4	1 62												+			7		
Second Control   Part   December   Part   December	riscv_humming	https://github.c	stable								6						Х	verilog	141 e203_soc	Y yes	N	4G 4G	Y		32		8		also have a chip
Second Content   Seco		https://opencor									6 12	16		## 14.7			Х		22 v586	Y yes	N	1M 1M	Υ				6 https://github.co		
9.00   Section		https://github.co									6									Y yes	N	4G 4G	Y		32		0		
March   Marc		https://github.c																			L. L			_			5		
Section   Control   Cont		https://github.cl															Х				Y						6 http://lmeshoo.n		
Section   Control   Cont		https://gitnub.co															-			$\overline{}$					64		4		
Page   Section   Page   Section   Page   Section   Page   Section   Page   Section   Page		https://opencor											_			_					v			_	22		http://www.stui		
No.   Color		http://www.ecs									7 23					-						40 2101	-	_	32				
we deeply stage, from the following of the configuration of the configur		intep.// www.ces		,							0 130	, 113												=			o nttp://www.ccs.c		
Secondary   Interfact   Inte	rois	https://opencor									6	1															7		
Proc.   Proc	rois	https://opencor	_								6	1	_														0		
Second   Process   Control   Process   Control   Contr		https://github.ci									6	+ +							2 rois24 2/	1 min	N N	16M 16M	I N S	32 4			7 nttps://revaluinni		
See		пстралуоренсог								_	6	3		_											04		2		
State   Content   State   Stat												16															-		
Section   Proceedings   Section   Processed   Section		https://github.co	alpha	Harshal Mittal	RISC	24 24	1 zu-3e	James area			6 1	ı	187	## v21.1			Х	verilog	17 processo		N	16M 16N	1 N 1	17			9	basic 24-bit RISC, course work	big Dff count, multiple writes to register file
Supplement   Sup	rois	https://opencor	alpha	James Brakefield	RISC	24 24	1 zu-2e	James huge	900	0	6		150	## v19.2	0.83 1.	0 13.9	Х	vhdl	2 rois24_24	4up	N	16M 16N	1 Y 5	55	64	1 2016 201	7	single pipe stage, pre simulation stag	8, 16 & 24-bit load/store
Special Pubble   Spec	kraken16	https://people.e	stable	Bruce R. Land	RISC	18 18	kintex-7-	James Brake	ef 28	1	6	1	278	## 14.7	0.67 1.	0 662.3	х	verilog	1 DE2 TOP	Y asm	N N	256 256	N Z	22	16	200	8 https://people.ed	Cornell course material	
Proceedings   Process	spartanMC	http://www.spa	stable	Falk Hassler	RISC	18 18	kintex-7-	James Brake	ef 85	3	6 1	L 2	120	## 14.7	0.67 1.	0 94.6			38 spartanm	Y asm						2012 201	4	SPARC like register windows	
The content of the		https://opencor									-	6						vhdl	15 top	Y yes				-0				PDP-1 descended from MIT TX-0	uses Minimal UART from opencores
Index   Inde		https://github.cr									6	3						verilog		Y yes							1		
Indication   Ind		https://github.co									6	5								Y yes	N						1		
No.   Part   P	criad	https://github.co									6	5									N						1		max SOC, -3 speed grade
Internation	chad	https://github.co	om/bradle	Brad Eckert	forth	n 18 16	zu-3e	James vivad	do 219	6 2211	6	5	250	## v21.1	0.80 1.	0 91.1	XIML	verilog	33 mcu_arty	Yyes	N	64K 64K	N 2	23	16	202	1	verilog, .f &.c code; fpga project files	
Internation	hamblen_scom	http://hamblen.							0	0	4	1		## q18.0			_		1 scomp					4			8 http://hamblen.e		
Streamer   1		https://opencor									6	1								Y yes	N Y			$\perp$			0 https://github.co		
minimals in the first problem of the first problem											A 4	1									I			64	32		0 Talks at Un. Toroi		
Second   Control   Contr		https://www.ultr									6	+										64K 64K		83 2	-		1 rittp://www3.sym		
Dec. op/Sign.com   Intess//fighthub.com   Stable   evaldinho   accum   16   16   interex-73   ameris stable   accum	numnkin	nttps://gitilub.co	Unit/Steve	steve rear	accui	10 10	zu-se	Jaines Brake	ei 10	67	6		023	## VZ1.Z	U.U7 Z.	0 1201		viiui	0 Helio_wo	i asııı	N	4K 4K		14	=	202	Ü	scalable, 10-bit, 10 instruction soit ci	LOT KAIVI IIIIEITEU (SIIIaii Size)
Namblen   Soor   Namblen		https://github.co									6	+					_			Y					4		9		
Intros     Intros   Intros     Intros     Intros     Intros     Intros     Intros   Intros     Intros     Intros     Intros     Intros     Intros   In		http://bamblon	0.00.0									1													_		9 nttps://revaldinh		
microfib https://nemberg beta John Kent accum 16 16 kintex-7-3 James Brakef 223 6 6 1 105 mire Value of the pumpkin https://permoter alpha Stefan Istvan accum 16 18 kintex-7-3 James Brakef 223 6 6 1 105 mire Value of the pumpkin https://permoter alpha Stefan Istvan accum 16 18 kintex-7-3 James Brakef 223 6 6 1 105 mire Value of the pumpkin https://permoter value of the pu		https://github.co									-	1													-		1 https://github.co		
Intigs://github.c   June   Sefan   Steam   Sefan   Steam   Sefan   Steam   Sefan   Steam   Sefan   Sefan   Steam   Sefan   S		http://members									6	+		_						Y asm				8	-				
Dumphin   https://github.com/steve   Steve   Feal   accum   16   16   16   16   16   16   16   1		https://opencor									6									Υ				16	16		8		
## 14.7   1.0   1.	pumpkin	https://github.co							ef 23	0 131	6	1														202	0		
Oc.opcScpu https://github.c stable revaldinhs RISC 16 16 kintex-7-3 James Brakef 303 6 6 2294 ## 14.7 0.40 3.0 143.6 X verilog 7 opcScpu V asm N N 64K 64K N 15 4 16 2017 2019 https://revaldinhs OPCS RR inst, ISA similar to OPC1 see hackdady One Page Computing Challeng ms16 https://github.c stable Ted Fried x 86 16 8 kintex-7-3 James Brakef 303 6 6 256 ## 14.7 0.67 1.0 566.4 X verilog 3 1EU V yes N N 1 1M 1M V 1 20016 2021 http://www.enb miles of the IDEA DSP Blod uses DSP B	J1	www.excamera.									6	1								Y forth				20			5 https://github.co		
ms16   beta   Philip Leong, Tsang, Le   forth   16   4   kintex-7-3 James Brakef   303   6   2.56 ##   14.7   0.67   1.0   56.6.4   X   verilog   2.10   Verilog   5.10   Verilo	X1 10	https://github.c			11150	20 20					6	+	203	1111	0.07	0 11.0				Y acm		0-110		15 4			0 https://royald:		
md86		ncqs.//gitriub.C						James Rrake	rd 2/		6	+													10		Jircus.//revaluinn		See nackaday One Fage Computing Challenge
Interstity   Int		https://eithub.c/		6 8) 8)						-	-	4		14./	a.a										-		1 http://www.emh		ning@100MHz
verlige-SCOZ https://github.c alpha Arlet Ottens 6502 16 8 varies and arrest of the superal of t		https://github.c										1 2		13.2							N Y	64K 64K		24	32		6 The iDEA DSP Blo	uses DSP slice in barrel mode for ALL	
dspura16   http://www.DT   stable   Santiago de Pablo   DSP   16   16   kintex-7-3 James Brakef   332   6   317   ##   1.47   0.67   1.0   640.7   X   verilog   1   dspura16   asm   N   Y   256   4K   40   1.6   2001   2006   www.1-core com.   1.6   bit tata memory, 24 bit ter Ray		https://github.c									6				0.33 3.	0 124.6			26 cpu	yes	N N	64K 64K					1 https://github.co		rewritten for 6LUTs, spartan6 version has black
xr16 https://github.c stable lan Gray RISC 16 16 12-2e James lneeds 346 6 282 ## v20.1 0.67 1.0 547.0 X verilog 4 xr16 V N 64K 64K 16 1599 2001 handcrafted instruction set tool FPGA P&R, speed mode better cpu16 https://www.ultj stable CH. Ting forth 16 5 kintex-7-3 James Brakef 347 6 6 364 ## 14.7 0.67 1.0 70.2 X V verilog 4 xr16 V N 84X 64K N 28 2000 2000 P16 in VhIDL CPU24.0 with without 16 CPU24.0 with without 16 light 14.7 0.67 1.0 3.0 336.8 X 8 light 13 CPU V yam N 1 K 1 K 8 4 2001 2009 Havard arch, thesis project develocibles in the proving stable Van Loi Le RISC 16 16 kintex-7-3 James Brakef 352 6 213 ## 14.7 0.67 1.0 650.0 X V V V V V V V V V V V V V V V V V V	dspuva16										6	$\Box$			a.a			verilog											
cpu16         http://www.ult         stable         C.H. Ting         forth         16         5         kintex-7-stable         347         6         364         ##         14.7         0.67         1.0         702.1         X         vhdl         1         cpu16         N         N         0.64         6.4         N         2.8         2000         2000         P16 in VHDL         CPU24.whd with width=16           risc_core_i         https://pencord islaming/langual minsts         https://pencord planning/langual minsts         https://pencord planning/langual minsts         1.8         2.8         2.000         2000         P16 in VHDL         CPU24.whd with width=16           risc_core_i         https://pencord planning/langual minsts         https://pencord planning/langual minsts         https://pencord planning/langual minsts         kits         8         4         2001         2000         P16 in VHDL         CPU24.whd with width=16           risc_core_i         https://pencord         planning/langual minsts         https://pencord         planning/langual minsts         kits         8         4         2001         2009         Havard arch, thesis project         derived clocks: estimated derating           wcpu         https://pencord         planning/langual minsts         https://pencord         vivial         <	J1	www.excamera.	0.00.0.0							-	6	1			0.00					Y forth				20	10				
risc_core_i   https://open.cor/ planning  Manuel Imhof   RISC   16   16   kintex-7-3  James Brakef   349   6   1   526   ##   14.7   0.67   3.0   36.8   X   B yhdl   13   CPU   Ylasm   N   1.1   K   K   8   4   2001   2009   Havard arch, thesis project   derived clocks: estimated derating   figa4_mips_16   https://www.fpg   stable   Van Loi Le   RISC   16   16   kintex-7-3  James Brakef   352   6   213   ##   14.7   0.67   2.0   40.5   X   yhdl   8   mips_yhdl   N   65K   8   8   2011   2017   educational, no block RAM interval   actual prog sz=16, actual data mem sz=256   mips_yhdl   N   65K   8   8   2011   2017   Experimental Unstable CPU   Actual Control of the control		http://www.ul-					kintov 7	James Pro!	15 34	_	6	++	_	_						1				28	16				
fpg4_mips16   http://www.fpg   stable   Van Loi Le   RISC   16   16   kintex-7-3  James Brakef   352   6   213   ##   14.7   0.67   1.0   405.0   X   vhd    8   mips_vhd    N   65K   65K   8   8   2017   2017   educational, no block RAM inferred   actual prog sz=16, actual data mem sz=256   xucpu   https://open.cor   alpha   Jurgen Defurne   RISC   16   16   spartan-6   James Brakef   356   6   4   187   ##   14.7   1.00   1.0   524.8   X   Y vhd    25   system_4k   4K   4K   4K   4K   2015   2017   Experimental Unstable CPU		https://onencor			RISC	16 1	kintex-7-	James Brake	ef 34			1												-0	8		9		
xucpu https://open.cor alpha Jurgen Defurne RISC 16 16 spartan-6-James Brakef 356 6 4 187 ## 14.7 1.00 1.0 524.8 X Y vhdl 25 system_4k 25 52017 Experimental Unstable CPU		http://www.fpg										+												8	8		7		
p16b   beta   C. H. Ting   forth   16   5   kintex-7-3 James  case c   367   6   355   ##   14.7   0.67   1.0   648.1   X   vhdl   1   cpu16   Y   asm   N   64K   64K   28   2000   part of eForth?   data width can be expanded		https://opencor						James Brake	ef 35		6	4					X	Y vhdl	25 system_4	lk							7	Experimental Unstable CPU	
	p16b		beta	C. H. Ting	forth	n 16 5	kintex-7-	James case	c 36	7	6		355	## 14.7	0.67 1.	0 648.1	Х	vhdl	1 cpu16	Y asm	N	64K 64K	2	28		2000		part of eForth?	data width can be expanded

Section   Control   Cont	_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz nst sz	FPGA rep		Dff 5		MIPS clks		ven os	src #si	top file	tooi chai pi		max b		adr #	Δ	rt las		note worthy	comments
Marie   Mari	fpga4_mips16_	http://www.fps	stable	Van Loi Le	RISC	16 16	kintex-7-3 Jam	nes Brakef 36	9 6	200 ## 14.7	0.67 1	.0 363.1	Х	verilog 8	mips_16	l N	651	( 65K	1	3 8	201	7 201	7	educational, no block RAM inferred	same prog & data mem and alu as mips16_16
Series Se		https://openco	r alpha	Andreas Hilvarsson	RISC	16 16				194 ## 14.7	0.67 1	.0 345.5					N 641	64K	Υ	16			0		
Section   Control   Cont		https://github.c																		0 7 20			https://revaldinh		see hackaday One Page Computing Challenge
Proceedings   Company		https://opencor																	-				1 https://github.co		
EXPLANT CONTRACT OF STREET MATERIAL STREET MAT	·······	http://www.cs.i	0100.0		0100				-						minicpu 1	yes N			N 2	1			1 http://www.cc.bi	semie se impe	uses Flex, Bison & Perl to create gcc compiler
Control   Cont		https://www.n					artix-7 Pau	ıl Tavlor 44								yes iv			ν 3	1			a Incup.//www.cs.iii		coded for size & not for speed
Page	0.00						kintex-7-3 Jam	nes Brakef 45								asm N				7 4 16			https://revaldinh		see hackaday One Page Computing Challenge
Fig.   10   10   10   10   10   10   10   1		https://openco	stable	Alireza Haghdoost, Arr	RISC	16 8			9 6	1 164 ## 14.7	0.67 1	.0 229.7								32			haghdoost.persia	ngig.com	
Decomposition   Control					accum	16 18	kintex-7-3 Jam	nes Brakef 48										5 1K	7	7			3	variable bit-length memory read/writ	op-codes coded, untested
The content would be companied with the content of the content o		http://fpgacpu.																$\perp$				_			
Proc.   Col.		https://www.sc							· -	272 1111 2417											_		coledd.com/elect		
No.   Section		https://github.c	0.00.0											verilog 1					Y 1	2			7	kestrel #2, byte & word data	derived from Myron Plichota's design (stream
March   Control   Contro		www.excamera							0 0										N 21	0					DFF used for 18 deep data & return stacks
Bank Miller State		https://www.sc																		0 8					I I I I I I I I I I I I I I I I I I I
Part		https://openco												vhdl 8						0 8			inttps://biog.ciass		non-MMU version
Section   Control   Cont		www.spacewire	stable	Steve Haywood	CISC	16 16	kintex-7-3 Jam	nes Brakef 59	0 6	319 ## 14.7	1.40 2	2.7 280.2	Х						N					8 data & 8 adr regs	no multiply, 8 adr modes
No.   Section   Processing   1.5   Section   Processing   Processing   1.5   Section   Processing   Processin	verilog-65C02	https://github.c	alpha	Arlet Ottens					9 6	2 204 ## 14.7	0.67 4	1.0 57.1									201	1 201	http://forum.650	16-bit data RAM "bytes"	boot ROM mapped to LUTs?
Sept.		https://opencor																	Y 8	0 8	201		5	ARM thumb like inst set	
Septiment of the control of the cont		https://github.c																	2	6			1		influenced by J1, F16 & C18
Part		http://anycpu.o					openies e sem												v	1					includes stack RAMs & some inst RAM
Fig.   1995		https://opencor							-										T C				HILLIPS://gitnub.co		
Dept.   Dept		necps.//HdcKdQa																	1				3 www.youtube.co		
Part		https://githuh.r												verilog 2	table887								5	course project, not pipelined	included with Table888 source code
Fig.   Section   Control		https://github.r																					https://en.wikipe	for the 0X10c game	4+ addressing modes, 4 & 5-bit reg /modefield
Part	cd16	http://anycpu.c		Brad Eckert	forth	16 16	spartan-3 Jam	nes Brakef 68	1 4	83 ## 14.7	0.67 2	2.0 41.0	IX B	vhdl 16	5 cd16	N	128	K 8M			200	3 200	http://web.archiv	Spartan-3 block RAM	bare core
Miles   Mile	digital_up	https://github.c	com/hneer		-						0.67 1	0 236.2	Х	schemat 46				_	6		201	6 202			has assembler and ISA pdf, 2Kx16 RAM?
Property		<del></del>	stable												3 cpu 1				Y 18				https://www.vttc		based on Viktor Toth's 4 bit microcontroller
State   Control   State   State   Control   State   St		https://github.c	com/hneer																6				2 https://github.co		has assembler and ISA pdf, 2Kx16 RAM?
Section   Processing   Section   S		kestrelcompute										.0 157.2	XY										https://hackaday		M_j1a runs at 244MHz & 368 LUTs
Sept.   Sep.   Sept.   Sept.   Sept.   Sept.   Sept.   Sept.   Sept.   Sept.		http://www.c-n																					https://backaday		also has verileg
Engreen   Staffware   Staffw		inceps.//gread.co	only one our															041	IN 3.		202	0 202	https://dithub.co		
Experiment   Section   S	dragonfly	http://www.lec																5 2K	_	+ + °	200	11	ittps://gitildb.co		debug di 101 113a04
## Description		https://openco			RISC	16 16			7 6	1 297 ## 14.7	0.67 1	.0 246.3			1 cpu	asm N	1	1K					9		
Part   Mary			stable	Hans Tiggeler	TTA	16 16	kintex-7-3 Jam	nes Brakef 81		1 57 ## 14.7			Х	vhdl 23	utta_struc N	l asm N									
Expos   States   Allegarder   States   Allegarder   States   States   States   Allegarder   States		https://github.c												vhdl 5	ep16.vhd \	yes N	N 321	( 32K	N 3	2			2 PDF files	initialized Lattice memory blocks	5-bit instructions
Section   International Content   International Cont		https://opencor																		16			5		
People   Supply   S		https://opencor															Y 4K	1M	Υ				5		
Dec-		https://github.c															201	/ 22//	V				1		and a planta for D. D. inst
Endlise   18tg//www.amproprieted envillace come   el-1000   11   10   writes   envillace   18tg   15   15   15   15   15   15   15   1		https://openco									0.0.				5 tophov w	b N			N 1				nttps://github.co		http://www.voutube.com/watch?v=dt4zezZP
Explicit Stage (News carbon potential count of the Stage Count of the		http://www.en																		-			5		room for 90 user inst. also as ASIC
Processor   Inter-Processor																					5 200	1 201	5		
Second   S	microcore	http://www.plc	beta	Klaus Schleisiek	forth	16 8	kintex-7-3 Jam	nes Brakef 110:	1 6	168 ## 14.7	0.67 2	2.0 51.1	Х		7 ucore120 Y	asm N	Y 4K	4K					2	indexing into return stack, auto inc/d	no block RAM?, uses tri-state signals
### Sephan Monting	- p p	https://opencor									0.0.								Υ				3		performance spreadsheet
Post   International Control   Post   International   Intern		https://gitlab.co																					https://hackaday		two phase clock, ALU & mem have own phase
Monthly   Intests   Inte		https://opencor																					5		has MMU & full SOC features
multipocycle interest //multipole interest //multip		https://github.c																					https://hackaday		also tms9902 (uart) core by Paul Urbanus?
1812. 2 https://peercord beta. Starb normal Risk   Starb   Starb normal Risk   Starb n		https://gitlab.co	, , , ,																IN 3.				nttps://nackaday		developed on Altera, course project
Standard		https://github.c		Tasii Salijay Bilalgat				nes Braket 147	9 -							l is	041	041	1	3 8			2	Illulu-cycle III-B-KI3CI3 I3A	developed on Altera, course project
Debta   Table   Debta   Tabl	ULL	https://onenco	0100.0	Stenhan Nolting						1 12 02 1111 417.0	0.0.					asm N	V 64	( 64K	M 8	0 8				ARM thumh like inst set	has MMU & full SOC features
Insparago   Mol.   https://generor   beta   Peter Sabo   MSP430   36   16   limites-7-3   James Braker   1755   6   127   James 1   1750   A   160   0.07   2.0   2.45   James   Jam		петрэлу оренеон																					Ď	7 days cramo inte inse see	
Fig.		https://openco	r beta	Peter Szabo									IX					( 64K	Υ	16			7	Comprehensive verification was not	compiles on cyclone II
## 1 ## 1555 / 160 ## 1555 / 1		https://github.c												system v 50	core \				Υ				https://www.jam		implementing the full 80186 ISA
No.   Institus   Popen   April   Institut   Po		https://opencor																	Υ	5			2		xilinx 4K RAM primitives
marca   mittps://peencor   stable   Wolfgang Puffisch   RISC   16   16   arria-2   ames Brakef   1763   A   22   157   ##   q1.31   0.67   6.0   10.0   1   whd    40   marca   Y   N   8.8   16K   75   16   4   2007   2009   serial multiply & divide   clks/insts franching		https://github.c							5 6										Y 4	0 8			7		computer & computer2 null dsgns: no output
Inter-from/N2   Inter-from-N2   Inter-from-N		https://opencor																	Y 7				rittps://github.co		
Feb		https://opencor														N			1/				https://github.co.		
Subble   S		https://githuh.c	0.00.0						-		0.0.					yes N			Y	-	1201		3		
No.		https://openco																	Υ		201		3		no segment registers, limited op-codes
Dept   https://opencor   stable   Martin Schoeberl etal   forth   16   16   Cyclone-1   Martin Schoeberl etal   forth   16   Martin Schoeberl etal   forth		https://openco			x86		arria-2 Jam	nes Brakef 196	6 A	2 77 ## q13.1	0.67 2	2.0 13.1	IX	verilog 4	Next186_( )	yes N	N 1N	1 1M	Υ		201	2 201	3	. ,	
## 147   1.06	jop	https://openco					cyclone-1 Mai	rtin Schoe 200		100 q10.0	0.67 1	0 33.5	- 1	vhdl 1:	1 core	yes N	256	K 256K	I		200	4 201	4	https://github.com/jop-devel/jop	java app builds some source code files
Fig.   Intest/Jopencor   alpha   Shawn Tam   68000   16   16   Intest/-2   James Brakef   2392   6   24   ##   14.7   0.67   2.0   16.7   0.7   2.0   16.7   0.7		https://openco												verilog 10	O oc54_cpu \								9		
Physical		https://opencor																	Υ				2		for use with Minimig
Pop11   40   https://poper.com   https://pop		nttps://opencor											-						Υ -				7	, ,	
kgate https://poencor alpha Robert Hayes RISC 16 16 kintex-7-3 James Brakef 2778 6 6 159 ## 14.7 0.67 1.0 38.3 X verilog 7 xgate_top V N 6 46.4 K 32 2017 2020 https://poencor labna Robert Hayes RISC 16 16 kintex-7-3 James Brakef 2778 6 6 159 ## 14.7 0.67 1.0 10.1 1 vhdl 17 s4pu V asm N 64K 64K 32 2017 2020 https://poencor labna Robert Hayes RISC 16 16 kintex-7-3 James Brakef 2778 6 6 159 ## 0.43.1 0.67 1.0 10.1 1 vhdl 17 s4pu V asm N 64K 64K 32 2017 2020 https://poencor labna Robert Hayes RISC 16 16 kintex-7-3 James Brakef 349 A 6 169 ## 0.43.1 0.67 1.0 10.1 1 vhdl 17 s4pu V asm N 64K 64K 32 2017 2020 https://poencor labna Robert Hayes RISC 16 16 Risc Risc Risc Risc Risc Risc Risc Risc		http://www.neeltoe.co																	v   7				union in each to f	· ·	various papers, no veriles establ
Equ   https://peacor   beta   Aleksander Osman   68000   https://peacor   beta   Aleksander Osman   beta   https://peacor   beta   Aleksander Osman   beta   https://peacor   beta   https://peacor   beta   Aleksander Osman   beta   https://peacor   beta   Aleksander Osman   beta   https://peacor   beta   https://	1 -1	https://openco							,		0.0.							041	1 /				www.ip-arcn.jp/li		Freescale XGATE co-processor compatible
a68000 https://opencor beta Aleksander Osman 68000 16 16 arria-2 James Brakef 3479 A 6 6 169 ## q13.1 0.67 4.0 8.1 1 Y verilog 1 ao68000 m/yes N 4 6 4G Y 2010 2012 uses microcode, instruction prefetch buffer 22et86 https://opencor alphan 2eus Marmolejo x86 16 8 kintex-7-3 James Brakef 3424 6 4 174 ## 14.7 0.67 2.0 6.2 X verilog 32 ftgag_zet Y yes N N 1 M 1M 1M Y 2008 2018 https://glitub.cor equivalent to 80186, boots MS-DOS 2et The x86 (IA-32) open 14.7 0.67 2.0 8.6 X verilog 32 ftgag_zet Y yes N N 1 M 1M 1M Y 2008 2018 https://glitub.cor/sequivalent to 80186, boots MS-DOS 2et The x86 (IA-32) open 2.0 Interval 2.0 Interva		https://haioc.gi		,									-					64K	2				https://gitlab.com		
2et86   https://opencor   alpha   Zeus Marmolejo   x86   16   8   kintex-7-3 James Brakef   3642   6   1   68   ## 14.7   0.67   2.0   6.2   X   verilog   32   figa_a_zet   V   ves   N   N   1M   1M   V   2008   2018   https://github.cor   squivalent to 80186, boots MS-DOS   Zet The x86 (IA-32) operation   not between the square   14.7		https://onepco					.,												γ 3.				)cups.//gitiau.COII	7	
## 1808   https://gww.siproprietar   Reference   All   Reference		https://openco																	Y				https://github.co		
\(\frac{1}{2}\) \(\frac{1}{2}\		https://openco												verilog 5	7 rtf8088	yes N							https://github.co		, . ,
	v1_coldfire	https://www.si		IPextreme	68000		cyclone-3 free	escale 500	0 4		0.89 1	.0 14.2	_	verilog	\	yes N	N 46	4G	Υ	16	200	18			3500 LUTs on Stratix-III
aap https://github.c stable Simon Cook RISC 16 16 arria-2 James Brakef 7193 A 393 ## q18.0 0.67 1.0 36.6   verilog 7 de0_nand Y yes Y 64K 16M Y 64 2015 2016 http://www.emb_includes Altera project 4 to 64 reg, 24-bit pc,		http://pdp2011													cpu 1	yes Y	N 641	64K	7	0 13 8					complete impl including orig IO devices
		http://people.e	0.00.0.0							0 -0 00 00 9-000										$\perp \perp$			https://people.ed	(-,	7_1
		https://github.c												verilog 7					Υ				http://www.emb		4 to 64 reg, 24-bit pc, no status reg
Suska-III http://www.exg beta Wolfgang Forster 68000 16 16 arria-2 James Brakef 7388 A 555 ## q13.1 0.67 4.0 1.3 1 vhdl 11 wf68k00ig Y/yes N N 4G 4G Y 16 2003 2013 for use as an Atari ST	suska-III	http://www.exr	beta	Wolfgang Forster	68000	16   16	arria-2 Jam	nes Brakef 738	8  A	55 ## q13.1	0.67 4	1.0		vhdl 1:	1  wf68k00ip \	yes N	N 40	4G	Y	16	200	3 201	4	for use as an Atari ST	

_uP_all_soft folder	opencores or	status	author	style /	data sz nst sz	FPGA repor com LUTs	Dff 5	blk F g tool MIPS	clks/ KIPS		src #src code files top file	tooi chai fltg	max dat	max b	oyte te	adr # pip mod reg e	start la		note worthy	comments
aap	https://github.c	stable	Simon Cook	RISC	16 16	cyclone-4 James Brakef 10630	4	306 ## q18.0 0.67	1.0 19.3		verilog 7 de0_nano	ves	Y 64K	16M	Υ	64	2015 20	016 http://www.embe	includes Altera project	4 to 64 reg. 24-bit pc. no status reg
aoocs	https://github.c		Aleksander Osman			arria-2 James Brakef 17852	A	2 43 57 ## q18.0 0.67			verilog 22 aoOCS o	ryes N	4G		Y		2010 20		uses ao68000 core, Amiga chip set en	
aoocs	https://github.co		Aleksander Osman	68000	16 16		4	2 67 45 ## q18.0 0.67			verilog 22 aoOCS o		4G	4G	Υ		2010 20		uses ao68000 core, Amiga chip set en	
acc	https://github.c	stable	luan Gonzalez-Gomez	accum	15 15	kintex-7-3 James rom & 88	6	1 227 ## 14.7 0.67	2.0 865.2	IX	verilog 1 acc2	ves N		AK.			2016 20	16 https://github.com	26 chatr course using Apollo Comma	??why LUT count different from agenorm
agcnorm	https://opencor	0.00.0	Dave Roberts			spartan-3 James Brakef 3732		2 20 ## 14.7 0.66			vhdl 5 AGC	100	Y 4K	72K	N 11	1 1	1962 20		Apollo Guidance Computer via 3-inpu	,
wb4pb	https://opencor	stable	Stefan Fischer	picoBlaze	13 13	spartan-3 Stefan Fische 309	4	1 102 ## 14.7 0.33	3.0 36.2	ΧY	vhdl or v 14 picoblaze_v	/b_uart	Υ				2010 20		software addon for picoBlazeSoftwar	kcpsm3 only works for Spartan 3
cardiac	https://opencor		Al Williams	accum	13 12	spartan-3 James Brakef 557	4	71 ## 14.7 0.30		Х	verilog 16 vtach	asm N	100	100	N 10	)	2013 20		CARDboard Illustrative Aid to Comput	
usimplez	https://opencor		Pablo Salvadeo etal			stratix-2 Pablo Salvade 48 kintex-7-3 James Brakef 399						u N	512 Y 512		8	3	2011		part of university course, simplez+i4 l	
microcore pdp8verilog	http://www.pldi		Klaus Schleisiek Brad Parker		12 8 12 12			1 294 ## 14.7 0.40 366 ## 14.7 0.50			vhdl 30 ucore110 verilog 18 pdp8				-	8	1999 20 2005 20		indexing into return stack, auto inc/d boots & runs TSS/8 & Basic	only one block RAM? simplest core
the12X 12uP	www.neenoe.cc		James Brakefield	stack/acc		kintex-7-3 James Brakef 972	6	1 1 123 ## 14.7 0.50	1.0 63.3		vhdl 2 the12x 12		N 4K		N 54	1 64 1	2015	710	combo stack/accumulater design	load/store arch, not optimized
pdp8l	https://opencor		Ian Schofield		12 12	cyclone-3 James Brakef 1088	4	48 63 ## q13.1 0.50	2.0 14.4	1			N 4K				2013 20		Minimal PDP8/L implementation with	
pdp8	https://opencor		loe Manojlovick, Rob I			kintex-7-3 James Brakef 1219	6					,	N 32K			8	2012 20			Boots OS/8, runs apps, several variants
rf6809	https://opencore	es.org/pro	Robert Finch	6809	12 12	artix-7 Robert Finch 6500	6	5 120 ## v21.2 0.50	4.0 2.3	X Y	system v 21 rf6809	asm N	640	64G	Y 44	1 13 8	2022 20	022 http://www.finitro	Different from rtf6809: 36-bit adrs, op	12-bit version, has inst. Cache
eric5	http://www.ent		Thomas Entner	forth	9 8	cyclone-4 entner-electr 110	4	opt 60 0.42	1.0 229.1		proprietary		512			3-4	2005 20		25 MIPS: ERIC5xs, ERIC5Q	
mcpu	https://opencor		Tim Boscke		8 8		Ü	384 ## 14.7 0.08			vhdl 1 tb02cpu2		64		Y 4	1	2007 20			reduced MIPS/clk due to only 4 inst
sap lwrisc	https://opencor	stable stable	Ahmed Shahein	accum	8 8 8 12	kintex-7-3 James no LUT 48 arria-2 James Brakef 88		200 ## 14.7 0.10 1 230 ## q13.1 0.17			vhdl 15 mp_struct verilog 9 risc core	N N		16	Y 16		2012 20 2008 20			https://www.youtube.com/watch?v=prpyEFx absolute addressing only, lowered MIPS/clk
opc.opccpu	https://github.c/		revaldinho	accum		kintex-7-3 James reduce 101	6	526 ## 14.7 0.15		X	verilog 2 opccpu				Y 13	3 3	2008 20			see hackaday One Page Computing Challe
td4	https://github.co	stable	cielo_ee	accum	8 8	spartan-3 James Brakef 102		200 ## 14.7 0.20		Х	verilog 5 td4_top			16	Υ		2012 20			very small uP
riscuva1	https://www.sci			picoBlaze			6	370 ## 14.7 0.33		Х	verilog 1 riscuva1 o	ne N	Y 256		Y 35	5	2006 20		Verilog source included in PDF file	also VHDL version by Bikash Gogoi with ident
picoblaze brainfuckcpu	https://www.xil		Ken Chapman Aleksander Kaminski	picoBlaze mem	8 18	kintex-7-3 James Brakef 110 kintex-7-3 James Brakef 110	6	2 217 ## 14.7 0.33 432 ## 14.7 0.08	2.0 325.5 2.0 157.2		vhdl 1 kcspm6		256 Y	2K	Υ		2003		2 clocks/inst, no prog ROM	this is the original picoBlaze author
opc.opc2cpu	https://opencor		Aleksander Kaminski revaldinho	accum							verilog 1 brainfuck o verilog 2 opc2cpu		N 256	1K	Y 12	2 3	2014 20			adj prog & data mem size, terrible name see hackaday One Page Computing Challenge
myrisc1		0100.0	Muza Byte		8 8	arria-2 James Brakef 121					verilog 2 opezepa		Y 256		Y 16		2011 20		Verilog source included in PDF file	
aizup/aizup_m	instruct1.cit.com	0.00.0	Yamin Li, Wanming Ch	RISC	8 16		А		2.0 205.4		vhdl 1 cpu	N	N 64K	64K	16	5 4	1996 19	998	used in Cornell EE475 course	MIPS/inst reduced due to few inst
8bit_chapman	http://www.ece		Rob Chapman, Steven	forth	8 8	zu-3e James vivado 132	63 6	305 ## v21.1 0.33	1.0 762.2		vhdl 10 stack_pro				Y 24	4	1998 19		course work	
tinycpu	https://opencor	alpha stable	Jordan Earls Yamin Li, Wanming Ch	RISC	8 8 8 16	arria-2 James Brakef 136 kintex-7-3 James Brakef 136	A 6	384 ## q13.1 0.17 313 ## 14.7 0.17				asm N asm N			12 V 10	2 4	2012 20		subset of 6502 used in Cornell EE475 course	MIPS/inst reduced due to few inst MIPS/inst reduced due to few inst
aizup/aizup_se aizup/aizup_ov	instruct1.cit.com		Yamin Li, Wanming Ch Yamin Li. Wanming Ch		8 16			318 ## 14.7 0.17				asm N			Y 16		1996 19 1996 19		used in Cornell EE475 course	MIPS/inst reduced due to few inst
light8080	https://opencor	stable	Jose Ruiz, Moti Litoche	8080	8 8	kintex-7-3 James Brakef 154	6	1 247 14.7 0.33	9.0 58.9				N 64K		Y	1 1	2007 20			older versions have both VHDL & Verilog
parwan		0100.0	Zainalabedin Navabi	accum						Х	verilog 16 par_beh	yes N	N 4K		Υ		1995 19			AKA cpu8, both vhdl & verilog versions
parwan			Zainalabedin Navabi			kintex-7-3 James Brakef 161	6			Х	vhdl 2 parwan		N 4K		Υ		1995 19	997 2nd uP in director		AKA cpu8, both vhdl & verilog versions
lipsi avr8	https://github.co	stable	Martin Schoeberl Nick Kovach	accum	8 8	cyclone4 Martin Schoe 162 kintex-7-3 James Brakef 174	4	1 162 0.17 418 ## 14.7 0.33	1.0 167.0	Х	scala 2 verilog 1 rAVR		N 64K		Y 17	7 4	2017 20	019 https://github.com	goal is 100 LUTs, program mapped to Reduced AVR Core for CPLD	not a full clone, doc is opencores page
nocpu	https://github.c		John Tzonevrakis	RISC	8 8	kintex-7-3 James Brakef 175	6	243 ## 14.7 0.33					256		Υ 1	4	2010 20		minimal & complete	8 ALU inst. 3 port reg file
8bit_chapman	http://www.ece		Rob Chapman, Steven	forth	8 8	kintex-7-3 James Brakef 176	6	131 ## 14.7 0.33		ILX	vhdl 10 stack_pro		256		Y 24	1	1998 19	998	course work	
pacoBlaze	www.bleyer.org		Pablo Kocik	picoBlaze		spartan-3 Pablo Kocik 177	4	1 117 0.33	2.0 109.1		verilog 18 pacoblaze		256		Y 57	7 2	20		3 versions, behavioral coding	
picoblaze mroell cpu	https://www.xil		Ken Chapman Matthias Roell	picoBlaze	8 18	spartan-3 James Brakef 178 kintex-7-3 James added 185				X			256	2K	Υ 10		2003		2 clocks/inst, no prog ROM university course project	this is the original picoBlaze author
tinyfpga	https://github.c		Ken Jordan		8 8	kintex-7-3 James Brakef 185	6	1 175 ## 14.7 0.33					N 16	16	Y 10		2014 20		educational 8-bitter with 4-bit addres	why use block RAM?
ahmes	https://github.co	stable	Fabio Pereira	accum	8 8	kintex-7-3 James Brakef 186	6	476 ## 14.7 0.33			vhdl 3 ahmes		N 256		Y 15	5 1	2016 20	17 http://embeddeds	ystems.io/ahmes-a-simple-8-bit-cpu-i	bare CPU with no RAM
tisc	https://opencor		Vincent Crabtree			kintex-7-3 James Brakef 195	6						256		Υ	2	2009 20	009	Tiny Instruction Set Computer	minimal accumulator machine
ssbcc aizup/aizup pii	https://opencor	stable stable	Rodney Sinclair Yamin Li, Wanming Ch	forth RISC	8 9 8 16	kintex-7 Rodney Sincla 196 kintex-7-3 James Brakef 198	6	474 14.7 0.33 375 ## 14.7 0.17	1.0 797.9 2.0 157.9				Y 1K		Y 41	1 3	2012 20 1996 19	014 https://github.com	Python program generates the Verilo used in Cornell EE475 course	inst after branch/call/rtn always execs MIPS/inst reduced due to few inst
complete_8bit	https://www.gir		Van-Lei Le	KISC	8 8	kintex-7-3 James modifi 208	6	1 260 ## 14.7 0.33			vhdl 1 cpu vhdl 6 computer l		96		V 10	9 4	2016	198	used in Cornell EE473 Course	memory_unit uses block RAM, IO ports prune
up1232	http://www.dte		Santiago de Pablo	RISC	8 16	kintex-7-3 James Brakef 220	6				vhdl 3 up1232a		64K		Y 33	3 2 32	2000 20	000	bare core, prog size 4K to 64K	description in source files
non-von-1	https://www.ch	0100.0	Christopher Fenton		8 8		6	556 ## 14.7 0.33			verilog 1 nonvontop		64		Y 30	)			SIMID in tree structure	A & B regs, instructions broadcast
natalius_8bit_r	https://opencor		Fabio Guzman	RISC	8 16 8 8	kintex-7-3 James Brakef 232 kintex-7-3 James Brakef 244	6	1 175 ## 14.7 0.11 270 ## 14.7 0.33		X	verilog 12 natalius_p vhdl 1 cosmac				Y 29	9 8	2012 20		return stack & register file AKA COSMAC ELF of 1976	3 clocks/inst
cosmac nanoblaze	https://github.co		Eric Smith Francois Corthay		8 18		6				vhdl 12 nanoblaze		N 64K		Y 100	16	2015 20		nanoBlaze compatable, adjustable da	Fmax is for bare core, runs CamelForth
1802-pico-basi	https://github.c/		Steve Teal	1802	8 8				12.0 47.6		vhdl 6 pico basic			64K	Y 52	2 16	2016 20		VHDL 1802 Core with TinvBASIC	tiny Basic in ROM. Interrupts & DMA not imple
babyrisc	http://www.san	stable	John Rible	RISC	8 16	zu-3e James vivado 249	6	286 ## v21.1 0.33	2.0 189.3	Х	verilog 1 qs5_mix	N	64K	64K	Y 15	5 8	1997 19	999 http://www.sandr	part of a three class course	memory rd/wt & ALU per clock
mcl65	http://www.mic	stable	Ted Fried	6502	8 8	atrix-7-3 Ted Fried 252		2 196 ## 14.7 0.33		Х			N 64K		Υ		2017 20		microcoded, cycle exact	excellent micro-coding LUT counts
fpga4_8bit_up	http://www.fpg		Van Loi Le	accum	8 8				0.0		vhdl 9 computer o	ne N		128	Y 10	) 2	2016 20			16 input & 16 output ports fill out 256 byte ac
latticemico8 popcorn	nttp://www.latt		Lattice Semiconductor	RISC	8 18 8 8x		4		2.0 64.4		vhdl 10 isp8_core			4K	Y 43	32	2005 20		16 deep call stack, four configuration	tool KIT: LMS for Diamond3.10
mcu8	http://www.fpg https://opencor		Jeung Joon Lee Dimo Pepelvashev	accum	8 8x	kintex-7-3 James Brakef 267 kintex-7-3 James Brakef 274		347 ## 14.7 0.33 299 ## 14.7 0.33	1.0 428.4		verilog 4 pc '		64K		Y 43	7	1998 20 2008 20		small 8 bit uP asm. simulated. builds?	
minicpu_morri	https://github.co	om/Morri	Michael Morris	6502	8 8	spartan-6 Michael Morr 276	6	104 0.33	2.0 62.2	Х	verilog 15 minicpu_d	' N	64K		Y 31	1	20	)17	simplified 6502, see m65c02a	RE: 8-bit CPU challenge of Arlet Ottens
dfp	https://opencor		Ron Chapman		8 8	kintex-7-3 James Brakef 297	6	192 ## 14.7 0.33		Х	vhdl 25 DataFlow	'					2003 20	009	8-bitter, generates a custom VHDL st	
pt13	http://www.sing		Daniel Ogilvie Clifford Wolf	accum	8 8	kintex-7-3 James Brakef 301 zu-3e James vivado 303	6	357 ## 14.7 0.33 500 ## v21.1 0.01	3.0 130.5 4.0 4.1			asm N			Y 40	3	2011 20		PT13 is optimized to be completely en no accum, data pointer and bracketer	micro-code & register updates, minimal ISA
bfcpu dapzipi8	https://www.clift			picoBlaze								yes N asm N	IN 04K	04K	Y 8	<del>'     </del>	2003 20		no accum, data pointer and bracketer Deterministic Branch Prediction for R	
mcl51	http://www.mic	, , , , , , , ,	Ted Fried		8 8		6		8.0 23.8		verilog 3 mcl51_TO				Υ		2016 20		micro-coded	
picoblaze	https://www.xil			picoBlaze			6	2 195 ## 14.7 0.33	2.0 101.6	ΧY	vhdl 19 kc705_kcp	asm N	256	2K	Υ		2003		2 clocks/inst	this is the original picoBlaze author
bytemachine	https://github.c		cOpperdragon		8 8	kintex-7-3 James Brakef 319	6	1 250 ## 14.7 0.33	2.0 129.3		vhdl 7 bytemacho		N	4K	Υ 30		2016 20	017	top is Altera schematic	results are for 2016 bare core
mcl65 pic_coonan	nttp://www.mic		Ted Fried Tom Coonan		8 8 8 14	kintex-7-3 James inserte 326 kintex-7-3 James Brakef 328	6	2 196 ## 14.7 0.33 1 165 ## 14.7 0.33					N 64K		Y	++-	2017 20 1999	121	microcoded, cycle exact	excellent micro-coding LUT counts risc8 by Tom Coonan also a PIC uP
free_risc8	https://web.arcl	stable	Thomas Coonan	PIC16	8 14	kintex-7-3 James Brakef 355	6	142 ## 14.7 0.33	1.0 100.1				256		Υ .	++-	2002 20	011 https://web.archiv	re.org/web/20120309123835/http://v	www.mindspring.com/~tcoonan/index.html
risc8	https://web.arcl	stable	Tom Coonan	PIC16	8 12	kintex-7-3 James Brakef 355	6	154 ## 14.7 0.33	2.0 71.5	Х	verilog 8 cpu	yes N	Y 256	2K	Υ		1999 19	999 https://github.com	excellent HTML doc	directory contains derivative design by another
classy_core_17	https://github.co		Andreas Schweizer		8 16						vhdl 8 top	yes N	64K	128K	Y 72	2 32	20		adjuct to some custom logic	Implementing a CPU in VHDL parts 13
erp risc16f84	https://opencor	stable stable	Shahzadjk John Clavton	PIC16	8 16 8 14	spartan-3 James Brakef 366 kintex-7-3 James Brakef 375	4	1 1 70 ## 14.7 0.33 392 ## 14.7 0.33	1.0 63.5 2.0 172.5		verilog 1 ERPverilog verilog 1 risc16f84		Y 256	4K	v 15	6	2004 20		two report PDFs & one Verilog file derived from COPIC by Sumio Moriok	other variants with PTI
p16c5x	https://opencor		Michael Morris		8 14		6				verilog 1 risc16f84 verilog 3 P16C5x		Y 256		Y		2002 20		derived from expricing Sumio Moriok	other variables with KTE
bfcpu	http://www.cliff		Clifford Wolf		8 3		6	500 ## v21.1 0.02		X B			N 64K		Υ 8	3	2003 20		no accum, data pointer and brackete	internal 1-byte data cache doubles performar
gumnut	http://digitaldes	stable	Peter Ashenden	RISC	8 18	kintex-7-3 James Brakef 388	6	259 ## 14.7 0.33	1.0 220.7		verilog 6 gumnut-rt		Y 256	4K	Υ	8	2007		see Digital Design: An Embedded Syst	
8bit-verilog_mo	Ju https://www.i	stable	Josh Friend Arlet Ottens	accum	8 8	zu-2e James timing 392 kintex-7-3 James Brakef 407	6	1 500 ## v20.1 0.33 200 ## 14.7 0.33	2.0 210.5	X	verilog 11 cpu	1405 5:	512 N 64K	512	Y 16	5	2012 20	012	for class project, small data stack	PB clock, students to add features
verilog-6502 ppx16	https://gitridb.ci		Daniel Wallner			kintex-7-3 James Braket 407 kintex-7-3 James missin 409		238 ## 14.7 0.33			verilog 2 cpu vhdl 10 P16C55				Y	<del>                                     </del>	2007 20		both 16C55 & 16F84	with fake instruction ROM
altium/TSK165:	http://techdocs.	roprietar				spartan-3 Altium 416			2.0 19.8			yes N			Υ		2004 20		frozen, asm, C, C++, schem, VHDL & \	
																			, , , , , , , , , , , , , , , , ,	

The content of the	opencores or prmary link status	tatus	author	style /	data sz nst sz	FPGA repo	r com LUTs ents ALUT		blk F at tool	MIPS /inst	clks/ KIPS inst /LUT	ven os	src #sr	top file	chai p		max max		# adr	# pi	start	last revi	secondary web	note worthy	comments
No.   Control	http://www.cliff_stable	table Cl	lifford Wolf	Turing	8 3	kintey-7-3 Jame	s Brakef 42	2 6	345 ## 14.7	0.01		X B	vhdl 4	cw6671	/ ves N	N N	64K 64K	V	8	-0 10	2003	200	3 https://en.wikine	no accum data pointer and brackete	current version & earlier version
Service Service Control of the Control of Co															/ / /	<u> </u>	OHK OHK	+ ·	3	4			7		inspired by x86 ISA
March   Marc						spartan-3 Rudo		0 4					verilog 7	risc core	/ ves   N	N Y	256 4K	Υ	Ť				2		
State   Stat								6 6	3 118 ## 14.7				verilog 13	3 M65C02	ves 1			Y					0 https://github.co	n also a m65c02a version	micro-coded via F9408 soft sequencer
Section   Company   Comp	http://www.san stable	table Jo	ohn Rible	RISC	8 16	kintex-7-3 Jame	s Brakef 468		135 ## 14.7	0.33	1.0 95.3										1998	199	9	used in his class, also uses eP32	
Property	http://www.san stable	table Jo	ohn Rible	RISC	8 16	kintex-7-3 Jame	s Brakef 468	8 6	141 ## 14.7	0.33	2.0 49.7	Х			/ 1	N	64K 64K	Υ	15	8	1997	199	9 http://www.sand	part of a three class course	memory rd/wt & ALU per clock
Part	stable	table M	Aiguel Angel Ajo Pelay	PIC12	8 12	kintex-7-3 Jame	s Brakef 474	4 6	1 197 ## 14.7	0.33	1.0 136.8					N N	256 2K	Υ			2011	201	1 http://projects.n	b CHDL to verilog	bad weblink
Mary				6502	8 8	zu-3e Jame	s vivado 475	5 112 6	333 ## v21.1	0.33	3.0 77.2	Х				N N	64K 64K	Υ			2007	201	8 http://ladybug.xs	4all.nl/arlet/fpga/6502/	
Property	www.ip-arch.jp/ stable	table N	laohiko Shimizu									Х						Υ					2		
March   Marc													vhdl 5	apple1									2	cycle accurate, passes Klaus Dorman	6502 functional tests, has uart
Decomposition   Decompositio					_													Υ					http://members.		also micro8 and micro8b variants
Section   Column															/	-		Υ					0	6502, 65C02 & 65C816; wide use	
March   Marc						zu-3e Jame							verilog 18					Υ					2		bare source
Section   Control   Cont										0.00									100	16			0	uses PIXIE graphics core	modified to use block RAM
## Supplied date   Supplied   Sup																		Y		-			2		bare source
										0.00								Y					6 http://ebabaaaaa	wishbone extras	not sure inferred RAM correct?
Second																		V					nttp://znenaoma	Justine and ad	not sure interred RAW corrects
The content of the property of the content of the property o					_											-		T V					nttp://www.sprc		DISC
March   Marc				Moc				1 0	1 59 14.7									-		0			2		used in several projects
## Modern Central Property of the Company of the Co					_				1 340 ## 14.7									1	32				-		UART, SPI & timer included
Excellent   Section   Company   Co										0.00									J.L				2		
Section   Processing   Proces					_		s vivado 824	4 6	176 ## v21.1		-			- 0	/	-	-	Y			2012	201	2		
			ohn Kent, David Burn	6805	8 8		s Brakef 834	4 6	204 ## 14.7	0.33	4.0 20.2		vhdl 10	System05	yes 1	N N	64K 64K	Υ			2003	200	9 http://members.	optushome.com.au/jekent/	
Section   Process   Proc																		Υ					9		claim of 700 LUTs in Spartan-3 probably wro
## Professor   Pro																		Υ					0 https://opencore	s 6502 with extras: 16-bit stack pointer	www.youtube.com/watch?v=K3jH-f_r80E
Improved     Improved     Improved   Impro																		Υ			1	201	9 https://github.co		
Second   Inter/Indexes   Second   Sec	https://opencor alpha	lpha O	liver Stecklina	VLIW	8 32	kintex-7-3 Jame	s hacked 895	5 6	149 ## 14.7	0.33	1.0 55.0	Х	vhdl 19	sysarch	1	N Y	256 1K	Υ			2013	202	0	tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs
Section   Proceedings   Process	https://opencor_stable	table Ke	evin Phillipson	68HC11	8 8	arria-2 Jame	s Brakef 925	5 A	1 1 127 ## q13.1	0.33	4.0 11.3	-	vhdl 25	gator_upr \	yes 1	N N	64K 64K	Υ			2008	201	1 https://www.mil	top level is schematic	
## 18th													vhdl 29	core \	asm N				12 2	7			https://github.co		using muCPUv2_1 of 3 upwards compatible of
## 1907.2 PMT-1	https://opencor beta	beta Sh	hawn Tan	PIC18	8 16	zu-3e Jame	s vivado 954			0.33	1.0 72.1		verilog 1	ae18_core	yes 1	N Y	4K 1M				2003	200	9 https://hackaday	not 100% compatable	negative edge reset "clock"
## 1955   Test Prince   Test P					1															8			5		
PASS   Manual Principles	https://opencor stable	table Se	ebastien Bourdeaudu	AVR	8 16	kintex-7-3 Jame	s Brakef 990	0 6	207 ## 14.7	0.33	1.0 69.0								72	32	2 2010	201	https://www.mil	AVR clone, part of www.milkymist.or	
Extra print										0.00	0.0												8	targeted to balanced	~ 6 clocks/inst
Magneting   Magn																N N	64K 64K	Υ					9		
### Description of the Descripti					_						-								20	16					use Perl to generate ROM file
Selection   Mags. / Josephore   Stable   Unich Repet   6.60%   8   Burker   James																		Υ					1 https://github.co		
Section   Processing   Section   S														ae18_core									9 https://hackaday	not 100% compatable	negative edge reset "clock"
pregs or strong hour present and present of the present that the present of the p													vhdl 1										9		68c05 & 68c08 very different Fmax
Second State   Speciment   State   Speciment   State   Speciment   State   Speciment   State   Speciment   Speci																			70	22			9	0.000	hu - // ha
## 1																		Y	12	32			8 https://git.morgo		
## 1856   Str.   Jack					_											$\rightarrow$		v		+			0 https://github.co	1 70	Complete implementation of a Sinclair ZX Spo
## Processor   Pro					0																		8 https://github.co		
page-lights of the processor shows a period of the processor shows a period of the processor shows a period of the processor with computer of the processor																							A III. III. III. III. III. III. III. II		I Implementations
Employs   Employ																		v					9 http://memhers		
Exercised   Part   Exercised									7 195 ## v21.1									v					2		replaced Altera PLL with stub
## 1980   No.   Post   Company   Com													vhdl 1	mcu core	ves 1				72	32			9		
Strong   S					_																		6 8080 data sheets	initialized Lattice memory blocks	work related to eP16
180	https://opencor beta	beta G	iheorghiu Iulian	AVR	8 16	zu-3e Jame	s vivado 1366	6 116 6	179 ## v21.1	0.33	1.0 43.1	ΧY						( Y	72	32			9 https://git.morgo	t configurable AVR processor w/8 conf	igurations
Page 2   Page 2   Page 3   Page 2   Page 3   Page 3   Page 3   Page 3   Page 4   Page 3   Page 4   Page 3   Page 4   Page 4   Page 3   Page 4   P	https://opencor_stable	table D	aniel Wallner	Z80	8 8	kintex-7-3 Jame	s Z80 m 1389	9 6	163 ## 14.7	0.33	3.0 12.9				yes 1	N N	64K 64K	Υ			2002	201	8	Z80, 8080 & gameboy inst sets, sever	al usages
Secontrol   Intest/Generical	https://opencor plannin	anning Ts	suyoshi Hasegawa	6801	8 8	spartan-6 Jame	s Brakef 1412	2 6	1 3 31 ## 14.7	0.33	4.0 1.8	Х	verilog 6	HD63701_C	ORE 1	N N	64K 64K	Υ			2014				
Secontrol   Inter-free   Inter	http://www.cs.c stable	table St	tephen A Edwards	6502	8 8	kintex-7-3 Jame	s uncon 1417	7 6	9 159 ## 14.7	0.33	4.0 9.2	IX Y	vhdl 19	de2_top \	yes 1	N Y	64K 64K	Υ			2007	202	2	emulation of Apple II computer	replaced Altera PLL with stub
Sibt. piped of https://opencor stable   Mahesh Sukhdeo Palv   RISC   8   15   12-36   13   10   10   10   10   11   15   15   10   10													verilog 32	2 oc8051_td \	yes 1	N	64K 64K	Υ					6		
System 600   Intigs://poencor stable   Michael L Hasenfratz   6801   8   8   Cyclone-3]ames Brakef   1507   4   3   73   #m   14.7   0.33   4.0   4.0   1.0   vhol   15   vb. Cyclon   7   ves   N   64K   128K   V   72   3.2   2002   2010   both A90522033   avr. hp   https://poencor stable   Strauch Tobias   AVR   8   16   Spartan-5]ames Brakef   1505   6   1.0   2.23   #m   14.7   0.33   1.0   4.7   X   vhol   1.0   avr. core   Prives   N   64K   128K   V   72   3.2   2002   2010   both A90522031   avr. hp   https://poencor stable   luergen Suermann   AVR   8   16   kintex-7-3 James Brakef   1506   6   1   6   120   #m   14.7   0.33   1.0   24.7   X   vhol   1.0   avr. core   Prives   N   64K   128K   V   72   3.2   2002   2010   extended lecture on FPGA UP design   avr. core   N   ves   N   verifical																N N	64K 64K	Υ					2		
Max																$\bot$		1	20	16			https://github.co		use Perl to generate ROM file
Section   Sect								4		0.00								Υ		1 25			http://members.		tested on Apex20K, Cyclone & Straix boards
https://opencor   https://op						ope				0.00									72				9	***************************************	inserted fake inst ROM
Supersor   Stable   Rusian Lepetenok   AVR   8   16   Im-3e   James																-		_					2		
State   Stat																			72				7		
Equipment   Equi																			// 12		2002	201	1 http://members		opencores download URI incorrect, use col F
S809 6309   https://opencor   beta   Alejandro Paz Schmidt   6809   8   8   arria-2   James Briskef   1809   367   6   1809   377   6   1   1809   378   3809   378   3809   38			,																+++ 15	0	2003	202	R Incup.//inembers.		opencores download ORL Incorrect, dSe COLE
R809 6309   https://opencor   beta   Alejandro Paz Schmidt  6809 8 8   8   xu-3e   James livivadc  1690   4   0.33   3.0   2.17   1.03   3.0   2.17   3.03   3.0					_					0.00				MC6800	/ ves h				44 12	2			Š		
## 16805   www.hitchelabtroprietar   Hitch Global   6805   8   8   stratish-1   Hitch Global   1690   4   8   8   0.33   4.0   4.1   1   proprietary   7   yes   N   64K   64K   7   9.00   1.0			.,		-														77 13	3	_	_	5	, ,	does not match timing results of zyng+
https://www.dproprietard Digital Core Design   Mitos: Jopencor   Digital Core Design   Digital Digital Design   Digital Core Design   Digital											40 41	I I	nronrietan	INICOSOS_0					$\vdash$	++	2012	201	6805 data sheets		does not materi tilling results or zyriq+
6809 6309   https://opencor   beta   Alejandro Paz Schmid  6809 8 8   stratik-5   James Brakef   711   A   223   ## Q1A0   0.33   3.0   1.4.3   ALIX   8 verilog   5   MC6809   V   ves   N   N   64K   64K   V   44   13   8   2012   2015   6309 op-codes not imperented   Section   Secti											1.0 35 3	ILX	proprietary		( ves	N I	64K 64K	+ '-	$\vdash$	$\vdash$	1999	199	9		full system with RAM
8051 https://open.cor   alpha   Simon Teran, Jakas   8051   8 8   8 kintex-7-3 James furnee   1744   6 0 1   111   ##   14.7   0.33   4.0   5.3   ILX   verilog   32   0.68051 to   7 yes   N   64K   64K   Y   0.001		_	-															Y	44 13	8			5		
### 12.1 0.33 1.0 7.7 IX   verilog   24   28.0 top   4   verilog   24   verilog					0									2 oc8051 tr \	ves 1				1 23				6		eripherals, like timers and counters
cast_8051 http://www.cas/roprietar CAST Inc 8051 8 8 virtex-6 CAST   820 sil 1800 6 6 2 81 ## 12.1 0.33 3.0 5.0 X proprietary   7 yes N 64K 64K Y 32 https://opencor stable   Ulrich Riedel 6808 8 8 2 virtex-6 CAST   820 sil 1800 6 6 2 81 ## 12.1 0.33 3.0 5.0 X proprietary   7 yes N 64K 64K Y 32   10.2007 2009 2009   10.2007 2009   10.2007 2009 2009   10.2007 2009 2009   10.2007 2																		Ý					0 https://github.co		Complete implementation of a Sinclair ZX Spo
68h:08 https://opencor stable   Urich Riedel   6808 8 8 zu-3e   James  Wradc   1875   128 6     164   ##   V21.1   0.33   4.0   7.2   X   V wholl   1 x 8surg8   V9   V9   X   V9   V9   X   V9   V9				8051	8 8											N	64K 64K	Υ		32	T	ΤŤ			several versions, FPGA kits
avr. figa         https://opencor/         stable   Juergen Sauermann         AVR         8         16   Intex-7-2   James Brakef         1877         6         1         6         1         6         1         6         1         6         1         6         1         6         1         6         1         6         1         6         1         6         1         6         1         6         1         9         9         7         9         1 <td></td> <td></td> <td></td> <td>6808</td> <td>8 8</td> <td></td> <td></td> <td>5 128 6</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>N N</td> <td>64K 64K</td> <td>Υ</td> <td></td> <td></td> <td>2007</td> <td>200</td> <td>9</td> <td></td> <td>68c05 &amp; 68c08 very different Fmax</td>				6808	8 8			5 128 6								N N	64K 64K	Υ			2007	200	9		68c05 & 68c08 very different Fmax
altium/TSK51A http://techdocs/proprietar/ Altium 8051 8 8 spartan-3] Altium 1890 4 1 1 50 0.33 6.0 1.5 AltX proprietary V lyes N N 164K 64K V 2004 2017 CR0140.pdf, CR01 frozen, asm, C, C++, schem, VHDL & V C C C C C C C C C C C C C C C C C C	https://opencor stable	table Ju	uergen Sauermann	AVR	8 16	kintex-7-3 Jame			1 6 115 ## 14.7	0.33	1.0 20.2	Х Ү	vhdl 20	avr_fpga \	yes 1	N	64K 128k	Y	72	32	2009	201	0 https://fr.wikiver	s extended lecture on FPGA uP design	missing module in atmega8_pong_vga
151 https://opencor stable Andreas Voggeneder 8051 8 8 kintex-7-3 James Brakef 1942 6 1 147   ## 14.7 0.33 4.0 6.2 IX vhdl 17 8032 V ves N N 64K 64K V 2002 2010 8052 8.8032 8 turbo8051 https://opencor beta Dinesh Annayya 8051 8 8 kintex-7-3 James Brakef 1985 6 1 127   ## 14.7 0.33 4.0 5.3 IX verilog 74 08051, tv verilog 74 08051, tv V verilog 74 08051, tv V verilog 74 08051, tv V verilog 75 0 6 6 digital, volume 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	http://techdocspropriet	prietar Al	ltium	8051	8 8	spartan-3 Altiur	m 1890	0 4	1 50	0.33	6.0 1.5	AILX				N N	64K 64K	Υ			2004	201	7 CR0140.pdf, CR0	1 frozen, asm, C, C++, schem, VHDL & \	default clock speed is 50MHz
turbo8051         https://open.cor/ beta         beta         Dinesh Annayya         8051         8         8         kithex-7-3 James Brakef         1985         6         1         127         ##         14.7         0.33         4.0         5.3         IX         verilog         74         occitos         1         V         yes         N         0         6         6         1         127         ##         14.7         0.33         5.0         1.4         X         Y         verilog         6         6         digital correction         4         X         Y         verilog         6         digital correction         Y         yes         N         64K         64K         Y         2000         2018				8051	8 8			2 6	1 147 ## 14.7	0.33	4.0 6.2		vhdl 17	7 T8032 N	yes 1	N N	64K 64K	Υ					0		8032 SoC
oms8051mini   https://open.cor   alpha   Simon Teran, Dinesh A   8051   8   8   kintex-7-3 James Brakef   1991   6   1   32   133   ##   14.7   0.33   5.0   4.4   X   Y   verilog   66   digital_co   Y   yes   N   64K   64K   Y   2000   2018								5 6					verilog 74	4 oc8051_td \	yes 1								6		
	https://opencor alpha	lpha Si	imon Teran, Dinesh A	8051	8 8							ΧY				N	64K 64K	Υ			2000	201	8		
6809_6309   https://open.cor   beta   Alejandro Paz Schmidt   6809   8   8   kintex-7-3 James Brakef   1996   370   6   175   ##   14.7   0.33   3.0   9.7   AllX   B   verilog   5   MC6809_ 4   yes   N   N   64K   64K   Y   44   13   8   2012   2015   6309 op-codes not implemented			,		8 8								verilog 5						44 13	8			5	6309 op-codes not implemented	
												х	verilog 4										2		Wishbone High Performance Z80
					_																		0 https://github.co		Complete implementation of a Sinclair ZX Spe
avr_core   https://opencor   stable   Rusian Lepetenok   AVR   8   16   kintex-7-3 James Brakef   2135   6   127   ##   14.7   0.33   1.0   19.7   X   verilog   15   avr_core   Y   yes   N   64K   128K   Y   72   32   2002   2017   VHDL core also	https://opencor stable	table Ri	usian Lepetenok	AVR	8 16			5 6	127 ## 14.7	0.33	1.0 19.7	Х	verilog 15	avr_core \	yes 1	N	64K 128k	Y	72	32			7		
hc11core http://www.gm stable Green Mountain Comg 68HC11 8 8 8 kintex-7-3 James Brakef 2190 6 127 ## 14.7 0.33 4.0 4.8 X vhdl 1 hc11rt Y yes ? N 64K 64K N 53 8 2 2000 6811 data sheets restricted use license, with corrections								0 6	127 ## 14.7	0.33	4.0 4.8	Х	vhdl 1	hc11rtl	yes	? N	64K 64K	N	53	8			6811 data sheets		ns

_uP_all_soft folder	opencores or prmary link	status	author	style / clone	data sz nst sz	FPGA	repor com		Dff 5	st bil				iks/ KIPS		src #	#src files	top file	chai	fltg -	≥ I		byte 5	adr mod	# pip		last revis	secondary web	note worthy	comments
fpga-64	http://www.svn	ctable	Peter Wendrich	6502	0 0	kintov 7	3 James Brake		-		2 156 ##			4.0 5.			26 fr	pga64 cd	/ was	_	0 64K		v 4		26	, ,	2008		Rendition of Commodore 64	altera top level schematic
system68	https://opencor		John Kent, David Burne	6801	8 8		3 James Brake	_	4		4 46 ##		0.33	4.0 1.			21 ci		yes yes		N 64K		v	+ +	20		2009	http://members.c	optushome.com.au/iekent/	altera top lever scriematic
68hc08	https://opencor		Ulrich Riedel	6808	8 8		3 James Brake		6		101 ##		0.33	4.0 3.	5 X	vhdl		68ur08	ves		V 64K		v	1 1	_		2009	nttp.//members.t	ptusione.com.ad/jekeny	
pulserain	https://github.c		PulseRain Tech LLC	8051	8 8	arria-2	James some		A	2 4			0.33	3.0 6.	0 1			P51 fast			f 64K	64K	Y				2018	https://www.puls	1 clk/inst, intended for Max10	
verilogboy	https://hackada	alpha	Wenting Zhang	SM83	8 8	zu-3e	James vivad	o 2415	1601 6		4 238 ##		0.33	3.0 10.	в х	Y verilog	22 b	ioy	y yes	N I	V 64K	64K	Υ	1 1			2019	https://github.coi	Game Boy in Verilog, both CPU (SM8	also https://github.com/neildryan/GBA
z80soc	https://opencor	stable	Ronivon Costa	Z80	8 8	spartan-3	3 James Brake	f 2474	4	2 1	9 78 ##	14.7	0.33	3.0 3.	4 IX	Y vhdl	19 to	op s3e	y yes	N I	N 64K	64K	Υ			2008	2016		based on Daniel Wallner's T80	directory disappeared
altium/TSK80x	http://techdocs	proprietar	Altium	Z80	8 8	spartan-3	3 Altium	2558	4		50		0.33	3.0 2.	2 AILX	proprieta	ry		yes /	N I	N 64K	64K	Υ			2004	2017	CR0140.pdf, CR01	frozen, asm, C, C++, schem, VHDL &	default clock speed is 50MHz
socz80	http://sowerbut	stable	Will Sowerbutts	Z80	8 8	spartan-6	6 James const	r 2568	6	1	5 93 ##	14.7	0.33	3.0 4.	X C	vhdl	25 to	op_level	yes /	N I	N 64K	64K	Υ			2013	2014		based on Daniel Wallner's T80, for Pa	apillio Pro board
pavr	https://opencor	alpha	Doru Cuturela	AVR	8 16	kintex-7-	3 James Brake	f 2630	6		1 132 ##	14.7	0.33	1.0 16.	5 X	vhdl	18 p	avr_cont	yes /	N '	4 K	4M	Y 7	2	32	6 2003	2009		superset of AVR	
c88	https://github.c	alpha	Daniiel Bailey	accum	8 8	spartan-	James Dff g	2664	4		54 ##	14.7	0.33	1.0 6.	7 X	vhdl	25 C	.88	/ asm	N	8	256	Υ 1	0	8		2015	https://www.you	only 8 memory locations	used 3785 Dff, doesn't infer block or LUT RAM
i8051		stable	Tony Givargis		8 8	kintex-7-	3 James Brake		6	1	1 105 ##	14.7			2 X			3051_all		N	64K	64K	Υ				1999		author has book & course	Embedded System Design: A Unified Hardwar
dalton_8051	www.cs.ucr.edu	stable	Tony Givargis	8051	8 8	kintex-7-	3 James Brake		6	1	1 105 ##			1.0 12.	7 X			3051_all		N 1	N 64K	64K	Υ				2003		ASIC	
atmega8_pong	https://fr.wikive	stable	Juergen Sauermann	AVR	8 16	spartan-3	3 James clock		4	1 1	53 ##			1.0 6.	3 X			vr_fpga_	yes yes	N	64K	64K	Y 1	7	4	2017			several projects using avr core	uses Sauermann core
atmega8_pong	https://fr.wikive	stable	Juergen Sauermann	AVR	8 16		3 James clock		4		1 53 ##		0.33	1.0 6.					yes /	N	64K	64K	Y 1	7	4	2017			several projects using avr core	uses Sauermann atmega16 core
mc8051	http://www.ore		Helmut Mayrhofer	8051	8 8	kintex-7-	3 James Brake		6		83 ##			4.0 2.	3 X			nc8051ca			V 256		Υ				2013		fast 8051, version available with floa	
c88	https://github.c		Daniiel Bailey	accum			3 James Brake		6		167 ##			2.0 8.	9 X		25 C		Y asm	N	8	256	Y 1		8	2015	2015	https://www.you	only 8 memory locations	used 3658 Dff, doesn't infer block or LUT RAN
jca			John Cronin	RISC	8 32		3 James repla		6		3 157 ##	_		1.0 15.	B IX		17 so								16				has VGA controller, plays Pong	altera memories
cpu86	http://www.ht-l	beta	Hans Tiggeler	x86	8 8	kintex-7-	3 James Brake	f 3421	6		127 ##	14.7	0.17	2.0 3.	1 X	vhdl	23 c	pu86_top	yes /	N I	N 1M	1M	Υ				2018	http://www.ht-la	8088 clone	ht-labs offers several uP cores
mycpu	http://www.my	mature	Dennis Kuschel	accum	8 8	kintex-7-	3 James Brake	f 3428	6	1	155 ##	14.7	0.33	3.0 5.	X c	vhdl	28 c	pu_top	Y	N	64M	64M	Υ			2010			originally in TTL	micro-coded
z3	https://opencor	stable	Charles Cole	CISC	8 8	arria-2	James Brake	f 3495	A	2	141 ##	q18.0	0.33	3.0 4.	4 I	verilog	3 b	ioss	Y		128K	128K				2014	2014	https://en.wikipe	Infocom Z-Machine V3, youtube vide	http://inform-fiction.org/zmachine/standards
rf6809	https://opencor	es.org/pro	Robert Finch	6809	8 8	artix-7	Robert Finch	4200	6		4 120 ##	v21.2	0.33	4.0 2.	4 X	Y system v	21 rf	f6809	yes /	N	16M	16M	Y 4	4 13	8	2022	2022	http://www.finitr	Different from rtf6809: 24-bit adrs, o	8-bit version, has inst. Cache
cpu65c02_true	https://opencor	stable	Jens Gutschmidt	6502	8 8	spartan-6	6 James latch	v 4794	6		47 ##	14.7	0.33	4.0 0.	в х	vhdl	8 c	ore	yes	N I	V 64K	64K	Υ			2008	2021		cycle accurate	
lattice6502	https://opencor	beta	Ian Chapman	6502	8 8	kintex-7-	3 James Brake	f 4942	6		214 ##	14.7	0.33	4.0 3.	5 X	vhdl	3 gl	hdl proc	yes /	N I	N 64K	64K	Υ	1 1		2010	2010		targeted to LCMXO2280	
rtf6809	https://github.c	alpha	Robert Finch	6809	8 8	kintex-7-	3 James many	7506	6	1	2 106 ##	14.7	0.33	4.0 1.	2 X	verilog	4 rt	tf6809	y yes	N I	V 4G	4G	Y 4	4 13	8	2012	2015	http://www.finitr	6809 with 32-bit "FAR" addressing	see also rf6809 variant
mxp	http://vectorblo	stable	VectorBlox Computing	vect	8	zyng45-7	vectorblox	39856	6	64 8	1 175 ##	v17.2	1.00	0.1 35.	1	proprieta	ry		Y .							2012	2017	http://www.ece.u	MXP Matrix Processor is a scalable so	LUT count for 8 lanes with custom inst
lem4_9	https://opencor		James Brakefield	accum	_		James 1 sta		6			14.5		1.0 216.			_	em1_9			Y 32		N 2			2016			binary & BCD digit addition, speed m	
lem4_9ptr	https://opencor		James Brakefield	accum	4 9 4 9		3 James 1 sta		6			14.5 v20.1		1.0 240.				em1_9pti			512		N 2	-		1 2016 1 2016				4 index registers: (ix),(-ix),(ix++),(ix+off)
lem4_9ptr mcs-4	https://opencor	beta	James Brakefield Reece Pollack	accum 4004	7 2	zu-2e	James 1 sta		6			14.7		1.0 453. 4.0 66.	5 IX	vhdl verilog	7 i4	em1_9pti	r	N	7 512 4K	2K 4K	N 2	4			2012			4 index registers: (ix),(ix),(ix++),(ix+off) 4004 CPU & MCS-4
t400	https://opencor			COP400			2 Arnim Laeus		3		2 60		0.16	4.0 66.	7 IX			400 core	/		4 64	1K	IN .	+	-	2012			4004 was multi-chip implementation of National's 4-bit Co	
	nttps://opencor		Arnim Laeuger	RISC			3 James Brake		6			14.7			_				r yes	IN	1 04	1K	7	,	16	2000				
jane_nn		stable	Suresh Devanathan	RISC	4 8	kintex-/-	James Brake	1 /23	ь		1/8 ##	14.7	0.33	1.0 81.	4 X	vnai	3 P	rocessor	r				- 2	/	16	2002			neural network microprocessor, spec	cialized registers
lem1_9min	https://opencor	stable	James Brakefield	accum	1 9	kintex-7	James 1 sta	63	6		1 358 ##	14.5	0.04	1.0 227.	2 ILX	vhdl	3 le	em1_9mi	/ asm	N '	Y 64	2K	N	8	64	1 2003	2009		logic emulation machine	
lem1_9	https://opencor	alpha	James Brakefield	accum	1 9	kintex-7-	3 James 1 sta	ge 75	6		1 171 ##	14.5	0.04	1.0 91.	2 IX	vhdl	2 le	em1_9	Y	N '	Y 32	2K	N 2	4		1 2016	2017		single bit at a time, absolute adrs	
lem1_9ptr	https://opencor	beta	James Brakefield	accum	1 9	kintex-7-	3 James 1 sta	147	6		1 176 ##	14.5	0.06	1.0 72.	) IX	vhdl	2 le	em1_9pti	Y	N '	Y 512	2K	N 2	4		1 2016			use speed opt, logic emulation mach	i 4 index registers: (ix),(ix),(ix++),(ix+off)
·																														
107	# usable(beta, s	0	13	30		10	blank	517	#		517 #	8			9 verilog	237	n	on-blank	392	39										

107 # usable	(beta, st	0	13	30	10	blank	517	#	517	#	8	9 verilog	237
41 "B" or ")	(" of lim	0		516	517	a						517 vhdl	219
MIPS/MHz Pro-rating fo	or data size:				48	zu-3e						sys verilog	22
1-bit	0.04	16-bit		0.67	64-bit		2.00					proprietary	21
4-bit	0.17	24-bit		0.80	Silicon A	rea equiva	lents					scala	4
8-bit	0.33	32-bit		1.00	LUTS/DS	P48	16:1					schematic	5
12-bit	0.40	48-bit		1.50	LUTS/Blo	ock RAM	32:1						
Under the assumption t	hat the core	is capable of	one instuct	ion per clock									

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_uP_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
fltg pt	does the compile, place, route & timing run include floating point?

77 Web page DMIPS p\_en.wikipedia.org/wiki/instructions\_per\_community.freesc\_www.eembc.org/coremark/index.php
6 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/instructions\_per\_second

75	_paper_only	353	VHDL
60	educational	399	Verilog
25	_weak_start	51	System Verilog
8	_up_cores	11	Spinal/Scala
5	in limbo	7	VHDL & Verilog
10	planning	3	MyHDL
52	simulation	36	proprietary
573	main+sim	13	other
521	net main	4	Schematics
644	total	877	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)

				,	_	_	,	_						_				_								_	_													
_uP_all_soft folder	opencores or prmary link	status	author	style / clone	<u></u>	sz inst sz	FPGA	repor ter	com ents	LUTs ALUT	Dff	101	E ran	r F n max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	S coc	c #sr de file	to <sub>l</sub>	o file	chai	fltg pt		P da	max max dat ins	max max byte dat inst adrs	max max byte to dat inst adrs	max max byte to adr dat inst adrs to mod	max max byte  adr # dat inst adrs  mod reg	á	max max byte  adr  # e start la: dat inst adrs  mod reg  e year rev	max max byte tare adr # e year revis	max max byte	max max byte ½ adr # pip start last secondary dat inst adrs ¼ mod reg e year revis link	max max byte 15 adr # pip start last secondary w dat inst adrs # mod reg e year revis link	max max byte to adr to mod reg to e year revis link
Hav'd		H: separa	te instruction and data	a memor	y(s), 2	:C: # 0	aches, M	MMU, I	V: von I	Neuman																														
nax data		maximum	n data address																																					
max inst maximum instruction address																																								
byte adrs is byte addressing provided																																								
# inst number of unique instructions, conditionals count as one instruction, somewhat subjective																																								
# adr modes		abs, imm,	, PC rel, indexed, reg-r	eg indexe	ed; st	ack, i	ndir, indir	++,ind	r; (ind	ir), (indir	++), (i	ndir), (i	ndexe	d), abs-	short/c	direct	page, sc	aled																						
# reg	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++,indir; (indir), (indir++), (indir), (indexed), abs-short/direct page, scaled number of registers in register file																																							
pipe len	number of registers in register file number of pipeline stages																																							
start year year of first design activity																																								
last revis last year for revisions or web page updates																																								
secondary web I	link	secondary web address																																						
note worthy		anything s	anything special about the design																																					

note worthy

comments