sor status author clone \$\frac{\text{style}}{\text{g}} \frac{\text{g}}{\text{g}} \frac{\text{g}}{\text{g}} \frac{\text{g}}{\text{g}} \frac{\text{total}}{\text{g}} \frac{\text{status}}{\text{g}} = \frac{\text{status}}{\text{g}} \frac{\text{style}}{\text{g}} \frac{\text{g}}{\text{g}} \frac{\text{g}}{\text{g}} \frac{\text{tot}}{\text{g}} \frac{\text{tot}}{\text{g}} \frac{\text{g}}{\text{g}} \frac{\text{tot}}{\text{g}} \frac{\text{g}}{\text{g}} \frac{\text{tot}}{\text{g}} \frac{\text{g}}{\text{g}} \frac{\text{tot}}{\text{g}} \frac{\text{g}}{\text{g}} \frac{\text{tot}}{\text{g}} \frac{\text{g}}{\text{g}} \frac{\text{dot}}{\text{g}} \frac{\text{g}}{\text{g}} \frac{\text{dot}}{\text{g}} \frac{\text{g}}{\text{g}} \frac{\text{g}}{\text{g}} \frac{\text{g}}{\text{g}} \frac{\text{dot}}{\text{g}} \frac{\text{g}}{\text{g}} \fr
---

Small soft core uP Inventory

©2023 James Brakefield

	other soft core		© 2023	Junies Bi	unciicia														
swssp	https://www.in	natented	Othman Ahmad	RISC	81 81	_		_			schemat	c	v	I v I	1 1	1 8+	2014 2021	https://groups.go patent, "simplest scalable" data/inst a temp	unlate for dean configuration of UP
totalcpu	https://opencor	alpha	Odillian Allillad			kintex-7-3	James Brakef 229 6	1	149 ## 14.7 0.33	3.0 71.7		10 cpu		N .		16	2007 2009	data width 12 bits and up, no data memory	
odess	https://opencor	stable	Dmytro Senyakin				Dmytro Senya 32978 A 7	2 112	192 ## q17.1 4.00	1.0 23.3		27 CoreOneV	Y asm	Y 4G 4G		16		https://opencores Altera proj, Multicore, P&R results at 37-bit	adr, quad issue, caches, 32-64-128 fltg-p
odess	https://opencor	stable	Dmytro Senyakin	RISC	128 16	cyclone-5	James reduce 35984 A 7	2 112	103 ## q18.0 4.00	1.0 11.4	I system v	27 CoreOneV	Y asm	Y 4G 4G		16	2017 2017	https://opencores Altera proj, Multicore, P&R results at 37-bit	
odess	https://opencor	stable	Dmytro Senyakin	RISC	128 16	cyclone-5	James slow to 50135 A 7	2 112	90 ## q18.0 4.00	1.0 7.2	I system v	27 CoreOneV	Y asm	Y 4G 4G		16	2017 2017	https://opencores Altera proj, Multicore, P&R results at 37-bit	adr, quad issue, caches, 32-64-128 fltg-p
odess	https://opencor	stable	Dmytro Senyakin				Dmytro Senya 50814 A 7	2 112	180 ## q17.1 4.00			27 CoreOneV				16		https://opencores Altera proj, Multicore, P&R results at 37-bit	
odess	https://opencor		Dmytro Senyakin		128 16		James too big 130160 A #		## q18.0 4.00		I system v	27 CoreQuad	Y asm	Y 4G 4G		16			t adr, quad issue, caches, 32-64-128 fltg-p
odess	https://opencor		Dmytro Senyakin				Dmytro Senya 148078 A 7	2 122	184 ## q17.1 4.00		I system v		Y asm	Y 4G 4G		16		https://opencores Altera proj, Multicore, P&R results at 37-bit	
theia_gpu	https://opencor	beta	Diego Valverde	RISC	96 64	kintex-7-3	James huge a 934049 6		## 14.7 0.40	1.0	GPL verilog	32 theia					2009 2012	Ray Cast Programable graphic Proces four co	ores, huge LUT count, 2/3rds LUT RAM
legv8	https://github.c	stable	Warren Seto	AA64	64 32	kintex-7-3	James Brakef 731 6	2	154 ## 14.7 1.00	1.0 210.5	X B verilog	2 arm_cpu	Y yes	N 4G 4G	Y 1	32	2018 2019	coursework, limited ISA, 3 versions pipelin	ned, inst: LDUR, STUR, ADD, SUB, ORR, A
legv8	https://github.c		Warren Seto	AA64	64 32		James Brakef 884 6	2	137 ## 14.7 1.00		X B verilog	2 arm_cpu	Y yes	N 4G 4G		32			LDUR, STUR, ADD, SUB, ORR, AND, CBZ, B
legv8	https://github.c		Matthew Olsson		64 32		James Brakef 884 6	2	137 ## 14.7 1.00		verilog		Y yes						from Patterson & Hennessy 2017
kcp53000			Samuel Falvo II				James trimm 2455 6	-	175 ## 14.7 2.00					N Y 16E 16E		32			state machine RTL generator
ARM Cortex	https://github.c	stable ASIC	Miguel Santos				James Brakef 5036 4 Xilinx 6000 A	21	66 ## q18.0 2.00 1500 2.00	1.0 26.1 0.5 1000		13 fisc_core			Y 8	5 6 32	5 2018 2018		es, VHDL & System Verilog versions, altera
fisa64	https://develop		Robert Finch	ARM A53 RISC			James Brakef 10404 6 1	2 7	65 ## 14.7 1.50		X verilog	1 FISA64	Y yes	N Y	1		2015 2015		ssue, includes fltg-pt & MMU & caches to use multi-cycle on mult
crav1	www.chrisfento	alpha	Christopher Fenton	CRAY1	64 16	zu-3e	James undefi 11510 6 1	5 1	## v21.1 6.00	1.0 5.4	X verilog	46 cray sys	Y ves	Y N 4M 4M	N 12	8 536	2013 2013	778	t address registers
fpgammix	https://github.c		Tommy Thorn	MMIX	64 32	arria-2	James Brakef 11605 A	8 10	94 ## q13.1 1.50	4.0 3.0	I system v	3 core	Y yes	Y Y 16Q 16Q	Y 25	5 288	2006 2014		o-coded
cray1	www.chrisfento		Christopher Fenton	CRAY1			James Brakef 13463 6 1	9 10	127 ## 14.7 6.00			46 cray_sys_t		Y N 4M 4M					t address registers
forwardcom	https://github.c	stable	Agner Fog	cisc	64 32	atrix-7	Agner Fog 21121 7392 6		56 ## v20.1 2.00		X system v	18 top	Y asm	Y 64K 32K	Υ	64	2016 2023	https://www.forw.x86 like, complete ISA, MMX & vector x86 ad	dr modes, vector inst use width of vect re
s1_core	https://opencor		Fabrizio Fazzino etal		64 32		James Brakef 52845 6	8 59	56 ## v14.1 2.00			136 s1_top		Y N 4G 4G	Υ	32		https://en.wikiper reduced version of OpenSPARC T1 Vivado	
riscv_percival			ArTeCS (Un Madrid)	risc-v	64 32	kintex7	ArTeC largest 57129 27996 6		50 v20.2 1.00		X system v	~60	,	N 16E 16E	Υ	32		https://github.cor Open-Source Posit RISC-V Core with Quire Ca	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
senior-sagn-1	https://github.c		Niranjan Ramadas	RISC	64 32	kintex-7-3	James way to 135009 6 3	2	75 ## 14.7 1.00	1.0 0.6	X verilog	28 pipeline		N Y	Y 13	7 32			t data paths, superscalar, branch analysis
thor	https://opencor		Robert Finch		64 32		Robert Finch 210000	306			verilog	thor2		Y 4G 4G	Υ	64			t registers
thor	https://opencor	mature	Robert Finch Robert Finch	RISC	64 16 64 36	zu-3e	Robert Finch 210000	306	24.4 2.00	4.0	verilog	thor5	Y asm	Y 4G 4G	Y	64 8 64		https://github.cor Thor-5: L1 & L2 caches, GP float & vec plans for	versions with different ISAs, inst sz. reg s
any-1	nttps://gitnub.c	defined	Navid Adelpour	ARM		zu-se	James errors	+	## V21.1 2.00	1.0	x system v	83 any1base 14 cpu	Y yes	N 4G 4G	V 12	32			t registers & memory interface
heri			Gregory Chadwick		64 32		<del>                                     </del>	+				34 mipstop	Y yes	N 46 46	1	32		https://github.cor Bluespec Extensible RISC Implementa CHERI	
btsr1arch	https://github.c		Brendan Bohannon		64 16			+	14.7					Y N 256T 256T	V 6	4 32			is superset of BtSR1, 4 data sizes
cray2_reboot	https://opencor		John Kula		64 16				2717			gate & module		Y N 256M 256N					t address registers
fisc	https://github.c		Miguel Santos			arria-2	James errors A		## q18.0 2.00	1.0	vhdl		Y yes		Y 8		5 2018 2018		es, VHDL & System Verilog versions, altera
ft64	https://github.c	alpha	Robert Finch	RISC	64 32						verilog	FT64v3b		Y 16E 16E	Υ		2017 2018	https://www.ama 4th attempt at 64-bit core (raptor64, amazo	on kindle book, L1 & L2 icaches & L1 dcac
legv8	https://github.c		Warren Seto			kintex-7-3	James Brakefield 6		## 14.7 1.00	1.0	B verilog	2 arm_cpu	Y yes	N 4G 4G			2018 2019		cycle, inst: LDUR, STUR, ADD, SUB, ORR,
legv8	https://github.c		Seninha phillbush	AA64	64 32						verilog	28	Y asm			32			e project
mecrisp-ice			Matthias Koch		64 16						verilog		Y forth				2011 2023		ct j1a.v for each data size
power_a2 raptor64	https://github.c	only open	IBM (open PPC) Robert Finch		64 32 64 32	vu3p-2	TCL files					285 63 raptor64	Y yes	Y 16E 16E Y Y 4G 4G		32 5 2 96			v VU3P-2 FPGA implementation (380K luts
risc63		a.pa	Dominik Salvet		64 16			+				16 risc63		N 4G 4G	Y 3			16 register sets, inst & data cache, me ISA not tightly packed 16-bit ISA thesis i	s in Chech
riscos riscy black-pa			Daniel Petrisko		64 32			+			system v			Y 16E 16E		32		cache-coherent, RV64GC multicore	in chech
riscv croyde	https://github.c	,	Ben Marshall	risc-v	64 32							35 core_top			-	32			, simple yet SOC, see also his tim & vanilla
riscv_cva6	https://github.c		openhwgroup	risc-v	64 32				1.00	1.0	1 1,		Y yes	Y 4G 4G		32		https://github.cor single issue, in-order CPU which imple was ri-	
riscv_cva6	https://github.c	untested	openhwgroup	risc-v	64 32				1.00	1.0			Y yes	Y 4G 4G	Υ	32		https://github.cor 32 and 64-bit RISC-V cores CVxxx: AKA ariane	e, PULP/rocket & Ibex, directory name w
riscv_sifive	https://www.sif	asic			64 32						proprieta			N 4G 4G		32		https://www.sifivi ASIC IP house, 64-bit "freedom" core free Ar	
riscv_vhdl	https://opencor		Sergey Khabarov			kintex-7-3	James many files, missing typ 6		## 14.7 1.00	1.0	Y vhdl & ve			N 4G 4G		32		https://github.com System-On-Chip based on bare Rocke both ro	
rtf64	https://github.c		Robert Finch	RISC	64 8			_			-,	3 rtf64	Y yes	Υ 455 455	Y	32			support, glossary & references
s64x7 simple-v	https://gitnub.c		Samuel Falvo II Luke Leighton	forth RISC	64 8						verilog	4 s64x7	v	16E 16E	Y 5	32	2018 2022		ittle doc ne respect of Mitch Alsup
sparc64soc	https://opencor		Dmitry Rozhdestvensk			kintov-7-3	James errors 6	+	## 14.7 2.00	1.0	Y verilog	263 W1		Y	-	32	2009 2010	7,	in progress with no progress
	перэлу оренео																		
classic_HP_cal	https://github.c	stable	Brian Nemetz	accum	56 10	kintex-7-3	James Brakef 1750 6	3	233 ## 14.7 0.17	10.0 2.2	X vhdl	15 classichp_	Υ	N 30 4K	N 4	) 7	2012	processor & ROMs for HP-55, 45 & 35 include	es LED display driver & UART, for Papilio
ks10	http://www.tec	alpha	Rob Doyle	PDP10	36 36	spartan-6	Rob Doyle 4427 6	15	50 ## 14.7 1.00	2.0 5.6	X verilog	39 esm_ks10	Y yes	Y N	N		2011 2014	36-bit accum & 18-bit adrs ucf file	e, most tests pass
a tiny un	h		Ciaraa Maasa Fasabia	DICC	32 32		lames tiny II 35 A		## a18.0 0.67	1.0		1 TimeComm	V	N Y 1K 1K	N 1	3 128	2007 2011	https://www.electrons.Thesheelectrons.ing.Unc.Combridge.com	
a_tiny_up supersmall	http://www.qu		Simon Moore, Frankie Michael Ritchie	RISC RISC	32 32	arria-5	James tiny LL 35 A Michael Ritch 207 A	210		16.0 38.1	system v	1 TinyComp	Y asm	IN I IN IN	IN I	120	2007 2011	https://www.cl.ca from Thacker's version, Un Cambridge course  2-bit serial, Mostly MIPS-I compliant Copyri	
riscy serv	https://github.c				32 32		Olof Kindgrer 215 6	0.5	## 45.0 1.00		X verilog	52 serv top	V ves	N 4G 4G	V 4	5 32			://github.com/olofk/corescore
mb-lite plus	http://www.late		Huib Arriens				James Brakef 244 6	2	319 ## 14.7 1.00	1.0 1308				N 4G 4G	Y	32			nferred RAM
riscv_engine-v	https://github.c		Antti Lukats	risc-v			306 4			6.7	AL verilog			N 4G 4G		5 32	2018 2018		urce for xilinx, no implementation docs
riscv_GRVI-ph	http://fpga.org/	beta	Jan Gray	risc-v	32 32		Jan Gray 320 6	1	375 ## v16.4 1.00		X proprieta			N 4G 4G	Y 4	5 32	3 2015 2018	https://www.yout hand fitted & placed "Hoplit	lite" router, 1680 cores in XCVU9P
arm_rusian	https://github.c	om/0xD50	ruslan	arm	32 32	zu-3e	James LUT R/ 392 6		## v21.1 1.00	1.0	system v	erilo: ARM_Pipe	Y yes	Y 4G 4G	Υ	16		from "Digital design and computer ar incomp	iplete RTL, prob 4 student exercise
tarhi	https://github.c		Dagvadorj Galbadrakh		32 32		James everyt 396 6	1	123 ## 14.7 1.00			4 tarhi_cont		N 16M 16M					ulty with timing, try 7.0ns
riscv_minimax			Graeme Smecher		32 16	KU060	Graeme Smed 423 61 6	+	200 ## v22.2 1.00		X verilog	2 minimax		N 4G 4G	Y	32			32-bit insts microcoded, limited 16-bit IS/
cpugen			Giovanni Ferrante Charles Papon		32 16 32 32	kintex-7-3	James Brakef 474 6 Charles Papor 481 6	+	192 ## 14.7 0.67 346 0.52		IX vhdl X scala		Y asm	N N 4M 4M	Y	+-	2003 2009		16 bit example
riscv_vexriscv riscv_rudolv	https://github.c			risc-v	32 32		Jörg Mische 545 6	+	200 ## 1.00			smallest 4 pipeline		N 4G 4G		32		RISC-V processor for real-time system 34 cloc	y" is SOC variant
microblaze	https://www.xil			uBlaze		kintex-7-		1		1.0 603.7	X proprieta		Y yes			5 32		MicroBlaze MCS, smallest configuration 70 con	
microblaze	https://www.xil					virtex ultr		1		1.0 1248	X proprieta		Y yes					https://en.wikiped MicroBlaze MCS, smallest configuration 70 con-	
nios2		proprietar					Altera consis 584 A	$\perp$	420 ## q16.0 0.10		I proprieta			opt 4G 4G	Y	32	2004		I/e: min LUTs version, DMIPS adj, 1.68 Cc
mips-cpu	https://github.c	alpha	Jeremiah Mahler				James added 596 6	1	244 ## 14.7 1.00		X verilog	15 cpu	Y yes	N 4G 4G	Υ	32	5 2017 2017	Very early stage project, only implem no out	
softpc	https://github.c	om/alread	Michael S				Micha block F 613 4	1	180 q17.1 1.00	5.0 58.9	vhdl	13 nios2ee	Y yes			32	2019	nine variations in attempt to improve 16-bit	t ALU
amic-0	https://github.c		Alberto Moriconi				James vivado 622 357 6		250 ## v21.1 1.00		vhdl	8 processor						https://en.wikiped based on mic-1 by Andrew Tanenbau uCode,	
opc.opc7cpu	https://github.c		revaldinho				James Brakef 624 6	$\perp$	303 ## 14.7 1.00			2 opc7cpu				2 5 16		https://revaldinhc OPC7 32bit, based on OPC5LS, more i see had	
riscv_picorv32	https://github.c		Clifford Wolf				Cliffor small 761 442 6	$\perp$	769 ## v16.2 1.00			1 picorv32	,	N 4G 4G		32			ned for minimum LUTs
riscv_picorv32	https://github.c		Clifford Wolf				Cliffor small 761 442 6	1	454 ## v16.2 1.00		X verilog	1 picorv32	. 100	N 4G 4G	Υ	32	2016 2022		& Fmax for Kintex, Virtex & Ultrascale+
xthundercore	http://forum.ga		majordomo		32 16		James Brakef 793 6	1 2		1.0 243.7		49 xtc	,,,,,,	N Y 4G 4G	<del>   </del>	16			bug, no comments, mostly in simulation
riscv_neorv32 lxp32	https://github.c		Stephan Nolting Alex Kuznetsov	risc-v	32 32		Stephi rtl fpg: 848 4 James Brakef 850 6	2 4	111 ## q19.1 1.00 196 ## 14.7 1.00		AL Y vhdl			N N 4G 4G	Y 3	32		https://opencores very well documented, customiza many https://lxp32.githi register file in block RAM vendor	y perpherals, LUT counts for all variati
tiny64	https://opencor		Ulrich Riedel				James Brakef 850 6	3 I	189 ## 14.7 1.00			20 lxp32u_to 6 tinyx		N N 4G 4G					o-coded sub-ops
coen_316_cpu			G.K Yvann Monny				James does n 897 6		127 ## 14.7 1.00			8 cpu_dp		N 32 32				MIPS based, simulation DO files, I&D very sn	
J1a32		е-ре	James Bowman				James DFF ex 930 6		358 ## 14.7 1.00					N 64K 64K			2 2006 2017		ised for 18 deep data & return stacks
-								-	2 1.00		, ,b			2 24.0				, , ,	,

_uP_all_soft folder	opencores or	status	author	style /	data s:	FPGA	repor com	LUTs ALUT	Dff 5	st bi	k F	tool ver	MIPS /	clks/ KIPS	ven os	src #src		g chai	fltg -		max I		adr #	p g	e start la		note worthy	comments
mblite	https://opencor	beta	Tamar Kranenburg	uBlaze	32 32	kintex-7-	James Braket	941	6				1.00	1.0 240.9	IX	vhdl 18	core_wb	Yves	N	46	4G	Y 8	6 3	32	2009 20	17	not all instructions implemented	moved everything to work library
lxp32	https://opencor	beta	Alex Kuznetsov	RISC	32 32	zu-3e	James Brake		6			# v21.1		2.0 131.9	AIX	vhdl 20	lxp32u_t	o Y asm	N			Y 3	0 25	6	3 2016 20		ithi register file in block RAM	vendor neutral source code, no div inst
aeMB	https://opencor	beta	Shawn Tan	uBlaze	32 32	zu-3e	James vivado		434 6	3			1.00	1.0 250.8	ILX	verilog 7									2004 20		not 100% compatable	
riscv_dark	https://github.c	beta	Marcelo Samsoniuk	risc-v	32 32	kintex-7-	Marcelo Sam	1000	6		220 #	# v20.1	1.00	1.0 220.0		verilog 4	darkriscv	/ Y yes	N	4G	4G	Y 4		32	2018 20	21 https://openco	ores written in one night, low line count	builds for five fpga boards
zpuflex	https://github.c		Alastair M. Robinson	forth	32 8		Alasta appro		4							vhdl 4	zpu_core	e Y yes	N			Y 3	17	_	2014 20	15 https://github.	cor addditional instrucitons	
aeMB	https://opencor		Shawn Tan	uBlaze Nios II	32 32	kintex-7-			6 A			# 14.7		1.0 128.5	ILX	verilog 7	aeMB_c					Y	3	_	2004 20	09	not 100% compatable	
nios2 f32c	https://github.c	proprietar	Marko zec, vordah, Dar				Altera consis zec & vordah							1.0 255.9	X	proprietary vhdl 50		Y yes	opt			Y 3			5 2014 20	10 http://www.pv	fltg-pt, caches & MMU options dab MIPS or RISC-V ISA, Arduino suppor	Nios II/f: fastest version, DMIPS adj, 2.15 Core
sweet32	https://onencor		Valentin Angelovski	MIPS	32 16	kintex-7-3			6			# 14.7		1.0 176.3		vhdl 2	Sweet32	Y yes	N	N 4G		Y 2		-	2014 20		targets MACHXO2, no RAM	t Inteps.//www.youtube.com/watch:v=33WzWi
riscv_fwrisc	https://github.c		Matthew Balance	risc-v	32 32	igloo2	Matthew Bal		4		20 #			6.7 2.8		system v 8	fwrisc fo	oe Y ves	N	4G				32	2018 20		ores featherweight entry 2018 RISC-V co	on 0.15 DMIPS/MHz
zpu	https://github.c		Oyvind Harboe	forth	32 8		James Braket		6	3	283 #	# 14.7	1.00	4.0 65.9	Х	vhdl 23	zpu_core	e Y yes	N	4G	4G	Y 3	17		2008 20			e ZPU the worlds smallest 32 bit CPU with GCC
an-noc-mpsoc	https://opencor		Alireza Monemi		32 32		James vivado			3				1.0 308.9		verilog 90						Υ		4	2014 20	19	choice of Im32, aeMB, mor1kx or o	
riscv_orca	https://github.c	beta	VectorBlox	risc-v MIPS	32 32	stratix-5	vectorblox	1082 1100	A 6			# 14.7		1.0 221.0 1.0 216.5		vhdl 13	orca a mips	Y yes	N	4G	4G 4G	Υ	3		2016 2007 20		*, /, fltg-pt all optional	RV32IM no LUT RAM, source code in PDF
mips_linder an-noc-mpsoc	https://www.sc		Michael Linder Alireza Monemi	uBlaze			James Braket James Braket			3				1.0 216.5		vhdl 39 verilog 90		Y yes Y yes	N	4G		Υ	3	52	2007 20		masters thesis choice of Im32, aeMB, mor1kx or o	
sweet32	https://opencor	alpha	Valentin Angelovski	MIPS	32 16	kintex-7-			6	1		# 14.7		1.0 98.8	X B		Sweet32					Y 2	6 1	16	2014 20		targets MACHXO2, no RAM	11 Juli System has network of cores
risc0	https://sourcefo	beta	Niklaus Wirth	RISC	32 32		James Brake		6	4	6 110 #	# 14.7		1.0 61.9	Х	verilog 8		Y yes	N					Ť	2011 20	18 https://people	inf minimalist Wirth, education tool	Lola: https://people.inf.ethz.ch/wirth/Lola/ind
openfire2	https://opencor		Antonio Anton	uBlaze	32 32	kintex-7-	James Brake		6	3				1.0 87.4		verilog 27		_ Y yes	N	N 4G	4G	Υ	3		2007 20		"FPGA Proven"	derived from Stephen Craven's OpenFire
core_arm	https://opencor		Konrad Eisele	ARM			James Brake		6			# 14.7		1.0 201.8		vhdl 151	l arm_pro				/256M		1	16	2004 20			d missing files found in sourceforge dir, very litt
eight32	https://github.c		Alastair M. Robinson Johan Thelin etal	accum RISC	32 8		Alasta appro	1300	6		133	# 14.7		1.0 102.3 1.0 104.2		vhdl 17 vhdl 17	eightthir	ty Y yes	N	500N Y 128H	/500M	Y 2	18 3	8	2019 20		mb 5-bit op-code & 3-bit reg #	full tool set, see github page for ISA descriptio
jam riscv niosv	https://gitnub.c	stable			32 32		James Braket intel fastes		A					1.0 104.2		proprietary	cpu				4G	v	3		5 2002 20 5 20		free license, small inst & data me	em RV32IA spec, M20K for reg file, interrupts
jam	https://github.c		Johan Thelin etal	RISC-V	32 32	kintex-7-3			6		159 #			1.0 222.3			cpu sys	Y yes	N		128K	-	3		5 2002 20		serial multiply & divide	took out clock divider
riscv_vexriscv	https://github.c	scala	Charles Papon			atrix-7-3	Charles Papo	1399	6		295		1.00	1.0 210.9	ΧΥ	scala			N		4G	Υ	3	32	20	23 https://riscv.or	g/2 preformance #s for 8 configuration	s c "Briey" is SOC variant
hive	https://opencor	stable	Eric Wallin	stack	32 16	arria-2	James Braket	1420	А	8 2		# q13.1	1.00	1.0 199.4	ILX		hive_cor	e Y	N			N 4			8 2013 20	15	4 symetrical stacks, eight threads vi	ia pipeline barrel
darkriscv	https://github.c		Marcelo Samsoniuk	risc-v	32 32		James Brake		6	$\Box$		# 14.7		1.0 117.2		verilog 2	darksocv	Y yes	N			Υ	3		2 2018 20		ucks written in one night, low line count	readme is descriptive, uses cache
mips789	https://opencor	stable			32 32		James Braket		6	$\vdash$		# 14.7		1.0 119.1	IX		mips_co					Υ	3		5 2007 20		supports most MIPSI instructions	
bst-cpu	https://github.c		Yichun Ma Jeff Bush		32 32 32 32	arria-2	James Brake		A 6					1.0 40.2 1.0 111.6		verilog 26			N N		4G 4G	Y 2	1 3		2016 20 2008 20	10 https://gith/-b	learning, single cycle uP	MIT course work
risc-processor hf-risc	https://gitilub.c		Sergio Johann Filho	MIPS	32 32	kintex-7-			6			# 14.7		1.0 79.2	X	verilog 22	spartan3					Y 2			2008 20		cor two designs with same name cor MIPS I subset, no multiplier	IVIII COUISE WOIK
riscv lattice	https://www.lat		Lattice Semi	risc-v	32 32	machXO3			4		4 60 #			1.0 79.2	ĹY	ui 3	Spartalla	Y yes				Y	3		5 2010			red & generated using Lattice Propel
riscv niosv	https://www.in						intel fastes		A					1.0 375.2	i i	proprietary		Y yes				Y	3		5 20			em RV32IA spec, M20K for reg file, interrupts
ion	https://opencor	mature	Jose Ruiz		32 32		James Brake		6		163 #	# 14.7	1.00	1.0 106.0		vhdl 12	mips_so	c Y yes	N	4G	4G	Υ	3	32	2011 20	18 https://github.	cor new version: moving to MIPS32r1	
riscv_taiga	https://gitlab.co		Eric Matthews	risc-v	32 32	zynq		1551			1 123			1.0 79.3		system v 46		Y yes				Υ	3		2017 20			r f 33% smaller & 39% faster than LEON3
openscale	http://www.lirn		Lyonel Barthe	uBlaze	32 32		Lyonel Barth		4		91	i12.1		1.0 58.2	X Y		sb_core					Y 8			5 2010 20		AD NoC secretblaze	data is for single secretblaze
secretblaze	http://www.lirn		Lyonel Barthe	uBlaze			Lyonel Barth		4		91			1.0 58.2		vhdl 26	sb_core					Y 8		32	5 2010 20		ADAC	DIVIDUAL ANDRES CITY
riscv_niosv J1b 16	https://www.in		Intel Iames Bowman				intel fastes		A 6					1.0 229.1 1.0 223.4		proprietary verilog 3	:4	Y yes Y forth			4G 64K	Y 2	3	32	5 20 2 2006 20		uCode inst. dual port block RAM	PFF used for 16 deep data & return stacks
cpugen	https://opencor		Giovanni Ferrante	RISC	32 16		James Brake			8				1.0 223.4			cpuc	Y asm		N D4K	04K		10	+	2008 20		x86 .exe generates VHDL RISC uP	using 32 bit example
sayuri_cpu	http://www.mo		Toyoaki Sagawa				James Brake		6					1.0 129.9	X	vhdl 13	cpu01	1 03111	1.4	Y 4G	4G		3	32	2000 20		dead weblink	high number of DFF
riscv_fwrisc	https://github.c		Matthew Balance	risc-v	32 32		Matthew Bal		4		#		1.00			system v 8		og Y yes	N	4G	4G	Y 4	15 3	32	2018 20		ores featherweight entry 2018 RISC-V co	
p-vex	https://github.c	om/tvana	Thijs van As	VLIW	32 ##		James bypas		6					1.0 140.1		vhdl 26	system	Y yes	N			7			4 2005 20		w.c 1, 2 or 4 issue VLIW, uses HP VEX to	oo probable degeneracy, LUT RAM for program n
zipcpu	https://github.c		Dan Gisselquist	RISC	32 32		James Brake		6			# 14.7		1.0 128.9	Х	verilog 7	zipcpu	Y	N		4G	Y 3	15 1	16	5 2015 20		s.o ISA has chnaged, multiple instruction	on http://zipcpu.com/zipcpu/2018/01/01/zipcpu
forth_kf532 riscv_steel			Tarasov Ilia Rafael Calcada	forth risc-v	32 6		James no *.c		6	4				1.0 100.3 1.0 117.4			kf532	N N	N		16K 4G	v	3		2013 20 3 20	13	no trace of source code on web cor github version has vivado proj	under grad thesis
riscv_steel			Rafael Calcada	risc-v	32 32	atrix-7-3			6			# v19.2		1.0 117.4	+	verilog 21 verilog 21						Y	3		3 20		cor github version has vivado proj	under grad thesis under grad thesis
sweet32	https://opencor		Valentin Angelovski				James Brake							1.0 103.1	ХΥ	vhdl 28						Y 2			2014 20		targets MACHXO2, DDR RAM	clock divider to Sweet32 v1 core
cast_ba22	http://www.cas	oroprietar	CAST Inc	RISC		spartan-6		1800	6		2 72		1.00	1.0 40.0		proprietary		Y yes		4G	4G		3	32		http://www.ca	st-i Cast has uP related IP	several versions, FPGA kits
ensilica	http://www.ens	. оросо.			32 16	stratix-4		1800	A		200			1.0 166.7	IX	verilog		0 Y yes					14 10 1	16	5 2001 20		verilog source included with license	
arm9-soft-cpu	https://github.c		Li Xinbing	ARM9 ARM M1	32 32	zu-3e	James vivado	1807	736 6		357 #	# v21.1		1.0 197.6		verilog 4	risclite_r		Υ			Y	1	_	3 2007	20	ARMv4-compatible CPU core	no mult, interrupts or reg banks
ARM_Cortex_N	http://www.arn		Frederic Requin	68000			ARM 65nm Fredei speed		6		200 4 180			1.0 105.3 6.0 15.8		proprietary verilog 1	i68	Y yes	N		4G 4G	•	1 1		2007	https://en.wiki	pec ARM Cortex M0, M1 & M3 avail for for use with Minimig	micro-coded on stack machine
altor32_lite	https://code.go			OpenRISC	32 32	kintex-7-3			6		236 #	# 14.7		2.0 61.3	ПX		altor32	Y yes Y yes	N			Y	+ + + *		2012 20		c.ic simplified OpenRISC 1000, no pipeli	
risc5	http://www.pro		Niklaus Wirth	RISC	32 32		James Braket		392 6		213 #			1.0 109.9		verilog 7		Y yes	Υ		4G		1	16	2012 20		tro minimalist Wirth, part of Project Ob	
mipsr2000	https://opencor		Lazaridis Dimitris		32 32		James Brake		6	4		# 14.7		1.0 36.2			Dm	Y yes		4G	4G	Υ	3	32	5 2012 20		supports almost all instructions of r	mi course project
sc20	http://www.for		Brad Eckert	forth	32 8		Brad Eckert	1977	6		150			1.0 75.9		proprietary								Т	20		PDF file, Forth Inc.	
risc5	http://www.pro		Niklaus Wirth	RISC	32 32	zu-2e	James Braket	2001	392 6		177 #			1.0 88.3	ILX		RISC5	Y yes			4G	,	1		2013 20		tro minimalist Wirth, part of Project Ob	
mips_fault_tole riscv_picorv32	https://opencor https://github.c		Lazaridis Dimitris Clifford Wolf	MIPS risc-v	32 32 32 32		James Braket Cliffor large		1085 6	4	6 45 #			1.0 22.5 3.0 127.0	X		main picopy32	Y yes			4G 4G	Y	3		5 2013 20 2016 20		arithmetic includes fault detection cor mimimal features, soc options	no external memory port?  designed for minimum LUTs
arm9-soft-cpu			Li Xinbing	ARM9	32 32	хскизр-з zu-3e	James vivado		778 6			# V16.2 # V21.1		1.0 113.5	1 ^ I Y		picorv32 risclite_r	n Y ves	Y			Y	1 1 3		2016 20		ARMy4-compatible CPU core	no interrupts or reg banks
m1_core	https://onencor	, , , , , , , , , , , , , , , , , , , ,	Fabrizo Fazzino, Albert	MIPS?	32 32	arria-2	James Braket		778 0			# 013.1		1.0 90.6	IX		m1_core				4G	Y	3	32	2007 20		GCC target?	
oberon_sdram	http://projectol		Nicolae Dumitrache		32 32		James Braket		6					1.0 49.5		verilog 16		Y yes			4G		1		2013 20			pel modified to use DRAM, serial mult
yarvi	https://github.c	beta	Tommy Thorn	risc-v	32 32		James Brake		6		7 122 #	# 14.7	1.00	2.0 28.3	Х		yarvi_so	c Y yes	N	N 4G	4G		3		3 20		no multiply or divide	simple implementation of RISC-V
latticemico32	http://www.latt		Yann Siommeau, Mich	LM32		arria_2	James Brake	2166		4 3	0 149 #		0.80	1.0 55.0	LX	verilog 24	lm32_cp	u Y yes	N	Y 4G	4G	Υ	3		6 2006 20		per optional data & inst caches	Diamond3.10; see lm32 & misoc folders
riscompatible	https://opencor		Andre Soares	RISC	32 32	kintex-7-		2167	6		1 145 #		1.00	3.0 22.3	Х	vhdl 12	riscompa	at Y yes	N			Υ	1		2014		based on RISCO processor by Junqu	
ensilica	http://www.ens		ensilica.com	eSi-3200	32 16	stratix-4		2200	A		200			1.0 181.8	IX	verilog	eSi-3250					Y 10		-	5 2001 20			room for 90 user inst, also as ASIC
yacc storm_core	https://opencor		Tak Sugawara Stephan Nolting	MIPS ARM7	32 32		James map e		6	6	170 4	# 14.7 # 14.7		1.0 77.4			yacc2 core	Y yes			4G 4G	Y	3	-	5 2005 20 8 2011 20		derived from, but independent of p Storm Core (ARM7 compatible)	I & D caches not compiled
eco32	https://opencor	stable		RISC	32 32	kintex-7-	James Brake		6		1 160 #			1.5 45.5			cpu	Y yes Y yes				Y 6	1 3		2003 20		m.d MIPS like, slow mul & div	i a b caciles not compiled
arm_rusian	https://github.c	om/0xD50		arm	32 32	zu-3e	James LUT R		4815 6			# v21.1		1.0 84.7		system v 6						Y	1	_	2003 20		from "Digital design and computer	ar single cycle,
latticemico32	http://www.latt		Yann Siommeau, Mich	LM32	32 32	ECP3	Lattice Semio			4 3		1		1.0 38.8		verilog 24						Y	3		6 2006 20		per optional data & inst caches	Diamond3.10; see lm32 & misoc folders
riscv_vanilla	https://github.c	verified	Ben Marshall	risc-v	32 32	zu-5e	James IO lim	2422	6		#	# v21.1	1.00	2.0		verilog 26	frv_cpu_	a Y yes	N	4G	4G	Υ	3	32	5 20	19	"toy" 5 stage RISC-V CPU, implemen	
riscv_vanilla	https://github.c	verified	Ben Marshall	risc-v	32 32	artix-7	Ben Marshal		6		150			2.0 31.0		verilog 26	frv_cpu_	a Y yes				Υ	3	32	5 20	19	"toy" 5 stage RISC-V CPU, implement	nting the rv32imc
altium/TSK300	http://techdocs	. оросо.		RISC	32 32	spartan-3		2426	4		4 50			1.0 20.6	AILX	proprietary		Y yes				Υ		Ţ	2004 20		tp:, frozen, asm, C, C++, schem, VHDL &	
risc5	http://www.pro	beta	Niklaus Wirth	RISC	32 32	kintex-7-		2441	6		1 92 #			1.0 37.8	ILX			Y yes			4G		1		2013 20		tro minimalist Wirth, part of Project Ob	
plasma	https://opencor		Steve Rhoads	MIPS	32 32		James Braket		6		3 97 #			1.0 39.5			plasma	Y yes				Υ	3	-	2001 20		pu. wide outside use, opencores page l	
riscv_potato ucore	https://github.c	beta	Kristian Skordal Whitewill	risc-v MIPS	32 32 32 32		James Brake		6		116 #			1.0 47.1 1.0 93.5	X B		pp_core		N I			Y 3	3 3		2014 20 6 2005 20		risc-V interger only, no mult MMU & caches	"rocket-core" version at risc.org
ucore altor32	https://opencor				_		James Brake		6					1.0 93.5		verilog 25		Y yes				Y	+ + 3	2			MMU & caches sc.id simplified OpenRISC 1000	xilinx S3 primitives
zpuino	http://alvie.com		Alvaro Lopes	forth	32 8		James Brake		6			# 14.7		4.0 12.3		verilog 16	napilio -	Y yes				Y 3	17	+	2012 20 2008 20		SoC version of modified ZPU	pipelined, removed ucf file
temlib	http://temlib.or		, avail o copes				James Brake		6					1.0 43.1			mcu sim	nple	Y		4G	Y	6	54	2013 20		copywrite: experimental use	has caches
- '				-								-														-		•

Martine   Section   Sect	o_all_soft opencore		status	author	style / clone	data s: nst sz		com LUTs ents ALUT	Dtt 77	blk F ram max	tool MIF	S clks/ KIPS t inst /LUT	ven of	src #src	top file	chai fltg -D	max max by		adr #	pip e	start last	note worthy	comments
Property	www.exca	excamera.	stable	James Bowman	forth	32 16	kintex-7-3 James	DFF ex 261	2 6	302	## 14.7 1.0	0 1.0 115.	5 X	verilog 3	i1 Y	forth N	64K 64K	20		2	2006 2017	uCode inst. dual port block RAM	DFF used for 32 deep data & return stacks
March   Control   Contro	clarvi https://git/								6 A	178								Y	3				
	ielite https://git	/github.co	stable	Anthony Green	RISC	32 32		Brakef 269						vhdl 11				Y	1	.6	2009 2017	https://github.com/atgreen/moxie-cores	
Part		/github.co																Y	3		-		considered best openrisc design
Column   C		Marile III	0.40-0.0			0- 0-									MAIS_soc. Y	yes N N							license req'd for commercial use
March   Marc		/github.ci												verilog 1	picorv32 Y	yes N		Y 20				https://www.cnx-imimimal features, soc options	https://github.com/sipeed/TangNano-9K-exa
March   Marc																					2020	https://grantwilk.custom.uarch.for.the.ARMv4.ISA.u	
State   Control   Contro		/github.co																Y 84			1999 2023		
March   Marc																			1				
March   Section   Control Se																			3				
Properties   Pro																		Y	6				ds, xls with utilization for all targets
Second control of the property of the proper											## 14.7 1.0	00 1.0 40.	1 X	vhdl 12	minimips Y	yes N N	4G 4G	06	3				acri 25 15 Whatstones
Part		/aaltodoc																y 31	4	4			
Process   Proc		/aaltodoc.i																		4			
SECTION SECTIO		/opencor	beta	Jon Pry	MIPS	32 32												Y	3	12	2015 2015		
Proceedings		/github.co																	3	12			
The color of the		/opencor																Υ	,				cor for PhD thesis
										10 168	## v21.1 0.7	75 1.0 40.	7 ILX	verilog 25	a23_core Y	yes N		Y 80					
No.   Control		70.0.0	0.40-0.0			0- 0-												,				7,8	and BBLL up. TBLL now discorded
March   Marc										3 189	## 14.7 1.0	00 1.0 50.	R IX	verilog 39	mor1ky Y	ves N M		v					
Page										5 147	## 14.7 1.0	00 1.5 29.:	1 ILX Y	verilog 24	eco32 Y	yes N	512M256M	Y 61	_	-		homepages.thm.d MIPS like, slow mul & div	cappacento /ico
Proc. Name   Pro									8 4				1 1										RIS RTL: \$25 from C.H. Ting
Fig.		/github.co				32 32							4		Υ			Y 45	3	32	2018	https://www.hind Lightweight Cryptographic Instruc	tior risc-v version on Leon3 tools
Section   Processing   Proces	12 https://gith	/github.co					kintex-7-3 James E	Brakef 347			## 14.7 1.0	00 1.0 43.	7 X	verilog 1	FISA32 Y	N Y			3	32		https://github.com/robfinch/Cores	
Fig.   Process						0- 0-									storm_top Y	yes N		Y	3	2 8		0.0	cache & no peripherals
															top Y	yes N		Y		-			project seems to have stalled
Math																		Y	1	.b		0	
Page 2																yes		+	-	12			compiled sync version
Page																ves		,	3	12 5			"classic MIPS"
Employee    Interference   Interfe													3 IX	verilog 20	processor Y			Y	3	-			complete software tool chain
State   Content   State   Content   State									0 6 5									Y	6			copywrite: experimental use	options for fltg-pt, pipeline, mul & div configu
Employ   Design   D										1 200	## 14.7 1.0	00 4.0 13.2	2 X	verilog 25	KLC32 Y			Y				https://github.cor single ported block RAM register	file :( heavy use of includes
Section   Sect		/github.co																	3	2 6			
## PART OF THE PAR		/github.co													arm9_com Y	yes Y		Y			2020		Dhrystone value: 1.2 DMIPS/MHz
		/opencor																Y					project seems to have stalled
## AMM Certex, Amplication (Amm) Certex (Amm		/opencor												verilog 19	aoR3000 Y		4G 4G	Y	3	52 5			
AMA   Column   AMA   Column   AMA	https://gitr	/github.ci			6502				4 6	69			^ ^	vndi 13		N N			_	_			
Performance	Cortey Ahttps://de	/develop			ARM AQ	_			ο Δ	1050			^	oridi 13	geckoosk 1	voc V	46 46 1	v 80	1	6 10			dual issue, includes fltg-pt & MMU & caches
Second		/													mc68kods	yes i	40 40	1 80	- + -	.0 10		inteps/// childran does pro rated to drea	
Institution   Control		/github.co														ves Y N	64K 64K	y 64	3	12			
Post		/opencor																γ	3	12			
	.00mp https://git/	/github.co	stable	Stefan Wallentowitz	OpenRISC	32 32			0 6 4								4G 4G	Y	3	12		https://openrisc.id multiprocessor variant, single cor	e
Part	machine https://gitl	/github.co	stable	Andrew Read	forth	32 8	kintex-7-3 James E	Brakef 503	3 6 8	33 123	## 14.7 1.0	00 1.0 24.	5 X				16M 16M	512	51	2			https://www.youtube.com/watch?v=PRItE8c
Part		/opencor	stable	Conor Santifort	ARM7	32 32	zu-3e James	area o 506	6 2382 6	20 175	## v21.1 1.0	05 1.0 36.4	4 ILX	verilog 25	a25_core Y	yes N		Y 80	1	.6 5	2010 2017	https://en.wikipecno MMU	
Bord 2000   https://opercod.   bitsp://opercod.	.00 https://git	/github.co	stable	Damjan Lampret	OpenRISC	32 32	kintex-7-3 James E	Brakef 523			## 14.7 1.0	00 1.0 22.	5 X	verilog 78	or1200_td Y	yes Y M	4G 4G '	Y	3	12	2010 2015	https://openrisc.iq best older openrisc implementati	on no LUT RAM for reg file
1856   1856		/opencor												verilog 19	aoR3000 Y	yes N	4G 4G '	Y	3	,_			
Table888   https://github.c.   alpha   Robert Find   RISC   32   15   kintex-7-3 James Brakef   5756   6   9   6   137   #f   147   200   10   2.3   X   Vytering   32   45   Kintex-7-3 James Brakef   5756   6   9   6   137   #f   147   200   10   2.3   X   Vytering   52   52   Kintex-7-3 James Brakef   5756   6   9   6   137   #f   147   200   10   2.3   X   Vytering   52   52   Kintex-7-3 James Brakef   5756   6   9   6   137   #f   148   2.0   10   2.3   X   Vytering   52   52   Kintex-7-3 James Brakef   5756   6   9   6   137   #f   148   2.0   10   10   148   X   Vytering   52   52   Kintex-7-3 James Brakef   5756   6   9   6   137   #f   148   2.0   10   148   X   Vytering   52   52   Kintex-7-3 James Brakef   5756   6   9   6   137   #f   148   2.0   10   148   X   Vytering   52   52   52   Kintex-7-3 James Brakef   5756   6   9   6   137   #f   148   2.0   10   148   X   Vytering   52   52   52   Kintex-7-3 James Brakef   5756   6   9   6   137   X   Vytering   52   X   Vytering   52		/opencor																Y	3	2 5			
Expos   Proprior   Inter-Friendly   In		/opencor																	3	2			numbers from published paper
Import   Intest/Jopencor   I		/gitnub.ci																Y 130	-	8 -			
International Control   Inte		/gitiiub.ci							-	12 100						yes I		v 90		,,			nttps://www.gaisier.com/index.prip/product
Section   Conting   Cont		/aithub.c												verilog 23	knu V	yes N V		1 80					written used as testhench for the KPIII core
Proprior   Interstrict   Int		70																y 80	_	_			2048 LUTs used as single port RAM
Encolor   Intros://Jepthub.cs   Intros://J		/github.co				0- 0-			-				_			YN		y   33	_	_			no doc, xilinx constraint file
https://goencor   ahpha   Revanth Kamaraj   ARM7   32   32   kintex-7-2   James Brakef   7558   6   1   9   135   ##   14.7   1.00   1.0   17.9   X   verilog   37   2a, poper   verilog   32   2a, poper   verilog   37   2a, poper   veri		/github.co													leon Y	yes Y		y	_	-			
Part		/opencor	alpha	Revanth Kamaraj		32 32		Brakef 755									4G 4G '	Y			2017 2022	https://github.cor ARMv4T & Thumbv1	
Part		7 0 0 0 1 1 0 0 1									## 14.7 1.0	00 1.0 11.0	XY		toplevel	N N	4G 4G I	V 20					
fiscy   microsen   https://pownc.ps   stable   Microsemi   micro		/github.co					cyclone-5 Wesle	argest 854		125	q15.0 1.0	00 0.5 29.3	3 I	vhdl	L			$\perp$					
Propeller_pRsch_https://www.pus_table  Chip Gracey   RISC   32   32   kintex-7-3 James Brakef   9498   6   20   160   ##   14.7   1.00   0.1   13.48   X   verilog   9   top   Y   yes   V   4.6   46   Y   20.0   24   3   20.09   2019   https://purpsch.per/   21.97 WARM(pis at 15.2   22.97 WARM(pis at 15.2   23.97		/github.co							4 5278 4 2									Y	_	_		7	inclueds all peripherals
### 147   1.00   1.0   1									4 4 2	10 122							4G 4G	Y	3	52			
2ap   https://goencor   alpha   Revanth Kamaraj   ARM7   32   22   aria-2   alames high   10284   A   2   38   111   ##   Q18.0   1.0   1.0   1.0   1.0   1.0   1.0   37   2ap top   Y yes   N   N   40   46   V   1.6   2017   2022   doli0100e armut- ARM4T & Thumbut   has cade & mmu   misstinga   https://github.c   stable   Takahiro Ito   RISC   32   32   aria-2   James alter   10801   A   4   125   98   ##   q18.0   1.0																	46 46	y 200	-	14 2		http://cpu-ps32k.net/	21.97 VAX Mips at 50MHz (Cyclone IV)
Intersection   Inte		/opencor							4 A	38 111	## q18.0 1.0	0 1.0 10 1	3 X	verilog 37	zap ton V	ves N N	4G 4G	Y 200				ddi0100e armv1-ARMv4T & Thumbv1	
Initips://opencor   Init		/www.mi								47 118	## 14.7 1.0	00 1.0 11.0	X Y	verilog 193	mfp_syste Y	yes N		γ	_	_			DRAM interface, I&D caches. 8789 FF
## 11216   6   4   6   123 ## v1.41   0.67   2.0   3.7   X   verilog   10   rtf65002d   Y   N   46   46   Y   1.6   2013 2013   https://github.com/spinal (harles Papon? in Scv   32   32   atrix   Agner Fog   13248   4990   6   64   ## v2.01   1.00   1.0   4.8   X   system   18   to   1.00	1032 https://gith	/github.co			RISC	32 32	arria_2 James	altera 1080	1 A 4	125 98	## q18.0 1.0	00 1.0 9.:	1	system v 50	mist32e10 Y		4G 4G	Y	6	54	2014		
forwardcom <a href="https://github.cg">https://github.cg</a> disc   32   32   atrix-7   Agner Fog   13448   499   6   64   ## v20.1   1.00   1.0   4.8   X   system   18   top   Y   asm   Y   64K   32K   Y   64   2016   2023   https://www.forw.k96 like, complete ISA, Mayer Colve & Sea and modes, vector inscriptions of the first o							kintex-7-3 James E	Brakef 1121						verilog 10	rtf65002d Y		4G 4G '	•					
milkymist <a href="https://github.c">https://github.c</a> stable Sebastien Bourdeaudu LM32 32 32 spartan-6 James   failed   13531 6 31 78 50   ## 14.7   0.80 1.0 3.0 X Y   verilog   169   system   Y   yes   N   Y   4G   4G   Y   32 6   2007   2014   uses LM32, uses Spartan-6 IO failed in mapper risor_mol_corf https://github.c   stable   Sefano Tonello   risor_v   32 32   sintex-7-3 James Brakef   13997   6 4 62 130   ## 14.7   1.00 1.0   9.3 X   verilog   57 mol_corf https://github.c   stable   stable		/github.co										00 1.0 4.1	8 X	system v 18	top Y			Y	6	64	2016 2023		
fiscv_r/01_cord https://github.co. stable   Stefano Tonello   riscv-  32 32 kintex-7-3 James Brakef   13997   6 4 62 130 ## 14.7   1.00 1.0   9.3 X   vhdi   65 r/01_selft   vlyes   N   46   46   Y   32   2015 2027   all files in one directory   two self test tops   riscv_humming https://github.co. stable   riscv_humming https://github.com/com/betal Jose Rissetto   vs.86   32 8 kintex-7-3 James Brakef   1419   6 32 62 ## 14.7   1.00 1.0   4.4 X   vlerilog   22 1/2 1/2 22   vs.86   vlyes   N   46   46   Y   32   2015   2022 https://github.com/com/but.com		/github.co																Y	3	12	2022		
riscv_humming https://github.c stable													XY	verilog 169	system Y	yes N Y	4G 4G	Y	3				
v586 https://opencor beta Jose Rissetto x86 32 8 kintex-7-3James Brakef 22282 6 12 16 102 ## 14.7 1.00 2.0 2.3 X   verilog 22 v586 Y   ves   N   1M   1M   Y   2014   2014   2014   2014   2016   https://eithub.com/MU & caches, branch cache   www.youtube.com/c				occidito ronello								0 1.0 9.3	1 2 2	viiui 65	NOT SELL A	yes N	46 46	<u>'</u>					
AND SECOND SECON		/onencor	0.40-0.0	lose Rissetto		0- 0-						0 2.0 2		verilog 141	v586 V	yes N	1M 1M	<del>,    </del>	- 13	14			
riscv_rsid https://github.com/rsd-du/Susumu Mashimo risc-v 32 32 zynq Susumu Masil 28166 6 90 1.00 1.0 3.2 system verilog Y yes N 4G 4G Y 32 2020 RISC-V out-of-order superscalar procedance be synthesized from the control of the con		/github.co					zvna Susumi						_		p V	ves N	4G 4G	·	3	12	2014 2016	RISC-V out-of-order superscalar p	
inscr. value in https://github.dy.uruebted/ uptrested Western Digital riscv 32 32 2 Z0102 V Westel high I do 1.0 1.0 System verning Y yes 4.6 4.6 Y 32 2019 2020 https://blog.west.9 stage pipe, dual sizue riscv Soc for fage, risc															og Y	yes	4G 4G		7				risc-v SoC for fpga, riscv_swerv_eh1_fpga no
ztapchip https://github.cl stable   Vuony Nguyen   MIPS   32   32   cyclone5   James Brakef   31331   A   43   578   100   ##   q18.0   1.00   1.0   3.2   I   Y vhdl   53   ztachip     2015   2015   multi-core with MIPS master   files no longer availal									1 A 43	578 100	## q18.0 1.0	00 1.0 3.3						$\top$					files no longer available, was under developn
													1 X	verilog 37	top_sys Y	yes Y	4G 4G	Y			2016 2016		
mist1032 https://github.c errors Takahiro Ito RISC 32 32 Cyclone-1 James altera 33251 4 4 138 32 ## q18.0 1.00 1.0 1.0 1.0 verilog 100 mist1032is 4 6 4 6 Y 6 4 2015 mist32 uP: inorder version high pin count	1032 https://git/	/github.co	errors	Takahiro Ito	RISC	32 32			1 4 4	138 32	## q18.0 1.0	00 1.0 1.0		verilog 100	mist1032isa		4G 4G '	Y	6	4	2015	mist32 uP: inorder version	high pin count

_uP_all_soft	opencores or	status	author	style /	ıta s:		repor com	LUTs ALUT	Dff 5	blk	F a t		clks/ KIPS	ven 8	src #src		tool fltg 5	max ma:	byte	ig adr	# P		st secondary we	note worthy	comments
folder	prmary link			CIOIIC	-3 ಕ					4 47	max o	ver /inst	/				_ pt _			# mod	reg	, ,	vis link		[ ]
ao486 lemberg	https://opencor		Aleksander Osman Wolfgang Puffitsch	x86 VLIW	32 8		James Brakef James Brakef		-	4 4/	46 ## q		1.0 1.3		system v 85 vhdl 57		yes Y	4G 4G		_	22	2014 20 4 2011	https://www.st	uff complete 486, SoC configuration	Henry Wong thesis at U.Toronto, also youtube LPM mem & floating point
flexgrip	http://www.ecs		Kevin Andrvc	GPGPU						# 119	100 ##		0.1 11.0	x		gpgpu_ml50		40 210			32	2013 20	16 http://www.ecs	u eight GPU processors	requested & received source files
nyuzi_gpu	https://github.c		Jeff Bush	GPGPU				74000	6				1.0 11.7	tit		nyuzi Y	yes Y	4G 4G	Υ	80	64	2015 20	22 https://github.c	or 32 scalar & 32 vector reg	
thor	https://opencor	r mature	Robert Finch	RISC	32 32		Robert Finch			306					verilog	thor Y	asm Y	4G 4G			64	2015 20	23 https://github.o	or Thor 2015, 2021-3 docs	variable length instructions
riscv_pito	https://github.c		Hossein Askari		32 32		Hosse include			####				Х		rv32_core Y	yes N	4G 4G	Υ			8 2020 20	22 https://barvinn	re RISC-V Barrel Processor for Deep N	
fgpu	https://github.c	stable	Muhammed al Kadi	SIMT	32 32	2 zynq7045 N	Muhammed a	128K	6 #	# 167	## v	17.2		Х	vhdl 34	fgpu Y	yes Y	4G 4G	Y	_	32	2016 20	17 https://dl.acm.o	rg eigth cores, reviews comparable p	oj vivado fltg-pt IP, benchmarks, wikipedia: GPG
rois	https://opencor	r alpha	James Brakefield	RISC	24 24	4 kintex-7-3 J	James Brakef	382	6	1	120 ##	14.7 0.83	1.0 261.7	Х	vhdl 2	rois24_24up	N	16M 16N	1 Y	55	64	1 2016 20	17	single pipe stage, pre simulation st	ag 8, 16 & 24-bit load/store
rois	https://opencor		James Brakefield		24 24		James Brakef	384	6	1	170 ##		1.0 368.8	Х		rois24_24mi		16M 16N		30		1 2016 20	17	single pipe stage, passes simulation	24-bit word operations only
орс.орс8сри	https://github.c		revaldinho		24 24	4 kintex-7-3 J	James no tes	516 627	6		323 ## ×		2.0 250.1 1.0 507.1	X			asm N N	16M 16N 16M 16N		32 4 30		2017 20	21 https://revaldin	hc OPC8 24bit, based on OPC5LS, mor	
rois ep24	nttps://opencol		James Brakefield C.H. Ting		24 24		James no blk James substit		6				1.0 507.1			rois24_24mi ep24 Y	asm N N			27	64	2002 20	02	room for 37 additional op-codes	24-bit word operations only removing stack clear: 503 LUT6 & 143MHz
p24e			C.H. Ting		24 6	spartan 3J	James Brakef	1175	4	16		14.7 0.83		x	vhdl 1		asm N	2K 2K	1	28		2000	02	part of eForth?	data width can be expanded
24bit_up	https://github.c		Harshal Mittal				James area o		2166 6	1			1.0 42.2	х	verilog 17			16M 16N	1 N	17	32	2019 20	19	basic 24-bit RISC, course work	big Dff count, multiple writes to register file
rois	https://opencor		James Brakefield	RISC	24 24	4 <b>zu-2e</b> J	James huge l		6		150 ## v	19.2 0.83	1.0 13.9		vhdl 2		N	16M 16N	1 Y	55	64	1 2016 20	17	single pipe stage, pre simulation st	
kraken16	https://people.	e stable	Bruce R. Land	RISC	18 18	8 kintex-7-3 J	James Brakef	281	6	1	278 ##	14.7 0.67	1.0 662.3	х	verilog 1	DE2 TOPK Y	asm N N	256 256	N	22	16	20	08 https://people.	co Cornell course material	
spartanMC	http://www.spa		Falk Hassler	RISC	18 18	8 kintex-7-3 J		853	6	1 2	120 ##	14.7 0.67	1.0 94.6	ΧY	verilog 38	spartanmo Y	asm					2012 20	14	SPARC like register windows	
pdp1	https://opencor		Yann Vernier		18 18		James Brakef	1390	4	6	138 ##	14.7 0.50	10.0 5.0	Х	vhdl 15			4K 4K	Υ	28		2011 20	17 http://pdp-1.co	PDP-1 descended from MIT TX-0	uses Minimal UART from opencores
chad	https://github.c		Brad Eckert		18 16		James option	1972	6	3	196 ## v			XIML	verilog 33		yes N	64K 64H	_	23	16	20		verilog, .f &.c code; fpga project fil	, , , , , , , , , , , , , , , , , , , ,
chad	https://github.c		Brad Eckert		18 16 18 16		James DFF ex	1982	6	5	127 ## v		1.0 51.4	XIML	verilog 33	mcu_arty Y	yes N	64K 64H	N	23	16 16	20		verilog, .f &.c code; fpga project fil	
chad chad	https://github.o		Brad Eckert Brad Eckert		18 16		James DFF ex James vivado		2211 6				1.0 /0.4	XIML	verilog 33	mcu_arty Y	yes N	64K 64	N	23	16	20		verilog, .f &.c code; fpga project fil- verilog, .f &.c code; fpga project fil-	
	har I'm							2230		+1										-5		1 20			
yfcpu hamblen scor	https://github.c		Cory Walker		16 16 16 16		James degen	18 80	6	++	204 ## g	14.7 0.67	2.0 852.7	++	verilog 2	yfcpu Y		256 256 256 256	Y	5 1	16	20	Colin Mackenzie		very simple
hamblen_scor leros	https://opencor		James O. Hamblen Martin Schoeberl		16 16		James altera Martin Schoe		6		204 ## q		1.0 1089		verilog 1 vhdl 5	leros Y		256 256		4	2	2 2008 20	20 https://github.c	ed from Hamblen 2008 "Rapid prototy or 256 word data RAM, PIC like	pi tiny edu, high IO count short LUT inst ROM
Lutiac	cps.//opencol	custom		reg	16 NA		David Gallow	140	Α .	4	198	0.67		1	vhdl & verilo		103 IN T	230 64	N	64	32	3 20	10 Talks at Un. Tor	on synthesis maps PC into ucode	no inst mem: small state machine, ~200 inst o
streamer16	http://www.ult	stable	Myron Plichota		16 3		James Brakef	143	6		417 ##	14.7 0.20	1.2 485.6	Х	vhdl 8	streamer Y	yes N N	64K 64H	N	8 2		2001 20	01 http://www3.sy	m MIPS/inst reduced	2nd web adr non-functional
minicpu-s	https://github.c	stable	Michael Morris	stack	16 8	kintex-7-3 J	James Brakef	147	6		741 ##	14.7 0.67	28.0 120.6	Х	verilog 2	both Y	N			33		2012 20	13	separate source for each CPLD chip	, ι fits (2) XC9500 CPLD @ 71.4 MHz
	https://github.c	com/jaywo					James multi-	165	96 6				1.0 1015	Х	verilog 7		N N		N	23	4	2019 20	19	multi-driven nets	multi cycle CPU that has an IPC of 1
pumpkin	https://github.c	com/Steve-	Steve Teal		16 16		James Brakef	166	67 6	+	625 ## v		2.0 1261	L	vhdl 6	hello_wor Y	asm N	4K 4K	<b>.</b>	14		20	20	scalable, 16-bit, 16 instruction soft	
verilog-harvar opc.opc3cpu	https://github.o		Jae-Won Chung	RISC			James multi-d	171 174	6	+++			1.0 1399 4.0 226.9	X	verilog 5 verilog 2	cpu01 Y	asm N N			23 13 3	4	2019 20		multi-driven nets hc OPC3 16-bit OPC1, for XC95144 CP	single cycle CPU that has an IPC of 1  D see hackaday One Page Computing Challenge
hamblen scor	http://bamblen		James O. Hamblen		16 16		James altera	196	6	1			2.0 283.5	1 î H		DE2_TOP		256 256		4		2017 20	08 http://hamblen	ed from Hamblen 2008 "Rapid prototy	
misc16	https://github.c		Steve Teal				James Brakef		78 6	1			1.0 558.4	х в		misc Y	yes N			10		20	21 https://github.o	or 16-bit minimal CPU, has a single in:	
micro16b	http://member		John Kent		16 16	6 kintex-7 J	James Brakef	205	6		434 ##	14.7 0.33	2.0 349.0	х	vhdl 1		asm N N	64K 4K		8		2002 20	08 http://member	overy limited inst set	MIPS/clk adj'd, 2 clks/inst
ncore	https://opencor		Stefan Istvan		16 8		James Brakef	223	6	$\perp$	105 ##			Х	verilog 3	nCore Y		128K 64H		16	16	2006 20	18	This is a little-little processor core	
pumpkin	https://github.c		Steve Teal	accum forth	16 16		James Brakef	230	131 6				2.0 656.1		vhdl 6			4K 4K		14	$\vdash$	2 2005 20	20	scalable, 16-bit, 16 instruction soft	, , , , , , , , , , , , , , , , , , , ,
J1 hack	www.excamera			accum			James area o Wu Hanot co		6	1	336 ## V.	20.1 0.80	1.0 1061		vhdl 1 verilog 22			32K 32H		20	2	2 2006 20	20 https://github.o	or uCode inst, dual port block RAM	16 deep data & return stacks book: Elements of Computing Systems
opc.opc5cpu	https://github.c		revaldinho		16 16	-	James reduce	273	6	+ 1	294 ##	14.7 0.40	3.0 143.6	X			asm N N			15 4	16	2017 20	21 https://revaldin	hc OPC5 RR inst. ISA similar to OPC1	see hackaday One Page Computing Challenge
xr16	https://github.c		Jan Gray			6 kintex-7-3 J		273	6				1.0 644.8	Х	verilog 4		N	64K 64H			16	1999 20	01 https://github.c	or handcrafted instruction set	tool FPGA P&R, speed mode better
msl16			Philip Leong, Tsang, Le		16 4		James Brakef	303	6				1.0 566.4	Х			asm N			16		2001		CPLD prototype	
mcl86	https://github.c	stable			16 8			308	6	4	180		20.0 19.6	Х			yes N N		Υ		L	2016 20	21 http://www.em	be microcoded, meets original 8088 t	
iDEA	https://github.c		Hui Yan Cheah etal Arlet Ottens		16 32		Liu Ch unable James vivado	321 327	98 6				1.0 845.3 3.0 124.6	X	verilog 22	cpu_top Y	yes N Y yes N N	64K 64H	N	24	32	9 2011 20	16 The iDEA DSP B	or uses DSP slice in barrel mode for A or used in 100MHZ 6502 DIP module	U from GitHub, rq'd NOPs lower actual results rewritten for 6LUTs, spartan6 version has blad
verilog-65C02 dspuva16	http://www.DT		Santiago de Pablo		16 16		James Brakef	332	98 6	+ +			1.0 640.7		verilog 26		asm N Y		1	40	16	2011 20		n/16 bit data memory. 24 bit regs	broken web link
J1	www.excamera	stable	James Bowman		16 16		James Brakef	335	6	1			1.0 431.0	x	vhdl 1			64K 64H		20	10	2 2006 20	15 https://github.o	or uCode inst, dual port block RAM	16 deep data & return stacks
xr16	https://github.c		Jan Gray				James needs	346	6				1.0 547.0	Х		xr16 Y		64K 64F			16	1999 20	01	handcrafted instruction set	tool FPGA P&R, speed mode better
cpu16	http://www.ult		C.H. Ting	101111	16 5	idiliter 7 5 5	James Brakef	347	6				1.0 702.1			cpu16		64K 64H	. N	28		2000 20	00	P16 in VHDL	CPU24.vhd with width=16
risc_core_i	https://opencor	planning	Manuel Imhof		16 16 16 16		James Brakef James Brakef	349 352	6	1	526 ##		3.0 336.8 1.0 405.0	X B		CPU Y	asm N	1K 1K 65K 65F			8	4 2001 20 2017 20	09	Havard arch, thesis project educational, no block RAM inferred	derived clocks: estimated derating actual prog sz=16, actual data mem sz=256
fpga4_mips16 xucpu	http://www.rpg		Van Loi Le		16 16		James Braket James Brakef	352	6				1.0 405.0			mips_vhdl system 4k	N	4K 4K	+	8	8	2017 20		Experimental Unstable CPU	actual prog sz=16, actual data mem sz=256
mano machin	https://github.c		Jurgen Defurne Susam Pal			6 kintex-7-3 I		364	6	4		14.7 1.00			vhdl 5		N	4K 4K	l N	25		2015 20		eccourse project, bidir mem data	for XC9572 CPLD, large # of latches
p16b	/gitildb.t		C.H. Ting		16 5		James case co	367	6	+	355 ##		1.0 648.1	Х	vhdl 1	cpu16 Y	asm N	64K 64H		28		2000	- Jacquary Cit. WIKI	part of eForth?	data width can be expanded
fpga4_mips16	http://www.fpg		Van Loi Le		16 16		James Brakef	369	6				1.0 363.1			mips_16	N	65K 65H		13	8	2017 20	17	educational, no block RAM inferred	
xsoc	http://www.fpg		Jan Gray		16 16		James very sl	371	6	$\Box$		14.7 0.67		Х	verilog 16	xsoc Y	yes N N			16 4	16	2000 20	01 https://github.o	or very compact, bare core	similar to xr16
alwcpu	https://opencor		Andreas Hilvarsson	RISC	16 16		James Brakef	377	6	+			1.0 345.5	ILX	vhdl 7		ne N N	64K 64H	_	40	16	2009 20	10	lightweight CPU	maximal features
opc.opc5lscpu neo430	https://github.c		revaldinho Stephan Nolting			6 kintex-7-3 J 6 virtex-6 S		383 402	6				3.0 144.0 8.0 42.5		verilog 2 vhdl 19	opc5lscpu Y	yes N	39K 331	N	18 4	16	2017 20		hc OPC5LS OPC5 with predicate inst or website has detailed resource unti	see hackaday One Page Computing Challenge iza minimal configuration
minicpu	http://www.cs.		Hirotsugu Nakano	stack			James lots of	402	6		128 ##		1.0 97.7	X		minicpu Y		4K 4K	N	26	10	2015 20		same as tiny-cpu	uses Flex. Bison & Perl to create acc compiler
pancake	https://people.i		Bruce Land		16 5		James bypass	441	6	$\rightarrow$	128 ##		1.0 194.8	х			yes N	4K 4K	1	31		2010 20	14 http://www.cs.	nir The Pancake Stack Machine dervie	, , , , , , , , , , , , , , , , , , , ,
s430	https://www.p-	stable	Paul Taylor	MSP430		6 artix-7 F	Paul Taylor	449	6		100	0.67	9.0 16.6		vhdl 1	s430		64K 64H				2019 20		msp430 subset with 8-bit alu	coded for size & not for speed
орс.орс6сри	https://github.o	0.00.0	revaldinho		16 16		James Brakef	450	6	$oldsymbol{\sqcup}$			2.0 165.4	Х			asm N N			27 4	16	2017 20		hc OPC6 based on OPC5LS, more inst	see hackaday One Page Computing Challenge
sayeh_process	https://opencor	r stable	Alireza Haghdoost, Ari	RISC	16 8		James Brakef	479	6	1	164 ##			X		Sayeh Y	N	64K 64H	1	_	32	2008 20	09 haghdoost.pers	. 00	simple RISC
lem16_18	hatas Heat	alpha	James Brakefield	accum	16 18 16 32		James Brakef	483 484	6	1 1	294 ##		1.0 97.4	X	vhdl 2	lem16_18m	asm N	256 1K	+	77 30	22	1 2010 20	18	variable bit-length memory read/w	rit op-codes coded, untested
ippro octavo	http://fpgaggr		Fahad Siddiqui Charles LaForest		16 32 16 16		Fahad Siddiqu Charles LaFor		447 6 A		372 ## 550	0.00	1.0 614.9	^	verilog 31 verilog 18		asm N	64K 64H	+	14		5 2013 20 10 2012 20		16-bit RISC using DSP48 or 8 core barrel, adjustable data widt	image processing, several publications  ~= performance across word sizes, no call/rtn
c16too	https://www.sc		Cole Design and Deve		16 16		James Brakef	510	6	1		14.7 0.67					asm N	64K 64H	l N	20	8	2003	coledd.com/ele		clock/2 and six phases
s16x4a	https://github.c		Samuel Falvo II		16 4		James Brakef	514	6	+			1.0 620.7			s16x4a Y	N N	64K 64H	Y	12		2012 20	17	kestrel #2, byte & word data	derived from Myron Plichota's design (stream
J1a	www.excamera		James Bowman	forth	16 16	6 kintex-7-3 J	James DFF ex	518	6		412 ##	14.7 0.80	1.0 636.1	Х	verilog 3	j1 Y	forth N			20	ш	2 2006 20	17 https://github.o	or uCode inst, dual port block RAM	DFF used for 18 deep data & return stacks
b16	www.bernd-pay		Bernd Paysan		16 5		James Brakef	554	6	$\bot$			1.0 161.7	IX	verilog 15		yes N	64K 64H			$\Box$	2002 20		or two versions: one/15 source files,	lerived from c18
cole_c16	https://www.sc		Cole Design & Develop		16 16	6 spartan-6 J 6 kintex-7-3 J	James Brakef	554 559	6	+		14.7 0.67		X IX			asm N	64K 64H		20	8	2002 20		(7) clks per inst, complete SOC	and MAMIL consider
atlas_core	nttps://opencor		Stephan Nolting Steve Haywood		16 16 16 16		James Braket James Brakef	559 590	6				1.0 286.2 2.7 280.2				asm N Y		_	80	8	2013 20	12	ARM thumb like inst set 8 data & 8 adr regs	non-MMU version
raptor16 verilog-65C02	https://github.c		Arlet Ottens		16 8		James Braker James remov	590	6	2	204 ##		4.0 57.1			gop16	yes N N yes N N	4G 4G	- N	_		2004	18 http://forum.65	02 16-bit data RAM "bytes"	no multiply, 8 adr modes boot ROM mapped to LUTs?
atlas_core	https://opencor		Stephan Nolting				James vivado		285 6	1			1.0 436.4				asm N Y		Y	80	8	2013 20	15	ARM thumb like inst set	non-MMU version
vafc	https://github.c	alpha			16		James Brakef	617	6	4	247 ##	14.7 0.67	1.0 268.5	Х	vhdl 20	cpu	asm N Y			26	Ш	20			influenced by J1, F16 & C18
yaic		stable	Brad Eckert	forth		6 spartan-3 J		618	4	7			2.0 16.9		vhdl 16	demosocext		128K 8N			$\perp T$	2003 20	03 http://web.arch		includes stack RAMs & some inst RAM
cd16	http://anycpu.c																		· · · · ·		16	12015120			
cd16 neo430	http://anycpu.co	r alpha	Stephan Nolting	MSP430	16 16	6 cyclone-4 S	Stephan Nolti	626	6	- 4	117 ##	14.7 0.07	8.0 15.7	IX	Viidi 19	neo430_te Y	yes N	28K 32H	+ ' +	F4		2015 20	21 https://github.c	or website has detailed resource u	
cd16	http://anycpu.co https://opencor https://hackada	r alpha	Stephan Nolting Yann Guidon Cleiton Juffo	RISC	16 32	2 kintex-7-3 J	Stephan Nolti James reduce James Brakef	632	6		215 ## I	14.7 1.00	2.0 170.0	AX	vhdl 3 verilog 24	microYAES Y	asm N N	2G 2G		51	16	2005 20	21 https://github.o	or JavaScript generated VHDL, revisio course project, not pipelined	

dragonfly hadragonfly hadragon	https://github.c https://github.c http://anycpu.c https://github.c https://github.c kestrelcompute	beta stable	Robert Finch Shawn Tan, Marcus Pe Brad Eckert		16 16 16 16	kintex-7-3 Jam		643 662	6	2 208 ##	14.7 0.67	clks/ KIPS inst /LUT 1.0 217.1	Х	verilog 2	table887_ Y	N N	64K 64K	28		8	2014 2016		included with Table888 source code
dcpu16	https://github.c https://github.c kestrelcompute	beta stable	Shawn Tan, Marcus Pe			kintex-7-3 Jam				200 1111	14.7 0.07	1.0 217.1						20		-			
cd16   cd16   cd16   cd16   cd16   cd16   cd16   cd18   cd	https://github.c https://github.c kestrelcompute	stable		INIOC	10 10				6 1			4.0 80.4	х	vhdl & v 5		acm N N	64K 64K	N 37		Ω .	2009 2012	https://en.wikipedfor the 0X10c game	4+ addressing modes, 4 & 5-bit reg /modefie
digital_up   180-cpu   180	https://github.c https://github.c kestrelcompute			forth	16 16	spartan-3 Jam			4			2.0 41.0		vhdl 16			128K 8M	14 37		9	2003 2003	http://web.archivi Spartan-3 block RAM	bare core
t180-cpu digital_up   t kestrel-2   knit   moncky   t dgb16   s dragonfly   t diogenes   t uTTA   ep16   t hpc-16   t mcip_open   t	https://github.c		Helmut Neemann			zu-5e Jam			6 1			1.0 236.2		schemat 46				60	-	16	2016 2022	https://github.cor.uP implemented as schematic	has assembler and ISA pdf. 2Kx16 RAM?
digital_up	https://github.c		Leonard Brandwein		_									vhdl 23			64K 64K	Y 182	_	10	2016 2022		based on Viktor Toth's 4 bit microcontroller
kestrel-2 k c-nit r moncky r dgb16 s dragonfly r diogenes r uTTA r ep16 r hpc-16 r mcip_open r	kestrelcompute	stable				kintex-7-3 Jam			6			3.0 26.2							-+				
c-nit immoncky immoncky immoncky immoncky immoncky immonch imm	kestrelcompute	com/hneer	Helmut Neemann		16 16	spartan7 Jam			6 1			1.0 170.1	х	schemat 46	processorHL	asm N Y	64K 64K	60		16	2016 2022	https://github.cor uP implemented as schematic	has assembler and ISA pdf, 2Kx16 RAM?
moncky		stable	Samuel Falvo II			kintex-7-3 Jam			6			1.0 157.2	ΧY	verilog 27	M_kestrel Y	yes N	64K 64K	20			2012 2015	https://hackaday. J1 with wishbone bus	M_j1a runs at 244MHz & 368 LUTs
dgb16 s dragonfly h diogenes h uTTA ep16 h hpc-16 h mcip_open h	http://www.c-n	ni stable	Sumit	RISC	16 16	spartan-3 Jam			4			2.0 44.5		verilog 6		asm N N		Y 22		15	2003 2004	RISC with several load/store modes	,
dragonfly bridingenes brutta  utta ep16 bridingenes brutta	https://gitlab.co	om/big-bat	Kris Demuynck	RISC	16 16	zu-3e Jam	nes no me	768 280	6	250 ##	v21.1 0.67	1.0 218.1	X X	schemat 36	Moncky3 Y	yes N	64K 64K	N 32		16	2020 2021	https://hackaday.i	also has verilog
dragonfly bridingenes brutta  utta ep16 bridingenes brutta	see FISA64	stable	Robert Finch	RISC	16 16	kintex-7-3 Jam	nes Brakef	780	6	313 ##	14.7 0.67	1.0 269.0	Х	verilog 1	dbg16 Y	N Y				8		https://github.com inside FISA64 project	debug uP for fisa64
diogenes h uTTA ep16 h hpc-16 h mcip_open h	http://www.led	beta	LEOX team	MISC	16 16			788	6	164 ##	14.7 0.67	1.0 139.3		vhdl 6		N	256 2K				2001	unusual, uses FIFOs	
uTTA ep16 h hpc-16 h mcip_open h	https://opencor		Fekknhifer		16 16			807	6			1.0 246.3				asm N	1K				2008 2009	"student RISC system"	
ep16   h hpc-16   h mcip_open   h	nttps.//opencol		Hans Tiggeler		16 16			810	6 1			1.0 240.3			utta_struc N		IN I				2000 2003	http://www.ht-lat time triggered arch	bad weblink
hpc-16 hmcip_open					_														_	_			
mcip_open	https://github.c		C.H. Ting					837	6			1.0 203.6				yes N N		N 32		_	2005 2012	PDF files initialized Lattice memory blocks	5-bit instructions
	https://opencor	r beta	Umair Siddiqui		16 16			871	6	152 ##		1.0 116.6	Х		cpu Y	asm N	64K 64K			16	2005 2015		
	https://opencor	r beta	Mezzah Jbrahim		16 24			881	6 1			1.0 152.1				yes N Y	4K 1M	Υ			2014 2015	light version of PIC18	
ejrh_cpu h	https://github.c	stable	Edmund Horner	RISC	16 16	kintex-7-3 Jam	nes Brakef	928	6 1	2 196 ##	14.7 0.67	1.0 141.6	Х	verilog 17	machine Y					16	2015 2015	see web archive for doc	
neo430	https://opencor	r alpha	Stephan Nolting	MSP430	16 16	artiix-7 Jam	mes change	947	6	2 203 ##	14.7 0.67	8.0 17.9		vhdl 19			28K 32K	Υ		16	2015 2021	https://github.comedit.neo430_sysconfig.yhd.to.set.or	oti ~8+ clocks for R-R inst
blue	https://opencor	r stable	Al Williams	accum	16 16	spartan-3 Jam	mes remov 1	1025	4	63 ##	14.7 0.67	1.0 41.1			topbox we		4K 4K	N 16		2	2009 2010	derived from Caxton Foster's Blue	http://www.voutube.com/watch?v=dt4zez2
ensilica h	http://www.en	proprietar	ensilica.com	eSi-1600	16 16	virtex-5 ens	silica 1	1100	6	160	1.00	1.0 145.5	IX	verilog	eSi-1600 Y	ves	64K 64K	Y 92	10	16 5	2001 2016	verilog source included with license	room for 90 user inst. also as ASIC
ensilica h			ensilica.com	eSi-1600				1100	6	160		1.0 145.5		verilog	eSi-1650 Y		64K 64K	Y 92			2001 2016	verilog source included with license	
microcore	http://www.pld		Klaus Schleisiek		16 8				6			2.0 51.1				asm N Y		1 32	10	10 5	1999 2023		/di no block RAM?, uses tri-state signals
	https://sees			MSP430				1147		98								v	+	16			
openmsp430	nitps://opencor	r stable				stratix-3-2 Oliv			A 1		0.67					yes N N		1	$\vdash$	10	2009 2018	near cycle accurate	performance spreadsheet
moncky <u>I</u>	nitps://gitlab.co		Kris Demuynck			zu-3e Jam						1.0 43.8		schemat 36	LOP Y	yes N	04K 64K	N 32	$\vdash$	16	2020 2021	https://hackaday.i from 16x65K to 64KB RAM	two phase clock, ALU & mem have own pha
atlas_2K	nttps://opencor		Stephan Nolting		16 16				6 1			1.0 171.4					64K 64K		$\sqcup$	8	2013 2015	ARM thumb like inst set	has MMU & full SOC features
ep994a <u>h</u>	https://github.c	stable						1340	6		14.7 0.83					yes N N		Υ	-	16	2016 2019	https://hackaday.i TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?
moncky <u>b</u>	https://gitlab.co	om/big-bat	Kris Demuynck		16 16	artix-7 Kris		1376	6 3	3 10 ##	v21 0.67			schemat 36	top Y			N 32		16	2020 2021	https://hackaday.intended as educational, all original	
multicycle_risc	https://github.c		Yash Sanjay Bhalgat			kintex-7-3 Jam		1470	6	213 ##		1.0 97.0	х	verilog 62	risc15 Y	N	64K 64K	15		8	2015 2015	multi-cycle IIT-B-RISC15 ISA	developed on Altera, course project
32z	https://hackada				16 24			1524	4 1 1	2 62 ## 0		1.0 27.4		verilog	top_a2z						2016 2018		
atlas_2K	https://opencor	r beta	Stephan Nolting	RISC	16 16			1595	6 1		14.7 0.80		ILX			asm N Y	64K 64K	M 80		8	2013 2015	ARM thumb like inst set	has MMU & full SOC features
bobcat			Stan Drey	DSP	16 24	kintex-7-3 Jam		1622	6 1			1.0 44.0	х		bobcat_cc Y		64K 64K				1998 2000		dead web links
msp430 vhdl h	https://opencor		Peter Szabo			kintex-7-3 Jam		1735	6	127 ##	14.7 0.67	2.0 24.5			cpu Y	yes N	64K 64K	v		16	2014 2017	Comprehensive verification was not	
s80186	https://github.c		Jamie Iles		16 8			1750	A	60		2.0 24.5		system v 50		yes N	1M 1M	v	-	10	2017 2021	https://www.iami 80186 binary compatible core	implementing the full 80186 ISA
00100	https://gitilub.t	r stable	Jsauermann		16 8			1751	4 1			1.0 10.7	X				64K 64K	1	$\vdash$	-	2003 2012	8080 derivative, optional UART, 8-b	
,10	https://opencol		ErwinM			spartan-3 Jam	nes Braker		6 1					VIIII 22	Board_cpmi	yes in		7 40		2			computer & computer2 null dsgns; no output
dme h	nttps://gitnub.c					kintex-7-3 Jam		1755	-			1.0 20.4						Y 40		8	2016 2017	based on magic-16	
w11	https://opencor		Walter Mueller			kintex-7-3 Jam		1760	6 1			2.0 28.0				yes N N	4M 4M	Y 70	13	8	2010 2022	https://github.cor Boots UNIX, has MMU & cache, retr	
marca <u>h</u>	https://opencor		Wolfgang Puffitsch		16 16			1763	A 2	2 157 ## (					marca Y	N	8K 16K	75		16 4	2007 2009	serial multiply & divide	clks/inst is approx
forth-cpu/h2	https://opencor		Richard Howe			kintex-7-3 Jam		1858	6			1.0 53.8	XY		top		64K 64K	25			2017 2020	https://github.cor H2 Forth SoC, VHDL reads *.hex & *	
,68	https://github.c	com/fredre	Frédéric Requin	68000	16 16	cyclone3 Fré	édéric Requ	1900	4	90	1.00	6.0 7.9		verilog 38	soc_j68	yes N N	64K 64K	Υ		16	2018	A Size-Optimized Microcoded 6800 <sup>o</sup>	0 (Stack based CPU with Forth-like microcode
sub86	https://opencor	r alpha	Jose Rissetto	x86	16 8	kintex-7-3 Jam	mes Brakef 1	1916	6	172 ##	14.7 0.67	3.0 20.1	X	verilog 1	sub86 Y	yes N N	64K 64K	Υ		7	2012 2013	very small x86 subset core	no segment registers, limited op-codes
next186	https://opencor	r stable	Nicolae Dumitrache	x86	16 8	arria-2 Jam	nes Brakef 1	1966	A 2	77 ## (	q13.1 0.67	2.0 13.1	IX	verilog 4	Next186_0 Y	yes N N	1M 1M	Υ			2012 2013	boots DOS	
microcore	https://github.c	beta	Klaus Schleisiek	forth	16 8	XP2 Klau	us Schleisi 1	1976	4	33 ##	3.12 0.67	1.0 11.2	AILX	vhdl 38	ucore Y	asm N Y	4K 8K	Y 84			1999 2023	easy to add op-codes, fltg-pt opt.,	sir 12, 16, 27 & 32 bit data sizes
op	https://opencor	r stable	Martin Schoeberl etal	forth	16 16	cyclone-1 Ma	artin Schoe	2000	4	100	q10.0 0.67	1.0 33.5	1	vhdl 11	core Y	yes N	256K 256K				2004 2014	https://github.com/jop-devel/jop	java app builds some source code files
oc54x	https://opencor	r beta	Richard Herveille	DSP	16 16	kintex-7-3 Jam	nes Brakef 2	2225	6 1			1.0 54.1	Х	verilog 10	oc54 cpu Y	yes N Y	64K 64K				2002 2009	40-bit accumulator, barrel shifter	C54x clone
tg68 h	https://opencor	r stable	Tobias Gubener	68000	16 16	kintex-7-3 Jam	nes Brakef 2	2331	6	44 ##	14.7 0.67	4.0 3.2	Х	vhdl 2	TG68 fast Y	yes N N	4G 4G	Υ		16	2007 2012	TG68 - execute 68000 Code	for use with Minimig
k68	https://opencor	r alpha	Shawn Tan	68000	16 16	kintex-7-3 Jam	nes Brakef	2392	6	24 ##	14.7 0.67	4.0 1.7	х	verilog 15	k68 cpu Y	ves N N	4K 4G	Υ		16	2003 2009	68K binary compatible	1
dsp16	https://github.c			dsp	16 16	cyclone5 Jose	se Teiada - 2	2471 612						verilog 12				N 29		16	2020 2021	compatible with ATT WF DSP16	1
pdp11-34verild v	www.heeltoe.co	stable	Brad Parker		16 16	arria-2 Jam			Α	126 ## (	013.1 0.63	2.0 16.7		verilog 24	ndn11 V	yes N N	64K 64K	70	13	8	2009	boots & runs RT-11, EIS inst & MML	i i
pop11-40	http://www.in-		Naohiko Shimizu					2687	4	20 ##		2.0 2.5	1 .	NSL 17	ton V		64K 64K	Y 70		8	2009	www.ip-arch.ip/in Boots UNIX	various papers, no verilog or vhdl
	http://www.ip-		Robert Hayes		16 16			2778	6	159 ##		1.0 38.3			xgate_top Y	yes N	0410 0410	42	13	10	2009 2013		Freescale XGATE co-processor compatible
xgate <u>h</u> s4pu h	https://opencol	alpna	Gabriel de Sant'Anna		16 16	cyclone2 Gab		3306 1622		5 50 ##		1.0 38.3		vhdl 17	s4pu Y	asm N	64K 64K	32		10	2017 2020	high pin count	in Portuguese
	nttps://baloc.gi	triub.io/pc									q13.1 0.67							32	-+	_		nttps://gitiab.com/baloc/s4pu	
ao68000	nttps://opencol	r beta	Aleksander Osman						A					verilog 1				Y			2010 2012	uses microcode, instruction prefeto	
zet86	https://opencoi		Zeus Marmolejo		-			3642	6 1			2.0 6.2						Υ			2008 2018		Zet The x86 (IA-32) open implementation
rtf8088	https://opencor		Robert Finch		16 8	kintex-7-3 Jam		4514	6 4			3.0 8.6		verilog 57				Υ	_		2012 2013	https://github.cor 8-bit memory data, e.g. 8088	
v1_coldfire	https://www.si	proprietar	IPextreme		16 16			5000	4	80		1.0 14.2	1	verilog	Y	yes N N	4G 4G	Υ		16	2008	https://www.silva free for Altera	3500 LUTs on Stratix-III
pdp2011 <u>b</u>	http://pdp2011		Sytse van Slooten					5060	6 1		14.7 0.67		IX Y		cpu Y	yes Y N	64K 64K	70	13	8	2008 2019	http://pdp2011.sy SoC, build files for A&X boards	complete impl including orig IO devices
stack_machine	http://people.e		Bruce R. Land	forth		cyclone1( Jam		5101	4 6 2			0.3 25.9		verilog 9	VGA_sram Y	asm N N	64K 4K	N			2009 2011	https://people.ect (3) uP cores, Cornell course materia	al VGA output, uses Nakano's tiny_cpu
ucode_cpu	http://minnie.tu		Warren Toomey		16 16	atrix-7-3 Jam		5748	6 1		14.7 0.67				cpu			N	LJ.	16	2012 2015		originally schematic based (Logisim)
aap <u>h</u>	https://github.c	stable	Simon Cook	RISC	16 16	arria-2 Jam	nes Brakef	7193	Α	393 ## 0	q18.0 0.67	1.0 36.6	1	verilog 7	de0_nano Y			Υ		64	2015 2016	http://www.embe includes Altera project	4 to 64 reg, 24-bit pc, no status reg
suska-III	http://www.exp	p beta	Wolfgang Forster					7388	A	55 ## (	q13.1 0.67	4.0 1.3	1	vhdl 11	wf68k00ip Y	yes N N	4G 4G	Υ		16	2003 2013	for use as an Atari ST	
aap h	https://github.c		Simon Cook		16 16		nes Brakef 10	0630	4	306 ## (		1.0 19.3		verilog 7	de0 nano Y	yes Y		Υ	$\Box$	64	2015 2016	http://www.embe includes Altera project	4 to 64 reg, 24-bit pc, no status reg
rtf68ksys	https://onencor	r alpha	Robert Finch	68000	16 16		nes need t 13		4 12 1	7 ##	14.7 0.67	4.0				yes N N		Υ		16	2011 2011	https://github.cor based on Tobias Gubener's TG68	
aoocs	https://github.c		Aleksander Osman						A 2 4			4.0 0.5	i v	verilog 22	aoOCS hn	ves N	4G 4G	Υ	$\vdash$	1	2010 2011	uses ao68000 core, Amiga chip set	en Wishbone Amiga OCS SoC
aoocs	https://github.c		Aleksander Osman		16 16		nes Brakef 26		4 2 6		q18.0 0.67			verilog 22				Y	$\vdash$	-	2010 2011	uses ao68000 core, Amiga chip set o	
aoocs	https://github.c	beta	Aleksander Osman	68000	16 16		ksander O 26		4 2 6		q10.1 0.67	4.0 0.3				yes N	4G 4G	v	$\rightarrow$	_	2010 2011	uses ao68000 core, Amiga chip set o	
.oots	ncups.//gitiiuD.0	nera	nicksaninei Osilidii	UOUUU	10 19	cyclone-z Alei	rsanuel U Zt	JEL 1		·    ##	410.1 U.b.	4.0	'   <sup>Y</sup>	vernog 22	auucs pn	yes IN	40 40	-	$\vdash$	+	2010 2011	uses audduou core, Arniga chip set i	EN VVISINGUITE MITTING OCS SOC
acc F	https://github.c	ci stable	Juan Gonzalez-Gomez	accum	15 15	zu-3e Jam	nes DFF ex	88	6	1 ##	v21.1 0.67	2.0	IX	verilog 1	acc2 Y	yes N	4K				2016 2016	https://github.com 26 chptr course using Apollo Comm	iar ??why LUT count different from agenorm
acc i	https://github.c	stable	Juan Gonzalez-Gomez	accum	15 15	kintex-7-3 Jam	nes rom &	88	6	1 227 ##	14.7 0.6	2.0 865.2	IX	verilog 1	acc2 Y	yes N	4K				2016 2016	https://github.cor 26 chptr course using Apollo Comm	nar ??why LUT count different from agcnorm
agcnorm	https://onencor		Dave Roberts		15 15	spartan-3 Jam		3732	4		14.7 0.66		X		AGC Y	N Y		N 11	$\vdash$	1	1962 2012	http://klabs.org/h Apollo Guidance Computer via 3-ing	
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,																			_			
wb4pb h	https://opencor		Stefan Fischer	picoBlaze				309	4	1 102 ##				vhdl or v 14	p.ee-e.e-e						2010 2013	https://en.wikipedsoftware addon for picoBlazeSoftwa	and the second second second
cardiac <u></u>	https://opencor	mature	Al Williams	accum	13 12	spartan-3 Jam	nes Brakef	557	4	71 ##	14.7 0.30	1.0 38.5	Х	verilog 16	vtach Y	asm N	100 100	N 10	டர		2013 2019	https://www.cs.di CARDboard Illustrative Aid to Comp	ul 3 digit BCD arithmetic
wb4pb	https://opencor	stable	Stefan Fischer	picoBlaze	13 13	kintex-7-3 Jam	nes incomplet	e port to kco	6			3.0		vhdl or v 14							2010 2013	https://en.wikipedsoftware addon for picoBlazeSoftwa	
										1					T T				_				1
usimplez <u> </u>	https://opencor		Pablo Salvadeo etal		12 12	stratix-2 Pab		48	4			2.0 237.9	1	*11G1	usimplez_cp		512 512	8	ш		2011	http://www-gti.de part of university course, simplez+i4	
microcore	http://www.pld		Klaus Schleisiek		12 8	kintex-7-3 Jam		399	6	1 294 ##		2.0 147.4				asm N Y			ш		1999 2023		d only one block RAM? simplest core
pdp8verilog v	www.heeltoe.co	0.10-0.0	Brad Parker		12 12			505	6	000		2.0 181.3	Х	verilog 18						8	2005 2010	boots & runs TSS/8 & Basic	
		alpha	James Brakefield	stack/acc			nes Brakef	972	6 1		14.7 0.50		Х		the12x_12 Y	Y N		N 54		64 1	2015	combo stack/accumulater design	load/store arch, not optimized
the12X_12uP	https://opencor	r beta	Ian Schofield	PDP8	12 12	cyclone-3 Jam	nes Brakef	1088	4 4	B 63 ## 6	q13.1 0.50	2.0 14.4	1	vhdl 11	top Y	yes N N	4K 4K				2013 2013	Minimal PDP8/L implementation wi	
	https://opencor		Joe Manojlovick, Rob [					1219	6 1			2.0 37.5	ΧY			yes N N				8	2012 2016		Boots OS/8, runs apps, several variants
the12X_12uP pdp8l			Brad Parker		12 12	spartan-3 Jam		1557	4			2.0		verilog 15		yes N N	4K 4K	_			2004 2016		8 disk emulator which uses a IDE disk as a back
the12X_12uP pdp8l b	https://github.c																						
the12X_12uP pdp8l   h pdp8   h cpus-pdp8   h			Robert Finch	6809											rf6809 V	asm N	64G 64G	Y 44	13	8			
the12X_12uP pdp8l b	https://opencor	res.org/pro	Robert Finch Thomas Entner		12 12	artix-7 Rob	bert Finch 6	5500		5 120 ##	v21.2 0.50		Х Ү	system v 21	rf6809 Y	asm N	64G 64G	Y 44	13	8	2004 2010		

_, _, _, ,	opencores or prmary link	status	author	style / clone	data s; inst sz			LUTs ALUT	et [2]	blk ram m			clks/ KIPS inst /LUT	ven dor	src #sr code file		chai fltg	Hav'd	nax max by	rte të i	adr mod	# pip	start las year revi	note worthy comm	ients
mcpu <u>h</u>	https://opencor	JUDIC	Tim Boscke Ahmed Shahein	accum	8 8	Spartan 03	James Brakef James no LUT	41 48	6		384 ## 1		1.0 749.0	X		tb02cpu2	r asm N		64 64 16 16	Y 4			2007 201	reduced will Sycik due	o only 4 inst
lwrisc h	https://opencor	stable	Li Wu	accum	8 12	2 arria-2 J	James Brakef	88	A	1 7	230 ## q1	13.1 0.17	1.0 443.6		verilog 9	risc_core	asm N	Y 2	256 2K	Y 16	_		2008 200	9 ClaiRISC simplified PIC, 4 reg rtn stack absolute addressing on	
opc.opccpu h	https://github.co	stable stable	revaldinho cielo ee	accum	8 16		James reduce James Brakef	101 102	6		200 ## 1		4.0 195.4 1.0 392.2	X		opccpu '	asm N	N 2	256 2K	Y 13 Y	3		2017 202	11 https://revaldinhc OPC1 one page computer for CPLD see hackaday One Pa	ge Computing Challe
riscuva1 h	nttps://www.sci	stable		picoBlaze mem	8 14	kintex-7-3 J	James Brakef	109	6	3	370 ## 1	14.7 0.33	2.0 560.7	X	verilog 1			Y 2	256 1K	Y 35			2006 200	6 https://github.cor Verilog source included in PDF file also VHDL version by B	ikash Gogoi with identi
brainfuckcpu h	https://opencor https://www.xili	beta stable	Aleksander Kaminski Ken Chapman		8 18		James Brakef James Brakef	110	6				2.0 157.2 2.0 325.5	X	verilog 1 vhdl 1				256 2K	γ 8		0	2014 201 2003	5 http://www.cliffo Touring machine like, 2ndary link is al adj prog & data mem s https://en.wikiped 2 clocks/inst, no prog ROM this is the original picol	
opc.opc2cpu h aizup/aizup_m ii	nttps://github.com	stable	revaldinho Yamin Li, Wanming Ch	accum	8 16		James reduce James Brakef	117 121	6 A				4.0 178.1	X	verilog 2 vhdl 1		asm N		256 1K	Y 12	3	4	2017 202 1996 199	11 https://revaldinhc OPC2 revised OPC1, for XC9572 CPLD see hackaday One Page	
myrisc1	IISTI UCCI.CIC.CON	stable	Muza Byte	RISC	8 8	arria-2 J	James Brakef	121	Α	2	231 ## q1	13.1 0.33	1.0 628.7	1	verilog 1	myRISC1	r N	Y 2	256 256	Y 16	5	4	2011 201		
8bit_chapman h aizup/aizup se ir	http://www.ece	beta stable	Rob Chapman, Steven Yamin Li, Wanming Ch	forth RISC	8 8		James vivado James Brakef	132 136	63 6				1.0 762.2 8.0 48.1	ILX IX		cpu stack_pro	asm N		256 256 1 34K 64K	Y 24 Y 16	_	4	1998 199 1996 199	8 course work 8 used in Cornell EE475 course MIPS/inst reduced due	to few inst
tinycpu <u>h</u>	https://opencor	alpha	Jordan Earls	RISC	8 8	arria-2 J	James Brakef	136	Α	3	384 ## q1	13.1 0.17	2.0 235.5	IX	vhdl 2	tinycpu	asm N	N :	1K 1K	12	2	4	2012 201	2 directory contains subset of 6502 MIPS/inst reduced due	to few inst
aizup/aizup_ov ir light8080 h	instruct1.cit.com https://opencor	stable	Yamin Li, Wanming Ch Jose Ruiz, Moti Litoche	RISC 8080	8 16 8 8		James Brakef James Brakef	138 154	6				3.0 128.3 9.0 58.9	IX		i80soc	asm N yes N	N 6	4K 64K	Y 16 Y	1	4	1996 199 2007 201	8 used in Cornell EE475 course MIPS/inst reduced due 9 https://github.cor targeted to area, includes UART, intel older versions have bo	
parwan parwan		0.00.0	Zainalabedin Navabi Zainalabedin Navabi	accum	8 8		James Brakef James Brakef	157 161	6		135 ## 1		4.0 228.5 4.0 38.8	X	verilog 16	par_beh '	yes N	N 4	4K 4K	Y			1995 199 1995 199	7 2nd uP in director from VHDL: Analysis and Modeling of AKA cpu8, both vhdl &	
lipsi h	nttps://github.c	stable	Martin Schoeberl	accum	8 8		Martin Schoe	162	4		162	0.17		Ĥ	scala 2		yes N		4K 64K	Y 9	3	16	2017 201	9 https://github.cor goal is 100 LUTs, program mapped to "Lipsi, a very tiny proce	
avr8 h	https://opencor		Nick Kovach John Tzonevrakis	AVR RISC	8 16		James Brakef James Brakef	174 175	6				1.0 792.2 1.5 306.1	X	verilog 1 verilog 5	rAVR	yes N N no N	6	64K 64K	Y 17	'	4	2010 201	0 Reduced AVR Core for CPLD not a full clone, doc is o minimal & complete 8 ALU inst, 3 port reg fi	
8bit_chapman h	http://www.ece	beta	Rob Chapman, Steven	forth	8 8	kintex-7-3 J	James Brakef	176	6		131 ## 1	14.7 0.33	1.0 245.5	ILX	vhdl 10	stack_pro	/ N	2	256 256	Y 24		7	1998 199	8 course work	
pacoBlaze v	www.bleyer.org https://www.xil		Pablo Kocik Ken Chapman	picoBlaze picoBlaze		spartan-3 F		177 178	4		117		2.0 109.1	X		kcspm3			256 2K	Y 57		1	2003	16 3 versions, behavioral coding  https://en.wikiped.2 clocks/inst. no prog ROM this is the original picol	Blaze author
mroell_cpu h	https://bitbucke	stable	Matthias Roell	accum	8 8	kintex-7-3 J	James added	185	6			14.7 0.33	1.0 637.1	Х	vhdl 8	cpu	1			10			2014 201	6 university course project	
tinyfpga <u>h</u> ahmes h	https://github.co	stable stable	Ken Jordan Fabio Pereira	accum	8 8		James Brakef James Brakef	185 186	6		175 ## 1 176 ## 1		3.6 86.9 3.0 281.6	X B		2 system ahmes	N N	N 2	16 16 1 256 256	Y 10 Y 15			2017 201 2016 201	7 deducational 8-bitter with 4-bit addres why use block RAM? 7 http://embeddedsystems.io/ahmes-a-simple-8-bit-cpu-i bare CPU with no RAM	
tisc h	nttps://opencor	beta	Vincent Crabtree	accum	8 8	kintex-7-3 J	James Brakef	195	6		87 ## 1	14.7 0.33	1.0 147.1	Х	vhdl 1	TISC	N	2	256 1K	Υ		2	2009 200	9 Tiny Instruction Set Computer minimal accumulator n	
ssbcc h aizup/aizup_pi ir	ittps://opencor instruct1.cit.cor	stable	Rodney Sinclair Yamin Li, Wanming Ch	forth RISC	8 9 8 16		Rodney Sincla James Brakef	196 198	6		*, *		1.0 797.9 2.0 157.9	ILX IX	verilog 3 vhdl 1	core	asm N		1K 8K	Y 41 Y 16	;	4	2012 202 1996 199	No https://github.cor   Python program generates the Verilo inst after branch/call/ri   18   used in Cornell EE475 course   MIPS/inst reduced due	
vhdl_cpu h	nttps://github.co	,	Charles Grassin	accum	8 16	spartan3 (	Charles Grass	203	116 4		1	14.7 0.20	2.0	х	vhdl 6	computer	asm N	N 2	256 256	N 14			2017 202	0 http://charleslabs educational, very simple case statement program	
complete_8bit h up1232 h	http://www.dte		Van-Lei Le Santiago de Pablo	RISC	8 8 8 16		James modifi James Brakef	208	6		244 ## 1		3.0 137.5 3.0 122.0	X	vhdl 6 vhdl 3	computer I up1232a	N N		96 128 64K 64K	Y 33	2	32	2016 2000 200	0 bare core, prog size 4K to 64K description in source fi	k RAM, IO ports prune les
non-von-1 h	https://www.ch	stable	Christopher Fenton Fabio Guzman	accum	8 8		James Brakef James Brakef	230	6			14.7 0.33	1.0 797.1	_	verilog 1	nonvontop natalius_p	no N			Y 30 Y 29			2012 201	SIMID in tree structure A & B regs, instructions 2 return stack & register file 3 clocks/inst	broadcast
cosmac <u>h</u>	nttps://github.c	beta	Eric Smith	1802	8 8	kintex-7-3 J	James Brakef	244	6		270 ## 1	14.7 0.33	1.0 365.5	Х	vhdl 1	cosmac	asm N	N 6	64K 64K	Y 100		16	2009 202	O AKA COSMAC ELF of 1976 Fmax is for bare core, r	
1802-pico-basi h	https://github.co		Steve Teal François Corthay	1802	8 8	zu-3e J R kintex-7-3 J	lames area o	247	136 6				12.0 47.6			pico_basic			64K 64K	Y 52	-	16	2016 201	6 https://wiki.forth-VHDL 1802 Core with TinyBASIC tiny Basic in ROM, Inter	rupts & DMA not impl
babyrisc <u>h</u>	http://www.san	stable	John Rible	RISC	8 16	zu-3e	James vivado	249	6		286 ## v2	21.1 0.33	2.0 189.3	Х	verilog 1	qs5_mix	/ N	6	64K 64K	Y 15	5	8	1997 199	9 http://www.sandi part of a three class course memory rd/wt & ALU p	
mcl65 h fpga4_8bit_up_h	http://www.mic	stable stable	Ted Fried Van Loi Le	6502 accum	8 8	atrix-7-3 T	Ted Fried James Brakef	252 258	6		196 ## 1		4.0 64.2 3.0 85.3		verilog 1 vhdl 9		yes N		96 128	Y 10		2	2017 202 2016 201	11 https://github.cor microcoded, cycle exact excellent micro-codii 6 book: LaMeres Int educational 16 input & 16 output p	ng LUT counts orts fill out 256 byte ad
latticemico8	http://www.latt	stable	Lattice Semiconductor	RISC	8 18	B LFE2 L	Lattice Semic	265	4	1 :	104	0.33	2.0 64.4	ILX	vhdl 10	isp8_core	yes N	2	256 4K	Υ		32	2005 201	0 https://en.wikiped 16 deep call stack, four configuration tool kit: LMS for Diamo	
popcorn h	http://www.fpg https://opencor		Jeung Joon Lee Dimo Pepelyashev	accum	8 8x		James Brakef James Brakef	267 274	6				1.0 428.4 1.0 360.1		verilog 4 vhdl 16	pc processor_i			54K 64K	Y 43 Y 17			1998 200 2008 200	0 small 8 bit uP 9 asm, simulated, builds?	
minicpu_morri	nttps://github.co		Michael Morris Ron Chapman		8 8		Michael Morr James Brakef	276 297	6		104 192 ## 1		2.0 62.2 1.0 213.2				/ N	6	64K 64K	Y 31			201 2003 200		
pt13 h	http://www.sing	stable	Daniel Ogilvie	accum	8 8	kintex-7-3 J	James Braker	301	6	3	357 ## 1	14.7 0.33	3.0 130.5		verilog 1		r r asm N			Y 40	3		2011 201		
bfcpu h dapzipi8 h	http://www.cliff		Clifford Wolf Ehsan Ali	Turing picoBlaze	8 3		James vivado Ehsan convei	303 305	49 6		00 ## v		1.0 242.4		vhdl 4		yes N			Y 8	3		2003 200	13 <a href="https://en.wikiped">https://en.wikiped</a> no accum, data pointer and bracketed first implementation, no Deterministic Branch Prediction for Rialso zipi8 starting points.	
mcl51 h	http://www.mic	stable	Ted Fried	8051	8 8	artix-7-3 T	Ted Fried	312	6	2 :	180	0.33	8.0 23.8	Х	verilog 3	mcl51_TO	yes N	N 6	64K 64K	Y			2016 202	1 https://github.cor micro-coded	,
picoblaze <u>h</u> bytemachine h	https://www.xil	stable mature	Ken Chapman cOpperdragon	picoBlaze forth	8 18		James Brakef James Brakef	317 319	6		195 ## 1		2.0 101.6			bytemach p			256 2K	Y 30	,		2003 2016 201	https://en.wikiped 2 clocks/inst this is the original picol top is Altera schematic results are for 2016 bar	
mcl65	nttp://www.mic	stable	Ted Fried	6502	_	kintex-7-3 J	James inserte	326	6	2 :	196 ## 1	14.7 0.33	4.0 49.6	Х	verilog 1	mcl65	yes N	N 6		Y			2017 202	1 microcoded, cycle exact excellent micro-codi	ng LUT counts
pic_coonan free risc8 h	https://web.arc		Tom Coonan Thomas Coonan	PIC16 PIC16	8 14 8 14		James Brakef James Brakef	328 355	6		165 ## 1 142 ## 1		1.0 166.1 1.0 132.2	X	verilog 7 verilog 8		yes N	Y 2		Y	$\vdash$		1999 2002 201	risc8 by Tom Coonan a  1 https://web.archive.org/web/20120309123835/http://www.mindspring.com/~	so a PIC uP coonan/index.html
risc8 h	nttps://web.arc	stable	Tom Coonan	PIC16	8 12 8 16	kintex-7-3 J	James Brakef	355 358	6		154 ## 1	14.7 0.33	2.0 71.5	Х	verilog 8	cpu '	yes N	Y 2	256 2K	Y 72		22	1999 199		
classy_core_17 h erp h	nttps://github.cc	stable	Shahzadjk	RISC	8 16		Andreas Schw James Brakef	366	4 :				1.0 151.2 1.0 63.5	Х	vhdl 8 verilog 1	ERPverilog	yes N	-	94K 126K	15	,	6	2004 201	4 two report PDFs & one Verilog file	VHDL parts 13
risc16f84 h	https://opencor		John Clayton Michael Morris		8 14 8 14		James Brakef James Brakef	375 378	6				2.0 172.5 1.0 220.2			risc16f84_ '				Y	$\vdash \exists$		2002 201 2013 201	8 derived from CQPIC by Sumio Moriok other variants with RTL	
bfcpu <u>h</u>	http://www.cliff	stable	Clifford Wolf	Turing	8 3	zu-3e	James vivado	387	-		00 ## v2	21.1 0.02	4.0 6.5	X B	vhdl 4	cw6671	yes N	N 6	64K 64K	Y 8	3		2003 200	13 https://en.wikiped no accum, data pointer and bracketed internal 1-byte data car	
gumnut h 8bit-verilog mcu	nttp://digitaldes	stable stable	Peter Ashenden Josh Friend	RISC accum	8 18 8 8	kintex-7-3 J zu-2e	James Brakef James timing	<b>388</b> 392	6	1 1	259 ## 1 500 ## v2	0.33 0.1 0.33	1.0 220.7 2.0 210.5	X	verilog 6	gumnut-rt '	asm N	Y 2	256 4K	Y 16	;	8	2007 2012 201	see Digital Design: An Embedded Systems Approach Using VI for class project, small data stack PB clock, students to a	DL dd features
verilog-6502	nttps://github.c	stable	Arlet Ottens		8 8	kintex-7-3 J	James Brakef	407	6				4.0 40.6	X	verilog 2		yes N			Y			2007 201	8 http://ladybug.xs4all.nl/arlet/fpga/6502/	
ppx16 h	http://techdocs.	stable proprietar	Daniel Wallner Altium	PIC16 PIC16	8 14 8 12		James missin Altium	409 416	6		238 ## 1		1.0 192.1 2.0 19.8		vhdl 10	P16C55	yes N yes N	Y 2	256 4K	Y			2002 200	both 16C55 & 16F84 with fake instruction Ri CR0140.pdf, CR01 frozen, asm, C, C++, schem, VHDL & V default clock speed is 5	
bfcpu h	nttp://www.cliff		Clifford Wolf	Turing	8 3		James Brakef James Brakef	422 441	6			14.7 0.01		X B		cw6671	yes N	N 6	64K 64K	Y 8	3		2003 200		r version
uos <u>h</u> minirisc h	https://opencor	stable	Daniel Roggen Rudolf Usselmann	PIC16	8 14	spartan-3 F	Rudolf Usseln	460	6 4		80	0.33	1.0 57.4	Х		risc_core_				Y	3	4	2001 201	2	
m65c02 h	https://opencor http://www.san	mature	Michael Morris John Rible	6502	8 8	spartan-6 J	James Brakef James Brakef	466 468	6		118 ## 1	14.7 0.33	4.0 20.8 2.0 49.7	ΧY	verilog 13	gs5_mix	yes N	N 6	64K 64K	Y V 15		8	2013 202 1997 199	10 https://github.cor also a m65c02a version micro-coded via F9408 micro-www.sandi part of a three class course memory rd/wt & ALU p	
qs5-rible h	http://www.san	stable	John Rible	RISC	8 16	kintex-7-3 J	James Brakef	468	6		135 ## 1	14.7 0.33	1.0 95.3	Х	verilog 1	qs5_mix	N	2	256 32K	Y 15		۰	1998 199	9 used in his class, also uses eP32	
synpic12 verilog-6502	https://github.co		Miguel Angel Ajo Pelay Arlet Ottens	PIC12 6502	8 12 8 8		James Brakef James vivado	474 475	6 112 6				1.0 136.8 3.0 77.2			synpic12	yes N	N 2	256 2K	Y	+1		2011 201		block RAM
m65 <u>v</u>	www.ip-arch.jp/	stable	Naohiko Shimizu	6502	8 8	arria-2 J	James Brakef	483	Α		110 ## q1	13.1 0.33	4.0 18.8	X	sfl & TDI 8	m65cpu	yes N	N 4	4K 4K	Υ	$\square$		2001 200	12	
mx65 h	http://members		Steve Teal John Kent		8 8 8 16		James Brakef James Brakef	485 531	148 6		370 ## v2 204 ## 1		4.0 63.0 3.0 42.3	х		apple1			2K 2K	Y	+	$\vdash$	2022 202	cycle accurate, passes Klaus Dormann 6502 functional tests, in http://members.clderived from Tim Boscke's mcpu also micro8 and micro8	
t65 <u>h</u>	nttps://opencor	stable	Daniel Wallner	6502	8 8	kintex-7-3 J	James Brakef	575	6	1 2	291 ## 1	14.7 0.33	4.0 41.7	IX	vhdl 7	T65	yes N	N 6	64K 64K	Y			2002 201	0 6502, 65C02 & 65C816; wide use	
bc6502 h	nttps://github.c		Robert Finch Eric Smith			kintex-7-3 J	James vivado James inferre	583 598	6	17	87 ## 1	14.7 0.33	4.0 40.4 1.0 48.0	XX	verilog 18 vhdl 14		yes N d asm N			Y 100		16	2012 201 2009 202	uses PIXIE graphics core modified to use block F	AM
vm80a h	https://github.co http://finitron.co		1801BM1 Robert Finch	8080	8 8	cyclone-3	James Brakef	607 619	4 6		104	14.7 0.22	4.0 26.2	v	verilog 19					v			2014 201 2012 201		n die, 607 4LUTs, 104
0.0302	rcp.//mitron.c	nera	NODELL FINCH	0302	1018	AIIILEX-7-5 J	orries plaker	019	101		LJ/ ##	/  U.33	4.0 20.2		vernog 18	DC0302	yes N	INI	74N U4N				2012 201	Date source	

See No. 1985 - 1	_uP_all_soft folder	opencores or prmary link	status	author	style /	data sz	FPGA	repor com LI ter ents Al	JTs .UT Dff	St blk			clks/ KIPS	ven dor	src #src		tool chai fitg		byte in	adr mod	# pip	start las	note worthy	comments
See	copyblaze	https://opencor	stable	Abdallah Elibrahimi	picoBlaze	8 18	3 kintex-7-3	James missin	622	6	217 ## 1	14.7 0.33	3 2.0 57.	i IX	vhdl 16	cp_copybl \	asm N	256 2K	Υ		ممال ت	2011 201	wishbone extras	
The service of the property of	ez8	https://github.c													verilog 13	ez8_cpu							http://zhehaomao.com/	not sure inferred RAM correct?
Martine Martin Martine Martine Martine Martine Martine Martine Martine Martine		http://web.arch							646	6									Υ					
Mary Mary Mary Mary Mary Mary Mary Mary	open8_urisc	https://opencor																	Y		8			
St. 1965 - 1965	inst list nroce	https://opencor															/ N		31	2				
Column   C		https://opencor								6 2							ves N		Υ				P P	
See	ag_6502	https://opencor		Oleg Odintsov		8 8				6	176 ## v2	21.1 0.33	3 4.0 17.	7 ILX			yes N	64K 64K	Υ					accurate"
See		https://opencor							054										Υ				http://members.optushome.com.au/jekent/	
Service Member 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		https://opencor								6									Υ					claim of 700 LUTs in Spartan-3 probably wron
Series (1988) A. S.		https://github.co										0.0.				v6502	yes N	64K 64K	Y	_				
Series Continues and Property of the Continues of the Con		https://nackadd																	Y V					
The section of the content of the co		https://opencor	e-pe-											3 1	vhdl 25				Y					bare core, Altera El Willor Italvis
The Process of Section 1 and S		https://github.c																	Y 1	2 2	7			using muCPUv2_1 of 3 upwards compatible d
See	ae18	https://opencor	beta	Shawn Tan						6							yes N	4K 1M					https://hackaday.i not 100% compatable	negative edge reset "clock"
Mary Control See Land Park See		https://opencor						***************************************										r			8			
Seed of the control o		https://opencor													verilog 1		yes N		Y 7:	2	32 2			g
18. proof of the process between the process b		https://opencor														light52_m	yes N	64K 64K	Y		_		targeted to balanced	~ 6 clocks/inst
The Control of the Co		https://github.co															yes N	0 04K 04K	7 20	n	16		https://github.comuses.Perl as assembler	use Perl to generate ROM file
Edit Standards   Sept		https://github.c							052								ves N	64K 64K	γ 2	~	10			use i en to generate nom me
March   Marc	ae18	https://opencor					5 arria-2								verilog 1	ae18_core	yes N	4K 1M						negative edge reset "clock"
The contract of the contract o		https://opencor							106 117	6	485 ## v2	21.1 0.33	3 4.0 36.	2 X	vhdl 1	6805	yes N	64K 64K	Υ					
Section   Control   Cont		https://opencor						James Brakef		6			4.0 22.	2 X			yes N	64K 64K	Υ					
See Bina Distance See See See See See See See See See S	xmega_core	https://opencor													verilog 34	mega_cor \	yes N	64K 128K	Y 7	2	32			
State   Control   Contro		https://opencor																	Y	+	_			
Second Second Control		https://opencor																	T V	+				
Second Column   Second Colum		https://opencor															ves N	( 256 4K	Y	+				I Implementations
Seed Flow of Seed Mean Control and the Control and Appel Control and Appl Contro		https://opencor				8 8					153 ## 1								Y					
Seption Seption Seption (Seption Seption Seption (Seption Seption Seption Seption Seption Seption (Seption Seption Sep	apple2fpga	http://www.cs.c				8 8			238 706	6 7			3 4.0 13.	) IX Y					Υ					replaced Altera PLL with stub
Employed plane and processes a		https://opencor			,,,,,,	0 10	S INTICCA 7 S							5 X			yes N	64K 128K	Y 7	2	32			
Second Control   District Cont		https://github.c												3 X					Υ					
Manual Process   Manu	attiny_atmega	https://opencor														mega_cor \	yes N	64K 128K	Y 7:	2	32			
State   Stat	t8U hdc2701	https://opencor														180a 1	ope N	1 64K 64K	Y	-				
State   Part		http://www.cs/	P8				op e. ee e												Y	+				
Bit   State   Processed   Market   State   S		https://opencor																	Y					
Page	z80control	https://opencor	alpha	Tyler Pohl	Z80			James Brakef			189 ## 1	14.7 0.33	3.0 14.	) X (	verilog 55	top_de1	yes N	64K 64K	Υ			2010 201	Microprocessor targeting embedded	interfaces to DRAM, based on T80 core
See   Section   Control	8bit_piped_pro	https://opencor												X	verilog 28	top	1		20	0	16	2013 201	https://github.cor uses Perl as assembler	
The Part of the Misselforders		https://opencor					.,												Υ					tested on Apex20K, Cyclone & Straix boards
were figs. The processes of the series sharemann. AND R. 1. Sub-like filters in the series of the process of the series sharemann. AND R. 1. Sub-like filters in the series sh		https://opencor					- openen e										/		Y 7	2	32			inserted fake inst ROM
wiff of the property of states / larger for a state of the property of states / larger for a state of the property of states / larger for a state of the property of states / larger for a state of the property of states / larger for a state of the property of states / larger for a state of the property of states / larger for a state of the property of states / larger for a state of the property o		https://opencor	stable	Strauch Tobias		8 16					223 ## 1			4 X			ryes N		Y /	2	32	2010 201		
www.dome.com/states/injectional states   Montan Expertations   Mon		https://opencor	stable	Juergen Sauermann		8 16					120 ## 1			7 X			ves N		Y 7	2	32			
State Specific State   John Keep, David Burney   State   John Keep, David Burney   State   Sta		https://opencor			AVR													64K 128K	Y 7	2	32			
Separate   Martin / Species	system09	https://opencor	stable	John Kent, David Burn	6809	8 8	kintex-7-3		631	5 41						cpu09l		64K 64K	Y 4	4 13	8		http://members.o from John Kent web page	opencores download URL incorrect, use col E
Separation   Sep	cpu6502_true_	https://opencor	stable	Jens Gutschmidt	6502	8 8	kintex-7-3	James Brakef									yes N	64K 64K	Υ				cycle accurate	
Fig. 55.516		https://opencor	beta	Alejandro Paz Schmidt		8 8			.680	Д	145 ## q1	18.0 0.33				MC6809_c	yes N	64K 64K	Y 4	4 13	8		6309 op-codes not implemented	
## 156-816 https://pettoner.org/## 156-92 https://pettoner.org		https://opencor														MC6809_c	yes N	64K 64K	Υ			2012 201		does not match timing results of zynq+
1,000,000,000,000,000,000,000,000,000,0		www.hitechglob															yes N	64K 64K	Y	_				
Seed   All-grander Par Schmidt   Seed   S		https://github.co					-,									v6502	yes N	64K 64K	Y	+				
100   100		https://www.dc																	V 4	4 13	8			iuli system with kalvi
State   Section   Se		https://opencor							744	5 1									Y	1 13				eripherals, like timers and counters
Second   S		https://opencor		,												z80_top_c \	yes N	64K 64K	Υ					Complete implementation of a Sinclair ZX Spe
S8hC68 b https://opencord. stable   Unifork Risede   6808   8   8   20   28   Imane_Windows   1877   18   18   18   18   18   18		http://www.cas												X	proprietary	,	yes N	64K 64K	Υ		32			
No.   Page		https://opencor					op 0. co c												Υ				https://github.cor gate level reverse eng'd Z80	Complete implementation of a Sinclair ZX Spe
Park   Park		https://opencor	stable	Ulrich Riedel		8 8								2 X					Y	2	22		https://fe.uilkings.outended.html	68c05 & 68c08 very different Fmax
altium/TSKSIA http://techdocs/peprietar   Altium		https://opencor	stable	Juergen Sauermann		8 16								X \		ebe-	100		Y 7.	2	32		https://fr.wikivers.extended lecture on FPGA uP design	missing module in atmega8_pong_vga
Stable   Andreas Voggeneder   8051   8   8   kintex-7-  James Braker   1942   6   1   147   147   0.33   4.0   6.2   1X   v/ml   17   18032   v/ms   N   N   64K   64K   V   2011   2016   2010   20		http://techdocs														avi_ipga \		- · · · · · · ·	1 /	-	34			
LurboS051   https://open.cor   beta   Dinesh Annayay   8051   8   8   kintex-7-3   James Brakef   1985   6   1   127   ##   147   0.33   x0   7.9   x0   x0   x0   x0   x0   x0   x0   x	,	https://opencor							942	5 1						T8032			Y	+				
Semon   Semo	turbo8051	https://opencor	beta	Dinesh Annayya		8 8													Υ					
wb_280	oms8051mini	https://opencor	alpha	Simon Teran, Dinesh A			kintex-7-3	James Brakef	.991	6 1 32					verilog 66	digital_cor	yes N	64K 64K	Υ			2000 201		
a-280   https://opencor   stable   Goran Devic   Z80   8   8   8   cyclone-2   Goran Devic   2084   4   29   19   # 41.11   0.33   1.0   3.0   IX   verilog   52   verilog		https://opencor																	Y 4	4 13	8			
arr_core   https://open.cor   stable   susian Lepetenok   AVR   8   16   sinter-Y-2   James Brakef   2135   6     127   #f   14.7   0.33   1.0		https://opencor																	Y	+	-			
http://www.gn stable   Green Mountain Comg   68HC11   8   8   kintex-7-3 James Brakef   2190   6   127   ##   14.7   0.33   4.0   4.8   X   vhdi   1   hc1/irti   V   ves   7   N   64K   64K   V   2.6   2.005   2008   Rendition of Commodore 64   altera top level schematic visible   John Kenth, David Burn   System68   https://opencor stable   Ulrich Riedel   6808   8   kintex-7-3 James Brakef   2235   4   4   6   ##   14.7   0.33   4.0   1.7   X   vhdi   2.6   Top System68   https://opencor   stable   Ulrich Riedel   6808   8   kintex-7-3 James Brakef   2235   4   4   6   ##   14.7   0.33   4.0   1.7   X   vhdi   2.6   Top System68   https://opencor   stable   Ulrich Riedel   6808   8   kintex-7-3 James Brakef   2235   4   4   6   ##   14.7   0.33   4.0   1.7   X   vhdi   2.6   Top System68   https://opencor   stable   Ulrich Riedel   6808   8   kintex-7-3 James Brakef   2290   6   1.01   ##   14.7   0.33   4.0   1.7   X   vhdi   2.6   Top System   2.7   the System   2.		https://opencor																	Y 7	,	32			Corripiete Implementation of a Sinclair ZX Spe
Fige 3		http://www.am																		3	8 :			I ns
System68		http://www.svr																	Y					
SBHORD   https://opencor   stable   Ulrich Riedel   Ulrich Riedel Riedel   Ulrich Riedel Ried	system68	https://opencor	stable	John Kent, David Burn	6801	8 8	spartan-3	James Brakef			46 ## 1	14.7 0.33	3 4.0 1.	7 X Y	vhdl 21		yes N	64K 64K	Υ			2003 200	http://members.optushome.com.au/jekent/	
Netrogram   Netr	68hc08	https://opencor									101 ## 1	14.7 0.33	3 4.0 3.		vhdl 1	x68ur08	yes N	64K 64K	Υ			2007 200		
## 14.7   1.03   1.03   1.05		https://github.c															yes N	64K 64K	Υ			2017 201		
\(\pi\)   \(\pi		https://hackada																	Y	$\perp$	$\vdash$	201		
altium/TSK80x http://techdocs/proprietal Altium Z80 8 8 8 spartan-9 lames (control to the control to the contro		https://opencor												# IX \					Y	+	$\vdash$			
Soc 80 https://opencor alpha Doru Cuturela AVR 8 16 kintex-7-3 James Brakef 2630 6 1 1 32 ## 14.7 0.33 1.0 16.5 X vhdl 18 pavr_cont Y vps N Y 4K 4M Y 72 32 6 2003 2009 superset of AVR		http://tochdore					-,							2 411 V					Y	+				
pavr https://open.cor alpha Doru Cuturela AVR 8 16 kintex-7-3 James Brakef 2630 6 1 132 ## 14.7 0.33 1.0 16.5 X vhdl 18 pavr_cont Y ves N Y 4K 4M Y 72 32 6 2003 2009 superset of AVR	socz80	http://sowerbir						James constr			50					top level	ves N	64K 64K	Ý	+				
88 https://github.cl. alpha Danijel Bailey accum 8 8 8 spartag-3 lames Dff get 2664 4 2 54 ## 147 0.33 1.0 6.7 X Whit 25 C88 Vlasm N 8 256 V 10 8 2015 2015 https://www.voi.uton.b.8 memory.lorstions used 2795 Dff doesn't infar block or 1		https://opencor																	Y 7	2	32 6			
The state of the s	c88	https://github.c																	Y 10	0	8	2015 201		used 3785 Dff, doesn't infer block or LUT RAN

uP all soft	opencores or			style /	. S	T	repo	r com	LUTs	٥.	₽ bl		<b>a</b>	tool M	IPS cl	ks/ KIPS	. von		src #sr		1	tooi	flta T	max	max b	urto +	ดี adr	. "F	ip ct	rt last	secondary web		
folder	prmary link	status	author	clone	data	FPGA	ter		ALUT	Dff 5	E rar		# 1			nst /LU			code file		op file	chai	pt F		inst a	,	mod		6	ar revis	link	note worthy	comments
i8051		stable	Tony Givargis	8051	8 8	kintex-	7-3 Jame	s Brakef	2690	6	1	1 10	5 ##	14.7	.33	4.0 3.	.2 X	vi	ndl 9	i80	051 all Y	yes	N	64K	64K	Υ		T	19	99 1999		author has book & course	Embedded System Design: A Unified Hardware
dalton_8051	www.cs.ucr.edu	stable	Tony Givargis	8051	8 8	kintex-	7-3 Jame	s Brakef	2725	6	1	1 10	5 ##	14.7 C	.33	1.0 12	.7 X	vi	ndl 7	i80	051_all Y	yes	N N	64K	64K	Υ			19	99 2003		ASIC	
atmega8_pong	https://fr.wikive	stable	Juergen Sauermann	AVR	8 16	spartar	n-3 Jame	s clock c	2767	4	1 1	0 5	3 ##	14.7	.33	1.0 6.	.3 X	Yvl	ndl 37	7 avi	r_fpga_ Y	yes	N	64K	64K	Υ :	17	4	20	17 2017		several projects using avr core	uses Sauermann core
atmega8_pong	https://fr.wikive	stable	Juergen Sauermann	AVR	8 16	spartar	n-3 Jame	s clock c	2898	4	1 1	1 5	3 ##	14.7 C	.33	1.0 6.	.0 X	Y vi	ndl 37	7 pa	cman_N Y	yes	N	64K	64K	Υ :	17	4	20	17 2017		several projects using avr core	uses Sauermann atmega16 core
mc8051	http://www.ore	stable	Helmut Mayrhofer	8051	8 8	kintex-	7-3 Jame	s Brakef	3022	6	1	8:	3 ##	14.7 C	.33	4.0 2	.3 X	vl	ndl 49	mc	c8051co Y	yes	N N	256	64K	Υ			19	99 2013	www.oreganosys	fast 8051, version available with f	loating-point by David Lundgren
c88	https://github.co	alpha	Daniiel Bailey	accum	8 8	kintex-	7-3 Jame	s Brakef	3088	6	2	16	7 ##	14.7	.33	2.0 8.	.9 X	vl	ndl 25	C8	38 Y	asm	N	8	256	Υ :	10	8	20	15 2015	https://www.you	only 8 memory locations	used 3658 Dff, doesn't infer block or LUT RAM
jca		stable	John Cronin	RISC	8 32	kintex-	7-3 Jame	s replac	3287		3	3 15	7 ##	14.7	.33	1.0 15	.8 IX	Υve	erilog 17	7 soc	iC							16				has VGA controller, plays Pong	altera memories
cpu86	http://www.ht-l	beta	Hans Tiggeler	x86	8 8	kintex-	7-3 Jame	s Brakef	3421		1	12	7 ##	14.7 0	.17	2.0 3.	.1 X	vi	ndl 23	3 ср	u86_tor Y	yes	N N	1M	1M	Υ			20	02 2018	http://www.ht-la	8088 clone	ht-labs offers several uP cores
mycpu	http://www.my	mature	Dennis Kuschel	accum	8 8	kintex-	7-3 Jame	s Brakef	3428		1	15	5 ##	14.7	.33	3.0 5	.0 X	vl	ndl 28	3 ср	u_top Y			64M		Υ			20	10 2023	http://mynor.org	originally in TTL, avail. as a kit	my4th: micro-coded, bit serial, runs Forth
z3	https://opencor	stable	Charles Cole	CISC	8 8	arria-2	Jame	s Brakef	3495		2	14	1 ## 0	18.0	.33	3.0 4.	.4 I	VE	erilog 3	bo	oss Y			128K							https://en.wikipe	Infocom Z-Machine V3, youtube v	ider http://inform-fiction.org/zmachine/standards
m2cpu	https://github.co	m/ZakSN	Zakary Nafziger	cisc	8 8	max10	Zakaı	ry Nafzig		1058 4	5	6 10	6 ## 0	q22.1 C	.33	6.0 1	.7 I	vi	ndl 27	7 m2	2cpu_to Y	asm	N	64K		Υ :	75 4	7	20	16 2018		micro-coded 8-bitter with 75 instr	ucti Quartus project files, vga output
cpu_basic	https://github.co	m/vhdlf/	vhdlf	x86	8 8	cyclone	e-4 vhdlf		3558		4							vi	ndl 7	top	р Ү		N	64K	64K	Υ :	26	16		2020		32-bit CPU with x86 inst. format	readme has screen shots, very readable RTL
rf6809	https://opencore	es.org/pro	Robert Finch	6809	8 8	artix-7	Robe	rt Finch	4200	6		4 12	D ## v	v21.2 0	.33	4.0 2	.4 X	Y sy	stem v 21	L rf6	5809 Y	yes	N	16M	16M	Υ 4	14 13	8		22 2022	http://www.finitr	Different from rtf6809: 24-bit adr	s, or 8-bit version, has inst. Cache
cpu65c02_true	https://opencor	stable	Jens Gutschmidt	6502	8 8	spartar	n-6 Jame	s latch v	4794	6		4	7 ##	14.7 0	.33	4.0 0.	.8 X	vi	ndl 8	COI	re	yes	N N	64K	64K	Υ				08 2021		cycle accurate	
lattice6502	https://opencor	beta	Ian Chapman	6502	8 8	kintex-	7-3 Jame	s Brakef	4942	6		21	4 ##	14.7 0	.33	4.0 3.	.6 X	vi	ndl 3	gh	dl_proc Y	yes	N N	64K	64K	Υ			20	10 2010		targeted to LCMXO2280	
fpz8	https://opencor	stable	Fabio Pereira	Z8	8 8	cyclone	e-4 Jame		5184		1 1	6	##	14.7	.33	4.0	1		ndl 4	fpz	z8_cpu_ Y		N Y		16K	Υ				16 2016		Zilog Z8 encore (eZ8) 8-bit core	Altera megafunctions (mem)
rtf6809	https://github.co	alpha	Robert Finch	6809	8 8	kintex-	7-3 Jame	s many	7506	6	1	2 10	6 ##	14.7	.33	4.0 1	.2 X	VE	erilog 4	rtf	f6809 Y	yes	N N	4G	4G	Υ 4	14 13	8			http://www.finitr	6809 with 32-bit "FAR" addressing	see also rf6809 variant
reverse-u16	https://github.co	stable	A.T.	Z80	8 8	cylcone	e-4 Jame	s Brakef	11224	4		0	##	14.7 0	.33	4.0	Х	Yvh	ndl 29	2xp	poly Y	yes	N N	64K	64K	Υ			20			SOC project using T80, HDMI gene	
mxp	http://vectorblo	stable	VectorBlox Computing	vect	8	zynq45	-7 vecto	orblox	39856	6	64 8	1 17	5 ## 1	v17.2 1	.00	0.1 35	.1	pı	oprietary		Y								20	12 2017	http://www.ece.u	MXP Matrix Processor is a scalable	e so LUT count for 8 lanes with custom inst
lem4 9	https://opencor	beta	James Brakefield	accum	4 9	kintex-	7-3 Jame	s 1 stage	144	6		1 19	5 ##	14.5	.16	1.0 216	7 IX	vi	ndl 2	len	m1 9 Y		N Y	32	2K	N :	24		1 20	16		binary & BCD digit addition, speed	l mode
lem4 9ptr	https://opencor		James Brakefield	accum					151	6				14.5		1.0 240					m1 9ptr Y		N Y		2K		24		1 20				d md4 index registers: (ix),(ix),(ix++),(ix+off)
lem4 9ptr	https://opencor	beta	James Brakefield	accum		zu-2e		s 1 stage	210	6				v20.1 0		1.0 453		vi	ndl 2		m1 9ptr Y		N Y		2K	N 3	24	+	1 20				m(4 index registers: (ix),(ix),(ix++),(ix+off)
mcs-4	https://opencor		Reece Pollack	4004		kintex-	7-3 Jame	s Brakef	228	6			6 ##			4.0 66			erilog 7	i40			N		4K	N				12 2012		4004 was multi-chip	4004 CPU & MCS-4
t400	https://opencor		Arnim Laeuger	COP400	4 8	spartar	n-2 Arnin	n Laeuge	643	3		2 6	0	C	.16		.7 IX	vi	ndl 36	5 t40	00 core Y	yes	N Y	64	1K	Υ				06 2009		implementation of National's 4-bi	t COP400 microcontroller
tinycomputer	https://github.co	m/zpekio	Zoltan Pekic	accum	4 8	spartar	n3 Jame	s Brakef	643	286 4		10	0 ##	14.7 C	.17	1.0 26	.0 X	Y vi	ndl 29	) tin	nycompi Y	Ĺ	N		256		20	16	$\neg$	2017		4-bit Up via 2901 slice & micro co	de no data RAM memory
jane nn		stable	Suresh Devanathan	RISC	4 8	kintex-	7-3 Jame	s Brakef	723	6		17	B ##	14.7 C	.33	1.0 81	.4 X	vi	ndl 3	Pro	ocessor Y						27	16	20	02		neural network microprocessor, s	
sys_emz1001	https://github.co	m/zpekio	Zoltan Pekic	S2000	4 8	spartar	n3 Zolta	n Pekic	1022	344 4			##	14.7	.16		Х	Y vi	ndl 26	5 EN	MZ1001A Y	asm	N Y	128	4K		59			2022	https://hackaday.		mic no block ram? Picture of original chip
lem1 9min	https://opencor	stable	James Brakefield	accum	1 9	kintey-	7 Jame	s 1 stage	63	6		1 35	R ##	14.5 C	.04	1.0 227	2 II X	( vi	ndl 3	len	m1 9mi Y	asm	N Y	64	2K	N	8	64	1 20	03 2009		logic emulation machine	
lem1 9	https://opencor		James Brakefield		1 9	kintex-			75	6				14.5		1.0 91					m1 9 Y		N Y		2K	N :	24	1 34		16 2017		single bit at a time, absolute adrs	
lem1 9ptr	https://opencor		James Brakefield	accum	_				147	6				14.5		1.0 72					m1 9ptr Y		N Y				24	+	1 20				achi 4 index registers: (ix),(ix),(ix++),(ix+off)
icini_opti	ps.//opencol	Deta	Junes Diakellelu	accuill	1 1 3	AIIICEX*	, 5301116	J I Stage	147	- 0	+		""	24.5		2.0 /2	۱۸	+  VI	.u. Z	Tiell	Jpu 1		.,	312			-	+	1 20			ase speed opt, logic emulation me	- mock registers. (M///M///M - ////MTOH)
													$\perp$							_													

113 # usable(beta, sl         0         21         49         38         blank bl														
MIPS/MHz Pro-rating for data size:         57 zu-3e         sys verilog         34           1-bit         0.04         16-bit         0.67         64-bit         2.00         proprietary         23           4-bit         0.17         24-bit         0.80         Silicon Area equivalents         scala         4           8-bit         0.33         32-bit         1.00         LUTS/DSP48         16:1         schematic         6           12-bit         0.40         48-bit         1.50         LUTS/Block RAM         32:1         32:1	113	# usable(beta, st	0	21	49	38	blank	570	#	533	#	9	78 verilog	272
1-bit         0.04         16-bit         0.67         64-bit         2.00         proprietary         2.3           4-bit         0.17         24-bit         0.80         Silicon Area equivalents         scala         4           8-bit         0.33         32-bit         1.00         LUTS/DSP48         16:1         schematic         6           12-bit         0.40         48-bit         1.50         LUTS/Block RAM         32:1         32:1	41	"B" or "X" of lim	0		594	572	a						561 vhdl	240
4-bit 0.17 24-bit 0.80 Silicon Area equivalents scala 4 8-bit 0.33 32-bit 1.00 LUTS/DSP48 16:1 schematic 6 12-bit 0.40 48-bit 1.50 LUTS/BSP48 32:1	MIPS/MHz Pro	-rating for data siz	e:			57	zu-3e						sys verilog	34
8-bit 0.33 32-bit 1.00 LUTS/DSP48 16:1 schematic 6 12-bit 0.40 48-bit 1.50 LUTS/Block RAM 32:1	1-bit	0.04		16-bit	0.67	64-bit		2.00					proprietary	23
12-bit 0.40 48-bit 1.50 LUTS/Block RAM 32:1	4-bit	0.17		24-bit	0.80	Silicon	Area equ	ivalents					scala	4
	8-bit	0.33		32-bit	1.00	LUTS/E	SP48	16:1					schematic	6
Under the assumption that the core is capable of one instuction per clock	12-bit	0.40		48-bit	1.50	LUTS/E	lock RAM	32:1						
	Under the assu	imption that the co	re is ca	pable of one instuction	per clock									

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_uP_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
Dff	total number of DFFs
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing; includes test benches
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
fltg pt	does the compile, place, route & timing run include floating point?
Hav'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided

non-blank 450 61 93 Web page DMIPS p.e.n.wikipedia.org/wiki/Instructions\_per\_community.freesc\_www.eembc.org/coremark/index.php
7 DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/Instructions\_per\_second asm forth

75	_paper_only
60	educational
25	_weak_start
8	_up_cores
5	in limbo
10	planning
52	simulation
573	main+sim
521	net main
644	total

353	VHDL
399	Verilog
51	System Verilog
11	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
36	proprietary
13	other
4	Schematics
877	total

418 designs with FOM (KIPs/LUT) results (some duplicates due to multiple FPGA runs) 385 designs with best FOM (likely true measure of # of usable designs)

_uP_all_soft ope	encores or mary link	status	author	style / clone	data sa	inst sz	FPGA	repor ter	com ents	LUTs ALUT	Dff	LUT?	st blk	F max	date	tool ver	MIPS /inst	clks,	/ KIP	S v	en os	src code	#src files	qoc			byte t adr			last revis	secondary w link	eb
# inst		number of unique instructions, conditionals count as one instruction, somewhat subjective abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++,indir; (indir), (indir++), (indir), (indexed), abs-short/direct page, scaled																														
# adr modes		abs, imm,	PC rel, indexed, reg-	reg indexed	d; sta	ck, in	dir, indir-	+,ind	ir; (inc	ir), (indi	r++), (i	ndir),	(indexe	d), abs	s-short	t/direc	t page	, scale	·d													
# reg		number o	f registers in register	file																												
pipe len		number o	of pipeline stages																													
start year	,	year of fir	st design activity																													
last revis		last year f	or revisions or web p	age update	es es																											
secondary web link		secondary	y web address																													
note worthy		anything s	special about the des	ign																												

note worthy

comments