SSE/SSE2 Toolbox Solutions for Real-Life SIMD Problems

Alex Klimovitski Dean Macri Intel Corporation

Microsoft* Meltdown 2001



Copyright © 2001 Intel Corporation.

Agenda

- Introduction
- Exploiting Parallelism
- Data Restructuring
- Data Compression
- Conditional Code with SIMD
- Summary
- Bonus Foils

Agenda

- >Introduction
- Exploiting Parallelism
- Data Restructuring
- Data Compression
- Conditional Code with SIMD
- Summary
- Bonus Foils

Introduction: Why Optimize?



7

- Enable new techniques previously unattainable in real-time
- Intel® Pentium® 4 processor currently available at 1.7 GHz



- Swift ramp of Pentium 4 processor
 - -1.7 GHz now at \$352 in volume
 - -Rapid move to new architecture
- Okay, How?






5 Performance Tips for Intel® processors

- 1. Pipelines are deep avoid branch mispredictions
- Enable store forwarding
 - Use latest available compiler(s)
- 3. Avoid cache line splits
 - Use natural data alignment
- 4. Use VTune[™] analyzer to find bottlenecks
- 5. Use SSE and SSE2 were possible

Enable Store Forwarding

Store forwarding:

 A load to an address recently stored to causes the data to be bypassed internally from the store to the load.



Agenda

- ✓Introduction
- > Exploiting Parallelism
- Data Restructuring
- Data Compression
- Conditional Code with SIMD
- Summary
- Bonus Foils


Introducing SIMD: Single Instruction, Multiple Data

Scalar processing

- **Straditional mode**
- one operation produces one result

SIMD processing

- with SSE / SSE2
- one operation produces multiple results




SSE / SSE2 SIMD Data Types


• Anything that fits into 16 bytes!



Matrix by Vector Example



For X, Y, Z, W:







M by V Code

```
static float m[4][4];
for (int i = 0; i < ARRAY_COUNT; i++) {</pre>
   float x = xi[i];
   float y = yi[i];
   float z = zi[i];
   float w = wi[i];
   xo[i] = x * m[0][0] + y * m[0][1] +
             z * m[0][2] + w * m[0][3];
   yo[i] =
             x * m[1][0] + y * m[1][1] +
             z * m[1][2] + w * m[1][3];
   zo[i] =
             x * m[2][0] + y * m[2][1] +
             z * m[2][2] + w * m[2][3];
   wo[i] =
             x * m[3][0] + y * m[3][1] +
             z * m[3][2] + w * m[3][3];
```

M by V with SSE, 1st Try




M by V with SSE, 2nd Try






Same Operation – Just Four at A Time!



For X, Y, Z, W:



Remember Memory


AoS: Array of Structures

AoS defeats SIMD

SoA provides for

aosIn→

SoA: Structure of Arrays



Hybrid Structure

X4Y4Z4W4

Hybrid is also more memory-friendly!



Remember Alignment, too!

- SSE/SSE2 loads/store expect data aligned on 16-byte boundary; otherwise crash!
- There are unaligned load/store versions, but these are significantly slower

```
16-byte aligned!

x x x x x ...

Y Y Y Y ...

z z z z z ...

w w w w ...
```

```
___declspec(align(16)) float a[N]; // static or auto
o int* b = __mm_malloc(N * sizeof(int), 16); // dynamic
o __mm_free(b);
o F32vec4 c[N / 4]; // Vec Classes are always aligned
```

M by V Code with SSE

```
static F32vec4 q[4][4];
for (int i = 0; i < ARRAY_COUNT; i += 4) {</pre>
   F32vec4 x = (F32vec4\&)xi[i];
   F32vec4 y = (F32vec4\&)yi[i];
   F32vec4 z = (F32vec4\&)zi[i];
   F32vec4 w = (F32vec4\&)wi[i];
   (F32vec4\&)xo[i] = x * q[0][0] + y * q[0][1] +
                        z * q[0][2] + w * q[0][3];
   (F32vec4\&)yo[i] = x * q[1][0] + y * q[1][1] +
                        z * q[1][2] + w * q[1][3];
   (F32vec4\&)zo[i] = x * q[2][0] + y * q[2][1] +
                        z * q[2][2] + w * q[2][3];
   (F32vec4\&)wo[i] =
                       x * q[3][0] + y * q[3][1] +
                        z * q[3][2] + w * q[3][3];
```

Same Code as Scalar – Just Four at A Time!

```
static float m[4][4];
for (int i = 0; i < ARRAY_COUNT; i++) {</pre>
   float x = xi[i];
   float y = yi[i];
   float z = zi[i];
   float w = wi[i];
   xo[i] = x * m[0][0] + y * m[0][1] +
             z * m[0][2] + w * m[0][3];
   yo[i] = x * m[1][0] + y * m[1][1] +
             z * m[1][2] + w * m[1][3];
   zo[i] = x * m[2][0] + y * m[2][1] +
             z * m[2][2] + w * m[2][3];
   wo[i] = x * m[3][0] + y * m[3][1] +
             z * m[3][2] + w * m[3][3];
```

M by V with Perspective Correction Code

```
for (int i = 0; i < ARRAY_COUNT; i++) {</pre>
   float x = xi[i];
   float y = yi[i];
   float z = zi[i];
   float w = wi[i];
   float wr = 1.0 / (x * m[3][0] + y * m[3][1] +
      z * m[3][2] + w * m[3][3]);
   xo[i] = wr * (x * m[0][0] + y * m[0][1] +
                  z * m[0][2] + w * m[0][3]);
   yo[i] = wr * (x * m[1][0] + y * m[1][1] +
                  z * m[1][2] + w * m[1][3]);
   zo[i] = wr * (x * m[2][0] + y * m[2][1] +
                  z * m[2][2] + w * m[2][3]);
   wo[i] = wr;
```

M by V with Perspective Correction SSE Code

```
for (int i = 0; i < ARRAY_COUNT; i += 4) {
   F32vec4 x = (F32vec4\&)xi[i];
   F32vec4 y = (F32vec4&)yi[i];
   F32vec4 z = (F32vec4\&)zi[i];
   F32vec4 w = (F32vec4\&)wi[i];
   F32vec4 wr = rcp_nr(x * q[3][0] + y * q[3][1] +
      z * q[3][2] + w * q[3][3]);
   (F32vec4\&)xo[i] = wr * (x * q[0][0] + y * q[0][1]
      + z * q[0][2] + w * q[0][3]);
   (F32vec4\&)yo[i] = wr * (x * q[1][0] + y * q[1][1]
      + z * q[1][2] + w * q[1][3]);
   (F32vec4\&)zo[i] = wr * (x * q[2][0] + y * q[2][1]
      + z * q[2][2] + w * q[2][3]);
   (F32vec4\&)wo[i] = wr;
```

M by V with Perspective Correction SSE Code

```
for (int i = 0; i < ARRAY_COUNT; i += 4) {
   F32vec4 x = (F32vec4\&)xi[i];
   F32vec4 y = (F32vec4&)yi[i];
   F32vec4 z = (F32vec4\&)zi[i];
   F32vec4 w = (F32vec4\&)wi[i];
   F32vec4 wr = rcp_nr(x * q[3][0] + y * q[3][1] +
      z * q[3][2] + w * q[3][3]);
   (F32vec4\&)xo[i] = wr * (x * q[0][0] + y * q[0][1]
      + z * q[0][2] + w * q[0][3]);
   (F32vec4\&)yo[i] = wr * (x * q[1][0] + y * q[1][1]
      + z * q[1][2] + w * q[1][3]);
   (F32vec4\&)zo[i] = wr * (x * q[2][0] + y * q[2][1]
      + z * q[2][2] + w * q[2][3]);
   (F32vec4\&)wo[i]
                  Easy per-component processing!
```

"SIMDizing" The Matrix

```
void FourFloats2F32vec4(F32vec4* v, const float* f)
v[0] = mm load ps(f);
v[1] = mm_shuffle_ps(v[0], v[0], _MM_SHUFFLE(1,1,1,1));
v[2] = mm_shuffle_ps(v[0],v[0],_MM_SHUFFLE(2,2,2,2));
v[3] = mm_shuffle_ps(v[0], v[0], _MM_SHUFFLE(3,3,3,3));
v[0] = mm_shuffle_ps(v[0], v[0], _MM_SHUFFLE(0,0,0,0));
static MM ALIGN16 float m[4][4];
static F32vec4 q[4][4];
for (int i = 0; i < 4; i++)
 FourFloats2F32vec4(q[i], m[i]);
```

Align scalar data, too!

Rules of Good Parallelism


- Maintain the original algorithm
- Process four data portions in parallel
- Keep only homogeneous components in one SIMD operand
- Quadruple loop-invariants outside the loop to create SIMD invariants
- Use SIMD-friendly structure, SoA or Hybrid

Agenda

- ✓Introduction
- Exploiting Parallelism
- Data Restructuring
- Data Compression
- Conditional Code with SIMD
- Summary
- Bonus Foils


SIMD-Unfriendly Data Structures


- The primary SIMD problem
- Results from:
 - -Interface / API Constraints
 - -Algorithm Logic
 - -Legacy Code



Taming SIMD-Unfriendly Data

- "Swizzle" (transform) data at run-time
- Pre-swizzle at design/load-time as much as possible
- Implement swizzle with SSE / SSE2





Chief SIMD Swizzler: Shuffle


 First operand contributes two lower elements, second operand contributes two higher ones


```
mm_shuffle_ps(a, b, _mm_shuffle(0...3,0...3,0...3,0...3))
b3 b2 b1 b0 a3 a2 a1 a0
b3..0 b3..0 a3..0 a3..0
```

• Shuffle with itself: total swizzle


Meltdown 2001

_mm_shuffle_ps(a, a, _mm_shuffle(0...3,0...3,0...3,0...3))





Data Swizzling with SIMD: AoS to SoA, Cont.




To prepare SIMD-friendly data, use SIMD!

Meltdown 2001

AoS to SoA Code

```
void XYZWtoF32vec4(F32vec4& x, y, z, w, XYZW* aosIn)
   F32vec4 xy10, xy32, zw10, zw32;
   xy10 = zw10 = mm setzero ps();
   xy10 = mm loadl pi(xy10, (m64*)&(aosIn[0]).x);
   zw10 = _mm_loadl_pi(zw10, (_m64*)&(aosIn[0]).z);
xy10 = mm loadh pi(xy10, (m64*)&(aosIn[1]).x);
zw10 = mm loadh pi(zw10, (m64*)&(aosIn[1]).z);
xy32 = zw32 = _mm_setzero_ps();
xy32 = mm loadl pi(xy32, (m64*)&(aosIn[2]).x);
zw32 = mm loadl pi(zw32, (m64*)&(aosIn[2]).z);
   xy32 = mm loadh pi(xy32, (m64*)&(aosIn[3]).x);
zw32 = _mm_loadh_pi(zw32, (_m64*)&(aosIn[3]).z);
   x = mm \text{ shuffle ps}(xy10, xy32, SHUFFLE}(2,0,2,0));
   y = mm \text{ shuffle ps}(xy10, xy32, SHUFFLE}(3,1,3,1));
   z = _{mm\_shuffle\_ps(zw10, zw32, SHUFFLE(2,0,2,0))};
   w = mm \text{ shuffle ps}(zw10, zw32, SHUFFLE}(3,1,3,1));
```



Defining SSE Bit Masks

- No valid float with bit pattern needed?
- Define aligned static array of four integers
- Load it at runtime as packed floats
- Implemented as a macro CONST_INT32_PS


```
#define CONST_INT32_PS(N, V3,V2,V1,V0) \
    static const _MM_ALIGN16 int _##N[]= \
        {V0, V1, V2, V3};/*little endian!*/ \
        const F32vec4 N = _mm_load_ps((float*)_##N);
        // usage example, mask for elements 3 and 1:
        CONST_INT32_PS(mask31, ~0, 0, ~0, 0);
```


Swizzling 3-Component AoS to SoA Code

```
void XYZtoF32vec4(F32vec4& x, y, z, XYZ* aosIn)
  F32vec4 a, b, c;
  CONST_INT32_PS(mask30, ~0, 0, 0, ~0); // etc.
  a = mm load ps((float*)aosIn);
  b = mm load ps(((float*)aosIn) + 4);
c = mm load ps(((float*)aosIn) + 8);
  x = (a \& mask30) | (b \& mask2) | (c \& mask1);
  y = (a \& mask1) | (b \& mask30) | (c \& mask2);
  z = (a \& mask2) | (b \& mask1) | (c \& mask30);
  x = mm shuffle ps(x, x, MM SHUFFLE(1,2,3,0));
  y = mm shuffle ps(y, y, MM SHUFFLE(2,3,0,1));
  z = mm shuffle ps(z, z, MM SHUFFLE(3,0,1,2));
```

Gatherers: Cross-Half-Moves

 Move lower (higher) half of the second operand to higher (lower) half of the first operand







Chief Unswizzler: Unpack

 Two lower(higher) elements from the first operand and two lo(hi) ones from the second are interleaved


unpack_low(a, b)



unpack_high(a, b)




Data Unswizzling with SIMD SoA to AoS




Meltdown 2001

Data Unswizzling with SIMD SoA to AoS, Continued



SoA to AoS with Streaming Store





- Use SIMD-friendly SoA or Hybrid structures whenever possible
- Use SSE/2 to swizzle SIMD-unfriendly structures before processing
- Use SSE/2 to store results of SIMD processing into SIMD-unfriendly structures (unswizzling)
- Look for more restructuring solutions in Bonus Foils!

Agenda

- ✓Introduction
- Exploiting Parallelism
- Data Restructuring
- Data Compression
- Conditional Code with SIMD
- Summary
- Bonus Foils

Data Compression with Integers

 FP value inside a known range can be mapped into a compact int value

$$\begin{split} i &= i_{\min} + \left[(f - f_{\min}) \cdot \frac{i_{\max} - i_{\min}}{f_{\max} - f_{\min}} \right]; \text{ for symmetric range: } i = \left[f \cdot \frac{i_{range}}{f_{range}} \right] \\ f &= f_{\min} + (i - i_{\min}) \cdot \frac{f_{\max} - f_{\min}}{i_{\max} - i_{\min}}; \text{ for symmetric range: } f = i \cdot \frac{f_{range}}{i_{range}} \end{split}$$

Example: -1.0..+1.0 → -/+SHRT_MAX


```
short s; float f;

s = (short)round(f * SHRT_MAX);

f = float(s) * (1.0f / SHRT_MAX);
```

• Application examples: facet normals, Meltdown Lighting normals, landscape heights...





Data Compression Summary

- Save memory traffic and cache space by [de]compressing data on-the-fly
- Use SSE / SSE2 for type conversions
- Swizzle short integer data before conversion – achieve wider parallelism

Agenda

- ✓Introduction
- Exploiting Parallelism
- Data Restructuring
- Data Compression
- Conditional Code with SIMD
- Summary
- Bonus Foils

Conditions without //remember: everything packed 3.0 0.0 0.0 -3.0 cmplt B 0.0 -5.0 5.0 1.0 11111 00000 00000 11111 nand and **c2** d3d2d1d0**c**3 **c**1 c000000 00000 00000 **c2** 00000 d3d1c0 Oľ d3**c2** d1c₀ Meltdown 2001

Conditions without Branches: Code

```
// R = (A < B)? C : D

F32vec4 mask = cmplt(a, b);
r = (mask & c) | _mm_nand_ps(mask, d);

// OR, using F32vec4 friend function:
r = select_lt(a, b, c, d);</pre>
```

Conditional Processing with SSE / SSE2

Scalar

SSE / SSE2

if (a < b)

mask = cmplt(a, b)

calculate c

r = c

else

calculate c calculate d

r = (mask & c) | nand(mask, d)

calculate d

r = d

Utilize data-level and instruction-level parallelism!

Branch Hub: Movemask

```
Cmplt

B 0.0 1.0 -3.0 3.0

0 000 11111 0 000 11111

movemask

000 0 1 0 1
```

```
F32vec4 mask = cmplt(a, b);
switch (move_mask(mask)) {
    case 0: // handle f-f-f-f
    case 1: // handle f-f-f-t
    .... // handle other cases
    case 15: // handle t-t-t-t
}
```

Branch Hub: Movemask

```
Cmplt

3.0

Cmplt

0.00

1.0

-5.0

5.0

0000

11111

movemask

000

0101
```

```
F32vec4 mask = cmplt(a, b);

if (move_mask(mask)) {
    // do only if at least one is true
    // can be logic-conditional here
}

Case ID: // One jump is better than many!
```

Conditional Processing with SSE / SSE2, Movemask

Scalar

calculate c

$$r = c$$

else

calculate d

$$r = d$$

SSE/SSE2, Movemask

mask = cmplt(a, b)
switch (move_mask(mask))
case 0xf:

calculate c

r = c

case 0x0:

calculate d

r = d

default:

calculate c calculate d

r = (mask&c)|nand(mask,d)

SIMD for Conditional Code Summary

- You can successfully use SSE/SSE2 even with conditional, branchy code
- Replace branches with logic or computation
- Reduce total number of branches with movemask
- Look for more examples in Bonus Foils

Agenda

- ✓Introduction
- Exploiting Parallelism
- Data Restructuring
- Data Compression
- Conditional Code with SIMD
- >Summary
- Bonus Foils

What Is in Bonus Foils

- Using Automatic Vectorizer
 - -Compiler can do SSE/SSE2 for you!
- More Conditional Code with SIMD
 - -Abs function, flag accumulation ("clipping"), test passed counting...
- Applying SSE/SSE2 to Scalar Code
 - -What if algorithm is inherently scalar? or there are no long data arrays?
 - -Still get performance with SSE/SSE2!

Summary: Call to Action


- Test & optimize for Pentium® 4 Processor as well as Pentium® III Processor
- Accelerate all your critical code with SSE / SSE2 processing
- Make your data SIMD-friendly
- Use SSE / SSE2 for on-the-fly data swizzling and [de]compression
- Use SSE / SSE2 comparisons & logic to replace conditional code
- Extend your own SSE/SSE2 Toolbox!


http://developer.intel.com/design/pentium4/ http://developer.intel.com/IDS





Happy Coding with SSE / SSE2!





Bonus Foils

Bonus Foils

- Using Automatic Vectorizer
- More Conditional Code with SIMD
- Applying SIMD to Scalar Code



- Now that SSE/SSE2 is so easy, the compiler can do it for you!
- Steps to using Automatic Vectorizer:
 - 1. Understand for yourself how to SIMDize
 - 2. Prepare and align the data structures
 - 3. Provide hints such as unaliased pointers
 - 4. Invoke Automatic Vectorizer
 - 5. SIMDize remaining critical code with Vector Classes and Intrinsics

Invoking Automatic Vectorizer

-O2 -QaxW -Qvec_report3

- -O2 "optimize for speed"
 - standard Visual C++* Release build setting
- -QaxW "optimize using SSE and SSE2"
 - also invokes Automatic Vectorizer
 - auto-versions optimized code for compatibility
 - ignored by Microsoft* C++ compiler
- -Qvec_report3 "report on vectorization"
- See Intel Compiler documentation for more power options!

Automatic Vectorizer in Action

```
void MbyV(float* xi, float* yi, float* zi, float* wi, ●
    float* restrict xo, float* restrict yo,
    float* restrict zo, float* restrict wo)
 __assume_aligned(xi, 16); ... // same for yi,zi,wi
 for (int i = 0; i < ARRAY_COUNT; i++) {</pre>
    float x = xi[i]; float y = yi[i];
    float z = zi[i]; float w = wi[i];
    wr = 1.0 / (x * matrix[3][0] + y * matrix[3][1] + 9
                 z * matrix[3][2] + w * matrix[3][3]);
    xo[i] = wr * (x * matrix[0][0] + y * matrix[0][1]
        + z * matrix[0][2] + w * matrix[0][3]);
    yo[i] = wr * (x * matrix[1][0] + y * matrix[1][1]^{\bullet}
        + z * matrix[1][2] + w * matrix[1][3]);
    zo[i] = wr * (x * matrix[2][0] + y * matrix[2][1]
        + z * matrix[2][2] + w * matrix[2][3]);
    wo[i] = wr; }
```

Automatic Vectorizer in Action

```
void MbyV(float* xi, float* yi, float* zi, float* wi, ●
       float* restrict xo, float* restrict yo,
       float* restrict zo, float* restrict wo)
   __assume_aligned(xi, 16); ... // same for yi,zi,wi
   for (int i = 0; i < ARRAY_COUNT; i++) {</pre>
       float x = xi[i]; float y = yi[i];
       float z = zi[i]; float w = wi[i];
       wr = 1.0 / (x * matrix[3][0] + y * matrix[3][1] + 9
5 Uassview | <u>≡</u> Flieview |
    ----- Win32 Release----
Compiling...
icl AoSSoA.cpp
C:\users\IdfSpring99\Lab1\AoSSoA.cpp(68) : (col. 2) remark: LOOP WAS VECTORIZED.
AoSSoA.obj - 0 error(s), 0 warning(s)
 ▶ Build ( Debug )
                         Fin ◀
              Find in Files 1
```

Bonus Foils

- Using Automatic Vectorizer
- More Conditional Code with SIMD
- Applying SIMD to Scalar Code

Implementing Abs with Logic

Reminder: SIMD FP format

```
a3 a2 a1 a0

31 30 23 22 0


S Exponent Significand
COUCE
```

```
S = 1, if negative 0, if non-neg
```

Flag Accumulation: Original Scalar Code

```
char clip = 0;
if (v->x < xmin)
  clip |= LEFTCLIP;
else if (v->x > xmax)
  clip = RIGHTCLIP;
if (v->y < ymin)
  clip |= TOPCLIP;
else if (v->y > ymax)
  clip |= BOTTOMCLIP;
```

Flag Accumulation with SSE / SSE2



Flag Accumulation with SSE / SSE2 Code

```
DEFCONST INT PS(leftclip, LEFTCLIP);
... // DEFCONST for rightclip, topclip, botclip
F32vec4 clip, mask;
m128i iclip;
unsigned uclip;
mask = cmplt(sx, ps xmin);
clip = mask & leftclip;
mask = cmpgt(sx, ps xmax);
clip |= mask & rightclip;
mask = cmplt(sy, ps_ymin);
clip |= mask & topclip;
mask = cmpgt(sy, ps ymax);
clip |= mask & botclip;
// pack int32 \rightarrow int8
iclip = (__m128i&)clip;
                                      // cast type
iclip = mm packs epi32(iclip, iclip); // pack 32 \rightarrow 16
iclip = mm packus epi16(iclip, iclip); // pack 16 \rightarrow 8
```

Test Passed Counting

```
0)000 [1]111 [0)000 [1]111 movemask 000 0 1 0 1
```

```
static const int bitcount[16] = {
          0, // 0 == 0000
          1, // 1 == 0001
          1, // 2 == 0010
          2, // 3 == 0011
          ....
          4 // 15 == 1111
        };
      F32vec4 mask = cmplt(a, b);
      npassed = bitcount[move_mask(mask)];
      Meltdown 2001
```

Bonus Foils

- Using Automatic Vectorizer
- ✓ More Conditional Code with SIMD
- Applying SIMD to Scalar Code



- SSE can be applicable inside a scalar algorithm without global parallelization
- Accelerate general processing with SSE operations
 - SSE registers are more efficient than x87
 - SSE divide, square root rcp, rsqrt
 - -type conversions cvtsi2ss, cvt(t)ss2si...
 - comparisons comiss, comisd
- Accelerate operations common to all heterogeneous components

Is It Really-Really

Scalar?
In most cases, can easily load scalar data into SSE/SSE2 operands

-Load four random 3-comp vectors:

```
void XYZToF32vec4(F32vec4& x, y, z, const XYZ* p0, p1, p2, p3)
 CONST_INT32_PS(m20, 0,~0,0,~0); // mask for elements 2, 0
F32vec4 a, b, c, d, e;
a = mm loadu ps(&p0->x); 	 // --, z0, y0, x0
b = _mm_loadu_ps((&p1->x) - 1); // z1,y1,x1,--
c = (m20 \& a) \mid andnot(m20, b); // z1, z0, x1, x0
b = (m20 \& b) \mid andnot(m20, a); // --, y1, y0, --
d = mm loadu_ps((&p3->x) - 1); // z3,y3,x3,--
 e = (m20 \& a) \mid andnot(m20, d); // z3, z2, x3, x2
d = (m20 \& d) \mid andnot(m20, a); // --, y3, y2, --
 x = mm movelh ps(c, e); // x3,x2,x1,x0
z = _{mm_{ps(e, c)}} // z3, z2, z1, z0
 y = mm \text{ shuffle ps(b, d, } MM \text{ SHUFFLE(2,1,2,1)); } // y3,y2,y1,y0
```

Avoiding SIMD Catches for Scalar Data

- Example: load XYZ vector as SSE operand
- Catch 1: Misalignment

```
F32vec4 v; XYZ* vec;

• x = _mm_loadl_pi(&vec->x);

• v = _mm_movelh_ps(x, _mm_load_ss(&vec->z));
•
```

- loadlo, loadhi slow when not 8-byte aligned
- Catch 2: FP "Junk" data

```
\bullet x = _mm_loadu_ps(\&vec->x);
```

-Junk data leads to "special" values in math operations → slowdown!

Loading XYZ Vector as SSE Operand, Good Way

```
F32vec4 v;

XYZ* vec;

v = _mm_loadu_ps(&vec->x);

v = v & mask210;

// OR:

// v = _mm_shuffle_ps(v, v,

__MM_SHUFFLE(2,2,1,0));
```

- One slow unaligned load, one logic
- Junk data masked out
- Aligned load would be much faster
- Data alignment is still important!

Loading XYZ Vector as SSE Operand, Better Way

```
F32vec4 v, y, z;

XYZ* vec;

v = _mm_load_ss(&vec->x); // 0,0,0,x

y = _mm_load_ss(&vec->y); // 0,0,0,y

z = _mm_load_ss(&vec->z); // 0,0,0,z

v = _mm_movelh_ps(v, y); // 0,y,0,x

v = _mm_shuffle_ps(v, z, S(2,0,2,0));
```

- Three fast loads, two shuffles
- ~1.3x faster than non-aligned SIMD load
- ~2x slower than aligned SIMD

SIMD Element Sumup

- Used widely in SIMD-for-Scalar code
- Requires two sequential shuffles

```
inline F32vec1 sumup(F32vec4 x)

{
    x += _mm_movehl_ps(x, x);
    ((F32vec1&)x) += _mm_shuffle_ps(x, x, S(3,2,1,1));
    return x;
}
```

Parallel Element Sumups

- Four element sumups in parallel
- 1.5 independent shuffles per sumup

```
inline F32vec4 sumup(F32vec4 a, b, c, d)
a = unpack_low(a, b) + unpack_high(a, b);
                     // b3+b1, a3+a1, b2+b0, a2+a0
 c = unpack_low(c, d) + unpack_high(c, d);
                     // d3+d1, c3+c1, d2+d0, c2+c0
b = mm movelh ps(a, c);
                     // d2+d0, c2+c0, b2+b0, a2+a0
d = mm movehl ps(c, a);
                     // d3+d1, c3+c1, b3+b1, a3+a1
a = b + d;
 return a;
```

Vector Normalize, SSE SIMD

- Element sumup considered earlier
- 5 shuffles, 2 multiplies
- Aligning data would speed it up!

```
F32vec4 v, s;
F32vec1 t;
v = _mm_loadu_ps(inVec);
v = v & mask210;

s = v * v;
t = sumup3(s); // sum up 3 lower elements only
t = rsqrt_nr(t); // SSE scalar
v *= _mm_shuffle_ps(t, t, S(0,0,0,0));

_mm_storeu_ps(outVec, v);
```

Vector Normalize, SSE Scalar

- 0 shuffles, 6 multiplies, reschedulable loads
- ~20% faster than unaligned SSE SIMD
 - ~15% slower than aligned SSE SIMD

```
F32vec1 x, y, z, t;

x = _mm_load_ss(&inVec->x);

y = _mm_load_ss(&inVec->y);

z = _mm_load_ss(&inVec->z);

t = x * x + y * y + z * z;

t = rsqrt_nr(t); // SSE scalar

x *= t;

y *= t;

z *= t;

_mm_store_ss(&outVec->x, x);


_mm_store_ss(&outVec->y, y);


_mm_store_ss(&outVec->z, z);
```

SSE SIMD or SSE Scalar?

- Depends on memory loads to processing operation ratio
- Aligned load / store are the fastest
- Homogeneous component processing is faster with packed operations
- Load / store of separate components is more efficient than unaligned SIMD load

Matrix by Vector, Smart Scalar





SIMD for Scalar Code Summary

- Inherently scalar algorithms also benefit from SSE / SSE2
- Aligning data is still important!
- Do not tolerate junk data elements
- Use SSE / SSE2 fast operations: reciprocal, compares, conversions

SIMD Synonyms

- Nouns:
 - -SSE = SSE / SSE2 = SSE2 = SIMD
 - "SIMD operand consists of {four} elements"
- Adjectives:
 - SIMD data = vectorized data = packed data
- Verbs:
 - -SIMDize = vectorize = parallelize