|  |  |  |  |
| --- | --- | --- | --- |
| FSM name : | error\_processing\_FSM.sv | Date: | September 2020 |
| Section : | 1 of 1 | Author | Jim Herd |
| Notes : | Arrange for nFault bus signal to be stable after command has been executed to allow user to test for an error. Cleared at the start of the next command cycle. | | |

|  |  |  |  |
| --- | --- | --- | --- |
| **States** | **States** | **Outputs** | **Notes** |
|  |  |  | Initial state. |
|  |  |  |  |
|  |  |  | 20nS delay to allow processing of **subsystem\_enable** signal |
|  | **S\_E0** |  | Check whether subsystem has been directly addressed |
|  |  | **set\_nFault\_z** | Set **nFault** line to high impedence in main code  nFault = ‘z |
|  |  |  | Wait for **register\_address\_valid** signal to drop low |
|  | **S\_E0** |  |  |
|  |  | **set\_nFault\_value** | Process any error conditions in main code with  nFault = 0 : error  nFault = 1 : OK |
|  |  |  |  |
|  |  |  |  |

State Objects

|  |  |
| --- | --- |
| **States** | Notes |
| S\_RD1 |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Input objects

|  |  |  |
| --- | --- | --- |
| **Inputs** | Type | Notes |
| bus\_RW |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

Output objects

|  |  |  |
| --- | --- | --- |
| **Outputs** | Type | Notes |
| handshake\_1 |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |