

Real-Valued Verilog Models for Analog Circuits

Prof. Chien-Nan Liu Institute of Electronics National Chiao-Tung Univ.


Tel: (03)5712121 ext:31211 E-mail: jimmyliu@nctu.edu.tw http://mseda.ee.nctu.edu.tw/jimmyliu


Outline

- Introduction
- Real-Valued Behavioral Models in Verilog
- Portable Models for Verilog/Verilog-A
- Test Results
- Conclusions

Difficulty in Mixed-Signal Verification

- Opposite circuit design/verification flow
 - Analog: Bottom-up; Digital: Top-down
- Use behavioral model to replace the analog part
 - ➤ Only way for system-level verification








Ref: Sathish Bala, "Smart Devices and How They Affect Your Mixed-Signal SOC Verification", Cadence Mixed-Signal Design Blogs, Feb. 2013.

P.3

Behavioral Model

- A simplified circuit block that model of the same input-output functionality
 - Capture just the essential behaviors
- Adjustable equation-based verification
 - Composed of circuit equations
 - ➤ Modified by different size, process variation...
- Tradeoff between accuracy and speed







Modeling Strategy is Important

◆ Different abstraction will result in different runtime, even the same language (ex: Verilog-A) is used !!

Equivalent Circuit Model



Fully Behavioral Model




EDA-LAB

P.5

Why Using Verilog Model?

- Verilog-A does not fit well in a pure digital eventdriven validation framework
 - Although accuracy is good with Verilog-A models, the gained speedup is limited
- Real-valued Verilog model provides another solution
 - > Further speedup with sacrificed accuracy




Ref: G. Richard, "Analog/Mixed-Signal Behavioral Modeling – When to Use What", Cadence Mixed-Signal Design Blogs, Feb. 2011.



Adv. of Real-Valued Verilog Model


- Provide pin-accurate behavioral model for system-level validation in the same environment
 - Assertion-based verification (ABV) and metric-driven verification can also be applied in mixed-signal simulation
- Portable between digital and analog design environments



EDA-LAB P.7

Adv. of Real-Valued Verilog Model


- Full-chip verification can be run with digital solvers
- Rapid simulation even for large SoCs
 - ➤ If accuracy loss is acceptable






Adv. of Real-Valued Verilog Model

- Still able to model parasitic coupling
 - > Although several approximations are required with Verilog



- No need for iterative analog SPICE engine
 - Eliminate the communication between different engines



Ref: CIC training manual


EDA-LAB


P.9


Difficulty to Model Analog Behaviors


- Operators are limited in digital languages
 - > Timing parameters: rise/fall time? slew rate?
 - ➤ Math operators: differential? integral? Laplace transform??
 - > A per-timestep format is often required for approximation
- Interface between modules require special handling
 - > Only support digital ports --- wire/reg (0 & 1) module out

> PWL or RNM waveforms










Outline

- ◆ Introduction
- Real-Valued Behavioral Models in Verilog
- Portable Models for Verilog/Verilog-A
- Test Results
- Conclusions

EDA-LAB P.11

Represent Continuous-Time Signals

- Two popular approaches to represent analog signals in a digital simulator
 - ➤ Piecewise-constant (PWC)
 - ➤ Piecewise-linear (PWL)




Ref: S. Liao and M. Horowitz, "A Verilog piecewise-linear analog behavior model for mixed-signal validation," IEEE TCAS-I, vol. 61, no. 8, pp. 2229–2235, Aug. 2014.

Model Comparison

- Real-valued models
 - ➤ Difference equations

 - $> I_r = (V_{in} V_{out})/R$
- Accurate for small steps
- Much faster simulations
- ♦ Ex: RC filter



- Verilog-A models (slow)
 - ➤ Differential equations
 - $> dV_{out} = dt \frac{I_r}{c}$
 - $> I_r = (V_{in} V_{out})/R$
 - > Simulator chooses Δt


```
input Vin;
              // input voltage
real Ir;
              // resistor current
              // output voltage
real Vout;
             // last time model was evaluat
real lsttim;
initial begin
  Vout = 0.0;
  lsttim = 0.0;
                           Δt is user
                           specified
Ir = (Vin - Vout) / R;
Vout = Vout + Ir * ($abstime
lsttim = $realtime;
```

Ref: Bill Ellersick, "Real Portable Models for System/Verilog/A/AMS", SNUG 2010

P.13

Another Way: Discrete Transfer Function


- In Laplace notation, the transfer of a RC low-pass filter is $H(S) = K / (\tau S + 1)$, K =filter gain, $\tau =$ time constant
- Using Bilinear transform, its z-transform function is $\mathbf{H}(\mathbf{z}) = \mathbf{K} * (\mathbf{n_0} + \mathbf{n_1}\mathbf{z}^{-1}) / (\mathbf{d_0} + \mathbf{d_1}\mathbf{z}^{-1})$, where $\mathbf{n_0} = \mathbf{n_1} = 1$ $\mathbf{d_0} = 1 + 2\tau / Ts$, $\mathbf{d_1} = 1 2\tau / Ts$ (Ts = sampling rate)
- \bullet So, $\underline{OUT_{new}} = K*(IN_{new}*n_0 + IN_{old}*n_1 OUT_{old}*d_1) / d_0$



EDA-LAB

Proper Circuit Partition

- Partitioning large circuits into unidirectional blocks
 - Easy to derive closed-form equations of each block for quick evaluation




EDA-LAB P.15

Avoid Time Integration

- Ex: Single-slope ADC
 - Combining analog blocks to form 2 unidirectional modules
 - ➤ Tracking + ramping
 - Closed form equations:


$$V_{out} = \beta t + \beta RC \left(e^{-\frac{t}{RC}} - 1 \right) + \alpha \left(1 - e^{-\frac{t}{RC}} \right) + V_0 e^{-\frac{t}{RC}}$$



Ref: S. Liao and M. Horowitz, "A Verilog piecewise-linear analog behavior model for mixed-signal validation," IEEE TCAS-I, vol. 61, no. 8, pp. 2229–2235, Aug. 2014.

Reshape Model Output

- Ramp response appears very often in digital circuits
 - ➤ Not reasonable for analog models
- ◆ A gate keeper is often required to "smooth" the sharp output signals




Ref: S. Liao and M. Horowitz, "A Verilog piecewise-linear analog behavior model for mixed-signal validation," IEEE TCAS-I, vol. 61, no. 8, pp. 2229–2235, Aug. 2014.

EDA-LAB P.17

Timing Models

- Digital simulation often use zero-delay mode for functional validation
 - ➤ However, timing information (rise/fall/delay) is important to analog circuits
- Calibration is required to fix the timing parameters



Ref: J.-Y. Chen, S.-W. Wang, C.-H. Lin, C.-N. Liu, Y.-J. Lin, M.-J. Lee, Y.-L. Lo, S.-Y. Kao, "Automatic Behavioral Model Generator for Mixed-Signal Circuits Based on Structure Recognition and Auto-Calibration", in Proc. Int'l SOC Design Conf., Nov. 2015

P.18


Interface Modeling

- According to the input/output types, different approaches are adopted to model the interface
 - ➤ Digital in & out
 - → use standard Verilog input/output format
 - ➤ Analog in & out
 - → model input/output signals as PWL form or
 - → use real-value connection approaches
 - ➤ Digital ← Analog
 - → use PWL waveform or direct connection
- Be careful about the multi-driven problem

EDA-LAB P.19

PWL Waveforms as Input/Output

- Determine the system output according to the transfer function for every input
- Set the evaluation period T based on the required accuracy
 - ➤ Calculate the output value for every T seconds



EDA-LAB

Real Value Connection (1/2)

- Directly assign the real value form module A to module B --> skip the port connection
- ♦ Format : Module_name . Real_value_name

```
Module b
                                                                     Module a
                                                                     module inv(in,out);
module inv(in,out);
input in;
                                                                     input in;
output reg out;
                                                                     output reg
real Vin Vout;
warameter d=1.8, gnd=0.0;
always@(in)
                                                                     real Vin Vout;
                                Top Module
                                                                     parameter vdd=1.8,gnd=0.0;
                                                                      ways@ (in)
                                inv a(.in(in),.out(net)))
begin
                                                                     begin
                                inv b(.in(net),.out(out)
    out=~in;
                                                                         out=~in;
                                always @*
    if (Vin>(0.5*vdd))
                                                                         if (Vin>(0.5*vdd))
                               b.Vin = a.Vout
    begin
                                                                         begin
        Vout=gnd;
                                                                             Vout=gnd;
                                endmodule
    end
                                                                         end
    else
                                                                         else
    begin
                                                                         begin
        Vout=vdd;
                                                                             Vout=vdd;
                                                                         end
    end
endmodule
                                                                     endmodule
```

EDA-LAB P.21

Real Value Connection (2/2)

- ♦ Real values can be passed through ports in Verilog AMS and latest version of Verilog → wreal type
 - \rightarrow wreal = wire + real value
 - ➤ Supported in Verilog-AMS and SystemVerilog 2012
- ♦ Used as normal wire variables → only for I/O ports
 - > real type for internal variables

```
Passing real values
for those input ports

Internal variables use
reg and real types

module sdm_rnm (Ain, clk_1mhz, reset_n, Dout);


input Ain, clk_1mhz, reset_n;
output Dout;

wreal Ain, dlay[2:1];
reg Dout;
real sdm_sign_val;
real sdm_sum1, real sdm_sum2;
```

EDA-LAB

Real-Valued Verilog Model (1/2)

An example of continuous voltage/current values



Assign real type variable


Ref: C.Wenger, "Method of Modeling Analog Circuits in Verilog for Mixed-signal Design Simulations," IEEE European Conf. on Circuit Theory and Design, 2013.

EDA-LAB

P.23

Real-Valued Verilog Model (2/2)

Output waveform of continuous voltage/current




Ref: C.Wenger, "Method of Modeling Analog Circuits in Verilog for Mixed-signal Design Simulations," IEEE European Conf. on Circuit Theory and Design, 2013.



Multi-driven Problem of RVM

- In legacy Verilog code
 - ➤ No bidirectional real number ports
 - > Only one driver allowed on each port connection
 - ➤ No direct support for real valued signals
- In latest verision SystemVerilog
 - ➤ Support Nettype and User-defined types (UDT)
 - \triangleright Similar to structure in C \rightarrow pack multiple variables



EDA-LAB Ref. S. Bal

Ref: S. Balasubramanian, P. Hardee, "Solutions for Mixed-Signal SoC Verification Using Real Number Models," Cadence White Papers, 2013.


P.25

Outline

- Introduction
- Real-Valued Behavioral Models in Verilog
- Portable Models for Verilog/Verilog-A
- Test Results
- Conclusions

Portable Methodology Flow

Create a common code that is portable to Verilog/A



Ref: Bill Ellersick, "Real Portable Models for System/Verilog/A/AMS", SNUG 2010.

P.27

Portable Methodology

- Use discrete-time features common to Verilog/A
 - Common code to manipulate reals and integers
 - ➤ Use powerful `define to write portable models

Verilog Verilog-A

Define Macro

```
`define AnalogInput wire real
`define AnalogOutput real
`define LogicInput wire
`define LogicOutput wire
```

```
`define AnalogInput electrical

`define AnalogOutput electrical

`define LogicInput electrical

`define LogicOutput electrical
```

Verilog/A code

```
`LogicInput [11:0] adcout;
  `AnalogInput aafout;
  `AnalogOutput ibg5u;
  `AnalogOutput adcinp;
  `LogicOutput adcclk;
  `LogicOutput rstn;
  wire [11:0] adcout;
  real aafout;
  wire real ibg5u;
  wire real adcinp;
  wire adcclk;
  wire rstn;
```


```
electrical [11:0] adcout;
electrical aafout;
electrical ibg5u;
electrical adcinp;
electrical adcclk;
electrical rstn;
```

Ref: Bill Ellersick, "Real Portable Models for System/Verilog/A/AMS", SNUG 2010.



Verilog v.s. Verilog-A

- Both Verilog and Verilog-A support:
 - > Couple real or binary values in and out of module ports
 - > Specify when to update values
 - > Equations to update real and integer values
- Example : ADC with RC filter



Ref: Bill Ellersick, "Real Portable Models for System/Verilog/A/AMS", SNUG 2010.

EDA-LAB


P.29

adcX (Input/Output Declarations)

Verilog

Verilog-A

```
wire [11:0] adcout; electrical [11:0] adcout;
real aafout; electrical aafout;
wire real ibg5u; electrical ibg5u;
wire real adcinp; electrical adcinp;
wire adcclk; electrical adcclk;
wire rstn; electrical rstn;
```



Ref: Bill Ellersick, "Real Portable Models for System/Verilog/A/AMS", SNUG 2010.



adcX (RC Filter)

Verilog

Verilog-A

EDA-LAB P.31

adcX (Excerpts)

```
always @(posedge adcclk or negedge rstn) begin
  if(!(rstn)) begin
    for(i=11; i>0; i=i-1) int[i] = 0;
    $display("adcX reset at %10.4g\n", $realtime);
  end else begin
    refv0 = 0.5 * ibg5u/5e-6;
    refv = refv0;
                                   // start with full
                                   // sample input, s
    vadc = adcinp-Voff+refv0;
    for (i=11; i>0; i=i-1) begin
      if(vadc > refv) begin
       adcout int[i] = 1;
vadc = vadc - refv;
                                    // out
                                   // and
      end else begin
                                   // else
        adcout_int[i] = 0;
      refv = refv / 2.0;
                                   // hal
    end
  end
end
```

Verilog

Verilog-A

```
\emptyset(cross(V(adcclk)-(vdd v+vss v)/2.0, 1)
     or cross(V(rstn)-(vdd_v+vss_v)/2.0, -1)) begin
  if(!(V(rstn)>(vdd_v+vss_v)/2.0) ? 1 : 0)) begin
    generate i(11,0) adcout_int[i] = 0;
    $display("adcX reset at %10.4g\n", $realtime);
  end else begin
    refv0 = 0.5 * I(ibg5u)/5e-6;
                                  // start with full
    refv = refv0;
   vadc = V(adcinp)-Voff+refv0; // sample input, su
   generate i(11,0) begin
     if(vadc > refv) begin
       adcout_int[i] = 1;
                                  // output logic hig
        vadc = vadc - refv;
                                  // and subtract ref
     end else begin
       adcout_int[i] = 0;
                                 // else output logi
      refv = refv / 2.0;
                                  // halve refv for n
    end
 end
end
```

adcX(Assignments)

```
assign adcout[0] = adcout_int[0];
assign adcout[1] = adcout_int[1];
assign adcout[2] = adcout_int[2];
assign adcout[3] = adcout_int[3];
assign adcout[4] = adcout_int[4];
assign adcout[5] = adcout_int[5];
assign adcout[6] = adcout_int[6];
assign adcout[7] = adcout_int[7];
assign adcout[8] = adcout_int[8];
assign adcout[9] = adcout_int[9];
assign adcout[10] = adcout_int[10]
assign adcout[11] = adcout_int[11]
always @( aafout_v) aafout = aafo
```

Verilog

Verilog-A

```
adcout[0] <+ transition((adcout_int[0] ? vdd_v : vss_v), 100e-12, 100e-12);
adcout[1] <+ transition((adcout_int[1] ? vdd_v : vss_v), 100e-12, 100e-12);
adcout[2] <+ transition((adcout_int[2] ? vdd_v : vss_v), 100e-12, 100e-12);
adcout[3] <+ transition((adcout_int[3] ? vdd_v : vss_v), 100e-12, 100e-12);
adcout[4] <+ transition((adcout_int[4] ? vdd_v : vss_v), 100e-12, 100e-12);
adcout[5] <+ transition((adcout_int[5] ? vdd_v : vss_v), 100e-12, 100e-12);
adcout[6] <+ transition((adcout_int[6] ? vdd_v : vss_v), 100e-12, 100e-12);
adcout[7] <+ transition((adcout_int[7] ? vdd_v : vss_v), 100e-12, 100e-12);
adcout[8] <+ transition((adcout_int[8] ? vdd_v : vss_v), 100e-12, 100e-12);
adcout[9] <+ transition((adcout_int[9] ? vdd_v : vss_v), 100e-12, 100e-12);
adcout[10] <+ transition((adcout_int[10] ? vdd_v : vss_v), 100e-12, 100e-12);
adcout[11] <+ transition((adcout_int[11] ? vdd_v : vss_v), 100e-12, 100e-12);
V(aafout) <+ aafout_v;
V(ibg5u) <+ 1.1;  // voltage termination at current input</pre>
```


EDA-LAB

P.33

Outline

- Introduction
- Real-Valued Behavioral Models in Verilog
- Portable Models for Verilog/Verilog-A
- Test Results
- Conclusions

Phase Locked Loop (PLL) Model




EDA-LAB

Ref: S. Liao and M. Horowitz, "A Verilog piecewise-linear analog behavior model for mixed-signal validation," IEEE TCAS-I, vol. 61, no. 8, pp. 2229–2235, Aug. 2014.

P.35


Buck Converter Model





Ref: S. Liao and M. Horowitz, "A Verilog piecewise-linear analog behavior model for mixed-signal validation," IEEE TCAS-I, vol. 61, no. 8, pp. 2229–2235, Aug. 2014.

D/A Converter Model



Spectre7m 23.5sVerilog-A17.0sVerilog16.4s

- Verilog-A waveform is more smooth
 - → high accuracy
- Beh. models do provide great speedup

Ref: Y.-J. Lin, M.-J. Lee, Y.-L. Lo, S.-Y. Kao, "Automatic Mixed-Signal Behavioral Model Generation Environment", IEEE Int'l Symp. on VLSI Design, Automation, and Test, Apr. 2016. (Invited Paper)



P.37


PLL Model in Different Language

	Run Time (5us)	Correlation with Hspice
Full Spice	9.5 hours	1
Fast Spice	1.5 hours	99.9%
Verilog-A	1 minute	98.8%
System-Verilog	1 second	97.6%

VCO Control Voltage (V)

- Model PLL circuits based on PWC (piece-wise constant) real numbers and lookup tables
- Super fast with good accuracy !!

Ref: A. Lotfy, S. F. S. Farooq, Q. S. Wang, A. Yaldiz, P. Mosalikanti, N. Kurd, "A System-Verilog Behavioral Model for PLLs for Pre-Silicon Validation and Top-Down Design Methodology," IEEE Custom Integrated Circuits Conf. (CICC), Sep. 2015.



Conclusions

- A good behavioral model considers both accuracy and simulation speed
- Verilog-A models are good to provide high accuracy with various operators
 - Speedup is limited due to extra communication between analog/digital simulators
- Verilog models provide another choice to further improve simulation speedup
 - > Accuracy may be sacrificed due to language limitation
- Choose different models at different applications
 - > Portable behavioral models are convenient to be switched

EDA-LAB P.39