



Intro. to Formal Verification


Prof. Chien-Nan Liu
Institute of Electronics
National Chiao-Tung Univ.

Tel: (03)5712121 ext:31211
E-mail: jimmyliu@nctu.edu.tw
<http://www.ee.nctu.edu.tw/~jimmy>

Courtesy: Prof. Jing-Yang Jou

Outline

- Formal Verification Overview
- Equivalence Checking
 - Combinational equivalence checking
 - Sequential equivalence checking
- Model Checking



Specification V.S. Verification

- Specification: describe the behavior (property) of the system or circuits
- Verification: verify the system (circuit) against the specification
- Milestones of formal verification:
 - Software: begin around 1960
 - Hardware: late 1980
 - Hardware/software co-verification: ???




Current Design Practices

- Engineers write "reactive testbenches" in HDL
- Input generation
 - Manual (verification engineers think of test cases)
 - Pseudo-random
 - Mixed (some random parameters)
- *These methods cannot get enough "coverage" to find all the bugs*




Typical Verification Experience




Formal Verification

- Ensures consistency with specification for *all* possible inputs (100% coverage)
- Methods
 - Equivalence checking
 - Model checking
 - ...



Valuable, but not a general solution



Simulation v.s. Formal Verification

- Simulation:
 - Exhaustive simulation is not possible
 - Increasingly difficult to handle the subtle interactions between separated systems
- Formal verification:
 - Design Verification:
 - Model checking: Deadlock, Mutual Exclusion, etc.
 - Implementation Verification:
 - Equivalence checking: Ensure a correct translation from the specification to the implementation



Limitations of Verification Methods

- | | |
|--|---|
| <ul style="list-style-type: none">■ Simulation<ul style="list-style-type: none">■ CPU intensive<ul style="list-style-type: none">■ Have to run billions of cycles■ Can handle large systems | <ul style="list-style-type: none">■ Formal verification<ul style="list-style-type: none">■ Memory intensive<ul style="list-style-type: none">■ Internal data structures (BDDs)■ Memory usage is strongly related with the size of systems to be verified |
|--|---|





Outline

- Formal Verification Overview
- **Equivalence Checking**
 - Combinational equivalence checking
 - Sequential equivalence checking
- Model Checking



Equivalence Checking

- Checks for mismatches between
 - Two gate-level circuits
 - HDL and gate-level designs
- *"Formal"*, because it checks for *all* input values (solves SAT problem)
- Gaining acceptance in practice
- **Limitation:** targets *implementation errors*, not *design errors*
 - Similar to check C v.s. assembly language







Example: Equivalence Checking

```
out = sel ? a : b ;
```

```
always @ (sel or a or b)
  if (sel) out = a;
  else out = b;
```


```
module des1 (out,a,sel,b)
  output out;
  input a,sel,b;
  wire w1,w2,w3,
  and u1(w1,a,sel)
  and u2(w2,w3,b);
  not u3(w3,sel);
  or u4(out,w1,w2)
endmodule
```

```
module des1 (out,a,sel,b)
  output out;
  input a,sel,b;
  wire w1,w2,w3,
  nand u1(w1,a,sel)
  nand u2(w2,w3,b);
  not u3(w3,sel);
  nand u4(out,w1,w2)
endmodule
```




Equivalence Checking

- Combinational Equivalence Checking
 - Outputs depend only on present inputs
- Sequential Equivalence Checking
 - Outputs depend on present inputs as well as past sequence of inputs



Combinational Equivalence Checking

- Problem formulation:
 - **Given:** two **combinational** Boolean netlists **F** , **G**
 - **Goal:** check if the corresponding outputs of the two circuits are equal for all possible inputs
- $e = F(i_0, \dots, i_n) \oplus G(i_0, \dots, i_n)$
- **F is equivalent to G $\Leftrightarrow e = 0$ for all possible combination of input patterns**




Approaches for Combinational Ckts

- Functional methods: Transform output functions into a canonical representation
 - Based on BDDs
 - Canonical BDD variants
- Structural methods:
 - Based on internal correspondence
 - Learning techniques for identifying implications
 - Techniques for exploiting implications

Functional Methods

- Key idea: check the satisfiability of equation $f_1 \oplus f_2$




Functional Methods

- Given two circuits:
 - Build the ROBDDs of the outputs in terms of the primary inputs
 - Two circuits are equivalent **if and only if the ROBDDs are isomorphic**
- Complexity of verification depends on the **size** of ROBDDs
 - Compact in many cases


Structural Methods

- Based on internal correspondences
 - Learning techniques for identifying implications
 - Techniques for exploiting implications
- Basic idea:
 - Two networks to be verified have many **internal equivalent points and implications**
 - Identify these equivalences and implications to simplify verification problem

Implications




Direct Implication




Indirect Implication
(Learning)

Learning: Identifying implications



Functional Learning



Recursive Learning

$G = 1$


Case 1: $H = 0$

Case 2: $I = 0 \Rightarrow b = 1$
 $\Rightarrow H = 0$

$G = 1 \Rightarrow H = 0$



Learning for Verification



Learn: $c = 1 \Rightarrow e = 0$ (1)

$d = 1 \Rightarrow e = 0$ (2)

Output: $e = 1$

Case 1: $c=0$ and $d=1$

$\Rightarrow e = 0$ (from 2) **Conflict**


Case 2: $c=1$ and $d=0$

$\Rightarrow e = 0$ (from 1) **Conflict**

Conclusion: $e = 0$ i.e. **circuits are equal**




Implications for Verification




Compare (Key) Points

- A design object used as a combinational logic endpoint during verification
- FEC tools verify a compare point by comparing the **logic cone** of two matching points
- FEC Tools use the following design objects to automatically create compare points:
 - Primary outputs
 - Sequential elements
 - Black box input pins
 - Nets driven by multiple drivers, where at least one driver is a port or black box




Logic Cones

- A logic cone consists of all logic that funnels down to, and drives, a key point
- A logic cone can have any number of inputs, but only one output



Constructing Compare Points

- ① Automatically defined compare points
- ② User-defined compare points





Summary


- Two basic approaches:
 - BDD based
 - General but suffer from memory explosion problem
 - Learning based
 - Require structural similarity
 - Fast but not as general
- Recently attempt to consolidate different approaches in a single environment
 - Identify equivalent nodes
 - If not enough equivalences then use implications
 - Finally BDD based approach such as partitioning



Outline

- Formal Verification Overview
- Equivalence Checking
 - Combinational equivalence checking
 - Sequential equivalence checking
- Model Checking

Sequential Equivalence Checking




Ckt1 and *Ckt2* are equivalent iff the computational model ($Ckt1 \oplus Ckt2$) produces constant 0 for all valid input sequences $\{x_1, x_2, \dots, x_n\}$

FSM Model

- Finite state machine: FSM (**i, x, y, o, t, f, x⁰**)
 - **i**: set of **input** variables
 - **x**: set of **current state** variables
 - **y**: set of **next state** variables
 - **o**: set of **output** variables
 - **t**: **state transition** functions: $y = t(x, i)$
 - **f**: **output transition** functions: $o = f(x, i)$
 - **x⁰**: set of **initial states**

Represent a FSM using BDDs

- Representing a FSM includes:
 - the current/next states in the FSM
 - the transition/output relations





A modulo 8 counter

$$t_0 = !v_0$$


$$t_1 = v_0 \oplus v_1$$

$$t_2 = (v_0 \wedge v_1) \oplus v_2$$


Represent Current/Next States



Current-State



Next-State



Characteristic Function

- Given a state transition function $y_k = t(x, i)$
- The **characteristic function** $z = \chi_{y_k}(y_k, x, i)$ of the function y_k is a **query** function:
 - $z = 1$ (**true**) means the values of y_k, x, i **satisfy** the equation: $y_k = t(x, i)$
 - $z = 0$ (**false**) otherwise
- The equation of z is :

$$z = \chi_{y_k}(y_k, x, i) = (y_k \Leftrightarrow t(x, i)) = \text{XNOR}(y_k, t(x, i))$$



State Transition Relation

- Given the state transition functions:

$$t(x, i) = [t_1(x, i), t_2(x, i), \dots, t_m(x, i)]$$
 - $t_k(x, i)$ corresponds to one FF
- The **state transition relation** $T(x, i, y)$ of an FSM is defined as follows:


$$T(x, i, y) = \prod_{k=1}^m (\chi_{y_k}(y_k, x, i)) = \prod_{k=1}^m (y_k \Leftrightarrow t_k(x, i))$$



characteristic function of each
state transition function



Represent Transition Relation



$$N_0(V, T) = (t_0 \Leftrightarrow !v_0)$$

$$N_1(V, T) = (t_1 \Leftrightarrow v_0 \oplus v_1)$$

$$N_2(V, T) = (t_2 \Leftrightarrow (v_0 \wedge v_1) \oplus v_2)$$



$$N(V, T) = N_0(V, T) \wedge N_1(V, T) \wedge N_2(V, T)$$

BDDs of State Transition Relation

Existential Quantification


- Given a state transition relation $T(x, i, y)$, the **existential quantification for x** is defined by the operator $\exists x$:

$$F = \exists x T(x, i, y) = T_{x=1}(i, y) + T_{x=0}(i, y)$$

- F is still a characteristic function**
 - F is true \rightarrow there exists the assignments for x such that T is true

Forward and Reverse Images

Forward image



$$\text{Image}(P, R) = \{v' : \text{for some } v, v \in P \text{ and } (v, v') \in R\}$$



$$\chi_{\text{Image}(P,R)}(v') = \exists v. (\chi_P(v) \wedge \chi_R(v, v'))$$


BDD for next state

BDD for transition relation

BDD for current state

Forward and Reverse Images

Reverse image



$$\text{Image}^{-1}(P, R) = \{v : \text{for some } v', v' \in P \text{ and } (v, v') \in R\}$$




$$\chi_{\text{Image}(P,R)}(v) = \exists v'. (\chi_P(v') \wedge \chi_R(v, v'))$$

BDD for current state

BDD for transition relation

BDD for next state

Example: Image Computation



Basic Approach of SEC

- Check if any state **where the outputs are not equal** is reachable from the initial state
- Reachability analysis
 - To determine that a set of states can be reached from initial states in a system
 - Implemented by BDDs


Reachability Analysis

s : current state, s' : next state, x : prime input

$R(s)$: set of current state

$N(s')$: set of next state

$T(x, s, s')$: set of state transition relation



$N(s')$ can be obtained by the equation:

$$N(s') = \exists_{s, x} (T(x, s, s') \wedge R^i(s))$$

Algorithm of Reachability Analysis

Algorithm: do_reachability ($I(s), T(x, s, s')$)

$i = -1$

$R^0(s) = I(s)$

repeat

$i = i + 1$

$N(s') = \exists_{s, x} (T(x, s, s') \wedge R^i(s))$

$N(s) = N(s' \leftarrow s)$

$R^{i+1}(s) = R^i(s) + N(s)$

until $(R^{i+1}(s) = R^i(s))$

return $(R^{i+1}(s))$

Debugging

- When any mismatch is found, a **counter example** that illustrates the difference will be generated
 - We can find the bugs through the example
- The counter example typically consists of
 - Comparison points that differ
 - Inputs of the logic cone that drive the comparison points
 - Intermediate nodes inside the logic cones
- Determine the exact location of the errors and how to correct them requires user's intervention




Outline

- Formal Verification Overview
- Equivalence Checking
 - Combinational equivalence checking
 - Sequential equivalence checking
- **Model Checking**



What is Model Checking ?




Specification & Temporal Logic

- Specification: describing the behaviors (**properties**) of the circuit
- Temporal logic: a formalism for **describing the temporal properties of a system**
 - Check whether the model satisfies those rules
- Features of temporal logic:
 - **"time"** is not mentioned explicitly
 - formulas might specify the concept of **"eventually"**, **"never"**, **"always"**, or **"until"** for some designated states in the circuit


Computation Tree

- The computation tree shows **all of the possible executions** starting from the initial state of an FSM

State Transition Graph



Unwind




Infinite Computation Tree

Computation Tree Logic (CTL)

- Formulas are constructed from **logic operators**, **temporal operators**, and **path quantifiers** :
 - Formal representations for the properties of a design
- Logic operator:
 - \neg (not) , \bullet (and) , $+$ (or) , \rightarrow (imply) , \leftrightarrow (if and only if)
- Temporal operator:
 - Xp** — property **p** holds **next time**
 - Fp** — property **p** holds **sometime in the future**
 - Gp** — property **p** holds **globally in the future**
 - pUq** — property **p** holds **until** property **q** holds
- Path quantifier:
 - A** — “**for every path**” in the computation tree
 - E** — “**there exists a path**” in the computation tree


Temporal Operators

- **X**: “Next-time”, Xp at t iff p at $t+1$
- **F**: “Future”, Fp at t iff p for some $t' \geq t$




Temporal Operators

- **G**: “Globally”, Gp at t iff p for all $t' \geq t$




- **U**: “Until”, $p U q$ at t iff q for some $t' \geq t$ and p in the range $[t, t')$



CTL Formula



- Every operator F, G, X, U preceded by A or E
- Any CTL operator applied to a CTL formula gives another CTL formula
- Any Boolean combination of CTL formula is a CTL formula
- Propositions represented by small case alphabet (e.g. p, q, r)
- Examples of CTL formulas:
 - $AG\ p$
 - $E\ (p\ U\ q)$
 - $AG\ EF\ p$
 - $AG\ (\text{not}(AX\ p) + EF\ q)$

Branching View of Time





Formula	T/ F
$EG\ (\text{RED})$	T
$E\ (\text{RED}\ U\ \text{GREEN})$	T
$AF\ (\text{GREEN})$	F
$AGEF(\text{GREEN})$	T
$A(\text{RED}\ U\ \text{GREEN})$	F


Computation Tree Logic




Computation Tree Logic




Example System: Traffic Light Controller



Block Diagram of TLC





Example Properties for TLC

- Invariant: It is never the case that both the highway and farm road have green simultaneously
- The CTL formula saying this is:

$AG(\neg (\text{hwy_light} = \text{green}) * (\text{farm_light} = \text{green}))$



Example Properties for TLC

- If a car is waiting on the farm road, then eventually the farm road light turns green
- The CTL formula saying this is:

$AG(\text{car_waiting} \rightarrow AF(\text{farm_light} = \text{green}))$





Symbolic Model Checking

- State explosion problem
 - State graph exponential in program size
- Symbolic model checking approach
 - Boolean formulas represent sets and relations
 - Often represented using BDD
 - Use **fixed point** characterizations of CTL operators
 - No more states can be reached from current state
 - Model checking without building state graph

Explicit State Traversal


- For each state, its next state are enumerated one by one
- Process one state at a time
- The complexity depends on the number of states and the number of input combinations
 - Often a huge number for modern designs





Implicit State Traversal (1/2)

- Each layer of breadth-first search is represented by a BDD



- No explicit STG is built



Implicit State Traversal (2/2)

- Step 1: represent the set of states by **BDDs**
- Step 2: calculate the **set of next states y** from the set of current states **x**
- Step 3: add the set of next states **y** to the **set of reachable states R**
- Step 4: let the set of reachable states **R** be the set of current states, and repeat step 2 and step 3 ***until R is saturated***

Implicit State Traversal: Algorithm

- Input: set of initial states $\chi_x(x^0)$;
state transition relation $T(x, i, y)$;

```


1  k = -1
2   $R_0(x) = \chi_x(x^0)$ ;
3  do
4      k = k + 1;
5       $\chi_y(y) = \exists x, i ( R_k(x) \bullet T(x, i, y) )$ 
6       $\chi_x(x) = \chi_y(x \leftarrow y)$ 
7       $R_{k+1}(x) = R_k(x) + \chi_x(x)$ 
8  while (  $R_{k+1}(x) \neq R_k(x)$  )
9  return  $R_{k+1}(x)$ 
    
```

→ Step 2


→ Step 3



Implicit State Traversal: Example




(1) R_0 is the set of initial states




(2) R_1 is the set of states reachable from R_0 in less than or equal to one step



Implicit State Traversal: Example



(3) R_2 is the set of states reachable from R_0 in less than or equal to two step



(4) The iteration terminates after finding $R_5 = R_4$ and the resultant set is the set of reachable states

Acceptance of SMC

Acceptance:

- There have been major successes on some industrial projects
- Use on particular projects in huge companies (e.g. IBM, Intel)
- Commercially supported products
- But <1% use overall

Limitations of SMC

Limitations:

- State explosion problems limits to small submodules of hardware
.... but interface is not specified
- Changing design may cause unpredictable blowup

Future Directions

- Only “**partial**” or “**bounded**” model checking

