




A Full bytes + payload CRC




B Actual chip completion, 32 bytes / CR4/8



C Real SF8 packet · CRC b746



D Real SF9 packet · CRC 3777



A-B: separate fresh 9-packet batches; same stationary board pair, BW203.125 kHz, 32-byte payload, CR4/8; no retries.
C-D: raw XIAO IQ, 250 kcomplex samples/s, 4-bit components, hardware AGC; each panel normalized to its own maximum.
350-ms contiguous windows are not continuous full-time USB capture. Complete packet decoding runs on the PC, not Arduino.