Reference Information

ALU Arithmetic Input Table:

Select		Input	Operation		
S ₁	S ₀	Υ	C _{in} =0	C _{in} =1	
0	0	All Os	G=A	G=A+1	
0	1	В	G=A+B	G=A+B+1	
1	0	В	G=A-B-1	G=A-B	
1	1	All 1s	G=A-1	G=A	

Register assignments:

Register values: Processor role

- Register 0 (\$zero): reserved value.
- Register 1 (\$at): reserved for the assembler.
- Registers 2-3 (\$v0, \$v1): return values
- Registers 4-7 (\$a0-\$a3): function arguments
- Registers 8-15, 24-25 (\$t0-\$t9): temporaries
- Registers 16-23 (\$s0-\$s7): saved temporaries
- Registers 28-31 (\$gp, \$sp, \$fp, \$ra)

Assembly Instruction Table:

Instruction	Туре	Op/Func	Syntax
add	R	100000	\$d, \$s, \$t
addu	R	100001	\$d, \$s, \$t
addi	I I	001000	\$t, \$s, i
addiu	i	001001	\$t, \$s, i
div	R	011010	\$s, \$t
divu	R	011011	\$s, \$t
mult	R	011000	\$s, \$t
multu	R	011001	\$s, \$t
sub	R	100010	\$d, \$s, \$t
subu	R	100011	\$d, \$s, \$t
and	R	100100	\$d, \$s, \$t
andi	I	001100	\$t, \$s, i
nor	R	100111	\$d, \$s, \$t
or	R	100101	\$d, \$s, \$t
ori	I	001101	\$t, \$s, i
xor	R	100110	\$d, \$s, \$t
xori	I	001110	\$t, \$s, i
sll	R	000000	\$d, \$t, a
sllv	R	000100	\$d, \$t, \$s
sra	R	000011	\$d, \$t, a
srav	R	000111	\$d, \$t, \$s
srl	R	000010	\$d, \$t, a
srlv	R	000110	\$d, \$t, \$s
beq	I	000100	\$s, \$t, label
bgtz	I	000111	\$s, label
blez	1	000110	\$s, label
bne	I	000101	\$s, \$t, label
j	J	000010	label
jal	J	000011	label
jalr	R	001001	\$ 5
jr	R	001000	\$ S
lb	ı	100000	\$t , i (\$s)
lbu	I	100100	\$t, i (\$s)
lh	1	100001	\$t, i (\$s)
lhu	I	100101	\$t, i (\$s)
lw	l	100011	\$t, i (\$s)
sb	I	101000	\$t, i (\$s)
sh	1	101001	\$t, i (\$s)
SW	<u> </u>	101011	\$t, i (\$s)
slt	R	101010	\$d, \$s, \$t
sltu	R	101001	\$d, \$s, \$t
slti	l	001010	\$t, \$s, i
sltiu	I	001011	\$t, \$s, i
mfhi	R	010000	\$d
mflo	R	010010	\$d
trap		001100	i