# RISC-V ELF psABI specification

## Table of Contents

- 1. Register Convention
  - Integer Register Convention
  - Floating-point Register Convention
- 2. Procedure Calling Convention
  - Integer Calling Convention
  - Hardware Floating-point Calling Convention
  - RV32E Calling Convention
  - Default ABIs and C type sizes
  - va\_list, va\_start, and va\_arg
- 3. ELF Object Files
  - File Header
  - Sections
  - String Tables
  - Symbol Table
  - Relocations
  - Thread Local Storage
  - Program Header Table
  - Note Sections
  - Dynamic Table
  - Hash Table
- 4. DWARF
  - Dwarf Register Numbers

### Copyright and license information

This RISC-V ELF psABI specification document is

© 2016 Palmer Dabbelt palmer@dabbelt.com © 2016 Stefan O'Rear sorear2@g mail.com © 2016 Kito Cheng kito.cheng@gmail.com © 2016-2017 Andrew Waterman aswaterman@gmail.com © 2016-2017 Michael Clark michaeljclark@m ac.com © 2017-2019 Alex Bradbury asb@asbradbury.org © 2017 David Horner ds2horner@gmail.com © 2017 Max Nordlund max.nordlund@gmail.com © 2017 Karsten Merker merker@debian.org

It is licensed under the Creative Commons Attribution 4.0 International License (CC-BY 4.0). The full license text is available at https://creativecommons.org/licenses/by/4.0/.

# **Register Convention**

# **Integer Register Convention**

Name	ABI Mnemonic	Meaning	Preserved across calls?
x0	zero	Zero	- (Immutable)
x1	ra	Return address	No
x2	$\operatorname{sp}$	Stack pointer	Yes
x3	gp	Global pointer	- (Unallocatable)
x4	tp	Thread pointer	- (Unallocatable)
x5-x7	t0-t2	Temporary registers	No
x8-x9	s0-s1	Callee-saved registers	Yes
x10-x17	a0-a7	Argument registers	No
x18-x27	s2-s11	Callee-saved registers	Yes
x28-x31	t3-t6	Temporary registers	No

In the standard ABI, procedures should not modify the integer registers tp and gp, because signal handlers may rely upon their values.

The presence of a frame pointer is optional. If a frame pointer exists it must reside in x8 (s0), the register remains callee-saved.

# Floating-point Register Convention

Name	ABI Mnemonic	Meaning	Preserved across calls?
f0-f7	ft0-ft7	Temporary registers	No
f8-f9	fs0-fs1	Callee-saved registers	Yes*
f10-f17	fa0-fa7	Argument registers	No
f18-f27	fs2-fs11	Callee-saved registers	Yes*
f28-f31	ft8-ft11	Temporary registers	No

<sup>\*:</sup> Floating-point values in callee-saved registers are only preserved across calls if they are no larger than the width of a floating-point register in the targeted ABI. Therefore, these registers can always be considered temporaries if targeting the base integer calling convention.

The Floating-Point Control and Status Register (fcsr) must have thread storage duration in accordance with C11 section 7.6 "Floating-point environment <ferv.h>".

# **Procedure Calling Convention**

# **Integer Calling Convention**

The base integer calling convention provides eight argument registers, a0-a7, the first two of which are also used to return values.

Scalars that are at most XLEN bits wide are passed in a single argument register, or on the stack by value if none is available. When passed in registers, scalars narrower than XLEN bits are widened according to the sign of their type up to 32 bits, then sign-extended to XLEN bits.

Scalars that are 2 XLEN bits wide are passed in a pair of argument registers, or on the stack by value if none are available. If exactly one register is available, the low-order XLEN bits are passed in the register and the high-order XLEN bits are passed on the stack.

Scalars wider than 2 XLEN are passed by reference and are replaced in the argument list with the address.

Aggregates whose total size is no more than XLEN bits are passed in a register, with the fields laid out as though they were passed in memory. If no register is available, the aggregate is passed on the stack. Aggregates whose total size is no more than 2 XLEN bits are passed in a pair of registers; if only one register is available, the first half is passed in a register and the second half is passed on the stack. If no registers are available, the aggregate is passed on the stack. Bits unused due to padding, and bits past the end of an aggregate whose size in bits is not divisible by XLEN, are undefined.

Aggregates or scalars passed on the stack are aligned to the minimum of the object alignment and the stack alignment.

Aggregates larger than 2 XLEN bits are passed by reference and are replaced in the argument list with the address, as are C++ aggregates with nontrivial copy constructors, destructors, or vtables.

Empty structs or union arguments or return values are ignored by C compilers which support them as a non-standard extension. This is not the case for C++, which requires them to be sized types.

Bitfields are packed in little-endian fashion. A bitfield that would span the alignment boundary of its integer type is padded to begin at the next alignment boundary. For example, struct  $\{$  int x : 10; int y : 12;  $\}$  is a 32-bit type with x in bits 9-0, y in bits 21-10, and bits 31-22 undefined. By contrast, struct  $\{$  short x : 10; short y : 12;  $\}$  is a 32-bit type with x in bits 9-0, y in bits 27-16, and bits 31-28 and 15-10 undefined.

Arguments passed by reference may be modified by the callee.

Floating-point reals are passed the same way as aggregates of the same size, complex floating-point numbers are passed the same way as a struct containing two floating-point reals.

In the base integer calling convention, variadic arguments are passed in the same manner as named arguments, with one exception. Variadic arguments with 2 XLEN-bit alignment and size at most 2 XLEN bits are passed in an aligned register pair (i.e., the first register in the pair is even-numbered), or on the stack by value if none is available. After a variadic argument has been passed on the stack, all future arguments will also be passed on the stack (i.e. the last argument register may be left unused due to the aligned register pair rule).

Values are returned in the same manner as a first named argument of the same type would be passed. If such an argument would have been passed by reference, the caller allocates memory for the return value, and passes the address as an implicit first parameter.

The stack grows towards negative addresses and the stack pointer shall be aligned to a 128-bit boundary upon procedure entry. In the standard ABI, the stack pointer must remain aligned throughout procedure execution. Non-standard ABI code must realign the stack pointer prior to invoking standard ABI procedures. The operating system must realign the stack pointer prior to invoking a signal handler; hence, POSIX signal handlers need not realign the stack pointer. In systems that service interrupts using the interruptee's stack, the interrupt service routine must realign the stack pointer if linked with any code that uses a non-standard stack-alignment discipline, but need not realign the stack pointer if all code adheres to the standard ABI.

Procedures must not rely upon the persistence of stack-allocated data whose addresses lie below the stack pointer.

Registers s0-s11 shall be preserved across procedure calls. No floating-point registers, if present, are preserved across calls.

#### Hardware Floating-point Calling Convention

The hardware floating-point calling convention adds eight floating-point argument registers, fa0-fa7, the first two of which are also used to return values. Values are passed in floating-point registers whenever possible, whether or not the integer registers have been exhausted.

The remainder of this section applies only to named arguments. Variadic arguments are passed according to the integer calling convention.

For the purposes of this section, FLEN refers to the width of a floating-point register in the ABI. The ISA might have wider floating-point registers than the ABI.

For the purposes of this section, "struct" refers to a C struct with its hierarchy flattened, including any array fields. That is, struct { struct { float  $f[1]; } g[2]; }$  and struct { float f; float g; } are treated the same. Fields containing empty structs or unions are ignored while flattening, even in C++, unless they have nontrivial copy constructors or destructors. Attributes such as aligned or packed do not interfere with a struct's eligibility for being passed in registers according to the rules below. i.e. struct { int i; double d; } and struct \_\_attribute\_\_((\_\_packed\_\_)) { int i; double d } are treated the same, as are struct { float f; float g; } and struct { float f; float g \_\_attribute\_\_ ((aligned (8))); }.

A real floating-point argument is passed in a floating-point argument register if it is no more than FLEN bits wide and at least one floating-point argument register is available. Otherwise, it is passed according to the integer calling convention.

A struct containing just one floating-point real is passed as though it were a standalone floating-point real.

A struct containing two floating-point reals is passed in two floating-point registers, if neither is more than FLEN bits wide and at least two floating-point argument registers are available. (The registers need not be an aligned pair.) Otherwise, it is passed according to the integer calling convention.

A complex floating-point number, or a struct containing just one complex floating-point number, is passed as though it were a struct containing two floating-point reals.

A struct containing one floating-point real and one integer (or bitfield), in either order, is passed in a floating-point register and an integer register, without extending the integer to XLEN bits, provided the floating-point real is no more than FLEN bits wide and the integer is no more than XLEN bits wide, and at least one floating-point argument register and at least one integer argument register is available. Otherwise, it is passed according to the integer calling convention.

Unions are never flattened and are always passed according to the integer calling convention.

Values are returned in the same manner as a first named argument of the same type would be passed.

Floating-point registers fs0-fs11 shall be preserved across procedure calls, provided they hold values no more than FLEN bits wide.

### RV32E Calling Convention

The RV32E calling convention is designed to be usable with the RV32E ISA. This calling convention is the same as the integer calling convention, except for

the following differences. The stack pointer need only be aligned to a 32-bit boundary. Registers x16-x31 do not participate in the ABI, so there are only six argument registers, a0-a5, only two callee-saved registers, s0-s1, and only three temporaries, t0-t2.

If used with an ISA that has any of the registers x16-x31 and f0-f31, then these registers are considered temporaries.

# Default ABIs and C type sizes

While various different ABIs are technically possible, for software compatibility reasons it is strongly recommended to use the following default ABIs:

• on RV64G: LP64 with floats and doubles passed in floating point registers, i.e. ELFCLASS64 and EF\_RISCV\_FLOAT\_ABI\_DOUBLE, using the following C type sizes:

Type	Size (Bytes)	Alignment (Bytes)
bool/_Bool	1	1
char	1	1
short	2	2
int	4	4
$wchar\_t$	4	4
$wint\_t$	4	4
long	8	8
long long	8	8
int128	16	16
void *	8	8
float	4	4
double	8	8
long double	16	16

Although RV64GQ systems can technically use EF\_RISCV\_FLOAT\_ABI\_QUAD, it is strongly recommended to use EF\_RISCV\_FLOAT\_ABI\_DOUBLE on general-purpose RV64GQ systems for compatibility with standard RV64G software.

• on RV32G: ILP32 with floats and doubles passed in floating point registers, i.e. ELFCLASS32 and EF\_RISCV\_FLOAT\_ABI\_DOUBLE, using the following C type sizes:

Type	Size (Bytes)	Alignment (Bytes)
bool/_Bool	1	1
char	1	1

Type	Size (Bytes)	Alignment (Bytes)
short	2	2
int	4	4
$wchar\_t$	4	4
$wint\_t$	4	4
long	4	4
long long	8	8
void *	4	4
float	4	4
double	8	8
long double	16	16

char is unsigned. wchar\_t is signed. wint\_t is unsigned.

\_Complex types have the alignment and layout of a struct containing two fields of the corresponding real type (float, double, or long double), with the first field holding the real part and the second field holding the imaginary part.

A future version of this specification may define an ILP32 ABI for RV64G, but currently this is not a supported operating mode.

## va\_list, va\_start, and va\_arg

The va\_list type is void\*. A callee with variadic arguments is responsible for copying the contents of registers used to pass variadic arguments to the vararg save area, which must be contiguous with arguments passed on the stack. The va\_start macro initializes its va\_list argument to point to the start of the vararg save area. The va\_arg macro will increment its va\_list argument according to the size of the given type, taking into account the rules about 2 XLEN aligned arguments being passed in "aligned" register pairs.

# **ELF Object Files**

### File Header

- $\bullet$  e\_ident
  - EI\_CLASS: Specifies the base ISA, either RV32 or RV64. We don't let users link RV32 and RV64 code together.
    - $\ast$  ELFCLASS64: ELF-64 Object File
    - \* ELFCLASS32: ELF-32 Object File
- $\bullet\,$  e\_type: Nothing RISC-V specific.

- e\_machine: Identifies the machine this ELF file targets. Always contains EM\_RISCV (243) for RISC-V ELF files. We only support RISC-V v2 family ISAs, this support is implicit.
- e\_flags: Describes the format of this ELF file. These flags are used by the linker to disallow linking ELF files with incompatible ABIs together.

Bit 0	Bit 1 - 2	Bit 3	Bit 4	Bit 5 - 31
RVC	Float ABI	RVE	TSO	Reserved

- EF\_RISCV\_RVC (0x0001): This bit is set when the binary targets the C ABI, which allows instructions to be aligned to 16-bit boundaries (the base RV32 and RV64 ISAs only allow 32-bit instruction alignment). When linking objects which specify EF\_RISCV\_RVC, the linker is permitted to use RVC instructions such as C.JAL in the relaxation process.
- EF RISCV FLOAT ABI SINGLE (0x0002)
- EF\_RISCV\_FLOAT\_ABI\_DOUBLE (0x0004)
- EF\_RISCV\_FLOAT\_ABI\_QUAD (0x0006): These three flags identify the floating point ABI in use for this ELF file. They store the largest floating-point type that ends up in registers as part of the ABI (but do not control if code generation is allowed to use floating-point internally). The rule is that if you have a floating-point type in a register, then you also have all smaller floating-point types in registers. For example \_DOUBLE would store "float" and "double" values in F registers, but would not store "long double" values in F registers. If none of the float ABI flags are set, the object is taken to use the soft-float ABI.
- EF\_RISCV\_RVE (0x0008): This bit is set when the binary targets the E ABI.
- EF\_RISCV\_TSO (0x0010): This bit is set when the binary requires the RVTSO memory consistency model.

Until such a time that the *Reserved* bits (0xffffffe0) are allocated by future versions of this specification, they shall not be set by standard software.

### Sections

# **String Tables**

# Symbol Table

# Relocations

RISC-V is a classical RISC architecture that has densely packed non-word sized instruction immediate values. While the linker can make relocations on arbitrary memory locations, many of the RISC-V relocations are designed for use with specific instructions or instruction sequences. RISC-V has several instruction specific encodings for PC-Relative address loading, jumps, branches and the RVC compressed instruction set.

The purpose of this section is to describe the RISC-V specific instruction sequences with their associated relocations in addition to the general purpose machine word sized relocations that are used for symbol addresses in the Global Offset Table or DWARF meta data.

The following table provides details of the RISC-V ELF relocations (instruction specific relocations show the instruction type in the Details column):

Enum	ELF Reloc Type	Description	Details
0	R_RISCV_NONE	None	
1	R_RISCV_32	Runtime relocation	word32 = S + A
2	R_RISCV_64	Runtime relocation	word64 = S + A
3	R_RISCV_RELATIVE	Runtime relocation	word32,64 = B + A
4	R_RISCV_COPY	Runtime relocation	must be in executable. not allowed in shared library
5	R_RISCV_JUMP_SLOT	Runtime relocation	word32,64 = S ;handled by PLT unless LD BIND NOV
6	R_RISCV_TLS_DTPMO	D32LS relocation	word32 = S->TLSINDEX
7	R_RISCV_TLS_DTPMO	D64S relocation	word64 = S->TLSINDEX
8	R_RISCV_TLS_DTPREI	232LS relocation	$word32$ = TLS + S + A - TLS_TP_OFFS

Enum	ELF Reloc Type	Description	Details
9	R_RISCV_TLS_DTPREL R_RISCV_TLS_TPREL3:		word64 = TLS + S + A - TLS_TP_OFFSET word32 = TLS + S + A + S_TLS_OFFSET
11	R_RISCV_TLS_TPREL6	4TLS relocation	TLS_DTV_OFFSE word64 = TLS + S + A + S_TLS_OFFSET
16 17 18	R_RISCV_BRANCH R_RISCV_JAL R_RISCV_CALL	PC-relative branch PC-relative jump PC-relative call	TLS_DTV_OFFSE (SB-Type) (UJ-Type) MACRO call,tail (auipc+jalr
19	R_RISCV_CALL_PLT	PC-relative call (PLT)	pair) MACRO call,tail (auipc+jalr pair) PIC
20	R_RISCV_GOT_HI20	PC-relative GOT reference	MACRO la
21	R_RISCV_TLS_GOT_HI	2PC-relative TLS IE	MACRO
22	R_RISCV_TLS_GD_HI20	GOT offset PC-relative TLS GD reference	la.tls.ie MACRO la.tls.gd
23	R_RISCV_PCREL_HI20		%pcrel_hi(symbol) (U-Type)
24	R_RISCV_PCREL_LO12	PC-relative reference	%pcrel_lo(symbol) (I-Type)
25	R_RISCV_PCREL_LO12	BC-relative reference	%pcrel_lo(symbol) (S-Type)
26	R_RISCV_HI20	Absolute address	%hi(symbol) (U-Type)
27	R_RISCV_LO12_I	Absolute address	%lo(symbol) (I-Type)
28	R_RISCV_LO12_S	Absolute address	%lo(symbol) (S-Type)
29	R_RISCV_TPREL_HI20	TLS LE thread offset	%tprel_hi(symbol) (U-Type)

Enum	ELF Reloc Type	Description	Details
30	R_RISCV_TPREL_LO12	2_TLS LE thread offset	%tprel_lo(symbol) (I-Type)
31	R_RISCV_TPREL_LO12	2_% LE thread offset	%tprel_lo(symbol) (S-Type)
32	R_RISCV_TPREL_ADD	TLS LE thread usage	%tprel_add(symbol)
33	R_RISCV_ADD8	8-bit label addition	word8 = old + S + A
34	R_RISCV_ADD16	16-bit label addition	word16 = old + S + A
35	R_RISCV_ADD32	32-bit label addition	word32 = old + S + A
36	R_RISCV_ADD64	64-bit label addition	word64 = old + S + A
37	R_RISCV_SUB8	8-bit label subtraction	word8 = old - S
38	R_RISCV_SUB16	16-bit label subtraction	word16 = old - S - A
39	R_RISCV_SUB32	32-bit label subtraction	word32 = old - S - A
40	R_RISCV_SUB64	64-bit label subtraction	word64 = old - S - A
41	R_RISCV_GNU_VTINH	E <b>RIN</b> U C++ vtable hierarchy	
42	R_RISCV_GNU_VTENT		
43	R_RISCV_ALIGN	Alignment statement	
44	R_RISCV_RVC_BRANC	HPC-relative branch offset	(CB-Type)
45	R_RISCV_RVC_JUMP	PC-relative jump offset	(CJ-Type)
46	R_RISCV_RVC_LUI	Absolute address	(CI-Type)
47	R_RISCV_GPREL_I	GP-relative reference	(I-Type)
48	R_RISCV_GPREL_S	GP-relative reference	(S-Type)
49	R_RISCV_TPREL_I	TP-relative TLS LE load	(I-Type)
50	R_RISCV_TPREL_S	TP-relative TLS LE store	(S-Type)
51	R_RISCV_RELAX	Instruction pair can be relaxed	
52	R_RISCV_SUB6	Local label subtraction	
53	R_RISCV_SET6	Local label subtraction	

Enum	ELF Reloc Type	Description	Details
54	R_RISCV_SET8	Local label subtraction	
55	R_RISCV_SET16	Local label subtraction	
56	R_RISCV_SET32	Local label subtraction	
57- 191	Reserved	Reserved for future standard use	
192- 255	Reserved	Reserved for nonstandard ABI extensions	

Nonstandard extensions are free to use relocation numbers 192-255 for any purpose. These relocations may conflict with other nonstandard extensions.

This section and later ones contain fragments written in assembler. The precise assembler syntax, including that of the relocations, is described in the RISC-V Assembly Programmer's Manual.

#### **Address Calculation Symbols**

The following table provides details on the variables used in address calculation:

Variable	Description
A	Addend field in the relocation entry associated with the symbol
В	Base address of a shared object loaded into memory
G	Offset of the symbol into the GOT (Global Offset Table)
$\mathbf{S}$	Value of the symbol in the symbol table
GP	Global Pointer register (x3)

### Absolute Addresses

32-bit absolute addresses in position dependent code are loaded with a pair of instructions which have an associated pair of relocations:  $R_RISCV_HI20$  plus  $R_RISCV_LO12_I$  or  $R_RISCV_LO12_S$ .

The R\_RISCV\_HI20 refers to an LUI instruction containing the high 20-bits to be relocated to an absolute symbol address. The LUI instruction is followed by an I-Type instruction (add immediate or load) with an R\_RISCV\_L012\_I relocation or an S-Type instruction (store) and an R\_RISCV\_L012\_S relocation. The addresses for pair of relocations are calculated like this:

```
hi20 = ((symbol_address + 0x800) >> 12);lo12 = symbol_address - (hi20 << 12);</li>
```

The following assembly and relocations show loading an absolute address:

```
lui a0,%hi(symbol) # R_RISCV_HI20 (symbol)
addi a0,a0,%lo(symbol) # R_RISCV_LO12 (symbol)
```

#### Global Offset Table

For position independent code in dynamically linked objects, each shared object contains a GOT (Global Offset Table) which contains addresses of global symbols (objects and functions) referred to by the dynamically linked shared object. The GOT in each shared library is filled in by the dynamic linker during program loading, or on the first call to extern functions.

To avoid runtime relocations within the text segment of position independent code the GOT is used for indirection. Instead of code loading virtual addresses directly, as can be done in static code, addresses are loaded from the GOT. The allows runtime binding to external objects and functions at the expense of a slightly higher runtime overhead for access to extern objects and functions.

#### Program Linkage Table

The PLT (Program Linkage Table) exists to allow function calls between dynamically linked shared objects. Each dynamic object has its own GOT (Global Offset Table) and PLT (Program Linkage Table).

The first entry of a shared object PLT is a special entry that calls <code>\_dl\_runtime\_resolve</code> to resolve the GOT offset for the called function. The <code>\_dl\_runtime\_resolve</code> function in the dynamic loader resolves the GOT offsets lazily on the first call to any function, except when <code>LD\_BIND\_NOW</code> is set in which case the GOT entries are populated by the dynamic linker before the executable is started. Lazy resolution of GOT entries is intended to speed up program loading by deferring symbol resolution to the first time the function is called. The first entry in the PLT occupies two 16 byte entries:

```
auipc t2, %pcrel_hi(.got.plt)
sub
       t1, t1, t3
                                # shifted .got.plt offset + hdr size + 12
l[w|d] t3, %pcrel lo(1b)(t2)
                                # dl runtime resolve
       t1, t1, -(hdr size + 12) # shifted .got.plt offset
addi
addi
       t0, t2, %pcrel_lo(1b)
                                # &.got.plt
srli
       t1, t1, log2(16/PTRSIZE) # .got.plt offset
1[w|d] t0, PTRSIZE(t0)
                                # link map
       t3
jr
```

Subsequent function entry stubs in the PLT take up 16 bytes and load a function pointer from the GOT. On the first call to a function, the entry redirects to the first PLT entry which calls \_dl\_runtime\_resolve and fills in the GOT entry for subsequent calls to the function:

#### **Procedure Calls**

 $R\_RISCV\_CALL$  or  $R\_RISCV\_CALL\_PLT$  and  $R\_RISCV\_RELAX$  relocations are associated with pairs of instructions (AUIPC+JALR) generated by the CALL or TAIL pseudoinstructions.

In position dependent code (-fno-pic) the AUIPC instruction in the AUIPC+JALR pair has both a R\_RISCV\_CALL relocation and a R\_RISCV\_RELAX relocation indicating the instruction sequence can be relaxed during linking.

In position independent code (-fPIC, -fpic or -fpie) the AUIPC instruction in the AUIPC+JALR pair has both a R\_RISCV\_CALL\_PLT relocation and a R\_RISCV\_RELAX relocation indicating the instruction sequence can be relaxed during linking.

Procedure call linker relaxation allows the AUIPC+JALR pair to be relaxed to the JAL instruction when the procedure or PLT entry is within (-1 MiB to + 1 MiB-2) of the instruction pair.

The pseudoinstruction:

```
call symbol
```

expands to the following assembly and relocation:

```
auipc ra, 0  # R_RISCV_CALL (symbol), R_RISCV_RELAX (symbol)
jalr ra, ra, 0
and when -fpic is enabled it expands to:
auipc ra, 0  # R_RISCV_CALL_PLT (symbol), R_RISCV_RELAX (symbol)
```

### PC-Relative Jumps and Branches

jalr ra, ra, 0

Unconditional jump (UJ-Type) instructions have a R\_RISCV\_JAL relocation that can represent an even signed 21-bit offset (-1MiB to +1MiB-2).

Branch (SB-Type) instructions have a R\_RISCV\_BRANCH relocation that can represent an even signed 13-bit offset (-4096 to +4094).

## PC-Relative Symbol Addresses

32-bit PC-relative relocations for symbol addresses on sequences of instructions such as the AUIPC+ADDI instruction pair expanded from the lapseudoinstruction, in position independent code typically have an associated pair of relocations: R\_RISCV\_PCREL\_HI2O plus R\_RISCV\_PCREL\_LO12\_I or R\_RISCV\_PCREL\_LO12\_S.

The R\_RISCV\_PCREL\_HI20 relocation refers to an AUIPC instruction containing the high 20-bits to be relocated to a symbol relative to the program counter address of the AUIPC instruction. The AUIPC instruction is followed by an I-Type instruction (add immediate or load) with an R\_RISCV\_PCREL\_LO12\_I relocation or an S-Type instruction (store) and an R\_RISCV\_PCREL\_LO12\_S relocation.

The R\_RISCV\_PCREL\_L012\_I or R\_RISCV\_PCREL\_L012\_S relocations contain a label pointing to an instruction with a R\_RISCV\_PCREL\_HI20 relocation entry that points to the target symbol:

- At label: R\_RISCV\_PCREL\_HI20 relocation entry symbol
- R\_RISCV\_PCREL\_L012\_I relocation entry label

To get the symbol address to perform the calculation to fill the 12-bit immediate on the add, load or store instruction the linker finds the R\_RISCV\_PCREL\_HI20 relocation entry associated with the AUIPC instruction. The addresses for pair of relocations are calculated like this:

```
    hi20 = ((symbol_address - hi20_reloc_offset + 0x800) >> 12);
    lo12 = symbol address - hi20 reloc offset - hi20;
```

The successive instruction has a signed 12-bit immediate so the value of the preceding high 20-bit relocation may have 1 added to it.

Note the compiler emitted instructions for PC-relative symbol addresses are not necessarily sequential or in pairs. There is a constraint is that the instruction with the R\_RISCV\_PCREL\_LO12\_I or R\_RISCV\_PCREL\_LO12\_S relocation label points to a valid HI20 PC-relative relocation pointing to the symbol.

Here is example assembler showing the relocation types:

### label:

```
auipc t0, %pcrel_hi(symbol) # R_RISCV_PCREL_HI20 (symbol)
lui t1, 1
lw t2, t0, %pcrel_lo(label) # R_RISCV_PCREL_LO12_I (label)
add t2, t2, t1
sw t2, t0, %pcrel_lo(label) # R_RISCV_PCREL_LO12_S (label)
```

# Thread Local Storage

RISC-V adopts the ELF Thread Local Storage Model in which ELF objects define .tbss and .tdata sections and PT\_TLS program headers that contain the TLS "initialization images" for new threads. The .tbss and .tdata sections are not referenced directly like regular segments, rather they are copied or allocated to the thread local storage space of newly created threads. See https://www.ak kadia.org/drepper/tls.pdf.

In The ELF Thread Local Storage Model, TLS offsets are used instead of pointers. The ELF TLS sections are initialization images for the thread local variables of each new thread. A TLS offset defines an offset into the dynamic thread vector which is pointed to by the TCB (Thread Control Block) held in the tp register.

There are various thread local storage models for statically allocated or dynamically allocated thread local storage. The following table lists the thread local storage models:

Mnemonic	Model	Compiler flags
TLS LE	Local Exec	-ftls-model=local-exec
TLS IE	Initial Exec	-ftls-model=initial-exec
TLS LD	Local Dynamic	-ftls-model=local-dynamic
TLS GD	Global Dynamic	$\verb -ftls-model=global-dynamic \\$

The program linker in the case of static TLS or the dynamic linker in the case of dynamic TLS allocate TLS offsets for storage of thread local variables.

#### Local Exec

Local exec is a form of static thread local storage. This model is used when static linking as the TLS offsets are resolved during program linking.

- Compiler flag -ftls-model=local-exec
- Variable attribute: \_\_thread int i \_\_attribute\_\_((tls\_model("local-exec")));

Example assembler load and store of a thread local variable i using the %tprel\_hi, %tprel\_add and %tprel\_lo assembler functions. The emitted relocations are in comments.

```
lui a5,%tprel_hi(i)  # R_RISCV_TPREL_HI20 (symbol)
add a5,a5,tp,%tprel_add(i)  # R_RISCV_TPREL_ADD (symbol)
lw t0,%tprel_lo(i)(a5)  # R_RISCV_TPREL_LO12_I (symbol)
addi t0,t0,1
sw t0,%tprel_lo(i)(a5)  # R_RISCV_TPREL_LO12_S (symbol)
```

The "tprel\_add assembler function does not return a value and is used purely to associate the R\_RISCV\_TPREL\_ADD relocation with the add instruction.

#### Initial Exec

Initial exec is a form of static thread local storage that can be used in shared libraries that use thread local storage. TLS relocations are performed at load time. dlopen calls to libraries that use thread local storage may fail when using the initial exec thread local storage model as TLS offsets must all be resolved at load time. This model uses the GOT to resolve TLS offsets.

- Compiler flag -ftls-model=initial-exec
- Variable attribute: \_\_thread int i \_\_attribute\_\_((tls\_model("initial-exec")));
- ELF flags: DF\_STATIC\_TLS

Example assembler load and store of a thread local variable i using the la.tls.ie pseudoinstruction, with the emitted TLS relocations in comments:

```
la.tls.ie a5,i
add a5,a5,tp
lw t0,0(a5)
addi t0,t0,1
sw t0,0(a5)
```

The assembler pseudoinstruction:

```
la.tls.ie a5, symbol
```

expands to the following assembly instructions and relocations:

#### label

```
      auipc a5, 0
      # R_RISCV_TLS_GOT_HI20 (symbol)

      {ld,lw} a5, 0(a5)
      # R_RISCV_PCREL_L012_I (label)
```

### Global Dynamic

RISC-V local dynamic and global dynamic TLS models generate equivalent object code. The Global dynamic thread local storage model is used for PIC Shared libraries and handles the case where more than one library uses thread local variables, and additionally allows libraries to be loaded and unloaded at runtime using dlopen. In the global dynamic model, application code calls the dynamic linker function \_\_tls\_get\_addr to locate TLS offsets into the dynamic thread vector at runtime.

- Compiler flag -ftls-model=global-dynamic
- Variable attribute: \_\_thread int i \_\_attribute\_\_((tls\_model("global-dynamic")));

Example assembler load and store of a thread local variable i using the la.tls.gd pseudoinstruction, with the emitted TLS relocations in comments:

```
la.tls.gd a0,i
  call __tls_get_addr@plt
      a5,a0
       t0,0(a5)
  lw
  addi t0,t0,1
       t0,0(a5)
The assembler pseudoinstruction:
   la.tls.gd a0,symbol
expands to the following assembly instructions and relocations:
label:
   auipc a0,0
                                   # R_RISCV_TLS_GD_HI20 (symbol)
   addi a0,a0,0
                                   # R_RISCV_PCREL_L012_I (label)
In the Global Dynamic model, the runtime library provides the __tls_get_addr
function:
extern void *__tls_get_addr (tls_index *ti);
where the type tls index are defined as:
typedef struct
  unsigned long int ti_module;
  unsigned long int ti_offset;
} tls_index;
```

# Program Header Table

**Note Sections** 

Dynamic Table

Hash Table

# **DWARF**

# **Dwarf Register Numbers**

Dwarf Number	Register Name	Description
0-31 32-63 64	x0-x31 f0-f31	Integer Registers Floating-point Registers Alternate Frame Return Column

The alternate frame return column is meant to be used when unwinding from signal handlers, and stores the address where the signal handler will return to.