### Tutorial on Essential Abstractions in GCC

## Introduction to Machine Descriptions

Uday Khedker

(www.cse.iitb.ac.in/grc)

GCC Resource Center,
Department of Computer Science and Engineering,
Indian Institute of Technology, Bombay



April 2011


MD Intro: Outline Outline

**EA-GCC.** Chamonix

- Organization of GCC Machine Descriptions
- Machine description constructs
- The essence of retargetability in GCC

## **Examples of Influences on the Machine Descriptions**

2/21



### Part 1

## Organization of GCC MD

- Processor instructions useful to GCC
- Processor characteristics useful to GCC
- Target ASM syntax
- Target specific optimizations as IR-RTL → IR-RTL transformations (GCC code performs the transformation computations, MD supplies their target patterns)
  - ► Peephole optimizations
  - Transformations for enabling scheduling

## Syntactic Entities in GCC MD

- Necessary Specifications
  - Processor instructions useful to GCC
    - ightharpoonup One IR-RTL
    - lacktriangle One GIMPLE ightarrow More than one IR-RTL
  - Processor characteristics useful to GCCTarget ASM syntax
  - ightharpoonup IR-RTL ightharpoonup IR-RTL transformations
  - Target Specific Optimizations
  - Programming Conveniences
     (eg. define\_insn\_and\_split, define\_constants,
     define\_cond\_exec, define\_automaton)

define\_insn
define\_expand

define\_peephole2

ay (ii)

## The GCC MD comprises of

- <target>.h: A set of C macros that describe
  - ► HLL properties: e.g. INT\_TYPE\_SIZE to h/w bits
  - Activation record structure
  - ► Target Register (sub)sets, and characteristics (lists of read-only regs, dedicated regs, etc.)
- System Software details: formats of assembler, executable etc.
- <target>.md: Target instructions described using MD constructs.
- <target>.c: Optional, but usually required.
   C functions that implement target specific code (e.g. target specific activation layout).

## File Organization of GCC MD


## The GCC MD comprises of

- <target>.h: A set of C macros that describe
  - ► HLL properties: e.g. INT\_TYPE\_SIZE to h/w bits
  - Activation record structure
  - ► Target Register (sub)sets, and characteristics (lists of read-only regs, dedicated regs, etc.)
  - ► System Software details: formats of assembler, executable etc.
- <target>.md: Target instructions described using MD constructs.
   (Our main interest!)
- <target>.c: Optional, but usually required.
   C functions that implement target specific code
   (e.g. target specific activation layout).

### Part 2

# Essential Constructs in Machine Descriptions


## Sequence



**→** 

6/21

## equence



## The GCC Phase Sequence

## Observe that

- RTL is a target specific IR
- GIMPLE  $\rightarrow$  non strict RTL  $\rightarrow$  strict RTL.
- SPN: "(Semantic) Glue" between GIMPLE and RTL
  - operator match + coarse operand match, and
    - refine the operand match
- Finally: Strict RTL ⇔ Unique target ASM string

Consider generating RTL expressions of GIMPLE nodes

Two constructs available: define\_insn and define\_expand



## Running Example

## Consider a data move operation

- reads data from source location, and
- writes it to the destination location.
- GIMPLE node: GIMPLE\_ASSIGN
- SPN: "movsi"


## Some possible combinations are:

- Reg ← Reg : Register move
  - Reg ← Mem : Load
  - $Reg \leftarrow Const : Load immediate$
  - Mem  $\leftarrow$  Reg : Store
  - Mem ← Mem : Illegal instruction

```
(define_insn
   "movsi"
    [(set
      (match_operand:SI 0 "register_operand" "r")
      (match_operand:SI 1 "const_int_operand" "k")
     )]
   "" /* C boolean expression, if required */
   "li %0, %1"
```


GRC, IIT Bombay **Uday Khedker** 

## Specifying Target Instruction Semantics



EA-GCC. Chamonix


## **Specifying Target Instruction Semantics**



GRC, IIT Bombay **Uday Khedker** 

-Target Independent------

10/21



—Target Dependent-

```
(define_insn "movsi"
   [(set (match_operand:SI 0 "register_operand" "r")
        (match_operand:SI 1 "const_int_operand" "k"))]
   "" /* C boolean expression, if required */
   "mov %0, %1"
```

**Uday Khedker** 

GRC, IIT Bombay

-Target Independent------

10/21

## Instruction Specification and Translation

Parse  $\longrightarrow$  Gimplify  $\longrightarrow$  Tree SSA Optimize  $\longrightarrow$  Optimize RTL  $\longrightarrow$  Generate ASM

• GIMPLE: target independent  $\longrightarrow$  RTL: target dependent  $\longrightarrow$  RTL  $\longrightarrow$  RTL  $\longrightarrow$  ASM

—Target Dependent-


⇒GCC Solution: Standard Pattern Names

• Need: associate the semantics

Uday Khedker

GRC, IIT Bombay

## instruction Specification and Translation



**Uday Khedker** 

GRC, IIT Bombay

10/21

(define\_insn "maybe\_spn\_like\_movsi"

• Even Mom > Mom is nossible

combinations

EA-GCC. Chamonix

- Even Mem  $\rightarrow$  Mem is possible.
- We need a mechanism to generate more restricted data movement RTX instances!

Uday Khedker GRC, IIT Bombay

This define\_insn can generate data movement patterns of all

EA-GCC. Chamonix

operands[1] = force\_reg (SImode, operands[1]);

if (can\_create\_pseudo\_p())

MD Intro: Essential Constructs in Machine Descriptions

Relationship Between <target>.md, <target>.c, and <target>.h Files

13/21

## Example:

**EA-GCC.** Chamonix

- Register class constraints are used in <target>.md file
- Register class is defined in <target>.h file
- Checks for register class are implemented in <target>.c file

EA-GCC. Chamonix

```
;; REG_CLASS_FROM_LETTER_P
;; The register $zero is used here.
(define_insn "IITB_move_zero"
   [(set
      (match_operand:SI 0 "nonimmediate_operand" "=r,m")
      (match_operand:SI 1 "zero_register_operand" "z,z")
   )]
   11 11
   "@
  move \t%0,%1
   sw \t%1, %m0"
```

:: Here z is the constraint character defined in

The Register Class letter code —

MD Intro: Essential Constructs in Machine Descriptions

15/21

EA-GCC. Chamonix

```
/* From spim.h */
#define REG_CLASS_FROM_LETTER_P
   reg_class_from_letter
enum reg_class
        NO_REGS,
                               ZERO_REGS +
                               CALLEE_SAVED_REGS,
        CALLER_SAVED_REGS,
        BASE_REGS,
                               GENERAL_REGS,
        ALL_REGS,
                              LIM_REG_CLASSES
};
#define REG_CLASS_CONTENTS
{0x00000000, 0x00000003, 0xff00ffff, 0x00ff0000, \
  0xf0000000, \0x0cffffff3, 0xfffffffff}
The Register Classes
                               The Register Class Enumeration
```

EA-GCC. Chamonix

```
enum reg_class
reg_class_from_letter (char ch)
   switch(ch)
   case 'b':return BASE_REGS;
   case 'x':return CALLEE_SAVED_REGS;
   case 'y':return CALLER_SAVED_REGS;
   case 'z':return ZERO_REGS;
   return NO_REGS;
```

Get the enumeration from the Register class letter

### Part 3

## The Essence of Retargetability

```
\begin{array}{c} \text{Parse} \longrightarrow \text{Gimplify} \longrightarrow \begin{array}{c} \text{Tree SSA} \\ \text{Optimize} \end{array} \longrightarrow \begin{array}{c} \text{Generate} \\ \text{RTL} \end{array} \longrightarrow \begin{array}{c} \text{Optimize RTL} \longrightarrow \begin{array}{c} \text{Generate} \\ \text{ASM} \end{array} \end{array}
```

Uday Khedker

GRC, IIT Bombay

MD Intro: The Essence of Retargetability

Uday Khedker

EA-GCC. Chamonix

Need: associate the semantics

⇒GCC Solution: Standard Pattern Names

GRC, IIT Bombay

17/21

**EA-GCC.** Chamonix

## Translation Sequence in GCC



```
[(set
                                                        Jevelopment
   (match_operand:SI 0 "register_operand" "r")
   (match_operand:SI 1 "const_int_operand" "k")
  )]
      C boolean expression, if required */
"li %0, %1"
```

(set (reg:SI 58 [D.1283]) li \$t0, 10 D.1283 = 10;(const\_int 10 [0xa])

GRC, IIT Bombay

MD Intro: The Essence of Retargetability

The Essence of Retargetability

When are the machine descriptions read?

**EA-GCC**, Chamonix

19/21

MD Intro: The Essence of Retargetability

The Essence of Retargetability

19/21

D : .1 1 111

When are the machine descriptions read?


**EA-GCC**, Chamonix

During the build process


## The Essence of Retargetubility


When are the machine descriptions read?


- During the build process
- When a program is compiled by gcc the information gleaned from machine descriptions is consulted




GRC, IIT Bombay









### Part 4

## Summary

MD Intro: Summary

**EA-GCC.** Chamonix

- GCC achieves retargetability by reading the machine descriptions and generating a back end customised to the machine descriptions
- Machine descriptions are influenced by HLLs, GCC architecture, and properties of target, host and build systems
- Writing machine descriptions requires specifying the C macros, target instructions and required support functions
- define\_insn and define\_expand are used to convert a GIMPLE representation to RTL