# CoSP/CSP Network Solutions accelerated by Intel E810 DDP



# Legal Disclaimer

#### General Disclaimer:

© Copyright 2015 Intel Corporation. All rights reserved. Intel, the Intel logo, Intel Inside, the Intel Inside logo, Intel. Experience What's Inside are trademarks of Intel. Corporation in the U.S. and/or other countries. \*Other names and brands may be claimed as the property of others.

#### Technology Disclaimer:

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at [intel.com].

#### Performance Disclaimers:

Results have been estimated or simulated using internal Intel analysis or architecture simulation or modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance.

Network Platforms Group intel

# Agenda

- Overview
- CoSP Successful Use Cases
- CSP Successful Use Cases

intel

# Overview

## E810 DDP Key Advantage

## Programmability

- Programmable Packet Process Pipeline
  - -- A single hardware for different workload acceleration.

## Observability


- Learning Driver
  - -- A single software driver for different hardware customizations.

## **E810 DDP DPDK Enabling Summary**

## 400+ RTE\_FLOW Rule Types in DPDK 21.11!


		v19.11		v20.05			v20.08			v20.11			v21.02			v21.05			v21.08		
DDP Features	PF mode	VF mode	DCF Mode	PF mode	VF mode	DCF Mode															
RTE-FLOW API																					
Flow Priority																					
VxLAN/GRE																					
GTPU (EH)																					
PPPOE																					
PFCP																					
ESP/AH																					
L2TPv3																					
eCPRI																					
QinQ Filter																					
GTPU (5 tuple hash)																					
GTPU (w/o EH)																					
GTPU TEID filter																					
Symmetric Hash																					
Separate configure for outer IPv4/IPv6 GTPU																					
IPv6 prefix hash																					
Metadata Extraction to mbuf																					

## **Learning Driver**



intel

## **Testpmd Example**



# New Features in Planning


- Protocol Agnostic Flow Offloading on AVF
- Package forging from rte\_flow\_item\_xxx to training packet
- Support rte\_flow\_item\_flex

intel


## CoSP Successful Use Cases

intel

## Intel 5G Wireless Core Work Scope







#### The Full Promise of 5G Begins with the 5G SA Core

- NEC's High Performance 5G UPF on 3rd Gen Xeon SP
- \* Performance varies by use, configuration and other factors at www.intel.com/3gen-xeon-config


intel **Network Platforms Group** 

## **GTPU IPv4/IPv6 Combinations and Variants**

								7	Tunne	el Info	0					L	JE Inf	fo	
		MAC header		Eth Type	IPv4 Packet		UDP		GTP Header				IPv4 Packet			TCP / UDP			
ipv4+ipv4	х	DMAC	SMAC	0x0800 0x86DD	Dst-IP	Src-IP	Protocol	Src-Port	Dst-Port	Msg Type	Length	TEID	Seq#	ExtHdr	Dst-IP	Src-IP	Protocol	Src-Port	Dst-Port
		MAC header Eth Ty		Eth Type	IPv6 Packet		UDP		GTP Header				IPv6 Packet			TCP / UDP			
ipv6+ipv6	х	DMAC	SMAC	0x0800 0x86DD	Dst-IP	Src-IP	Protocol	Src-Port	Dst-Port	Msg Type	Length	TEID	Seq#	ExtHdr	Dst-IP	Src-IP	Protocol	Src-Port	Dst-Port
		MAC header		Eth Type	IPv4 Packet		UDP		GTP Header			IPv6 Packet			TCP / UDP				
ipv4+ipv6	х	DMAC	SMAC	0x0800 0x86DD	Dst-IP	Src-IP	Protocol	Src-Port	Dst-Port	Msg Type	Length	TEID	Seq#	ExtHdr	Dst-IP	Src-IP	Protocol	Src-Port	Dst-Port
		MAC header		Eth Type	IPv6 Packet		t	UDP		GTP Header			IPv4 Packet			TCP / UDP			
ipv6+ipv4	х	DMAC	SMAC	0x0800 0x86DD	Dst-IP	Src-IP	Protocol	Src-Port	Dst-Port	Msg Type	Length	TEID	Seq#	ExtHdr	Dst-IP	Src-IP	Protocol	Src-Port	Dst-Port

Network Platforms Group intel。 1

## Samsung NGCore Performance Enhancement



Better NGCore Performance through Samsung-Intel Collaboration

## Samsung: Throughput And Latency Improvements

	HP Server
СРИ	Intel® Xeon® Platinum 8280 Processor
Number of CPUs	2
Memory	384GB DDR4
Network Adapter	2 x Dual-port 100Gb Intel® Ethernet Network Adapter E810-CQDA2

#### White Paper



Executive Summary

## Samsung Achieves 305 Gbps on 5G UPF **Core Utilizing Intel® Architecture**

#### Intel Corporation— Data Center Group

Andriv Glustov

Khaled Oubaiah

Jianwei Ma

Terence Nally

Huisuk Hong

Henry Jeong

Chetan Hiremath

#### Samsung Electronics -**Networks Business**

Ilgee Kang Kwangseop Hwang Sungyoon Ryu Giljung Kim Namgyun Kim

Yuntae Kim

Gyuil Choi

Yitae Cho

#### Authors Executive Summary

5G is creating a ripple effect of innovations and developments that will enrich our daily lives. 5G commercial services have begun in 2019 and operators have been continuing to enhance their services with the latest network technologies.

As part of an ongoing partnership, Samsung and Intel have collaborated on performance and latency optimizations of Samsungs 5G Cloud Native UPF, which resulted in a significant performance breakthrough of data throughput measuring 305 Gbps. This was achieved by utilizing software optimizations on Intel® Xeon® Platinum 8280 processor and Intel® Ethernet Network Adapter E810-CQDA2 platforms. This performance and efficiency enables operators to deliver higher quality end user experiences at a lower total cost of ownership.

#### 1. Introduction

We have already had a taste of what 5G will deliver over the next decade from the upgraded 5G New Radio (NR) devices and networks being deployed around the world, providing access to new spectrum and bandwidth. However, the majority of deployments are 5G Non Stand-Alone (NSA) network configurations, which retains much of the 4G core network to support the 5G NR base stations.

To fully unleash the potential of 5G, and to support the new, exciting use cases like Ultra Reliable Low Latency Communication (URLLC), Industrial Control and Fixed Wireless Access (FWA), the entire network will need to be upgraded to 5G Stand Alone (SA). This involves all the 4G network infrastructure being upgraded to a brand-new Service Based Architecture (SBA).

We cannot underestimate the impact 5G will bring to our industry and to our lives. but there is also an evolution happening at the platform level which is having an equally important effect. The shift to 5G SA requires platforms that are providing increases in performance and throughput which are critical to improving the effiiciency, scalability and flexibility of the 5G network.


# ZTE: Throughput And Latency

White Paper


5G Core



## ZTE's High Performance 5G Core Network UPF Implementation Based on 3rd Generation Intel® Xeon® Scalable Processors




8380



8280

UPF UDP Packets Average Latency (Lower is Better)



Memory 512G DDR4@2666MHZ

Server

Ucode

Number

CPU

4x Dual-port 100Gb Intel® Ethernet Network Adapter E810-CQDA2 on 6330N server

6x Dual-port 100Gb Intel® Ethernet Network Adapter

#### **Table of Contents**

1. ZTE's 5G UPF Solution
1.2. ZTE 5G UPF Introduction2
2. 3rd Generation Intel® Xeon® Scalable Processor2
3. Intel® Ethernet 800 Series Network Adaptors
4. System Test Environment4
4.1. A Telecom Carrier's Traffic Test

without any additional hardware acceleration.

This test was completed by ZTE on March 30th, 2021. See the System Test Environment section for specific test configurations.

#### 1. ZTE 5G Virtualized and Cloud Native UPF Solution

#### 1.1. ZTE 5G Common Core Introduction

5G capabilities will help enable continuous wide area coverage, low power consumption, low latency, and high reliability connectivity. It will meet the diversified service requirements of eMBB, mMTC, uRLLC and other application scenarios.

Network Platforms Group intel

## NEC: Throughput And Latency Improveme

**NEC's UPF maximizes 5G** value with high performance and flexibility in containerized, tualized or obviced deployments

## 640Gbps/server

**UPF Pod** 80Gbps

100G

**UPF Pod** 80Gbps

100G

**200G NIC** 

(with DDP function)

**UPF Pod** 80Gbps

**UPF Pod** 80Gbps

100G

**UPF Pod** 80Gbps **UPF Pod** 80Gbps **UPF Pod** 80Gbps

**UPF Pod** 80Gbps

Host OS & Kubernetes

CPU (32 cores, 2.6 GHz)

**200G NIC** (with DDP function)

100G

CPU (32 cores, 2.6 GHz)

**200G NIC** (with DDP function)

100G 100G

**200G NIC** (with DDP function)

100G

ching) dvanced

nments)

based on DSCP

Host OS CentOS Linux 8

Host OS kernel 4.18.0-193.28.1.el8\_2.x86\_64

Intel® Xeon®

Platinum 8358

2.60 GHz, 32 cc

DDR4-2933 DII

Intel® Etherne

E810-2CQDA2

Ver. 1.19.3 Kubernetes

Ver. 20.08 DPDK

edge of 5G coverage areas, reducing latency and increasing capacity.

As a result, service providers can offer C-plane

designed in a cloud-native architecture to meet

100G

these requirements. NEC's strong track record and technical capabilities and expertise in both mobile

intel

CPU


NIC

Memory

## CSP Successful Use Cases

Network Platforms Group intel

## CSP Gateway with custom GRE



#### Data Plane

#### **Packet Filtering**

- IPv4 case only (both outer and inner)
- Steering GRE (proto = 0x2f) packet to specific VF
- DST MAC address is same as PF's
- Cover fragmented packet (both outer and inner).

#### RSS for workload distribution

- Be applied on GRE packet on VF
- For non fragmented packet, take inner L3 / L4 as input s
- For inner fragmented packet, take inner L3 as input sev
- For outer fragmented packet, take outer L3 as input set

#### Control Plane

- VF based configuration including global data plane steering and VFO/VF1 hot swap.
- Single DPDK port for data path and control path (rte\_flow)

#### **Solution**


1. DDP profile to support Custom GRE

- 2. Custom DPDK-DCF (Device Config. Function) for CVL VF: remove DCF VFO, enable DCF capability to VF1/2 and transition.
  Add Datapath to DCF capability
- 3. Kernel PF driver with patches to support DPDK-DCF RTE\_FLOW

## DDP for Custom GRE

#### **GRE Packet Formats**

#### **GRE tunneling packet basic format**




- Based on different business application, the length of GRE header is scalable. Defined as below:
  - ✓ GRE Header size is 4 Byte, when C,R,K,S = 0'bit;
  - ✓ GRE Header size is 8 Byte, when K=1;
  - ✓ GRE Header size is 12 Byte, when K=1 & S=1;
  - ✓ GRE Header size is 16 Byte, when K=1 & S=1 & C=1.

- The Value in GRE Version Field
  - $\checkmark$  Version = 0;
  - ✓ Version = 1;

Reference: http://www.networksorcery.com/enp/protocol/gre.htm

## CSP Cloud with custom VxLAN



#### VFO takes DCF & iAVF 2in1

Control Plane: RTE\_FLOW in VF0, DPDK-DCF.


Data Plane: Steer Vxlan pkt to specific VF,

non-Vxlan to PF

#### TSO HW Offloading

Requirement:Standard VXLAN inner TSO is neededRSS Hash


## DDP for Custom VxLAN




Network Platforms Group intel。 21

#### Custom VxLAN Solution

#### Standard VxLAN pkt:



#### **Custom VxLAN pkt:**



- TSO for VxLAN\* inner-TCP segmentation
- RSS Input set for VxLAN\*: outer-L3: IPv4 dstIP+srcIP + outer-L4:dstP+srcP
- RSS Input set for VxLAN\*: inner-L3: IPv4 dstIP+srcIP + inner-L4: dstP+srcP

Network Platforms Group 22 intel.

#