
ASSIGNMENT-01

1.write a Verilog code for 2*4 decoder.

```
SV/Verilog Testbench
module tb;
                                                                                                      2 module decoder24_behaviour(en,a,b,y);
                                                                                                             input en.a.b:
  reg a,b,en;
                                                                                                             output reg [3:0]y;
  wire [3:0]y;
                                                                                                     10
11
12
13
14
15
  decoder24_behaviour dut(en,a,b,y);
                                                                                                             always @(en,a,b)
                                                                                                               begin
  initial
                                                                                                                   if(en==0)
     begin
       $dumpvars(1);
$dumpfile("dump.vcd");
$monitor("en=%b a=%b b=%b y=%b",en,a,b,y);
                                                                                                                     begin
                                                                                                                        if(a=1'b0 & b==1'b0) y=4'b1110;
else if(a==1'b0 & b==1'b1) y=4'b1101;
else if(a==1'b1 & b==1'b0) y=4'b1011;
       en=1; a=1'bx; b=1'bx; #5
en=0; a=0; b=0; #5
                                                                                                                        else if(a==1 & b==1) y=4'b0111;
                                                                                                     20
21
22
                                                                                                                        else y=4'bxxxx;
        en=0; a=0; b=1; #5
                                                                                                                      end
                                                                                                                else
y=4'b1111;
end
        en=0; a=1; b=0; #5
        en=0; a=1; b=1; #5
                                                                                                     25 endmodule
       $finish;
     end
endmodule
```

OUTPUT:




2. Write a verilog code for full subtractor.

Program:-

```
module tb_full_subtractor;
                                                                                                                                                                                                                                             1 module Full_Subtractor(
2 input wire A,
3 input wire B,
4 input wire Bin,
         reg B;
         reg Bin;
wire Diff;
                                                                                                                                                                                                                                                            output wire Diff,
output wire Bout
                                                                                                                                                                                                                                           8 wire X 10 11 // XOR 12 xor X1 13 xor X2 14 xor X3 15 // AND 17 and Y1 18 and Y2 19 and Z 20 1 // OR 22 or Bou 23 24 endmodule 25
         // Instantiate the Full_Subtractor module Full_Subtractor uut (
                                                                                                                                                                                                                                                             wire X1, X2, X3, Y1, Y2, Z;
                                                                                                                                                                                                                                                           // XOR gates
xor X1_gate(X1, A, B);
xor X2_gate(Diff, X1, Bin);
xor X3_gate(X3, ~A, B);
                 .A(A),
.B(B),
                   .Bin(Bin),
.Diff(Diff),
                   .Bout(Bout)
                                                                                                                                                                                                                                                            and Y1_gate(Y1, ~A, ~B);
and Y2_gate(Y2, ~X1, Bin);
and Z_gate(Z, ~X3, ~X2);
         // Stimulus initial begin
              $dumpvars(1);
$dumpfile("dump.vcd");
                                                                                                                                                                                                                                                            // OR gate
or Bout_gate(Bout, Y1, Y2, Z);
                   \label{eq:solution} $$\operatorname{Smonitor}("Time = \%0t: A = \%b, B = \%b, Bin = \%b, Diff = \%b, Bout = \%b", $$ time, A, B, Bin, Diff, Bout);
                   // Test cases
                  // Test cases
A = 0; B = 0; Bin = 0; #10;
A = 0; B = 1; Bin = 0; #10;
A = 1; B = 0; Bin = 0; #10;
A = 1; B = 1; Bin = 0; #10;
A = 0; B = 0; Bin = 1; #10;
A = 0; B = 1; Bin = 1; #10;
A = 1; B = 0; Bin = 1; #10;
A = 1; B = 0; Bin = 1; #10;
A = 1; B = 1; Bin = 1; #10;
                   Sfinish;
```

Output :-




Note: To revert to EPWave opening in a new browser window, set that option on your user page.

3. Write a Verilog code for 2-bit comparator.

Program:-

```
module tb_comparator_2bit;
                                                                                                                                                                                                                 1 module Comparator_2bit(
                                                                                                                                                                                                                             uie Comparator_201t(
input wire [1:0] A,
input wire [1:0] B,
output wire EQ, // Equal
output wire GT, // Greater than
output wire LT // Less than
        reg [1:0] A;
reg [1:0] B;
wire EQ;
wire GT;
wire LT;
        // Instantiate the Comparator_2bit module
Comparator_2bit uut (
    .A(A),
    .B(B),
    .EQ(EQ),
    .GT(GT),
    .TT(TT)
                                                                                                                                                                                                                              // XOR gates for equality comparison assign EQ = (A[0] \land B[0]) \& (A[1] \land B[1]);
                                                                                                                                                                                                                              // AND gate for greater than comparison assign GT = (A[1] & ~8[1]) | ((A[1] ^ B[1]) & (A[0] & ~8[0]));
                                                                                                                                                                                                                             // AND gate for less than comparison assign LT = (~A[1] & B[1]) | ((A[1] ^{\land} B[1]) & (~A[0] & B[0]));
                 .LT(LT)
        // Stimulus initial begin
             $dumpvars(1);
$dumpfile("dump.vcd");
                Smonitor("Time = %0t: A = %b, B = %b, EQ = %b, GT = %b, LT = %b", Stime, A, B, EQ, GT, LT);
                 // Test cases
                // lest cases
A = 2'b00; B = 2'b00; #10;
A = 2'b01; B = 2'b00; #10;
A = 2'b00; B = 2'b01; #10;
A = 2'b01; B = 2'b01; #10;
A = 2'b10; B = 2'b01; #10;
A = 2'b11; B = 2'b10; #10;
A = 2'b11; B = 2'b10; #10;
                $finish;
        end
endmodule
```

Output:-




4. Write a Verilog code for 3 bit binary to gray convertor.

Program:-

```
SV/Verilog Testbench
                                                                                                                                                                                                                                                                SV/Verilog Design
                                                                                                                                                        'timescale 1ns / 1ps
                                                                                                                                                       module Binary_to_Gray(
//techtbench
`timescale 1ns / 1ps
module Binary_to_Gray_tb;
    reg [3:0]b;
    wire [3:0]g;
                                                                                                                                                               input [3:0] b,
output [3:0] g
                                                                                                                                                  6 );
7 assign g[0]=b[1]^b[0];
8 assign g[0]=b[2]^b[1];
9 assign g[2]=b[3]^b[2];
10 assign g[3]=b[3];
endmodule
              Binary_to_Gray uut (b,g);
              initial begin
  $dumpfile("dump.vcd"); $dumpvars;
             b=4'b0000;
#10 b=4'b0001;
#10 b=4'b0010;
#10 b=4'b0011;
#10 b=4'b0100;
              #10 b=4'b0101;
#10 b=4'b0110;
#10 b=4'b0111;
              #10
                         b=4'b1000;
                         b=4 b1001;
                         b=4 b1001;
b=4'b1010;
b=4'b1011;
b=4'b1100;
b=4'b1101;
              #10
              #10
#10
              #10
                         b=4'b1110;
                         b=4'b1111;
              #10
end
endmodule
```

Output:-



5. Write a Verilog code for BCD to excess 3 convertors.

Program:-

```
SV/Verilog Testbench
1 // Code your testbench here
                                                                                      1 // Code your design here
2 // or browse Examples
                                                                                      3 module BCD_to_Excess_3(W,X,Y,Z,A,B,C,D);
4 module Excess_3;
                                                                                      4 input A, B,C,D;
                                                                                      5 output W,X,Y,Z;
5 reg a, b,c,d;
6 wire w,x,y,z;
    BCD_to_Excess_3
                                                                                      7 wire xor1, or1, and1;
  e1(.W(w),.X(x),.Y(y),.Z(z),.A(a),.B(b),.C(c),.D(d));
                                                                                         not(Z, D);
                                                                                          xor (xor1, C, D);
8 initial begin
9 $dumpfile("dump.vcd");
                                                                                          not (Y, xor1);
10 $dumpvars(1);
                                                                                         or (or1, C, D);
                                                                                     11
11 a = 0; b=0; c=0; d=0;
12 #10 a = 0; b=0; c=0; d=1;
                                                                                         xor (X,or1,B);
                                                                                     12
                                                                                     13 and (and1, or1, B);
13 #10 a = 0; b=0; c=1; d=0;
                                                                                     14 or (W, and1, A);
14 #10 a = 0; b=0; c=1; d=1;
                                                                                     15 endmodule
15 #10 a = 0; b=1; c=0; d=0;
16 #10 a = 0; b=1; c=0; d=1; 17 #10 a = 0; b=1; c=1; d=0;
18 #10 a = 0; b=1; c=1; d=1;
19 #10 a = 1; b=0; c=0; d=0;
20 #10 a = 1; b=0; c=0; d=1;
21 #10 a = 1; b=0; c=1; d=0;
22 #10 a = 1; b=0; c=1; d=1;
23 #10 a = 1; b=1; c=0; d=0;
24 #10 a = 1; b=1; c=0; d=1;
25 #10 a = 1; b=1; c=1; d=0;
26 #10 a = 1; b=1; c=1; d=1;
27 #10;
28 end
29 endmodule
```

Output:-

