

ASSIGNMENT-01

1.write a Verilog code for 2*4 decoder.

```
SV/Verilog Testbench

module tb;

    reg a,b,en;

    wire [3:0]y;

    decoder24_behaviour dut(en,a,b,y);


    initial
    begin
        $dumpvars(1);
        $dumpfile("dump.vcd");
        $monitor("en=%b a=%b b=%b y=%b",en,a,b,y);

        en=1;a=1'bx;b=1'bx;#5
        en=0;a=0;b=0;#5
        en=0;a=0;b=1;#5
        en=0;a=1;b=0;#5
        en=0;a=1;b=1;#5

        $finish;
    end
endmodule

1 module decoder24_behaviour(en,a,b,y);
2
3     input en,a,b;
4
5     output reg [3:0]y;
6
7
8
9
10
11     always @(en,a,b)
12     begin
13
14         if(en==0)
15         begin
16             if(a==1'b0 & b==1'b0) y=4'b1110;
17             else if(a==1'b0 & b==1'b1) y=4'b1101;
18             else if(a==1'b1 & b==1'b0) y=4'b0111;
19             else if(a==1 & b==1) y=4'b0111;
20             else y=4'bxxxx;
21         end
22     else
23         y=4'b1111;
24     end
25 endmodule
```

OUTPUT:



2. Write a verilog code for full subtractor.

Program :-

```
module tb_full_subtractor;

    reg A;
    reg B;
    reg Bin;
    wire Diff;
    wire Bout;

    // Instantiate the Full_Subtractor module
    Full_Subtractor uut (
        .A(A),
        .B(B),
        .Bin(Bin),
        .Diff(Diff),
        .Bout(Bout)
    );

    // Stimulus
    initial begin
        $dumpvars(1);
        $dumpfile("dump.vcd");


        $monitor("Time = %0t: A = %b, B = %b, Bin = %b, Diff = %b, Bout = %b",
            $time, A, B, Bin, Diff, Bout);

        // Test cases
        A = 0; B = 0; Bin = 0; #10;
        A = 0; B = 1; Bin = 0; #10;
        A = 1; B = 0; Bin = 0; #10;
        A = 1; B = 1; Bin = 0; #10;
        A = 0; B = 0; Bin = 1; #10;
        A = 0; B = 1; Bin = 1; #10;
        A = 1; B = 0; Bin = 1; #10;
        A = 1; B = 1; Bin = 1; #10;

        $finish;
    end
endmodule
```

```
1 module Full_Subtractor(
2     input wire A,
3     input wire B,
4     input wire Bin,
5     output wire Diff,
6     output wire Bout
7 );
8
9     wire X1, X2, X3, Y1, Y2, Z;
10
11     // XOR gates
12     xor X1_gate(X1, A, B);
13     xor X2_gate(Diff, X1, Bin);
14     xor X3_gate(X3, ~A, B);
15
16     // AND gates
17     and Y1_gate(Y1, ~A, ~B);
18     and Y2_gate(Y2, ~X1, Bin);
19     and Z_gate(Z, ~X3, ~X2);
20
21     // OR gate
22     or Bout_gate(Bout, Y1, Y2, Z);
23
24 endmodule
25
```

Output :-



Note: To revert to EPWave opening in a new browser window, set that option on your user page.

3. Write a Verilog code for 2-bit comparator.

Program :-

```
module tb_comparator_2bit;

    reg [1:0] A;
    reg [1:0] B;
    wire EQ;
    wire GT;
    wire LT;

    // Instantiate the Comparator_2bit module
    Comparator_2bit uut (
        .A(A),
        .B(B),
        .EQ(EQ),
        .GT(GT),
        .LT(LT)
    );

    // Stimulus
    initial begin
        $dumpvars(1);
        $dumpfile("dump.vcd");


        $monitor("Time = %0t: A = %b, B = %b, EQ = %b, GT = %b, LT = %b",
            $time, A, B, EQ, GT, LT);

        // Test cases
        A = 2'b00; B = 2'b00; #10;
        A = 2'b01; B = 2'b00; #10;
        A = 2'b00; B = 2'b01; #10;
        A = 2'b01; B = 2'b01; #10;
        A = 2'b10; B = 2'b01; #10;
        A = 2'b11; B = 2'b10; #10;

        $finish;
    end
endmodule
```

```
1 module Comparator_2bit(
2     input wire [1:0] A,
3     input wire [1:0] B,
4     output wire EQ, // Equal
5     output wire GT, // Greater than
6     output wire LT  // Less than
7 );
8
9 // XOR gates for equality comparison
10 assign EQ = (A[0] ^ B[0]) & (A[1] ^ B[1]);
11
12 // AND gate for greater than comparison
13 assign GT = (A[1] & ~B[1]) | ((A[1] ^ B[1]) & (A[0] & ~B[0]));
14
15 // AND gate for less than comparison
16 assign LT = (~A[1] & B[1]) | ((A[1] ^ B[1]) & (~A[0] & B[0]));
17
18 endmodule
19
```

Output :-



4. Write a Verilog code for 3 bit binary to gray convertor.

Program :-

SV/Verilog Testbench

```
//techtbench
timescale 1ns / 1ps
module Binary_to_Gray_tb;
    reg [3:0]b;
    wire [3:0]g;


    Binary_to_Gray uut (b,g);

    initial begin
        $dumpfile("dump.vcd"); $dumpvars;
        b=4'b0000;
        #10 b=4'b0001;
        #10 b=4'b0010;
        #10 b=4'b0011;
        #10 b=4'b0100;
        #10 b=4'b0101;
        #10 b=4'b0110;
        #10 b=4'b0111;
        #10 b=4'b1000;
        #10 b=4'b1001;
        #10 b=4'b1010;
        #10 b=4'b1011;
        #10 b=4'b1100;
        #10 b=4'b1101;
        #10 b=4'b1110;
        #10 b=4'b1111;
        end
    endmodule
```

SV/Verilog Design

```
1
2 `timescale 1ns / 1ps
3 module Binary_to_Gray(
4     input [3:0] b,
5     output [3:0] g
6 );
7 assign g[0]=b[1]^b[0];
8 assign g[1]=b[2]^b[1];
9 assign g[2]=b[3]^b[2];
10 assign g[3]=b[3];
11 endmodule
```

Output :-



5. Write a Verilog code for BCD to excess 3 convertors.

Program :-

```
1 // Code your testbench here
2 // or browse Examples
3
4 module Excess_3;
5 reg a, b, c, d;
6 wire w, x, y, z;
7 BCD_to_Excess_3
8 e1(.W(w), .X(x), .Y(y), .Z(z), .A(a), .B(b), .C(c), .D(d));
9 initial begin
10 $dumpfile("dump.vcd");
11 $dumpvars(1);
12 a = 0; b = 0; c = 0; d = 0;
13 #10 a = 0; b = 0; c = 0; d = 1;
14 #10 a = 0; b = 0; c = 1; d = 0;
15 #10 a = 0; b = 0; c = 1; d = 1;
16 #10 a = 0; b = 1; c = 0; d = 0;
17 #10 a = 0; b = 1; c = 0; d = 1;
18 #10 a = 0; b = 1; c = 1; d = 0;
19 #10 a = 0; b = 1; c = 1; d = 1;
20 #10 a = 1; b = 0; c = 0; d = 0;
21 #10 a = 1; b = 0; c = 0; d = 1;
22 #10 a = 1; b = 0; c = 1; d = 0;
23 #10 a = 1; b = 0; c = 1; d = 1;
24 #10 a = 1; b = 1; c = 0; d = 0;
25 #10 a = 1; b = 1; c = 0; d = 1;
26 #10 a = 1; b = 1; c = 1; d = 0;
27 #10 a = 1; b = 1; c = 1; d = 1;
28 end
29 endmodule
```

SV/Verilog Testbench

```
1 // Code your design here
2
3 module BCD_to_Excess_3(W,X,Y,Z,A,B,C,D);
4 input A, B,C,D;
5 output W,X,Y,Z;
6
7 wire xor1,or1,and1;
8 not(Z, D);
9 xor (xor1, C, D);
10 not (Y, xor1);
11 or (or1, C, D);
12 xor (X,or1,B);
13 and (and1, or1, B);
14 or (W, and1, A);
15 endmodule
```

Output :-

	0	10	20	30	40
b[3:0]	0	1	10	11	100
e[3:0]	11	100	101	110	111
b[3:0]	0	1	10	11	100
e[3:0]	11	100	101	110	111