

$t_{nd}$ : time delay from valid input to valid output(max) Information resolves uncertainty Register/Flip Flop  $t_{cd}$ : time delay from invalid input to invalid output(min) Encoding-assign representations of info t<sub>cp</sub> of a Register (or sequential logic unit with registers and Quantifying Information In information theory, entropy H(X) is the average CLs in it) is the time taken for invalid CLK input to produce an amount of information contained in each piece of top is the minimum cumulative invalid final output  $t_{CD_{master}} > t_{hold_{slave}}$ data received about the value of X: Given a discrete random variable X contamination delay over all With N possible values, and x<sub>1</sub>, x<sub>2</sub>, ... x<sub>N</sub> paths from inputs to outputs Associated probabilities p<sub>1</sub>, p<sub>2</sub>, ... p<sub>N</sub> t<sub>PD</sub> of a Register (or sequential logic unit with registers and  $H(X) = E(I(X)) = \sum_{i=1}^{n} log_2$  Information received given x.: CLs in it) is the time taken for valid CLK input to produce a valid final output master closed  $I(x_i) = log_2\left(\frac{1}{p_i}\right)$  bits Event of storing invalid value is called the Entropy is the lower bound on metastable state, as shown in the figure below the number of bits we need to t<sub>en</sub> is the maximum cumulative propagation delay over all paths CLK  $log_2\left(\frac{N}{M}\right)$ represent this information. from inputs to outputs  $t_{CD,rea1} + t_{CD,1} > t_{HOLD,rea2}$ Absorption: a+ab=a,  $a+\overline{a}b=a+b$ A combinatorial device is a circuit element that has:  $t_{PD.rea1} + t_{PD.1} < t_{CLK} - t_{SETUP.rea2}$ a(a+b)=a, a(a+b)=abReduction: One or more digital inputs  $ab + \bar{a}b = b$ ,  $(a+b)(\bar{a}+b) = b$ One or more digital outputs DeMorgan's Law: a+b=ab, ab=a+b A functional specification that details the value of each output For x-input devices- $2^{2^x}$  possible devices(gates) Static for every possible combination of valid input values(truth table) discipline 4. Recall that the contamination time is the period of output validity after the inputs have become A timing specification consisting of an upper bound tod on the required time for the device to compute the specified output invalid. So for nand2: values from an arbitrary set of stable valid input values  $t_{C-FALL}$  = time elapsed from when input >  $V_{IL}$  to when output <  $V_{OH}$ Proposed fix: separate specifications for inputs and outputs  $t_{C-RISE}$  = time elapsed from when input  $< V_{IH}$  to when output  $> V_{OL}$ "0" <= V<sub>OL</sub>, "1" >= V<sub>OH</sub> Digital output:  $t_C = \min(t_{C-RISE}, t_{C-FALL})$  Digital input: "0" <= V<sub>IL</sub>, "1" >= V<sub>IH</sub> Similarly the propagation time is the period of output invalidity after the inputs have become  $V < V_1$  $V \ge V_H$ Forbidden Zone valid. So for nand2: Interpreted as "0" Interpreted as "1" To fix metastable. volts V<sub>OL</sub> V<sub>IL</sub> Noise Margins  $t_{P-RISE}$  = time elapsed from when input  $\leq V_{II}$  to when output  $\geq V_{OH}$ introduce more delay cin Hex 3inary  $t_{P-FALL}$  = time elapsed from when input  $\geq V_{IH}$  to when output  $\leq V_{OL}$  $t_P = \max(t_{P-RISE}, t_{P-FALL})$ 0 0 0000  $Gain = (V_{oh} - V_{ol})/(V_{ih} - V_{il})$ How to reduce FSM states: for n input bits, 1 1 0001 1. Two states Si and Si are identical if (a) States have identical output log\_ (n) selector signals 2 2 0010 (b) Every input ends (transit to) equivalent states →( PULLDOWN 2. Find pairs of equivalent states, merge them 3 3 0011 A BCD out 4 4 0100 D-latch Pullup: All Pfets Clock skew is the max diff in clock signa 5 5 0101 1: Write mode, input D Pulldown: All Nfets 0: Memory mode, input Q' 6 0110 Bulk Dynamic discipline: CMOS complements 7 7 0111  $\overline{A \cdot B}$  or  $A \uparrow B$ POTH BUIK : END  $t_{\text{setup}} = 2t_{PD}$ 8 8 1000 Demultiplexer  $t_{setup}$ =min. time the voltage 1001  $\overline{A+B}$  or  $A \downarrow B$ on wire D needs to be 10 A 1010 dram stable before the clock 11 B 1011 edge changes from 1 to 0  $A \oplus B$ onducts when A is high conducts when A is low or B is low:  $\overline{A} + \overline{B} = \overline{A} \cdot B$ 12 C 1100 t<sub>hold</sub> =min. time the voltage 13 D 1101 on wire D needs to be XNOR BUIK = VDD stable after the clock edge  $A \oplus B$  or  $A \odot B$ changes from 1 to 0. conducts when A is low and B is low:  $\overline{A} \cdot \overline{B} = \overline{A} + \overline{B}$ 



Reg	Sym	Usage
R31	R31	Always zero
R30	XP	Exception Pointer
R29	SP	Stack Pointer
R28	LP	Linkage Pointer
R27	ВР	Base of frame Pointer



$$S = A \oplus B \oplus C_{in} \qquad \qquad C_o = A \cdot B + A \cdot C_{in} + B \cdot C_{in}$$