{"payload":{"header_redesign_enabled":false,"results":[{"id":"348274733","archived":false,"color":"#b2b7f8","followers":2,"has_funding_file":false,"hl_name":"jingkaih/74HC595-driver","hl_trunc_description":"First attempt on FPGA & verilog programming. A driver design for shift register chip 74HC595 implemented on Xilinx board.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":348274733,"name":"74HC595-driver","owner_id":59945385,"owner_login":"jingkaih","updated_at":"2021-04-04T19:13:54.010Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":50,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ajingkaih%252F74HC595-driver%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/jingkaih/74HC595-driver/star":{"post":"lW4xGukzcGX4PyptbU4pfHpUa4LgVWtgIjUS1Ch_hKyp4CgF4ZOu6Mcq4_S3D_xWH0_Dg_ke236yvAFkePGJ2A"},"/jingkaih/74HC595-driver/unstar":{"post":"e5BrdNTH9bOaFYAJd2SMN2BSpwveB_0Tdjb-GN9ftruKL6LRO_DwJuhapHI6ZKPSnfY2dVH5-o_7HNdUCzJM0g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"4__rvDME1zPw7huZEkMg9EcIC86BAkYGABlHK4UNLayBwIuIq9WLG1lflwOkZlEF8zO2MIQO1sCAF4IDM1cMrg"}}},"title":"Repository search results"}