

Hard Verilog Generation Context Evaluation

By level hit@1