# Compilation **ZeBu-Server Training** THE FASTEST VERIFICATION

### Agenda

- Back-end compilation
- zCui Preferences
- Memory modeling
- Debug
- zTime timing analysis




#### Compilation Overview

- Back-end compilation
  - Starts from EDIF netlist after synthesis
  - Ends with FPGA bistream file (which can be downloaded in FPGA at runtime), and with a debug database (downloaded in the PC)
- The full back-end compilation flow is integrated in zCui
- zCui can handle multiple back-end compilations
  - Each back-end can be compiled separately
  - Each back-end can have different parameters
  - All back-ends use the same synthesis results

eve


# Compilation Project Properties panel



Useful environment variables and settings


# Compilation Configuration

Target Hardware Configuration file Defines the ZeBu platform architecture






# Compilation Clock Declaration panel




e**y**e

# Compilation Environment (Auto Generated DVE file)




# Compilation Environment (User Defined DVE file)





# Compilation DVE File example



Note: The driver does not drive directly the clocks!




# Compilation DVE file

- DVE syntax is very close to Verilog syntax except:
  - DVE (like the EDIF) is case insensitive
  - Vector range must be specified E.g.: .bus (bus [31:0])
- Drivers provided:
  - HDL\_COSIM: HDL event-based co-simulation
  - C\_COSIM: C/C++ cycle-based co-simulation
  - MKCK\_COSIM<sup>(\*)</sup>: C/C++ event-based co-simulation
  - SRAM TRACE: Trace memory instantiation
  - SMART\_ZICE\_ZSE<sup>(\*)</sup>: Connection to Smart Z-ICE connector


(\*) must be manually instantiated, no auto generation



# Compilation Environment (Wrapper)




# Compilation Environment (Extern Xtor path)



Turn on if using EVE's
Vertical Solutions
transactors,
ZEBU\_IP\_ROOT variable
must be set



# Compilation Core Definition panel



Enter name of advanced netlist edition commands file


Enter name of core definition file

Syntax of the core definition file:


defcore <core name> -path list {<instance name>}



# Compilation Clock Handling panel



# Compilation Advanced panel



Advanced command file for DVE generator

Advanced command file for zTopBuild

Set initial value for registers


If placement type is set to "Direct", original placement is kept

Advanced command file for zPar

Includes black box in HDL wrapper



# Compilation FPGA P&R panel




FPGA intermediate place & route files are either:

- •Regular: kept
- •Compress: compressed
- Suppress: suppressed

List of available FPGAs (Only visible after compilation)



### Compilation **Debugging panel**



Enable software reading and writing in BRAM, register writing

Allow BRAM software read and write when upper switch is not used

Top level I/O accessibility (dynamic probes)

Add clock counters

**SVA** options




### Agenda

- Back-end compilation
- zCui Preferences
- Memory modeling
- Debug
- zTime timing analysis




### Compilation **Project Job Scheduler Preferences panel**



Number of jobs to be launched in parallel, can be




# Compilation Project Compiler Preferences panel





# Compilation Project Memory Preferences panel





- In this lab you will learn how to synthesize and compile a much complex project
  - You will use RTL Front-End analysis and elaboration commands to build the project
  - You will define cores
- The provided design is a parallel computer made of 4 clusters of 16 processors. It is used to compute a Mandelbrot picture (mathematical picture)
- The design uses transactional emulation to be able to display the picture in real time on the screen
  - Transactional emulation is not covered by this training module
  - We will thus provide all elements necessary for the compilation including a DVE file

```
Trainee/lab2
 -- file.f
 -- rom
    `-- rom
-- xtor
    |-- designFeatures
     -- screen pilote.v
     -- screenIF.c
     -- screenIF.h
    |-- zdisplay.c
    |-- zdisplay.h
    |-- zpro dut.dve
    `-- zpro screen.c
 -- zebu.xtor
    1-- Makefile
    `-- mem.db
   zpro_dut
    -- *.v
     -- zcore
        `-- *.V
```



- Go into the directory named Trainee/lab2
- Prepare a template project based on the file list
  - Type:
     zRFEvlog -f file.f
     zRFEelab zpro\_dut
  - This will create an elaborated design in the zfc.work directory
  - Copy the template project file locally: cp zfc.work/top\_elab.zpf project.zpf
- Open zCui on that project file:
   zCui -p project.zpf
- Notice that the file list is there and that all top names are set



- Select the synthesizer you want to use
  - Left-click on the RTL group, and select the synthesizer in the main tab
- Select the target hardware configuration file
  - Left-click on the "Back-End : default" property
  - Open the file browser and select the appropriate target hardware configuration file for your ZeBu system
- Set the job scheduling preferences
  - Left-click on the "Job Scheduling" property
  - Fill the form in accordance with your network configuration
- Save the project
- Launch the synthesis:
  - Select "Design" as target
  - Click on the "Compile" button
- Let the synthesis run...

eve 2

- On this multi-core design we want to use the core compilation of ZeBu-Server
- We have to prepare a core definition file (TCL file)
  - So you have to provide a list of design instance names which will be used to create ZeBu cores
  - In this design we want to use the processors cluster level as a base for core definition. So we have to provide the instance names of the cluster found in the synthesized netlist
  - As clusters are described using a Verilog generate statement, each synthesizer will create its own instance name style for the generated instances
    - You will have to inspect the netlist to find the used instance names

- Inspect the design netlist
  - In zCui, click on the zBrowser icon
  - Navigate the netlist until you find the 4 clusters
  - Take note of the hierarchical instance path name of the 4 clusters
- Using a text editor, create a file named zebu.xtor/cores.tcl
  - Define 4 cores, one for each cluster
- In zCui, select the core definition file
  - Click on the "Core Definition" property
  - Turn on the "Core Definition File" checkbox
  - Select the cores.tcl file in the file browser

**EYE** 27

#### Add the display transactor:

- Right-click on "Design" property and select "Add Transactor ..."
- Give the name "screen\_pilote" to the transactor when asked
- Right-click on the screen\_pilote transactor property, select "Add RTL Group...". Give it the name "screen\_pilote" as well.
- Right-click on the screen\_pilote RTL group of the screen\_pilote transactor and select "Add Verilog Sources ..."
- Add the xtor/screen\_pilote.v file using the file browser
- Left-click on the RTL group of the transactor and set the RTL group top name in the "main" tab to: screen\_pilote (again!)
- In the same "main" tab, select your synthesizer
- Left-click on the Transactor property and set its top name to screen\_pilote (this time that's it!)



- Select the DVE file:
  - Left-click on the "Environment" property
  - Select "User Defined" in the "Generation Mode" frame
  - In the DVE file browser, choose the file named xtor/zpro\_dut.dve
- Add the EDIF definition of the SDRAM memory
  - Right-click on "EDIF Sources" property and select "Add EDIF Sources ..."
  - In the file browser, select the file located in: ZSDRAM.3.1/64Mb/x32/edif/zsdram\_64Mb\_2x32.edf
- Check if the job scheduling preferences are still ok for the full compilation
- Run the full compilation:
  - Select "Back-End : default" as target
  - Click on the "Compile" button
- Let the compilation finish, then quit zCui

e**y**e 2

### Agenda

- Back-end compilation
- zCui Preferences
- Memory modeling
- Debug
- zTime timing analysis



- ZeBu memory types
  - Inside FPGAs
    - Registers
    - Distributed memory
      - Based on Xilinx RAMLUT
    - Block RAM
      - Based on Xilinx BRAM
  - On the ZeBu board
    - Known as ZRM
      - Based on RLDRAM or DDR2



- Memories are generated by either of:
  - the synthesizer
  - the zMem ZeBu memory model generator
  - user instantiations of Xilinx primitives (for registers, RAMLUT and BRAM) and ZeBu memory models (for ZRM) in the RTL code
- zMem takes a TCL script as memory descriptor and generates ZeBu memory models from it
  - The TCL script is a user input in most cases
    - In this manual flow, the user has to create the TCL script and replace RTL memory models by zMem generated models
  - zFAST can do memory inference and generate the TCL script automatically. It also instantiates the generated memory models
- Only models generated by zMem (either automatically or manually) can give accessibility at runtime

eve

		Registers	RAMLUT	BRAM	ZRM
zMem			<b>√</b>	<b>✓</b>	<b>√</b>
zFAST	zMem inference		✓	✓	✓
	zMem manual		<b>✓</b>	✓	<b>✓</b>
	direct	✓			
3 <sup>rd</sup> party synthesizers	zMem inference				
	zMem manual		<b>✓</b>	<b>√</b>	<b>✓</b>
	direct	✓	✓	✓	

Note: Runtime accessibility is only provided wherever cell background is orange



	Registers	RAMLUT	BRAM	RLDRAM	DDR2
Capacity guidance	<kb< td=""><td>&lt;10kb</td><td>&lt;500kb</td><td>&gt;500kb</td><td>&gt;500kb</td></kb<>	<10kb	<500kb	>500kb	>500kb
# of instances	200k/FPGA	100k/FPGA	286/FPGA	Module dependant	Module dependant
Size	1b	64b	36Kb	256/128MB	4/2GB
# of ports		128	128	8	8
Synchronous	✓	✓	✓	✓	✓
Asynchronous	✓	✓	✓		
Speed	+++	+++	+++	++	+
Runtime accessibility	Will be visible as individual registers	zMem	zMem	✓	✓



# Memory modeling How to write a zMem TCL script

- zMem is the ZeBu memory model generator
- It is based on TCL scripts and offers extra commands:

#### Tcl script Example

```
Define a new memory called my_memory
memory new my memory auto
                                                   Depth of my memory is 4096
memory depth 4096
                                                   Width of my memory is 22
memory width 22
                                                   Define a read/write port on my_memory
memory add port port1 rw
                                                   Define the read/write port behavior
memory set rw mode port1 readafterwrite
                                                   Input data bus definition
memory port port1 di
                         data in
                                                  Write enable definition
memory port port1 we
                         write
                                  high
                                                   Clock definition
memory port port1 clk
                                  posedge
                         clock
memory port port1 do
                                                  Output data bus definition
                         data out
                                                   Clock enable definition
                         enable high
memory port port1 ce
                                                  Address bus definition
memory port port1 addr address
                                                   Generates the defined memory
memory generate
```



# Memory modeling Running zMem

- To run zMem type: zMem my\_script.tcl
- This will produce the following files:

zMem.logzMem log file

my\_memory.vVerilog behavioral model

my memory.vhd VHDL behavioral model

my\_memory\_bbx.vVerilog black box for synthesis

- my\_mermory\_bbx.vhd1VHDL black box for synthesis

my\_memory.edf.gzZeBu memory model

Note: if used with RTL Front-End or zFAST in zCui, zMem is launched automatically, black boxes are generated and used during synthesis, ZeBu models are later merged during back-end phase, just add TCL script in the "Memory Source" section of the zCui project

### Memory modeling Memory mapping

- Each memory instance in the design source code must be modeled. There are two cases:
  - The original model is synthesizable
    - If using zFAST, registers or zMem memories will be automatically inferred
    - If not using zFAST, the synthesizer will infer register, RAMLUT or BRAM without runtime accessibility
    - For ZRM or other memory types with accessibility do a manual mapping using zMem
  - The original model is not synthesizable
    - Map it manually using zMem
- zMem generated models will need to be replaced in the original design source code
- Models manually mapped using zMem should be verified for correctness
  - Replace the original model by the zMem behavioral model and run a simulation if possible

# Memory modeling Memory mapping process

- The remapping process involves 5 main steps
  - Identify memories in the design
  - Select appropriate ZeBu memory type
  - Generate ZeBu memories using zMem
  - Verify remapping in simulation
  - Compile the ZeBu design



# Memory Modeling Identify memories in the design

- This step is manual
  - Look at the design source code
  - Take notes of
    - Memory module/entity name
    - Memory size
    - Memory I/O interface
    - Synchronous/Asynchronous type
    - Read/Write cycles type
- Also, get help from the tools:
  - for non-synthesizable memories, you will get an error message from the synthesizer
  - for synthesizable memories, the RTL Front-End will report memory existence and size when detected

# Memory modeling Select the most appropriate memory type

- For each memory instance in the design select the most appropriate ZeBu hardware memory type, according to:
  - Memory size
  - Memory port structure
  - Memory type
  - Memory speed



# Memory modeling Running zMem

- zMem my\_script.tcl
- Will produce the necessary models
- Make a subdirectory and works from there to launch zMem



# Memory modeling Verify mapping correctness


- Use the behavioral models generated by zMem
- Replace the original design memory by the behavioral model
- Simulate the design
- Verify that the design still work after memory remapping
- Do this before proceeding with ZeBu compilation!

# Memory modeling Compilation

- Once the memory mapping is verified
  - Add the TCL script to the zCui project
  - Launch zCui compilation



### Memory modeling Compilation



Copyright © 2010 EVE September 2010

# Memory modeling Compilation

- Threshold for BRAM
  - Memory will not be a BRAM if more than n BRAM blocks are needed to implement it
- Threshold for RAMLUT
  - Memory will not be a RAMLUT if more than n RAMLUT blocks are needed to implement it
- RAMLUT vs BRAM threshold
  - If the measured BRAM memory occupancy is above the "RAMLUT vs BRAM threshold", the memory will be implemented as BRAM (RAMLUT otherwise)




- In this lab you will learn how to map a design memory to a ZeBu memory
- This lab comes in 3 flavors:
  - HDL co-simulation
  - C++ co-simulation
  - SystemC co-simulation
- Select the co-simulation mode you will use the most
  - It does not make much difference for compilation but it implies some differences for runtime

```
Trainee/lab3
|-- C++ cosim
    `-- zebu.run
       `-- Makefile
|-- HDL cosim
   |-- simu.run
    `-- Makefile
   `-- zebu.run
       `-- Makefile
-- SystemC cosim
   `-- zebu.run
     `-- Makefile
-- dut
   |-- TCL
   `-- verilog
       |-- counter.v
       |-- dut.v
       `-- ram.v
-- testbench
    |-- C++
       `-- testbench.cc
    -- systemc
       `-- testbench.cc
    `-- verilog
       |-- testbench1.v
        `-- testbench2.v
```



#### The DUT





- In this lab, we have a simple design:
- It is made of
  - 2 counters
  - A simple synchronous memory
- One counter controls the address bus of the memory
  - By incrementing the counter, the memory address space is scanned for write or for read
- The other counter controls the data bus of the memory
  - This counter is used to write a different value at each different address of the memory



- A testbench control the design in order to perform the following operation
  - Reset the two counters
  - Set high the we write enable signal of the memory
  - Perform n write cycle while incrementing the counters to fill the memory with different values
  - Reset the two counters
  - Set low the we write enable signal of the memory
  - Perform n read cycle while incrementing the counters and check that the value expected are read
- Notice that a correct execution lead to a normal testbench displayed message at the first read cycle:
  - # out = xx, expect = ff

eve

- Analyze the DUT source file located in dut/verilog and find the memory
  - Take note of its key parameters such as:
    - Module name
    - Size
    - Synchronisation
    - I/O port names
- Build a TCL ZeBu memory description file based on previous parameters
  - Put it in the dut/TCL directory and name it ram.tcl
  - You can use the template on the following slide as a guideline
  - Do not forget to select the appropriate ZeBu memory type

```
memory new <name> <type>
memory depth <size>
memory width <size>
memory type sync
memory add port A rw
memory set rw mode A readbeforewrite
memory port A addr <name>
memory port A di <name>
memory port A do <name>
memory port A we <name>
memory port A clk <name> posedge
memory generate
```

- Go into the appropriate directory according to your cosimulation mode, either of:
  - HDL\_cosim
  - C++\_cosim
  - SystemC\_cosim
- Try to generate ZeBu memory models using zMem:
  - Create an empty directory and go into it:
     mkdir mem
     cd mem
  - Run zMem on the ram.tcl file. This will check the syntax and create ZeBu models
     zMem ../../dut/TCL/ram.tcl
  - Look at the created models
  - Go back one directory up cd . .

eve 5

- Skip this slide if you are not doing the HDL cosimulation lab
- Run the design simulation
  - Go into the simu.run directory and type make <simulator name>
- Run the design simulation with the zMem memory
  - Stay in the simu.run directory type make <simulator name>\_zMem
  - You should have the same behavior, otherwise fix the ram.tcl file
- Go back one directory up
   cd . .

eVe .

- Prepare a zCui project:
  - Select the DUT source files:
    - Right-click on the RTL group and add the TWO files counter.v and dut.v from the ../dut/verilog directory.
       Make sure you omit the ram.v file as it will be modeled using the ram.tcl file
    - Left-click on the RTL group, in the "Main" tab, set the top DUT module name and select your synthesizer
    - Right-click on the "Memory Sources" property and add
       ../dut/TCL/ram.tcl as memory source file
    - Left-click on the "Design" property and set the DUT top module name
  - Select the appropriate target hardware configuration file for your ZeBu system
    - Left-click on the "Back-End: default" property and use the file browser to select the target hardware configuration file



- Set the clock name:
  - Left-click on the "Clock Declaration" property and add a clock declaration
- Set the environment:
  - Left-click on the "Environment" property
  - Select the "Auto Generated" DVE file mode
  - Select the generator type according to the co-simulation mode you selected for this lab:
    - HDL co-simulation: "Event-Based: HDL Cosimulation"
    - C++ co-simulation: "Cycle-based: C/C++ Cosimulation"
    - SystemC co-simulation : "Event-Based: HDL Cosimulation"
  - Select the wrapper language according to the co-simulation mode you selected for this lab

- Enable software access:
  - Left-click on the "Debugging" property
  - Turn on the "Enable BRAM Read & Write / Write Register
     / Save & Restore" checkbox
- Set the job scheduling preferences
  - Left-click on the "Job Scheduling" property
  - Fill the form in accordance with your network configuration
- Save the project
- Launch the compilation



- Go into the zebu.run directory and launch the emulation:
  - For HDL co-simulation
    make <simulator>
  - For C++ co-simulation make
    - ./testbench
  - For SystemC co-simulation make
    - ./testbench
- Verify that you have the correct behavior



 Check for the presence and content of a file named dumpfile. It is dumped by the co-simulation testbench at the end of the run. Look in the testbench to find it for reference:

```
- For HDL co-simulation:
   $ZEBU_writemem("dumpfile","dut.m0");
- For C++ co-simulation:
   dut.m0->storeTo("dumpfile");
- For SystemC co-simulation:
   dut.m0->storeTo("dumpfile");
```




#### Agenda

- Back-end compilation
- zCui Preferences
- Memory modeling
- Debug
- zTime timing analysis



#### Debug Trace memory


Trace memory must be instantiated in the DVE file





#### Debug Triggers

#### Trigger must be declared in the DVE file





#### Agenda

- Back-end compilation
- zCui Preferences
- Memory modeling
- Debug
- zTime timing analysis



## zTime Timing Analysis Introduction

- zTime is a ZeBu system-level static timing analysis tool
- It runs after system-level place & route
- It takes into account:
  - Inter-FPGA communication (multiplexing)
  - Intra-FPGA combinational paths, including hops
  - Presence of memories (BRAM, ZRM)
- It does not take into account:
  - Intra-FPGA logic
- It computes:
  - Maximum emulation frequency
  - Different runtime skew and filter delay parameters
- Computed values will be used by default at runtime
  - They can be changed by user



# zTime Timing Analysis Declaring false paths

- Warning: zTime is usually pessimistic
  - Pessimism can be reduced by declaring false paths
  - In the zCui "Advanced panel", in the "zTime constraint file" field add a file with following type of instructions:

```
set_false_path_from -port=reset
set_false_path_to -port=dummy -ins=F2_0_0
```



# zTime Timing Analysis Result files

- Timing analysis summary can be found in: zcui.work/zebu.work/zTime.log
- HTML reports for critical paths will be found in: zcui.work/zebu.work directory
  - ztime out paths.html
  - ztime clock out paths.html
  - ztime\_filter\_out\_paths.html



# zTime Timing Analysis zTime.log summary file

```
step REPORT : #----
step REPORT: Longest inter-fpga filter path delay is: 38 ns
step REPORT: Longest inter-fpga clock path delay is: 58 ns
              zClockSkewTime runtime parameter is : 58 ns
step REPORT :
step REPORT: Max pessimistic delay (routing and clock skew) is: 106 ns
step REPORT: Critical routing path delay: 48 ns
              . Constant part : 30 ns
step REPORT :
step REPORT :
              . Multiplexed part : 18 ns
              Longest memory period is : 150 ns
step REPORT :
step REPORT :
              No flexible probes found
step REPORT :
              Driver clock frequency is limited by memories
               The theoretical frequency using default settings and ignoring clock skew is 6666 Khz
step REPORT :
step REPORT : #----
```



# zTime Timing Analysis Critical filter paths

Delay	Fpga	From	То	<b>Details</b>												
38 ns	2	rstn	U0_M0_F0.rstn	Fpga	Delay	Arrival	Χ	Lvds	Ck	zDly	zFIt	Poi	rt	zCore	Wire	Alias
				IF	10 ns	10 ns						rstn			rstn	
					18 ns		4	Υ								
				M0/F03	10 ns	38 ns			Υ		Т	U0_M0_F0/rstn		core3	rstn	zpro_dut.clk_div_0.sqnod239.l1
38 ns	2	menable	U0_M0_F0.menable	Fpga	Delay	Arrival	Х	Lvds	Ck	zDly	zFlt	Poi	rt	zCore	Wire	e Alias
				IF	10 ns	10 ns						menable			menab	le
					18 ns		4	Υ								
				M0/F03	10 ns	38 ns			Υ		Т	U0_M0_F0/mena	able	core3	menab	ole zpro_dut.clk_div_0.sqnod203.10
38 ns	2	U0_M0_F0.clk	U0_M1_F0.ztbsplt	Fpga	Delay Arr	ival X Lvds	Ck z	Dly zF	It		Р	ort	zCore	Wire		Alias
				M0/F03	10 ns 10	ns			U0_	Mo_F	0/clk		core3 zt	tbsplt_zpro_dut04 z	pro_dut.clk	_div_0.sqnod239.O
					18 ns	4 Y										
				M1/F00	10 ns 38	ns		Т	U0_	M1_F	0/ztb	splt_zpro_dut037	core1 zt	tbsplt_zpro_dut04 z	pro_dut.zeb	ou_filter_ztbsplt_zpro_dut037.bypass.I0
20 ns	2	U0_M0_F0.clk	U0_M0_F1.ztbsplt	Fpga	Delay Ar	rival X Lvd	s Ck	zDly z	FIt			Port	zCore	Wire		Alias
				M0/F03	10 ns 10	ns			U	_Mo_	F0/cl	k	core3 z	ztbsplt_zpro_dut04	zpro_dut.cll	c_div_0.sqnod239.O
					0 ns	Υ										
				M0/F02	10 ns 20	ns	Υ	T	U	_M0_	_F1/zt	bsplt_zpro_dut03	core0 z	ztbsplt_zpro_dut04	zpro_dut.ze	bu_filter_ztbsplt_zpro_dut03.bypass.I0
20 ns	2	U0_M0_F0.clk	U0_M0_F3.ztbsplt	Fpga	Delay Arr	ival X Lvds	Ck z	Dly zF	It		Р	ort	zCore	Wire		Alias
				M0/F03	10 ns 10	ns			U0_	Mo_F	-0/clk		core3 zt	tbsplt_zpro_dut04 z	pro_dut.clk	_div_0.sqnod239.O
					0 ns	Υ										
				M0/F01	10 ns 20	ns	Υ	Т	U0_	Mo_F	3/ztb	splt_zpro_dut037	core2 zt	tbsplt_zpro_dut04 z	pro_dut.zeb	ou_filter_ztbsplt_zpro_dut037.bypass.l0



# zTime Timing Analysis Critical clock paths

Delay	Fpga	From	То	<b>Details</b>												
38 ns	2	rstn	U0_M0_F0.rstn	Fpga	Delay	Arriva	I X	Lvds	Ck	zDly	zFIt	Po	rt	zCore	Wire	Alias
				IF	10 ns	10 ns						rstn			rstn	
					18 ns		4	Υ								
				M0/F03	10 ns	38 ns			Υ		Т	U0_M0_F0/rstn		core3	rstn z	pro_dut.clk_div_0.sqnod239.l1
38 ns	2	menable	U0_M0_F0.menable	Fpga	Delay	Arriva	I X	Lvds	Ck	zDly	zFlt	Po	rt	zCore	Wire	Alias
				IF	10 ns	10 ns						menable			menable	
					18 ns		4	Υ								
				M0/F03	10 ns	38 ns			Υ		Т	U0_M0_F0/mena	able	core3	menable	zpro_dut.clk_div_0.sqnod203.10
20 ns	2	U0_M0_F0.clk	U0_M0_F1.ztbsplt	Fpga	Delay A	Arrival X L	vds Cl	zDly	zFIt			Port	zCore	Wire		Alias
				M0/F03						Jo_Mo	F0/cll	k	core3	ztbsplt_zpro_dut04;	zpro_dut.clk_	div_0.sqnod239.O
					0 ns	Υ	,									
				M0/F02	10 ns 2	0 ns	Υ		Tι	Jo_Mo	_F1/zt	bsplt_zpro_dut03	core0	ztbsplt_zpro_dut04;	zpro_dut.zebu	_filter_ztbsplt_zpro_dut03.bypass.I0
20 ns	2	U0_M0_F0.clk	U0_M0_F3.ztbsplt	Fpga	Delay A	rrival X Lv	ds Ck	zDly z	FIt		Р	ort	zCore	Wire		Alias
				M0/F03						o Mo	F0/clk		core3	ztbsplt zpro dut04 zj	pro dut.clk d	iv 0.sqnod239.O
					0 ns	Υ										
				M0/F01	10 ns 2	0 ns	Υ	Т	U	_Mo_l	F3/ztb:	splt_zpro_dut037	core2	ztbsplt_zpro_dut04 z	pro_dut.zebu_	filter_ztbsplt_zpro_dut037.bypass.l0



# zTime Timing Analysis Critical output paths

Delay	Fpga	From	То	Details Details										
48 ns	3	U0_M0_F3.ztbsplt	U0_M1_F0.ztbsplt	Fpga	Delay	Arrival	X Lvds	Ck	zDly	zFlt	Port	zCore	Wire	Alias
				M0/F01	10 ns	10 ns					U0_M0_F3/ztbsplt_lb_dout[13]_2_ztbsplt_lb_dout[13]	core2	ztbsplt_b_dout[13]_2_ztbsplt_I205	zpro_dut.zpro_0.\\eVe_cluster[2].zcluster.sqnod822.O
					18 ns		4 Y							
				M1/F02	10 ns	28 ns								
					0 ns		Υ							
				M1/F00	10 ns	48 ns					U0_M1_F0/ztbsplt_I205_2_ztbsplt_I205	core1	ztbsplt_b_dout[13]_2_ztbsplt_l205	zpro_dut.zpro_0.sqnod466.12
48 ns	3	U0_M0_F3.ztbsplt	U0_M1_F0.ztbsplt	Fpga	Delay	Arrival	K Lvds	Ck	zDly	zFlt	Port	zCore	Wire	Alias
				M0/F01	10 ns	10 ns					U0_M0_F3/ztbsplt_b_dout[31]_2_ztbsplt_b_dout[31]	core2	ztbsplt_lb_dout[31]_2_ztbsplt_l2028	zpro_dut.zpro_0.\\eVe_cluster[2].zcluster.sqnod804.O
					18 ns		4 Y							
				M1/F03	10 ns	28 ns								
					0 ns		Υ							
				M1/F00	10 ns	48 ns					J0_M1_F0/ztbsplt_I2028_2_ztbsplt_I2028	core1	ztbsplt_lb_dout[31]_2_ztbsplt_l2028	zpro_dut.zpro_0.sqnod448.12
48 ns	3	U0_M0_F3.ztbsplt	U0_M1_F0.ztbsplt	Fpga	Delay	Arrival	X Lvds	Ck	zDly	zFlt	Port	zCore	Wire	Alias
				M0/F01	10 ns	10 ns					U0_M0_F3/ztbsplt_lb_dout[15]_2_ztbsplt_lb_dout[15]	core2	ztbsplt_lb_dout[15]_2_ztbsplt_l209	zpro_dut.zpro_0.\\eVe_cluster[2].zcluster.sqnod820.O
					18 ns		4 Y							
				M1/F02	10 ns	28 ns								
					0 ns		Υ							
				M1/F00	10 ns	48 ns					U0_M1_F0/ztbsplt_I209_2_ztbsplt_I209	core1	ztbsplt_b_dout[15]_2_ztbsplt_l209	zpro_dut.zpro_0.sqnod464.12
48 ns	3	U0_M0_F3.ztbsplt	U0_M1_F0.ztbsplt	Fpga	Delay	Arrival	X Lvc	is C	k zDi	ly zF	it Port	zCore	e Wire	Alias
				M0/F01	10 ns	10 ns					U0_M0_F3/ztbsplt_b_dout[3]_2_ztbsplt_b_dout[3	3] core2	ztbsplt_lb_dout[3]_2_ztbsplt_l3	zpro_dut.zpro_0.\\eVe_cluster[2].zcluster.sqnod832.O
					18 ns		4 Y							
				M1/F03	10 ns	28 ns								
					0 ns		Υ							
				M1/F00	10 ns	48 ns					U0_M1_F0/ztbsplt_I3_2_ztbsplt_I3	core1	ztbsplt_b_dout[3]_2_ztbsplt_l3	zpro_dut.zpro_0.sqnod476.l3
48 ns	3	U0_M0_F3.ztbsptt	U0_M1_F0.ztbsplt	Fpga	Delay	Arrival	X Lvds	Ck	zDly	zFl	Port	zCore	Wire	Alias
				M0/F01	10 ns	10 ns					U0_M0_F3/ztbsplt_b_dout[5]_2_ztbsplt_b_dout[5]	core2	ztbsplt_b_dout[5]_2_ztbsplt_l200	zpro_dut.zpro_0.\\eVe_cluster[2].zcluster.sqnod830.O
					18 ns		4 Y							
				M1/F03	10 ns	28 ns								
					0 ns		Υ							
				M1/F00	10 ns	48 ns					U0_M1_F0/ztbsplt_I200_2_ztbsplt_I200	core1	ztbsplt_b_dout[5]_2_ztbsplt_l200	zpro_dut.zpro_0.sqnod474.12
48 ns	3	U0_M0_F3.ztbsplt	U0_M1_F0.ztbsplt	Fpga	Delay	Arrival	X Lvc	is C	k zD	ly zF	it Port	zCore	e Wire	Alias
				M0/F01	10 ns	10 ns					U0_M0_F3/ztbsplt_b_dout[4]_2_ztbsplt_b_dout[4	4] core2	ztbsplt_lb_dout[4]_2_ztbsplt_l2	zpro_dut.zpro_0.\\eVe_cluster[2].zcluster.sqnod831.O
					18 ns		4 Y							
				M1/F03	10 ns	28 ns								
					0 ns		Υ							
				M1/F00	10 ns	48 ns					U0_M1_F0/ztbsplt_l2_2_ztbsplt_l2	core1	ztbsplt_lb_dout[4]_2_ztbsplt_l2	zpro_dut.zpro_0.sqnod475.12

