Manual and Automatic VHDL/Verilog Test Bench Coding Techniques

One of the most time consuming tasks for users of HDL languages is coding test benches to verify the operation of their design. In his book "Writing Testbenches," Janick Bergeron estimates that 70% of design time is spent verifying HDL code models and that the test bench makes up 80% of the total HDL code generated during product development. In this paper we propose the use of automatic code generation tools to reduce the time required to create and maintain test benches. In particular, we will discuss TestBencher Pro an automatic code generation tool for VHDL and Verilog test benches.

ne of the most time consuming tasks for users of HDL languages is coding test benches to verify the operation of their design. In his book "Writing Testbenches," Janick Bergeron estimates that 70% of design time is spent verifying HDL code models and that the test bench makes up 80% of the total HDL code generated during product development. In this paper we propose the use of automatic code generation tools to reduce the time required to create and maintain test benches.

In particular, we will discuss TestBencher Pro an automatic code generation tool for VHDL and Verilog test benches. TestBencher Pro automates the most tedious aspects of test bench development, allowing you to focus on the design and operation of the test bench. This is accomplished by representing each bus transaction graphically and then automatically generating the code for each transaction. TestBencher makes use of the powerful features of the language that is being generated and the engineer does not have to hand-code each transaction. When hand coding, the designer would have to take the time to deal with the specifics of the design (port information, monitoring system response, etc) as well as common programming errors (race conditions, minor logic errors, and code design problems). This removes a considerable amount of time from the test bench design process because TestBencher manages the low-level details and automatically generates a valid test bench.

TEST BENCH TECHNIQUES

Designers usually have three choices when it comes to implementing a test bench model:

- purchase or write a complete functional model that models the internal operation of the component being modeled.
- 2. write a **bus-functional model** (BFM) that describes the behavior of the part at the interface-level (bus transaction level) without modeling the internal operation of the part.
- write raw test vectors that describe input to the MUT and expected outputs from the MUT as patterns of digital data.

When writing complete functional models for complex parts, users face two major problems: (1) information about internal component operation of complex parts is generally vendor proprietary and not available to the end user, and (2) complete functional models for complex parts are large and require too much time to code and debug. Even when you are able to purchase a functional model, the increase in simulation times incurred because of the large models are usually too much to justify the cost using the model. Raw test vectors are adequate for testing small systems, but as the test suite size increases it becomes more difficult to maintain and write the raw data. One of the reasons behind the development of HDL languages was to provide ability to write behavioral models that did not necessary represent synthesizable circuits.

Bus functional models, BFMs, overcome the difficulties of creating complete functional models because they can be created directly from the interface information contained in data sheets. In addition, BFMs are much smaller than complete models because they only emulate the interface rather than the entire part so the resulting models simulate much faster.

BFMs overcome the difficulties of creating and maintaining raw test vector data, because of the modular design techniques used to create the models. BFMs can verify correct functioning of complex behaviors required by the model under test, and react to output from the model under test by applying differing stimulus sets based on that output. These benefits have made bus-functional models the preferred choice for writing HDL test benches for testing complex systems (although test vector-based test benches are still suitable for testing designs with simple architectures).

DIFFICULTIES OF WRITING BUS FUNCTIONAL MODELS

Despite these benefits, manually coded bus functional models still suffer from one of the major disadvantages of manually coded test vectors: they are difficult to write and they can only be debugged at simulation time. Debugging bus-functional models is actually more difficult than debugging raw test vector test benches




Figure 1. Timing diagram of Read Transaction.

because the reactivity of the bus-functional model makes it more difficult to check all the BFMs possible behaviors and isolate errors in the test bench from errors in the model under test. A typical BFM might be used to model a microprocessor's interactions with an IO device or memory subsystem. This type of BFM would need to generate control and data signals from the microprocessor for each type of microprocessor bus transaction (e.g. read cycle, write cycle, interrupt processing) with exact timing requirements. Verifying MUT output and reacting to MUT output also adds complexity to BFMs. For example, a microprocessor BFM might have to wait for a data valid signal from a memory subsystem before completing a read cycle.

Most BFMs are currently hand-coded in HDL from signal interface and timing information (timing diagrams) published by component vendors. This type of HDL code is difficult to create and maintain because it is difficult to visualize the waveforms generated by the HDL code and compare them to vendor timing diagrams. Recently, graphical specification tools such as TestBencher Pro by SynaptiCAD Inc have emerged to simplify this process. TestBencher Pro generates HDL test bench code from user-entered timing diagrams that describe a test bench's bus transactions.

DESIGN OF A BFM-BASED TEST BENCH

Several different styles can be used to code BFMbased test benches, but the initial design process is the same for each approach. A BFM only needs to model a small portion of the complete functionality of a chip since none of the internal operation is modeled and only some aspects of external operation typically need to be modeled. For example, a BFM for a microprocessor to test a memory interface design will only need to model the microprocessor's read/write bus transactions. Such a model will only need to generate and verify waveform transitions for the signals involved in those transactions. Therefore the first step in designing a BFM is to decide what transactions need to be modeled to test the MUT and to obtain descriptions of those transactions (usually provided by manufacturers in the form of timing diagrams). Figure 1 shows the timing diagram for the read transaction we will model in

After selecting the transactions to model, the next step is to write HDL code for each transaction type. Transactions should be coded as reusable, parameterized pieces as test benches usually require multiple uses of a transaction with differing data values. For example, a test bench for a memory subsystem will

typically read and write differing data bus values to differing address locations within the memory. The choice of HDL determines what types of reusable blocks are available for modeling transactions. For the rest of this article, we will discuss the writing of a BFM for VHDL, but many of the issues are the same for Verilog as well. A basic understanding of VHDL syntax is assumed for the rest of this article.

PROCEDURE-BASED AND COMPONENT-BASED TRANSACTION MODELING

In VHDL, either procedures or components should be used for representing bus transactions because these constructs are reusable and can contain sequential statements that allow for the passage of simulation time (VHDL functions can't be used for this reason). Procedures are easier to use than components because less coding is required and invoking the transaction is simpler. Procedure-based transactions can be invoked by a simple procedure call whereas extra control signals must be added to a component and triggered from the calling location to initiate a component's transaction. Care should be taking when creating a control signal scheme, because the concurrent nature of the code makes it easy to leave a race condition in your design.

Component-based transactions (CBTs), however, do offer two important advantages over procedure-based transactions (PBTs) that stem from the fact that procedures must be executed within the context of a single process: (1) CBTs can contain multiple internal processes, allowing the modeling of concurrently-executed sections within a transaction, and (2) CBTs can be triggered asynchronously from within an executing transaction without causing the executing transaction to suspend execution whereas execution of a PBT causes its triggering transaction to suspend until the PBT finishes executing. These features often make component-based transactions a more appropriate choice for representing complex parts which have concurrent execution requirements.

Figure 2 contains the VHDL source for a component-based model of the read cycle transaction (tbread) in Figure 1. Several of the signals in the entity declaration are lower-cased to indicate that they are either sequencing control signals (trigger and status) or data parameter signals (addr and data) for the bus transaction and do NOT directly connect up to the MUT (note: this is just a coding convention, VHDL compilers are not case-sensitive). Sequencing control signals are necessary to initiate the component's transaction and

are also useful during debug for determining the current execution status of a test bench. Figure 2 demonstrates one approach to sequencing control; other realizations are possible. Sequencing signals are not needed for procedure-based transactions since procedure-based transactions can be called directly. Data parameter signals are used to set the parameters of the transaction that vary across transaction invocations. Passing of data parameters in procedure-based transactions is usually performed using variables rather than signals, but variables are not allowed in component declarations so signals must be used to pass the parameters.

PROCESSES WITHIN THE READ CYCLE TRANSACTION

The architecture body of the read transaction contains two processes: the update_status process and the main process. The update_status process controls execution of the transaction based on the trigger signals, and updates the status signal to set the current execution state of the transaction cycle. Two trigger

signals are used to avoid contention problems that result when multiple drivers attempt to drive a VHDL signal. Signal trigger is driven by external components to invoke the transaction and signal int_trigger is an internal trigger driven by the transaction component to modify its own transaction state (e.g. to abort or complete the transaction). Whenever either of these signals changes, the update_status process executes, and updates the status signal to reflect the new value of the trigger signal that changed. Valid execution states are WAITING to execute, executing ONCE, execution DONE, and LOOPING (repeatedly executing).

The main process contains the code that presents test vectors to the MUT, verifies output from the MUT, logs information about test bench execution, and reacts to output from the MUT. Since the main process has no sensitivity list it begins execution as soon the simulation is started. It sets its internal trigger signal to WAIT-ING, tristates any signals which it should only drive while executing (more on this later), and then suspends execution until its status signal is triggered externally. When the status flag is set to ONCE or

```
wait until (status = ONCE) or (status = LOOPING);
      library ieee.std:
                                                                      52
      use ieee.std_logic_1164.all;
                                                                      53
                                                                                  CSB <= '1'
3
                                                                      54
      use work TBDefinitions all-
                                                                                  WRR <= '1'
                                                                                  ABUS <= "XXXXXXXXXXXXXXXXXXXXXXX":
                                                                      55
 4
                                                                                  DBUS <= "ZZZZZZZZZZZZZZZ;
5
      entity tbread is
                                                                      56
                                                                                 wait for 68.096 ns;
 6
       port(
                                                                      57
                                                                                  value_SAMPLE1 := DBUS;
          trigger: in TStatus:
                                                                      58
 8
                                                                                  deallocate(tbSampledValue);
           status · inout TStatus·
                                                                      59
9
                                                                                  write(tbSampledValue,value_SAMPLE1);
                                                                      60
           CSB: out std logic:
10
           WRB: out std_logic:
                                                                                  SAMPLE1 := not (DBUS = "ZZZZZZZZZZZZZZZ");
                                                                      61
           ABUS : out std_logic_vector(15 downto 0);
                                                                                  if (SAMPLE1) then
11
                                                                      62
12
                                                                                    tbLog("On DBUS, expected ""ZZZZZZZZZZZZZZZ"":
           addr: in std logic vector(15 downto 0):
                                                                      63
13
           DBUS: inout std_logic_vector(15 downto 0);
                                                                                    detected " & tbSampledValue.all, WARNING);
14
                                                                                    assert FALSE
           data: in std_logic_vector(15 downto 0)
                                                                      64
15
                                                                                    report "On DBUS, expected ""77777777777777"":
                                                                      65
                                                                                   detected " & tbSampledValue.all
16
      end thread:
17
                                                                      66
                                                                                     severity WARNING;
18
      architecture Diagram of tbread is
                                                                      67
                                                                                  end if:
19
                                                                                 wait for 36.904 ns;
       use std.textio.all:
                                                                      68
20
21
22
       use ieee.std logic textio.all:
                                                                      69
                                                                                  ABUS <= addr:
                                                                                  DBUS <= "ZZZZZZZZZZZZZZZ;";
       use ieee.std logic arith.all:
                                                                      70
                                                                       71
                                                                                 wait for 5 ns:
23
                                                                      72
       signal int trigger: TStatus:
                                                                                  CSB <= '0':
                                                                       73
                                                                                 wait for 5 ns;
25
26
                                                                       74
                                                                                  value_SAMPLE0 := DBUS;
      begin
                                                                       75
                                                                                  deallocate(tbSampledValue);
27
28
29
                                                                      76
                                                                                  write(tbSampledValue,value_SAMPLE0);
       update status : process(trigger.int trigger)
                                                                      77
                                                                                  SAMPLE0 := not (DBUS = data);
       beain
         if (trigger'event) then
                                                                      78
                                                                                  if (SAMPLE0) then
30
          if (trigger /= WAITING) then
                                                                                    tbLog("On DBUS, expected data: detected " &
                                                                      79
31
           status <= trigger;
                                                                                    tbSampledValue.all, WARNING);
                                                                      80
                                                                                    assert FALSE
          end if:
33
                                                                                    report "On DBUS, expected data: detected " &
                                                                      81
         end if:
         if (int_trigger'event) then
                                                                                   tbSampledValue.all
35
36
          if (int_trigger /= WAITING) then
                                                                      82
                                                                                   severity WARNING;
           status <= int_trigger;
                                                                      83
                                                                                  end if;
37
                                                                      84
                                                                                 wait for 45 ns;
          end if:
38
                                                                      85
                                                                                  CSB <= '1';
         end if:
39
       end process update_status;
                                                                      86
                                                                                 wait for 30 ns:
40
                                                                      87
                                                                                  DBUS <= "ZZZZZZZZZZZZZZZ;";
41
       main: process --main process for individual diagram
                                                                      88
42
         variable tbSampledValue : line;
                                                                      89
                                                                                 wait for 50 ns;
43
         variable SAMPLE0 : boolean;
                                                                      90
                                                                                 if (status = ONCE) then
44
         variable value_SAMPLE0 : std_logic_vector(15 downto 0);
                                                                      91
                                                                                 int_trigger <= DONE;
45
         variable SAMPLE1: boolean;
                                                                      92
                                                                                  wait until (status = DONE);
46
         variable value_SAMPLE1 : std_logic_vector(15 downto 0);
                                                                      93
                                                                                 end if:
47
       begin
                                                                      94
                                                                               end loop:
48
         mainloop:
                                                                      95
                                                                              end process main;
49
                                                                      96
         loop
           int_trigger <= WAITING;
50
                                                                            end Diagram;
          DBUS <= "ZZZZZZZZZZZZZZZ;
```

Figure 2. Read Cycle Transaction Component.

LOOPING, the component begins executing the bus transaction; applying test vectors and checking MUT output.

METHODS FOR CODING TEST VECTORS WITHIN THE TRANSACTION MODEL

Test vectors are typically coded using one of three methods: (1) a single signal assignment statement for each signal that gueues up all the transitions for that signal during the bus transaction (see figure 7), (2) sets of signal assignment statements separated by wait statements every time a signal transitions (method used in figure 2), and (3) reading of the test vector data and/or wait times from an external file. Single assignment statements are acceptable for use in simple testvector based test benches because they form a compact representation of the test vectors, but they are problematic for BFM-based test benches because it is difficult to determine the cause of signal transitions during single-step debug of the test bench and because the predefined delivery of all the transitions at once makes it difficult to change the state and time of transitions on a signal in response to output from the MUT. Therefore either method 2 or 3 should be used for BFM-based test benches. File-based test vectors offer the advantage of being able to change the test vectors during debug without recompiling the test bench, but they do require a little more coding overhead to read the external file.

VERIFYING AND REACTING TO OUTPUT FROM THE MODEL UNDER TEST

The blue signal sections in Figure 2 represent output values from the MUT. The "Sample" points on the diagram indicate checkpoints in the bus transaction at which the MUT output will be tested. The code on lines 61-67 of Figure 2 checks DBUS output from the MUT to verify that the lines are initially tri-stated and logs an error message and asserts a warning if the DBUS lines are not tri-stated. The code on lines 78-83 also checks DBUS output, but this time against a parameterized data value rather than one hard-coded into the transaction model.

One important aspect of this transaction model is that the checking code is contained in the same process as the test vectors. The advantage of this approach is that application of test vectors and the checking for responses to those test vectors is automatically kept synchronized.

DRIVING SIGNALS WITH PARAMETERIZED DATA VALUES

Line 69 demonstrates the use of a parameterized data value to drive a signal to the MUT. In this particular case, the code allows the re-use of the transaction with differing address values. This address value will be specified in an external component in the test bench prior to the triggering of the transaction (see the section on transaction trigger procedures below for more details).

```
library ieee.std:
     use ieee.std logic 1164.all:
 3
     use work.TBDefinitions.all;
 5
     entity TestBenchSequencer is
 6
      port(
        apply_tbwrite_1_addr: out std_logic_vector(15 downto 0);
 8
         apply_tbwrite_1_data : out std_logic_vector(15 downto 0);
 9
         trigger_tbwrite_1 : out TStatus;
10
         status tbwrite 1 : in TStatus:
         apply_tbread_1_addr: out std_logic_vector(15 downto 0);
11
12
         apply_tbread_1_data : out std_logic_vector(15 downto 0);
13
         trigger_tbread_1 : out TStatus;
14
         status_tbread_1 : in TStatus
15
16
     end TestBenchSequencer;
17
18
     architecture tbMain of TestBenchSequencer is
19
      use std.textio.all:
20
      use ieee.std_logic_textio.all;
21
      use ieee.std_logic_arith.all;
22
     begin
23
                       --top level testbench process
      process
24
25
        procedure call_tbwrite_1(in runMode : TStatus,
                           in waitMode : TWaitMode)
27
28
         trigger_tbwrite_1 <= runMode;
         wait until (status_tbwrite_1 = runMode);
         trigger_tbwrite_1 <= WAITING;</pre>
         if (waitMode = WAIT) then
32
          wait until (status_tbwrite_1 = DONE);
        end:
36
        procedure call_tbread_1(in runMode : TStatus,
37
                           in waitMode: TWaitMode)
         trigger_tbread_1 <= runMode;</pre>
40
         wait until (status_tbread_1 = runMode);
41
         trigger_tbread_1 <= WAITING;</pre>
42
         if (waitMode = WAIT) then
43
           wait until (status_tbread_1 = DONE);
44
45
46
47
       begin
48
           apply_tbwrite_1_addr <= "1111000000000000";
49
           apply_tbwrite_1_data <= "10101010111101110";
50
           call_tbwrite_1(ONCE,WAIT);
51
           apply_tbread_1_addr <= "1111000000000000";
apply_tbread_1_data <= "10101010111101110";
53
           call_tbread_1(ONCE,DONE);
           apply_tbread_1_addr <= "1111000000000000";
           apply_tbread_1_data <= "1110111011101110";
57
58
           call_tbwrite_1(ONCE,WAIT);
        wait:
60
       end process
     end tbMain;
```

Figure 3. Test Bench Sequencer Component.

ENDING THE BUS TRANSACTION

Lines 90-93 check the status signal to see if the transaction is to be executed ONCE or repeatedly (LOOP-ING). If the transaction is to be run once, the status is set to DONE so that during the next iteration of mainloop, the transaction will stall on the wait statement that checks status. Otherwise, status will stay set to LOOP-ING and the transaction will re-execute (the statement that sets int_trigger to WAITING on line 50 will not affect the status flag because the update_status routine doesn't update the status flag when a trigger signal is set to WAITING).

```
entity testbench is
                                                                               addr: in std_logic_vector(15 downto 0);
                                                                               DBUS: inout std_logic_vector(15 downto 0);
 2 end testbench:
                                                                      72
                                                                               data : in std_logic_vector(15 downto 0)
                                                                      73
                                                                      74
 4 library ieee,std;
 5 architecture TB of testbench is
                                                                      75
                                                                          end component:
                                                                      76
 6 use std.textio.all:
                                                                          - for all: tbwrite
 7 use ieee.std_logic_1164.all;
                                                                                  use entity tbwrite(Diagram);
                                                                      77
                                                                      78
 8 use work.TBDefinitions.all;
 9 use work.all:
                                                                      79
                                                                           component thread
10
                                                                      80
                                                                            port(
11 signal apply_tbwrite_1_addr: std_logic_vector(15 downto 0):
                                                                      81
                                                                              trigger: in TStatus:
    = "7777777777777777777777777777777
                                                                               status : inout TStatus;
                                                                      82
12 signal apply_tbwrite_1_addr_0 : std_logic_vector(15 downto 0):
                                                                               CSB : out std_logic;
                                                                      83
                                                                               WRB : out std_logic;
    = "ZZZZZZZZZZZZZZZZ";
                                                                      84
13 signal apply_tbwrite_1_data : std_logic_vector(15 downto 0):
                                                                               ABUS: out std_logic_vector(15 downto 0);
                                                                      85
     = "ZZZZZZZZZZZZZZ";
                                                                      86
                                                                               addr: in std_logic_vector(15 downto 0);
14 signal apply_tbwrite_1_data_0 : std_logic_vector(15 downto 0):
                                                                               DBUS: inout std_logic_vector(15 downto 0);
                                                                      87
    = "<u>ZZZZZZZZZZZZZ</u>";
                                                                      88
                                                                               data: in std_logic_vector(15 downto 0);
15 signal trigger_tbwrite_1 : TStatus;
                                                                      89
16 signal trigger_tbwrite_1_0 : TStatus;
                                                                      90
                                                                          end component;
17 signal status_tbwrite_1 : TStatus;
                                                                         - for all: tbread
18 signal apply_tbread_1_addr: std_logic_vector(15 downto 0):
                                                                      92
                                                                                  use entity tbread(Diagram);
      93
19 signal apply_tbread_1_addr_0 : std_logic_vector(15 downto 0):
                                                                          beain
      "ZZZZZZZZZZZZZZZZ";
20 signal apply_tbread_1_data : std_logic_vector(15 downto 0):
                                                                      96
                                                                           sequencer: TestBenchSequencer
      "ZZZZZZZZZZZZZZZ;
                                                                      97
                                                                             port map(
21 signal apply_tbread_1_data_0 : std_logic_vector(15 downto 0):
                                                                               apply_tbwrite_1_addr_0,
                                                                      98
     = "<u>ZZZZZZZZZZZZZZZ</u>";
                                                                               apply_tbwrite_1_data_0,
22 signal trigger_tbread_1 : TStatus;
                                                                    100
                                                                               trigger_tbwrite_1_0,
23 signal trigger_tbread_1_0 : TStatus;
                                                                     101
                                                                               status_tbwrite_1,
24 signal status_tbread_1 : TStatus;
                                                                    102
                                                                               apply_tbread_1_addr_0,
25 signal CSB : std_logic := 'Z';
                                                                    103
                                                                               apply_tbread_1_data_0,
26 signal WRB : std_logic := 'Z';
                                                                               trigger_tbread_1_0,
                                                                    104
27 signal ABUS : std_logic_vector(15 downto 0):
                                                                    105
                                                                               status tbread 1):
    = "<u>ZZZZZZZZZZZZZZ</u>";
                                                                    106
                                                                           mutMSB: tbsram
28 signal CSB_0 : std_logic := 'Z';
                                                                    107
                                                                               port map(
29 signal WRB_0 : std_logic := 'Z';
                                                                    108
                                                                               CSB.
30 signal ABUS_0 : std_logic_vector(15 downto 0):
                                                                    109
                                                                               WRB
    = "<u>ZZZZZZZZZZZZZ</u>";
                                                                               ABUS.
                                                                    110
31 signal DBUS: std_logic_vector(15 downto 0):
                                                                    111
                                                                               DBUS(15 downto 8)):
    = "ZZZZZZZZZZZZZ";
                                                                    112
                                                                           mutLSB: tbsram
32 signal CSB_1 : std_logic := 'Z';
                                                                    113
                                                                               port map(
33 signal WRB_1 : std_logic := 'Z';
                                                                    114
                                                                               CSB,
34 signal ABUS_1 : std_logic_vector(15 downto 0):
                                                                    115
                                                                               WRB,
     = "<u>ZZZZZZZZZZZZ</u>";
                                                                    116
                                                                               ABUS
                                                                               DBUS(7 downto 0));
                                                                     117
36
                                                                    118
                                                                           tbwrite_1 : tbwrite
    -Component configurations
37
                                                                               port map(
38
     component TestBenchSequencer
                                                                               trigger_tbwrite_1,
                                                                    120
                                                                               status_tbwrite_1,
39
                                                                     121
40
        apply_tbwrite_1_addr: out std_logic_vector(15 downto 0);
                                                                     122
                                                                               CSB_0.
41
         apply_tbwrite_1_data : out std_logic_vector(15 downto 0);
                                                                     123
                                                                               WRB_0,
42
         trigger_tbwrite_1 : out TStatus;
                                                                    124
                                                                               ABUS_0,
43
         status_tbwrite_1 : in TStatus;
                                                                     125
                                                                               apply_tbwrite_1_addr,
44
         apply_tbread_1_addr: out std_logic_vector(15 downto 0);
                                                                     126
                                                                               DBUS.
                                                                               apply_tbwrite_1_data);
45
         apply_tbread_1_data : out std_logic_vector(15 downto 0);
                                                                     127
46
         trigger_tbread_1 : out TStatus;
                                                                    128
                                                                           tbread_1 : tbread
47
         status_tbread_1 : in TStatus
                                                                     129
                                                                               port map(
                                                                               trigger_tbread_1,
48
                                                                    130
49
                                                                     131
                                                                               status_tbread_1,
     end component;
50 - for all: TestBenchSequencer
                                                                    132
                                                                               CSB_1,
51
             use entity TestBenchSequencer(Diagram);
                                                                    133
                                                                               WRB 1
52
                                                                    134
                                                                               ABUS_1,
53
     component tbsram
                                                                    135
                                                                               apply_tbread_1_addr,
54
                                                                    136
      port(
         CSB: in std_logic;
55
                                                                    137
                                                                               apply_tbread_1_data);
56
         WRB: in std_logic;
                                                                    138
57
         ABUS: in std_logic_vector(15 downto 0);
                                                                    139 -- Update shared outputs from tributary outputs
58
         DATABUS: inout std_logic_vector(7 downto 0)
                                                                    140
                                                                                apply_tbwrite_1_addr_0,
59
                                                                    141
60
    end component;
                                                                    142
                                                                                apply_tbwrite_1_data_0,
61
   - for all: tbsram
                                                                    143
                                                                                trigger_tbwrite_1_0,
62 -
            use entity tbsram(Diagram);
                                                                    144
                                                                                apply_tbread_1_addr_0,
63
                                                                    145
                                                                                apply_tbread_1_data_0,
     component tbwrite
                                                                                trigger_tbread_1_0,
64
                                                                    146
65
                                                                    147
                                                                                CSB_0,
                                                                                WRB 0
66
        trigger : in TStatus;
                                                                    148
67
         status: inout TStatus;
                                                                    149
                                                                                ABUS 0
                                                                                CSB_1
68
         CSB: out std_logic;
                                                                    150
69
         WRB: out std_logic;
                                                                    151
                                                                                WRB 1
70
         ABUS: out std_logic_vector(15 downto 0);
                                                                    152
                                                                                ABUS_1,
```

```
153
154
      begin
155
        if (apply_tbwrite_1_addr_0'event) then
156
        apply_tbwrite_1_addr <= apply_tbwrite_1_addr_0;
157
158
        if (apply the 1 data 0'event) then
159
         apply_tbwrite_1_data <= apply_tbwrite_1_data_0;
160
        end if:
        if (trigger towrite 1 O'event) then
161
162
         trigger_tbwrite_1 <= trigger_tbwrite_1_0;</pre>
163
        end if:
164
        if (apply thread 1 addr 0'event) then
165
         apply_tbread_1_addr <= apply_tbread_1_addr_0;
166
        end if:
        if (apply_tbread_1_data_0'event) then
167
168
        apply_tbread_1_data <= apply_tbread_1_data_0;
169
        end if;
170
        if (trigger_tbread_1_0'event) then
171
         trigger_tbread_1 <= trigger_tbread_1_0;</pre>
172
        end if:
173
        if (CSB 0'event) then
174
        CSB <= CSB_0;
175
        end if
176
        if (WRB_0'event) then
177
         WRB <= WRB_0;
178
        end if:
179
        if (ABUS_0'event) then
        ABUS <= ABUS_0;
180
181
        end if;
        if (CSB_1'event) then
182
183
         CSB <= CSB 1:
184
        end if:
185
        if (WRB_1'event) then
186
        WRB <= WRB_1;
187
        if (ABUS_1'event) then
188
189
         ABUS <= ABUS_1;
190
191
      end process;
192
193 end TB:
                    - end testbench
```

Figure 4. Top-level test bench structural component.

TRANSACTION TRIGGER **PROCEDURES AND THE** SEQUENCER COMPONENT

Figure 3 contains the source code for the sequencer component that describes the order in which bus transactions will be executed. A bus transaction is initiated by calling a transaction trigger procedure (e.g. call_tbread_1). The runMode parameter of the trigger procedure specifies whether to execute the transaction once or continously. The waitMode parameter specifies whether or not the sequencer should wait until the end of the bus transaction before starting a new transaction. The ability of the sequencer component to continue executing after triggering a bus transaction is one of the advantages of component-based transaction models. If a call was made to procedure-based transaction, the sequencer component could only resume execution when the transaction procedure was completed.

TRIGGERING A NEW TRANSACTION FROM WITHIN A TRANSACTION MODEL

All the bus transactions in the test bench in this article are invoked from the sequencer component, but in more complex test benches one transaction may initiate a new transaction by making a call to the new transaction's trigger procedure. For example, if a serious error occurred during a transaction, the transaction could respond by performing a system reset transac-

CONSTRUCTING A TOP-LEVEL STRUCTURAL MODEL TO CONNECT THE BFMS TO THE MUT

The final part of the BFM test bench is the top-level structural model (Figure 4) that instantiates the transaction components and model under test. It also describes the interconnection of the transaction models and model under test. In this test bench a sequencer component, 2 SRAM components (MUTs), and a read and write transaction component are instantiated. If the test bench required simultaneous execution of two bus transactions of the same type (e.g. test bench modeled two microprocessors performing simultaneous reads to different memory banks), then two components would need to be instantiated for that transaction type.

```
library ieee,std;
    use std.textio.all
 3 use ieee.std_logic_1164.all;
 5 package TBdefinitions is
     type TStatus is (WAITING,ONCE,DONE,LOOPING);
     procedure tbLog(
                  constant str : in string;
 9
                  constant level : in severity_level := WARNING
11
     function tbSeverityToString(
12
                          constant level : in severity_level
13
                          ) return strina:
14
    end TBdefinitions;
15
16 package body TBdefinitions is
17
18
     file LOGFILE: text is out "tbtut.log";
19
20
     procedure tbLog(
21
                 constant str : in string;
22
                  constant level : in severity_level := WARNING
23
       variable logline : line;
24
25
26
       write(logline, string'("TestBenchen"));
27
       write(logline, tbSeverityToString(level));
28
       write(logline, string'(" At "));
29
       write(logline, NOW);
30
       write(logline, string'(": "));
31
       write(logline, str);
32
       writeline(LOGFILE, logline);
33
      end tbLog;
34
35
      function tbSeverityToString(
36
                          constant level : in severity_level
37
                          ) return string is
38
39
       case level is
40
         when NOTE =>
41
          return string'("NOTE");
42
         when WARNING =
          return string'("WARNING");
43
44
         when ERROR =
45
          return string'("ERROR");
46
         when FAILURE =:
47
         return string'("FAILURE");
48
       end case;
49
     end tbSeverityToString;
50 end TBdefinitions;
```

Figure 5. Test bench types and helper routines.

--- Queues up three signal transitions in
 --- one VHDL statement (not recommended).
 DBUS (= transport "ZZZZZZZZZ",
 "11011011" after 110 ns,
 "ZZZZZZZZZ" after 210 ns;

Figure 6. Example of a single assignment statement

AVOIDING TOP-LEVEL SIGNAL CONTENTION USING RESOLVED SIGNALS OR SHARED SIGNALS

Multiple transaction models often need to drive a common set of signals in the top level test bench model. For example, in this testbench, the read and write transactions both need to drive the address lines to the MUT. Each transaction component contains its own signal drivers, so some means must be provided in the test bench for avoiding contention between the drivers.

One way to avoid signal contention is to use resolved signals. The declaration of a resolved signal includes a reference to VHDL procedure that checks the state values of all drivers on the signal and determines what the resulting value of the signal should be. The IEEE standard signal type std_logic is an example of a commonly used resolved signal type. When std_logic signals are used to resolve signal contention, the transaction models in the test bench should be coded to tristate their output signals at the end of the transaction.

The primary problem with using resolved signals to resolve signal contention in a BFM test bench is the need to tri-state signals at the end of each transaction. It is often desirable to allow signals to remain driven until another transaction needs to drive the signals (e.g. clock signals shouldn't be tri-stated). One way to allow this is to avoid signal contention using "shared" signals. In a "shared" signal approach, each transaction drives its own copy (e.g. ABUS_1, ABUS_2) of the shared signal (e.g. ABUS) which connects up to the MUT. A top-level process examines each copy of the signal (referred to as tributaries) and sets the value of the shared signal to the value of the last tributary signal that has updated. Lines 141-193 of Figure 4 contain a process that updates several shared signals.

CONCLUSION

BFM test benches provide several benefits over traditional test vector based test benches; the most important being automated verification of MUT functionality and the ability to react to output from the model under test. The disadvantage to the use of bus functional models is that they are more complex and take longer to code and debug than test vectors. There are a number of design decisions to be made when writing BFM-based test benches that result in tradeoffs between test bench complexity, performance, and flexibility.

The recent emergence of graphical tools for describing BFM-based test benches simplifies creation of test benches that are nearly as efficient as hand-coded test benches and contain fewer errors because of the graphical feedback they provide. As an example, the test bench code discussed in this article consists of

excerpts from a test bench generated by TestBencher Pro from graphically-entered timing diagrams and a transaction sequence script file. This software and a tutorial are included on the CD enclosed with this magazine.

Although HDL test benches are written by virtually every HDL user, there is not a lot of practical information about writing test benches in the existing HDL literature. This article only covers a few issues related to test bench coding. Below are some references to other aspects of VHDL test bench coding.

Donna Mitchell is vice president of strategic marketing at SynaptiCAD Inc. She received her BS and MS degrees in electrical engineering from Virginia Tech. Mitchell is one of the two founders of SynaptiCAD Inc. She co-developed SynaptiCAD's first product, a timing diagram editor called Timing Diagrammer. Mitchell's industry experience includes 14 years of hardware and software development. Prior to her work at SynaptiCAD, she designed board-level mixed-signal systems at Analog Devices and Burr Brown.

REFERENCES

- · Writing Testbenches, Janick Bergeron
- VHDL Coding Guide and Methodologies, Ben Cohen, 1995. Chapter 10 discusses test benches.
- VHDL Made Easy, David Pellerin, 1996. Chapter and appendix on writing test benches.
- SynaptiCAD maintains info about test bench coding automation tools at http://www.syncad.com.



http://www.dedicated-systems.com