# Accellera Standard OVL V2 Library Reference Manual

Software Version 2.1
October 2007



© 2005-2007 Accellera Organization, Inc. All rights reserved.

#### STATEMENT OF USE OF ACCELLERA STANDARDS

Accellera Standards documents are developed within Accellera and the Technical Committees of Accellera Organization, Inc. Accellera develops its standards through a consensus development process, approved by its members and board of directors, which brings together volunteers representing varied viewpoints and interests to achieve the final product. Volunteers are not necessarily members of Accellera and serve without compensation. While Accellera administers the process and establishes rules to promote fairness in the consensus development process, Accellera does not independently evaluate, test, or verify the accuracy of any of the information contained in its standards.

Use of an Accellera Standard is wholly voluntary. Accellera disclaims liability for any personal injury, property or other damage, of any nature whatsoever, whether special, indirect, consequential, or compensatory, directly or indirectly resulting from the publication, use of, or reliance upon this, or any other Accellera Standard document. By using an Accellera standard, you agree to defend, indemnify and hold harmless Accellera and their directors, officers, employees and agents from and against all claims and expenses, including attorneys' fees, arising out of your use of an Accellera Standard.

Accellera does not warrant or represent the accuracy or content of the material contained herein, and expressly disclaims any express or implied warranty, including any implied warranty of merchantability or suitability for a specific purpose, or that the use of the material contained herein is free from patent infringement. Accellera Standards documents are supplied as is.

The existence of an Accellera Standard does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of an Accellera Standard. Furthermore, the viewpoint expressed at the time a standard is approved and issued is subject to change due to developments in the state of the art and comments received from users of the standard. Every Accellera Standard is subjected to review periodically for revision and update. Users are cautioned to check to determine that they have the latest edition of any Accellera Standard.

In publishing and making this document available, Accellera is not suggesting or rendering professional or other services for, or on behalf of, any person or entity. Nor is Accellera undertaking to perform any duty owed by any other person or entity to another. Any person utilizing this, and any other Accellera Standards document, should rely upon the advice of a competent professional in determining the exercise of reasonable care in any given circumstances.

Accellera may change the terms and conditions of this Statement of Use from time to time as we see fit and in our sole discretion. Such changes will be effective immediately upon posting, and you agree to the posted changes by continuing your access to or use of an Accellera Standard or any of its content in whatever form.

Interpretations: Occasionally questions may arise regarding the meaning of portions of standards as they relate to specific applications. When the need for interpretations is brought to the attention of Accellera, Accellera will initiate action to prepare appropriate responses. Since Accellera Standards represent a consensus of concerned interests, it is important to ensure that any interpretation has also received the concurrence of a balance of interests. For this reason, Accellera and the members of its Technical Committees are not able to provide an instant response to interpretation requests except in those cases where the matter has previously received formal consideration.

Comments for revision of Accellera Standards are welcome from any interested party, regardless of membership affiliation with Accellera. Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments. Comments on standards and requests for interpretations should be addressed to:

Accellera Organization, 1370 Trancas Street #163, Napa, CA 94558 USA E-mail: interpret-request@lists.accellera.org

Note: Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. Accellera shall not be responsible for identifying patents for which a license may be required by an Accellera standard or for conducting inquiries into the legal validity or scope of those patents that are brought to its attention.

Accellera is the sole entity that may authorize the use of Accellera-owned certification marks and/or trademarks to indicate compliance with the materials set forth herein.

Authorization to photocopy, redistribute, publish, create derivative works from, sub-license or charge others to access or use, participate in the transfer or sale of, or directly or indirectly commercially exploit in whole or part of any Accellera standard for internal or personal use must be granted by Accellera Organization, Inc., provided that permission is obtained from and any required fee is paid to Accellera. To arrange for authorization please contact Lynn Horobin, Accellera, 1370 Trancas Street #163, Napa, CA 94558, phone (707) 251-9977, e-mail lynnh@accellera.org. Permission to photocopy portions of any individual standard for educational classroom use can also be obtained from Accellera.



#### Overview of this standard

This section describes the purpose and organization of this standard, the Accellera Standard V1 Open Verification Library (Std. OVL) libraries implemented in IEEE Std. 1364-1995 Verilog and SystemVerilog 3.1a, Accellera's extensions to IEEE Std. 1364-2001 Verilog Hardware Description Language and Library Reference Manual (LRM)

#### Intent and scope of this document

The intent of this standard is to define Std. OVL accurately. Its primary audience is designers, integrators and verification engineers to check for good/bad behavior, and provides a single and vendor-independent interface for design validation using simulation, semiformal and formal verification techniques. By using a single well-defined interface, the OVL bridges the gap between the different types of verification, making more advanced verification tools and techniques available for non-expert users.

From time to time, it may become necessary to correct and/or clarify portions of this standard. Such corrections and clarifications may be published in separate documents. Such documents modify this standard at the time of their publication and remain in effect until superseded by subsequent documents or until the standard is officially revised.

#### **ACKNOWLEDGEMENTS**

These Accellera Standard OVL Libraries and Library Reference Manual (LRM) were specified and developed by experts from many different fields, including design and verification engineers, Electronic Design Automation companies and members of the OVL VSVA technical committee.

The following contributors were involved in the creation of previous versions of the OVL: Shalom Bresticker, Bryan Bullis, Ben Cohen, Harry Foster, Himanshu Goel, Vijay Gupta, Brent Hayhoe, Richard Ho, Narayanan Krishnamurthy, David Lacey, Jim Lewis, Andrew MacCormack, Erich Marschner, Paul Menchini, Torkil Oelgaard, Joseph Richards, Vinaya Singh, Sean Smith, Andy Tsay and others.

The OVL VSVA technical committee and chair reports to Accellera TCC Chairman:

TCC Chairman Johny Srouji / IBM

The following individuals contributed to the creation, editing and review of the Accellera Standard OVL V1 Libraries and LRM

Eduard Cerny/Synopsys

Harry Foster/Jasper Design Automation

Dmitry Korchemny/Intel

Kenneth Elmkjær Larsen/Mentor Graphics (OVL-VSVA Chair)

David Lacey/Hewlett Packard

Uma Polisetti/Agilent

Ramesh Sathianathan/Mentor Graphics

Chris Shaw/Mentor Graphics

Sundaram Subramanian/Mentor Graphics

Bipul Talukdar/Mentor Graphics

Manoj Kumar Thottasseri/Synopsys

Mike Turpin/ARM

Major version 2.0 released April 2007 Minor version 2.1 released September 2007



# **Table of Contents**

Chapter 1	
Introduction	7
About this Manual	7
Notational Conventions	8
Assertion Syntax Format.	8
References	9
Chapter 2	
OVL Basics	10
OVL Assertion Checker Implementation	11
HDL Implementations	11
OVL Assertion Checker Characteristics	16
Checker Class	16
Checker Parameters	16
Checker Ports	19
Assertion Checks	22
Cover Points	23
Verilog OVL Use Model	24
Setting the Verilog Implementation Language	24
Generating Synthesizable Logic	25
Enabling Assertion and Coverage Logic	25
Setting Checker Parameter Defaults	26
Disabling Clock/Reset Gating	26
Using a Global Reset	27
Checking of X and Z Values	27
Reporting Assertion Information	27
Fatal Error Processing	28
Verilog HDL Family OVL Library	29
Verilog HDL Family Library Characteristics	29
Verilog Library Layout	30
Verilog Header Files	30
VHDL OVL Library (accellera_ovl_vhdl)	41
VHDL OVL Library Layout	41
Compiling the VHDL OVL Library	42
Configuring the Library	42
Synthesizing the VHDL OVL Library	47
Primary VHDL Packages	47

#### **Table of Contents**

Chapter 3	
OVL Checker Data Sheets	65
ovl_always	66
ovl_always_on_edge	
ovl_arbiter	
ovl_bits	
ovl_change	
ovl_code_distance	
ovl_cycle_sequence	
ovl_decrement	
ovl_delta	100
ovl_even_parity	103
ovl_fifo	106
ovl_fifo_index	112
ovl_frame	117
ovl_handshake	123
ovl_hold_value	130
ovl_implication	134
ovl_increment	137
ovl_memory_async	140
ovl_memory_sync	145
ovl_multiport_fifo	152
ovl_mutex	
ovl_never	163
ovl_never_unknown	166
ovl_never_unknown_async	169
ovl_next	
ovl_next_state	
ovl_no_contention	
ovl_no_overflow	
ovl_no_transition	
ovl_no_underflow	
ovl_odd_parity	
ovl_one_cold	
ovl_one_hot	
ovl_proposition	
ovl_quiescent_state	
ovl_range	
ovl_reg_loaded	
ovl_req_ack_unique	
ovl_req_requires	
ovl_stack	
ovl_time	
ovl_transition	
ovl_unchange	
ovl_valid_id	
ovl_value	
ovl width	25/

#### **Table of Contents**

ovl_win_changeovl_win_unchangeovl_windowovl_zero_one_hot	261 265
Chapter 4	
OVL Defines	<b>271</b>
Global Defines	271
Defines Common to All Assertions	273
Defines for Specific Assertions	275
Chapter 5	
OVL Backward Compatibility	277
V2.0	277

# Chapter 1 Introduction

Welcome to the Accellera standard Open Verification Library V2 (OVL). The OVL is composed of a set of assertion checkers that verify specific properties of a design. These assertion checkers are instantiated in the design establishing a single interface for design validation.

OVL V2 is an extension of OVL V1. The OVL V2 augments the structure of the V1 original checkers by adding parameters, ports and control logic. These new checker versions are similar, but not completely identical to their V1 counterparts. The V1 checker types were named with an "assert\_" prefix and their V2 counterparts are named with an "ovl\_" prefix, with the same base names. For backward compatibility, all OVL V1 checkers (assert\_\* checkers) are available and supported in OVL V2. So, all existing code utilizing OVL V1 will function the same with OVL V2 (except for bug fixes and enhancements).

The OVL provides designers, integrators and verification engineers with a single, vendor-independent interface for design validation using simulation, hardware acceleration or emulation, formal verification and semi-/hybrid-/dynamic-formal verification tools. By using a single, well defined, interface, the OVL bridges the gap between different types of verification, making more advanced verification tools and techniques available for non-expert users.

This document provides the reader with a set of data sheets that describe the functionality of each assertion checker in the OVL V2, as well as examples that show how to embed these assertion checkers into a design.

## **About this Manual**

It is assumed the reader is familiar with hardware description languages and conventional simulation environments. This document targets designers, integrators and verification engineers who intend to use the OVL in their verification flow and to tool developers interested in integrating the OVL in their products. This document has the following chapters:

OVL Basics

Fundamental information about the OVL library, including usage and examples.

• OVL Assertion Data Sheets

Data sheet for each type of OVL assertion checker.

OVL Defines

Information about the define values used in general and for configuring the checkers.

## **Notational Conventions**

The following textual conventions are used in this manual:

*emphasis* Italics in plain text are used for two purposes: (1) titles of manual chapters and appendixes, and (2) terminology used inside defining sentences.

Variable Italics in courier text indicate a meta-variable. You must replace the meta-variable with a literal value when you use the associated statement.

Regular courier text indicates literal words used in syntax statements or in output.

Syntax statements appear in sans-serif typeface as shown here. In syntax statements, words in italics are meta-variables. You must replace them with relevant literal values. Words in regular (non-italic) sans-serif type are literals. Type them as they appear. Except for the following meta-characters, regular characters in syntax statements are literals. The following meta-characters have the given syntactical meanings. **You do not type these characters.** 

[ ] Square brackets indicate an optional entry.

## **Assertion Syntax Format**

All Verilog assertion checkers defined by the Open Verification Library initiative observe the following BNF format, defined in compliance with Verilog Module instantiation of the IEEE Standard 1364-1995 *Verilog Hardware Description Language*.

```
assertion_instantiation ::= ovl_identifier
  [ parameter_value_assignment ] module_instance ;

parameter_value_assignment ::= #(severity_level
  [,other parameter expressions ], property_type, msg, coverage_level )

module_instance ::= name_of_instance ([list_of_module_connections])

name_of_instance ::= module_instance_identifier

list_of_module_connections ::= ordered_port_connection ]
  | named_port_connection [, ordered_port_connection ]
  | ordered_port_connection ::= [expression ]

named_port_connection ::= .port_identifier ([ expression ])

ovl_identifier ::= ovl_type_identifier

type identifier ::= identifier
```

## References

The following is a list of resources related to design verification and assertion checkers.

- Bening, L. and Foster, H., *Principles of Verifiable RTL Design, a Functional Coding Style Supporting Verification Processes in Verilog*, 2nd Ed., Kluwer Academic Publishers, 2001.
- Bergeron, J., Writing Testbenches: Functional Verification of HDL Models, Kluwer Academic Publishers, 2000.
- Bergeron, J., Cerny, E., Hunter, A., and Nightingale, A., *Verification Methodology Manual for SystemVerilog*, Springer, 2005, ISBN 978-0-387-25538-5.

# Chapter 2 OVL Basics

The OVL is composed of a set of assertion checkers that verify specific properties of a design. These assertion checkers are instantiated in the design establishing a single interface for design validation.

OVL assertion checkers are instances of modules whose purpose in the design is to guarantee that some conditions hold true. Assertion checkers are composed of one or more properties, a message, a severity and coverage.

- Properties are design attributes that are being verified by an assertion. A property can be classified as a combinational or temporal property.
  - A combinational property defines relations between signals during the same clock cycle while a temporal property describes the relation between the signals over several (possibly infinitely many) cycles.
- Message is a string that is displayed in the case of an assertion failure.
- Severity represents whether the error captured by the assertion library is a major or minor problem.
- Coverage consists of flags that indicate whether or not specific corner-case events occur and counts that tote up the occurrences of specific common events.

Assertion checkers benefit users by:

- Testing internal points of the design, thus increasing observability of the design.
- Simplifying the diagnosis and detection of bugs by constraining the occurrence of a bug to the assertion checker being checked.
- Allowing designers to use the same assertions for both simulation and formal verification.

# **OVL Assertion Checker Implementation**

Assertion checkers address design verification concerns and can be used as follows to increase design confidence:

- Combine assertion checkers to increase the coverage of the design (for example, in interface circuits and corner cases).
- Include assertion checkers when a module has an external interface. In this case, assumptions on the correct input and output behavior should be guarded and verified.
- Include assertion checkers when interfacing with third party modules, since the designer
  may not be familiar with the module description (as in the case of IP cores), or may not
  completely understand the module. In these cases, guarding the module with assertion
  checkers may prevent incorrect use of the module.

Usually there is a specific assertion checker suited to cover a potential problem. In other cases, even though a specific assertion checker might not exist, a combination of two or three assertion checkers can provide the desired coverage. The number of actual assertions that must be added to a specific design may vary from a few to thousands, depending on the complexity of the design and the complexity of the properties that must be checked.

Writing assertion checkers for a given design requires careful analysis and planning for maximum efficiency. While writing too few assertions might not increase the coverage on a design, writing too many assertions may increase verification time, sometimes without increasing the coverage. In most cases, however, the runtime penalty incurred by adding assertion checkers is relatively small.

## **HDL Implementations**

Designers instantiate OVL assertion checkers as logic components in design code. Two variations are available, corresponding to the two "base" HDL language families: Verilog and VHDL. Checker assertion and coverage logic can be instantiated in several different standard implementations. The current possibilities are:

- Verilog
  - Verilog 95,
  - SVA 3.1a
  - PSL 1.1.
- VHDL
  - VHDL-93

For the V2.0 release, not all checker types have been implemented yet in all these "flavors". Table 2-1 shows the OVL library's checker types' current implementations.

Table 2-1. OVL V2 Library

		Verilog		VHDL
checker type	Verilog-95	<b>SVA 3.1a</b>	<b>PSL 1.1</b>	VHDL-93
ovl_always	✓	✓	✓	✓
ovl_always_on_edge	✓	✓	✓	
ovl_arbiter		✓		
ovl_bits		✓		
ovl_change	✓	✓	✓	
ovl_code_distance		✓		
ovl_cycle_sequence	✓	✓	✓	✓
ovl_decrement	✓	✓	✓	
ovl_delta	✓	✓	✓	
ovl_even_parity	✓	✓	✓	
ovl_fifo		✓		
ovl_fifo_index	✓	✓	✓	
ovl_frame	✓	✓	✓	
ovl_handshake	✓	✓	✓	
ovl_hold_value		✓		
ovl_implication	✓	✓	✓	✓
ovl_increment	✓	✓	✓	
ovl_memory_async		✓		
ovl_memory_sync		✓		
ovl_multiport_fifo		✓		
ovl_mutex		✓		
ovl_never	✓	✓	✓	✓
ovl_never_unknown	✓	✓	✓	✓
ovl_never_unknown_async	✓	✓	✓	✓
ovl_next	✓	✓	✓	✓
ovl_next_state		✓		
ovl_no_contention		✓		

**Table 2-1. OVL V2 Library** 

		Verilog		VHDL
checker type	Verilog-95	SVA 3.1a	PSL 1.1	VHDL-93
ovl_no_overflow	✓	✓	✓	
ovl_no_transition	✓	✓	✓	
ovl_no_underflow	✓	✓	✓	
ovl_odd_parity	✓	✓	✓	
ovl_one_cold	✓	✓	✓	
ovl_one_hot	✓	✓	✓	✓
ovl_proposition	✓	✓	✓	
ovl_quiescent_state	✓	✓	✓	
ovl_range	✓	✓	✓	✓
ovl_reg_loaded		✓		
ovl_req_ack_unique		✓		
ovl_req_requires		✓		
ovl_stack		✓		
ovl_time	✓	✓	✓	
ovl_transition	✓	✓	✓	
ovl_unchange	✓	✓	✓	
ovl_valid_id		✓		
ovl_value		✓		
ovl_width	✓	✓	✓	
ovl_win_change	✓	✓	✓	
ovl_win_unchange	✓	✓	✓	
ovl_window	✓	✓	✓	
ovl_zero_one_hot	✓	✓	✓	✓

## **OVL V1-Style Checkers**

For backward-compatibility with designs that use OVL V1 checkers, the OVL V2.0 library includes copies of the checkers from the V1 library (updated with code fixes, but having the same "footprints" as the V1 library checkers). These checker types are recognized by their "assert\_" prefixes. Table 2-2 shows the V1-style OVL library's checker types' implementations.

Table 2-2. OVL V1-Style Checkers

#### Verilog

checker type	Verilog-95	SVA 3.1a	PSL 1.1
assert_always	/ cing-/5	J	<i>J</i>
assert_always_on_edge	<b>,</b>	· ./	· /
, , ,	1		1
assert_change	•	•	•
assert_cycle_sequence	<b>V</b>	<b>V</b>	<b>V</b>
assert_decrement	<b>V</b>	<b>√</b>	<b>V</b>
assert_delta	<b>√</b>	<b>√</b>	✓
assert_even_parity	✓	✓	✓
assert_fifo_index	✓	$\checkmark$	$\checkmark$
assert_frame	✓	✓	✓
assert_handshake	✓	✓	✓
assert_implication	✓	✓	✓
assert_increment	✓	✓	✓
assert_never	✓	✓	✓
assert_never_unknown	✓	✓	✓
assert_never_unknown_async	✓	✓	✓
assert_next	✓	✓	✓
assert_no_overflow	✓	✓	✓
assert_no_transition	✓	✓	✓
assert_no_underflow	✓	✓	$\checkmark$
assert_odd_parity	✓	✓	✓
assert_one_cold	✓	✓	✓
assert_one_hot	✓	✓	✓
assert_proposition	✓	✓	✓
assert_quiescent_state	✓	✓	✓

## Table 2-2. OVL V1-Style Checkers

#### Verilog

checker type	Verilog-95	<b>SVA 3.1a</b>	PSL 1.1
assert_range	✓	✓	✓
assert_time	✓	✓	$\checkmark$
assert_transition	✓	✓	$\checkmark$
assert_unchange	✓	✓	✓
assert_width	✓	$\checkmark$	$\checkmark$
assert_win_change	✓	$\checkmark$	$\checkmark$
assert_win_unchange	✓	✓	✓
assert_window	✓	✓	✓
assert_zero_one_hot	✓	✓	✓

## **OVL Assertion Checker Characteristics**

## **Checker Class**

OVL assertion checkers are partitioned into the following checker classes:

- Combinational assertions behavior checked with combinational logic.
- 1-cycle assertions behavior checked in the current cycle.
- 2-cycle assertions behavior checked for transitions from the current cycle to the next.
- *n*-cycle assertions behavior checked for transitions over a fixed number of cycles.
- Event-bounded assertions behavior is checked between two events.

#### **Checker Parameters**

Each OVL assertion checker has its own set of parameters as described in its corresponding data sheet. The following parameters are (typically) common to all checkers: <code>severity\_level</code>, <code>property\_type</code>, <code>msg</code>, <code>coverage\_level</code>, <code>clock\_edge</code>, <code>reset\_polarity</code> and <code>gating\_type</code>. Each of these types of parameters has a default value used when the corresponding checker parameter is unspecified in the checker instance specification. These defaults are set by the following global defines (which can be modified): OVL\_SEVERITY\_DEFAULT, OVL\_PROPERTY\_DEFAULT, OVL\_MSG\_DEFAULT, OVL\_COVER\_DEFAULT, OVL\_CLOCK\_EDGE\_DEFAULT, OVL\_RESET\_POLARITY\_DEFAULT and OVL\_GATING\_TYPE\_DEFAULT (see "Setting Checker Parameter Defaults" on page 26).

## severity\_level

A checker's "severity level" determines how to handle an assertion violation. The *severity\_level* parameter sets the checker's severity level and can have one of the following values:

OVL\_FATAL Runtime fatal error.

OVL\_ERROR Runtime error.

OVL\_WARNING Runtime warning.

OVL\_INFO No improper design functionality.

If severity\_level is not one of these values, the checker issues the following message:

Illegal option used in parameter 'severity\_level'

#### property\_type

A checker's "property type" determines whether to use the assertion as an assert property or an assume property (for example, a property that a formal tool uses to determine legal stimulii). The property type also selects whether to assert/assume X/Z value checks or not. The *property\_type* parameter sets the checker's property type and can have one of the following values:

OVL\_ASSERT Assert assertion check and X/Z check properties.

OVL\_ASSUME Assume assertion check and X/Z check properties.

OVL\_ASSERT\_2STATE Assert assertion check properties. Ignore X/Z check properties.

OVL\_ASSUME\_2STATE Assume assertion check properties. Ignore X/Z check properties.

OVL\_IGNORE Ignore assertion check and X/Z check properties.

If *property\_type* is not one of these values, an assertion violation occurs and the checker issues the following message:

```
Illegal option used in parameter 'property_type'
```

#### msg

The default value of OVL\_MSG\_DEFAULT is "VIOLATION". Changing this define provides a default message printed when a checker assertion is violated. To override this default message for an individual checker, set the checker's *msg* parameter.

## coverage\_level

A checker's "coverage level" determines the cover point information reported by the individual checker. The *coverage\_level* parameter sets the checker's coverage level. This parameter can be any logical bitwise-OR of the defined cover point type values ("Cover Points" on page 23 and "Monitoring Coverage" on page 25):

OVL\_COVER\_SANITY Report SANITY cover points.

OVL\_COVER\_BASIC Report BASIC cover points.

OVL\_COVER\_CORNER Report CORNER cover points.

OVL\_COVER\_STATISTIC Report STATISTIC cover points.

For example, if the *coverage\_level* parameter for an instance of the assert\_range checker is:

```
OVL_COVER_BASIC | OVL_COVER_CORNER
```

then the checker reports all three assert\_range cover points (*cover\_cover\_test\_expr\_change*, *cover\_test\_expr\_at\_min* and *cover\_test\_expr\_at\_max*). To simplify instance specifications, two additional cover point values are defined:

OVL\_COVER\_NONE Disable coverage reporting.

OVL\_COVER\_ALL Report information for all cover points.

### clock\_edge

A checker's "clock edge" selects the active edges for the *clock* input to the checker. Edgetriggered checkers perform their analyses—which include evaluating inputs, checking assertions and updating counters—at the active edges of their clocks. The elapsed time from one active clock edge to the next is referred to as a *clock cycle* (or simply *cycle*). The *clock\_edge* parameter specifies the checker's active clock edges and can have one of the following values:

OVL\_POSEDGE Rising edges are active clock edges.

OVL\_NEGEDGE Falling edges are active clock edges.

#### reset\_polarity

A checker's "reset polarity" selects the *active level* of the checker *reset* input. When reset becomes active, the checker clears pending properties and internal values (coverage point values remain unchanged). A subsequent edge of the *reset* signal makes *reset* inactive, which initializes and activates the checker. The *reset\_polarity* parameter sets the checker's reset polarity and can have one of the following values:

OVL\_ACTIVE\_LOW Reset is active when FALSE.

OVL\_ACTIVE\_HIGH Reset is active when TRUE.

## gating\_type

A checker's "gating type" selects the signal gated by the *enable* input. The *gating\_type* parameter can be set to one of the following values:

OVL\_GATE\_NONE Checker ignores the *enable* input.

OVL\_GATE\_CLOCK Checker pauses when *enable* is FALSE. The checker treats the

current cycle as a NOP. Checks, counters and internal values

remain unchanged.

OVL\_GATE\_RESET Checker resets (as if the *reset* input became active) when *enable* 

is FALSE.

#### **Checker Ports**

Each OVL assertion checker has its own set of ports as described in its corresponding data sheet. The following ports are (typically) common to all checkers.

#### clock

Each "edge-triggered" assertion checker has a clocking input port named *clock*. All of the checker's sampling, assertion checking and coverage collection tasks are performed at "active" edges of the checker's *clock* input. The active clock edges are set by the checker's *clock\_edge* parameter (page 18): OVL\_POSEDGE (rising edges) or OVL\_NEGEDGE (falling edges). The default *clock\_edge* parameter is set by the following global variable:

```
OVL_CLOCK_EDGE_
DEFAULT
```

Sets the default *clock\_edge* parameter value for checkers. Default: OVL POSEDGE.

#### Gating clock

If a checker's *gating\_type* parameter (page 18) is set to OVL\_GATE\_CLOCK, the checker's *enable* signal gates' the *clock* input to the checker. Here the actual clock signal used internally by the checker is the gated clock formed combinationally from *clock* and *enable*. Deasserting *enable* in effect pauses the checker at the current state. No data ports are sampled; no checking is performed; no counters are incremented; and no coverage data are collected. When *enable* asserts again, the checker continues from the state it was "paused" by *enable*.

The internal clock for a checker (called *clk*) is formed combinationally from *clock* and possibly *enable* (based on the gating type and active clock edge for the checker) using the following logic:

Note that setting the 'OVL\_GATING\_OFF define disables clock (and reset) gating for all checkers.

#### reset

Each assertion checker has a reset input port named *reset*. Associated with the *reset* port is the checker's *reset\_polarity* parameter: OVL\_ACTIVE\_LOW (*reset* active when FALSE) or OVL\_ACTIVE\_HIGH (*reset* active when TRUE). The default *reset\_polarity* parameter is set by the following global variable:

```
OVL_RESET_POLARITY_
DEFAULT

Sets the default reset_polarity parameter value for checkers.
Default: OVL_ACTIVE_LOW.
```

When a checker that is not in reset mode samples an active *reset*, the checker enters reset mode. The checker cancels pending assertion checks and freezes coverage data at their current values. At the next active clock edge that *reset* is not active, the checker exits reset mode. The checker initializes assertion properties and the checker behaves as it started from its initialized state—except coverage data continues from the values frozen during the reset interval.

#### Gating reset

If a checker's *gating\_type* parameter is set to OVL\_GATE\_RESET, its *enable* signal 'gates' the *reset* input to the checker. Here the reset signal used internally by the checker is the gated input formed combinationally from *reset* and *enable* (and inverted if *reset* is active high). The *enable* input acts as a second, active-low reset.

The internal reset for a checker (called *reset\_n*) is formed combinationally from *reset* and possibly *enable* using the following logic:

#### **Global Reset**

The *reset* port assignments of all assertion checkers can be overridden and controlled by the following global variable:

```
OVL_GLOBAL_RESET=
reset_signal
```

Overrides the *reset* port assignments of all assertion checkers with the specified global *reset\_signal*. Checkers ignore their *reset\_polarity* parameters and treat the global reset as an active-low reset. Default: each checker's reset is specified by the *reset* port and *reset\_polarity* parameters.

Internally, each checker uses the reset signal defined by 'OVL\_RESET\_SIGNAL:

```
// Selecting global reset or local reset for the checker reset signal
'ifdef OVL_GLOBAL_RESET
   'define OVL_RESET_SIGNAL 'OVL_GLOBAL_RESET
'else
   'define OVL_RESET_SIGNAL reset_n
'endif
```

#### enable

Each assertion checker has an enabling input port named *enable*. This input is used to gate either the *clock* or *reset* signals for the checker (effectively pausing or resetting the checker). The effect of the enable port on the checker is determined by the checker's *gating\_type* parameter (page 18):

- OVL GATE NONE (no effect),
- OVL\_GATE\_CLOCK (gate *clock*, see "Gating clock" on page 19) or
- OVL\_GATE\_RESET (gate *reset*, see "Gating reset" on page 20).

The default *gating\_type* parameter is set by the following global variable: OVL\_GATING\_TYPE\_DEFAULT (default: OVL\_GATE\_CLOCK).

#### fire

Each assertion checker has a fire signal output port named *fire*. Future OVL releases might extend this output, so extra bits are reserved for future use. For the V2.0 release of OVL, this is a 3-bit port:

```
'define OVL FIRE WIDTH 3
```

The *fire* output port has the following bits:

fire[0]	Assertion fired in 2-state mode (an assertion check violation).
fire[1]	X/Z check fired in non-2-state mode.
fire[2]	Coverage fired.

For most checkers, each *fire* output bit is a registered output (i.e., it is implemented in a clocked process) that goes TRUE for one 'cycle' after the event and then resets to FALSE. Exceptions are the asynchronous checkers (ovl\_memory\_async and ovl\_never\_unknown\_async). For these checkers the *fire* outputs are driven directly by combinatorial logic and so are only TRUE during the failing condition. If clock-gating is enabled (i.e., the default case) and *enable* deasserts at a clock edge where a *fire* bit asserts, then the *fire* bit remains TRUE while the checker is paused (i.e., until *enable* asserts again).

The following macros are defined for accessing individual *fire* bits:

```
'define OVL_FIRE_2STATE 0
'define OVL_FIRE_XCHECK 1
'define OVL_FIRE_COVER 2
```

#### **Assertion Checks**

Each assertion checker verifies that its parameter values are legal. If an illegal option is specified, the assertion fails. The assertion checker also checks at least one assertion. Violation of any of these assertions is an *assertion failure*. The data sheet for the assertion shows the various failure types for the assertion checker (except for incorrect option values for *severity\_level*, *property\_type*, *coverage\_level*, *clock\_edge*, *reset\_polarity* and *gating\_type*).

For example, the ovl\_frame checker data sheet shows the following types of assertion failures:

FRAME	Value of <i>test_expr</i> was TRUE before <i>min_cks</i> cycles after <i>start_event</i> was sampled TRUE or its value was not TRUE before <i>max_cks</i> cycles transpired after the rising edge of <i>start_event</i> .
illegal start event	The action_on_new_start parameter is set to OVL_ERROR_ON_NEW_START and start_event expression evaluated to TRUE while the checker was monitoring test_expr.
min_cks > max_cks	The $min\_cks$ parameter is greater than the $max\_cks$ parameter (and $max\_cks > 0$ ). Unless the violation is fatal, either the minimum or maximum check will fail.

#### X/Z Checks

Assertion checkers can produce indeterminate results if a checker port value contains an X or Z bit when the checker samples the port. (Note that a checker does not necessarily sample every port at every active clock edge.) To assure determinate results, assertion checkers have special assertions for X/Z checks. These assertions fall into two groups: explicit X/Z checks and implicit X/Z checks (see "Using a Global Reset" on page 27).

#### **Explicit X/Z Checks**

Two assertion checker types are specifically designed to verify that their associated expressions have known and driven values: ovl\_never\_unknown and ovl\_never\_unknown\_async. Each has a single assertion check:

```
test_expr contains X/Z Expression evaluated to a value with an X or Z bit, and V ovalue V
```

Explicit X/Z checking is implemented when instances of these checkers are added explicitly to verify relevant expressions. Setting OVL\_XCHECK\_OFF turns off all X/Z checks, both

explicit and implicit (in particular, all ovl\_never\_unknown and ovl\_never\_unknown\_async checkers are excluded).

#### Implicit X/Z Checks

All assertion checker types — except ovl\_never\_unknown and ovl\_never\_unknown\_async — have implicit X/Z checks. These are assertions that ensure specific checker ports have known and driven values when the checker samples the ports. For example, the ovl\_frame checker type as the following implicit X/Z checks:

```
\begin{array}{ll} \text{test\_expr contains X} & \text{Expression value was X or Z.} \\ \text{or Z} & \text{start\_event contains X} & \text{Start event value was X or Z.} \\ \text{or Z} & \end{array}
```

Implicit checking is implemented inside the checker logic itself. Setting OVL\_IMPLICIT\_XCHECK\_OFF turns off the implicit X/Z checks, but not the explicit X/Z checks.

#### **Cover Points**

Each assertion type (typically) has a set of cover points and each cover point is categorized by its cover point type. For example, the ovl\_range assertion type has the following cover points:

#### The various cover point types are:

SANITY	Event that indicates that the logic monitored by the assertion checker was activated at least at a minimal level.
BASIC	Event that indicates that the logic monitored by the assertion checker assumed a state requisite for relevant assertion checking to occur.
CORNER	Event that indicates that the logic monitored by the assertion checker assumed a state that represents a corner-case behavior.
STATISTIC	Counts of relevant states assumed by the logic monitored by the assertion checker.

## **Verilog OVL Use Model**

An Accellera Standard OVL Verilog library user specifies preferred control settings with standard global variables defined in the following:

- A Verilog file loaded in before the libraries.
- Specifies settings using the standard + define options in Verilog verification engines (via a setup file or at the command line).

## Setting the Verilog Implementation Language

The Accellera Standard OVL is implemented in the following Verilog HDL languages: Verilog 95, SVA 3.1a and PSL 1.1. The following Verilog macros select the implementation language:

'OVL\_VERILOG (default) Creates assertion checkers defined in Verilog-95.

'OVL\_SVA Creates assertion checkers defined in System Verilog.

'OVL\_PSL Creates assertion checkers defined in PSL (Verilog flavor).

In the case a user of the library does not specify a language, by default the library is automatically set to OVL\_VERILOG.



#### Note

Only one library can be selected. If the user specifies both OVL\_VERILOG and OVL\_SVA (or OVL\_PSL), the OVL\_VERILOG is undefined in the header file. Editing the header file to disable this behavior will result in compile errors.

#### Instantiation in an SVA Interface Construct

If an OVL checker is instantiated in a System Verilog interface construct, the user should define the following global variable:

OVL\_SVA\_INTERFACE

Ensures OVL assertion checkers can be instantiated in a System Verilog interface construct. Default: not defined.

## **Limitations for Verilog-flavor PSL**

The PSL implementation does not support modifying the *severity\_level* and *msg* parameters. These parameters are ignored and the default values are used:

severity\_level OVL\_ERROR

msg "VIOLATION"

## **Generating Synthesizable Logic**

The following global variable ensures all generated OVL logic is synthesizable:

OVL\_SYNTHESIS Ensures OVL logic is synthesizable. Default: not defined.

## **Enabling Assertion and Coverage Logic**

The Accellera Standard OVL consists of two types of logic: assertion logic and coverage logic. These capabilities are controlled via the following standard global variables:

OVL\_ASSERT\_ON Activates assertion logic. Default: not defined.

OVL\_COVER\_ON Activates coverage logic. Default: not defined.

If both of these variables are undefined, the assertion checkers are not activated. The instantiations of these checkers will have no influence on the verification performed.

## **Asserting, Assuming and Ignoring Properties**

The OVL checkers' assertion logic—if activated (by the OVL\_ASSERT\_ON global variable)—identifies a design's legal properties. Each particular checker instance can verify one or more assertion checks (depending on the checker type and the checker's configuration).

Whether a checker's properties are asserts (i.e., checks) or assumes (i.e., constraints) is controlled by the checker's *property\_type* parameter. In addition, property\_type can turn on and off X/Z checks:

OVL\_ASSERT Assertion checks and X/Z checks are asserts.

OVL\_ASSUME Assertion checks and X/Z checks are assumes.

OVL\_ASSERT\_2STATE Assertion checks are asserts. X/Z checks are excluded.

OVL\_ASSUME\_2STATE Assertion checks are assumes. X/Z checks are excluded.

OVL\_IGNORE Ignore (exclude) assertion checks and X/Z check properties.

A single assertion checker cannot have some checks asserts and other checks assumes. However, you often can implement this behavior by specifying two checkers.

## **Monitoring Coverage**

The OVL\_COVER\_ON define activates coverage logic in the checkers. This is a global switch that turns coverage monitoring on.

## **Setting Checker Parameter Defaults**

All common parameters for checkers and some parameters common to specific checker types have default parameter values. These are the parameter values assumed by the checker when the parameter is not specified. The std\_ovl\_defines.h sets the values of these defaults (i.e., to default default values), but the default values can be overridden by redefining them. The following Verilog defines set the values of these default parameter values for the common checker parameters:

OVL_SEVERITY_DEFAULT	Value of <i>severity_level</i> to use when it is not specified. The value defined in std_ovl_defines.h is OVL_ERROR.
OVL_PROPERTY_DEFAULT	Value of <i>property_type</i> to use when it is not specified. The value defined in std_ovl_defines.h is OVL_ASSERT.
OVL_MSG_DEFAULT	Value of <i>msg</i> to use when it is not specified. The value defined in std_ovl_defines.h is "VIOLATION".
OVL_COVER_DEFAULT	Value of <i>coverage_level</i> to use when it is not specified. The value defined in std_ovl_defines.h is OVL_COVER_BASIC.
OVL_CLOCK_EDGE_ DEFAULT	Value of <i>clock_edge</i> to use when it is not specified. The value defined in std_ovl_defines.h is OVL_POSEDGE.
OVL_RESET_POLARITY_ DEFAULT	Value of <i>reset_polarity</i> to use when it is not specified. The value defined in std_ovl_defines.h is OVL_ACTIVE_LOW.
OVL_GATING_TYPE_ DEFAULT	Value of <i>gating_type</i> to use when it is not specified. The value defined in std_ovl_defines.h is OVL_GATE_CLOCK.

## **Disabling Clock/Reset Gating**

By default, if a checker's *gating\_type* parameter is OVL\_GATE\_CLOCK, the checker's internal clock logic is gated by the checker's *enable* input. Similarly, by default, if a checker's *gating\_type* parameter is OVL\_GATE\_RESET, the checker's internal reset logic is gated by the checker *enable* input. Setting the following define, overrides this behavior:

OVL\_GATING\_OFF Turns off clock/reset gating, effectively setting all gating\_type parameters to OVL\_GATE\_NONE, so checkers ignore their enable inputs. Default: gating type specified by each checker's gating\_type parameter.

## **Using a Global Reset**

The *reset* port assignments of all assertion checkers can be overridden and controlled by the following global variable:

OVL\_GLOBAL\_RESET= reset\_signal

Overrides the *reset* port assignments of all assertion checkers with the specified global *reset\_signal*. Checkers ignore their *reset\_polarity* parameters and treat the global reset as an active-low reset. Default: each checker's reset is specified by the *reset* port and *reset\_polarity* parameters.

## **Checking of X and Z Values**

By default, OVL assertion checker logic includes logic implementing assertion checks for X and Z bits in the values of checker ports when they are sampled. To exclude part or all of this X/Z checking logic, specify one of the following global variables:

OVL\_IMPLICIT\_XCHECK\_ Turns off implicit X/Z checks.

OFF

OVL\_XCHECK\_OFF Turns off all X/Z checks (implicit and explicit).

## **Reporting Assertion Information**

By default, (if the assertion logic is active) every assertion violation is reported and (if the coverage logic is active) every captured coverage point is reported. The user can limit this reporting and can also initiate special reporting at the start and end of simulation.

## **Limiting a Checker's Reporting**

Limits on the number of times assertion violations and captured coverage points are reported are controlled by the following global variables:

OVL\_MAX\_REPORT\_ERROR
Discontinues reporting a checker's assertion violations if the number of times the checker has reported one or more violations reaches this limit. Default: unlimited reporting.

OVL\_MAX\_REPORT\_COVER\_
POINT
Discontinues reporting a checker's cover points if the number of times the checker has reported one or more cover points reaches this limit.Default: unlimited reporting.

These maximum limits are for the number of times a checker instance issues a message. If a checker issues multiple violation messages in a cycle, each message is counted as a single error report. Similarly, if a checker issues multiple coverage messages in a cycle, each message is counted as a single cover report.

## **Reporting Initialization Messages**

The checkers' configuration information is reported at initialization time if the following global variable is defined:

OVL\_INIT\_MSG

Reports configuration information for each checker when it is instantiated at the start of simulation. Default: no initialization messages reported.

For each assertion checker instance, the following message is reported:

```
OVL_NOTE: V2.0: instance_name initialized @ hierarchy Severity: severity_level, Message: msg
```

## End-of-simulation Signal to ovl\_quiescent\_state Checkers

The ovl\_quiescent\_state assertion checker checks that the value of a state expression equals a check value when a sample event occurs. These checkers also can perform this check at the end of simulation by setting the following global variable:

OVL\_END\_OF\_SIMULATION
=eos\_signal

Performs quiescent state checking at end of simulation when the *eos\_signal* asserts. Default: not defined.

## **Fatal Error Processing**

When a checker reports a runtime fatal error (*severity\_level* is OVL\_FATAL), simulation typically continues for a certain amount of time and then the simulation ends. However, the OVL logic can be configured so that runtime fatal errors do not end simulation. These behaviors are controlled by the following global variables:

OVL\_RUNTIME\_AFTER\_ FATAL=time Number of time units from a fatal error to end of simulation.

Default: 100.

OVL FINISH OFF

Fatal errors do not stop simulation. Default: fatal error ends simulation after OVL\_RUNTIME\_AFTER\_FATAL time units.

# **Verilog HDL Family OVL Library**

## **Verilog HDL Family Library Characteristics**

The Verilog HDL Family OVL library has the following characteristics:

- All Verilog assertion checkers conform to Verilog IEEE Standard 1364-1995.
- All System Verilog assertion checkers conform to Accellera SVA 3.1a.
- Header files use file extension .h.
- Verilog files with assertion module/interfaces use extension .vlib and include assertion logic files in the language specified by the user.
- Verilog files with assertion logic use file extension \_logic.v.
- System Verilog files with assertion logic use file extension \_logic.sv.
- The name of an OVL assertion checker is ovl\_name, where the name is a descriptive identifier.
- Parameter settings are passed via literals to make configuration of assertion checkers consistent and simple to use by end users.
- Parameters passed to assertion checkers are checked for legal values
- Each assertion checker includes std\_ovl\_defines.h defining all global variables and std\_ovl\_task.h defining all OVL system tasks.
- Global variables are named OVL\_name.
- System tasks are named ovl\_taskname\_t.
- Assertion checkers are initialized explicitly so that they work in a deterministic way without reset.
- Assertion checkers are backward compatible in behavior with existing OVL Verilog libraries (to the extent it is possible).

## **Verilog Library Layout**

The Accellera OVL standard library has the following structure:

\$STD_OVL_DIR	Installation directory of Accellera OVL library.
\$STD_OVL_DIR/vlog95	Directory with assertion logic described in Verilog 95.
\$STD_OVL_DIR/sva31a	Directory with assertion logic described in SVA 3.1a.
\$STD_OVL_DIR/psl11	Directory with assertion logic described in PSL 1.1.
\$STD_OVL_DIR/psl11/vunits	Directory with PSL1.1 vunits for binding with the assertion logic.

#### For example:

```
shell prompt> ls -1 $STD OVL DIR
std ovl/assert always.vlib
std_ovl/assert_always_on_edge.vlib
std_ovl/std_ovl_defines.h
std_ovl/std_ovl_task.h
std ovl/psl11:
std_ovl/psl11/assert_always_logic.vlib
std_ovl/psl11/assert_always_on_edge_logic.vlib
std_ovl/psl11/vunits:
std_ovl/psl11/vunits/assert_always.psl
std_ovl/psl11/vunits/assert_always_on_edge.psl
std_ovl/sva31a:
std_ovl/sva31a/assert_always_logic.vlib
std_ovl/sva31a/assert_always_on_edge_logic.vlib
std ovl/vlog95:
std_ovl/vlog95/assert_always_logic.v
std_ovl/vlog95/assert_always_on_edge_logic.v
```

## **Verilog Header Files**

#### std\_ovl\_defines.h

```
// Accellera Standard V2.0 Open Verification Library (OVL).
// Accellera Copyright (c) 2005-2007. All rights reserved.

`ifdef OVL_STD_DEFINES_H
// do nothing
`else
`define OVL_STD_DEFINES_H
```

```
`define OVL_VERSION "V2.0"
`ifdef OVL_ASSERT_ON
  `ifdef OVL_PSL
     `ifdef OVL_VERILOG
        `undef OVL PSL
     `endif
     `ifdef OVL_SVA
        `ifdef OVL PSL
          `undef OVL_PSL
        `endif
     `endif
  `else
    `ifdef OVL_VERILOG
    `else
      `define OVL_VERILOG
    `endif
    `ifdef OVL_SVA
       `undef OVL_VERILOG
    `endif
  `endif
`endif
`ifdef OVL_COVER_ON
  `ifdef OVL PSL
     `ifdef OVL_VERILOG
        `undef OVL PSL
     `endif
     `ifdef OVL_SVA
         `ifdef OVL PSL
          `undef OVL_PSL
        `endif
     `endif
  `else
    `ifdef OVL_VERILOG
    `else
      `define OVL_VERILOG
    `endif
    `ifdef OVL SVA
       `undef OVL_VERILOG
    `endif
  `endif
`endif
`ifdef OVL_ASSERT_ON
  `ifdef OVL_SHARED_CODE
  `else
    `define OVL SHARED CODE
  `endif
`else
  ifdef OVL_COVER_ON
    `ifdef OVL_SHARED_CODE
      `define OVL SHARED CODE
    `endif
  `endif
`endif
```

```
// specifying interface for System Verilog
`ifdef OVL_SVA_INTERFACE
  `define module interface
  `define endmodule endinterface
`else
  `define module module
  `define endmodule endmodule
`endif
// Selecting global reset or local reset for the checker reset signal
`ifdef OVL_GLOBAL_RESET
  `define OVL RESET SIGNAL `OVL GLOBAL RESET
  `define OVL_RESET_SIGNAL reset_n
`endif
// active edges
`define OVL NOEDGE 0
`define OVL_POSEDGE 1
`define OVL NEGEDGE 2
`define OVL ANYEDGE 3
// default edge_type (ovl_always_on_edge)
`ifdef OVL EDGE TYPE DEFAULT
 // do nothing
`else
  `define OVL EDGE TYPE DEFAULT `OVL NOEDGE
`endif
// severity levels
`define OVL FATAL
`define OVL_ERROR
`define OVL_WARNING 2
`define OVL_INFO
// default severity level
`ifdef OVL_SEVERITY_DEFAULT
 // do nothing
`else
  `define OVL_SEVERITY_DEFAULT `OVL_ERROR
`endif
// coverage levels (note that 3 would set both SANITY & BASIC)
`define OVL COVER NONE
`define OVL_COVER_SANITY
`define OVL_COVER_BASIC
`define OVL_COVER_CORNER
`define OVL COVER STATISTIC 8
`define OVL_COVER_ALL
// default coverage level
`ifdef OVL_COVER_DEFAULT
 // do nothing
  `define OVL_COVER_DEFAULT `OVL_COVER_BASIC
`endif
```

```
// property type
`define OVL_ASSERT
                          0
`define OVL_ASSUME
                          1
`define OVL_IGNORE
                          2
`define OVL_ASSERT_2STATE 3
`define OVL ASSUME 2STATE 4
// fire bit positions (first two also used for xcheck input to error_t)
`define OVL FIRE 2STATE 0
`define OVL_FIRE_XCHECK 1
`define OVL_FIRE_COVER 2
// default property type
`ifdef OVL_PROPERTY_DEFAULT
 // do nothing
`else
  `define OVL_PROPERTY_DEFAULT `OVL_ASSERT
`endif
// default message
`ifdef OVL MSG DEFAULT
 // do nothing
`else
  `define OVL MSG DEFAULT "VIOLATION"
`endif
// necessary condition
`define OVL_TRIGGER_ON_MOST_PIPE
`define OVL_TRIGGER_ON_FIRST_PIPE
`define OVL TRIGGER ON FIRST NOPIPE 2
// default necessary_condition (ovl_cycle_sequence)
`ifdef OVL NECESSARY CONDITION DEFAULT
 // do nothing
`else
  define OVL NECESSARY CONDITION DEFAULT OVL TRIGGER ON MOST PIPE
`endif
// action on new start
`define OVL_IGNORE_NEW_START
`define OVL_RESET_ON_NEW_START 1
`define OVL ERROR ON NEW START 2
// default action_on_new_start (e.g. ovl_change)
`ifdef OVL ACTION ON NEW START DEFAULT
 // do nothing
`else
  `define OVL ACTION ON NEW START DEFAULT `OVL IGNORE NEW START
`endif
// inactive levels
`define OVL_ALL_ZEROS 0
`define OVL_ALL_ONES 1
`define OVL ONE COLD 2
```

```
// default inactive (ovl_one_cold)
`ifdef OVL_INACTIVE_DEFAULT
 // do nothing
`else
  `define OVL_INACTIVE_DEFAULT `OVL_ONE_COLD
`endif
// ovl 2.0 new interface
`define OVL ACTIVE LOW 0
`define OVL_ACTIVE_HIGH 1
`define OVL_GATE_NONE 0
`define OVL_GATE_CLOCK 1
`define OVL_GATE_RESET 2
`define OVL_FIRE_WIDTH
`ifdef OVL CLOCK EDGE DEFAULT
 // do nothing
`else
  `define OVL CLOCK EDGE DEFAULT `OVL POSEDGE
`endif
`ifdef OVL RESET POLARITY DEFAULT
 // do nothing
`else
`define OVL_RESET_POLARITY_DEFAULT `OVL_ACTIVE_LOW
`endif
`ifdef OVL GATING TYPE DEFAULT
 // do nothing
`else
`define OVL GATING TYPE DEFAULT `OVL GATE CLOCK
`endif
// ovl runtime after fatal error
`define OVL RUNTIME AFTER FATAL 100
// Covergroup define
`ifdef OVL_COVER_ON
  `ifdef OVL_COVERGROUP_OFF
  `else
    `define OVL COVERGROUP ON
  `endif // OVL COVERGROUP OFF
`endif // OVL COVER ON
// Ensure x-checking logic disabled if ASSERTs are off
`ifdef OVL_ASSERT_ON
`else
  `define OVL_XCHECK_OFF
  `define OVL_IMPLICIT_XCHECK_OFF
`endif
`endif // OVL STD DEFINES H
```

#### std ovl init.h

```
// Accellera Standard V2.0 Open Verification Library (OVL).
// Accellera Copyright (c) 2005-2007. All rights reserved.
ifdef OVL SHARED CODE
  `ifdef OVL_SYNTHESIS
  `else
    ifdef OVL INIT MSG
        ovl_init_msg_t; // Call the User Defined Init Message Routine
    `endif // OVL INIT MSG
  `endif // OVL_SYNTHESIS
`endif // OVL_SHARED_CODE
```

#### std ovl clock.h

```
// Accellera Standard V2.0 Open Verification Library (OVL).
// Accellera Copyright (c) 2005-2007. All rights reserved.
wire clk;
ifdef OVL SHARED CODE
  wire gclk;
  `ifdef OVL_GATING_OFF
    assign gclk = clock; // Globally disabled gating
  `else
    // LATCH based gated clock
    req clken;
    always @ (clock or enable) begin
      if (clock == 1'b0)
        clken <= enable;</pre>
    end
    assign gclk = (gating_type == `OVL_GATE_CLOCK) ? clock & clken
                   : clock; // Locally disabled gating
  `endif // OVL_GATING_OFF
  // clk (programmable edge & optional gating)
  assign clk = (clock_edge == `OVL_POSEDGE) ? gclk : ~gclk;
`else
 assign clk = clock;
`endif // OVL SHARED CODE
```

## std ovl reset.h

```
// Accellera Standard V2.0 Open Verification Library (OVL).
// Accellera Copyright (c) 2005-2007. All rights reserved.
wire reset n;
`ifdef OVL_SHARED_CODE
  wire greset;
  `ifdef OVL GATING OFF
    assign greset = reset; // Globally disabled gating
  `else
    assign greset = (gating_type == `OVL_GATE_RESET) ? reset & enable
                    : reset; // Locally disabled gating
  `endif // OVL_GATING_OFF
  // reset_n (programmable polarity & optional gating)
 assign reset_n = (reset_polarity == `OVL_ACTIVE_LOW) ? greset : ~greset;
`else
 assign reset_n = reset;
`endif // OVL_SHARED_CODE
```

#### std ovl count.h

```
// Accellera Standard V2.0 Open Verification Library (OVL).
    // Accellera Copyright (c) 2005-2007. All rights reserved.
    // Support for printing of count of OVL assertions
    `ifdef OVL_INIT_MSG
    `ifdef OVL INIT COUNT
      integer ovl_init_count;
      initial begin
        // Reset, prior to counting
        ovl_init_count = 0;
        // Display total number of OVL instances, just after initialization
        $monitor("\nOVL METRICS: %d OVL assertions initialized\n"\
                                   ,ovl_init_count);
      end
    `endif
    `endif
std ovl cover.h
    // Accellera Standard V2.0 Open Verification Library (OVL).
    // Accellera Copyright (c) 2005-2007. All rights reserved.
    // Parameters that should not be edited
      parameter OVL_COVER_SANITY_ON
                                     = (coverage_level & `OVL_COVER_SANITY);
                                       = (coverage_level & `OVL_COVER_BASIC);
      parameter OVL_COVER_BASIC_ON
                                       = (coverage_level & `OVL_COVER_CORNER);
      parameter OVL_COVER_CORNER_ON
      parameter OVL_COVER_STATISTIC_ON =
                                   (coverage_level & `OVL_COVER_STATISTIC);
std_ovl_task.h
    // Accellera Standard V2.0 Open Verification Library (OVL).
    // Accellera Copyright (c) 2005-2007. All rights reserved.
    `ifdef OVL_SYNTHESIS
     `else
      integer error_count;
      integer cover_count;
      initial error_count = 0;
      initial cover count = 0;
    `endif // OVL SYNTHESIS
```

```
task ovl_error_t;
                     xcheck;
    input
    input [8*128-1:0] err_msg;
   reg [8*16-1:0] err_typ;
  begin
  `ifdef OVL SYNTHESIS
  `else
    case (severity_level)
      `OVL_FATAL : err_typ = "OVL_FATAL";
      `OVL_ERROR : err_typ = "OVL_ERROR";
      `OVL_WARNING : err_typ = "OVL_WARNING";
      `OVL_INFO : err_typ = "OVL_INFO";
     default
       begin
          err_typ = "OVL_ERROR";
          $display("OVL_ERROR: Illegal option used in parameter
severity_level, setting message type to OVL_ERROR : time %0t : %m",
        end
    endcase
    error_count = error_count + 1;
    `ifdef OVL_MAX_REPORT_ERROR
     if (error count <= `OVL MAX REPORT ERROR) begin
    `endif
        case (property_type)
          `OVL_ASSERT,
                              : begin
          `OVL_ASSUME
           $display("%s: %s: %s: %0s: severity %0d: time %0t: %m",
err_typ, assert_name, msg, err_msg, severity_level, $time);
          end
          `OVL ASSERT 2STATE,
          `OVL ASSUME 2STATE : begin
            if (xcheck == `OVL_FIRE_2STATE) begin
            $display("%s: %s: %s: %0s: severity %0d: time %0t: %m",
err_typ, assert_name, msg, err_msg, severity_level, $time);
            end
          end
          OVL IGNORE
                              : begin end
         default
                              : begin end
        endcase
    `ifdef OVL_MAX_REPORT_ERROR
    `endif
    `ifdef OVL_FINISH_OFF
    `else
     if (severity level == `OVL FATAL) ovl finish t;
    `endif // OVL_FINISH_OFF
  `endif // OVL_SYNTHESIS
  end
  endtask // ovl_error_t
```

```
task ovl_finish_t;
begin
  `ifdef OVL_SYNTHESIS
  `else
    #`OVL_RUNTIME_AFTER_FATAL $finish;
  `endif // OVL_SYNTHESIS
endtask // ovl_finish_t
task ovl_init_msg_t;
begin
  `ifdef OVL SYNTHESIS
  `else
    case (property_type)
      `OVL_ASSERT,
      `OVL_ASSUME,
      `OVL ASSERT 2STATE,
      `OVL_ASSUME_2STATE : begin
        `ifdef OVL_SYNTHESIS
        `else
          `ifdef OVL_INIT_COUNT
            #0.1 `OVL_INIT_COUNT = `OVL_INIT_COUNT + 1;
            $display("OVL_NOTE: %s: %s initialized @ %m Severity: %0d,
                Message: %s", `OVL_VERSION, assert_name, severity_level,
                msq);
          `endif
        `endif // OVL_SYNTHESIS
       `OVL IGNORE : begin
          // do nothing
       end
     default : $display("OVL_ERROR: Illegal option used in parameter
                property_type : %m");
    endcase
  `endif // OVL_SYNTHESIS
end
endtask // ovl_init_msg_t
```

```
task ovl_cover_t;
   input [8*64-1:0] cvr_msg;
 begin
  `ifdef OVL_SYNTHESIS
  `else
    cover count = cover count + 1;
    `ifdef OVL MAX REPORT COVER POINT
      if (cover_count <= `OVL_MAX_REPORT_COVER_POINT) begin</pre>
    `endif
       if (coverage_level > `OVL_COVER_ALL)
         $display("OVL_ERROR: Illegal option used in parameter
                 coverage_level : time %0t : %m", $time);
         $display("OVL_COVER_POINT : %s : %0s : time %0t : %m",
                 assert_name, cvr_msg, $time);
    `ifdef OVL_MAX_REPORT_COVER_POINT
      end
    `endif
  `endif // OVL_SYNTHESIS
 endtask // ovl_cover_t
`ifdef OVL_SYNTHESIS
`else
 // FUNCTION THAT CALCULATES THE LOG BASE 2 OF A NUMBER
 // NOTE: only used in sva31a
 function integer log2;
   input integer x;
   integer i;
   integer result;
 begin
   result = 1;
   if (x \le 0) result = -1;
     for (i = 0; (1 << i) <= x; i=i+1) result = i+1;
   log2 = result;
 end
 endfunction
`endif // OVL_SYNTHESIS
 function ovl_fire_2state_f;
   input
          property_type;
   integer property_type;
 begin
   case (property type)
     `OVL_ASSERT,
     `OVL_ASSUME
                     : ovl_fire_2state_f = 1'b1;
     `OVL_ASSERT_2STATE,
     `OVL_ASSUME_2STATE : ovl_fire_2state_f = 1'b1;
     `OVL_IGNORE
                   : ovl_fire_2state_f = 1'b0;
     default
                       : ovl fire 2state f = 1'b0;
   endcase
 end
 endfunction // ovl_fire_2state_f
```

```
function ovl_fire_xcheck_f;
  input
        property_type;
  integer property_type;
begin
`ifdef OVL SYNTHESIS
  // fire_xcheck is not synthesizable
  ovl_fire_xcheck_f = 1'b0;
`else
  case (property_type)
    `OVL_ASSERT,
                       : ovl_fire_xcheck_f = 1'bl;
    `OVL_ASSUME
    `OVL_ASSERT_2STATE,
    `OVL_ASSUME_2STATE : ovl_fire_xcheck_f = 1'b0;
    `OVL_IGNORE : ovl_fire_xcheck_f = 1'b0;
    default
                       : ovl_fire_xcheck_f = 1'b0;
  endcase
`endif // OVL_SYNTHESIS
endfunction // ovl_fire_xcheck_f
```

## VHDL OVL Library (accellera\_ovl\_vhdl)

The OVL library includes VHDL implementations of OVL checkers. The current (V2.0) version of OVL only contains 10 checkers but missing checkers will be added in future OVL versions. The V2.0 OVL checkers are the ovl\_checker\_type versions of the components (which include the *enable* and *fire* ports).

The VHDL OVL components are compatible with the Verilog OVL versions, except the VHDL components include an additional generic called *controls* that provides global configuration of the library. The VHDL implementation has the following additional characteristics:

- VHDL OVL is synthesizable (see "Synthesizing the VHDL OVL Library" on page 47).
- VHDL OVL components support both std\_logic/std\_logic\_vector and std\_ulogic/std\_ulogic\_vector port types.
- VHDL OVL implementation contains constants that are equivalent to (have the same name and values) the corresponding Verilog macro defines. However some macro names are not present in the VHDL implementation because they are implemented by an *ovl\_ctrl\_record* constant or are not needed.

## **VHDL OVL Library Layout**

In the OVL installation, the following files are used for the VHDL implementation.

```
std ovl/
        ovl_checker_type.vhd
                                     Checker entity declarations.
        std_ovl.vhd
                                     Types/constants declarations package.
        std_ovl_procs.vhd
                                     Procedures package.
        std_ovl_procs_syn.vhd
                                     Synthesizable version of procedures package.
                                     std ovl components package containing checker
        std_ovl_components.vhd
                                     component declarations.
        std_ovl_u_components.vhd
                                     std_ovl_u_components package and ulogic
                                     wrapper components.
        std_ovl_clock_gating.vhd
                                     Internal clock gating component.
        std_ovl_reset_gating.vhd
                                     Internal reset gating component.
std_ovl/vhdl93/
        ovl_checker_type_rtl.vhd
                                     Checker architecture bodies.
std ovl/vhdl93/legacy/
        std ovl.vhd
                                     Component declarations to allow assert checker
                                      Verilog versions to be used in VHDL. This file is
                                     now deprecated and will be removed in the next
                                     OVL version.
```

## Compiling the VHDL OVL Library

All the OVL VHDL files except *std\_ovl\_u\_components.vhd* should be analyzed into the logical library name *accellera\_ovl\_vhdl* (standardized for portability). When EDA vendors provide optimized versions of the VHDL OVL components for their tools, they will use this library name.

The *accellera\_ovl\_vhdl* library can be compiled into a central location that can be shared by designers, because the library is configured using the ovl\_ctrl\_record as shown in the next section. The library must be compiled using the EDA tools' VHDL-93 option.

The *std\_ovl\_u\_components.vhd* file should be analyzed into the *accellera\_ovl\_vhdl\_u* library after the *accellera\_ovl\_vhdl* library files are analyzed.

## **Configuring the Library**

VHDL OVL has all the global library configuration features of the Verilog implementation (which are provided by the Verilog macro defines), for example: globally enabling/disabling X/Z-checking on all checker instances. Global library configuration is controlled by a <code>ovl\_ctrl\_record</code> constant (declared in <code>std\_ovl.vhd</code>) assigned to the <code>controls</code> generic on every checker instance. An <code>ovl\_ctrl\_record</code> constant should be defined in each design-specific work library package for use on all checker instances, so the configuration of the checkers can be controlled from one place. In particular, changing constants in the central <code>std\_ovl.vhd</code> file is not necessary. In fact, the VHDL OVL files are read-only and modifying any of them is not recommended.

## ovl\_ctrl\_record Type

The *ovl\_ctrl\_record* type is divided into three groups:

- Elements that are of the *ovl\_ctrl* type and can be assigned OVL\_ON or OVL\_OFF values. These elements mainly control the *generate* statements used in the checkers.
- User-configurable values that control the message printing and how long the simulation should continue after a fatal assertion occurs.
- Default values of the generics that are common to all checkers.

Table 2-3 shows the *ovl\_ctrl\_record* record elements and how they map to the Verilog macro values that configure the Verilog implementation of the OVL.

Table 2-3. ovl\_ctrl\_record Elements

ovl_ctrl_record	Description	Verilog Macro	VHDL Value
xcheck_ctrl	Enables/disables all X/Z checking code.	OVL_XCHECK_OFF	OVL_OFF
implicit_xcheck_ctrl	Enables/disables implicit X/Z checks.	OVL_IMPLICIT_ XCHECK_OFF	OVL_OFF
init_msg_ctrl	Enables/disables code that prints checker initialization messages and a count of the number of checkers initialized.	OVL_INIT_MSG	OVL_ON
assert_ctrl	Enables/disables all 2-state and X/Z check assertions.	OVL_ASSERT_ON	OVL_ON
cover_ctrl	Enables/disables converge code.	OVL_COVER_ON	OVL_ON
global_reset_ctrl	Enables/disables the use of a global reset signal.	OVL_GLOBAL_RESET	OVL_ON
finish_ctrl	Enables/disables halting of simulation when a fatal assertion is detected.	OVL_FINISH_OFF	OVL_OFF
gating_ctrl	Enables/disables clock or reset gating.	OVL_GATING_OFF	OVL_OFF
max_report_error	Maximum number of assertion error messages that a checker should report.	OVL_MAX_REPORT_ ERROR	same value
<pre>max_report_cover_ point</pre>	Maximum number of coverage messages that a checker should report.	OVL_REPORT_ COVER_POINT	same value
runtime_after_fatal	Time after a fatal assertion is detected that the simulation should be halted.	OVL_RUNIME_ AFTER_FATAL	same value with time unit (10 chars)
severity_level_ default	severity_level generic default value.	OVL_SEVERITY_ DEFAULT	same value
<pre>property_type_ default</pre>	<pre>property_type generic default value.</pre>	OVL_PROPERTY_ DEFAULT	same value
msg_default	msg generic default value.	OVL_MSG_DEFAULT	same value (max 50 chars)

Table 2-3. ovl\_ctrl\_record Elements

ovl_ctrl_record	Description	Verilog Macro	VHDL Value
coverage_level_ default	coverage_level generic default value.	OVL_COVER_ DEFAULT	same value
clock_edge_default	<pre>clock_edge_ generic default value.</pre>	OVL_CLOCK_EDGE_ DEFAULT	same value
reset_polarity_ default	reset_polarity generic default value.	OVL_RESET_ POLARITY_DEFAULT	same value
gating_type_default	gating_type generic default value.	OVL_GATING_TYPE_ DEFAULT	same value

The following example shows how to use an *ovl\_ctrl\_record* constant:

```
library accellera_ovl_vhdl;
use accellera_ovl_vhdl.std_ovl.all;
package proj_pkg is
  -- OVL configuration
  constant ovl_proj_controls : ovl_ctrl_record := (
    -- generate statement controls
   xcheck_ctrl
                              => OVL_ON,
    implicit_xcheck_ctrl
                              => OVL_ON,
                              => OVL_ON,
    init_msg_ctrl
    init_count_ctrl
                               => OVL_OFF,
    assert ctrl
                               => OVL ON,
    cover_ctrl
                              => OVL_ON,
    global_reset_ctrl
                              => OVL_OFF,
    finish_ctrl
                               => OVL_ON,
    gating_ctrl
                               => OVL_ON,
    -- user configurable library constants
   max_report_error
                              => 4,
                              => 15,
   max_report_cover_point
                              => "150 ns
   runtime_after_fatal
    -- default values for common generics
    severity_level_default => OVL_SEVERITY_DEFAULT,
                              => OVL_PROPERTY_DEFAULT,
   property_type_default
    --msg_default
                              => OVL_MSG_DEFAULT,
                              => ovl_set_msg("YOUR DEFAULT MESSAGE"),
   msg_default
    coverage_level_default
                             => OVL_COVER_DEFAULT,
    clock_edge_default
                             => OVL_CLOCK_EDGE_DEFAULT,
    reset_polarity_default
                             => OVL RESET POLARITY DEFAULT,
    gating_type_default
                              => OVL_GATING_TYPE_DEFAULT
  );
end package proj_pkg;
```

```
library accellera_ovl_vhdl;
use accellera_ovl_vhdl.std_ovl.all;
use accellera_ovl_vhdl.std_ovl_components.all; -- optional - not needed if
                                            -- using direct instantiation
use work.proj_pkg.all;
architecture rtl of design is
begin
   ---rtl code---
  ovl gen : if (ovl proj controls.assert ctrl = OVL ON) generate
      ----user ovl signal conditioning code---
    ovl_u1 : ovl_next
      generic map (
                             => "Check 1",
         msq
                            => 1,
         num cks
         check_overlapping => OVL_CHK_OVERLAP_OFF,
         check_missing_start => OVL_OFF,
         coverage_level => OVL_COVER_CORNER,
         controls
                             => ovl_proj_controls
      port map (
         clock
                            => clk,
         reset
                            => reset_n,
         enable
                            => enable_1,
         start_event ,
                           => start_event_1
=> test_1,
         test expr
                            => fire 1
         fire
      );
    ovl_u2 : ovl_next
      generic map (
                             => "Check 2",
        msq
         num cks
                             => 2,
         check_overlapping => OVL_CHK_OVERLAP_ON,
         check_missing_start => OVL_ON,
         coverage_level => OVL_COVER_ALL,
severity_level => OVL_FATAL,
         controls
                            => ovl proj controls
      port map (
        clock
                            => clk,
                            => reset_n,
         reset
                            => enable_2,
         enable
         start event
                           => start event 2,
         test_expr
                             => test_2,
         fire
                            => fire 2
      );
  end generate ovl_gen;
end architecture rtl;
```

#### ulogic Wrappers

The  $std\_ovl\_u\_components.vhd$  file contains the  $std\_ovl\_u\_components$  package and  $ovl\_checker\_type$  components that have  $std\_ulogic/std\_ulogic\_vector$  ports. These components are wrappers for the  $ovl\_checker\_type$  components in the  $accellera\_ovl\_vhdl$  library. As these ulogic wrappers have the same entity names as the checkers, the  $std\_ovl\_u\_components.vhd$  file should be analyzed into the  $accellera\_ovl\_vhdl\_u$  library. To use these components, add the following declarations to the instantiating code:

```
library accellera_ovl_vhdl;
use accellera_ovl_vhdl.std_ovl.all;
-- optional - not needed if using direct instantiation
use accellera_ovl_vhdl.std_ovl_u_components.all;
```

#### **Number of Checkers in a Simulation**

To print the number of OVL checkers initialized in a simulation set *init\_msg\_ctrl* and *init\_count\_ctrl* items to OVL\_ON and include the following code:

```
library accellera_ovl_vhdl;
use accellera_ovl_vhdl.std_ovl.all;
use accellera_ovl_vhdl.std_ovl_procs.all;
use work.proj_pkg.all;
entity tb is
end entity tb;

architecture tb of tb is
...
begin
...
  ovl_print_init_count_p : process
  begin
     wait for 0 ns;
     ovl_print_init_count_proc(ovl_proj_controls);
     wait; -- forever
  end process ovl_print_init_count_p;
end architecture tb;
```

#### "2-state" and "X/Z-check" Assertions in VHDL

The OVL checker components contain separate sections of code that implement the "2-state" and "X/Z-check" assertion checks. These terms are derived from the use of the Verilog family of HDLs. However, the VHDL OVL implementation uses 9-state *std\_logic* values so 2-state assertion checks and X/Z checks have a slightly different meaning for the VHDL OVL checkers. Note that the VHDL implementation is fully compatible with the Verilog implementation.

Verilog OVL checkers' assertion checks are mapped to VHDL as follows:

- 2-state assertion checks:
  - Verilog  $0 \Rightarrow VHDL '0'/L'$
  - Verilog 1 => '1'/'H'
- X/Z-checks:
  - Verilog X or Z => VHDL 'X', 'Z', 'W', 'U' or '-'.

## Synthesizing the VHDL OVL Library

All code in the VHDL implementation is synthesizable—apart from the *path\_name* attribute in the architectures and the *std\_ovl\_procs.vhd* file. To solve this issue, modify the architecture bodies to set the path string constants to ""and use the *std\_ovl\_procs\_syn.vhd* file in the *std\_ovl* directory. To modify the path strings use the following C-shell script from the synthesis directory:

```
setenv OVL <ovl install path>/std_ovl
setenv syn_dir `pwd`
cd ${OVL}/vhd193
foreach checker (ovl_*_rtl.vhd)
  sed s/rtl\'path_name/\"\"/ $checker > ${syn_dir}/$checker
end
cd $syn_dir
```

## **Primary VHDL Packages**

#### std\_ovl.vhd

```
-- Accellera Standard V2.0 Open Verification Library (OVL).
-- Accellera Copyright (c) 2007. All rights reserved.
library ieee;
use ieee.std_logic_1164.all;
package std_ovl is
  -- subtypes for common generics
  subtype ovl_severity_level is integer
                                                          range -1 to 3;
  subtype ovl_severity_level_natural is ovl_severity_level range 0 to
                                                ovl_severity_level'high;
                                                          range -1 to 4;
  subtype ovl_property_type
                                    is integer
  subtype ovl_property_type_natural is ovl_property_type range 0 to
                                                ovl_property_type'high;
  subtype ovl_coverage_level
                                    is integer
                                                         range -1 to 15;
  subtype ovl_coverage_level_natural is ovl_coverage_level range 0 to
                                                ovl_coverage_level'high;
```

```
subtype ovl_active_edges
                                   is integer
                                                         range -1 to 3;
subtype ovl_active_edges_natural is ovl_active_edges range 0 to
                                                ovl_active_edges'high;
subtype ovl_reset_polarity
                                                         range -1 to 1;
                                   is integer
subtype ovl_reset_polarity_natural is ovl_reset_polarity range 0 to
                                               ovl reset polarity'high;
subtype ovl gating type
                                   is integer
                                                         range -1 to 2;
subtype ovl_gating_type_natural
                                   is ovl_gating_type range 0 to
                                                  ovl_gating_type'high;
-- subtypes for checker specific generics
subtype ovl_necessary_condition is integer
                                                         range 0 to 2;
                                                        range 0 to 2;
subtype ovl_action_on_new_start is integer
                         is integer
                                                        range 0 to 2;
subtype ovl_inactive
                                                        range 2 to
subtype ovl_positive_2
                                  is integer
                                                         integer'high;
                                                        range 0 to 1;
subtype ovl_chk_overlap
                                  is integer
-- subtypes for control constants
subtype ovl ctrl
                                   is integer
                                                         range 0 to 1;
subtype ovl_msg_default_type
                                  is string(1 to 50);
-- user modifiable library control items
type ovl ctrl record is record
 -- generate statement controls
 xcheck ctrl
                           : ovl_ctrl;
 xcheck_ctrl
implicit_xcheck_ctrl
                             : ovl_ctrl;
                             : ovl_ctrl;
 init_msg_ctrl
 init_count_ctrl
                             : ovl_ctrl;
 assert ctrl
                             : ovl ctrl;
  cover ctrl
                             : ovl ctrl;
 global_reset_ctrl
                             : ovl ctrl;
  finish_ctrl
                             : ovl ctrl;
  gating_ctrl
                              : ovl ctrl;
  -- user configurable library constants
                     : natural;
  max_report_error
 max_report_cover_point
                              : natural;
 runtime_after_fatal
                              : string(1 to 10);
  -- default values for common generics
  severity level default : ovl severity level natural;
 property_type_default : ovl_property_type_natural;
 msq default
                             : ovl msq default type;
 coverage_level_default : ovl_coverage_level_natural; clock_edge_default : ovl_active_edges_natural; reset_polarity_default : ovl_reset_polarity_natural; gating_type_default : ovl_gating_type_natural;
end record ovl_ctrl_record;
-- global signals
signal ovl_global_reset_signal
                                        : std logic;
signal ovl_end_of_simulation_signal
                                        : std logic := `0';
-- global variable
shared variable ovl init count
                                        : natural := 0;
```

```
______
-- Hard-coded library constants
-- NOTE: These constants must not be changed by users. Users can
-- configure the library using the ovl_ctrl_record. Please see
-- "ovl ctrl record Type" on page 42.
______
                                        : string := "V2.0";
constant OVL VERSION
-- This constant may be changed in future releases of the library or
-- by EDA vendors.
constant OVL_FIRE_WIDTH
                                       : natural := 3;
constant OVL_NOT_SET
                                        : integer := -1;
-- generate statement control constants
constant OVL ON
                                        : ovl ctrl := 1;
constant OVL_OFF
                                        : ovl ctrl := 0;
-- fire bit selection constants
constant OVL_FIRE_2STATE
                                       : integer := 0;
constant OVL_FIRE_XCHECK
                                       : integer := 1;
constant OVL FIRE COVER
                                       : integer := 2;
-- severity level
constant OVL_SEVERITY_LEVEL_NOT_SET : ovl_severity_level
                                         := OVL_NOT_SET;
                                       : ovl_severity_level := 0;
constant OVL_FATAL
constant OVL ERROR
                                       : ovl severity level := 1;
constant OVL WARNING
                                       : ovl severity level := 2;
constant OVL_INFO
                                       : ovl_severity_level := 3;
-- coverage levels
constant OVL_COVERAGE_LEVEL_NOT_SET : ovl_coverage_level
                                         := OVL NOT SET;
constant OVL_COVER_NONE
                                       : ovl_coverage_level := 0;
                                  : ovl_coverage_level := 0/
: ovl_coverage_level := 1;
: ovl_coverage_level := 2;
: ovl_coverage_level := 4;
: ovl_coverage_level := 8;
: ovl_coverage_level := 15
constant OVL_COVER_SANITY
constant OVL_COVER_BASIC
constant OVL_COVER_CORNER
constant OVL_COVER_STATISTIC
constant OVL COVER ALL
                                       : ovl coverage level := 15;
-- property type
constant OVL_PROPERTY_TYPE_NOT_SET : ovl_property_type
                                         := OVL_NOT_SET;
constant OVL_ASSERT
                                        : ovl_property_type := 0;
constant OVL ASSUME
                                        : ovl_property_type := 1;
constant OVL_IGNORE
                                        : ovl_property_type := 2;
constant OVL_ASSERT_2STATE
                                       : ovl_property_type := 3;
constant OVL_ASSUME_2STATE
                                       : ovl_property_type := 4;
```

```
-- active edges
constant OVL_ACTIVE_EDGES_NOT_SET
                                    : ovl_active_edges
                                       := OVL NOT SET;
                                     : ovl_active_edges := 0;
constant OVL_NOEDGE
                                    : ovl_active_edges := 1;
constant OVL_POSEDGE
constant OVL NEGEDGE
                                    : ovl active edges := 2;
constant OVL_ANYEDGE
                                    : ovl active edges := 3;
-- necessary condition
-- action on new start
constant OVL IGNORE NEW START
                                    : ovl action on new start := 0;
constant OVL_RESET_ON_NEW_START
                                    : ovl_action_on_new_start := 1;
constant OVL_ERROR_ON_NEW_START
                                    : ovl_action_on_new_start := 2;
-- inactive levels
constant OVL ALL ZEROS
                                    : ovl inactive := 0;
constant OVL_ALL_ONES
                                     : ovl inactive := 1;
                                     : ovl_inactive := 2;
constant OVL_ONE_COLD
-- reset polarity
constant OVL_RESET_POLARITY_NOT_SET : ovl_reset_polarity
                                      := OVL_NOT_SET;
constant OVL ACTIVE LOW
                                     : ovl_reset_polarity := 0;
constant OVL_ACTIVE_HIGH
                                     : ovl_reset_polarity := 1;
-- gating type
constant OVL_GATEING_TYPE_NOT_SET
                                    : ovl gating type
                                      := OVL NOT SET;
constant OVL_GATE_NONE
                                     : ovl_gating_type := 0;
constant OVL_GATE_CLOCK
                                     : ovl_gating_type := 1;
constant OVL_GATE_RESET
                                     : ovl_gating_type := 2;
-- ovl_next check_overlapping values
constant OVL_CHK_OVERLAP_OFF
constant OVL_CHK_OVERLAP_ON
                                     : ovl_chk_overlap := 1;
                                     : ovl_chk_overlap := 0;
-- checker xcheck type
constant OVL IMPLICIT XCHECK
                                    : boolean := false;
constant OVL EXPLICIT XCHECK
                                     : boolean := true;
-- default values
constant OVL_SEVERITY_DEFAULT : ovl_severity_level
                                  := OVL_ERROR;
constant OVL PROPERTY DEFAULT
                                : ovl property type
                                   := OVL_ASSERT;
:= (others => NUL);
constant OVL_MSG_DEFAULT
                               : ovl_msg_default_type
                                  := "VIOLATION" & OVL_MSG_NUL;
constant OVL MSG NOT SET
                               : string
                                  := "";
constant OVL_COVER_DEFAULT
                               : ovl_coverage_level
                                  := OVL COVER BASIC;
```

```
: ovl_active_edges
      constant OVL CLOCK EDGE DEFAULT
                                           := OVL_POSEDGE;
     constant OVL RESET POLARITY DEFAULT
                                           : ovl_reset_polarity
                                           := OVL_ACTIVE_LOW;
      constant OVL_GATING_TYPE_DEFAULT
                                         : ovl_gating_type
                                           := OVL GATE CLOCK;
      constant OVL_CTRL_DEFAULTS
                                         : ovl_ctrl_record := (
        -- generate statement controls
        xcheck_ctrl
                                 => OVL_ON,
        implicit_xcheck_ctrl
                                   => OVL ON,
        init msq ctrl
                                   => OVL OFF,
        init_count_ctrl
                                   => OVL OFF,
        assert ctrl
                                   => OVL ON,
        cover_ctrl
                                   => OVL OFF,
        global_reset_ctrl
                                  => OVL_OFF,
        finish_ctrl
                                   => OVL ON,
        gating ctrl
                                   => OVL ON,
        -- user configurable library constants
        max_report_error => 15,
                                  => 15,
        max_report_cover_point
                                   => "100 ns
        runtime_after_fatal
        -- default values for common generics
        severity_level_default => OVL_SEVERITY_DEFAULT,
        property_type_default
                                  => OVL_PROPERTY_DEFAULT,
                                  => OVL_MSG_DEFAULT,
        msg_default
        coverage_level_default
                                 => OVL_COVER_DEFAULT,
        clock edge default
                                 => OVL CLOCK EDGE DEFAULT,
        reset_polarity_default
                                 => OVL_RESET_POLARITY_DEFAULT,
        gating_type_default
                                  => OVL_GATING_TYPE_DEFAULT
    end package std_ovl;
std_ovl_procs.vhd
    -- Accellera Standard V2.0 Open Verification Library (OVL).
    -- Accellera Copyright (c) 2007. All rights reserved.
    -- NOTE: This file not suitable for use with synthesis tools, use
              std_ovl_procs_syn.vhd instead.
    library ieee;
    use ieee.std_logic_1164.all;
    use work.std_ovl.all;
    use std.textio.all;
```

```
package std_ovl_procs is
 ______
 -- Users must only use the ovl_set_msg and ovl_print_init_count_proc
 -- subprograms. All other subprograms are for internal use only.
 ______
 -- ovl_set_msg
 -- This allows the default message string to be set for a
 -- ovl ctrl record.msq default constant.
 function ovl_set_msg (
                        : in string
   constant default
 ) return string;
 ______
 -- ovl_print_init_count_proc
 -- This is used to print a message stating the number of checkers
 -- that have been initialized.
 ______
 procedure ovl_print_init_count_proc (
  constant controls : in ovl_ctrl_record
 -- ovl_error_proc
 ______
 procedure ovl_error_proc (
   constant err_msg
                        : in string;
  constant severity_level : in ovl_sever constant property_type : in ovl_property_type : in string; constant assert_name : in string;
                             ovl_severity_level;
                        : in ovl_property_type;
                        : in string;
   constant msg
                        : in string;
   constant path
  constant path : in string; constant controls : in ovl_ctrl_record; signal fatal_sig : out std_logic; variable error_count : inout natural
 );
 ______
 -- ovl_init_msg_proc
 ______
 procedure ovl_init_msg_proc (
  constant severity_level : in ovl_severity_level;
                        : in ovl_property_type;
  constant path
                    : in string;
: in ovl_ctrl_record
  constant controls
 );
```

```
______
-- ovl_cover_proc
______
procedure ovl_cover_proc (
constant cvr_msg : in string;
constant assert_name : in string;
constant path constant controls
               : in string;
               : in ovl_ctrl_record;
 variable cover_count
              : inout natural
);
______
-- ovl finish proc
______
procedure ovl_finish_proc (
 constant runtime after fatal : in string;
signal fatal_sig : in std_logic
);
_____
-- ovl_2state_is_on
______
function ovl_2state_is_on (
 ) return boolean;
______
-- ovl_xcheck_is_on
______
function ovl_xcheck_is_on (
constant controls : in ovl_ctrl_record;
constant property_type : in ovl_property_type;
constant explicit_x_check : in boolean
) return boolean;
______
-- ovl_get_ctrl_val
______
function ovl get ctrl val (
) return natural;
______
-- ovl get ctrl val
______
function ovl_get_ctrl_val (
  constant instance_val : in string;
  constant default_ctrl_val : in string
) return string;
```

```
-- cover_item_set
function cover_item_set (
 constant level
                      : in ovl_coverage_level;
 constant item
                      : in ovl coverage level
) return boolean;
______
-- ovl_is_x
function ovl is x (
                      : in std_logic
) return boolean;
-- ovl_is_x
function ovl_is_x (
                      : in std_logic_vector
) return boolean;
-- or reduce
function or_reduce (
                      : in std_logic_vector
) return std_logic;
______
-- and reduce
function and_reduce (
                      : in std_logic_vector
) return std_logic;
-- xor_reduce
function xor_reduce (
                      : in std_logic_vector
) return std logic;
function "sll" (
 1
                       : in std_logic_vector;
                       : in integer
) return std_logic_vector;
-- "srl"
______
function "srl" (
                      : in std_logic_vector;
                      : in integer
) return std_logic_vector;
```

```
-- unsigned comparison functions
 -- Note: the width of 1 must be > 0.
 ______
 -- ">"
 ______
 function ">" (
  1
                      : in std_logic_vector;
  r
                      : in
                            natural
 ) return boolean;
 ______
 function "<" (
  1
                      : in std_logic_vector;
                      : in natural
 ) return boolean;
 type err_array is array (ovl_severity_level_natural) of string
                   (1 to 16);
 constant err_typ : err_array := (OVL_FATAL => "
                                       OVL_FATAL",
                        OVL_ERROR => "
                                       OVL_ERROR",
                        OVL_WARNING => "
                                     OVL_WARNING",
                        OVL_INFO => "
                                        OVL_INFO");
end package std ovl procs;
```

```
package body std_ovl_procs is
  ______
 -- Users must only use the ovl_set_msg and ovl_print_init_count_proc
 -- subprograms. All other subprograms are for internal use only.
 ______
 -- ovl_set_msg
 -- This allows the default message string to be set for a
 -- ovl ctrl record.msg default constant.
 function ovl_set_msg (
   constant default
                       : in string
 ) return string is
   variable new_default : ovl_msg_default_type := (others => NUL);
    new default(1 to default'high) := default;
    return new_default;
 end function ovl_set_msg;
  ______
 -- ovl print init count proc
 -- This is used to print a message stating the number of checkers that
 -- have been initialized.
 procedure ovl_print_init_count_proc (
   constant controls : in ovl ctrl record
   variable ln : line;
 begin
   if ((controls.init_msg_ctrl = OVL_ON) and
            (controls.init_count_ctrl = OVL_ON)) then
     writeline(output, ln);
     write(ln, "OVL_METRICS:
      " & integer'image(ovl_init_count) & " OVL assertions initialized");
     writeline(output, ln);
     writeline(output, ln);
 end procedure ovl print init count proc;
  -- ovl_error_proc
  ______
 procedure ovl_error_proc (
                            : in string;
   constant err_msg
   constant err_msg : in string;
constant severity_level : in ovl_severity_level;
constant property_type : in ovl_property_type;
   constant assert_name
                           : in string;
   constant msq
                           : in string;
   signal fatal_sig : in ovl_ctrl_record;
variable error_count : inout nature.
```

```
variable ln : line;
 constant severity_level_ctrl : ovl_severity_level_natural :=
   ovl_get_ctrl_val(severity_level, controls.severity_level_default);
 constant property_type_ctrl : ovl_property_type_natural :=
   ovl_get_ctrl_val(property_type, controls.property_type_default);
 constant msq ctrl
                             : string
   ovl_get_ctrl_val(msg, controls.msg_default);
begin
 error_count := error_count + 1;
  if (error count <= controls.max report error) then
   case (property_type_ctrl) is
     when OVL_ASSERT | OVL_ASSUME | OVL_ASSERT_2STATE
                     OVL_ASSUME_2STATE =>
       write(ln, err_typ(severity_level_ctrl) & " : "
                 & assert_name & " : "
                 & msg_ctrl & " : "
                 & err msq
                 & " : severity " &
                       ovl_severity_level'image(severity_level_ctrl)
                 & " : time " & time'image(now)
                 & " " & path);
       writeline(output, ln);
     when OVL_IGNORE => null;
   end case;
 end if;
 if ((severity_level_ctrl = OVL_FATAL) and
             (controls.finish ctrl = OVL ON)) then
   fatal_sig <= '1';</pre>
 end if;
end procedure ovl_error_proc;
______
-- ovl init msg proc
______
procedure ovl_init_msg_proc (
 constant severity_level : in ovl_severity_level;
constant property_type : in ovl_property_type;
constant assert_name : in string;
                             : in string;
 constant msq
                            : in string;
 constant path
                            : in ovl_ctrl_record
 constant controls
) is
 variable ln : line;
 constant severity_level_ctrl : ovl_severity_level_natural :=
   ovl_get_ctrl_val(severity_level, controls.severity_level_default);
 constant property_type_ctrl : ovl_property_type_natural :=
   ovl_get_ctrl_val(property_type, controls.property_type_default);
 constant msg ctrl
                             : string
   ovl_get_ctrl_val(msg, controls.msg_default);
```

```
begin
 if (controls.init_count_ctrl = OVL_ON) then
   ovl_init_count := ovl_init_count + 1;
 else
   case (property_type_ctrl) is
    when OVL ASSERT | OVL ASSUME | OVL ASSERT 2STATE
                 OVL_ASSUME_2STATE =>
      write(ln, "OVL_NOTE: " & OVL_VERSION & ": "
             & assert_name
              & " initialized @ " & path
              & "Severity: " &
                  ovl severity level'image(severity level ctrl)
              & ", Message: " & msg_ctrl);
      writeline(output, ln);
    when OVL_IGNORE => NULL;
   end case;
 end if;
end procedure ovl init msq proc;
______
-- ovl_cover_proc
______
 procedure ovl_cover_proc (
 constant path constant controls
                    : in ovl_ctrl_record;
: inout natural
 variable cover_count
 variable ln : line;
begin
 cover_count := cover_count + 1;
 if (cover_count <= controls.max_report_cover_point) then
   write(ln, "OVL_COVER_POINT : "
         & assert name & " : "
         & cvr msq & " : "
         & "time " & time'image(now)
         & " " & path);
   writeline(output, ln);
 end if;
end procedure ovl cover proc;
______
-- ovl_finish_proc
                    _____
______
procedure ovl_finish_proc (
 constant runtime_after_fatal : in string;
 signal fatal_sig : in std_logic
) is
 variable ln : line;
 variable runtime after fatal time : time;
```

```
begin
 if (fatal_sig = `1') then
   -- convert string to time
   write(ln, runtime_after_fatal);
   read(ln, runtime_after_fatal_time);
   wait for runtime_after_fatal_time;
   report " OVL : Simulation stopped due to a fatal error : " &
                      assert_name & " : " & "time " &
         time'image(now) & " " & path severity failure;
 end if;
end procedure ovl finish proc;
-- ovl_2state_is_on
______
function ovl_2state_is_on (
 ) return boolean is
 constant property_type_ctrl : ovl_property_type_natural :=
   ovl_get_ctrl_val(property_type, controls.property_type_default);
begin
 return (controls.assert ctrl = OVL ON) and
       (property_type_ctrl /= OVL_IGNORE);
end function ovl_2state_is_on;
______
-- ovl_xcheck_is_on
______
function ovl_xcheck_is_on (
 constant explicit_x_check : in boolean
) return boolean is
 constant property type ctrl : ovl property type natural :=
  ovl_get_ctrl_val(property_type, controls.property_type_default);
begin
 return (controls.assert_ctrl
                               = OVL_ON)
                                                and
                             /= OVL_IGNORE)
      (property_type_ctrl
                                               and
                              /= OVL_ASSERT_2STATE) and
       (property_type_ctrl
                              /= OVL_ASSUME_2STATE) and
       (property type ctrl
       (controls.xcheck_ctrl = OVL ON)
      ((controls.implicit_xcheck_ctrl = OVL_ON) or explicit_x_check);
end function ovl_xcheck_is_on;
```

```
______
-- ovl_get_ctrl_val
______
function ovl_get_ctrl_val (
 ) return natural is
begin
 if (instance_val = OVL_NOT_SET) then
  return default_ctrl_val;
 else
  return instance val;
 end if;
end function ovl_get_ctrl_val;
______
-- ovl_get_ctrl_val
______
function ovl_get_ctrl_val (
 ) return string is
 variable msg_default_width : integer := ovl_msg_default_type'high;
begin
 if (instance_val = OVL_MSG_NOT_SET) then
  -- get width of msg_default value
  for i in 1 to ovl_msg_default_type'high loop
    if (default_ctrl_val(i) = NUL) then
     msg_default_width := i - 1;
     exit;
    end if;
  end loop;
  return default_ctrl_val(1 to msg_default_width);
  return instance val;
 end if;
end function ovl_get_ctrl_val;
______
-- cover_item_set
-- determines if a bit in the level integer is set or not.
function cover_item_set (
 constant level
                     : in ovl_coverage_level;
                     : in ovl_coverage_level
 constant item
) return boolean is
begin
 return ((level mod (item * 2)) >= item);
end function cover_item_set;
```

```
______
-- ovl_is_x
function ovl_is_x (
                    : in std_logic
) return boolean is
 return is_x(s);
end function ovl_is_x;
______
-- ovl is x
function ovl_is_x (
                    : in std_logic_vector
) return boolean is
begin
 return is x(s);
end function ovl is x;
______
-- or_reduce
______
function or reduce (
                    : in std_logic_vector
) return std_logic is
 variable result : std_logic;
begin
 for i in v'range loop
  if i = v' left then
   result := v(i);
  else
   result := result or v(i);
  end if;
  exit when result = '1';
 end loop;
 return result;
end function or_reduce;
______
-- and_reduce
______
function and_reduce (
                    : in std_logic_vector
) return std_logic is
 variable result : std_logic;
 for i in v'range loop
  if i = v' left then
    result := v(i);
  else
    result := result and v(i);
  end if;
  exit when result = '0';
 end loop;
 return result;
end function and_reduce;
```

```
-- xor_reduce
function xor_reduce (
                              : in std_logic_vector
) return std logic is
 variable result : std_logic;
begin
 for i in v'range loop
   if i = v' left then
     result := v(i);
   else
     result := result xor v(i);
    end if;
 end loop;
 return result;
end function xor_reduce;
-- "sll"
function "sll" (
 1
                              : in std_logic_vector;
                               : in
                                    integer
) return std_logic_vector is
 return to_stdlogicvector(to_bitvector(l) sll r);
end function "sll";
-- "srl"
function "srl" (
                              : in std_logic_vector;
 1
                              : in
 r
                                      integer
) return std_logic_vector is
 return to_stdlogicvector(to_bitvector(l) srl r);
end function "srl";
```

```
-- private functions used by "<" and ">" functions
______
______
-- unsigned num bits
______
function unsigned_num_bits (arg: natural) return natural is
 variable nbits: natural;
 variable n: natural;
begin
 n := arg;
 nbits := 1;
 while n > 1 loop
  nbits := nbits+1;
  n := n / 2;
 end loop;
 return nbits;
end unsigned_num_bits;
-- to_unsigned
______
function to unsigned (arg, size: natural) return std logic vector is
 variable result: std_logic_vector(size-1 downto 0);
 variable i_val: natural := arg;
begin
 for i in 0 to result'left loop
   if (i_val mod 2) = 0 then
    result(i) := `0';
   else result(i) := '1';
   end if;
   i_val := i_val/2;
 end loop;
 return result;
end to unsigned;
-- unsigned comparison functions
-- Note: the width of 1 must be > 0.
function ">" (
 1
                        : in std_logic_vector;
                        : in natural
) return boolean is
begin
 if is x(1) then return false; end if;
 if unsigned_num_bits(r) > l'length then return false; end if;
 return not (1 <= to_unsigned(r, l'length));</pre>
end function ">";
```

# **OVL Checker Data Sheets**

Each OVL assertion checker type has a data sheet that provides the specification for checkers of that type. This chapter lists the checker data sheets in alphabetical order by checker type. Data sheets contain the following information:

#### • Syntax

Syntax statement for specifying a checker of the type, with:

- Parameters parameters that configure the checker.
- Ports checker ports.

#### • Description

Description of the functionality and usage of checkers of the type, with:

- Assertion Checks violation types (or messages) with descriptions of failures.
- Cover Points cover messages with descriptions.
- Errors\* possible errors that are not assertion failures.

#### • Notes\*

Notes describing any special features or requirements.

#### See also

List of other similar checker types.


#### • Examples

Examples of directives and checker applications.

<sup>\*</sup> not applicable to all checker types.

# ovl\_always

Ensures that the value of an expression is TRUE.



## **Syntax**

```
ovl_always
```

#### **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

#### **Ports**

clockClock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for *clock*, if *gating\_type* = 'OVL\_GATE\_CLOCK

(the default gating type) or reset (if gating\_type =

'OVL GATE RESET). Ignored if gating type is 'OVL NONE.

test\_expr Expression that should evaluate to TRUE on the rising clock

edge.

fire Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check ['OVL\_FIRE\_WIDTH-1:0]

failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

## **Description**

The ovl\_always assertion checker checks the single-bit expression *test\_expr* at each active edge of *clock*. If *test expr* is not TRUE, an always check violation occurs.

#### **Assertion Checks**

Expression did not evaluate to TRUE. ALWAYS

#### Implicit X/Z Checks

test\_expr contains X Expression value was X or Z. or Z

#### **Cover Points**

none

#### See also


ovl\_always\_on\_edge ovl never ovl\_implication ovl\_proposition

## **Example**

```
ovl_always #(
   'OVL_ERROR,
                                                      // severity_level
   'OVL_ASSERT,
                                                      // property_type
                                                      // msg
   "Error: reg_a < reg_b is not TRUE",
   'OVL COVER NONE,
                                                      // coverage level
   'OVL_POSEDGE,
                                                      // clock_edge
   'OVL_ACTIVE_LOW,
                                                      // reset_polarity
   'OVL_GATE_CLOCK)
                                                      // gating_type
   reg_a_lt_reg_b (
      clock,
                                                      // clock
                                                      // reset
      reset,
      enable,
                                                      // enable
      reg_a < reg_b,
                                                      // test_expr
      fire);
                                                      // fire
Ensures that (reg\_a < reg\_b) is TRUE at each rising edge of clock.
                      clock
                      reset
                reg_a < reg_b
                               ALWAYS Error: reg_a < reg_b is not TRUE
```

# ovl\_always\_on\_edge

Ensures that the value of an expression is TRUE when a sampling event undergoes a specified transition.



## **Syntax**

```
ovl_always_on_edge
```

#### **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
edge_type	Transition type for sampling event: 'OVL_NOEDGE, 'OVL_POSEDGE, 'OVL_NEGEDGE or 'OVL_ANYEDGE. Default: 'OVL_NOEDGE.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

#### **Ports**

clock	Clock event for the assertion.
reset	Synchronous reset signal indicating completed initialization.
enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.
sampling_event	Expression that (along with <i>edge_type</i> ) identifies when to evaluate and test <i>test_expr</i> .
test_expr	Expression that should evaluate to TRUE on the rising clock edge.
<pre>fire ['OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

## **Description**

The ovl\_always\_on\_edge assertion checker checks the single-bit expression *sampling\_event* for a particular type of transition. If the specified transition of the sampling event occurs, the single-bit expression *test\_expr* is evaluated at the active edge of *clock* to verify the expression does not evaluate to FALSE.

The *edge\_type* parameter determines which type of transition of *sampling\_event* initiates the check:

- 'OVL\_POSEDGE performs the check if *sampling\_event* transitions from FALSE to TRUE.
- 'OVL\_NEGEDGE performs the check if *sampling\_event* transitions from TRUE to FALSE.
- 'OVL\_ANYEDGE performs the check if *sampling\_event* transitions from TRUE to FALSE or from FALSE to TRUE.
- 'OVL\_NOEDGE always initiates the check. This is the default value of *edge\_type*. In this case, *sampling\_event* is never sampled and the checker has the same functionality as ovl\_always.

The checker is a variant of ovl\_always, with the added capability of qualifying the assertion with a sampling event transition. This checker is useful when events are identified by their transition in addition to their logical state.

#### **Assertion Checks**

Expression evaluated to FALSE when the sampling event transitioned as specified by *edge\_type*.

#### Implicit X/Z Checks

```
\begin{array}{ll} \text{test\_expr contains } X & \text{Expression value was } X \text{ or } Z. \\ \text{or } Z & \\ \text{sampling\_event} & \text{Sampling event value was } X \text{ or } Z. \\ \text{contains } X \text{ or } Z & \\ \end{array}
```

#### **Cover Points**

none


#### See also

```
ovl_alwaysovl_neverovl_implicationovl_proposition
```

## **Examples**

```
ovl_always_on_edge #(
   'OVL_ERROR,
                                                   // severity_level
   'OVL_POSEDGE,
                                                   // edge_type
   'OVL ASSERT,
                                                   // property_type
   "Error: new req when FSM not ready",
                                                   // msg
   'OVL_COVER_NONE,
                                                   // coverage_level
   'OVL_POSEDGE,
                                                   // clock_edge
   'OVL_ACTIVE_LOW,
                                                   // reset_polarity
   'OVL_GATE_CLOCK )
                                                   // gating_type
   request_when_FSM_idle (
                                                   // clock
      clock,
                                                   // reset
      reset,
      enable,
                                                   // enable
                                                   // sampling_event
      req,
      state == 'IDLE,
                                                   // test expr
      fire_request_when_FSM_idle);
                                                   // fire
```


Ensures that (*state* == 'IDLE) is TRUE at each rising edge of *clock* when *req* transitions from FALSE to TRUE.



ALWAYS\_ON\_EDGE Error: new req when FSM not ready

```
ovl_always_on_edge #(
   'OVL_ERROR,
                                                   // severity_level
   'OVL_ANYEDGE,
                                                   // edge_type
                                                   // property_type
   'OVL_ASSERT,
                                                  // msg
   "Error: req transition when FSM not idle",
   'OVL_COVER_NONE,
                                                  // coverage_level
   'OVL_POSEDGE,
                                                  // clock_edge
   'OVL_ACTIVE_LOW,
                                                   // reset_polarity
   'OVL_GATE_CLOCK )
                                                   // gating_type
   req_transition_when_FSM_idle (
      clock,
                                                   // clock
                                                   // reset
      reset,
                                                   // enable
      enable,
                                                   // sampling_event
      req,
      state == 'IDLE,
                                                   // test expr
      fire_req_transition_when_FSM_idle);
                                                  // fire
```


Ensures that (*state* == '*IDLE*) is TRUE at each rising edge of *clock* when *req* transitions from TRUE to FALSE or from FALSE to TRUE.



ALWAYS\_ON\_EDGE Error: req transition when FSM not idle

```
ovl_always_on_edge #(
   'OVL_ERROR,
                                                   // severity_level
   'OVL NOEDGE,
                                                   // edge_type
   'OVL ASSERT,
                                                   // property_type
   "Error: req when FSM not idle",
                                                   // msg
                                                   // coverage_level
   'OVL_COVER_NONE,
   'OVL_POSEDGE,
                                                   // clock_edge
   'OVL_ACTIVE_LOW,
                                                   // reset_polarity
   'OVL_GATE_CLOCK )
                                                   // gating_type
   req when FSM idle (
      clock,
                                                   // clock
      reset,
                                                   // reset
      enable,
                                                   // enable
      1'b0,
                                                   // sampling event
      !req || (state == 'IDLE),
                                                   // test_expr
      fire_req_when_FSM_idle);
                                                   // fire
```


Ensures that  $(!req \parallel (state == `IDLE))$  is TRUE at each rising edge of clock.



ALWAYS\_ON\_EDGE Error: req when FSM not idle

# ovl\_arbiter

Ensures that a resource arbiter provides grants to corresponding requests according to a specified arbitration scheme and within a specified time window.



Class: event-bounded assertion

## **Syntax**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of reqs and gnts ports (number of channels). Default: 2.
priority_width	Number of bits to encode a priority value in priorities. Default: 1.
min_cks	Minimum number of clock cycles after a request that its grant can be issued. If <i>min_cks</i> is 0, a grant can be issued in the same cycle the request is made. Default: 1
max_cks	Maximum number of clock cycles after a request that its grant can be issued. A value of 0 indicates no upper bound for grants. Default: 0.
arbitration_rule	Arbitration scheme used by the arbiter. This parameter turns on the corresponding check for the arbitration scheme.  arbitration_rule = 0 (Default) no scheme  arbitration_rule = 1 fair (round robin)  arbitration_rule = 2 FIFO  arbitration_rule = 3 least-recently used

priority\_check Whether or not to perform priority checks.

priority\_check = 0 (Default)
Turns off the priority check.

priority\_check = 1

Turns on the priority check. The *min\_cks* parameter must be 0

or 1.

single\_gnt\_check Whether or not to perform grant\_one checks.

 $single\_gnt\_check = 0$ 

Turns off the grant\_one check.

single\_gnt\_check = 1 (Default)

Turns on the grant\_one check.

property\_type Property type. Default: 'OVL\_PROPERTY\_DEFAULT

('OVL\_ASSERT).

msg Error message printed when assertion fails. Default:

'OVL MSG DEFAULT ("VIOLATION").

coverage\_level Coverage level. Default: 'OVL\_COVER\_DEFAULT

('OVL\_BASIC).

clock\_edge Active edge of the clock input. Default:

'OVL\_CLOCK\_EDGE\_DEFAULT ('OVL\_POSEDGE).

reset\_polarity Polarity (active level) of the reset input. Default:

'OVL RESET POLARITY DEFAULT

('OVL\_ACTIVE\_LOW).

gating\_type Gating behavior of the checker when *enable* is FALSE. Default:

'OVL GATING TYPE DEFAULT ('OVL GATE CLOCK).

#### **Ports**

*clock* Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for *clock*, if *gating\_type* = 'OVL\_GATE\_CLOCK

(the default gating type) or reset (if gating\_type =

'OVL\_GATE\_RESET). Ignored if *gating\_type* is 'OVL\_NONE.

reqs[width-1:0] Concatenation of request signals to the arbiter. Each bit in the

vector is a request from the corresponding channel.

gnts[width-1:0] Concatenation of grant signals from the arbiter. Each bit in the

vector is a grant to the corresponding channel.

<pre>priorities [priority_width*width -1:0]</pre>	Concatenation of non-negative integer values corresponding to the request priorities of the corresponding <i>req</i> channels (0 is the lowest priority). If the priority check is on, <i>priorities</i> must not change while any channel is waiting for a grant (otherwise certain checks might produce incorrect results). If the priority check is off, this port is ignored (however, the port must be configured with the specified width).
<pre>fire ['OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

### **Description**

The ovl\_arbiter checker ensures an arbiter follows a specified arbitration process. The checker checks *reqs* and *gnts* at each active edge of *clock*. These are two bit vectors representing respectively requests from the channels and grants from the arbiter. Both vectors have the same size (width), which is the same as the number of channels.

A request from a channel is signaled by asserting its corresponding *reqs* bit, which should be followed (according to the configured arbitration rules) by a responding assertion of the same bit in *gnts*. If a request deasserts before the arbiter issues the corresponding grant, all checks for that request are cancelled. If a request remains asserted in the cycle its grant is issued, a new request is assumed.

The ovl\_arbiter checker checks the following rules:

- A grant should not be issued to a channel without a request.
- A grant asserts for one cycle (unless the grant is for consecutive requests).
- A grant should be issued in the time window specified by [min\_cks:max\_cks] after its request.

The ovl\_arbiter checker can be configured to check that at most one grant is issued each cycle (i.e., a single grant at a time).

The ovl\_arbiter checker also can be configured to check a specific arbitration scheme by turning the priority check on or off and selecting a value for *arbitration\_rule*. The combination of the two selections determines the expected arbitration scheme.

• Primary rule.

If the priority check is on, priority arbitration is the primary rule. When a request is made, the values in *priorities* are the priorities of the corresponding channels in ascending priority order (a value of 0 is the lowest priority). If multiple requests are pending, the grant should be issued to the channel with the highest priority. If more than one channel has the highest priority, the grant is made according to the secondary rule (applied to the channels with that priority).

If the priority check is off, only the secondary rule is used to arbitrate the grant.

• Secondary rule.

The secondary rule is determined by the *arbitration\_rule* parameter. This rule applies to the channels with the highest priority if the priority check is on and to all channels if the priority check is off. If *arbitration\_rule* is 0, no secondary rule is assumed (if the priority check is on and multiple channels have the highest priority, any of them can receive the grant). If the priority check is off, no arbitration scheme checks are performed.

If *arbitration\_rule* is not 0, the secondary rule is one of the following:

• Fairness or round-robin rule (*arbitration\_rule* is 1).

Grant is not issued to a (high-priority) channel that has received a grant while another channel's request is pending.

• First-in first-out (FIFO) rule (*arbitration\_rule* is 2).

Grant is issued to a (high-priority) channel with the longest pending request.

• Least-recently used (LRU) rule (arbitration\_rule is 3).

Grant is issued to a (high-priority) channel whose previous grant was issued the longest time before the current cycle.

#### **Assertion Checks**

GNT_ONLY_IF_REQ	Grant was issued without a request.  Gnt bit was TRUE, but the corresponding req bit was not TRUE or transitioning from TRUE.
ONE_CYCLE_GNT	Grant was asserted for longer than 1 cycle. Grant was TRUE for 2 cycles in response to only one request.
GNT_IN_WINDOW	Grant was not issued within the specified time window.  Grant was issued before min_cks cycles or no grant was issued by max_cks cycles.
HIGHEST_PRIORITY	<pre>Grant was issued for a request other than the highest priority request.     priority_check = 1     Grant was issued, but another pending request had higher     priority than all the requests that received grants.</pre>
FAIRNESS	Two grants were issued to the same channel while another channel's request was pending.  arbitration_rule = 1  Two grants were issued to a channel while a request from another channel was pending (violating the fairness rule).

Grant was issued for a request that was not the FIFO

longest pending request. arbitration rule = 2

> Grant was issued, but one or more other (high priority) requests were pending longer than the granted request

(violating the FIFO rule).

LRU Grant was issued to a channel that was more-recently

used than another channel with a pending request.

arbitration\_rule = 3

Grant was issued, but another channel with a pending (high priority) request received its previous grant before the granted channel received its previous grant (violating the fairness

rule).

Multiple grants were issued in the same clock cycle. SINGLE\_GRANT

 $single\_gnt\_check = 1$ 

More than one *gnts* bit was TRUE in the same clock cycle.

### Implicit X/Z Checks

regs contains X or Z Requests contained X or Z bits.

grants contains X or Z Grants contained X or Z bits.

Priorities contained X or Z bits. priorities contains X

or Z

#### **Cover Points**

BASIC — Number of granted requests for each channel. cover\_req\_granted

BASIC — Number of aborted requests for each channel. cover\_req\_aborted

CORNER — Number of times grant was issued *min\_cks* cycles cover\_req\_granted\_at\_ min cks

after its request was asserted.

cover\_req\_granted\_at\_

max cks

CORNER — Number of times grant was issued *max\_cks* cycles

after its request was asserted.

time\_to\_grant STATISTIC — Reports the number of requests granted at each

cycle in the time window.


concurrent\_requests STATISTIC — Reports for each channel, the number of times

each other channel had requests concurrent with that channel.

### See also

# ovl\_bits

Ensures that the number of asserted (or deasserted) bits of the value of an expression is within a specified range.



## **Syntax**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the <i>test_expr</i> argument. Default: 1.
asserted	Whether to count asserted or deasserted bits.  asserted = 0 Counts FALSE (deasserted) bits.  asserted = 1 (Default) Counts TRUE (asserted) bits.
min	Whether or not to perform min checks. Default: 1.  min = 0  Turns off the min check.  min ≥ 1  Minimum number of bits in test_expr that should be asserted (or deasserted).
max	Whether or not to perform max checks. Default: 1. $max = 0$ Turns off the max check. $max \ge 1$ Maximum number of bits in $test\_expr$ that should be asserted (or deasserted). $Max$ must be $\ge min$ .
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).

msg Error message printed when assertion fails. Default:

'OVL\_MSG\_DEFAULT ("VIOLATION").

coverage\_level Coverage level. Default: 'OVL COVER DEFAULT

('OVL\_BASIC).

clock\_edge Active edge of the clock input. Default:

'OVL\_CLOCK\_EDGE\_DEFAULT ('OVL\_POSEDGE).

reset\_polarity Polarity (active level) of the reset input. Default:

'OVL\_RESET\_POLARITY\_DEFAULT

('OVL ACTIVE LOW).

gating\_type Gating behavior of the checker when enable is FALSE. Default:

'OVL\_GATING\_TYPE\_DEFAULT ('OVL\_GATE\_CLOCK).

#### **Ports**

clock Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for *clock*, if *gating type* = 'OVL GATE CLOCK

(the default gating type) or reset (if gating type =

'OVL GATE RESET). Ignored if gating type is 'OVL NONE.

test\_expr[width-1:0] Variable or expression to check.

fire Fire output. Assertion failure when fire[0] is TRUE. X/Z check

failure when fire[1] is TRUE. Cover event when fire[2] is TRUE.

## **Description**

The ovl\_bits checker checks the multiple-bit expression  $test\_expr$  at each active edge of clock and counts the number of TRUE bits (if asserted is 1) or FALSE bits (if asserted is 0). If the count is < min a min violation occurs and if the count is > max, a max violation occurs.

#### **Assertion Checks**

MIN Fewer than 'min' bits were asserted.

min > 0 and asserted = 1

The number of TRUE bits in the value of *test\_expr* was less

than the minimum specified by *min*.

Fewer than 'min' bits were deasserted.

min > 0 and asserted = 0

The number of FALSE bits in the value of *test\_expr* was less

than the minimum specified by *min*.

More than 'max' bits were asserted. max > 0 and asserted = 1MAX

The number of TRUE bits in the value of *test\_expr* was more than the maximum specified by max.

More than 'max' bits were deasserted.

max > 0 and asserted = 0

The number of FALSE bits in the value of test expr was more than the maximum specified by max.

### Implicit X/Z Checks

test\_expr contains X or Z

Expression contained X or Z bits.

### **Cover Points**

cover\_values\_checked SANITY — Number of cycles *test\_expr* changed value.

cover\_bits\_within\_ BASIC — Number of cycles the number of counted test expr

limit bits was in range.

cover\_bits\_at\_min CORNER — Number of cycles the number of counted test\_expr

bits was min.

CORNER — Number of cycles the number of counted *test\_expr* cover\_bits\_at\_max

bits was max.


### See also

ovl mutex ovl\_one\_cold ovl\_one\_hot

### **Examples**


```
ovl_bits #(
   'OVL_ERROR,
                                                   // severity_level
   4,
                                                   // width
   1,
                                                   // asserted
   1,
                                                   // min
                                                   // max
   'OVL_ASSERT,
                                                   // property_type
   "Error: ID select bits out of range.",
                                                   // msg
                                                   // coverage_level
   'OVL_COVER_NONE,
   'OVL_POSEDGE,
                                                   // clock_edge
                                                   // reset_polarity
   'OVL_ACTIVE_LOW,
   `OVL_GATE_CLOCK )
                                                   // gating_type
   ovl_id_sel_bits_in_range (
      clk,
                                                   // clock
      reset_n,
                                                   // reset
                                                   // enable
      id_ok,
                                                   // test_expr
      id_sel,
      fire_id_sel_bits);
                                                   // fire
```

Ensures id\_sel has exactly 1 or 2 TRUE bits each clk cycle id\_ok is TRUE.



# ovl\_change

Ensures that the value of an expression changes within a specified number of cycles after a start event initiates checking.



## **Syntax**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the <i>test_expr</i> argument. Default: 1.
num_cks	Number of cycles to check for a change in the value of <i>test_expr</i> . Default: 1.
action_on_new_start	Method for handling a new start event that occurs before <i>test_expr</i> changes value or <i>num_cks</i> clock cycles transpire without a change. Values are: 'OVL_IGNORE_NEW_START, 'OVL_RESET_ON_NEW_START and 'OVL_ERROR_ON_NEW_START. Default: 'OVL_IGNORE_NEW_START.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).

Polarity (active level) of the *reset* input. Default: reset\_polarity

'OVL\_RESET\_POLARITY\_DEFAULT

('OVL ACTIVE LOW).

gating\_type Gating behavior of the checker when *enable* is FALSE. Default:

'OVL GATING TYPE DEFAULT ('OVL GATE CLOCK).

#### **Ports**

Clock event for the assertion. clock

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for *clock*, if *gating\_type* = 'OVL\_GATE\_CLOCK

(the default gating type) or reset (if gating\_type =

'OVL\_GATE\_RESET). Ignored if *gating\_type* is 'OVL\_NONE.

Expression that (along with action\_on\_new\_start) identifies start\_event

when to start checking test\_expr.

test\_expr[width-1:0] Expression that should change value within *num\_cks* cycles from

the start event unless the check is interrupted by a valid new start

event.

fire Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check ['OVL\_FIRE\_WIDTH-1:0]

failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

### **Description**

The ovl\_change assertion checker checks the expression *start\_event* at each active edge of *clock* to determine if it should check for a change in the value of test\_expr. If start\_event is sampled TRUE, the checker evaluates test expr and re-evaluates test expr at each of the subsequent num\_cks active edges of clock. If the value of test\_expr has not changed from its start value by the last of the *num cks* cycles, the assertion fails.

The method used to determine how to handle a new start event, when the checker is in the state of checking for a change in *test\_expr*, is controlled by the *action\_on\_new\_start* parameter. The checker has the following actions:

'OVL\_IGNORE\_NEW\_START

The checker does not sample *start\_event* for the next *num\_cks* cycles after a start event (even if *test\_expr* changed).

'OVL RESET ON NEW START

The checker samples *start\_event* every cycle. If a check is pending and the value of start event is TRUE, the checker terminates the pending check (no violation occurs even if the current cycle is *num\_cks* cycles after the start event and *test\_expr* has not changed) and initiates a new check with the current value of test expr.

### • 'OVL\_ERROR\_ON\_NEW\_START

The checker samples *start\_event* every cycle. If a check is pending and the value of *start\_event* is TRUE, the assertion fails with an illegal start event violation. In this case, the checker does not initiate a new check and does not terminate a pending check.

The checker is useful for ensuring proper changes in structures after various events, such as verifying synchronization circuits respond after initial stimuli. For example, it can be used to check the protocol that an "acknowledge" occurs within a certain number of cycles after a "request". It also can be used to check that a finite-state machine changes state after an initial stimulus.

### **Assertion Checks**

CHANGE The test expr expression did not change value for num cks

cycles after start\_event was sampled TRUE.

illegal start event The action\_on\_new\_start parameter is set to

'OVL\_ERROR\_ON\_NEW\_START and *start\_event* expression evaluated to TRUE while the checker was in the state of checking

for a change in the value of test expr.

### Implicit X/Z Checks

 $\begin{array}{ll} \text{test\_expr contains X} & \text{Expression value contained X or Z bits.} \\ \text{or z} \end{array}$ 

start\_event contains X Start event value was X or Z.

or Z

#### **Cover Points**

cover\_window\_open BASIC — A change check was initiated.

cover\_window\_close BASIC — A change check lasted the full *num cks* cycles. If no

assertion failure occurred, the value of test\_expr changed in the

last cycle.

'OVL\_RESET\_ON\_NEW\_START, and start\_event was

sampled TRUE while the checker was monitoring test expr, but

it had not changed value.

### See also


ovl\_time ovl\_win\_unchange ovl window

ovl\_win\_change


### **Examples**


```
ovl_change #(
   'OVL_ERROR,
                                                    // severity_level
                                                    // width
   1,
   3,
                                                    // num cks
   'OVL IGNORE NEW START,
                                                    // action on new start
   'OVL_ASSERT,
                                                    // property_type
   "Error: invalid synchronization",
                                                    // msg
   'OVL_COVER_DEFAULT,
                                                    // coverage_level
   'OVL_POSEDGE,
                                                    // clock_edge
// reset_polarity
   'OVL_ACTIVE_LOW,
   'OVL_GATE_CLOCK)
                                                    // gating_type
   valid_sync_out (
      clock,
                                                    // clock
      reset,
                                                    // reset
      enable,
                                                    // enable
      sync == 1,
                                                    // start_event
      out,
                                                    // test_expr
                                                    // fire
      fire_valid_sync_out);
```

Ensures that *out* changes within 3 cycles after *sync* asserts. New starts are ignored.




```
ovl_change #(
   'OVL_ERROR,
                                                        // severity_level
                                                       // width
// num_cks
// action_on_new_start
// property_type
   1,
   3,
   'OVL_RESET_ON_NEW_START,
   'OVL_ASSERT,
                                                        // msg
   "Error: invalid synchronization",
   'OVL COVER DEFAULT,
                                                        // coverage level
   'OVL_POSEDGE,
                                                        // clock_edge
   'OVL_ACTIVE_LOW,
                                                        // reset_polarity
   'OVL_GATE_CLOCK )
                                                        // gating_type
   valid_sync_out (
                                                        // clock
// reset
       clock,
       reset,
                                                        // enable
       enable,
      sync == 1,
                                                        // start_event
                                                        // test_expr
       out,
                                                        // fire
       fire valid sync out);
```






```
ovl_change #(
   'OVL_ERROR,
                                                   // severity_level
   1,
                                                   // width
                                                   // num cks
   'OVL_ERROR_ON_NEW_START,
                                                   // action_on_new_start
   'OVL_ASSERT,
                                                   // property_type
   "Error: invalid synchronization",
                                                   // msg
                                                   // coverage_level
   'OVL_COVER_DEFAULT,
   'OVL POSEDGE,
                                                   // clock_edge
   'OVL_ACTIVE_LOW,
                                                   // reset_polarity
   'OVL_GATE_CLOCK )
                                                   // gating_type
   valid_sync_out (
      clock,
                                                   // clock
      reset,
                                                   // reset
      enable,
                                                   // enable
      sync == 1,
                                                   // start_event
      out,
                                                   // test_expr
      fire_valid_sync_out );
                                                   // fire
```

Ensures that *out* changes within 3 cycles after *sync* asserts. A new start reports an *illegal start event* violation (without initiating a new check) but any pending check is retained (even on the last check cycle).



# ovl\_code\_distance

Ensures that when an expression changes value, the number of bits in the new value that are different from the bits in the value of a second expression is within a specified range.



## **Syntax**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of test_expr and test_expr2. Default: 1.
min	Minimum code distance. Default: 1.
max	Maximum code distance. Default: 1.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

#### **Ports**

clock	Clock event for the assertion.
reset	Synchronous reset signal indicating completed initialization.
enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.
test_expr1[width-1:0]	Variable or expression to check when its value changes.
test_expr2[width-1:0]	Variable or expression from which the code distance from <i>test_expr1</i> is calculated.
<pre>fire [ 'OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

## **Description**

The ovl\_code\_distance assertion checker checks the expression  $test\_expr1$  at each active edge of clock to determine if  $test\_expr$  has changed value. If so, the checker evaluates a second expression  $test\_expr2$  and calculates the absolute value of the difference between the two values (called the  $code\ distance$ ). If the code distance is  $< min\ or > max$ , the assertion fails and a code\_distance violation occurs.

### **Assertion Checks**

CODE_DISTANCE	Code distance was not within specified limits.
	Code distance from test_expr1 to test_expr2 is less than min
	or greater than max.

### **Implicit X/Z Checks**

test_exprl contains X or Z	Expression contained X or Z bits.
test_expr2 contains X or Z	Second expression contained X or Z bits.

### **Cover Points**

<pre>cover_test_expr_ changes</pre>	SANITY — Number of cycles <i>test_expr1</i> changed value.
<pre>cover_code_distance_ within_limit</pre>	BASIC — Number of cycles <i>test_expr1</i> changed to a value whose code distance from <i>test_expr2</i> was in the range from <i>min</i> to <i>max</i> .
observed_code_ distance	BASIC — Reports the code distances that occurred at least once.

cover\_code\_distance\_
at\_min


CORNER — Number of cycles *test\_expr1* changed to a value whose code distance from *test\_expr2* was *min*.

cover\_code\_distance\_
at\_max

CORNER — Number of cycles *test\_expr1* changed to a value whose code distance from *test\_expr2* was *max*.

# ovl\_cycle\_sequence

Ensures that if a specified necessary condition occurs, it is followed by a specified sequence of events.



## **Syntax**

#### ovl\_cycle\_sequence

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
num_cks	Width of the <i>event_sequence</i> argument. This parameter must not be less than 2. Default: 2.
necessary_condition	Method for determining the necessary condition that initiates the sequence check and whether or not to pipeline checking. Values are: 'OVL_TRIGGER_ON_MOST_PIPE (default), 'OVL_TRIGGER_ON_FIRST_PIPE and 'OVL_TRIGGER_ON_FIRST_NOPIPE.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).

gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default:
	'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

#### **Ports**

clock	Clock event for the assertion.
reset	Synchronous reset signal indicating completed initialization.
enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.
<pre>event_sequence [num_cks-1:0]</pre>	Expression that is a concatenation where each bit represents an event.
<pre>fire [ `OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

### **Description**

The ovl\_cycle\_sequence assertion checker checks the expression *event\_sequence* at the active edge of *clock* to identify whether or not the bits in *event\_sequence* assert sequentially on successive active edges of *clock*. For example, the following series of 4-bit values (where *b* is any bit value) is a valid sequence:

```
1bbb -> b1bb -> bb1b -> bbb1
```

This series corresponds to the following series of events on successive active edges of *clock*:

```
cycle 1    event_sequence[3] == 1
cycle 2    event_sequence[2] == 1
cycle 3    event_sequence[1] == 1
cycle 4    event_sequence[0] == 1
```

The checker also has the ability to pipeline its analysis. Here, one or more new sequences can be initiated and recognized while a sequence is in progress. For example, the following series of 4-bit values (where *b* is any bit value) constitutes two overlapping valid sequences:

```
1bbb -> b1bb -> 1b1b -> b1b1 -> bb1b -> bbb1
```

This series corresponds to the following sequences of events on successive active edges of *clock*:

When the checker determines that a specified necessary condition has occurred, it subsequently verifies that a specified event or event sequence occurs and if not, the assertion fails.

The method used to determine what constitutes the necessary condition and the resulting trigger event or event sequence is controlled by the *necessary\_condition* parameter. The checker has the following actions:

### • 'OVL\_TRIGGER\_ON\_MOST\_PIPE

The necessary condition is that the bits:

```
event_sequence [num_cks -1], . . . ,event_sequence [1]
```

are sampled equal to 1 sequentially on successive active edges of *clock*. When this condition occurs, the checker verifies that the value of *event\_sequence*[0] is 1 at the next active edge of *clock*. If not, the assertion fails.

The checking is pipelined, which means that if <code>event\_sequence[num\_cks-1]</code> is sampled equal to 1 while a sequence (including <code>event\_sequence[0]</code>) is in progress and subsequently the necessary condition is satisfied, the check of <code>event\_sequence[0]</code> is performed.

#### 'OVL TRIGGER ON FIRST PIPE

The necessary condition is that the *event\_sequence* [num\_cks -1] bit is sampled equal to 1 on an active edge of *clock*. When this condition occurs, the checker verifies that the bits:

```
event_sequence [num_cks -2], . . . ,event_sequence [0]
```

are sampled equal to 1 sequentially on successive active edges of *clock*. If not, the assertion fails and the checker cancels the current check of subsequent events in the sequence.

The checking is pipelined, which means that if *event\_sequence*[num\_cks -1] is sampled equal to 1 while a check is in progress, an additional check is initiated.

### • 'OVL\_TRIGGER\_ON\_FIRST\_NOPIPE

The necessary condition is that the *event\_sequence* [num\_cks -1] bit is sampled equal to 1 on an active edge of *clock*. When this condition occurs, the checker verifies that the bits:

```
event_sequence [num_cks -2], . . . ,event_sequence [0]
```

are sampled equal to 1 sequentially on successive active edges of *clock*. If not, the assertion fails and the checker cancels the current check of subsequent events in the sequence.

The checking is not pipelined, which means that if *event\_sequence*[num\_cks -1] is sampled equal to 1 while a check is in progress, it is ignored, even if the check is verifying the last bit of the sequence (*event\_sequence* [0]).

### **Assertion Checks**

CYCLE_SEQUENCE	The necessary condition occurred, but it was not followed by the event or event sequence.
illegal num_cks parameter	The <i>num_cks</i> parameter is less than 2.

### Implicit X/Z Checks

First event in the sequence contains X or Z	Value of the first event in the sequence was X or Z.
Subsequent events in the sequence contain X or Z	Value of a subsequent event in the sequence was X or Z.
First num_cks-1 events in the sequence contain X or Z	Values of the events in the sequence (except the last event) were X or Z.
Last event in the sequence contains X or Z	Value of the last event in the sequence was X or Z.

#### **Cover Points**

cover\_sequence\_trigger BASIC — The trigger sequence occurred.

## See also


ovl\_change ovl\_unchange

### **Examples**

```
ovl_cycle_sequence #(
   'OVL_ERROR,
                                                   // severity_level
                                                   // num_cks
                                                  // necessary_condition
   'OVL_TRIGGER_ON_MOST_PIPE,
   'OVL_ASSERT,
                                                  // property_type
                                                  // msq
   "Error: invalid WR sequence",
   'OVL_COVER_DEFAULT,
                                                  // coverage_level
   'OVL_POSEDGE,
                                                  // clock_edge
   'OVL_ACTIVE_LOW,
                                                  // reset_polarity
   'OVL_GATE_CLOCK )
                                                  // gating_type
   valid_write_sequence (
      clock,
                                                   // clock
                                                   // reset
      reset,
      enable,
                                                   // enable
      \{ r_{opcode} == WR,
                                                   // event_sequence
      r_opcode == 'WAIT,
      (r_opcode == 'WR)
      (r_opcode == 'DONE) } ,
      fire_valid_write_sequence );
                                                  // fire
```


Ensures that a 'WR, 'WAIT sequence in consecutive cycles is followed by a 'DONE or 'WR.

The sequence checking is pipelined.




```
ovl_cycle_sequence #(
   'OVL_ERROR,
                                                  // severity_level
   3,
                                                  // num_cks
   'OVL TRIGGER ON FIRST PIPE,
                                                  // necessary_condition
   'OVL ASSERT,
                                                  // property_type
                                                  // msg
   "Error: invalid WR sequence",
                                                  // coverage level
   'OVL COVER DEFAULT,
   'OVL_POSEDGE,
                                                  // clock_edge
   'OVL_ACTIVE_LOW,
                                                  // reset_polarity
   'OVL GATE CLOCK )
                                                  // gating_type
   valid_write_sequence (
                                                  // clock
      clock,
      reset,
                                                  // reset
                                                  // enable
      enable,
      { r opcode == 'WR,
                                                  // event sequence
      (r_opcode == 'WAIT) ||
      (r_opcode == 'WR),
      (r_opcode == 'WAIT) ||
      (r_opcode == 'DONE)},
      fire_valid_write_sequence );
                                                  // fire
```

Ensures that a 'WR is followed by a 'WAIT or another 'WR, which is then followed by a 'WAIT or a 'DONE (in consecutive cycles). The sequence checking is pipelined: a new 'WR during a sequence check initiates an additional check.




```
ovl_cycle_sequence #(
   'OVL_ERROR,
                                                   // severity_level
   3,
                                                   // num cks
                                                   // necessary_condition
   'OVL_TRIGGER_ON_FIRST_NOPIPE,
   'OVL ASSERT,
                                                     property_type
   "Error: invalid WR sequence",
                                                   // msg
   'OVL_COVER_DEFAULT,
                                                     coverage_level
   'OVL POSEDGE,
                                                   // clock edge
                                                   // reset_polarity
   'OVL_ACTIVE_LOW,
   'OVL_GATE_CLOCK)
                                                   // gating_type
   valid_write_sequence (
      clock,
                                                   // clock
      reset,
                                                   // reset
      enable,
                                                   // enable
                                                   // event_sequence
      { r_opcode == 'WR,
      (r_opcode == 'WAIT) ||
      (r_opcode == 'WR),
      (r_opcode == 'DONE)},
      fire_valid_write_sequence );
                                                  // fire
```

Ensures that a 'WR is followed by a 'WAIT or another 'WR, which is then followed by a 'DONE (in consecutive cycles). The sequence checking is not pipelined: a new 'WR during a sequence check does not initiate an additional check.



# ovl\_decrement

Ensures that the value of an expression changes only by the specified decrement value.



## **Syntax**

#### ovl\_decrement

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the <i>test_expr</i> argument. Default: 1.
value	Decrement value for test_expr. Default: 1.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

#### **Ports**

clock	Clock event for the assertion.
reset	Synchronous reset signal indicating completed initialization.
enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.
test_expr[width-1:0]	Expression that should decrement by <i>value</i> whenever its value changes from the active edge of <i>clock</i> to the next active edge of clock.
<pre>fire ['OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

## **Description**

The ovl\_decrement assertion checker checks the expression *test\_expr* at each active edge of *clock* to determine if its value has changed from its value at the previous active edge of *clock*. If so, the checker verifies that the new value equals the previous value decremented by *value*. The checker allows the value of *test\_expr* to wrap, if the total change equals the decrement *value*. For example, if width is 5 and value is 4, then the following change in *test\_expr* is valid:

```
5'b00010 -> 5'b11110
```

The checker is useful for ensuring proper changes in structures such as counters and finite-state machines. For example, the checker is useful for circular queue structures with address counters that can wrap. Do not use this checker for variables or expressions that can increment. Instead consider using the ovl\_delta checker.

#### **Assertion Checks**

DECREMENT	Expression evaluated to a value that is not its previous value
	decremented by value.

### Implicit X/Z Checks

```
test_expr contains X Expression value contained X or Z bits. or Z
```

#### **Cover Points**

```
cover_test_expr_change BASIC — Expression changed value.
```

### **Notes**

1. The assertion check compares the current value of *test\_expr* with its previous value. Therefore, checking does not start until the second rising clock edge of *clock* after *reset* deasserts.


### See also

```
ovl_delta ovl_no_underflow ovl increment
```

## **Example**


```
ovl_decrement #(
                                                   // severity level
   'OVL ERROR,
   4,
                                                   // width
   1,
                                                   // value
   'OVL_ASSERT,
                                                   // property_type
   "Error: invalid binary decrement",
                                                   // msg
                                                   // coverage_level
   'OVL COVER DEFAULT,
                                                   // clock_edge
   'OVL_POSEDGE,
                                                   // reset_polarity
   'OVL_ACTIVE_LOW,
   'OVL GATE CLOCK)
                                                   // gating_type
   valid_count (
      clock,
                                                   // clock
                                                   // reset
      reset,
      enable,
                                                   // enable
      count,
                                                   // test_expr
      fire_valid_count );
                                                   // fire
```

Ensures that the programmable counter's *count* variable only decrements by 1. If *count* wraps, the assertion fails, because the change is not a binary decrement.



# ovl\_delta

Ensures that the value of an expression changes only by a value in the specified range.



### **Syntax**

Severity of the failure Default: 'OVI SEVERITY DEFAULT

#### **Parameters**

severity level

severity_level	('OVL_ERROR).
width	Width of the <i>test_expr</i> argument. Default: 1.
min	Minimum delta value allowed for test_expr. Default: 1.
max	Maximum delta value allowed for test_expr. Default: 1.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

#### **Ports**

clock	Clock event for the assertion.
reset	Synchronous reset signal indicating completed initialization.
enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.
test_expr[width-1:0]	Expression that should only change by a delta value in the range min to max.
<pre>fire [ `OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

## **Description**

The ovl\_delta assertion checker checks the expression *test\_expr* at each active edge of *clock* to determine if its value has changed from its value at the previous active edge of *clock*. If so, the checker verifies that the difference between the new value and the previous value (i.e., the delta value) is in the range from *min* to *max*, inclusive. If the delta value is less than *min* or greater than *max*, the assertion fails.

The checker is useful for ensuring proper changes in control structures such as up-down counters. For these structures, ovl\_delta can check for underflow and overflow. In datapath and arithmetic circuits, ovl\_delta can check for "smooth" transitions of the values of various variables (for example, for a variable that controls a physical variable that cannot detect a severe change from its previous value).

#### **Assertion Checks**

Expression changed value by a delta value not in the range *min* to *max*.

### Implicit X/Z Checks

 $\begin{array}{ll} \text{test\_expr contains } x & \text{Expression value contained } X \text{ or } Z \text{ bits.} \\ \text{or } z \end{array}$ 

### **Cover Points**

cover\_test\_expr\_change BASIC — Expression changed value.

cover\_test\_expr\_delta\_ CORNER — Expression changed value by a delta equal to min.

cover\_test\_expr\_delta\_ CORNER — Expression changed value by a delta equal to max.

at\_max

#### **Errors**

The parameters *min* and *max* must be specified such that *min* is less than or equal to *max*. Otherwise, the assertion fails on each tested clock cycle.

#### **Notes**

- 1. The assertion check compares the current value of <code>test\_expr</code> with its previous value. Therefore, checking does not start until the second rising clock edge of <code>clock</code> after <code>reset</code> deasserts.
- 2. The assertion check allows the value of test\_expr to wrap. The overflow or underflow amount is included in the delta value calculation.


### See also

```
ovl_decrementovl_no_underflowovl_incrementovl_rangeovl no overflow
```

### **Example**


```
ovl_delta #(
   'OVL ERROR,
                                                   // severity level
                                                   // width
   16,
                                                   // min
   Ο,
   8,
                                                   // max
   'OVL_ASSERT,
                                                   // property_type
   "Error: y values not smooth",
                                                   // msg
   'OVL COVER DEFAULT,
                                                   // coverage level
   'OVL_POSEDGE,
                                                   // clock_edge
   'OVL_ACTIVE_LOW,
                                                   // reset_polarity
   'OVL GATE CLOCK)
                                                   // gating_type
   valid_smooth (
      clock,
                                                   // clock
      reset,
                                                   // reset
      enable,
                                                      enable
                                                   // test expr
      fire_valid_smooth );
                                                   // fire
```

Ensures that the y output only changes by a maximum of 8 units each cycle (min is 0).



# ovl\_even\_parity

Ensures that the value of an expression has even parity.



### **Syntax**

### ovl\_even\_parity

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the <i>test_expr</i> argument. Default: 1.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

#### **Ports**

clock	Clock event for the assertion.
reset	Synchronous reset signal indicating completed initialization.
enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.
test_expr[width-1:0]	Expression that should evaluate to a value with even parity on the rising clock edge.
<pre>fire [ 'OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

# **Description**

The ovl\_even\_parity assertion checker checks the expression *test\_expr* at each active edge of *clock* to verify the expression evaluates to a value that has even parity. A value has even parity if it is 0 or if the number of bits set to 1 is even.

The checker is useful for verifying control circuits, for example, it can be used to verify a finite-state machine with error detection. In a datapath circuit the checker can perform parity error checking of address and data buses.

### **Assertion Checks**

### Implicit X/Z Checks

```
 \begin{array}{ll} \text{test\_expr contains } \textbf{X} & \text{ } \textbf{Expression value contained } \textbf{X} \text{ or } \textbf{Z} \text{ bits.} \\ \text{or } \textbf{Z} \end{array}
```

#### **Cover Points**

```
cover_test_expr_change SANITY — Expression has changed value.
```

### See also


ovl\_odd\_parity

## **Example**

```
ovl_even_parity #(
   'OVL_ERROR,
                                                     // severity_level
   8,
                                                      // width
   'OVL ASSERT,
                                                     // property_type
   "Error: data has odd parity",
                                                     // msq
   'OVL_COVER_DEFAULT,
                                                     // coverage_level
   'OVL_POSEDGE,
                                                      // clock_edge
   'OVL_ACTIVE_LOW,
                                                     // reset_polarity
   'OVL_GATE_CLOCK)
                                                     // gating_type
   valid_data_even_parity (
      clock,
                                                      // clock
      reset,
                                                      // reset
      enable,
                                                     // enable
      data,
                                                      // test_expr
      fire_valid_data_even_parity );
                                                     // fire
Ensures that data has even parity at each rising edge of clock.
     reset
      data
                           'n
                                                  EVEN PARITY
                                                  Error: data has odd parity
```

# ovl\_fifo

Ensures the data integrity of a FIFO and ensures that the FIFO does not overflow or underflow.



# preload is width bits wide

# **Syntax**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of a data item. Default: 1.
depth	FIFO depth. The <i>depth</i> must be $> 0$ . Default: 2.
pass_thru	How the FIFO handles a dequeue and enqueue in the same cycle if the FIFO is empty.  pass_thru = 0 (Default)  No pass-through mode. Simultaneous dequeue/enqueue of an empty FIFO is an dequeue violation.  pass_thru = 1  Pass-through mode. Enqueue happens before the dequeue.  Simultaneous enqueue/dequeue of an empty FIFO is not a dequeue violation.

How the FIFO handles an enqueue and dequeue in the same cycle registered if the FIFO is full. registered = 0 (Default) No registered mode. Simultaneous enqueue/dequeue of a full FIFO is an enqueue violation. registered = 1Registered mode. Dequeue happens before the enqueue. Simultaneous enqueue/dequeue of a full FIFO is not an enqueue violation. eng\_latency Latency for enqueue data. eng latency = 0 (Default) Checks and coverage assume *enq\_data* is valid and the enqueue operation is performed in the same cycle *enq* asserts. enq\_latency > 0 Checks and coverage assume enq data is valid and the enqueue operation is performed *enq\_latency* cycles after *enq* asserts. deq\_latency Latency for dequeued data. deg latency = 0 (Default) Checks and coverage assume deq data is valid and the dequeue operation is performed in the same cycle deq asserts. deg latency > 0 Checks and coverage assume *deq\_data* is valid and the dequeue operation is performed deg\_latency cycles after deg asserts. preload\_count Number of items to preload the FIFO on reset. The preload port is a concatenated list of items to be preloaded into the FIFO. Default: 0 (FIFO empty on reset). high water mark FIFO high-water mark. Must be < depth. A value of 0 disables the high-water mark cover point. Default: 0. value check Whether or not to perform value checks. value check = 0 (Default) Turns off the value check.  $value\ check = 1$ Turns on the value check. property\_type Property type. Default: 'OVL PROPERTY DEFAULT ('OVL ASSERT). msq Error message printed when assertion fails. Default: 'OVL MSG DEFAULT ("VIOLATION"). coverage\_level Coverage level. Default: 'OVL COVER DEFAULT ('OVL BASIC). clock edge Active edge of the *clock* input. Default:

'OVL CLOCK EDGE DEFAULT ('OVL POSEDGE).

reset\_polarity Polarity (active level) of the reset input. Default:

'OVL\_RESET\_POLARITY\_DEFAULT

('OVL\_ACTIVE\_LOW).

gating\_type Gating behavior of the checker when enable is FALSE. Default:

'OVL\_GATING\_TYPE\_DEFAULT ('OVL\_GATE\_CLOCK).

**Ports** 

*clock* Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for clock, if gating\_type = 'OVL\_GATE\_CLOCK'

(the default gating type) or reset (if gating\_type =

'OVL\_GATE\_RESET). Ignored if *gating\_type* is 'OVL\_NONE.

enq FIFO enqueue input. When enq asserts, the FIFO performs an

enqueue operation. A data item is enqueued onto the FIFO and the FIFO counter increments by 1. If *enq\_latency* is 0, the enqueue is performed in the same cycle *enq* asserts. Otherwise, the enqueue and counter increment occur *enq\_latency* cycles

later.

deq FIFO dequeue input. When deq asserts, the FIFO performs a

dequeue operation. A data item is dequeued from the FIFO and the FIFO counter decrements by 1. If *deq\_latency* is 0, the dequeue is performed in the same cycle *deq* asserts. Otherwise, the dequeue and counter decrement occur *deq\_latency* cycles

later.

full Output status flag from the FIFO.

full = 0
 FIFO not full.
full = 1
 FIFO full.

empty Output status flag from the FIFO.

empty = 0

FIFO not empty.

empty = 1 FIFO empty.

enq\_data[width-1:0] Enqueue data input to the FIFO. Contains the data item to

enqueue in that cycle (if  $enq\_latency = 0$ ) or to enqueue in the

cycle *eng\_latency* cycles later (if *eng\_latency* > 0).

deq\_data[width-1:0] Dequeue data output from the FIFO. Contains the dequeued data

item in that cycle (if  $deg\_latency = 0$ ) or in the cycle  $eng\_latency$ 

cycles later (if *enq\_latency* > 0).

```
preload
[preload_count*width-1
:0]
```

Concatenated preload data to enqueue on reset.

preload count = 0

No preload of the FIFO is assumed. The width of preload should be *width*, however no values from *preload* are used. The FIFO is assumed to be empty on reset.

preload\_count > 0

Checker assumes the value of *preload* is a concatenated list of items that were all enqueued on the FIFO on reset (or simulation start). The width of preload should be *preload\_count* \* *width* (preload items are the same width). Preload values are enqueued from the low order item to the high order item.

```
fire
['OVL_FIRE_WIDTH-1:0]
```

Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

### **Description**

The ovl\_fifo assertion checker ensures a FIFO functions legally. A FIFO is a memory structure that stores and retrieves data items based on a first-in first-out queueing protocol. The FIFO has configured properties specified as parameters to the ovl\_fifo checker: width of the data items (width), capacity of the FIFO (depth), and the high-water mark that identifies the point at which the FIFO is almost full (high\_water\_mark). Control and data signals to and from the FIFO are connected to the ovl\_fifo checker.

The checker checks *enq* and *deq* at the active edge of *clock* each cycle the checker is active. If *enq* is TRUE, the FIFO is enqueuing a data item onto the FIFO. If *deq* is TRUE, the FIFO is in the process of dequeuing a data item. Both enqueue and dequeue operations can each take more than one cycle. If the *enq\_latency* parameter is defined > 0, then *enq\_data* is ready *enq\_latency* clock cycles after the *enq* signal asserts. Similarly, if the *deq\_latency* parameter is defined > 0, then *deq\_data* is ready *deq\_latency* clock cycles after the *deq* signal asserts. All assertion checks and coverage are based on enqueue/dequeue data after the latency periods.

The checker ensures the FIFO does not enqueue an item when it is supposed to be full (enqueue check) and the FIFO does not dequeue an item when it is supposed to be empty (dequeue check). The checker also ensures that the FIFO's *full* and *empty* status flags operate correctly (full and empty checks). The checker also can verify the data integrity of dequeued FIFO data (value check).

The checker also can be configured to handle other FIFO characteristics such as preloading items on reset and allowing pass-through operations and registered enqueue/dequeues.

#### **Assertion Checks**

**ENQUEUE** Enqueue occurred that would overflow the FIFO. registered = 0

> Eng was TRUE, but eng latency cycles later, FIFO contained depth items.

registered = 1

Eng was TRUE, but eng latency cycles later, FIFO contained depth items and no item was to be dequeued that cycle.

Dequeue occurred that would underflow the FIFO. **DEQUEUE** 

 $pass\_thru = 0$ 

Deg was TRUE, but deg\_latency cycles later, FIFO contained no items.

pass thru = 1

Deg was TRUE, but eng\_latency cycles later, FIFO contained no items and no item was to be enqueued that cycle.

FULL FIFO 'full' signal asserted or deasserted in the wrong cycle.

> FIFO contained fewer than *depth* items but *full* was TRUE or FIFO contained *depth* items but *full* was FALSE.

**EMPTY** FIFO 'empty' signal asserted or deasserted in the wrong cycle.

FIFO contained one or more items but *empty* was TRUE or FIFO contained no items but *empty* was FALSE.

VALUE Dequeued FIFO value did not equal the corresponding enqueued value.

 $deq_latency = 0$ 

Deq was TRUE, but deq\_data did not equal the corresponding enqueued item.

deq\_latency > 0

Deg was TRUE, but deg latency cycles later deg data did not equal the corresponding enqueued item.

This check automatically turns off if an enqueue or dequeue check violation occurs since it is no longer possible to correspond enqueued with dequeued values. The check turns back on when the checker resets.

## Implicit X/Z Checks

eng contains X or Z Enqueue signal was X or Z. deq contains X or Z Dequeue signal was X or Z. full contains X or Z FIFO full signal was X or Z. empty contains X or Z FIFO empty signal was X or Z.


enq\_data contains X or Enqueue data expression contained X or Z bits.  $\begin{array}{ll} \texttt{deq\_data contains } \ \texttt{X} \ \texttt{or} & \textbf{Dequeue data expression contained } X \ \texttt{or} \ Z \ \texttt{bits}. \end{array}$ 

### **Cover Points**

cover_enqueues	SANITY — Number of data items enqueued on the FIFO.
cover_dequeues	SANITY — Number of data items dequeued from the FIFO.
cover_simultaneous_ enq_deq	BASIC — Number of cycles <i>enq</i> and <i>deq</i> asserted together.
<pre>cover_enq_followed_by_ deq</pre>	BASIC — Number of times <i>enq</i> asserted, then deasserted in the next cycle and stayed deasserted until eventually <i>deq</i> asserted.
cover_high_water_mark	CORNER — Number of times the FIFO count transitioned from $< high\_water\_mark$ to $\ge high\_water\_mark$ . Not reported if $high\_water\_mark$ is 0.
cover_simultaneous_ deq_enq_when_empty	CORNER — Number of cycles the FIFO was enqueued and dequeued simultaneously when it was empty.
cover_simultaneous_ deq_enq_when_full	CORNER — Number of cycles the FIFO was enqueued and dequeued simultaneously when it was full.
cover_fifo_empty	CORNER —Number of cycles FIFO was empty after processing enqueues and dequeues for the cycle.
cover_fifo_full	CORNER — Number of cycles FIFO was full after processing enqueues and dequeues for the cycle.
cover_observed_counts	STATISTIC — Reports the FIFO counts that occurred at least once.

# ovl\_fifo\_index

Ensures that a FIFO-type structure never overflows or underflows. This checker can be configured to support multiple pushes (FIFO writes) and pops (FIFO reads) during the same clock cycle.



# **Syntax**

```
ovl_fifo_index
```

#### **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
depth	Maximum number of elements in the FIFO or queue structure. This parameter must be $> 0$ . Default: 1.
push_width	Width of the <i>push</i> argument. Default: 1.
pop_width	Width of the <i>pop</i> argument. Default: 1.
simultaneous_push_pop	Whether or not to allow simultaneous push/pop operations in the same clock cycle. When set to 0, if push and pop operations occur in the same cycle, the assertion fails. Default: 1 (simultaneous push/pop operations are allowed).
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).

reset polarity Polarity (active level) of the *reset* input. Default:

'OVL\_RESET\_POLARITY\_DEFAULT

('OVL ACTIVE LOW).

gating\_type Gating behavior of the checker when *enable* is FALSE. Default:

'OVL GATING TYPE DEFAULT ('OVL GATE CLOCK).

**Ports** 

clock Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for *clock*, if *gating\_type* = 'OVL\_GATE\_CLOCK

(the default gating type) or reset (if gating\_type =

'OVL GATE RESET). Ignored if gating type is 'OVL NONE.

push[push\_width-1:0] Expression that indicates the number of push operations that will

occur during the current cycle.

pop[pop\_width-1:0] Expression that indicates the number of pop operations that will

occur during the current cycle.

fire Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check ['OVL\_FIRE\_WIDTH-1:0]

failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

## **Description**

The ovl\_fifo\_index assertion checker tracks the numbers of pushes (writes) and pops (reads) that occur for a FIFO or queue memory structure. This checker does permit simultaneous pushes/pops on the queue within the same clock cycle. It ensures the FIFO never overflows (i.e., too many pushes occur without enough pops) and never underflows (i.e., too many pops occur without enough pushes). This checker is more complex than the ovl\_no\_overflow and ovl no underflow checkers, which check only the boundary conditions (overflow and underflow respectively).

#### **Assertion Checks**

OVERLOW Push operation overflowed the FIFO.

Pop operation underflowed the FIFO. UNDERFLOW

ILLEGAL PUSH AND POP Push and pop operations performed in the same clock cycle, but

the simultaneous\_push\_pop parameter is set to 0.

#### Implicit X/Z Checks

push contains X or Z

Push expression value contained X or Z bits.

Pop contains X or Z

Pop expression value contained X or Z bits.

#### **Cover Points**

cover\_fifo\_push BASIC — Push operation occurred.

cover\_fifo\_pop BASIC — Pop operation occurred.

cover\_fifo\_full CORNER — FIFO was full.

cover\_fifo\_empty CORNER — FIFO was empty.

cover\_fifo\_ cover\_fifo\_ CORNER — Push and pop operations occurred in the same clock cycle.

#### **Errors**

Depth parameter value  $\begin{array}{c} \text{Depth parameter is set to 0.} \\ \text{must be > 0} \end{array}$ 

#### **Notes**

1. The checker checks the values of the *push* and *pop* expressions. By default, (i.e., simultaneous\_push\_pop is 1), "simultaneous" push/pop operations are allowed. In this case, the checker assumes the design properly handles simultaneous push/pop operations, so it only ensures that the FIFO buffer index at the *end of the cycle* has not overflowed or underflowed. The assertion cannot ensure the FIFO buffer index does not overflow between a push and pop performed in the same cycle. Similarly, the assertion cannot ensure the FIFO buffer index does not underflow between a pop and push performed in the same cycle.


#### See also

ovl no overflow ovl no underflow

## **Examples**


```
ovl_fifo_index #(
   'OVL_ERROR,
                                                    // severity_level
                                                    // depth
   8,
   1,
                                                    // push_width
   1,
                                                    // pop width
   1,
                                                    // simultaneous_push_pop
   'OVL_ASSERT,
                                                    // property_type
   "Error",
                                                    // msg
   'OVL_COVER_DEFAULT,
                                                    // coverage_level
   'OVL_POSEDGE,
                                                    // clock_edge
   'OVL_ACTIVE_LOW,
                                                    // reset_polarity
   'OVL_GATE_CLOCK)
                                                    // gating_type
                                                    // simultaneous_push_pop
   no_over_underflow (
      clock,
                                                    // clock
                                                    // reset
      reset,
      enable,
                                                    // enable
      push,
                                                    // push
                                                   // pop
// fire
      fire_fifo_no_over_underflow );
```

Ensures that an 8-element FIFO never overflows or underflows. Only single pushes and pops can occur in a clock cycle (*push\_width* and *pop\_width* values are 1). A push and pop operation in the same clock cycle is allowed (value of *simultaneous push pop* is 1).




```
ovl_fifo_index #(
   'OVL_ERROR,
                                                     // severity_level
   8,
                                                     // depth
   1,
                                                     // push_width
   1,
                                                     // pop_width
   0,
                                                     // simultaneous_push_pop
                                                     // property_type
// msg
   'OVL_ASSERT,
   "violation",
   `OVL_COVER_DEFAULT,
                                                     // coverage_level
   'OVL_POSEDGE,
                                                     // clock_edge
   'OVL_ACTIVE_LOW,
                                                     // reset_polarity
   'OVL_GATE_CLOCK)
                                                     // gating_type
   no_over_underflow (
                                                     // clock
      clock,
                                                     // reset
      reset,
                                                    // enable
// push
      enable,
      push,
                                                     // pop
      pop,
      fire_fifo_no_over_underflow );
                                                    // fire
```

Ensures that an 8-element FIFO never overflows or underflows and that in no cycle do both push and pop operations occur.



# ovl\_frame

Ensures that when a specified start event is TRUE, then an expression must not evaluate TRUE before a minimum number of clock cycles and must transition to TRUE no later than a maximum number of clock cycles.



## **Syntax**

#### **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
min_cks	Number of cycles after the start event that <i>test_expr</i> must not evaluate to TRUE. The special case where <i>min_cks</i> is 0 turns off minimum checking (i.e., <i>test_expr</i> can be TRUE in the cycle following the start event). Default: 0.
max_cks	Number of cycles after the start event that during which <i>test_expr</i> must transition to TRUE. The special case where <i>max_cks</i> is 0 turns off maximum checking (i.e., <i>test_expr</i> does not need to transition to TRUE). Default: 0.
action_on_new_start	Method for handling a new start event that occurs while a check is pending. Values are: 'OVL_IGNORE_NEW_START, 'OVL_RESET_ON_NEW_START and 'OVL_ERROR_ON_NEW_START. Default: 'OVL_IGNORE_NEW_START.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").

Coverage level. Default: 'OVL COVER DEFAULT coverage level

('OVL\_BASIC).

clock\_edge Active edge of the *clock* input. Default:

'OVL\_CLOCK\_EDGE\_DEFAULT ('OVL\_POSEDGE).

reset polarity Polarity (active level) of the *reset* input. Default:

'OVL\_RESET\_POLARITY\_DEFAULT

('OVL ACTIVE LOW).

gating\_type Gating behavior of the checker when *enable* is FALSE. Default:

'OVL GATING TYPE DEFAULT ('OVL GATE CLOCK).

#### **Ports**

clock Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

Enable signal for *clock*, if *gating\_type* = 'OVL\_GATE\_CLOCK enable

(the default gating type) or reset (if gating\_type =

'OVL\_GATE\_RESET). Ignored if *gating\_type* is 'OVL\_NONE.

Expression that (along with action on new start) identifies start\_event

when to initiate checking of test expr.

test\_expr Expression that should not evaluate to TRUE for min cks -1

> cycles after start event initiates a check (unless min cks is 0) and that should evaluate to TRUE before *max\_cks* cycles transpire

(unless  $max\_cks$  is 0).

Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check fire ['OVL\_FIRE\_WIDTH-1:0]

failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

## **Description**

The ovl\_frame assertion checker checks for a start event at each active edge of *clock*. A start event occurs if start event is a rising signal (i.e., has transitioned from FALSE to TRUE, either at the clock edge or in the previous cycle). A start event also occurs if start event is TRUE at the rising clock edge after a checker reset.

When a new start event occurs, the checker performs the following steps:

- 1. A frame violation occurs if test expr is not TRUE at the start event.
- 2. Unless it is disabled by setting min\_cks to 0, a minimum check is initiated. The check evaluates test expr at each subsequent active edge of clock for the next min cks cycles. However, if a sampled value of test\_expr is TRUE, the minimum check fails and the checker returns to the state of waiting for a start event.

- 3. Unless it is disabled by setting *max\_cks* to 0 (or a minimum violation has occurred), a maximum check is initiated. The check evaluates *test\_expr* at each subsequent active edge of *clock* for the next (*max\_cks min\_cks*) cycles. However, if a sampled value of *test\_expr* is TRUE, the checker returns to the state of waiting for a start event. If its value does not transition to TRUE by the time *max\_cks* cycles transpire (from the start of checking), the maximum check fails at cycle *max\_cks*.
- 4. The checker returns to the state of waiting for a start event.

The method used to determine how to handle *start\_event* when the checker is in the state of checking *test\_expr* is controlled by the *action\_on\_new\_start* parameter. The checker has the following actions:

#### • 'OVL\_IGNORE\_NEW\_START

The checker does not sample *start\_event* until it returns to the state of waiting for a start event.

#### 'OVL\_RESET\_ON\_NEW\_START

Each time the checker samples *test\_expr*, it also samples *start\_event*. If *start\_event* is rising, then:

- If *test\_expr* is TRUE, a frame violation occurs and all pending checks are terminated.
- If test\_expr is not TRUE, pending checks are terminated (no violation occurs even if the current cycle is the last cycle of a max\_cks check or a cycle with a pending min\_cks check). If min\_cks and max\_cks are not both 0, new frame checks are initiated.
- 'OVL\_ERROR\_ON\_NEW\_START

Each time the checker samples *test\_expr*, it also samples *start\_event*. If *start\_event* is TRUE, the assertion fails with an illegal start event error. If the error is not fatal, the checker returns to the state of waiting for a start event at the next rising clock edge.

#### **Assertion Checks**

FRAME_MIN	Value of <i>test_expr</i> was TRUE at a rising <i>start_event</i> or before <i>min_cks</i> cycles after a rising <i>start_event</i> .
FRAME_MAX	Value of <i>test_expr</i> was not TRUE at a cycle starting <i>min_cks</i> cycles after a rising <i>start_event</i> and ending <i>max_cks</i> after the rising edge of <i>start_event</i> .
FRAME_MINO_MAX_0	Both <i>min_cks</i> and <i>max_cks</i> are 0, but the value of <i>test_expr</i> was not TRUE at the rising edge of <i>start_event</i> .

The action\_on\_new\_start parameter is set to 'OVL\_ERROR\_ON\_NEW\_START and a rising start\_event occurred while a check was pending.

min\_cks > max\_cks

The min\_cks parameter is greater than the max\_cks parameter (and max\_cks > 0). Unless the violation is fatal, either the minimum or maximum check will fail.

### Implicit X/Z Checks

```
test_expr contains X Expression value was X or Z.

start_event contains X Start event value was X or Z.
```

#### **Cover Points**

start\_event BASIC — The value of *start\_event* was TRUE on an active edge of *clock*.

#### **Notes**

1. The special case where *min\_cks* and *max\_cks* are both 0 is the default. Here, *test\_expr* must be TRUE every cycle there is a start event.

### See also

```
ovl_changeovl_unchangeovl_nextovl_widthovl_time
```


## **Examples**

```
ovl frame #(
   'OVL_ERROR,
                                                    // severity_level
   2,
                                                    // min_cks
                                                    // max_cks
   'OVL_IGNORE_NEW_START,
                                                   // action_on_new_start
   'OVL_ASSERT,
                                                   // property_type
   "Error: invalid transaction",
                                                    // msg
                                                    // coverage_level
   'OVL COVER DEFAULT,
                                                    // clock_edge
// reset_polarity
   'OVL_POSEDGE,
   'OVL_ACTIVE_LOW,
   'OVL_GATE_CLOCK)
                                                    // gating_type
   valid transaction (
```

```
clock,
reset,
enable,
req,
ack,
fire valid transaction );


// clock
// reset
enable
// enable
// start_event
// test_expr
// fire
```

Ensures that after a rising edge of *req*, *ack* goes high between 2 and 4 cycles later. New start events during transactions are not considered to be new transactions and are ignored.




```
ovl frame #(
   'OVL ERROR,
                                                   // severity_level
   2,
                                                   // min_cks
   4,
                                                   // max_cks
                                                   // action_on_new_start
   'OVL RESET ON NEW START,
                                                   // property_type
   'OVL_ASSERT,
   "Error: invalid transaction",
                                                   // msg
                                                   // coverage_level
   'OVL_COVER_DEFAULT,
   'OVL_POSEDGE,
                                                   // clock_edge
   'OVL_ACTIVE LOW,
                                                   // reset polarity
   'OVL_GATE_CLOCK )
                                                   // gating_type
   valid_transaction (
      clock,
                                                   // clock
                                                   // reset
      reset,
                                                   // enable
      enable,
      req,
                                                   // start_event
                                                   // test_expr
      ack,
                                                   // fire
      fire_valid_transaction );
```

Ensures that after a rising edge of *req*, *ack* goes high between 2 and 4 cycles later. A new start event during a transaction restarts the transaction.




```
ovl_frame #(
   'OVL_ERROR,
                                                   // severity_level
   2,
                                                   // min_cks
   4,
                                                   // max_cks
   'OVL_ERROR_ON_NEW_START,
                                                   // action_on_new_start
                                                   // property_type
   'OVL ASSERT,
                                                   // msg
// coverage_level
   "Error: invalid transaction",
   'OVL_COVER_DEFAULT,
   'OVL POSEDGE,
                                                   // clock_edge
   'OVL_ACTIVE_LOW,
                                                   // reset_polarity
   'OVL_GATE_CLOCK)
                                                   // gating_type
   valid_transaction (
                                                   // clock
      clock,
      reset,
                                                   // reset
      enable,
                                                   // enable
      req,
                                                   // start_event
      ack,
                                                   // test_expr
                                                   // fire
      fire_valid_transaction );
```

Ensures that after a rising edge of *req*, *ack* goes high between 2 and 4 cycles later. Also ensures that a new transaction does not start before the previous transaction is acknowledged. If a start event occurs during a transaction, the checker does does not initiate a new check.



# ovl\_handshake

Ensures that specified request and acknowledge signals follow a specified handshake protocol.



# **Syntax**

#### ovl\_handshake

#### **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
min_ack_cycle	Minimum number of clock cycles before acknowledge. A value of 0 turns off the ack min cycle check. Default: 0.
max_ack_cycle	Maximum number of clock cycles before acknowledge. A value of 0 turns off the ack max cycle check. Default: 0.
req_drop	If greater than 0, value of <i>req</i> must remain TRUE until acknowledge. A value of 0 turns off the req drop check. Default: 0.
deassert_count	Maximum number of clock cycles after acknowledge that <i>req</i> can remain TRUE (i.e., <i>req</i> must not be stuck active). A value of 0 turns off the req deassert check. Default: 0.
max_ack_length	Maximum number of clock cycles that <i>ack</i> can be TRUE. A value of 0 turns off the max ack length check. Default: 0.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).

clock\_edge Active edge of the clock input. Default:

'OVL\_CLOCK\_EDGE\_DEFAULT ('OVL\_POSEDGE).

reset\_polarity Polarity (active level) of the reset input. Default:

'OVL\_RESET\_POLARITY\_DEFAULT

('OVL\_ACTIVE\_LOW).

gating\_type Gating behavior of the checker when *enable* is FALSE. Default:

'OVL GATING TYPE DEFAULT ('OVL GATE CLOCK).

#### **Ports**

*clock* Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for clock, if gating\_type = 'OVL\_GATE\_CLOCK

(the default gating type) or reset (if gating type =

'OVL\_GATE\_RESET). Ignored if *gating\_type* is 'OVL\_NONE.

req Expression that starts a transaction.

Expression that indicates the transaction is complete.

fire output. Assertion failure when *fire*[0] is TRUE. X/Z check failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

## **Description**

The ovl\_handshake assertion checker checks the single-bit expressions req and ack at each active edge of clock to verify their values conform to the request-acknowledge handshake protocol specified by the checker parameters. A request event (where req transitions to TRUE) initiates a transaction on the active edge of clock and an acknowledge event (where ack transitions to TRUE) signals the transaction is complete on the active edge of clock. The transaction must not include multiple request events and every acknowledge must have a pending request. Other checks—to ensure the acknowledge is received in a specified window, the request is held active until the acknowledge, the requests and acknowledges are not stuck active and the pulse length is not too long—are enabled and controlled by the checker's parameters.

When a violation occurs, the checker discards any pending request. Checking is restarted the next cycle that *ack* is sampled FALSE.

#### **Assertion Checks**

MULTIPLE\_REQ\_VIOLATION The value of req transitioned to TRUE while waiting for an

acknowledge or while acknowledge was asserted. Extra requests

do not initiate new transactions.

ACK\_WITHOUT\_REQ\_ The value of ack transitioned to TRUE without a pending VIOLATION

request.

ACK\_MIN\_CYCLE\_ The value of ack transitioned to TRUE before min\_ack\_cycle

VIOLATION clock cycles transpired after the request.

ACK\_MAX\_CYCLE\_ The value of *ack* did not transition to TRUE before

VIOLATION max\_ack\_cycle clock cycles transpired after the request.

REQ\_DROP\_VIOLATION The value of req transitioned from TRUE before an

acknowledge.

REQ\_DEASSERT\_VIOLATION The value of req did not transition from TRUE before

deassert\_count clock cycles transpired after an acknowledge.

ACK\_MAX\_LENGTH\_ The value of ack did not transition from TRUE before

VIOLATION max\_ack\_length clock cycles transpired after an acknowledge.

### Implicit X/Z Checks

 $\hbox{req contains X or Z}\qquad \quad Req \ expression \ value \ was \ X \ or \ Z.$ 

ack contains X or Z Ack expression value was X or Z.

#### **Cover Points**

cover\_req\_asserted BASIC — A transaction initiated.

cover\_ack\_asserted BASIC — A transaction completed.


### See also


ovl\_win\_change ovl\_window ovl\_win\_unchange


# **Examples**

```
ovl handshake #(
   'OVL_ERROR,
                                                   // severity_level
   0,
                                                   // min_ack_cycle
   0,
                                                   // max_ack_cycle
   0,
                                                   // reg drop
   0,
                                                    // deassert_count
   0,
                                                    // max_ack_length
   'OVL_ASSERT,
                                                   // property_type
                                                      msg
   "hold-holda handshake error",
                                                   // coverage_level
   'OVL_COVER_DEFAULT,
   'OVL_POSEDGE,
                                                   // clock_edge
   'OVL_ACTIVE_LOW,
                                                   // reset_polarity
   'OVL_GATE_CLOCK)
                                                   // gating_type
   valid_hold_holda (
                                                    // clock
      clock,
                                                    // reset
      reset,
      enable,
                                                      enable
      hold,
                                                    // req
      holda,
                                                   // ack
      fire_valid_hold_holda );
                                                   // fire
```

Ensures that multiple *hold* requests are not made while waiting for a *holda* acknowledge and that every *holda* acknowledge is in response to a unique *hold* request.









```
ovl_handshake #(
   'OVL_ERROR,
                                                   // severity_level
   2,
                                                   // min_ack_cycle
                                                   // max_ack_cycle
   3,
   0,
                                                   // req_drop
   0,
                                                   // deassert_count
   0,
                                                   // max_ack_length
   'OVL_ASSERT,
                                                   // property_type
   "hold-holda handshake error",
                                                   // msg
   'OVL_COVER_DEFAULT,
                                                   // coverage_level
   'OVL_POSEDGE,
                                                   // clock_edge
                                                   // reset_polarity
   'OVL_ACTIVE_LOW,
   'OVL_GATE_CLOCK)
                                                   // gating_type
   valid_hold_holda (
      clock,
                                                   // clock
      reset,
                                                   // reset
      enable,
                                                   // enable
      hold,
                                                   // req
      holda,
                                                   // ack
      fire_valid_hold_holda );
                                                   // fire
```

Ensures that multiple *hold* requests are not made while waiting for a *holda* acknowledge and that every *holda* acknowledge is in response to a unique *hold* request. Ensures *holda* acknowledge asserts 2 to 3 cycles after each hold request.




```
ovl_handshake #(
   'OVL_ERROR,
                                                   // severity_level
   0,
                                                   // min_ack_cycle
   0,
                                                   // max_ack_cycle
   0,
                                                   // req_drop
   0,
                                                   // deassert_count
   2,
                                                   // max_ack_length
   'OVL_ASSERT,
                                                   // property_type
   "hold-holda handshake error",
                                                   // msg
   'OVL_COVER_DEFAULT,
                                                   // coverage_level
   'OVL_POSEDGE,
                                                   // clock_edge
   'OVL_ACTIVE_LOW,
                                                   // reset_polarity
   'OVL_GATE_CLOCK)
                                                   // gating_type
   valid_hold_holda (
      clock,
                                                   // clock
      reset,
                                                   // reset
      enable,
                                                   // enable
      hold,
                                                   // req
      holda,
                                                   // ack
      fire_valid_hold_holda );
                                                   // fire
```

Ensures that multiple *hold* requests are not made while waiting for a *holda* acknowledge and that every *holda* acknowledge is in response to a unique *hold* request. Ensures *holda* acknowledge asserts for 2 cycles.




```
ovl_handshake #(
   'OVL_ERROR,
                                                   // severity_level
   0,
                                                   // min_ack_cycle
   0,
                                                   // max_ack_cycle
   1,
                                                   // req_drop
   1,
                                                   // deassert_count
   0,
                                                   // max_ack_length
   'OVL_ASSERT,
                                                   // property_type
   "hold-holda handshake error",
                                                   // msg
   'OVL_COVER_DEFAULT,
                                                   // coverage_level
   'OVL_POSEDGE,
                                                   // clock_edge
                                                   // reset_polarity
   'OVL_ACTIVE_LOW,
   'OVL_GATE_CLOCK)
                                                   // gating_type
   valid hold holda (
      clock,
                                                   // clock
      reset,
                                                   // reset
      enable,
                                                   // enable
      hold,
                                                   // req
      holda,
                                                   // ack
      fire_valid_hold_holda );
                                                   // fire
```

Ensures that multiple *hold* requests are not made while waiting for a *holda* acknowledge and that every *holda* acknowledge is in response to a unique *hold* request. Ensures *hold* request remains asserted until its *holda* acknowledge and then deasserts in the next cycle.



# ovl\_hold\_value

Ensures that once an expression matches the value of a second expression, the first expression does not change value until a specified event window arrives and then changes value some time in that window.



# **Syntax**

```
ovl_hold_value
      [#(severity_level, width, min, max, property_type, msg,
         coverage_level, clock_edge, reset_polarity, gating_type)]
   instance_name (clock, reset, enable, test_expr, value, fire);
```

#### **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of test_expr and value. Default: 2.
min	Number of cycles after the value match that the event window opens. Default: 0 ( <i>test_expr</i> can change value in any cycle).
max	Number of cycles after the value match that the event window closes. But if $max = 0$ , no event window opens and there are the following special cases:  min = 0 and max = 0  When test_expr and value match, test_expr must change value in the next cycle.  min > 0 and max = 0  When test_expr and value match, test_expr must not change value in the next min-1 cycles.  Default: 0.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).

Active edge of the *clock* input. Default: clock edge

'OVL\_CLOCK\_EDGE\_DEFAULT ('OVL\_POSEDGE).

reset\_polarity Polarity (active level) of the *reset* input. Default:

'OVL\_RESET\_POLARITY\_DEFAULT

('OVL ACTIVE LOW).

gating\_type Gating behavior of the checker when *enable* is FALSE. Default:

'OVL GATING TYPE DEFAULT ('OVL GATE CLOCK).

#### **Ports**

clock Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for *clock*, if *gating type* = 'OVL GATE CLOCK

(the default gating type) or reset (if gating type =

'OVL GATE RESET). Ignored if gating type is 'OVL NONE.

test\_expr[width-1:0] Variable or expression to check.

value[width-1:0] Value to match with test expr.

Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check ['OVL\_FIRE\_WIDTH-1:0]

failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

## **Description**

The ovl hold value assertion checker checks test expr and value at the active edge of clock. If test expr has changed value and the values of test expr and value match, the checker verifies that the value of *test expr* holds as follows:

• 0 = min = max (default)

If the value of *test\_expr* does not change in the next cycle, a hold\_value violation occurs.

0 = min < max

If the value of test\_expr has not changed within the next max cycles, a hold\_value violation occurs.

 $0 < min \le max$ 

If the value of test\_expr changes before an event window opens min cycles later, a hold value violation occurs. Then, if the value of test expr changes, the event window closes. However if test expr still has not changed value max cycles after the value match, the event window closes and a hold value violation occurs.

• 0 = max < min

If the value of *test\_expr* changes within the next *min*-1 cycles a hold\_value violation occurs.

The checker returns to the state of checking *test\_expr* and *value* in the next cycle.

#### **Assertion Checks**

HOLD\_VALUE

A match occurred and the expression had the same value in the next cycle.

0 = min = max

After matching *value*, *test\_expr* held the same value in the next cycle.

A match occurred and the expression held the same value for the next 'max' cycles.

0 = min < max

After matching *value*, *test\_expr* held the same value for the next *max* cycles.

A match occurred and the expression changed value before the event window or held the same value through the event window.

 $0 < min \le max$ 

After matching *value*, *test\_expr* did not hold the same value for the next *min*-1 cycles or *test\_expr* held the same value for the next *max* cycles.

A match occurred and the expression changed value before the event window opened.

0 = max < min

After matching *value*, *test\_expr* did not hold the same value for the next *min*-1 cycles.

### Implicit X/Z Checks

test\_expr contains X
or Z

Expression contained X or Z bits.

value contains X or Z

Value contained X or Z bits.

#### **Cover Points**

cover\_test\_expr\_
changes

SANITY — Number of cycles *test\_expr* changed value.

cover\_hold\_value\_for\_
min cks

CORNER — Number of times *test\_expr* held value for exactly *min* cycles.

cover\_hold\_value\_for\_
max\_cks

CORNER — Number of times *test\_expr* held value for exactly *max*+1 cycles.

cover\_hold\_value\_for\_  $Max_cks$  CORNER — indicates that the test\_expr was held exactly equal to value for specified max clocks. Not reported if Max = 0 and


min > 0.

observed\_hold\_time STATISTIC — Reports the hold times (in cycles) that occurred

at least once.

# ovl\_implication

Ensures that a specified consequent expression is TRUE if the specified antecedent expression is TRUE.



# **Syntax**

```
ovl_implication
```

#### **Parameters**

,	('OVL_ERROR).
	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

#### **Ports**

*clock* Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.
antecedent_expr	Antecedent expression that is tested at the clock event.
consequent_expr	Consequent expression that should evaluate to TRUE if <i>antecedent_expr</i> evaluates to TRUE when tested.
<pre>fire [ 'OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

# **Description**

The ovl\_implication assertion checker checks the single-bit expression *antecedent\_expr* at each active edge of *clock*. If *antecedent\_expr* is TRUE, then the checker verifies that the value of *consequent\_expr* is also TRUE. If *antecedent\_expr* is not TRUE, then the assertion is valid regardless of the value of *consequent\_expr*.

#### **Assertion Checks**

IMPLICATION Expression evaluated to FALSE.

### Implicit X/Z Checks

antecedent_expr contains X or Z	Antecedent expression value was X or Z.
consequent_expr contains X or Z	Consequent expression value was X or Z.

#### **Cover Points**

cover\_antecedent BASIC — The antecedent\_expr evaluated to TRUE.

#### **Notes**

1. This assertion checker is equivalent to:


### See also

```
ovl_always ovl_never
ovl_always_on_edge ovl_proposition
```

# **Example**


```
ovl_implication #(
   'OVL_ERROR,
                                                   // severity_level
   'OVL_ASSERT,
                                                   // property_type
                                                   // msg
   "Error: q valid but q full",
   'OVL COVER DEFAULT,
                                                   // coverage level
   'OVL_POSEDGE,
                                                   // clock_edge
   'OVL_ACTIVE_LOW,
                                                   // reset_polarity
   'OVL_GATE_CLOCK)
                                                   // gating_type
   not_full (
      clock,
                                                   // clock
                                                   // reset
      reset,
                                                   // enable
      enable,
      q_valid,
                                                   // antecedent_expr
      q_not_full,
                                                   // consequent_expr
      fire_not_full );
                                                   // fire
```

Ensures that  $q\_not\_full$  is TRUE at each rising edge of clock for which  $q\_valid$  is TRUE.



# ovl\_increment

Ensures that the value of an expression changes only by the specified increment value.



## **Syntax**

#### ovl\_increment

#### **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the <i>test_expr</i> argument. Default: 1.
value	Increment value for test_expr. Default: 1.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

#### **Ports**

clock	Clock event for the assertion.
reset	Synchronous reset signal indicating completed initialization.
enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.
test_expr[width-1:0]	Expression that should increment by <i>value</i> whenever its value changes from the active edge of <i>clock</i> to the next active edge of <i>clock</i> .
<pre>fire ['OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

# **Description**

The ovl\_increment assertion checker checks the expression *test\_expr* at each active edge of *clock* to determine if its value has changed from its value at the previous active edge of *clock*. If so, the checker verifies that the new value equals the previous value incremented by *value*. The checker allows the value of *test\_expr* to wrap, if the total change equals the increment *value*. For example, if *width* is 5 and *value* is 4, then the following change in *test\_expr* is valid:

```
5'b11110 -> 5'b00010
```

The checker is useful for ensuring proper changes in structures such as counters and finite-state machines. For example, the checker is useful for circular queue structures with address counters that can wrap. Do not use this checker for variables or expressions that can decrement. Instead consider using the ovl\_delta checker.

#### **Assertion Checks**

INCREMENT	Expression evaluated to a value that is not its previous value
	incremented by value.

#### Implicit X/Z Checks

```
test_expr contains X Expression value contained X or Z bits. or Z
```

#### **Cover Points**

```
cover_test_expr_change BASIC — Expression changed value.
```

#### **Notes**

1. The assertion check compares the current value of <code>test\_expr</code> with its previous value. Therefore, checking does not start until the second rising clock edge of <code>clock</code> after <code>reset</code> deasserts.


#### See also

```
ovl_decrement ovl_no_overflow ovl delta
```

## **Example**


```
ovl_increment #(
                                                   // severity_level
   'OVL ERROR,
   4,
                                                   // width
   1,
                                                   // value
   'OVL_ASSERT,
                                                   // property_type
   "Error: invalid binary increment",
                                                   // msg
                                                   // coverage_level
   'OVL COVER DEFAULT,
                                                   // clock_edge
   'OVL_POSEDGE,
                                                   // reset_polarity
   'OVL_ACTIVE_LOW,
   'OVL_GATE_CLOCK)
                                                   // gating_type
   valid_count (
      clock,
                                                   // clock
                                                   // reset
      reset,
      enable,
                                                   // enable
      count,
                                                   // test_expr
      fire_valid_count );
                                                   // fire
```

Ensures that the programmable counter's *count* variable only increments by 1. If *count* wraps, the assertion fails, because the change is not a binary increment.



# ovl\_memory\_async

Ensures the integrity of accesses to an asynchronous memory.



# **Syntax**

#### **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
data_width	Number of bits in a data item. Default: 1
addr_width	Number of bits in an address. Default: 1
mem_size	Number of data items in the memory. Default: 2
addr_check	Whether or not to perform address checks.  addr_check = 0  Turns off the address check.  addr_check = 1 (Default)  Turns on the address check.
init_check	Whether or not to perform initialization checks.  init_check = 0  Turns off the initialization check.  init_check = 1 (Default)  Turns on the initialization check.

one\_read\_check Whether or not to perform one\_read checks.

one\_read\_check = 0 (Default)
Turns off the one read check

 $one\_read\_check = 1$ 

Turns on the one\_read check.

one\_write\_check Whether or not to perform one\_write checks.

one\_write\_check = 0 (Default)
Turns off the one\_write check.

 $one\_write\_check = 1$ 

Turns on the one\_write check.

value\_check Whether or not to perform value checks.

value\_check = 0 (Default)
Turns off the value check.

 $value\_check = 1$ 

Turns on the value check.

property\_type Property type. Default: 'OVL\_PROPERTY\_DEFAULT

('OVL\_ASSERT).

msg Error message printed when assertion fails. Default:

'OVL\_MSG\_DEFAULT ("VIOLATION").

coverage\_level Coverage level. Default: 'OVL COVER DEFAULT

('OVL\_BASIC).

ren\_edge Active edge of the ren input. Default:

'OVL\_CLOCK\_EDGE\_DEFAULT ('OVL\_POSEDGE).

wen\_edge Active edge of the wen input. Default:

'OVL CLOCK EDGE DEFAULT ('OVL POSEDGE).

reset\_polarity Polarity (active level) of the reset input. Default:

'OVL\_RESET\_POLARITY\_DEFAULT

('OVL ACTIVE LOW).

gating\_type Gating behavior of the checker when enable is FALSE. Default:

'OVL\_GATING\_TYPE\_DEFAULT ('OVL\_GATE\_CLOCK).

#### **Ports**

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for ren and wen, if gating\_type =

'OVL\_GATE\_CLOCK (the default gating type) or *reset* (if *gating\_type* = 'OVL\_GATE\_RESET). Ignored if *gating\_type* is

'OVL\_NONE.

start\_addr First address of the memory.

end\_addr Last address of the memory.

Read enable input, whose active edge initiates a read operation ren from the memory location specified by *raddr*. raddr Read address input. rdata Read data input that holds the data item read from memory. Write enable input, whose active edge initiates a write operation wen of the data item in wdata to the memory location specified by waddr. waddr Write address input. wdata Write data input. fire Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check

failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

# **Description**

['OVL\_FIRE\_WIDTH-1:0]

The ovl\_memory\_async checker checks the two memory access enable signals wen and ren combinationally. The active edges of these signals are specified the wen\_edge and ren\_edge parameters (and by enable if gating\_type is 'OVL\_GATE\_CLOCK). At the active edge of wen, the values of waddr, start\_addr and end\_addr are checked. If waddr is not in the range [start\_addr:end\_addr], an address check violation occurs. Otherwise, a write operation to the location specified by waddr is assumed. Similarly, at the active edge of ren, the values of raddr, start\_addr and end\_addr are checked. If raddr is not in the range [start\_addr:end\_addr], an address check violation occurs. Otherwise, a read operation from the location specified by raddr is assumed. Also, if raddr is uninitialized (i.e., has not been written to previously or at the current time), then an initialization check violation occurs.

By default, the address and init checks are on, but can be turned off by setting the *addr\_check* and *init\_check* parameters to 0. Note that other checks are valid only if the addresses are valid, so it is recommended that *addr\_check* be left at 1. The checker can be configured to perform the following additional checks:

• one\_write\_check = 1

At the active edge of *wen*, if the previous access to the data at the address specified by *waddr* was a write or a simultaneous read/write to that address, a one\_write check violation occurs, unless the current operation is a simultaneous read/write to that location.

• one\_read\_check = 1

At the active edge of *ren*, if the previous access to the data at the address specified by *raddr* was a read (but not a simultaneous read/write to that address), a one\_read check violation occurs.

• value\_check = 1

At the active edge of *wen*, the current value of *wdata* is the value assumed to be written to the memory location specified by *waddr*. At the active edge of *ren*, if the value of *rdata* does not match the expected value last written to the address specified by *raddr*, a value check violation occurs.

Note that when active edges of wen and ren occur together, a simultaneous read/write operation is assumed. Here, the read is performed first (for example, if raddr = waddr).

#### **Assertion Checks**

ADDRESS Write address was out of range.

At an active edge of wen, waddr < start\_addr or waddr >

end\_addr.

Read address was out of range.

At an active edge of ren, raddr < start\_addr or raddr >

end addr.

INITIALIZATION Read location was not initialized.

At an active edge of *ren*, the memory location pointed to by

raddr had not had data written to it since the last reset.

ONE\_READ Memory location had two read accesses without an

intervening write access.
 one\_read\_check = 1

At an active edge of *ren*, the previous access to the memory

location pointed to by *raddr* was another read.

ONE\_WRITE Memory location had two write accesses without an

intervening read access.

one\_read\_check = 1
At an active edge of wen, the previous access to the memory

location pointed to by *waddr* was another write (and the current memory access is not a simultaneous read/write to

that location).

VALUE Data item read from a location did not match the data

last written to that location.

 $value\_check = 1$ 

At an active edge of *ren*, the value of *rdata* did not equal the expected value, which was the value of *wdata* when a write access to the memory location pointed to by the current value

of raddr last occurred.

# Implicit X/Z Checks


start_addr contains X or Z	Start address contained X or Z bits.
end_addr contains X or Z	End address contained X or Z bits.
raddr contains X or Z	Read address contained X or Z bits.
rdata contains X or Z	Read data contained X or Z bits.
waddr contains X or Z	Write address contained X or Z bits.
wdata contains X or Z	Write data contained X or Z bits.

# **Cover Points**

cover_reads	SANITY — Number of read accesses.
cover_writes	SANITY — Number of write accesses.
<pre>cover_write_then_read_ from_same_addr</pre>	BASIC — Number of times a write access was followed by a read from the same address.
cover_read_addr	STATISTIC — Reports which addresses were read at least once.
cover_write_addr	STATISTIC — Reports which addresses were written at least once.
<pre>cover_two_writes_ without_read</pre>	STATISTIC — Number of times a memory location had two write accesses but no read access of the data item stored by the first write.
<pre>cover_two_reads_ without_write</pre>	STATISTIC — Number of times a memory location had two read accesses but no write access overwriting the data item read by the first read.
<pre>cover_read_from_start_ addr</pre>	CORNER — Number of read accesses to the location specified by <i>start_addr</i> .
<pre>cover_write_to_start_ addr</pre>	CORNER — Number of write accesses to the location specified by <i>start_addr</i> .
<pre>cover_read_from_end_ addr</pre>	CORNER — Number of read accesses to the location specified by <i>end_addr</i> .
<pre>cover_write_to_end_ addr</pre>	CORNER — Number of write accesses to the location specified by <i>end_addr</i> .
<pre>cover_write_then_read_ from_start_addr</pre>	CORNER — Number of times a write access to <i>start_addr</i> was followed by a read from <i>start_addr</i> .
<pre>cover_write_then_read_ from_end_addr</pre>	CORNER — Number of times a write access to <i>end_addr</i> was followed by a read from <i>end_addr</i> .

# ovl\_memory\_sync

Ensures the integrity of accesses to a synchronous memory.



Class: event-bounded assertion

# **Syntax**

#### **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
data_width	Number of bits in a data item. Default: 1
addr_width	Number of bits in an address. Default: 1
mem_size	Number of data items in the memory. Default: 2
pass_thru	How the memory handles a simultaneous read and write access to the same address. This parameter applies to the initialization and value checks.  pass_thru = 0 (Default)  No pass-through mode (i.e., read before write). Simultaneous read/write access to the same location should return the current data item as the read data.
	$pass\_thru = 1$ Pass-through mode (i.e., write before read). Simultaneous read/write access to the same location should return the new data item as the read data. Only specify pass-through mode if $r\_clock === w\_clock$ and $conflict\_check = 0$ .

addr\_check Whether or not to perform address checks.

 $addr\_check = 0$ 

Turns off the address check.

addr\_check = 1 (Default)

Turns on the address check.

init\_check Whether or not to perform initialization checks.

init check = 0

Turns off the initialization check.

init\_check = 1 (Default)

Turns on the initialization check.

conflict\_check Whether or not to perform conflict checks.

conflict\_check = 0 (Default)
Turns off the conflict check.

 $conflict\_check = 1$ 

Turns on the conflict check. Only select the conflict check if

 $r\_clock === w\_clock.$ 

one\_read\_check Whether or not to perform one\_read checks.

one\_read\_check = 0 (Default)
Turns off the one\_read check.

one\_read\_check = 1

Turns on the one\_read check.

one\_write\_check Whether or not to perform one\_write checks.

one\_write\_check = 0 (Default)
Turns off the one\_write check.

one write check = 1

Turns on the one\_write check.

value\_check Whether or not to perform value checks.

value\_check = 0 (Default)
Turns off the value check.

 $value\_check = 1$ 

Turns on the value check.

property\_type Property type. Default: 'OVL\_PROPERTY\_DEFAULT

('OVL\_ASSERT).

msg Error message printed when assertion fails. Default:

'OVL MSG DEFAULT ("VIOLATION").

coverage\_level Coverage level. Default: 'OVL\_COVER\_DEFAULT

('OVL BASIC).

 $r\_clock\_edge$  Active edge of the  $r\_clock$  input. Default:

'OVL\_CLOCK\_EDGE\_DEFAULT ('OVL\_POSEDGE).

*w\_clock\_edge* Active edge of the *w\_clock* input. Default:

'OVL CLOCK EDGE DEFAULT ('OVL POSEDGE).

reset\_polarity Polarity (active level) of the *reset* input. Default:

'OVL\_RESET\_POLARITY\_DEFAULT

('OVL ACTIVE LOW).

gating\_type Gating behavior of the checker when *enable* is FALSE. Default:

'OVL GATING TYPE DEFAULT ('OVL GATE CLOCK).

Property type. Default: 'OVL\_PROPERTY\_DEFAULT property\_type

('OVL ASSERT).

## **Ports**

end addr

r clock Clock event for read operations.

w\_clock Clock event for write operations.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for *r\_clock* and *w\_clock*, if *gating\_type* =

> 'OVL\_GATE\_CLOCK (the default gating type) or reset (if gating\_type = 'OVL\_GATE\_RESET'). Ignored if gating\_type is

'OVL NONE.

start\_addr First address of the memory.

Last address of the memory. Read enable input that initiates a read operation from the memory ren

location specified by raddr.

raddr Read address input.

rdata Read data input that holds the data item read from memory.

Write enable input that initiates a write operation of the data item wen

in wdata to the memory location specified by waddr.

Write address input. waddr

wdata Write data input.

fire Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check ['OVL\_FIRE\_WIDTH-1:0]

failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

## **Description**

The ovl\_memory\_async checker checks wen at the active edge of w\_clock. If wen is TRUE, the checker checks the values of waddr, start\_addr and end\_addr. If waddr is not in the range [start\_addr:end\_addr], an address check violation occurs. Otherwise, a write operation to the location specified by waddr is assumed. Similarly, the checker checks ren at the active edge of r\_clock. If ren is TRUE, the checker checks the values of raddr, start\_addr and end\_addr. If raddr is not in the range [start\_addr:end\_addr], an address check violation occurs. Otherwise, a read operation from the location specified by raddr is assumed. Also, if raddr is uninitialized

(i.e., has not been written to previously or at the current time), then an initialization check violation occurs.

By default, the address and init checks are on, but can be turned off by setting the *addr\_check* and *init\_check* parameters to 0. Note that other checks are valid only if the addresses are valid, so it is recommended that *addr\_check* be left at 1.

The checker can be configured to perform the following additional checks:

• conflict\_check = 1

At the active edges of  $w\_clock/r\_clock$ , if wen = ren = TRUE and waddr = raddr, then a conflict check violation occurs ( $w\_clock$  and  $r\_clock$  must be the same signal).

```
one_write_check = 1
pass_thru = 0
```

At the active edge of  $w\_clock$ , if wen is TRUE and the previous access to the data at the address specified by waddr was a write or a simultaneous read/write to that address, a one\_write check violation occurs, unless the current operation is a simultaneous read/write to that location.

```
pass_thru = 1
```

At the active edge of  $w\_clock$ , if wen is TRUE and the previous access to the data at the address specified by waddr was a write (but not a simultaneous read/write to that address), a one\_write check violation occurs.

```
one_read_check = 1
pass thru = 0
```

At the active edge of  $r\_clock$ , if ren is TRUE and the previous access to the data at the address specified by raddr was a read (but not a simultaneous read/write to that address), a one\_read check violation occurs.

```
pass\_thru = 1
```

At the active edge of  $r\_clock$ , if ren is TRUE and the previous access to the data at the address specified by raddr was a read or a simultaneous read/write to that address, a one\_read check violation occurs, unless the current operation is a simultaneous read/write to that location.

• value check = 1

At the active edge of  $w\_clock$ , if wen is TRUE, the current value of wdata is the value assumed to be written to the memory location specified by waddr. At the active edge of  $r\_clock$ , if ren is TRUE and the value of rdata does not match the expected value last written to the address specified by raddr, a value check violation occurs.

## **Assertion Checks**

ADDRESS Write address was out of range.

At an active edge of w\_clock, wen was TRUE but waddr <

 $start\_addr$  or  $waddr > end\_addr$ .

Read address was out of range.

At an active edge of *r\_clock*, *ren* was TRUE but *raddr* <

 $start\_addr$  or  $raddr > end\_addr$ .

INITIALIZATION Read location was not initialized.

At an active edge of  $r\_clock$ , ren was TRUE but the memory

location pointed to by raddr had not had data written to it

since the last reset.

CONFLICT Simultaneous read/write accesses to same address.

conflict\_check = 1

At an active edge of  $r\_clock$ , ren was TRUE but wen was also TRUE and raddr = waddr. This check assumes  $r\_clock$  and

*w\_clock* are the same signal.

ONE\_READ Memory location had two read accesses without an

intervening write access.

 $one\_read\_check = 1$ 

At an active edge of  $r\_clock$ , ren was TRUE but the previous

access to the memory location pointed to by raddr was

another read.

ONE\_WRITE Memory location had two write accesses without an

intervening read access.
 one\_read\_check = 1

At an active edge of w\_clock, wen was TRUE but the

previous access to the memory location pointed to by waddr

was another write.

VALUE Data item read from a location did not match the data

last written to that location.

 $value\_check = 1$ 

At an active edge of  $r\_clock$ , ren was TRUE but the value of rdata did not equal the expected value, which was the value of wdata when a write access to the memory location pointed

to by the current value of raddr last occurred.

## Implicit X/Z Checks

start\_addr contains X Start address contained X or Z bits. end\_addr contains X or End address contained X or Z bits. ren contains X or Z Read enable was X or Z. Read address contained X or Z bits. raddr contains X or Z rdata contains X or Z Read data contained X or Z bits. wen contains X or Z Write enable was X or Z. Write address contained X or Z bits. waddr contains X or Z wdata contains X or Z Write data contained X or Z bits.


## **Cover Points**

cover_reads	SANITY — Number of read accesses.
cover_writes	SANITY — Number of write accesses.
<pre>cover_write_then_read_ from_same_addr</pre>	BASIC — Number of times a write access was followed by a read from the same address.
<pre>cover_same_addr_ simultaneous_ read_write</pre>	CORNER — Number of times a simultaneous read/write access to the same address occurred. Not meaningful unless <i>pass_thru</i> is 1.
<pre>cover_different_addr_ simultaneous_ read_write</pre>	CORNER — Number of times a simultaneous read/write access to different addresses occurred. Not meaningful unless <i>pass_thru</i> is 1.
<pre>cover_read_from_start_ addr</pre>	CORNER — Number of read accesses to the location specified by <i>start_addr</i> .
<pre>cover_write_to_start_ addr</pre>	CORNER — Number of write accesses to the location specified by <i>start_addr</i> .
<pre>cover_read_from_end_ addr</pre>	CORNER — Number of read accesses to the location specified by <i>end_addr</i> .
<pre>cover_write_to_end_ addr</pre>	CORNER — Number of write accesses to the location specified by <i>end_addr</i> .
<pre>cover_write_then_read_ from_start_addr</pre>	CORNER — Number of times a write access to <i>start_addr</i> was followed by a read from <i>start_addr</i> .

CORNER — Number of times a write access to end addr was cover\_write\_then\_read\_ from\_end\_addr followed by a read from *end\_addr*. STATISTIC — Reports which addresses were read at least once. cover\_read\_addr cover write addr STATISTIC — Reports which addresses were written at least once. cover\_read\_to\_write\_ STATISTIC — Reports which delays (in numbers of active delays w clock edges) from a read to the next write (to any address) occurred at least once. STATISTIC — Reports which delays (in numbers of active cover write to read delays  $r\_clock$  edges) from a write to the next read (to any address) occurred at least once. cover\_two\_writes\_ STATISTIC — Number of times a memory location had two without read write accesses but no read access of the data item stored by the first write. STATISTIC — Number of times a memory location had two cover\_two\_reads\_ without\_write read accesses but no write access overwriting the data item read by the first read.

# ovl\_multiport\_fifo

Ensures the data integrity of a FIFO with multiple enqueue and dequeue ports, and ensures that the FIFO does not overflow or underflow.



Class: *n*-cycle assertion

# **Syntax**

#### ovl\_multiport\_fifo

## **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of a data item in the FIFO. Default: 1.
depth	FIFO depth. The $depth$ must be $> 0$ . Default: 2.
enq_count	Number of FIFO enqueue ports. Must be $\leq$ <i>depth</i> . Default: 2.
deq_count	Number of FIFO dequeue ports. Must be $\leq depth$ . Default: 2.

pass\_thru

How the FIFO handles dequeues and enqueues in the same cycle if the FIFO count is such that a dequeue violation might occur.

pass thru = 0 (Default)

No pass-through mode means dequeue before enqueue. A dequeue violation occurs if the number of scheduled dequeues > the current FIFO count.

pass = 1

Pass-through mode means enqueue before dequeue. A dequeue violation occurs if the number of scheduled dequeues – the number of scheduled enqueues > the current FIFO count.

registered

How the FIFO handles dequeues and enqueues in the same cycle if the FIFO count is such that an enqueue violation might occur. registered = 0 (Default)

No registered mode means enqueue before dequeue. An enqueue violation occurs if the current FIFO count + the number of scheduled enqueues > *depth*.

registered = 1

Registered mode means dequeue before enqueue. An enqueue violation occurs if the current FIFO count + the number of scheduled enqueues – the number scheduled dequeues > *depth*.

enq\_latency

Latency for enqueue data.

enq\_latency = 0 (Default)

Checks and coverage assume *enq\_data* is valid and the enqueue operation is performed in the same cycle *enq* asserts.

eng\_latency > 0

Checks and coverage assume *enq\_data* is valid and the enqueue operation is performed *enq\_latency* cycles after *enq* asserts.

deq\_latency

Latency for dequeued data. It is used for the value check.

deq\_latency = 0 (Default)

Checks and coverage assume *deq\_data* is valid and the dequeue operation is performed in the same cycle *deq* asserts.

deq\_latency > 0

Checks and coverage assume *deq\_data* is valid and the dequeue operation is performed *deq\_latency* cycles after *deq\_asserts*.

preload\_count

Number of items to preload the FIFO on reset. The preload port is a concatenated list of items to be preloaded into the FIFO. Default: 0 (FIFO empty on reset).

high\_water\_mark

FIFO high-water mark. Must be < depth. A value of 0 disables the high\_water\_mark cover point. Default: 0.

Accellera Standard OVL V2, Library Reference Manual © 2005-2007 Accellera Organization, Inc. All Rights Reserved

full\_check Whether or not to perform full checks.

full\_check = 0 (Default)
Turns off the full check.

 $full\ check = 1$ 

Turns on the full check.

empty\_check Whether or not to perform empty checks.

empty\_check = 0 (Default)
Turns off the empty check.

 $empty\_check = 1$ 

Turns on the empty check.

value\_check Whether or not to perform value checks.

value\_check = 0 (Default)
Turns off the value check.

 $value\_check = 1$ 

Turns on the value check.

property\_type Property type. Default: 'OVL\_PROPERTY\_DEFAULT

('OVL\_ASSERT).

msg Error message printed when assertion fails. Default:

'OVL\_MSG\_DEFAULT ("VIOLATION").

coverage\_level Coverage level. Default: 'OVL\_COVER\_DEFAULT

('OVL\_BASIC).

clock\_edge Active edge of the clock input. Default:

'OVL CLOCK EDGE DEFAULT ('OVL POSEDGE).

reset\_polarity Polarity (active level) of the reset input. Default:

'OVL RESET POLARITY DEFAULT

('OVL\_ACTIVE\_LOW).

gating\_type Gating behavior of the checker when enable is FALSE. Default:

'OVL GATING TYPE DEFAULT ('OVL GATE CLOCK).

#### **Ports**

*clock* Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for clock, if gating type = 'OVL GATE CLOCK

(the default gating type) or reset (if gating\_type =

'OVL GATE RESET). Ignored if gating type is 'OVL NONE.

eng[eng\_count-1:0] Concatenation of FIFO enqueue inputs. When one or more enq

bits are sampled TRUE, the FIFO performs an enqueue operation

from the asserted bits' corresponding enqueue data ports

(eng\_latency cycles later). Data items are enqueued in order from

the least to most-significant bits and the FIFO counter is

incremented by the number of TRUE eng bits

deq[deq\_count-1:0]

Concatenation of FIFO dequeue inputs. When one or more *deq* bits are sampled TRUE, the FIFO performs a dequeue operation from the asserted bits' corresponding dequeue data ports (*deq\_latency* cycles later). Data items are dequeued in order from the least to most-significant bits and the FIFO counter is decremented by the number of TRUE *deq* bits

full

Output status flag from the FIFO.

full = 0 FIFO not full. full = 1 FIFO full.

empty

Output status flag from the FIFO.

empty = 0
 FIFO not empty.
empty = 1
 FIFO empty.

enq\_data
[eng count\*width-1:0]

Concatenation of enqueue data inputs. If the value check is on, this port contains the data items to enqueue *enq\_latency* cycles after the *enq* bits assert.

deq\_data
[deq\_count\*width-1:0]

Concatenation of dequeue data inputs. If the value check is on, this port contains the dequeued data items *deq\_latency* cycles after the *deq* bits assert.

preload
[preload\_count\*width-1
:0]

Concatenated preload data to enqueue on reset.

preload\_count = 0

No preload of the FIFO is assumed. The width of preload should be *width*, however no values from *preload* are used. The FIFO is assumed to be empty on reset.

preload count > 0

Checker assumes the value of *preload* is a concatenated list of items that were all enqueued on the FIFO on reset (or simulation start). The width of preload should be *preload\_count \* width* (preload items are the same width). Preload values are enqueued from the low order item to the high order item.

fire
['OVL FIRE WIDTH-1:0]

Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

## **Description**

The ovl\_multiport\_fifo assertion checker ensures a multiport FIFO functions legally. A multiport FIFO is a memory structure that stores and retrieves data items based on a first-in first-out queueing protocol. The FIFO can have multiple enqueue data ports and multiple dequeue data ports (the number of each does need to match). Each enqueue data port has a corresponding enqueue signal that indicates the data port's value should be enqueued. Similarly, each dequeue data port has a corresponding dequeue signal that indicates a data item from the FIFO should be dequeued to that port.

A FIFO with multiple enqueue ports can signal an enqueue from any combination of the ports each enqueue clock cycle. Similarly, a FIFO with multiple dequeue ports can signal a dequeue to any combination of the ports each dequeue clock cycle. When multiple ports are enqueued (dequeued) in a cycle, the order their contents are enqueued (dequeued) is always the same. A FIFO can also have enqueue and dequeue latency constants. Enqueue latency is the number of clock cycles after an enqueue signal asserts that the corresponding enqueue data value is valid at the corresponding enqueue data port. Dequeue latency is the number of clock cycles it takes for a dequeue to produce a data value at its corresponding dequeue port.

To connect the ovl\_multiport\_fifo checker to the FIFO logic:

- Concatenate the enqueue signals—arranged in order from first-in (least-significant bit) to last-in (most-significant bit)—and connect to the *enq* port. Concatenate the dequeue signals—arranged in order from first-out (least-significant bit) to last-out (most-significant bit)—and connect to the *deq* port.
- If the checker will perform value checks, concatenate the enqueue data ports in the same order as the *enq* bits and connect to the *enq\_data* port. Concatenate the dequeue data ports in the same order as the *deq* bits and connect to the *deq\_data* port. Otherwise, connect *enq\_data* and *deq\_data* to 0.
- If the checker will perform full checks, connect the FIFO-full status flag to the *full* port. Otherwise, connect *full* to 1'b0. If the checker will perform empty checks, connect the FIFO-full status flag to the *empty* port. Otherwise, connect *empty* to 1'b0.

The checker checks *enq* and *deq* at the active edge of *clock*. If an *enq* bit is TRUE, an enqueue operation is scheduled for the corresponding enqueue data port *enq\_latency* cycles later (or in the current cycle if *enq\_latency* is 0). Similarly, if a *deq* bit is TRUE, a dequeue operation is scheduled to the corresponding dequeue data port *deq\_latency* cycles later (or in the current cycle if *deq\_latency* is 0).

At each active edge of *clock*, the checker does the following:

- 1. Updates its FIFO counter with the results of enqueues and dequeues from the previous cycle.
- 2. Checks the *full* flag if *full\_check* is 1. If *full* is FALSE and the FIF0 count = *depth* or if *full* is TRUE and the FIFO count < *depth*, a full check violation occurs.

- 3. Checks the *empty* flag if *empty\_check* is 1. If *empty* is FALSE and the FIF0 count = 0 or if *empty* is TRUE and the FIFO count > 0, an empty check violation occurs.
- 4. Checks for a potential overflow. If the number of enqueues scheduled for the current cycle exceeds the current number of unused FIFO locations, an enqueue check violation occurs. In this case, since the FIFO state is unknown, value checks are turned off until the next checker reset.
- 5. Checks for a potential underflow. If the number of dequeues scheduled for the current cycle exceeds the current number of FIFO entries, a dequeue check violation occurs. In this case, since the FIFO state is unknown, value checks are turned off until the next checker reset.
- 6. If *value\_check* is 1 (and no enqueue or dequeue violations have occurred), the checker maintains an internal copy of what it expects the FIFO entries to be. The checker issues a value check violation for each internal dequeued data item that does not match the corresponding value of *deq\_data*.

A corner-case situation occurs when both enqueues and dequeues are scheduled simultaneously in the same cycle. By default, the checker enforces the best-case (i.e., most restrictive) scenarios. For the enqueue check, enqueues are "performed" before dequeues. For the dequeue check, dequeues are "performed" before enqueues. However, the checker can be configured to allow worse-case (i.e., less restrictive) scenarios by setting the *registered* and *pass\_thru* parameters:

- In registered mode, the enqueue check calculates the FIFO count by subtracting the number of dequeues before adding the number of enqueues, resulting in a less restrictive check.
- In pass-through mode, the dequeue check calculates the FIFO count by adding the number of enqueues before subtracting the number of dequeues, resulting in a less restrictive check.

By default, the FIFO is empty at the start of the first cycle after a reset (or the start of simulation). However, the checker can be configured to match a FIFO that contains data items at these initial points. To do this, the checker "preloads" these data items. The *preload\_count* parameter specifies the number of data items to preload.

If *value\_check* is 1, at the start of any cycle in which reset has transitioned from active to inactive, the checker reads the *preload* port. This is a port containing a concatenated value equal to *preload\_count* data items. The checker enqueues these data items onto the internal FIFO in order from the low-order item to the high-order item.

Uses: FIFO, queue, buffer, ring buffer, elasticity buffer.

### **Assertion Checks**

**ENQUEUE** 

Enqueue occurred that would overflow the FIFO.
registered = 0

One or more *enq* bits were TRUE, but *enq\_latency* cycles later, FIFO count + number of enqueued items > *depth*.

registered = 1

One or more *enq* bits were TRUE, but *enq\_latency* cycles later, FIFO count + number of enqueued items – number of dequeued items.

DEQUEUE

Dequeue occurred that would underflow the FIFO.  $pass\_thru = 0$ 

One or more *deq* bits were TRUE, but *deq\_latency* cycles later, FIFO count < number of dequeued items.

 $pass\_thru = 1$ 

One or more *deq* bits were TRUE, but *deq\_latency* cycles later, FIFO count < number of dequeued items – number of enqueued items.

FULL

The FIFO was not full when the full signal was asserted.

Full was TRUE, but the FIFO contained fewer than depth items

The full signal was not asserted when the FIFO was full.

*Full* was FALSE, but the FIFO \contained *depth* items.

FULL

FIFO 'full' signal was asserted, but the FIFO was not full.

FIFO contained fewer than *depth* items but *full* was TRUE.

FIFO 'full' signal was not asserted, but the FIFO was full.

FIFO contained *depth* items and *full* was FALSE.

EMPTY

FIFO 'empty' signal was asserted, but the FIFO was not empty.

FIFO contained one or more items but *empty* was TRUE.

FIFO contained no items but *empty* was FALSE.

Dequeued FIFO value did not equal the corresponding VALUE enqueued value.

 $deq_{latency} = 0$ 

A deq bit was TRUE, but the corresponding data item in *deq\_data* did not equal the item originally enqueued.

deg latency > 0

A deq bit was TRUE, but deq\_latency cycles later the corresponding data item in *deq\_data* did not equal the item originally enqueued.

This check automatically turns off if an enqueue or dequeue check violation occurs since it is no longer possible to correspond enqueued with dequeued values. The check turns back on when the checker resets.

## Implicit X/Z Checks

enq contains X or Z Enqueue contained X or Z bits.

deg contains X or Z Dequeue contained X or Z bits.

full contains X or Z FIFO full signal was X or Z. Check is off if *full\_check* is 0.

empty contains X or Z FIFO empty signal was X or Z. Check is off if *empty\_check* is 0.

eng data contains X or Enqueue data item in the *enq data* expression contained X or Z bits when it was scheduled to be enqueued onto the FIFO.

deg data contains X or Dequeue data item in the *deq\_data* expression contained X or Z bits when it was scheduled to be dequeued from the FIFO.

#### **Cover Points**

SANITY — Number of data items enqueued on the FIFO. cover\_enqueues

SANITY — Number of data items dequeued from the FIFO. cover\_dequeues

cover simultaneous BASIC — Number of cycles both an enqueue and a dequeue enq\_deq

(to/from the same port??) were scheduled to occur.

cover\_high\_water\_mark CORNER — Number of times the FIFO count transitioned from

 $< high\_water\_mark$  to  $\ge high\_water\_mark$ . Not reported if

*high\_water\_mark* is 0.

cover\_simultaneous\_ CORNER — Number of cycles the FIFO was enqueued and deq\_enq\_when\_empty

dequeued simultaneously when it was empty.

CORNER — Number of cycles the FIFO was enqueued and cover\_simultaneous\_ deq\_enq\_when\_full

dequeued simultaneously when it was full.

CORNER — Number of cycles FIFO was empty after processing cover\_fifo\_empty


enqueues and dequeues for the cycle.

cover\_fifo\_full CORNER — Number of cycles FIFO was full after processing

enqueues and dequeues for the cycle.

# ovl\_mutex

Ensures that the bits of an expression are mutually exclusive.



# **Syntax**

### **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of test_expr. Default: 2.
invert_mode	Sense of the active bits for the mutex check.  invert_mode = 0 (Default)  Expression value must not have more than one TRUE bit.  invert_mode = 1  Expression value must not have more than one FALSE bit.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

## **Ports**

Clock event for the assertion.

reset

Synchronous reset signal indicating completed initialization.

enable

Enable signal for clock, if gating\_type = 'OVL\_GATE\_CLOCK (the default gating type) or reset (if gating\_type = 'OVL\_GATE\_RESET). Ignored if gating\_type is 'OVL\_NONE.

test\_expr[width-1:0]

Variable or expression to check.

fire

Fire output. Assertion failure when fire[0] is TRUE. X/Z check

## **Description**

['OVL FIRE WIDTH-1:0]

The ovl\_mutex assertion checker checks *test\_expr* at each active edge of *clock*. By default, if more than one bit of *test\_expr* is TRUE, a mutex violation occurs. Setting *invert\_mode* to 1 reverses the sense of the bits. A mutex violation occurs if more than one bit of *test\_expr* is FALSE.

## **Assertion Checks**

MUTEX Expression's bits are not mutually exclusive.

 $invert\_mode = 0$ 

Expression had more than one TRUE bit.

failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

 $invert\_mode = 1$ 

Expression had more than one FALSE bit.

## Implicit X/Z Checks

 $\begin{array}{ll} \text{test\_expr contains X} & \text{Expression contained X or Z bits.} \\ \text{or Z} \end{array}$ 

#### **Cover Points**

cover\_values\_checked SANITY — Number of cycles test\_expr loaded a new value.

and *invert\_mode* = 0 or all bits in *test\_expr* were FALSE and


 $invert\_mode = 1.$ 

cover\_mutex\_bitmap STATISTIC — Reports which of test\_expr bits were TRUE

 $(invert\_mode = 0)$  or FALSE  $(invert\_mode = 1)$  at least once.

# ovl\_never

Ensures that the value of an expression is not TRUE.



# **Syntax**

## **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).
<pre>fire ['OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

#### **Ports**

*clock* Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for *clock*, if *gating\_type* = 'OVL\_GATE\_CLOCK

(the default gating type) or reset (if gating\_type =

'OVL\_GATE\_RESET). Ignored if *gating\_type* is 'OVL\_NONE.

test\_expr Expression that should not evaluate to TRUE on the active clock

edge.

## **Description**

The ovl\_never assertion checker checks the single-bit expression *test\_expr* at each active edge of *clock* to verify the expression does not evaluate to TRUE.

## **Assertion Checks**

NEVER Expression evaluated to TRUE.

## Implicit X/Z Checks

 $\begin{array}{ll} \text{test\_expr contains } x & \text{Expression value contained } X \text{ or } Z \text{ bits.} \\ \text{or } z & \end{array}$ 

### **Cover Points**

none

## **Notes**

1. By default, the ovl\_never assertion is pessimistic and the assertion fails if test\_expr is not 0 (i.e.equals 1, X, Z, etc.). However, if 'OVL\_XCHECK\_OFF is set, the assertion fails if and only if test\_expr is 1.

## See also


ovl\_always ovl\_implication ovl\_always\_on\_edge ovl\_proposition

# **Example**

```
ovl_never #(
   'OVL_ERROR,
                                                    // severity_level
   'OVL_ASSERT,
                                                    // property_type
                                                    // msg
   'OVL COVER DEFAULT,
                                                    // coverage level
   'OVL_POSEDGE,
                                                    // clock_edge
   'OVL_ACTIVE_LOW,
                                                    // reset_polarity
   'OVL_GATE_CLOCK)
                                                    // gating_type
   valid_count (
      clock,
                                                    // clock
                                                    // reset
      reset,
                                                    // enable
      enable,
      reg_a < reg_b,</pre>
                                                    // test_expr
      fire_valid_count );
                                                    // fire
Ensures that (reg\_a < reg\_b) is FALSE at each rising edge of clock.
       clock
       reset
 reg_a < reg_b
               Х
                      ➤ NEVER
```

# ovl\_never\_unknown

Ensures that the value of an expression contains only 0 and 1 bits when a qualifying expression is TRUE.



# **Syntax**

#### ovl\_never\_unknown

## **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the test_expr argument. Default: 1.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

## **Ports**

Clock event for the assertion. clock reset Synchronous reset signal indicating completed initialization. enable Enable signal for *clock*, if *gating\_type* = 'OVL\_GATE\_CLOCK (the default gating type) or reset (if gating\_type = 'OVL GATE RESET). Ignored if gating type is 'OVL NONE. qualifier Expression that indicates whether or not to check *test\_expr* . test expr[width-1:0] Expression that should contain only 0 or 1 bits when qualifier is TRUE. fire Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check ['OVL FIRE WIDTH-1:0] failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

## **Description**

The ovl\_never\_unknown assertion checker checks the expression *qualifier* at each active edge of *clock* to determine if it should check *test\_expr*. If *qualifier* is sampled TRUE, the checker evaluates *test\_expr* and if the value of *test\_expr* contains a bit that is not 0 or 1, the assertion fails.

The checker is useful for ensuring certain data have only known values following a reset sequence. It also can be used to verify tristate input ports are driven and tristate output ports drive known values when necessary.

### **Assertion Checks**

test\_expr contains X/Z The test\_expr expression contained at least one bit that was not 0 or 1; qualifier was sampled TRUE; and 'OVL\_XCHECK\_OFF is not set.

#### **Cover Points**

cover\_qualifier BASIC — A never\_unknown check was initiated.

cover\_test\_expr\_change SANITY — Expression changed value.

## **Notes**

1. If 'OVL\_XCHECK\_OFF is set, all ovl\_never\_unknown checkers are turned off.


## See also

```
ovl_neverovl_one_hotovl_never_unknown_asyncovl_zero_one_hotovl one cold
```

# **Example**


```
ovl_never_unknown #(
  'OVL_ERROR,
                                                  // severity_level
  8,
                                                  // width
  'OVL ASSERT,
                                                  // property_type
  "Error: data unknown or undriven",
                                                  // msg
  'OVL_COVER_DEFAULT,
                                                  // coverage_level
  'OVL_POSEDGE,
                                                  // clock_edge
  'OVL_ACTIVE_LOW,
                                                  // reset_polarity
  'OVL_GATE_CLOCK)
                                                  // gating_type
  valid_data (
     clock,
                                                  // clock
     reset,
                                                  // reset
     enable,
                                                  // enable
                                                  // qualifier
     rd_data,
     data,
                                                  // test_expr
     fire_valid_data );
                                                  // fire
```

### Ensures that values of *data* are known and driven when *rd\_data* is TRUE.



# ovl\_never\_unknown\_async

Ensures that the value of an expression combinationally contains only 0 and 1 bits.



# **Syntax**

### **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the <i>test_expr</i> argument. Default: 1.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Ignored parameter.
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

#### **Ports**

reset	Synchronous reset signal indicating completed initialization.
enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.
test_expr[width-1:0]	Expression that should contain only 0 or 1 bits when qualifier is TRUE.
<pre>fire ['OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

# **Description**

The ovl\_never\_unknown\_async assertion checker combinationally evaluates *test\_expr* and if the value of *test\_expr* contains a bit that is not 0 or 1, the assertion fails.

The checker is useful for ensuring certain data have only known values following a reset sequence. It also can be used to verify tristate input ports are driven and tristate output ports drive known values when necessary.

### **Assertion Checks**

	The <i>test_expr</i> expression contained at least one bit that was not 0
value	or 1 and 'OVL_XCHECK_OFF is not set.

### **Cover Points**

```
cover_test_expr_change SANITY — Expression changed value.
```

## **Notes**

1. If 'OVL\_XCHECK\_OFF is set, all ovl\_never\_unknown\_async checkers are turned off.

## See also

ovl never


# **Example**

```
ovl_never_unknown_async #(
   'OVL_ERROR,
                                                    // severity_level
   8,
                                                    // width
                                                    // property_type
   'OVL ASSERT,
   "Error: data unknown or undriven",
                                                    // msq
   'OVL_COVER_DEFAULT,
                                                    // coverage_level
   'OVL_POSEDGE,
                                                    // clock_edge
   'OVL_ACTIVE_LOW,
                                                    // reset_polarity
   'OVL_GATE_CLOCK)
                                                    // gating_type
   valid_data (
      bus_gnt,
                                                    // reset
      enable,
                                                    // enable
      data,
                                                    // test_expr
      fire_valid_data );
                                                    // fire
Ensures that values of data are known and driven while bus_gnt is TRUE.
    bus_gnt
       data
                                                                        XXXX
              XXXX
                             1X10
                                                XXXX 00X
                                                             0011
```

NEVER\_UNKNOWN\_ASYNC Error: data unknown or undriven

# ovl next

Ensures that the value of an expression is TRUE a specified number of cycles after a start event.



# **Syntax**

instance\_name (clock, reset, start\_event, test\_expr, fire);

## **Parameters**

severity\_level Severity of the failure. Default: 'OVL\_SEVERITY\_DEFAULT ('OVL\_ERROR)

('OVL\_ERROR).

Number of cycles after *start\_event* is TRUE to wait to check that the value of *test\_expr* is TRUE. Default: 1.

check\_overlapping Whether or not to per

Whether or not to perform overlap checking. Default: 1 (overlap checking off).

- If set to 0, overlap checking is performed. From the active edge of *clock* after *start\_event* is sampled TRUE to the active edge of *clock* of the cycle before *test\_expr* is sampled for the current next check, the checker performs an overlap check. During this interval, if *start\_event* is TRUE at an active edge of *clock*, then the overlap check fails (illegal overlapping condition).
- If set to 1, overlap checking is not performed.

Whether or not to perform missing-start checking. Default: 0 (missing-start checking off).

- If set to 0, missing start checks are not performed.
- If set to 1, missing start checks are performed. The checker samples *test\_expr* every active edge of *clock*. If the value of *test\_expr* is TRUE, then *num\_cks* active edges of *clock* prior to the current time, *start\_event* must have been TRUE (initiating a next check). If not, the missing-start check fails (*start\_event* without *test\_expr*).

num\_cks

check\_missing\_start

Property type. Default: 'OVL PROPERTY DEFAULT property\_type

('OVL ASSERT).

Error message printed when assertion fails. Default: msg

'OVL\_MSG\_DEFAULT ("VIOLATION").

Coverage level. Default: 'OVL COVER DEFAULT coverage level

('OVL\_BASIC).

clock\_edge Active edge of the *clock* input. Default:

'OVL\_CLOCK\_EDGE\_DEFAULT ('OVL\_POSEDGE).

Polarity (active level) of the *reset* input. Default: reset polarity

'OVL\_RESET\_POLARITY\_DEFAULT

('OVL ACTIVE LOW).

gating\_type Gating behavior of the checker when *enable* is FALSE. Default:

'OVL GATING TYPE DEFAULT ('OVL GATE CLOCK).

## **Ports**

clock Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for *clock*, if *gating\_type* = 'OVL\_GATE\_CLOCK

(the default gating type) or reset (if gating\_type =

'OVL\_GATE\_RESET). Ignored if *gating\_type* is 'OVL\_NONE.

Expression that (along with *num cks*) identifies when to check start\_event

test expr.

Expression that should evaluate to TRUE *num\_cks* cycles after test\_expr

start event initiates a next check.

fire Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check ['OVL FIRE WIDTH-1:0]

failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

# **Description**

The ovl\_next assertion checker checks the expression *start\_event* at each active edge of *clock*. If start\_event is TRUE, a check is initiated. The check waits for num\_cks cycles (i.e., for num\_cks additional active edges of *clock*) and evaluates *test\_expr*. If *test\_expr* is not TRUE, the assertion fails. These checks are pipelined, that is, a check is initiated each cycle start event is TRUE (even if overlap checking is on and even if an overlap violation occurs).

If overlap checking is off (check\_overlapping is 1), additional checks can start while a current check is pending. If overlap checking is on, the assertion fails if start event is sampled TRUE while a check is pending (except on the last clock).

If missing-start checking is off (check\_missing\_start is 0), test\_expr can be TRUE any time. If missing-start checking is on, the assertion fails if test expr is TRUE without a corresponding

start event (*num\_cks* cycles previously). However, if *test\_expr* is TRUE in the interval of *num\_cks* - 1 cycles after a reset and has no corresponding start event, the result is indeterminate (i.e., the missing-start check might or might not fail).

## **Assertion Checks**

start_event without test_expr	The value of <i>start_event</i> was TRUE on an active edge of <i>clock</i> , but <i>num_cks</i> cycles later the value of <i>test_expr</i> was not TRUE.
illegal overlapping condition detected	The <i>check_overlapping</i> parameter is set to 0 and <i>start_event</i> was TRUE on the active edge of <i>clock</i> , but a previous check was pending.
test_expr without start_event	The <i>check_missing_start</i> parameter is set to 1 and <i>start_event</i> was not TRUE on the active edge of <i>clock</i> , but <i>num_cks</i> cycles later <i>test_expr</i> was TRUE.
num_cks <= 0	The <i>num_cks</i> parameter is less than 1.
<pre>num_cks == 1 and check_overlapping == 0</pre>	The <i>num_cks</i> parameter is 1 and check_overlapping is 0, which turns on overlap checking even though overlaps are not relevant.

## **Implicit X/Z Checks**

test_expr contains X or Z	Expression value was X or Z.
start_event contains X	Start event value was X or Z.

## **Cover Points**

cover_start_event	BASIC — The value of <i>start_event</i> was TRUE on an active edge of <i>clock</i> .
<pre>cover_overlapping_ start_events</pre>	CORNER — The <i>check_overlapping</i> parameter is TRUE and the value of <i>start_event</i> was TRUE on an active edge of <i>clock</i> while a check was pending.


# See also

ovl_change	ovl_time
ovl_frame	ovl_unchange

# **Examples**


```
ovl_next #(
   'OVL_ERROR,
                                                      // severity_level
   4,
                                                      // num_cks
   1,
                                                      // check_overlapping (off)
   0,
                                                      // check missing start (off)
   'OVL_ASSERT,
                                                      // property_type
   "error:",
                                                      // msg
   'OVL_COVER_DEFAULT,
                                                      // coverage_level
                                                      // clock_edge
// reset_polarity
   'OVL_POSEDGE,
   'OVL_ACTIVE_LOW,
   'OVL_GATE_CLOCK)
                                                      // gating_type
   valid_next_a_b (
      clock,
                                                      // clock
      reset,
                                                      // reset
      enable,
                                                      // enable
                                                      // start_event
      a,
      b,
                                                      // test_expr
      fire_valid_next_a_b );
                                                      // fire
Ensures that b is TRUE 4 cycles after a is TRUE.
       reset
                                       start_event without test_expr error -
ovl_next #(
                                                      // severity level
   'OVL ERROR,
   4,
                                                      // num_cks
   0,
                                                      // check_overlapping (on)
   0,
                                                      // check_missing_start (off)
   'OVL_ASSERT,
                                                      // property_type
   "error:"
                                                      //\ \mathrm{msg}
   'OVL_COVER_DEFAULT,
                                                      // coverage_level
   'OVL_POSEDGE,
                                                      // clock_edge
                                                      // reset_polarity
   'OVL_ACTIVE_LOW,
   'OVL GATE CLOCK)
                                                      // gating_type
   valid next a b (
      clock,
                                                      // clock
      reset,
                                                      // reset
                                                      // enable
      enable,
                                                      // start_event
      a,
                                                      // test_expr
// fire
      b,
```

fire\_valid\_next\_a\_b );




```
ovl_next #(
   'OVL ERROR,
                                                   // severity_level
                                                   // num_cks
   4,
   1,
                                                   // check_overlapping (off)
   1,
                                                   // check_missing_start (on)
   'OVL_ASSERT,
                                                   // property_type
   "error:",
                                                   // msg
   'OVL_COVER_DEFAULT,
                                                   // coverage_level
   'OVL_POSEDGE,
                                                   // clock_edge
   'OVL_ACTIVE_LOW,
                                                   // reset_polarity
   'OVL_GATE_CLOCK)
                                                   // gating_type
   valid_next_a_b (
                                                   // clock
      clock,
      reset,
                                                   // reset
      enable,
                                                   // enable
      a,
                                                   // start event
                                                   // test_expr
      b,
      fire_valid_next_a_b );
                                                   // fire
```

## Ensures that b is TRUE 4 cycles after a is TRUE. Missing-start check is on.



# ovl\_next\_state

Ensures that an expression transitions only to specified values.



# **Syntax**

#### ovl next state

## **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of test_expr. Default: 1
next_count	Number of next state values. The <i>next_state</i> port is a concatenated list of next state values. Default: 1.
min_hold	Minimum number of cycles $test\_expr$ must not change value when it matches the value of $curr\_state$ . Must be $> 0$ . Default: 1
max_hold	Maximum number of cycles <i>test_expr</i> can remain unchanged when it matches the value of <i>curr_state</i> . A value of 0 turns off checking for a maximum hold time. Must be 0 or > <i>min_hold</i> . Default: 1
disallow	Sense of the comparison of test_expr with next_state.  disallow = 0 (Default)  Next value of test_expr should match one of the values in next_state.  disallow = 1  Next value of test_expr should not match one of the values in next_state.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).

Error message printed when assertion fails. Default: msq

'OVL\_MSG\_DEFAULT ("VIOLATION").

coverage\_level Coverage level. Default: 'OVL COVER DEFAULT

('OVL\_BASIC).

clock edge Active edge of the *clock* input. Default:

'OVL\_CLOCK\_EDGE\_DEFAULT ('OVL\_POSEDGE).

reset\_polarity Polarity (active level) of the *reset* input. Default:

'OVL\_RESET\_POLARITY\_DEFAULT

('OVL ACTIVE LOW).

gating\_type Gating behavior of the checker when *enable* is FALSE. Default:

'OVL GATING TYPE DEFAULT ('OVL GATE CLOCK).

## **Ports**

clock Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for *clock*, if *gating type* = 'OVL GATE CLOCK

(the default gating type) or reset (if gating type =

'OVL\_GATE\_RESET). Ignored if *gating\_type* is 'OVL\_NONE.

test\_expr[width-1:0] State variable or expression to check.

curr\_state[width-1:0] Value to compare with test expr. If no event window is open and

the value of test expr matches the value curr state, an event

window opens.

next\_state Concatenated list of next values.

[next\_count\*width-1:0] disallow = 0

Next values are valid values for test expr when an event

window closes.

disallow = 1

Next values are not valid values for *test\_expr* when an event

window closes.

Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check ['OVL\_FIRE\_WIDTH-1:0]

failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

# **Description**

The ovl\_next\_state assertion checker evaluates test\_expr and curr\_state at each active edge of clock. If the value of test expr matches the value of curr state, the checker verifies that the value of *test expr* behaves as follows:

• If min\_hold > 0 and test\_expr changes value before min\_hold cycles (including the match cycle) transpire, a next\_state violation occurs.

- Otherwise, when *test\_expr* transitions, the checker evaluates *next\_state*. If the new value of *test\_expr* is not a value in *next\_state*, a next\_state violation occurs.
- However, if  $max\_hold > 0$  and  $test\_expr$  does not change value before  $max\_hold$  cycles (including the match cycle) transpire, a next\_state violation occurs.

A next\_state check is initiated each cycle *test\_expr* and *curr\_state* match.

Setting the *disallow* parameter to 1, changes the sense of the matching of *test\_expr* and *next\_state* values. A next\_state violation occurs if *test\_expr* transitions to a value *in* next\_state.

Uses: FSM, state machine, controller, coverage, line coverage, path coverage, branch coverage, state coverage, arc coverage.

#### **Assertion Checks**

NEXT\_STATE

Match occurred but expression value was not a next value, or expression changed too soon.

disallow = 0 and  $max\_hold = 0$ 

After matching *curr\_state*, *test\_expr* changed value before *min\_hold* cycles (including the match cycle) or transitioned to a value not in *next\_state* when it transitioned.

Match occurred but expression value was not a next value, or expression did not change in event window.

disallow = 0 and max hold > 0

After matching *curr\_state*, *test\_expr* changed value before *min\_hold* cycles (including the match cycle), transitioned to a value not in *next\_state* when it transitioned, or did not change value for *max\_hold* cycles (including the match cycle).

Match occurred but expression value was a next value, or expression changed too soon.

disallow = 1 and max\_hold = 0

After matching *curr\_state*, *test\_expr* changed value before *min\_hold* cycles (including the match cycle) or transitioned to a value in *next\_state* when it transitioned.

Match occurred but expression value was a next value, or expression did not change in event window.

disallow = 1 and max\_hold > 0

After matching *curr\_state*, *test\_expr* changed value before *min\_hold* cycles (including the match cycle), transitioned to a value in *next\_state* when it transitioned, or did not change value for *max\_hold* cycles (including the match cycle).

# Implicit X/Z Checks


 $\begin{array}{ll} \text{test\_expr contains X} & \text{Expression contained X or Z bits.} \\ \text{curr\_state contains X} & \text{Current state expression contained X or Z bits.} \\ \text{next\_state contains X} & \text{Next state expression contained X or Z bits.} \\ \text{or Z} & \text{Next state expression contained X or Z bits.} \\ \end{array}$ 

## **Cover Points**

cover_next_state_ transitions	SANITY — Number of times <i>test_expr</i> matched <i>curr_state</i> and then transitioned correctly to a value in <i>next_state</i> ( <i>disallow</i> =0) or not in <i>next_state</i> ( <i>disallow</i> =1).
cover_all_transitions	CORNER — Non-zero if <i>test_expr</i> transitioned to every next value found in the sampled <i>next_state</i> . Not meaningful if <i>disallow</i> is 1.
cover_cycles_checked	STATISTIC — Number of cycles <i>test_expr</i> matched <i>curr_state</i> .
observed_transition	STATISTIC — Reports which values in <i>next_state</i> that <i>test_expr</i> transitioned to at least once. Not meaningful if <i>disallow</i> is 1.

# ovl\_no\_contention

Ensures that a bus is driven according to specified contention rules.



# **Syntax**

```
ovl no contention
```

## **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of test_expr. Default: 2.
num_drivers	Width of driver_enables. Default: 2.
min_quiet	Minimum number of cycles the bus must be quiet (i.e., when all <i>driver_enables</i> bits are 0) between transactions. Default: 0 (quiet periods between transactions are not necessary).
max_quiet	Maximum number of cycles the bus can be quiet (i.e., when all driver_enables bits are 0). The $min\_quiet$ parameter must be $\leq max\_quiet$ . Default: 0 (quiet periods between transactions should not occur).
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).

reset\_polarity Polarity (active level) of the reset input. Default:

'OVL\_RESET\_POLARITY\_DEFAULT

('OVL\_ACTIVE\_LOW).

gating\_type Gating behavior of the checker when enable is FALSE. Default:

'OVL GATING TYPE DEFAULT ('OVL GATE CLOCK).

### **Ports**

clock Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for *clock*, if *gating\_type* = 'OVL\_GATE\_CLOCK

(the default gating type) or reset (if gating\_type =

'OVL\_GATE\_RESET). Ignored if *gating\_type* is 'OVL\_NONE.

test\_expr[width-1:0] Bus to be checked.

driver\_enables
[num\_drivers-1:0]

Enable bits for the drivers of *test\_expr*.

fire
['OVL FIRE WIDTH-1:0]

Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

## **Description**

The ovl\_no\_contention assertion checker checks the bus (*test\_expr*) and the driver enable signals (*driver\_enables*) at each active edge of *clock*. An implicit X/Z check violation occurs if any *driver\_enables* bit is X or Z.. Otherwise:

• Number of TRUE *driver enables* bits is > 1:

A single\_driver violation occurs and if *test\_expr* contains an X or Z bit, a no\_xz violation occurs.

• Number of TRUE driver enables bits is 1:

If *test\_expr* contains an X or Z bit, a no\_xz violation occurs.

In addition, the checker performs quiet-time checks. Quiet times consecutive cycles or bus inactivity where no bus transactions are occurring (i.e., *driver\_enables* = 0). The checker verifies the specified configuration as follows:

• 0 = min\_quiet = max\_quiet (default)

A quiet violation occurs each cycle *driver\_enables* = 0.

• 0 = min\_quiet < max\_quiet

A quiet violation occurs if  $driver\_enables = 0$  for  $max\_quiet+1$  consecutive cycles.

• 0 < min\_quiet ≤ max\_quiet

A quiet violation occurs if either of the following occur:

- The *driver\_enables* expression transitions to 0 and then transitions from 0 less than *min\_quiet* cycles later.
- The *driver\_enables* expression = 0 for *max\_quiet*+1 cycles.
- 0 = max\_quiet < min\_quiet

A quiet violation occurs if *driver\_enables* transitions to 0 and then transitions from 0 less than *min\_quiet* cycles later.

### **Assertion Checks**

SINGLE\_DRIVER Bus has multiple drivers. Number of TRUE bits in *driver\_enables* is > 1. NO\_XZ Bus is driven, but has X or Z bits. Number of TRUE bits in *driver\_enables* is > 0, but *test\_expr* has one or more X or Z bits. Bus was quiet. OUIET 0 = min\_quiet = max\_quiet Driver enables was 0. Bus was quiet for too many cycles. 0 = min\_quiet < max\_quiet</pre> *Driver\_enables* was 0 for more than *max\_quiet* consecutive cycles. Bus was quiet for too few or too many cycles. 0 < min\_quiet ≤ max\_quiet Driver\_enables was not held 0 for at least min\_quiet consecutive cycles or was 0 for more than *max\_quiet* cycles. Bus was quiet for too few cycles. 0 = max\_quiet < min\_quiet</pre> Driver\_enables was not held 0 for at least min\_quiet consecutive cycles.

## Implicit X/Z Checks

driver\_enables
contains X or Z


Drivers enabled expression contained X or Z bits.

## **Cover Points**

cover_driver_bitmap	BASIC — Bit map of the <i>driver_enables</i> signals that have been TRUE at least once.
<pre>cover_quiet_equals_ min_quiet</pre>	CORNER — Number of quiet periods that were exactly $min\_quiet$ cycles long $(min\_quiet > 0)$ or number of times bus control transferred from one driver to another $(min\_quiet = 0)$ .
<pre>cover_quiet_equals_ max_quiet</pre>	CORNER — Number of quiet periods that were exactly $max\_quiet$ cycles long. Not meaningful if $max\_quiet = 0$ .
observed_quiet_cycles	STATISTIC — Reports the quiet periods (in cycles) that have occurred at least once.

## ovl\_no\_overflow

Ensures that the value of an expression does not overflow.



## **Syntax**

```
ovl_no_overflow
```

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).	
width	Width of the <i>test_expr</i> argument. Width must be less than or equal to 32. Default: 1.	
min	Minimum value in the test range of test_expr. Default: 0.	
max	Maximum value in the test range of <i>test_expr</i> . Default: 2**width - 1.	
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).	
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").	
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).	
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).	
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).	
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).	

clock	Clock event for the assertion.	
reset	Synchronous reset signal indicating completed initialization.	
enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE	
test_expr[width-1:0]	Expression that should not change from a value of <i>max</i> to a value out of the test range or to a value equal to <i>min</i> .	
<pre>fire [ 'OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.	

## **Description**

The ovl\_no\_overflow assertion checker checks the expression *test\_expr* at each active edge of *clock* to determine if its value has changed from a value (at the previous active edge of *clock*) that was equal to *max*. If so, the checker verifies that the new value has not overflowed *max*. That is, it verifies the value of *test\_expr* is not greater than *max* or less than or equal to *min* (in which case, the assertion fails).

The checker is useful for verifying counters, where it can ensure the counter does not wrap from the highest value to the lowest value in a specified range. For example, it can be used to check that memory structure pointers do not wrap around. For a more general test for overflow, use ovl\_delta or ovl\_fifo\_index.

### **Assertion Checks**

NO_OVERFLOW	Expression changed value from max to a value not in the range
	min + 1 to $max - 1$ .

## Implicit X/Z Checks

```
\begin{array}{ll} \text{test\_expr contains } X & \text{Expression value contained } X \text{ or } Z \text{ bits.} \\ \text{or } Z \end{array}
```

#### **Cover Points**

```
cover_test_expr_at_min CORNER — Expression evaluated to min. cover_test_expr_at_max BASIC — Expression evaluated to max.
```

### **Errors**

The parameters *min* and *max* must be specified such that *min* is less than or equal to *max*. Otherwise, the assertion fails on each tested clock cycle for which *test\_expr* changed from *max*.

### **Notes**

1. The assertion check compares the current value of <code>test\_expr</code> with its previous value. Therefore, checking does not start until the second rising clock edge of <code>clock</code> after <code>reset</code> deasserts.


### See also

```
ovl_deltaovl_incrementovl_fifo_indexovl_no_overflow
```

## **Example**


```
ovl_no_overflow #(
                                                   // severity level
   'OVL ERROR,
                                                   // width
   3,
   0,
                                                   // min
   4,
                                                   // max
   'OVL_ASSERT,
                                                      property_type
   "Error: addr overflow",
                                                   //msq
   'OVL_COVER_DEFAULT,
                                                   // coverage_level
   'OVL_POSEDGE,
                                                   // clock_edge
                                                   // reset_polarity
   'OVL_ACTIVE_LOW,
   'OVL_GATE_CLOCK)
                                                   // gating_type
   addr_with_overflow (
                                                   // clock
      clock,
      reset,
                                                   // reset
      enable,
                                                   // enable
      addr,
                                                   // test expr
      fire_addr_with_overflow );
                                                   // fire
```

Ensures that *addr* does not overflow (i.e., change from a value of 4 at the rising edge of *clock* to a value of 0 or a value greater than 4 at the next rising edge of *clock*).



## ovl\_no\_transition

Ensures that the value of an expression does not transition from a start state to the specified next state.



## **Syntax**

```
ovl_no_transition
```

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).	
width	Width of the <i>test_expr</i> argument. Default: 1.	
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).	
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").	
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).	
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).	
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).	
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).	

clock	Clock event for the assertion.	
reset	Synchronous reset signal indicating completed initialization.	
enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.	
test_expr[width-1:0]	Expression that should not transition to <i>next_state</i> on the active edge of <i>clock</i> if its value at the previous active edge of <i>clock</i> is the same as the current value of <i>start_state</i> .	
start_state[width-1:0]	Expression that indicates the start state for the assertion check. If the start state matches the value of <i>test_expr</i> on the previous active edge of <i>clock</i> , the check is performed.	
next_state[width-1:0]	Expression that indicates the invalid next state for the assertion check. If the value of <i>test_expr</i> was <i>start_state</i> at the previous active edge of <i>clock</i> , then the value of <i>test_expr</i> should not equal <i>next_state</i> on the current active edge of <i>clock</i> .	
<pre>fire ['OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.	

## **Description**

The ovl\_no\_transition assertion checker checks the expression *test\_expr* and *start\_state* at each active edge of *clock* to see if they are the same. If so, the checker evaluates and stores the current value of *next\_state*. At the next active edge of *clock*, the checker re-evaluates *test\_expr* to see if its value equals the stored value of *next\_state*. If so, the assertion fails. The checker returns to checking *start\_state* in the current cycle (unless a fatal failure occurred)

The *start\_state* and *next\_state* expressions are verification events that can change. In particular, the same assertion checker can be coded to verify multiple types of transitions of *test\_expr*.

The checker is useful for ensuring certain control structure values (such as counters and finite-state machine values) do not transition to invalid values.

### **Assertion Checks**

NO\_TRANSITION Expression transitioned from *start\_state* to a value equal to *next\_state*.

### Implicit X/Z Checks

```
test_expr contains X or Z bits.

start_state contains X or Z

next_state contains X or Z

Next state value contained X or Z bits.

Next state value contained X or Z bits.
```

### **Cover Points**

```
cover_start_state BASIC — Expression assumed a start state value.
```

### **Notes**

1. The assertion check compares the current value of <code>test\_expr</code> with its previous value. Therefore, checking does not start until the second rising clock edge of <code>clock</code> after <code>reset</code> deasserts.

### See also


ovl\_transition

## **Example**

```
ovl_no_transition #(
   'OVL ERROR,
                                                   // severity_level
                                                   // width
   'OVL_ASSERT,
                                                   // property_type
   "Error: bad state transition",
                                                   // msg
                                                   // coverage_level
   'OVL_COVER_DEFAULT,
                                                   // clock_edge
// reset_polarity
   'OVL_POSEDGE,
   'OVL_ACTIVE_LOW,
   'OVL_GATE_CLOCK)
                                                   // gating_type
   valid_transition (
      clock.
                                                   // clock
                                                   // reset
      reset,
      enable,
                                                   // enable
                                                   // test_expr
      current_state,
      requests > 2 ? `FULL : `ONE_IN_Q,
                                                   // start_state
                                                   // next_state
      fire valid transition);
                                                   // fire
```


Ensures that *current\_state* does not transition to 'EMPTY improperly. If *requests* is greater than 2 and the current\_state is 'FULL, *current\_state* should not transition to 'EMPTY in the next

cycle. If *requests* is not greater than 2 and *current\_state* is 'ONE\_IN\_Q, *current\_state* should not transition to 'EMPTY in the next cycle.



## ovl\_no\_underflow

Ensures that the value of an expression does not underflow.



## **Syntax**

### ovl\_no\_underflow

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).	
width	Width of the <i>test_expr</i> argument. Width must be less than or equal to 32. Default: 1.	
min	Minimum value in the test range of test_expr. Default: 0.	
max	Maximum value in the test range of <i>test_expr</i> . Default: 2** <i>width</i> - 1.	
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).	
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").	
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).	
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).	
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).	
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).	

clock	Clock event for the assertion.	
reset	Synchronous reset signal indicating completed initialization.	
enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE	
test_expr[width-1:0]	Expression that should not change from a value of <i>min</i> to a value out of range or to a value equal to <i>max</i> .	
<pre>fire [ `OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.	

## **Description**

The ovl\_no\_underflow assertion checker checks the expression *test\_expr* at each active edge of *clock* to determine if its value has changed from a value (at the previous active edge of *clock*) that was equal to *min*. If so, the checker verifies that the new value has not underflowed *min*. That is, it verifies the value of *test\_expr* is not less than *min* or greater than or equal to *max* (in which case, the assertion fails).

The checker is useful for verifying counters, where it can ensure the counter does not wrap from the lowest value to the highest value in a specified range. For example, it can be used to check that memory structure pointers do not wrap around. For a more general test for underflow, use ovl\_delta or ovl\_fifo\_index.

### **Assertion Checks**

NO_UNDERFLOW	Expression changed value from <i>min</i> to a value not in the range
	min + 1 to $max - 1$ .

## Implicit X/Z Checks

```
test_expr contains X Expression value contained X or Z bits.
```

#### **Cover Points**

```
cover_test_expr_at_min BASIC — Expression evaluated to min.

cover_test_expr_at_max CORNER — Expression evaluated to max.
```

### **Errors**

The parameters *min* and *max* must be specified such that *min* is less than or equal to *max*. Otherwise, the assertion fails on each tested clock cycle for which *test\_expr* changed from *max*.

### **Notes**

1. The assertion check compares the current value of <code>test\_expr</code> with its previous value. Therefore, checking does not start until the second rising clock edge of <code>clock</code> after <code>reset</code> deasserts.


### See also

```
ovl_deltaovl_fifo_indexovl_decrementovl_no_overflow
```

## **Example**


```
ovl_no_underflow #(
                                                   // severity level
   'OVL ERROR,
   3,
                                                   // width
   3,
                                                   // min
   7,
                                                   // max
   'OVL_ASSERT,
                                                      property_type
   "Error: addr underflow",
                                                   //msq
   'OVL_COVER_DEFAULT,
                                                   // coverage_level
   'OVL_POSEDGE,
                                                   // clock_edge
                                                   // reset_polarity
   'OVL_ACTIVE_LOW,
   'OVL_GATE_CLOCK)
                                                   // gating_type
   addr_with_underflow (
                                                   // clock
      clock,
      reset,
                                                   // reset
      enable,
                                                   // enable
      addr,
                                                   // test_expr
      fire_addr_with_underflow );
                                                   // fire
```

Ensures that *addr* does not underflow (i.e., change from a value of 3 at the rising edge of *clock* to a value of 7 or a value less than 3 at the next rising edge of *clock*).



# ovl\_odd\_parity

Ensures that the value of an expression has odd parity.



## **Syntax**

#### ovl\_odd\_parity

### **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the <i>test_expr</i> argument. Default: 1.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

### **Ports**

*clock* Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.	
test_expr[width-1:0]	Expression that should evaluate to a value with odd parity on the rising clock edge.	
<pre>fire [ `OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.	

## **Description**

The ovl\_odd\_parity assertion checker checks the expression *test\_expr* at each active edge of *clock* to verify the expression evaluates to a value that has odd parity. A value has odd parity if the number of bits set to 1 is odd.

The checker is useful for verifying control circuits, for example, it can be used to verify a finite-state machine with error detection. In a datapath circuit the checker can perform parity error checking of address and data buses.

### **Assertion Checks**

ODD_PARITY	Expression evaluated to a value v	whose parity is not odd.

## Implicit X/Z Checks

```
\begin{array}{ll} \text{test\_expr contains X} & \text{Expression value contained X or Z bits.} \\ \text{or Z} \end{array}
```

### **Cover Points**

```
cover_test_expr_change SANITY — Expression has changed value.
```

### See also


ovl\_even\_parity

## **Example**

```
ovl_odd_parity #(
   'OVL_ERROR,
                                                     // severity_level
   8,
                                                     // width
   'OVL ASSERT,
                                                     // property_type
   "Error: data has even parity",
                                                     // msq
   'OVL_COVER_DEFAULT,
                                                     // coverage_level
   'OVL_POSEDGE,
                                                     // clock_edge
   'OVL_ACTIVE_LOW,
                                                     // reset_polarity
   'OVL_GATE_CLOCK)
                                                     // gating_type
   valid_data_odd_parity (
      clock,
                                                     // clock
      reset,
                                                     // reset
      enable,
                                                     // enable
      data,
                                                     // test_expr
      fire_valid_data_odd_parity );
                                                     // fire
Ensures that data has odd parity at each rising edge of clock.
     reset
      data
                                         9
                                              В
                                                  ODD PARITY
                                                  Error: data has even parity
```

## ovl\_one\_cold

Ensures that the value of an expression is one-cold (or equals an inactive state value, if specified).



## **Syntax**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the <i>test_expr</i> argument. Default: 32.
inactive	Inactive state of <i>test_expr</i> : 'OVL_ALL_ZEROS, 'OVL_ALL_ONES or 'OVL_ONE_COLD. Default: 'OVL_ONE_COLD.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

clock	Clock event for the assertion.
reset	Synchronous reset signal indicating completed initialization.
enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.
test_expr[width-1:0]	Expression that should evaluate to a one-cold or inactive value on the rising clock edge.
<pre>fire ['OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

## **Description**

The ovl\_one\_cold assertion checker checks the expression *test\_expr* at each active edge of *clock* to verify the expression evaluates to a one-cold or inactive state value. A one-cold value has exactly one bit set to 0. The inactive state value for the checker is set by the *inactive* parameter. Choices are: 'OVL\_ALL\_ZEROS (e.g., 4'b0000), 'OVL\_ALL\_ONES (e.g., 4'b1111) or 'OVL\_ONE\_COLD. The default *inactive* parameter value is 'OVL\_ONE\_COLD, which indicates *test\_expr* has no inactive state (so only a one-cold value is valid for each check).

The checker is useful for verifying control circuits, for example, it can ensure that a finite-state machine with one-cold encoding operates properly and has exactly one bit asserted low. In a datapath circuit the checker can ensure that the enabling conditions for a bus do not result in bus contention.

### **Assertion Checks**

ONTE COLD	r ·	1 4 4	'.1 1.' 1 1	• • • • •
ONE COLD	Expression assumed	i an active state w	ith militinia i	31fc cet to II
0111_00112	Ladicssion assumed	i an active state w	iui iiiuiubic i	orio sei ie e.

### Implicit X/Z Checks

test_expr contains X	Expression value contained X or Z bits.
or Z	1

### **Cover Points**

cover_test_expr_change	SANITY — Expression has changed value.
cover_all_one_colds_ checked	CORNER — Expression evaluated to all possible combinations of one-cold values.
<pre>cover_test_expr_all_ zeros</pre>	CORNER — Expression evaluated to the inactive state and the <i>inactive</i> parameter was set to 'OVL_ALL_ZEROS.
<pre>cover_test_expr_all_ ones</pre>	CORNER — Expression evaluated to the inactive state and the <i>inactive</i> parameter was set to 'OVL_ALL_ONES.

### **Notes**

1. By default, the ovl\_one\_cold assertion is pessimistic and the assertion fails if test\_expr is active and multiple bits are not 1 (i.e. equals 0, X, Z, etc.). However, if 'OVL\_XCHECK\_OFF is set, the assertion fails if and only if test\_expr is active and multiple bits are 0.


### See also

ovl one hot ovl zero one hot

## **Examples**

```
ovl_one_cold #(
                                              // severity_level
   'OVL_ERROR,
                                              // width
   4,
   'OVL_ONE_COLD,
                                              // inactive (no inactive state)
   'OVL_ASSERT,
                                              // property_type
   "Error: sel_n not one-cold",
                                              // msg
   'OVL_COVER_DEFAULT,
                                              // coverage_level
   'OVL_POSEDGE,
                                              // clock_edge
                                              // reset polarity
   'OVL ACTIVE LOW,
   'OVL_GATE_CLOCK)
                                              // gating_type
   valid_sel_n_one_cold (
      clock,
                                              // clock
      reset,
                                              // reset
      enable,
                                              // enable
      sel_n,
                                              // test_expr
      fire_valid_sel_n_one_cold );
                                              // fire
```

Ensures that *sel\_n* is one-cold at each rising edge of *clock*.




```
ovl_one_cold #(
   'OVL_ERROR,
                                                      // severity_level
   4,
                                                      // width
   'OVL ALL ONES,
                                                     // inactive
   'OVL ASSERT,
                                                     // property_type
                                                     // msg
   "Error: sel_n not one-cold or inactive",
   'OVL_COVER_DEFAULT,
                                                     // coverage_level
   'OVL_POSEDGE,
                                                      // clock_edge
   'OVL_ACTIVE_LOW,
                                                      // reset_polarity
   'OVL_GATE_CLOCK)
                                                      // gating_type
   valid sel n one cold (
                                                      // clock
      clock,
                                                      // reset
      reset,
      enable,
                                                      // enable
      sel n.
                                                     // test expr
      fire valid sel n one cold );
                                                     // fire
Ensures that sel n is one-cold or inactive (4'b1111) at each rising edge of clock.
     reset
     sel n
          XXXX
                1111
                          1011
                                 | 1101 | 1100 | 1110 |
                                                         1111
                                                                           1011
                                                                    0111

→ test_expr contains X/Z value

                                                  ONE_COLD
                                                  Error: sel_n not one-cold or inactive
ovl_one_cold #(
                                                      // severity_level
   'OVL_ERROR,
                                                      // width
   'OVL_ALL_ZEROS,
                                                     // inactive
                                                     // property_type
   'OVL_ASSERT,
   "Error: sel_n not one-cold",
                                                     // msg
   'OVL_COVER_DEFAULT,
                                                     // coverage_level
   'OVL_POSEDGE,
                                                      // clock_edge
   'OVL_ACTIVE_LOW,
                                                      // reset_polarity
   'OVL_GATE_CLOCK)
                                                     // gating_type
   valid sel n one cold (
                                                      // clock
      clock,
                                                      // reset
      reset,
      enable,
                                                      // enable
      sel n,
                                                     // test expr
      fire_valid_sel_n_one_cold );
                                                     // fire
Ensures that sel_n is one-cold or inactive (4'b0000) at each rising edge of clock.
     reset
                                 1101 0111 1110
     sel_n XXXX 0000
                          1011
                                                         1111
                                                                   0111 1011
                    ONE_COLD Error: sel_n not one-cold or inactive
```

## ovl\_one\_hot

Ensures that the value of an expression is one-hot.



## **Syntax**

### **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the <i>test_expr</i> argument. Default: 32.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

### **Ports**

*clock* Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.
test_expr[width-1:0]	Expression that should evaluate to a one-hot value on the rising clock edge.
<pre>fire [ 'OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

## **Description**

The ovl\_one\_hot assertion checker checks the expression *test\_expr* at each active edge of *clock* to verify the expression evaluates to a one-hot value. A one-hot value has exactly one bit set to 1.

The checker is useful for verifying control circuits, for example, it can ensure that a finite-state machine with one-hot encoding operates properly and has exactly one bit asserted high. In a datapath circuit the checker can ensure that the enabling conditions for a bus do not result in bus contention.

### **Assertion Checks**

ONE_HOT	Expression evaluated to zero or to a value with multiple bits set
	to 1.

## Implicit X/Z Checks

```
\begin{array}{ll} \text{test\_expr contains } \textbf{X} & \text{Expression value contained } \textbf{X} \text{ or } \textbf{Z} \text{ bits.} \\ \text{or } \textbf{Z} \end{array}
```

#### **Cover Points**

cover_test_expr_change	SANITY — Expression has changed value.
cover_all_one_hots_ checked	CORNER — Expression evaluated to all possible combinations of one-hot values.

### **Notes**

1. By default, the ovl\_one\_hot assertion is optimistic and the assertion fails if *test\_expr* is zero or has multiple bits not set to 0 (i.e.equals 1, X, Z, etc.). However, if 'OVL\_XCHECK\_OFF is set, the ONE\_HOT assertion fails if and only if *test\_expr* is zero or has multiple bits that are 1.

### See also

1	1.1	1			1 4	
OV	one cold	OVI	zero	one	hot	

## **Example**


```
ovl_one_hot #(
   'OVL_ERROR,
                                                       // severity_level
   4,
                                                       // width
   'OVL ASSERT,
                                                       // property_type
   "Error: sel not one-hot",
                                                       //msq
   'OVL_COVER_DEFAULT,
                                                       // coverage_level
   'OVL_POSEDGE,
                                                       // clock_edge
   'OVL_ACTIVE_LOW,
                                                       // reset_polarity
   'OVL_GATE_CLOCK)
                                                       // gating_type
   valid_sel_one_hot (
                                                       // clock
       clock,
      reset,
                                                       // reset
       enable,
                                                       // enable
       sel,
                                                       // test_expr
       fire_valid_sel_one_hot );
                                                       // fire
Ensures that sel is one-hot at each rising edge of clock.
     reset
          -xxxx
                 1000
                           0100
                                  | 0010 | 0011 | 0001
                                                                      0000
                                                                            0100
       sel

→ test expr contains X/Z value

                                                   ONE HOT
                                                   Error: sel not one-hot
```

# ovl\_proposition

Ensures that the value of an expression is always combinationally TRUE.



## **Syntax**

```
ovl_proposition
```

### **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Ignored parameter.
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

### **Ports**

reset	Synchronous reset signal indicating completed initialization.
enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.
test expr	Expression that should always evaluate to TRUE

```
fire
['OVL_FIRE_WIDTH-1:0]
```

Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

## **Description**

The ovl\_proposition assertion checker checks the single-bit expression *test\_expr* when it changes value to verify the expression evaluates to TRUE.

### **Assertion Checks**

PROPOSITION

Expression evaluated to FALSE.

### Implicit X/Z Checks

```
test_expr contains X F or Z
```

Expression value was X or Z.

### **Cover Points**

none

### **Notes**


1. Formal verification tools and hardware emulation/acceleration systems might ignore this checker. To verify propositional properties with these tools, consider using ovl\_always.

### See also

```
ovl_alwaysovl_implicationovl_always_on_edgeovl_never
```


## **Example**

```
ovl proposition #(
                                                    // severity level
   'OVL ERROR,
   'OVL_ASSERT,
                                                   // property_type
                                                   // msg
   "Error: current_addr changed while bus
   granted",
                                                    // coverage_level
                                                   // clock_edge
// reset_polarity
   'OVL_COVER_DEFAULT,
   'OVL_POSEDGE,
   'OVL_ACTIVE_LOW,
                                                    // gating_type
   'OVL_GATE_CLOCK)
   valid_current_addr (
      bus ant,
                                                    // reset
      enable,
                                                   // enable
      current_addr == addr,
                                                   // test_expr
      fire_valid_current_addr );
                                                   // fire
```



## ovl\_quiescent\_state

Ensures that the value of a specified state expression equals a corresponding check value if a specified sample event has transitioned to TRUE.



## **Syntax**

```
ovl_quiescent_state
```

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the <i>state_expr</i> and <i>check_value</i> arguments. Default: 1.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

clock	Clock event for the assertion.
reset	Synchronous reset signal indicating completed initialization.
enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.
state_expr[width-1:0]	Expression that should have the same value as <i>check_value</i> on the rising edge of <i>clock</i> if <i>sample_event</i> has just transitioned to TRUE (rising edge).
check_value[width-1:0]	Expression that indicates the value <i>state_expr</i> should have on the active edge of <i>clock</i> if <i>sample_event</i> has just transitioned to TRUE (rising edge).
sample_event	Expression that initiates the quiescent state check when its value transitions to TRUE.
<pre>fire ['OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

## **Description**

The ovl\_quiescent\_state assertion checker checks the expression *sample\_event* at each active edge of *clock* to see if its value has transitioned to TRUE (i.e., its current value is TRUE and its value on the previous active edge of *clock* is not TRUE). If so, the checker verifies that the current value of *state\_expr* equals the current value of *check\_value*. The assertion fails if *state\_expr* is not equal to *check\_value*.

The *state\_expr* and *check\_value* expressions are verification events that can change. In particular, the same assertion checker can be coded to compare different check values (if they are checked in different cycles).

The checker is useful for verifying the states of state machines when transactions complete.

### **Assertion Checks**

QUIESCENT\_STATE The sample\_event expression transitioned to TRUE, but the values of state\_expr and check\_value were not the same.

## Implicit X/Z Checks

state_expr contains X or Z	State expression value contained X or Z bits.
<pre>check_value contains X or Z</pre>	Check vale expression value contained X or Z bits.
sample_event contains X or Z	Sample event value was X or Z.
'OVL_END_OF_SIMULATION contains X or Z	State expression value contained X or Z bits at the end of simulation ('OVL_END_OF_SIMULATION asserted).

### **Cover Points**

none

### **Notes**

- 1. The assertion check compares the current value of *sample\_event* with its previous value. Therefore, checking does not start until the second rising clock edge of *clock* after *reset* deasserts.
- 2. The checker recognizes the Verilog macro 'OVL\_END\_OF\_SIMULATION=eos\_signal. If set, the quiescent state check is also performed at the end of simulation, when eos\_signal asserts (regardless of the value of sample\_event).
- 3. Formal verification tools and hardware emulation/acceleration systems might ignore this checker.

### See also


ovl\_no\_transition

ovl transition

## **Example**


```
ovl_quiescent_state #(
   'OVL_ERROR,
                                                  // severity_level
   4,
                                                  // width
   'OVL ASSERT,
                                                  // property_type
   "Error: illegal end of transaction",
                                                  // msq
   'OVL_COVER_DEFAULT,
                                                  // coverage_level
   'OVL_POSEDGE,
                                                  // clock_edge
   'OVL_ACTIVE_LOW,
                                                  // reset_polarity
   'OVL_GATE_CLOCK)
                                                  // gating_type
   valid_end_of_transaction_state (
      clock,
                                                  // clock
      reset,
                                                  // reset
      enable,
                                                  // enable
      transaction_state,
                                                  // state expr
      prev_tr == 'TR_READ ? 'TR_IDLE : 'TR_WAIT
                                                  // check_value
                                                  // sample_event
      end_of_transaction,
      fire_valid_end_of_transaction_state );
                                                  // fire
```

Ensures that whenever *end\_of\_transaction* asserts at the completion of each transaction, the value of *transaction\_state* is 'TR\_IDLE (if prev\_tr is 'TR\_READ) or 'TR\_WAIT (otherwise).



## ovl\_range

Ensures that the value of an expression is in a specified range.



## **Syntax**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the <i>test_expr</i> argument. Default: 1.
min	Minimum value allowed for test_expr. Default: 0.
max	Maximum value allowed for test_expr. Default: 2**width - 1.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

clock	Clock event for the assertion.
reset	Synchronous reset signal indicating completed initialization.
enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.
test_expr[width-1:0]	Expression that should evaluate to a value in the range from <i>min</i> to <i>max</i> (inclusive) on the rising clock edge.
<pre>fire ['OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

## **Description**

The ovl\_range assertion checker checks the expression *test\_expr* at each active edge of *clock* to verify the expression falls in the range from *min* to *max*, inclusive. The assertion fails if *test\_expr* < *min* or *max* < *test\_expr*.

The checker is useful for ensuring certain control structure values (such as counters and finite-state machine values) are within their proper ranges. The checker is also useful for ensuring datapath variables and expressions are in legal ranges.

### **Assertion Checks**

DANCE	Erranassian arrabratad		
RANGE	Expression evaluated	i ouiside ine	e range <i>min</i> to max.

## Implicit X/Z Checks

```
 \begin{array}{ll} \text{test\_expr contains } \textbf{X} & \text{ } \textbf{Expression value contained } \textbf{X} \text{ or } \textbf{Z} \text{ bits.} \\ \text{or } \textbf{Z} \\ \end{array}
```

### **Cover Points**

### **Errors**

The parameters *min* and *max* must be specified such that *min* is less than or equal to *max*. Otherwise, the assertion fails on each tested clock cycle.

## See also

```
ovl_alwaysovl_neverovl_implicationovl_proposition
```

## **Example**

```
ovl_range #(
   'OVL_ERROR,
                                                      // severity_level
                                                      // width
   3,
   2,
                                                      // min
                                                      // max
   'OVL_ASSERT,
                                                      // property_type
   "Error: sel_high - sel_low not within 2 to 5",
                                                      // msg
   'OVL_COVER_DEFAULT,
                                                      // coverage_level
   'OVL_POSEDGE,
                                                      // clock_edge
                                                      // reset_polarity
   'OVL_ACTIVE_LOW,
                                                      // gating_type
   'OVL_GATE_CLOCK)
   valid_sel (
      clock,
                                                      // clock
      reset,
                                                      // reset
      enable,
                                                      // enable
      sel_high - sel_low,
                                                      // test_expr
      fire_valid_sel );
                                                      // fire
```


Ensures that (*sel\_high - sel\_low*) is in the range 2 to 5 at each rising edge of *clock*.



RANGE Error: sel\_high - sel\_low not within 2 to 5

## ovl\_reg\_loaded

Ensures that a register is loaded with source data within a specified time window.



## **Syntax**

### ovl\_reg\_loaded

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the <i>src_expr</i> and <i>test_expr</i> registers. Default: 4.
start_count	Number of cycles after <i>start_event</i> asserts that the time window opens. Default: 1.
end_count	Number of cycles after <i>start_event</i> asserts that the time window closes (if it is still open). If <i>end_count</i> is 0, only the <i>end_event</i> signal is used to define the time windows. Default: 10.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

clock	Clock event for the assertion.
reset	Synchronous reset signal indicating completed initialization.
enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.
start_event	Start event signal for the reg_loaded check. If the time window is closed (or closing), the rising edge of <i>start_event</i> initiates a new check. The time window opens <i>start_count</i> cycles later.
end_event	End event signal for the reg_loaded check. If the time window is open (or opening), the rising edge of <i>end_event</i> terminates the current check, closes the window and issues a reg_loaded violation (if <i>test_expr</i> loaded the value of <i>src_expr</i> in that cycle, the time window would be closing).
<pre>src_expr[width-1:0]</pre>	Source register containing the values that load the <i>test_expr</i> register. For each reg_loaded check, the source value in <i>src_expr</i> is sampled in the same cycle that <i>start_event</i> asserts.
test_expr[width-1:0]	Destination register for the values in <i>src_expr</i> .
<pre>fire ['OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

## **Description**

The ovl\_reg\_loaded assertion checker checks *start\_event* at each active edge of *clock*. If *start\_event* has just transitioned to TRUE, the checker evaluates the source register (*src\_expr*) and initiates a reg\_loaded check to verify that this value gets loaded into the destination register (*test\_expr*) in the specified time window.

If *start\_count* is 0, the time window opens immediately. Otherwise, the time window opens *start\_count* cycles after the current cycle. The values of *test\_expr* in the cycles between the start of the reg\_loaded check and the time window opening are not relevant. When the time window opens, the checker evaluates *test\_expr* and re-evaluates *test\_expr* each subsequent cycle. Once the value of *test\_expr* equals the captured value of *src\_expr*, the current reg\_loaded check terminates successfully. The time window closes when one of the following occur:

- The current cycle is *end\_count* cycles after *start\_event* asserted (*end\_count* > 0).
- The *end\_event* signal is TRUE.

If *test\_expr* has not loaded the *src\_expr* value by the cycle the time window closes, a reg\_loaded violation occurs.

### **Assertion Checks**

REG\_LOADED

Test expression did not equal the value of the source register in the specified time window.

end\_count > 0

Either *end\_event* became TRUE or *end\_count* cycles passed after the rising edge of *start\_event* and *test\_expr* was still not equal to the captured value of *src\_expr* (ignoring values of *test\_expr* in the *start\_count* cycles after *start\_event* asserted).

Test expression did not equal the value of the source expression in the time window that ended when 'end\_event' asserted.

 $end\_count = 0$ 

End\_event became TRUE after the rising edge of start\_event and test\_expr was still not equal to the captured value of src\_expr (ignoring values of test\_expr in the start\_count cycles after start\_event asserted).

## Implicit X/Z Checks

start\_event contains X Start event signal was X or Z.

end\_event contains X End event signal was X or Z.

end\_event contains X or Source expression contained X or Z bits.

Test expression contained X or Z bits.

#### **Cover Points**

or Z

SANITY — Number of times a reg\_loaded check was initiated (i.e., number of cycles start\_event transitioned to TRUE).

BASIC — Number of times a reg\_loaded check was terminated successfully (i.e, test\_expr was loaded with src\_expr in the time window).

cover\_end\_event\_in\_ window

BASIC — Number of time windows in which end\_event asserted (whether or not test\_expr loaded src\_expr in the window). Not meaningful if end\_count = 0.

cover\_no\_end\_event\_in\_ BASIC window assert (v

BASIC — Number of time windows in which *end\_event* did not assert (whether or not *test\_expr* loaded *src\_expr* in the window). Not meaningful if *end\_count* = 0.

cover\_load\_at\_start\_
count

CORNER — Number of times *test\_expr* loaded *src\_expr* exactly *start\_count* cycles after *start\_event* asserted.

meaningful if  $end\_count = 0$ .


cover\_load\_times STATISTIC — Reports the load times (in cycles from asserting

start\_event to loading src\_expr into test\_expr) that occurred at

least once.

# ovl\_req\_ack\_unique

Ensures every request receives a corresponding acknowledge in a specified time window.



## **Syntax**

#### ovl\_req\_ack\_unique

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
min_cks	Minimum number of clock cycles after <i>req</i> asserts that its corresponding acknowledge can occur. Default: 1
max_cks	Maximum number of clock cycles after <i>req</i> asserts that its corresponding acknowledge can occur. Default: 15.
method	<ul> <li>Method used to track and correlate request/acknowledge pairs.</li> <li>method = 0 (Default)</li> <li>Method suitable for a short time window (max_cks ≤ 15).</li> <li>Uses internal IDs for requests. For each request, generates max_cks properties.</li> <li>method = 1</li> <li>Method suitable for a long time window (max_cks &gt; 15).</li> <li>Uses time stamps (computed mod 2 max_cks) to identify requests. To process an acknowledge, the time stamp for the request at the front of the queue is used to verify that the acknowledge meets timing requirements.</li> </ul>
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).

clock\_edge Active edge of the clock input. Default:

'OVL\_CLOCK\_EDGE\_DEFAULT ('OVL\_POSEDGE).

reset\_polarity Polarity (active level) of the reset input. Default:

'OVL\_RESET\_POLARITY\_DEFAULT

('OVL\_ACTIVE\_LOW).

gating\_type Gating behavior of the checker when *enable* is FALSE. Default:

'OVL GATING TYPE DEFAULT ('OVL GATE CLOCK).

#### **Ports**

*clock* Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for clock, if gating\_type = 'OVL\_GATE\_CLOCK

(the default gating type) or reset (if gating type =

'OVL\_GATE\_RESET). Ignored if *gating\_type* is 'OVL\_NONE.

req Request signal.

ack Acknowledgment signal.

fire output. Assertion failure when *fire*[0] is TRUE. X/Z check failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

## **Description**

The ovl\_req\_ack\_unique assertion checker checks *req* and *ack* at each active edge of *clock*. If *req* is TRUE, a request becomes outstanding immediately. The checker tracks outstanding requests on a first-in first-out basis to verify the specified request/acknowledge handshake protocol is obeyed.

The protocol ensures each request has an acknowledgement that occurs in the time window that opens  $min\_cks$  after the request (i.e., when the request becomes outstanding) and closes  $max\_cks$  after the request. When ack is TRUE, the oldest outstanding request is checked. If this request has not been outstanding for at least  $min\_cks$  cycles, the ack is ignored. Otherwise, the request is removed from the outstanding requests FIFO and "matched" with the current acknowledge. The checker detects the following violations:

- If ack is TRUE and no requests are outstanding, a no\_extraneous\_ack violation occurs.
- If a request is not acknowledged in its time window, an ack\_timeout violation occurs.
- If max\_cks requests are outstanding, additional requests cannot become outstanding. If a request occurs (without a simultaneous acknowledge), a max\_outstanding\_req violation occurs and the request is ignored.

To help collect coverage data, the checker tracks individual requests and their acknowledgements (up to the maximum outstanding requests limit, which is *max\_cks* requests).

But the larger *max\_cks* is, the greater the decrease in performance. To resolve this problem, the checker can be configured to a second method of tracking request/acknowledge pairs by setting the *method* parameter to 1. However with this method, the checker does not collect some coverage data.

#### **Assertion Checks**

NO\_EXTRANEOUS\_ACK Acknowledge received when no requests were

outstanding.

No requests were outstanding and ack was TRUE (and if

 $min \ cks = 0$ ,  $reg \ was \ FALSE$ ).

ACK\_TIMEOUT Acknowledge not received in time window.

A request was pending for *max\_cks* cycles and did not receive

its acknowledge in the last cycle of its time window.

MAX\_OUTSTANDING\_REQ Maximum number of requests were outstanding when an

additional request was issued.

Req was TRUE and ack was FALSE, but max\_cks requests

were outstanding.

### Implicit X/Z Checks

req contains X or Z Request signal was X or Z.

ack contains X or Z Acknowledge signal was X or Z.

#### **Cover Points**

cover\_requests SANITY — Number of cycles *req* asserted.

cover\_acknowledgements SANITY — Number of cycles ack asserted.

min\_cks cycles after its request was issued. Not meaningful if

method = 1.

max cks cycles after its request was issued. Not meaningful if

method = 1.

observed\_ack\_times STATISTIC — Reports the request-to-acknowledge times (in

cycles) that occurred at least once. Not meaningful if method = 1.


observed\_outstanding\_

requests

STATISTIC — Reports the number of cycles in which exactly *index* requests become outstanding, for each *index* in the range  $[0: max\_cks]$  (except for index = 0, which counts all cycles that no request was outstanding). Not meaningful if method = 1.

# ovl\_req\_requires

Ensures that every request event initiates a valid request-response event sequence that finishes within a specified time window.



## **Syntax**

```
ovl_req_requires
```

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
min_cks	Minimum number of clock cycles after $req\_trigger$ is TRUE that the event sequence can finish. Value of $min\_cks$ must be $> 0$ . Default: 1.
max_cks	Maximum number of clock cycles after $req\_trigger$ is TRUE that the event sequence should finish. The special value 0 selects no upper bound. If $max\_cks \neq 0$ , then $max\_cks$ must be $min\_cks$ . Default: 0.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).

gating_type	Gating behavior of the checker when enable is FALSE. Default:
	'OVL GATING TYPE DEFAULT ('OVL GATE CLOCK).

#### **Ports**

<i>clock</i> Clock event for the assertion.
---

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for *clock*, if *gating\_type* = 'OVL\_GATE\_CLOCK

(the default gating type) or reset (if gating\_type =

'OVL\_GATE\_RESET). Ignored if *gating\_type* is 'OVL\_NONE.

req\_trigger Request trigger signal. If req\_trigger is TRUE, the checker

initiates a new check and its corresponding time window opens

*min\_cks* cycles later.

req\_follower Request follower signal. A request event finishes at the first

rising edge of req\_follower after req\_trigger was TRUE.

resp\_leader Response leader signal. The first rising edge of resp\_leader in a

cycle after the request event initiates the response event.

resp\_trigger Response trigger signal. The response event finishes at the first

rising edge of *resp\_trigger* in the same or subsequent cycle as the rising edge of *resp\_leader*. This event must be in the time window from *min\_cks* to *max\_cks* cycles after *req\_trigger* was

TRUE.

fire output. Assertion failure when *fire*[0] is TRUE. X/Z check failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

# **Description**

The ovl\_req\_requires assertion checker checks *req\_trigger* at each active edge of *clock*. If *req\_trigger* is TRUE, a req\_requires check is initiated. The checker verifies that a semaphore request-response event sequence transpires with the last event occurring within the time window specified by [*max\_cks:min\_cks*]. The event sequence must have the following characteristics:

- When req\_trigger is TRUE: req\_follower, resp\_leader, resp\_trigger are TRUE in sequence.
- Each event happens at the active clock edge at which the first occurrence of its signal is TRUE following the previous event in the sequence.
- The sequence has the following timing relations:

```
t<sub>req_trigger</sub> ≤ t<sub>req_follower</sub> < t<sub>resp_leader</sub> ≤ t<sub>resp_trigger</sub>
```

That is, the req\_trigger and req\_follower events can occur in the same cycle and the resp\_leader and resp\_trigger events can occur in the same cycle, but the resp\_leader event must be after the req\_follower event.

A req requires check violation occurs if one of the following cases arises:

- The semaphore event sequence finishes before the [min\_cks:max\_cks] time window opens.
- A cycle is reached at which the checker determines the semaphore event sequence cannot finish within the [min\_cks:max\_cks] time window.
- The [min\_cks:max\_cks] time window closes, but the semaphore event sequence did not finish.

The default value of *max\_cks* is 0, which sets no upper bound for the time windows. In this case, a req\_requires violation occurs only when a sequence finishes before *min\_cks* cycles after the *req\_trigger* event. The default value of *min\_cks* is 1, so if both *min\_cks* and *max\_cks* are left set to their defaults, the req\_requires check cannot be violated.

#### **Assertion Checks**

REQ\_REQUIRES

A request-response event sequence started, but did not finish when the specified time window was open.  $max\_cks > 0$ 

Req\_trigger was TRUE, so a request-response event sequence started. But, either the sequence finished before min\_cks cycles, or it could not finish by max\_cks cycles.

A request-response event sequence started, but it finished before the specified time window opened.

max cks = 0

*Req\_trigger* was TRUE, so a request-response event sequence started, but the sequence finished before *min\_cks* cycles.

# Implicit X/Z Checks

req_trigger contains X or Z	Request trigger was X or Z.
<pre>req_follower contains X or Z</pre>	Request follower was X or Z.
resp_leader contains X or Z	Response leader was X or Z.
resp_trigger contains X or Z	Response trigger was X or Z.

## **Cover Points**

If overlapping request-response sequences are triggered, the coverage data might be inaccurate because the cover group vectors do not reflect which responses belong to which requests.

cover_requests	SANITY — Number of cycles <i>req_trigger</i> was TRUE.
<pre>cover_request_ followers</pre>	BASIC — Number of times <i>req_trigger</i> was TRUE and <i>req_follower</i> was TRUE in the same or subsequent cycle.
cover_response_leaders	BASIC — Number of times $req\_trigger$ was TRUE; $req\_follower$ was TRUE in the same or subsequent cycle; and then $resp\_leader$ was TRUE in a subsequent cycle.
cover_req_requires	BASIC — Number of valid request-response event sequences.
<pre>cover_resp_trigger_at_ min_cks</pre>	CORNER — Number of valid request-response event sequences that finished in <i>min_cks</i> cycles.
<pre>cover_resp_trigger_at_ max_cks</pre>	CORNER — Number of valid request-response event sequences that finished in <i>max_cks</i> cycles.
<pre>cover_req_trigger_to_ resp_trigger</pre>	STATISTIC — Reports the request-trigger to response-trigger times (in cycles) that occurred at least once.
<pre>cover_req_trigger_to_ req_follower</pre>	STATISTIC — Reports the request-trigger to request-follower times (in cycles) that occurred at least once.
<pre>cover_req_follower_to_ resp_leader</pre>	STATISTIC — Reports the request-follower to response-leader times (in cycles) that occurred at least once.
<pre>cover_resp_leader_to_ resp_trigger</pre>	STATISTIC — Reports the response-leader to response-trigger times (in cycles) that occurred at least once.


# ovl stack

Ensures the data integrity of a stack and ensures that the stack does not overflow or underflow.

[#(severity\_level, width, depth, push\_latency, pop\_latency,

instance\_name (clock, reset, enable, push, pop, full, empty, push\_data,

high\_water\_mark, property\_type, msg, coverage\_level, clock\_edge,



reset\_polarity, gating\_type)]

pop data, fire);

**Class:** *n*-cycle assertion

## **Syntax**

ovl stack

```
Parameters
 severity level
                             Severity of the failure. Default: 'OVL SEVERITY DEFAULT
                             ('OVL ERROR).
 width
                             Width of a data item. Default: 1.
 depth
                             Stack depth. The depth must be > 0. Default: 2.
 push_latency
                             Latency for push operation.
                             push_latency = 0 (Default)
                                 Value of push data is valid and the push operation is
                                 performed in the same cycle push asserts.
                             push_latency > 0
                                 Value of push data is valid and the push operation is
                                 performed push_latency cycles after push asserts.
 pop_latency
                             Latency for pop operation.
                             pop_latency = 0 (Default)
                                 Value of pop data is valid and the pop operation is
                                 performed in the same cycle pop asserts.
                             pop_latency > 0
                                 Value of pop_data is valid and the pop operation is
                                 performed pop latency cycles after pop asserts.
 high_water_mark
                             Stack high-water mark. Must be < depth. A value of 0 disables
                              the cover high water mark cover point. Default: 0.
```

property\_type Property type. Default: 'OVL PROPERTY DEFAULT

('OVL\_ASSERT).

msg Error message printed when assertion fails. Default:

'OVL\_MSG\_DEFAULT ("VIOLATION").

coverage\_level Coverage level. Default: 'OVL COVER DEFAULT

('OVL\_BASIC).

clock\_edge Active edge of the clock input. Default:

'OVL\_CLOCK\_EDGE\_DEFAULT ('OVL\_POSEDGE).

reset\_polarity Polarity (active level) of the reset input. Default:

'OVL\_RESET\_POLARITY\_DEFAULT

('OVL\_ACTIVE\_LOW).

gating\_type Gating behavior of the checker when *enable* is FALSE. Default:

'OVL\_GATING\_TYPE\_DEFAULT ('OVL\_GATE\_CLOCK).

**Ports** 

*clock* Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for clock, if gating\_type = 'OVL\_GATE\_CLOCK

(the default gating type) or reset (if gating\_type =

'OVL\_GATE\_RESET). Ignored if *gating\_type* is 'OVL\_NONE.

Stack push input. When *push* asserts, the stack performs a push

operation. A data item is pushed onto the stack and the stack counter increments by 1. If *push\_latency* is 0, the push is performed in the same cycle *push* asserts. Otherwise *push\_latency* cycles later, *push\_data* is latched, the push operation occurs, and the stack counter increments.

Stack pop input. When pop asserts, the stack performs a pop

operation. A data item is popped from the stack and the stack counter decrements by 1. If *deg latency* is 0, the pop is

counter decrements by 1. If deq\_idiency is 0, the pop is

performed in the same cycle *pop* asserts. Otherwise *enq\_latency* 

cycles later, the pop operation occurs, the stack counter

decrements, and *pop\_data* is valid.

full Output status flag from the stack.

full = 0

Stack not full.

full = 1

Stack full.

empty Output status flag from the stack.

empty = 0

Stack not empty.

empty = 1

Stack empty.

push_data[width-1:0]	Push data input to the stack. Contains the data item to push onto the stack.
<pre>pop_data[width-1:0]</pre>	Pop data output from the stack. Contains the data item popped from the stack.
<pre>fire [ `OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

## **Description**

The ovl\_stack checker checks *push* and *pop* at the active edge of *clock*. If *push* is TRUE, the checker assumes a push operation occurs *push\_latency* cycles later (or in the same cycle if *push\_latency* is 0). *In that cycle*, the checker does the following:

- If a pop operation is scheduled for this cycle, a simultaneous\_push\_pop check violation occurs.
- Otherwise, if the stack is already full, an overflow check violation occurs. The checker assumes the data item in *push\_data* was latched in the current cycle and replaced the top entry.
- Otherwise, the checker assumes the data item in *push\_data* was latched in the current cycle and pushed on the top of the stack. The checker increments the stack counter by 1 in the next cycle.

Similarly, if *pop* is TRUE, the checker assumes a pop operation occurs *pop\_latency* cycles later (or in the same cycle if *pop\_latency* is 0). *In that cycle*, unless a simultaneous\_push\_pop violation has occurred, the checker does the following:

- If the stack is already empty, an underflow check violation occurs.
- Otherwise, the checker assumes the data item on the top of the stack was popped and compares the value of *pop\_data* with the expected value of the popped data item. If they do not match, a value check violation occurs. The checker decrements the stack counter by 1 in the next cycle.

The ovl\_stack checker also checks *full* and *empty* at the active edge of *clock*. After the stack pointer is adjusted to reflect a push or pop performed in the previous cycle:

- If the stack is full and *full* is FALSE or if the stack is not full and *full* is TRUE, a full check violation occurs.
- If the stack is empty and *empty* is FALSE or if the stack is not empty and *empty* is TRUE, an empty check violation occurs.

#### **Assertion Checks**

OVERFLOW Data pushed onto stack when the stack was full.

Stack had *depth* data items *push\_latency* cycles after *push* 

was sampled TRUE.

UNDERFLOW Data popped from stack when the stack was empty.

Stack was empty *pop\_latency* cycles after *pop* was sampled

TRUE.

SIMULTANEOUS\_PUSH\_POP Push and pop operations occurred together.

A push operation and a pop operation were both scheduled

for the same cycle.

VALUE Data value popped from the stack did not match the

corresponding data value pushed onto the stack.

Pop was sampled TRUE, but pop\_latency cycles later the value of pop\_data did not equal the expected value pushed

onto the stack in a previous cycle.

FULL Stack was empty, but 'empty' was deasserted.

Empty was sampled FALSE when the stack was empty.

Stack was not empty, but 'empty' was asserted.

Empty was sampled TRUE when the stack was not empty.

EMPTY Stack was full, but 'full' was deasserted.

Full was sampled FALSE when the stack was full.

Stack was not full, but 'full' was asserted.

Full was sampled TRUE when the stack was not full.

### Implicit X/Z Checks

push contains X or Z Push signal was X or Z.

pop contains X or Z Pop signal was X or Z.

 $\begin{array}{ll} \text{push\_data contains X} & \text{Push data contained X or Z bits.} \\ \text{or Z} & \end{array}$ 

pop\_data contains X Pop data contained X or Z bits. or Z

full contains X or Z Full signal was X or Z.

empty contains X or Z Empty signal was X or Z.

#### **Cover Points**

cover\_pushes SANITY — Number of cycles *push* was asserted.

cover\_pops SANITY — Number of cycles *pop* was asserted.

cover\_max\_entries BASIC — Number of cycles for which the number of data items

in the stack was the same as the maximum number of data items

the stack had held up to and including that cycle.

cover\_push\_then\_pop BASIC — Number of times a *push* was followed by a *pop* 

without an intervening *push* (or *pop*).

cover\_full CORNER — Number of times a push incremented the stack

pointer to depth data items.

cover\_empty CORNER — Number of times a pop decremented the stack


pointer to 0 data items.

than the specified *high\_water\_mark*. Not meaningful if

*high\_water\_mark* is 0.

# ovl\_time

Ensures that the value of an expression remains TRUE for a specified number of cycles after a start event.



# **Syntax**

#### ovl\_time

num_cks       Number of cycles after start_event is TRUE that test_expr must be held TRUE. Default: 1.         action_on_new_start       Method for handling a new start event that occurs while a check is pending. Values are: 'OVL_IGNORE_NEW_START, 'OVL_RESET_ON_NEW_START and 'OVL_ERROR_ON_NEW_START. Default: 'OVL_IGNORE_NEW_START.         property_type       Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).         msg       Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").         coverage_level       Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).         clock_edge       Active edge of the clock input. Default: 'OVL_POSEDGE).         reset_polarity       Polarity (active level) of the reset input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).	severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
is pending. Values are: 'OVL_IGNORE_NEW_START, 'OVL_RESET_ON_NEW_START and 'OVL_ERROR_ON_NEW_START. Default: 'OVL_IGNORE_NEW_START.  property_type Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).  msg Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").  coverage_level Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).  clock_edge Active edge of the clock input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).  reset_polarity Polarity (active level) of the reset input. Default: 'OVL_RESET_POLARITY_DEFAULT	num_cks	
('OVL_ASSERT).  Error message printed when assertion fails. Default:	action_on_new_start	is pending. Values are: 'OVL_IGNORE_NEW_START, 'OVL_RESET_ON_NEW_START and 'OVL_ERROR_ON_NEW_START. Default:
'OVL_MSG_DEFAULT ("VIOLATION").  coverage_level	property_type	
('OVL_BASIC).  clock_edge Active edge of the clock input. Default:	msg	
'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).  reset_polarity Polarity (active level) of the reset input. Default:	coverage_level	
'OVL_RESET_POLARITY_DEFAULT	clock_edge	
	reset_polarity	'OVL_RESET_POLARITY_DEFAULT

gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default:
	'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

#### **Ports**

clock	Clock event for the assertion.
reset	Synchronous reset signal indicating completed initialization.
enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.
start_event	Expression that (along with <i>num_cks</i> ) identifies when to check <i>test_expr</i> .
test_expr	Expression that should evaluate to TRUE for <i>num_cks</i> cycles after <i>start_event</i> initiates a check.
<pre>fire [ `OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

# **Description**

The ovl\_time assertion checker checks the expression *start\_event* at each active edge of *clock* to determine whether or not to initiate a check. Once initiated, the check evaluates *test\_expr* each subsequent active edge of *clock* for *num\_cks* cycles to verify that the value of *test\_expr* is TRUE. During that time, the assertion fails the first cycle a sampled value of *test\_expr* is not TRUE.

The method used to determine what constitutes a start event for initiating a check is controlled by the *action\_on\_new\_start* parameter. If no check is in progress when *start\_event* is sampled TRUE, a new check is initiated. But, if a check is in progress when *start\_event* is sampled TRUE, the checker has the following actions:

'OVL\_IGNORE\_NEW\_START

The checker does not sample *start\_event* for the next *num\_cks* cycles after a start event.

'OVL\_RESET\_ON\_NEW\_START

The checker samples *start\_event* every cycle. If a check is pending and the value of *start\_event* is TRUE, the checker terminates the check (no violation occurs even if *test\_expr* has changed to FALSE) and initiates a new check starting in the next cycle.

• 'OVL\_ERROR\_ON\_NEW\_START

The checker samples *start\_event* every cycle. If a check is pending and the value of *start\_event* is TRUE, the assertion fails with an illegal start event violation. In this case,

the checker does not initiate a new check, does not terminate a pending check and reports an additional assertion violation if *test\_expr* is FALSE.

#### **Assertion Checks**

TIME The value of *test\_expr* was not TRUE within *num\_cks* cycles

after start\_event was sampled TRUE.

illegal start event The action\_on\_new\_start parameter is set to

'OVL\_ERROR\_ON\_NEW\_START and *start\_event* expression evaluated to TRUE while the checker was monitoring *test\_expr*.

### Implicit X/Z Checks

test\_expr contains X Expression value was X or Z.

or Z

start\_event contains X Start event value was X or Z.

or Z

#### **Cover Points**

cover\_window\_open BASIC — A time check was initiated.

cover\_window\_close BASIC — A time check lasted the full *num\_cks* cycles.

'OVL\_RESET\_ON\_NEW\_START, and *start\_event* was sampled TRUE while the checker was monitoring *test\_expr*.

## See also


ovl\_changeovl\_win\_changeovl\_nextovl\_win\_unchangeovl frameovl window

ovl\_unchange

## **Examples**


```
ovl_time #(
   'OVL_ERROR,
                                                  // severity_level
   3,
                                                   // num_cks
   'OVL IGNORE NEW START,
                                                  // action_on_new_start
   'OVL ASSERT,
                                                  // property_type
   "Error: invalid transaction",
   'OVL_COVER_DEFAULT,
                                                   // coverage_level
                                                   // clock_edge
   'OVL POSEDGE,
   'OVL_ACTIVE_LOW,
                                                   // reset_polarity
   'OVL_GATE_CLOCK)
                                                   // gating_type
   valid_transaction (
      clock,
                                                   // clock
                                                   // reset
      reset,
      enable,
                                                   // enable
      req == 1,
                                                   // start_event
      ptr >= 1 && ptr <= 3,
                                                   // test_expr
      fire_valid_transaction );
                                                  // fire
```

Ensures that *ptr* is sampled in the range 1 to 3 for three cycles after *req* is sampled equal to 1 at the rising edge of *clock*. If *req* is sampled equal to 1 when the checker samples *ptr*, a new check is not initiated (i.e., the new start is ignored).




```
ovl_time #(
   'OVL_ERROR,
                                                    // severity_level
                                                    // num_cks
                                                    // action_on_new_start
   'OVL_RESET_ON_NEW_START,
                                                    // property_type
   'OVL_ASSERT,
   "Error: invalid transaction",
                                                    //\ \mathrm{msg}
                                                    // coverage_level
   'OVL_COVER_DEFAULT,
                                                    // clock_edge
   'OVL_POSEDGE,
                                                    // reset_polarity
   'OVL_ACTIVE_LOW,
   'OVL_GATE_CLOCK)
                                                    // gating_type
   valid transaction (
      clock,
                                                    // clock
      reset,
                                                    // reset
                                                    // enable
      enable,
      req == 1,
                                                    // start_event
      ptr >= 1 \&\& ptr <= 3,
                                                    // test_expr
      fire_valid_transaction );
                                                    // fire
```

Ensures that *ptr* is sampled in the range 1 to 3 for three cycles after *req* is sampled equal to 1 at the rising edge of *clock*. If *req* is sampled equal to 1 when the checker samples *ptr*, a new check is initiated (i.e., the new start restarts a check).




```
ovl_time #(
   'OVL_ERROR,
                                                    // severity_level
                                                    // num_cks
   'OVL_ERROR_ON_NEW_START,
                                                    // action_on_new_start
                                                    // property_type
   'OVL_ASSERT,
   "Error: invalid transaction",
                                                    // msg
                                                    // coverage_level
// clock_edge
   'OVL_COVER_DEFAULT,
   'OVL_POSEDGE,
                                                    // reset_polarity
   'OVL_ACTIVE_LOW,
   'OVL_GATE_CLOCK)
                                                    // gating_type
   valid transaction (
      clock,
                                                    // clock
      reset,
                                                    // reset
                                                    // enable
      enable,
      req == 1,
                                                    // start_event
      ptr >= 1 \&\& ptr <= 3,
                                                    // test_expr
      fire_valid_transaction );
                                                    // fire
```

Ensures that *ptr* is sampled in the range 1 to 3 for three cycles after *req* is sampled equal to 1 at the rising edge of *clock*. If *req* is sampled equal to 1 when the checker samples *ptr*, the checker issues an *illegal start event* violation and does not start a new check.



# ovl\_transition

Ensures that the value of an expression transitions properly from a start state to the specified next state.



# **Syntax**

#### ovl\_transition

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the <i>test_expr</i> argument. Default: 1.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

#### **Ports**

clock	Clock event for the assertion.
reset	Synchronous reset signal indicating completed initialization.
enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.
test_expr[width-1:0]	Expression that should transition to <i>next_state</i> on the active edge of <i>clock</i> if its value at the previous active edge of <i>clock</i> is the same as the current value of <i>start_state</i> .
start_state[width-1:0]	Expression that indicates the start state for the assertion check. If the start state matches the value of <i>test_expr</i> on the previous active edge of <i>clock</i> , the check is performed.
<pre>next_state[width-1:0]</pre>	Expression that indicates the only valid next state for the assertion check. If the value of <i>test_expr</i> was <i>start_state</i> at the previous active edge of <i>clock</i> , then the value of <i>test_expr</i> should equal <i>next_state</i> on the current active edge of <i>clock</i> .
<pre>fire ['OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

## **Description**

The ovl\_transition assertion checker checks the expression <code>test\_expr</code> and <code>start\_state</code> at each active edge of <code>clock</code> to see if they are the same. If so, the checker evaluates and stores the current value of <code>next\_state</code>. At the next active edge of <code>clock</code>, the checker re-evaluates <code>test\_expr</code> to see if its value equals the stored value of <code>next\_state</code>. If not, the assertion fails. The checker returns to checking <code>start\_state</code> in the current cycle (unless a fatal failure occurred)

The *start\_state* and *next\_state* expressions are verification events that can change. In particular, the same assertion checker can be coded to verify multiple types of transitions of *test\_expr*.

The checker is useful for ensuring certain control structure values (such as counters and finite-state machine values) transition properly.

#### **Assertion Checks**

TRANSITION Expression transitioned from *start\_state* to a value different from

next\_state.

### Implicit X/Z Checks

```
test_expr contains X Expression value contained X or Z bits.

start_state contains X Start state value contained X or Z bits.

next_state contains X Next state value contained X or Z bits.

or Z
```

#### **Cover Points**

```
cover_start_state BASIC — Expression assumed a start state value.
```

#### **Notes**

The assertion check compares the current value of test\_expr with its previous value.
 Therefore, checking does not start until the second rising clock edge of clock after reset deasserts.


### See also

ovl\_no\_transition

## **Example**


```
ovl_transition #(
   'OVL ERROR,
                                                   // severity_level
                                                   // width
   'OVL_ASSERT,
                                                   // property_type
   "Error: bad count transition",
                                                   // msg
                                                   // coverage_level
   'OVL_COVER_DEFAULT,
                                                   // clock_edge
// reset_polarity
   'OVL_POSEDGE,
   'OVL_ACTIVE_LOW,
   'OVL_GATE_CLOCK)
                                                   // gating_type
   valid_count (
      clock.
                                                    // clock
      reset,
                                                    // reset
      enable,
                                                    // enable
                                                    // test_expr
      count,
      3'd3,
                                                    // start_state
      (sel 8 == 1'b0) ? 3'd0 : 3'd4,
                                                    // next_state
      fire_valid_count );
                                                    // fire
```

Ensures that *count* transitions from 3'd3 properly. If *sel\_8* is 0, *count* should have transitioned to 3'd0. Otherwise, *count* should have transitioned to 3'd4.



# ovl\_unchange

Ensures that the value of an expression does not change for a specified number of cycles after a start event initiates checking.



# **Syntax**

```
ovl\_unchange
```

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the <i>test_expr</i> argument. Default: 1.
num_cks	Number of cycles <i>test_expr</i> should remain unchanged after a start event. Default: 1.
action_on_new_start	Method for handling a new start event that occurs before <i>num_cks</i> clock cycles transpire without a change in the value of <i>test_expr</i> . Values are: 'OVL_IGNORE_NEW_START, 'OVL_RESET_ON_NEW_START and 'OVL_ERROR_ON_NEW_START. Default: 'OVL_IGNORE_NEW_START.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).

Polarity (active level) of the *reset* input. Default: reset\_polarity

'OVL\_RESET\_POLARITY\_DEFAULT

('OVL ACTIVE LOW).

gating\_type Gating behavior of the checker when *enable* is FALSE. Default:

'OVL GATING TYPE DEFAULT ('OVL GATE CLOCK).

#### **Ports**

clock Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for *clock*, if *gating\_type* = 'OVL\_GATE\_CLOCK

(the default gating type) or reset (if gating\_type =

'OVL\_GATE\_RESET). Ignored if *gating\_type* is 'OVL\_NONE.

Expression that (along with action on new start) identifies start\_event

when to start checking *test\_expr*.

test\_expr[width-1:0] Expression that should not change value for *num\_cks* cycles from

the start event unless the check is interrupted by a valid new start

event.

fire Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check ['OVL\_FIRE\_WIDTH-1:0]

failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

## **Description**

The ovl\_unchange assertion checker checks the expression *start\_event* at each active edge of *clock* to determine if it should check for a change in the value of *test\_expr*. If *start\_event* is sampled TRUE, the checker evaluates test\_expr and re-evaluates test\_expr at each of the subsequent *num\_cks* active edges of *clock*. Each time the checker re-evaluates *test\_expr*, if its value has changed from its value in the previous cycle, the assertion fails.

The method used to determine how to handle a new start event, when the checker is in the state of checking for a change in *test\_expr*, is controlled by the *action\_on\_new\_start* parameter. The checker has the following actions:

'OVL\_IGNORE\_NEW\_START

The checker does not sample *start\_event* for the next *num\_cks* cycles after a start event.

'OVL\_RESET\_ON\_NEW\_START

The checker samples *start\_event* every cycle. If a check is pending and the value of start\_event is TRUE, the checker terminates the pending check (no violation occurs even if test expr has changed in the current cycle) and initiates a new check with the current value of test\_expr.

#### 'OVL\_ERROR\_ON\_NEW\_START

The checker samples *start\_event* every cycle. If a check is pending and the value of *start\_event* is TRUE, the assertion fails with an illegal start event violation. In this case, the checker does not initiate a new check and does not terminate a pending check.

The checker is useful for ensuring proper changes in structures after various events. For example, it can be used to check that multiple-cycle operations with enabling conditions function properly with the same data. It can be used to check that single-cycle operations function correctly with data loaded at different cycles. It also can be used to verify synchronizing conditions that require date to be stable after an initial triggering event.

#### **Assertion Checks**

UNCHANGE The test expr expression changed value within num cks cycles

after start\_event was sampled TRUE.

illegal start event The action\_on\_new\_start parameter is set to

'OVL\_ERROR\_ON\_NEW\_START and *start\_event* expression evaluated to TRUE while the checker was in the state of checking

for a change in the value of test expr.

### Implicit X/Z Checks

 $\begin{array}{ll} \text{test\_expr contains X} & \text{Expression value contained X or Z bits.} \\ \text{or z} \end{array}$ 

start\_event contains X Start event value was X or Z.

or Z

#### **Cover Points**

cover\_window\_open BASIC — A change check was initiated.

cover\_window\_close BASIC — A change check lasted the full *num\_cks* cycles.

'OVL\_RESET\_ON\_NEW\_START, and *start\_event* was sampled TRUE while the checker was monitoring *test\_expr* 

without detecting a changed value.

### See also


ovl\_changeovl\_win\_unchangeovl\_timeovl\_window

ovl\_win\_change

## **Examples**


```
ovl_unchange #(
  'OVL_ERROR,
                                                   // severity_level
  8,
                                                   // width
  8,
                                                   // num cks
  'OVL IGNORE NEW START,
                                                   // action on new start
  'OVL_ASSERT,
                                                   // property_type
  "Error: a changed during divide",
                                                   // msg
  'OVL_COVER_DEFAULT,
                                                   // coverage_level
  'OVL_POSEDGE,
                                                   // clock_edge
// reset_polarity
  'OVL_ACTIVE_LOW,
  'OVL_GATE_CLOCK)
                                                   // gating_type
  valid div unchange a (
     clock,
                                                   // clock
     reset,
                                                   // reset
     enable,
                                                   // enable
     start == 1,
                                                   // start_event
                                                   // test_expr
     fire_);
                                                   // fire
```

Ensures that *a* remains unchanged while a divide operation is performed (8 cycles). Restarts during divide operations are ignored.




```
ovl unchange #(
  'OVL_ERROR,
                                                 // severity level
                                                 // width
  8,
                                                 // num_cks
  'OVL_RESET_ON_NEW_START,
                                                 // action_on_new_start
  'OVL_ASSERT,
                                                 // property_type
                                                 // msg
  "Error: a changed during divide",
  'OVL COVER DEFAULT,
                                                 // coverage_level
  'OVL POSEDGE,
                                                 // clock edge
  'OVL_ACTIVE_LOW,
                                                 // reset_polarity
  'OVL_GATE_CLOCK)
                                                 // gating_type
  valid_div_unchange_a (
                                                 // clock
     clock,
     reset,
                                                 // reset
                                                 // enable
     enable,
                                                 // start_event
     start == 1,
                                                 // test expr
                                                 // fire
     fire_valid_div_unchange_a );
```

Ensures that *a* remains unchanged while a divide operation is performed (8 cycles). A restart during a divide operation starts the check over.




```
ovl_unchange #(
  'OVL_ERROR,
                                                  // severity_level
  8,
                                                  // width
                                                  // num_cks
  8,
  'OVL_ERROR_ON_NEW_START,
                                                  // action_on_new_start
  'OVL_ASSERT,
                                                  // property_type
  "Error: a changed during divide",
                                                  // msg
                                                  // coverage_level
  'OVL_COVER_DEFAULT,
  'OVL_POSEDGE,
                                                  // clock_edge
  'OVL_ACTIVE_LOW,
                                                 // reset_polarity
  'OVL GATE CLOCK)
                                                 // gating_type
  valid_div_unchange_a (
     clock,
                                                  // clock
     reset,
                                                  // reset
     enable,
                                                  // enable
     start == 1,
                                                  // start_event
     a,
                                                  // test_expr
     fire_valid_div_unchange_a );
                                                 // fire
```

Ensures that *a* remains unchanged while a divide operation is performed (8 cycles). A restart during a divide operation is a violation.



# ovl\_valid\_id

Ensures that each issued ID is returned within a specified time window; that returned IDs match issued IDs; and that the issued and outstanding IDs do not exceed specified limits.



## **Syntax**

#### ovl\_valid\_id

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the issued_id, returned_id and flush_id. Default: 2.
min_cks	Minimum number of clock cycles an ID instance must be outstanding. Must be $> 0$ . Default: 1
max_cks	Maximum number of clock cycles an ID instance can be outstanding. Must be $\geq min\_cks$ . Default: 1.
max_instances	Maximum number of ID instances that can be outstanding at any time. Default: 2.
max_ids	Maximum number of different IDs that can be outstanding at any time. Default: 1.
max_instances_per_id	Maximum number of instances of a single ID that can be outstanding at any time. Default: 1.
instance_count_width	Width of issued_count. Default: 2.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).

msg Error message printed when assertion fails. Default:

'OVL\_MSG\_DEFAULT ("VIOLATION").

coverage\_level Coverage level. Default: 'OVL COVER DEFAULT

('OVL\_BASIC).

clock\_edge Active edge of the clock input. Default:

'OVL\_CLOCK\_EDGE\_DEFAULT ('OVL\_POSEDGE).

reset\_polarity Polarity (active level) of the reset input. Default:

'OVL\_RESET\_POLARITY\_DEFAULT

('OVL\_ACTIVE\_LOW).

gating\_type Gating behavior of the checker when enable is FALSE. Default:

'OVL\_GATING\_TYPE\_DEFAULT ('OVL\_GATE\_CLOCK).

#### **Ports**

*clock* Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for clock, if gating\_type = 'OVL\_GATE\_CLOCK

(the default gating type) or reset (if gating\_type =

'OVL GATE RESET). Ignored if gating type is 'OVL NONE.

issued IDs signal indicating the ID in issued\_id is added to the

outstanding IDs list. The *issued\_count* port specifies the number

of instances of the ID to make outstanding.

issued count

[instance\_count\_width-

1:0]

Number of instances of the issued ID to make outstanding when

issued asserts.

returned Returned ID signal indicating an instance of the ID in

returned id is removed from the outstanding IDs list.

Flush ID signal indicating all instances of the ID in *flush\_id* are

removed from the outstanding IDs list.

issued\_id[width-1:0] Expression or variable containing the ID to add to the

outstanding IDs list if *issued* is TRUE.

returned\_id[width-1:0] Expression or variable containing the ID of an instance returned

and removed from the outstanding IDs list if returned is TRUE.

flush\_id[width-1:0] Expression or variable containing the ID to flush if flush is

TRUE. All instances of the ID are removed from the outstanding

IDs list.

Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check

failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

## **Description**

The ovl\_valid\_id assertion checker checks *flush*, *returned* and *issued* at each active edge of *clock* and performs the following sequence of operations using an internal scratch pad of outstanding IDs:

- 1. If *flush* is TRUE, the ID specified in *flush\_id* is compared to the outstanding IDs. All instances (if any) of the flush ID are removed from the list of outstanding IDs. If *returned* is TRUE and *flush\_id = returned\_id*, the returned instance is ignored (even if it was not previously outstanding or was outstanding longer that *max\_cks*). If *issued* is TRUE and *flush\_id = issued\_id*, the issued ID instances are flushed as well (even if one of the outstanding IDs, instances or instances-per-ID limits for the issued ID instance were reached).
- 2. If returned is TRUE and the ID in returned\_ID is not being flushed:
  - a. If an instance of the returned ID is outstanding, the longest-outstanding instance of the returned ID is removed from the list of outstanding ID instances. If that ID instance was outstanding for fewer than *min\_cks* cycles, a min\_cks violation occurs.
  - b. If no instance of the returned ID is outstanding, a returned\_id violation occurs. Even if an instance of the returned ID were issued in the same cycle, all ID instances must be outstanding for *min\_cks* cycles (and *min\_cks* must be 1). In particular, the same ID instance cannot be issued and returned in the same cycle.
- 3. If issued is TRUE and issued count is 0, an issued count violation occurs.
- 4. If *issued* is TRUE and *issued\_count* > 0, then:
  - a. If the current number of unique outstanding IDs is *max\_ids* and issued\_id is not one of them, a max\_instances violation occurs.
  - b. If the current number of outstanding ID instances plus *issued\_count* exceeds *max\_instances*, a max\_ids violation occurs.
  - c. If the current number of outstanding instances of the issued ID plus *issued\_count* exceeds *max\_instances\_per\_id*, a max\_instances\_per\_id violation occurs.
  - d. If the none of these violations occur, *issued\_count* instances of the ID in *issued\_id* are added to the list of outstanding ID instances.
- 5. After flushing and returning IDs, if any IDs have been outstanding for *max\_cks* cycles, a max\_cks violation occurs in the next cycle.

#### **Assertion Checks**

RETURNED ID

Returned ID not outstanding.

Returned is TRUE, but the list of outstanding ID instances does not contain an instance of returned ID.

ID instance outstanding for too many cycles. MAX CKS An ID instance was outstanding longer than *max\_cks* cycles. MIN\_CKS ID instance returned in too few cycles. *Returned* is TRUE and an instance of the ID in *returned\_id* is outstanding, but the longest-outstanding instance of the ID has been outstanding for fewer than min cks cycles. Maximum number of outstanding IDs or ID instances MAX IDS exceeded. *Issued* is TRUE, but the number of outstanding instances plus issued count (minus 1 if an instance of issued id is returned without error) exceeds max instances or the number of unique outstanding IDs plus issued\_count (minus 1 if an instance of *issued id* is returned without error) exceeds max ids. Maximum number of outstanding ID instances for the MAX\_INSTANCES\_PER\_ID issued ID exceeded. *Issued* is TRUE, but the number of outstanding instances of issued\_id plus issued\_count (minus 1 if an instance of issued id is returned without error) exceeds max\_instances\_per\_id. ID issued with count 0. ISSUED\_COUNT *Issued* is TRUE, but *issued\_count* is 0.

### Implicit X/Z Checks

asserted


issued contains X or Z Issued signal was X or Z. returned contains X or Returned signal was X or Z. flush contains X or Z Flush signal was X or Z. issued\_id contains X Issued ID contained X or Z bits. or Z when issued is asserted Returned ID contained X or Z bits. ret\_id contains X or Z when returned is asserted flush id contains X Flush ID contained X or Z bits. or Z when flush is

#### **Cover Points**

SANITY — Number of cycles *issued* was TRUE. cover\_issued\_asserted cover\_returned\_ SANITY — Number of cycles returned was TRUE. asserted cover\_flush\_asserted SANITY — Number of cycles *flush* was TRUE. turnaround times BASIC — Reports the turnaround times (i.e., number of cycles after an ID instance is issued that the instance is returned) that occurred at least once. outstanding\_ids BASIC — Reports the numbers of outstanding ID instances that occurred at least once. CORNER — Number of times the returned ID instance was cover\_returned\_at\_min\_ cks outstanding for min\_cks cycles. CORNER — Number of times the returned ID instance was cover\_returned\_at\_max\_ outstanding for *max\_cks* cycles. cover\_max\_ids CORNER — Number of cycles the outstanding IDs reached the *max\_ids* limit or the *max\_instances* limit. cover\_max\_instances\_ CORNER — Number of cycles the outstanding instances of an per\_id ID reached the *max\_instances\_per\_id* limit.

# ovl\_value

Ensures that the value of an expression either matches a value in a specified list or does not match any value in the list (as determined by a mode signal).



# **Syntax**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of test_expr. Default: 1.
num_values	Number of values in <i>vals</i> . Must be $\geq 1$ . Default: 1.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

#### **Ports**

clock

reset Synchronous reset signal indicating completed initialization. enable Enable signal for *clock*, if *gating\_type* = 'OVL\_GATE\_CLOCK (the default gating type) or reset (if gating\_type = 'OVL\_GATE\_RESET). Ignored if *gating\_type* is 'OVL\_NONE. test\_expr[width-1:0] Variable or expression to check. Concatenated list of values for *test\_expr*. [num values\*width-1:0] disallow

Clock event for the assertion.

Sense of the comparison of test expr with vals.

disallow = 0

Value of *test\_expr* should match one of the values in *vals*.

disallow = 1

Value of *test\_expr* should not match one of the values in *vals*.

fire Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check ['OVL\_FIRE\_WIDTH-1:0] failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

## **Description**

The ovl\_value assertion checker checks test\_expr, vals and disallow at each active edge of clock (except for the first cycle after a checker reset). The value of test\_expr is compared with the list of values in vals. If disallow is FALSE and the value of test\_expr is not a value in vals, a value check violation occurs. Similarly, if *disallow* is TRUE and the value of *test\_expr* is one of the values in vals, an is not check violation occurs. The check occurs at the active clock edge,...

#### **Assertion Checks**

Expression value did not equal one of the specified VALUE

values.

Value of the test expr did not match a value in vals, but

disallow was FALSE.

Expression value was equal to one of the specified IS\_NOT

values.

Value of the *test\_expr* matched one of the values in *vals*, but

disallow was TRUE.

## Implicit X/Z Checks

 $\begin{array}{ll} \text{test\_expr contains X} & \text{Expression contained X or Z bits.} \\ \text{vals contains X or Z} & \text{Values contained X or Z bits.} \\ \text{disallow contains X or} & \text{Disallow signal was X or Z.} \end{array}$ 

#### **Cover Points**

SANITY — Number of cycles test\_expr loaded a new value.


BASIC — Number of cycles disallow was FALSE and the value of test\_expr matched a value in vals.

BASIC — Number of cycles disallow was TRUE and the value of test\_expr did not match a value in vals.

BASIC — Reports the values in vals that were covered at least once. Not applicable for cycles where disallow = 1.

# ovl\_width

Ensures that when value of an expression is TRUE, it remains TRUE for a minimum number of clock cycles and transitions from TRUE no later than a maximum number of clock cycles.



## **Syntax**

```
ovl_width
```

#### **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
min_cks	Minimum number of clock edges <i>test_expr</i> must remain TRUE once it is sampled TRUE. The special case where <i>min_cks</i> is 0 turns off minimum checking (i.e., <i>test_expr</i> can transition from TRUE in the next clock cycle). Default: 1 (i.e., same as 0).
max_cks	Maximum number of clock edges <i>test_expr</i> can remain TRUE once it is sampled TRUE. The special case where <i>max_cks</i> is 0 turns off maximum checking (i.e., <i>test_expr</i> can remain TRUE for any number of cycles). Default: 1 (i.e., <i>test_expr</i> must transition from TRUE in the next clock cycle).
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).

reset\_polarity Polarity (active level) of the reset input. Default:

'OVL\_RESET\_POLARITY\_DEFAULT

('OVL\_ACTIVE\_LOW).

gating\_type Gating behavior of the checker when enable is FALSE. Default:

'OVL GATING TYPE DEFAULT ('OVL GATE CLOCK).

#### **Ports**

*clock* Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for *clock*, if *gating\_type* = 'OVL\_GATE\_CLOCK

(the default gating type) or reset (if gating\_type =

'OVL\_GATE\_RESET). Ignored if *gating\_type* is 'OVL\_NONE.

test\_expr Expression that should evaluate to TRUE for at least min cks

cycles and at most *max\_cks* cycles after it is sampled TRUE.

fire output. Assertion failure when fire[0] is TRUE. X/Z check failure when fire[1] is TRUE. Cover event when fire[2] is TRUE.

failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

## **Description**

The ovl\_width assertion checker checks the single-bit expression *test\_expr* at each active edge of *clock*. If the value of *test\_expr* is TRUE, the checker performs the following steps:

- 1. Unless it is disabled by setting *min\_cks* to 0, a minimum check is initiated. The check evaluates *test\_expr* at each subsequent active edge of *clock*. If its value is not TRUE, the minimum check fails. Otherwise, after *min\_cks* -1 cycles transpire, the minimum check terminates.
- 2. Unless it is disabled by setting *max\_cks* to 0, a maximum check is initiated. The check evaluates *test\_expr* at each subsequent active edge of *clock*. If its value does not transition from TRUE by the time *max\_cks* cycles transpire (from the start of checking), the maximum check fails.
- 3. The checker returns to checking *test\_expr* in the next cycle. In particular if *test\_expr* is TRUE, a new set of checks is initiated.

#### **Assertion Checks**

MIN\_CHECK The value of test expr was held TRUE for less than min cks

cycles.

MAX\_CHECK The value of test\_expr was held TRUE for more than max\_cks

cycles.

min cks > max cks

The *min\_cks* parameter is greater than the *max\_cks* parameter (and  $max\_cks > 0$ ). Unless the violation is fatal, either the minimum or maximum check will fail.

## Implicit X/Z Checks

test\_expr contains X

Expression value was X or Z.

#### **Cover Points**

```
cover_test_expr_
                           BASIC — A check was initiated (i.e., test_expr was sampled
asserts
                           TRUE).
cover_test_expr_
                           CORNER — The expression test_expr was held TRUE for
asserted_for_min_cks
                           exactly min\_cks cycles (min\_cks > 0).
                           CORNER — The expression test_expr was held TRUE for
cover_test_expr_
asserted_for_max_cks
                           exactly max \ cks \ cycles \ (max \ cks > 0).
```


#### See also

ovl change ovl\_time

ovl\_unchange


## **Example**

```
ovl_width #(
   'OVL ERROR,
                                                    // severity level
   2,
                                                    // min_cks
   3,
                                                    // max_cks
   'OVL ASSERT,
                                                    // property_type
   "Error: invalid request",
                                                    // msg
   'OVL_COVER_DEFAULT,
                                                    // coverage_level
   'OVL POSEDGE,
                                                    // clock_edge
                                                    // reset_polarity
   'OVL_ACTIVE_LOW,
   'OVL_GATE_CLOCK)
                                                    // gating_type
   valid_request (
      clock,
                                                    // clock
                                                    // reset
      reset,
      enable,
                                                    // enable
      req == 1,
                                                    // test_expr
      fire_valid_request );
                                                    // fire
Ensures req asserts for 2 or 3 cycles.
```



# ovl\_win\_change

Ensures that the value of an expression changes in a specified window between a start event and an end event.



## **Syntax**

#### **Parameters**

fire);

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the <i>test_expr</i> argument. Default: 1.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

#### **Ports**

*clock* Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable Enable signal for *clock*, if *gating\_type* = 'OVL\_GATE\_CLOCK

(the default gating type) or reset (if gating\_type =

'OVL\_GATE\_RESET). Ignored if *gating\_type* is 'OVL\_NONE.

start\_event Expression that opens an event window.

test\_expr[width-1:0] Expression that should change value in the event window

end\_event Expression that closes an event window.

Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

## **Description**

The ovl\_win\_change assertion checker checks the expression *start\_event* at each active edge of *clock* to determine if it should open an event window at the start of the next cycle. If *start\_event* is sampled TRUE, the checker evaluates *test\_expr*. At each subsequent active edge of *clock*, the checker evaluates *end\_event* and re-evaluates *test\_expr*. If *end\_event* is TRUE, the checker closes the event window and if all sampled values of *test\_expr* equal its value at the start of the window, then the assertion fails. The checker returns to the state of monitoring *start\_event* at the next active edge of *clock* after the event window is closed.

The checker is useful for ensuring proper changes in structures in various event windows. A typical use is to verify that synchronization logic responds after a stimulus (for example, bus transactions occurs without interrupts or write commands are not issued during read cycles). Another typical use is verifying a finite-state machine responds correctly in event windows.

#### **Assertion Checks**

WIN\_CHANGE The test\_expr expression did not change value during an open

event window.

#### Implicit X/Z Checks

#### **Cover Points**

```
cover_window_open BASIC — An event window opened (start_event was TRUE).

cover_window_close BASIC — An event window closed (end_event was TRUE in an open event window).
```


#### See also

```
ovl_changeovl_win_unchangeovl_timeovl_windowovl_unchange
```

## **Example**


```
ovl_win_change #(
   'OVL ERROR,
                                                     // severity_level
                                                     // width
// property_type
// msg
   'OVL_ASSERT,
   "Error: read not synchronized",
   'OVL_COVER_DEFAULT,
                                                     // coverage_level
   'OVL_POSEDGE,
                                                     // clock_edge
   'OVL_ACTIVE_LOW,
                                                     // reset_polarity
   'OVL_GATE_CLOCK)
                                                     // gating_type
   valid_sync_data_bus_rd (
      clock,
                                                     // clock
                                                     // reset
// enable
      reset,
      enable,
                                                     // start_event
      rd,
                                                     // test_expr
      data,
                                                     // end event
      rd ack,
      fire_valid_sync_data_bus_rd );
                                                     // fire
```

Ensures that *data* changes value in every data read window.



# ovl\_win\_unchange

Ensures that the value of an expression does not change in a specified window between a start event and an end event.



## **Syntax**

```
ovl_win_unchange
```

#### **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the <i>test_expr</i> argument. Default: 1.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

#### **Ports**

Clock event for the assertion.

reset

Synchronous reset signal indicating completed initialization.

enable

Enable signal for clock, if gating\_type = 'OVL\_GATE\_CLOCK (the default gating type) or reset (if gating\_type = 'OVL\_GATE\_RESET). Ignored if gating\_type is 'OVL\_NONE.

start\_event

Expression that opens an event window.

test\_expr[width-1:0]

Expression that should not change value in the event window

end\_event

Expression that closes an event window.

Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check

failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

## **Description**

['OVL\_FIRE\_WIDTH-1:0]

fire

The ovl\_win\_unchange assertion checker checks the expression *start\_event* at each active edge of *clock* to determine if it should open an event window at the start of the next cycle. If *start\_event* is sampled TRUE, the checker evaluates *test\_expr*. At each subsequent active edge of *clock*, the checker evaluates *end\_event* and re-evaluates *test\_expr*. If a sampled value of *test\_expr* is changed from its value in the previous cycle, then the assertion fails. If *end\_event* is TRUE, the checker closes the event window (after reporting a violation if *test\_expr* has changed) and returns to the state of monitoring *start\_event* at the next active edge of *clock*.

The checker is useful for ensuring certain variables and expressions do not change in various event windows. A typical use is to verify that synchronization logic responds after a stimulus (for example, bus transactions occurs without interrupts or write commands are not issued during read cycles). Another typical use is to verify that non-deterministic multiple-cycle operations with enabling conditions function properly with the same data.

#### **Assertion Checks**

The *test\_expr* expression changed value during an open event window.

#### Implicit X/Z Checks

#### **Cover Points**

```
cover_window_open BASIC — An event window opened (start_event was TRUE).

cover_window_close BASIC — An event window closed (end_event was TRUE in an open event window).
```


#### See also

```
ovl_changeovl_win_changeovl_timeovl_windowovl_unchangeovl_window
```

## **Example**


```
ovl win unchange #(
   'OVL_ERROR,
                                                     // severity_level
                                                    // width
// property_type
// msg
   'OVL_ASSERT,
   "Error: a changed during divide",
   'OVL_COVER_DEFAULT,
                                                     // coverage_level
   'OVL_POSEDGE,
                                                     // clock_edge
   'OVL_ACTIVE_LOW,
                                                     // reset_polarity
   'OVL_GATE_CLOCK)
                                                     // gating_type
   valid_div_win_unchange_a (
      clock,
                                                     // clock
                                                     // reset
// enable
      reset,
      enable,
                                                     // start_event
      start,
                                                     // test_expr
                                                     // end event
      fire_valid_div_win_unchange_a );
                                                     // fire
```

Ensures that the *a* input to the divider remains unchanged while a divide operation is performed (i.e., in the window from *start* to *done*).



# ovl\_window

Ensures that the value of an expression is TRUE in a specified window between a start event and an end event.



## **Syntax**

#### **Parameters**

Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).  msg	severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
'OVL_MSG_DEFAULT ("VIOLATION").  coverage_level Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).  clock_edge Active edge of the clock input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).  reset_polarity Polarity (active level) of the reset input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).  gating_type Gating behavior of the checker when enable is FALSE. Default:	property_type	1 7 7 1
('OVL_BASIC).  clock_edge Active edge of the clock input. Default:	msg	
'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).  reset_polarity Polarity (active level) of the reset input. Default:	coverage_level	
'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).  gating_type Gating behavior of the checker when enable is FALSE. Default:	clock_edge	
	reset_polarity	'OVL_RESET_POLARITY_DEFAULT
	gating_type	

#### **Ports**

*clock* Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

Enable signal for *clock*, if *gating\_type* = 'OVL\_GATE\_CLOCK' (the default gating type) or *reset* (if *gating\_type* =

'OVL\_GATE\_RESET). Ignored if *gating\_type* is 'OVL\_NONE.

start\_event Expression that opens an event window.

test\_expr Expression that should be TRUE in the event window

end\_event Expression that closes an event window.

Fire output. Assertion failure when *fire*[0] is TRUE. X/Z check failure when *fire*[1] is TRUE. Cover event when *fire*[2] is TRUE.

## **Description**

The ovl\_window assertion checker checks the expression *start\_event* at each active edge of *clock* to determine if it should open an event window at the start of the next cycle. If *start\_event* is sampled TRUE, at each subsequent active edge of *clock*, the checker evaluates *end\_event* and *test\_expr*. If a sampled value of *test\_expr* is not TRUE, then the assertion fails. If *end\_event* is TRUE, the checker closes the event window and returns to the state of monitoring *start\_event* at the next active edge of *clock*.

The checker is useful for ensuring proper changes in structures after various events. For example, it can be used to check that multiple-cycle operations with enabling conditions function properly with the same data. It can be used to check that single-cycle operations function correctly with data loaded at different cycles. It also can be used to verify synchronizing conditions that require date to be stable after an initial triggering event.

#### **Assertion Checks**

The *test\_expr* expression changed value during an open event

window.

## Implicit X/Z Checks

 $\begin{array}{ll} \text{test\_expr contains X} & \text{ Expression value was X or Z.} \\ \text{or Z} \\ \end{array}$ 

 $\mbox{start\_event contains } \mbox{X} \quad \mbox{Start event value was } X \mbox{ or } Z.$ 

or Z

end\_event contains  ${\tt X}$  End event value was  ${\tt X}$  or  ${\tt Z}$ .

#### **Cover Points**

cover\_window\_open BASIC — A change check was initiated.

cover\_window\_close BASIC — A change check lasted the full *num\_cks* cycles.


#### See also

```
ovl_changeovl_win_changeovl_timeovl_win_unchangeovl_unchangeovl_win_unchange
```

## **Example**


```
ovl window #(
    'OVL_ERROR,
                                                             // severity_level
                                                             // property_type
    'OVL_ASSERT,
                                                            // property_espe
// msg
// coverage_level
// clock_edge
// reset_polarity
    "Error: write without grant",
    'OVL_COVER_DEFAULT,
    'OVL_POSEDGE,
    'OVL_ACTIVE_LOW,
    'OVL_GATE_CLOCK)
                                                             // gating_type
   valid_sync_data_bus_write (
       clock,
                                                             // clock
       reset,
                                                             // reset
       enable,
                                                             // enable
       write,
                                                             // start_event
                                                            // test_expr
// end_event
// fire
       bus ant,
       write_ack,
       fire_valid_sync_data_bus_write );
```

Ensures that the bus grant is not deasserted during a write cycle.



# ovl\_zero\_one\_hot

Ensures that the value of an expression is zero or one-hot.



## **Syntax**

#### **Parameters**

severity_level	Severity of the failure. Default: 'OVL_SEVERITY_DEFAULT ('OVL_ERROR).
width	Width of the <i>test_expr</i> argument. Default: 32.
property_type	Property type. Default: 'OVL_PROPERTY_DEFAULT ('OVL_ASSERT).
msg	Error message printed when assertion fails. Default: 'OVL_MSG_DEFAULT ("VIOLATION").
coverage_level	Coverage level. Default: 'OVL_COVER_DEFAULT ('OVL_BASIC).
clock_edge	Active edge of the <i>clock</i> input. Default: 'OVL_CLOCK_EDGE_DEFAULT ('OVL_POSEDGE).
reset_polarity	Polarity (active level) of the <i>reset</i> input. Default: 'OVL_RESET_POLARITY_DEFAULT ('OVL_ACTIVE_LOW).
gating_type	Gating behavior of the checker when <i>enable</i> is FALSE. Default: 'OVL_GATING_TYPE_DEFAULT ('OVL_GATE_CLOCK).

#### **Ports**

*clock* Clock event for the assertion.

reset Synchronous reset signal indicating completed initialization.

enable	Enable signal for <i>clock</i> , if <i>gating_type</i> = 'OVL_GATE_CLOCK (the default gating type) or <i>reset</i> (if <i>gating_type</i> = 'OVL_GATE_RESET). Ignored if <i>gating_type</i> is 'OVL_NONE.
test_expr[width-1:0]	Expression that should evaluate to either 0 or a one-hot value on the rising clock edge.
<pre>fire [ `OVL_FIRE_WIDTH-1:0]</pre>	Fire output. Assertion failure when <i>fire</i> [0] is TRUE. X/Z check failure when <i>fire</i> [1] is TRUE. Cover event when <i>fire</i> [2] is TRUE.

## **Description**

The ovl\_zero\_one\_hot assertion checker checks the expression *test\_expr* at each active edge of *clock* to verify the expression evaluates to a one-hot value or is zero. A one-hot value has exactly one bit set to 1.

The checker is useful for verifying control circuits, circuit enabling logic and arbitration logic. For example, it can ensure that a finite-state machine with zero-one-cold encoding operates properly and has exactly one bit asserted high—or else is zero. In a datapath circuit the checker can ensure that the enabling conditions for a bus do not result in bus contention.

#### **Assertion Checks**

ZERO_ONE_HOT	Expression evaluated to a value	with multiple bits set to 1.
--------------	---------------------------------	------------------------------

## Implicit X/Z Checks

```
test_expr contains X Expression value contained X or Z bits. or Z
```

#### **Cover Points**

#### **Notes**


1. By default, the ovl\_zero\_one\_hot assertion is optimistic and the assertion fails if <code>test\_expr</code> has multiple bits not set to 0 (i.e.equals 1, X, Z, etc.). However, if 'OVL\_XCHECK\_OFF is set, the assertion fails if and only if <code>test\_expr</code> has multiple bits that are 1.

## See also

ovl\_one\_cold ovl\_one\_hot

## **Example**

```
ovl_zero_one_hot #(
                                                    // severity_level
   'OVL_ERROR,
   4,
                                                    // width
   'OVL_ASSERT,
                                                    // property_type
   "Error: sel not zero or one-hot",
                                                    // msg
   'OVL_COVER_DEFAULT,
                                                    // coverage_level
   'OVL_POSEDGE,
                                                    // clock_edge
   'OVL_ACTIVE_LOW,
                                                    // reset_polarity
   'OVL_GATE_CLOCK)
                                                    // gating_type
   valid_sel_zero_one_hot (
      clock,
                                                    // clock
                                                    // reset
      reset,
      enable,
                                                    // enable
      sel
                                                    // test_expr
      fire valid sel zero one hot);
                                                    // fire
Ensures that sel is zero or one-hot at each rising edge of clock.
```



# **Global Defines**

Туре	DEFINE	Description
Language	'OVL_VERILOG	(default) Creates assertion checkers defined in Verilog.
	'OVL_SVA	Creates assertion checkers defined in System Verilog.
	`OVL_SVA_INTERFACE	Ensures OVL assertion checkers can be instantiated in an SVA interface construct. Default: not defined.
	'OVL_PSL	Creates assertion checkers defined in PSL. Default: not defined.
Synthesizable Logic	`OVL_SYNTHESIS	Ensures OVL logic is synthesizable. Default: not defined.
Function	'OVL_ASSERT_ON	Activates assertion logic. Default: not defined.
	'OVL_COVER_ON	Activates coverage logic. Default: not defined.
Default Parameter Values	`OVL_SEVERITY_DEFAULT	Value of <i>severity_level</i> to use when the parameter is unspecified. Default: 'OVL_ERROR.
	`OVL_PROPERTY_DEFAULT	Value of <i>property_type</i> to use when the parameter is unspecified. Default: 'OVL_ASSERT.
	`OVL_MSG_DEFAULT	Value of <i>msg</i> to use when the parameter is unspecified. Default: "VIOLATION".
	'OVL_COVER_DEFAULT	Value of <i>coverage_level</i> to use when the parameter is unspecified. Default: 'OVL_COVER_BASIC.
	'OVL_CLOCK_EDGE_ DEFAULT	Value of <i>clock_edge</i> to use when the parameter is unspecified. Default: 'OVL_POSEDGE.

Type	DEFINE	Description
	`OVL_RESET_POLARITY_ DEFAULT	Value of <i>reset_polarity</i> to use when the parameter is unspecified. Default: 'OVL_ACTIVE_LOW.
	`OVL_GATING_TYPE_ DEFAULT	Value of <i>gating_type</i> to use when the parameter is unspecified. Default: 'OVL_GATE_CLOCK.
Clock/Reset Gating	`OVL_GATING_OFF	Removes all gating logic and creates checkers with <i>gating_type</i> 'OVL_GATE_NONE. Default: each checker gated according to its <i>gating_type</i> parameter value
Global Reset	`OVL_GLOBAL_RESET= reset_signal	Overrides the <i>reset</i> port assignments of all assertion checkers with the specified active low global reset signal. Default: each checker's reset is specified by the <i>reset</i> port.
Reporting	`OVL_MAX_REPORT_ERROR	Discontinues reporting a checker's assertion violations if the number of times the checker has reported one or more violations reaches this limit. Default: unlimited reporting.
	`OVL_MAX_REPORT_COVER_ POINT	Discontinues reporting a checker's cover points if the number of times the checker has reported one or more cover points reaches this limit. Default: unlimited reporting.
	`OVL_INIT_MSG	Reports configuration information for each checker when it is instantiated at the start of simulation. Default: no initialization messages reported.
	'OVL_END_OF_SIMULATION =eos_signal	Performs quiescent state checking at end of simulation when the <i>eos_signal</i> asserts. Default: not defined.
Fatal Error Runtime	`OVL_RUNTIME_AFTER_ FATAL	Number of time units from a fatal error to end of simulation. Default: 100.
X/Z Values	'OVL_IMPLICIT_XCHECK_ OFF	Turns off implicit X/Z checks. Default: not defined.

Type	DEFINE	Description
	'OVL_XCHECK_OFF	Turns off all X/Z checks. Default: not defined.

#### **Internal Global Defines**

The following global variables are for internal use and the user should not redefine them:

'endmodule
'module
'OVL\_FIRE\_WIDTH
'OVL\_RESET\_SIGNAL
'OVL\_SHARED\_CODE
'OVL\_STD\_DEFINES\_H
'OVL\_VERSION

## **Defines Common to All Assertions**

Parameter	DEFINE	Description
severity_ level	`OVL_FATAL	Runtime fatal error.
	'OVL_ERROR	Runtime error.
	'OVL_WARNING	Runtime Warning.
	'OVL_INFO	Assertion failure has no specific severity.
property_type	`OVL_ASSERT	Assertion checks and X/Z checks are asserts.
	'OVL_ASSUME	Assertion checks and X/Z checks are assumes.
	'OVL_ASSERT_2STATE	Assertion checks are asserts. X/Z checks are disabled.
	'OVL_ASSUME_2STATE	Assertion checks are assumes. X/Z checks are disabled.
	'OVL_IGNORE	Assertion checks and X/Z checks are disabled.
coverage_ level	'OVL_COVER_ALL	(default) Includes coverage logic for all of the checker's cover points if 'OVL_COVER_ON is defined.
	OVL_COVER_NONE	Excludes coverage logic for all of the checker's cover points.

Parameter	DEFINE	Description
	`OVL_COVER_SANITY	Includes coverage logic for the checker's SANITY cover points if 'OVL_COVER_ON is defined. Can be bitwise-ORed with 'OVL_COVER_BASIC, 'OVL_COVER_CORNER and 'OVL_COVER_STATISTIC.
	`OVL_COVER_BASIC	Includes coverage logic for the checker's BASIC cover points if 'OVL_COVER_ON is defined. Can be bitwise-ORed with 'OVL_COVER_SANITY, 'OVL_COVER_CORNER and 'OVL_COVER_STATISTIC.
	OVL_COVER_CORNER	Includes coverage logic for the checker's CORNER cover points if 'OVL_COVER_ON is defined. Can be bitwise-ORed with 'OVL_COVER_SANITY, 'OVL_COVER_BASIC and 'OVL_COVER_STATISTIC.
	`OVL_COVER_STATISTIC	Includes coverage logic for the checker's STATISTIC cover points if 'OVL_COVER_ON is defined. Can be bitwise-ORed with 'OVL_COVER_SANITY, 'OVL_COVER_BASIC and 'OVL_COVER_CORNER.
clock_edge	`OVL_POSEDGE	Rising edges are active clock edges.
	`OVL_NEGEDGE	Falling edges are active clock edges.
reset_ polarity	'OVL_ACTIVE_LOW	Reset is active when FALSE.
	`OVL_ACTIVE_HIGH	Reset is active when TRUE.
gating_type	'OVL_GATE_NONE	Checker ignores the <i>enable</i> input.
	`OVL_GATE_CLOCK	Checker pauses when <i>enable</i> is FALSE. The checker treats the current cycle as a NOP. Checks, counters and internal values remain unchanged.
	`OVL_GATE_RESET	Checker resets (as if the <i>reset</i> input became active) when <i>enable</i> is FALSE.

# **Defines for Specific Assertions**

Parameter	Checkers	DEFINE	Description
action_on_ new_start	ovl_change ovl_frame ovl_time ovl_unchange	`OVL_IGNORE_NEW_START	Ignore new start events.
		`OVL_RESET_ON_NEW_ START	Restart check on new start events.
		`OVL_ERROR_ON_NEW_ START	Assert fail on new start events.
		`OVL_ACTION_ON_NEW_ START_DEFAULT	Value of action_on_new_start to use when the parameter is unspecified. Default: 'OVL_IGNORE_NEW_START.
edge_type	ovl_always_ on_edge	OVL_NOEDGE	Always initiate check.
		'OVL_POSEDGE	Initiate check on rising edge of sampling event.
		`OVL_NEGEDGE	Initiate check on falling edge of sampling event.
		`OVL_ANYEDGE	Initiate check on both edges of sampling event.
		`OVL_EDGE_TYPE_DEFAULT	Value of <i>edge_type</i> to use when the parameter is unspecified. Default: 'OVL_NOEDGE.
necessary_ condition	ovl_cycle_ sequence	'OVL_TRIGGER_ON_MOST_ PIPE	Necessary condition is full sequence. Pipelining enabled.
		'OVL_TRIGGER_ON_FIRST_ PIPE	Necessary condition is first in sequence. Pipelining enabled.
		'OVL_TRIGGER_ON_FIRST_ NOPIPE	Necessary condition is first in sequence. Pipelining disabled.

Parameter	Checkers	DEFINE	Description
		`OVL_NECESSARY_ CONDITION_DEFAULT	Value of necessary_condition to use when the parameter is unspecified. Default: 'OVL_TRIGGER_ON_MOST_PIPE.
inactive	ovl_one_cold	'OVL_ALL_ZEROS	Inactive state is all 0's.
		'OVL_ALL_ONES	Inactive state is all 1's.
		OVL_ONE_COLD	(default) No inactive state.
		`OVL_INACTIVE_DEFAULT	Value of <i>inactive</i> to use when the parameter is unspecified. Default: 'OVL_ONE_COLD.

# **OVL Backward Compatibility**

#### **V2.0**

The V2.0 version of OVL is compatible with the V1.8 version. That is, EDA tools that analyzed designs with V1.8 checkers will work seamlessly with the V2.0 OVL implementation. These checkers are identified by the prefix *assert*\_ (see Table 5-1).

#### Table 5-1. assert \* Checker Types

```
assert_always
                        assert_increment
                                                   assert_proposition
assert_always_on_edge
                       assert_never
                                                   assert_quiescent_state
assert_change
                       assert_never_unknown
                                                   assert_range
assert_cycle_sequence assert_never_unknown_async assert_time
assert_decrement
                                                   assert_transition
                       assert_next
assert_delta
                       assert_no_overflow
                                                   assert_unchange
assert_even_parity
                       assert_no_transition
                                                   assert_width
                       assert_no_underflow
assert_fifo_index
                                                   assert_win_change
                       assert_odd_parity
assert_frame
                                                   assert_win_unchange
assert_handshake
                       assert_one_cold
                                                   assert_window
assert_implication
                       assert_one_hot
                                                   assert_zero_one_hot
```

The *assert*\_\* checkers have the same parameters and ports as the V1.x versions of the checkers, so their instance specifications have not changed. However, these checkers do not have the extended parameters (*clock\_edge*, *reset\_polarity* and *gating\_type*) and ports (*enable* and *fire*) added to the new V2 OVL implementations. For this reason, they are deprecated.

The new V2 OVL checkers are identified by the prefix ovl\_ (see Table 5-2).

## Table 5-2. ovl\_\* Checker Types

These include 33 checkers that are extended versions of their *assert*\_\* counterparts. Plus completely new checkers.

#### assert\_fifo\_index and ovl\_fifo\_index

The V1 assert\_fifo\_index checker is compatible with the V2 implementation. But the ovl\_fifo\_index implementation has a change in the parameter order. The *simultaneous\_push\_pop* parameter was moved to before the *property\_type* parameter. So, the assert\_fifo\_index checker has the following syntax:

Whereas the ovl\_fifo\_index checker has the following syntax:

```
ovl_fifo_index
```