














































Title	
<Title>	
Size	Document Number
B	<Doc>
Date:	Thursday, May 31, 2012
Sheet	1 of 1



ATX POWER


ATX POWER




SYSTEM RESET

DIR-H: A -> B
DIR-L: B -> A

FA/FB/FC/FD
실크추가_v1수정




BOTTOM면 배치_v1수정










Rev	1.0
Drawn	2024.01.15
Checked	2024.01.15
Approved	2024.01.15

>>>FA_UART1_RX
 >>>FA_UART1_TX
 >>>FB_UART1_RX
 >>>FB_UART1_TX
 >>>FC_UART1_RX
 >>>FC_UART1_TX
 >>>FD_UART1_RX
 >>>FD_UART1_TX
 >>>FA_UART2_RX
 >>>FA_UART2_TX
 >>>FB_UART2_RX
 >>>FB_UART2_TX
 >>>FC_UART2_RX
 >>>FC_UART2_TX
 >>>FD_UART2_RX
 >>>FD_UART2_TX




Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	
Date:	Thursday, May 31, 2012	Sheet 4 of 33






FA1-8 XCV72000T




17

FA1-9 XCV72000T




1

FA1-10 XCV72000T




19

FA1-13 XCV72000T




22

FA1-12 XCV72000T















21









FA1-11 XCV72000T



20

























B3_A[60:1]
B3_B[60:1]
BD_[60:1]
FB_GCLK_3N
FB_GCLK_3P
FB_GCLK_4N
FB_GCLK_4P
nSYSRESET_1V8
GLOBAL_DONE_1V8




B5_A[60:1]
B5_B[60:1]
AB_[90:1]

































C6_A[60:1]
C6_B[60:1]
C7_A[60:1]
C7_B[60:1]
CD_[72:1]
C_GPIO_[18:1]


FC_UART1_RX
FC_UART1_TX
FC_UART2_RX
FC_UART2_TX






























JLC7V2000T_FLG1925

17




JLC7V2000T_FLG1925

1




JLC7V2000T_FLG1925

19




JLC7V2000T_FLG1925

22



JLC7V2000T_FLG1925

21



JLC7V2000T_FLG1925

20

