

Assignment 1 Submission Structure

Submission Requirements

PDF File

- **Name:** DD2360HT25_HW1_Group2.pdf
- **Content:**
 - Each group member's contributions
 - Answers to each exercise

ZIP File Structure

The zip file should contain code for each programming question in separate folders:

```
1  assignment1/
2  |─ Q[1]/
3  |   └─ README.md
4  |─ Q[2]/
5  |   │─ vecAdd.cu
6  |   │─ Makefile
7  |   └─ README.md
8  |   └─ batch_test.sh
9  |   └─ plot.py
10 |─ Q[3]/
11 |   │─ vecMult.cu
12 |   │─ Makefile
13 |   └─ README.md
14 |   └─ batch_test.sh
15 |   └─ plot.py
16 └─ Q[4]/
17     └─ BFS_openmp_vs_cuda.csv
18     └─ hotspot_openmp_vs_cuda.csv
19     └─ README.md
```

Group Member Contribution

- Shitong Guo: 50%, Q[2], Q[3]
- Jinye Gong: 50% Q[1], Q[4]

Q[1] Reflection on GPU-accelerated Computing:

- Questions:
 1. Explain in your own words three main architectural differences between GPUs and CPUs

The GPU is a throughput Oriented Architecture, and the CPU is a latency Oriented Architecture.

 - GPU uses simple processing units

Compared with the CPU, the GPU has more arithmetic (compute) units but relatively simpler control logic. This is because CPUs need complex mechanisms that can support complicated exception handling, while GPUs are mainly used to accelerate the parallel parts of programs and handle relatively single-purpose tasks, so the required control logic is simpler.

- GPU uses hardware threads

Compared with the CPU's software-implemented threads that are managed by the operating system, the GPU implements threads directly in hardware. Each SM has its own control unit and caches, which greatly increases the number of threads a GPU can handle. Compared with CPUs, it has stronger parallel processing capability and scalability.

- GPU uses SIMD execution

GPUs mainly adopt SIMD execution, so they can process as much parallel data as possible in a single cycle. Traditional single-core CPUs, on the other hand, mostly use SISD to execute sequentially; to enhance performance, CPUs use techniques like superscalar execution, which is more suitable for instructions with branch divergence and irregular memory access. But in essence CPUs are still sequential, whereas GPUs are designed for parallel computation, so they use SIMD execution.

2. Check the latest Top500 list (published at <https://top500.org/Links to an external site.>) that ranks the top 500 most powerful supercomputers in the world. In the top 10, how many supercomputers use GPUs? Report the name of the supercomputers and their GPU vendor (Nvidia, AMD, ...) and model.

There are 9 supercomputers use GPUs.

- TOP1

El Capitan

- 43,808 AMD fourth Gen EPYC 24C "Genoa" 24-core 1.8 GHz CPUs
- 43,808 AMD Instinct MI300A GPUs

- TOP2

Frontier

- 9,472 AMD third Gen Epyc 7713 "Trento" 64 core 2 GHz CPUs
- 37,888 AMD Instinct MI250X GPUs

- TOP3

Aurora

- 21248 intel Xeon CPU Max 9470 52C 2.4GHz
- 63744 Intel Data Center GPU Max

- TOP4

JUPITER Booster

- around 24,000 NVIDIA GH200 Grace Hopper superchips
- each GH200 Grace Hopper superchip conclude one NVIDIA Grace CPU and one NVIDIA Hopper GPU

- TOP5

Eagle

- 3600 Intel Xeon Platinum 8480C CPUs

- 14,400 NVIDIA H100 GPUs

○ TOP6

HPC6

- 3,472 AMD third Gen Epyc 7713 "Trento" 64 core 2 GHz CPUs
- 13,888 AMD Instinct MI250X GPUs

○ TOP7

Supercomputer Fugaku

- Fujitsu A64FX 48C 2.2GHz CPUs

○ TOP8

Alps

- around 10,752 NVIDIA GH200 Grace Hopper superchips
- each GH200 Grace Hopper superchip conclude one NVIDIA Grace CPU and one NVIDIA Hopper GPU

○ TOP9

LUMI

- 4,096 AMD third Gen Epyc 7713 "Trento" 64 core 2 GHz CPUs
- 11,912 AMD Instinct MI250X GPUs

○ TOP10

Leonardo

- 3,456 Intel Xeon Platinum 8358 CPUs
- 13,824 NVIDIA A100 GPUs

3. One main advantage of GPU is its **power efficiency**, which can be quantified by *Performance/Power*, e.g., throughput as in FLOPS per watt power consumption. Calculate the power efficiency for the top 10 supercomputers.

- power efficiency:

El Capitan: $1,742.00 \text{ PFlop/s} \div 29,581 \text{ kW} = 0.05889 \text{ PFlop/s/kW} = \mathbf{58.89 \text{ GFLOP/s/W}}$

Frontier: $1,353.00 \text{ PFlop/s} \div 24,607 \text{ kW} = 0.05498 \text{ PFlop/s/kW} = \mathbf{54.98 \text{ GFLOP/s/W}}$

Aurora: $1,012.00 \text{ PFlop/s} \div 38,698 \text{ kW} = 0.02615 \text{ PFlop/s/kW} = \mathbf{26.15 \text{ GFLOP/s/W}}$

JUPITER Booster: $793.40 \text{ PFlop/s} \div 13,088 \text{ kW} = 0.06062 \text{ PFlop/s/kW} = \mathbf{60.62 \text{ GFLOP/s/W}}$

HPC6: $477.90 \text{ PFlop/s} \div 8,461 \text{ kW} = 0.05648 \text{ PFlop/s/kW} = \mathbf{56.48 \text{ GFLOP/s/W}}$

Eagle It doesn't offer its Power

Fugaku: $442.01 \text{ PFlop/s} \div 29,899 \text{ kW} = 0.01478 \text{ PFlop/s/kW} = \mathbf{14.78 \text{ GFLOP/s/W}}$

Alps: $434.90 \text{ PFlop/s} \div 7,124 \text{ kW} = 0.06105 \text{ PFlop/s/kW} = \mathbf{61.05 \text{ GFLOP/s/W}}$

LUMI: $379.70 \text{ PFlop/s} \div 7,107 \text{ kW} = 0.05343 \text{ PFlop/s/kW} = \mathbf{53.43 \text{ GFLOP/s/W}}$

Leonardo: $241.20 \text{ PFlop/s} \div 7,494 \text{ kW} = 0.03219 \text{ PFlop/s/kW} = \mathbf{32.19 \text{ GFLOP/s/W}}$

Q[2] Submission Status

- Questions:

1. See the VecAdd.cu.

```
1      ///@@ 1. Allocate in host memory.
2      float *h_a = (float *)malloc(size);
3      float *h_b = (float *)malloc(size);
4      float *h_c = (float *)malloc(size);
5      float *h_c_ref = (float *)malloc(size);
6
7      ///@@ 3. Initialize host memory.
8      for (int i = 0; i < N; i++) {
9          h_a[i] = (float)(rand() % 100) / 10.0f;
10         h_b[i] = (float)(rand() % 100) / 10.0f;
11         h_c[i] = 0.0f;
12         h_c_ref[i] = 0.0f;
13     }
14
15     ///@@ 2. Allocate in device memory.
16     float *d_a, *d_b, *d_c;
17     CHECK(cudaMalloc((void **)&d_a, size));
18     CHECK(cudaMalloc((void **)&d_b, size));
19     CHECK(cudaMalloc((void **)&d_c, size));
20
21     // Time: Copy from host to device
22     double iStart = cpuSecond();
23     ///@@ 4. Copy from host memory to device memory.
24     CHECK(cudaMemcpy(d_a, h_a, size, cudaMemcpyHostToDevice));
25     CHECK(cudaMemcpy(d_b, h_b, size, cudaMemcpyHostToDevice));
26     double iElaps = cpuSecond() - iStart;
27     double timeH2D = iElaps * 1000.0; // Convert to milliseconds
28     printf("Host to Device time: %f ms\n", timeH2D);
29
30     ///@@ 5. Initialize thread block and thread grid.
31     int threadsPerBlock = 256;
32     int blocksPerGrid = (N + threadsPerBlock - 1) / threadsPerBlock; //
33     // Ceiling division
34
35     printf("Threads per block: %d\n", threadsPerBlock);
36     printf("Blocks per grid: %d\n", blocksPerGrid);
37     printf("Total threads: %d\n", blocksPerGrid * threadsPerBlock);
38
39     ///@@ 6. Invoke the CUDA kernel.
40     iStart = cpuSecond();
41     vectorAddGPU<<<blocksPerGrid, threadsPerBlock>>>>(d_a, d_b, d_c, N);
42     CHECK(cudaGetLastError());
43     cudaDeviceSynchronize(); // wait for all GPU threads to complete
44     iElaps = cpuSecond() - iStart;
45     double timeKernel = iElaps * 1000.0; // Convert to milliseconds
46     printf("Kernel execution time: %f ms\n", timeKernel);
```

```

47 // Time: Copy from device to host
48 iStart = cpuSecond();
49 //@@ 7. Copy results from GPU to CPU.
50 CHECK(cudaMemcpy(h_c, d_c, size, cudaMemcpyDeviceToHost));
51 iElaps = cpuSecond() - iStart;
52 double timed2H = iElaps * 1000.0; // Convert to milliseconds
53 printf("Device to Host time: %f ms\n", timed2H);
54
55 printf("Total GPU time: %f ms\n", timeH2D + timeKernel + timed2H);
56
57 // Compute CPU reference
58 iStart = cpuSecond();
59 vectorAddCPU(h_a, h_b, h_c_ref, N);
60 iElaps = cpuSecond() - iStart;
61 double cpuTime = iElaps * 1000.0; // Convert to milliseconds
62 printf("CPU execution time: %f ms\n", cpuTime);
63
64 //@@ 8. Compare the results with the CPU reference result.
65 float maxError = 0.0f;
66 int errorCount = 0;
67 for (int i = 0; i < N; i++) {
68     float error = fabsf(h_c[i] - h_c_ref[i]);
69     if (error > maxError) {
70         maxError = error;
71     }
72     if (error > 1e-5) {
73         errorCount++;
74     }
75 }
76 printf("Max error: %f\n", maxError);
77 if (errorCount > 0) {
78     printf("Warning: %d elements have error > 1e-5\n", errorCount);
79 } else {
80     printf("Results match CPU reference (within tolerance)\n");
81 }
82
83 //@@ 10. Free device memory.
84 CHECK(cudaFree(d_a));
85 CHECK(cudaFree(d_b));
86 CHECK(cudaFree(d_c));
87
88 //@@ 9. Free host memory.
89 free(h_a);
90 free(h_b);
91 free(h_c);
92 free(h_c_ref);
93

```

2. (N-1) operations; 2N reads.

3. 256 threads per block, **total 2 blocks and 512 threads.**

4. The achieved occupancy is **31.86%.**

▼ Occupancy

Occupancy is the ratio of the number of active warps per multiprocessor to the maximum number of possible active warps. Another way to view occupancy is the percentage of the hardware's ability to process warps that is actively in use. Higher occupancy does not always result in higher performance, however, low occupancy always reduces the ability to hide latencies, resulting in overall performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution typically indicates highly imbalanced workloads.

Theoretical Occupancy [%]	100	Block Limit Registers [block]	8
Theoretical Active Warps per SM [warp]	48	Block Limit Shared Mem [block]	8
Achieved Occupancy [%]	31.86	Block Limit Warps [block]	3
Achieved Active Warps Per SM [warp]	15.29	Block Limit SM [block]	16

5. My program **still works** with the number since that I use the ceiling for the calculation of block numbers, i.e., `int blocksPerGrid = (N + threadsPerBlock - 1) / threadsPerBlock`.

6. **Total 1028 blocks and 263168 threads.**


7. The achieved occupancy is **74.17%**.

► Occupancy

Occupancy is the ratio of the number of active warps per multiprocessor to the maximum number of possible active warps. Another way to view occupancy is the percentage of the hardware's ability to process warps that is actively in use. Higher occupancy does not always result in higher performance, however, low occupancy always reduces the ability to hide latencies, resulting in overall performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution typically indicates highly imbalanced workloads.

Theoretical Occupancy [%]	100	Block Limit Registers [block]	8
Theoretical Active Warps per SM [warp]	48	Block Limit Shared Mem [block]	8
Achieved Occupancy [%]	74.17	Block Limit Warps [block]	3
Achieved Active Warps Per SM [warp]	35.60	Block Limit SM [block]	16

8. See the stacked bar chart below:



Q[3] Submission Status

Questions:

1. 1 | $\text{FLOPs} = 2 \times \text{numARows} \times (\text{numAColumns} - 1) \times \text{numBColumns}$

Explanation:

- Each element $C[i][j]$ requires computing the dot product of row i of A and column j of B
- For each element $C[i][j]$:

- `numAColumns` multiplications: $A[i][k] \times B[k][j]$ for $k = 0$ to `numAColumns` - 1
 - (`numAColumns` - 1) additions: summing the products
 - Total: `numAColumns` multiplications + (`numAColumns` - 1) additions $\approx 2 \times$ `numAColumns` operations per element
 - Total elements in C: `numARows` \times `numBColumns`
2. 1 | Total reads = $2 \times \text{numARows} \times \text{numAColumns} \times \text{numBColumns}$

Explanation:

- Each thread computes one element $C[i][j]$
 - Each thread reads:
 - One row of A: `numAColumns` reads ($A[i][k]$ for $k = 0$ to `numAColumns` - 1)
 - One column of B: `numAColumns` reads ($B[k][j]$ for $k = 0$ to `numAColumns` - 1)
 - Total per thread: $2 \times$ `numAColumns` reads
 - Number of threads computing: `numARows` \times `numBColumns`
- 3.
1. **Thread block size:** $16 \times 16 = 256$ threads per block
 2. **Grid size:**
 1. X dimension: $(\text{numBColumns} + 16 - 1) / 16 = (32 + 15) / 16 = 2$ blocks
 2. Y dimension: $(\text{numARows} + 16 - 1) / 16 = (128 + 15) / 16 = 8$ blocks
 3. **Total $2 \times 8 = 16$ blocks, and total 16 blocks \times 256 threads = 4096 threads.**
 4. The achieved occupancy is **72.61%**

Occupancy			
Occupancy is the ratio of the number of active warps per multiprocessor to the maximum number of possible active warps. Another way to view occupancy is the percentage of the hardware's ability to process warps that is actively in use. Higher occupancy does not always result in higher performance, however, low occupancy always reduces the ability to hide latencies, resulting in overall performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution typically indicates highly imbalanced workloads.			
Theoretical Occupancy [%]	100	Block Limit Registers [block]	6
Theoretical Active Warps per SM [warp]	48	Block Limit Shared Mem [block]	8
Achieved Occupancy [%]	72.61	Block Limit Warps [block]	6
Achieved Active Warps Per SM [warp]	34.85	Block Limit SM [block]	16

4. My program **still works** with the number, since that I use the ceiling for the calculation of block numbers, i.e.,

```
1 dim3 blocksPerGrid((numBColumns + threadsPerBlock.x - 1) / threadsPerBlock.x,
2                   (numARows + threadsPerBlock.y - 1) / threadsPerBlock.y);
```


1. **Thread block size:** $16 \times 16 = 256$ threads per block
2. **Grid size:**
 1. X dimension: $(\text{numBColumns} + 16 - 1) / 16 = (8197 + 15) / 16 = 513$ blocks
 2. Y dimension: $(\text{numARows} + 16 - 1) / 16 = (1024 + 15) / 16 = 64$ blocks
 3. Total: $513 \times 64 = 32832$ blocks
3. **Total CUDA threads launched:** $32832 \text{ blocks} \times 256 \text{ threads} = \mathbf{8404992 \text{ threads}}$
4. **Threads that actually compute results:** $1024 \times 8197 = \mathbf{8393728 \text{ threads}}$

Explanation:

1. For $A(1024 \times 8191) \times B(8191 \times 8197)$, all 8393728 threads compute results
2. The grid is sized to cover all elements of C, and since dimensions are not multiples of block size, $8404992 - 8393728 = 11264$ threads are idle.
5. The achieved occupancy is **98.99%**


Occupancy			
Occupancy is the ratio of the number of active warps per multiprocessor to the maximum number of possible active warps. Another way to view occupancy is the percentage of the hardware's ability to process warps that is actively in use. Higher occupancy does not always result in higher performance, however, low occupancy always reduces the ability to hide latencies, resulting in overall performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution typically indicates highly imbalanced workloads.			
Theoretical Occupancy [%]	100	Block Limit Registers [block]	6
Theoretical Active Warps per SM [warp]	48	Block Limit Shared Mem [block]	8
Achieved Occupancy [%]	98.99	Block Limit Warps [block]	6
Achieved Active Warps Per SM [warp]	47.52	Block Limit SM [block]	16

5.



- I found that with the increase of $\text{FLOPs} = 2 \times \text{numARows} \times (\text{numAColumns} - 1) \times \text{numBColumns}$, the overall time cost increases.
- In small matrix calculations, the data transmission time is dominates the overall time. With the size of the matrix increases, the kernel runtime increases significantly, and gradually become the dominant, indicating the advantage of parallel computation.
- Kernel computation scales cubically with problem size, while PCIe transfers (H2D and D2H) scale quadratically. As the matrices grow, data transfer increases steadily, but the kernel—due to its computational load and device-memory bandwidth limits—grows faster and becomes the dominant cost.

6.



- The overall result is the quite the same as the computation with datatype of `double` . While comparing between the two datatypes, since the size of `double` is 2 times of the size of `float` , the overall runtime of `float` operation is 0.3 times of `double` operation .
- After switching from double to float, the bytes moved over PCIe and DRAM are halved, and FP32 has higher hardware throughput with better occupancy, so all three time components decrease. Among them, the kernel drops the most—being limited by both memory bandwidth and compute—so the entire bar becomes significantly shorter.

Q[4] Submission Status

- Questions:
 - 1.Compile both OMP and CUDA versions of your selected benchmarks. Do you need to make any changes in Makefile?
No.
 2. Ensure the same input problem is used for OMP and CUDA versions. Report and compare their execution time.

Benchmark	Dataset/Size	OpenMP Real (s)	CUDA Real (s)	Speedup (CPU/GPU)
BFS	graph1MW_6.txt	0.64	2.48	0.26
BFS	graph4096.txt	0.06	1.71	0.04
BFS	graph65536.txt	0.05	1.74	0.03
hotspot	64×64	0.14	1.70	0.08
hotspot	512×512	0.51	1.82	0.28
hotspot	1024×1024	0.00	2.21	inf

3. Do you observe expected speedup on GPU compared to CPU? Explain your observations.

There's no end-to-end speedup on the GPU; it's consistently slower than the OpenMP CPU runs. Two things dominate: (1) overheads dwarf the work at these sizes—each BFS/hotspot step launches many short kernels, with kernel-launch/synchronization and H2D/D2H copies adding fixed costs that CPUs don't pay; and (2) the workloads aren't a good fit for GPU throughput. BFS has highly irregular, pointer-chasing accesses with branch divergence and atomics, while hotspot is a bandwidth-bound stencil with low arithmetic intensity, so ALUs sit under-utilized. In contrast, the CPU keeps data in caches, has low launch overhead, and handles irregular control flow well, so for these small/medium inputs the CPU's wall-clock wins even though the GPU has higher peak FLOPS.