## Lecture 02132019

## **Sung Yeul Park**

Department of Electrical & Computer Engineering
University of Connecticut
Email: sung\_yeul.park@uconn.edu

assembly language. Timple - RISC: reduced Instruction sel computer

131 AVR (cycle | Instruction: LD: load value - 1 Acsembly language of clock - CP: Compare value - 1 Not shown 15 × 16

CISC: Complex instruction set computer

Complex instruction of some instruction o

combe eval and write 10,000 theres to the 3 yes 100 more - more is on executing our the SROWE read only menony part of on smallete send for RAM RAM The data is gone DWM · Pulse wighth moo 70/.

