Q.131) Differentiate lecture DRAM and SRAM.

Ans. DRAM

- (3) Higher access Dime
- (1) Uses capacitors and very few toransistors.
- (m) Has the characteristics of ope-chips memory.
- (High doubidy devices
- (Used in major memories.
- (ii) It is cheaper

- sram
- (1) Lower access teme.
- (11) Uses iteransistoris and latches.
- (ti) De in the form of am-chip
- (P) Low density devices.
- (v) Used in cache memories.
- (4) It is expensive

1 and 0. Two additional access to a storage and during great and write apprention.

0.135) How many external commentions are required to disign 32 m x 32 memory alif ?

Mrs. Na of data lus = 32 m ×32 = 28 ×220 = 228

Spr. Na of data lus = 32 m ×32 = 28 ×220 = 228

Data lus = 32

Mhat is the difference between memory access time and memory eyele theme.

Memory Access Theme Memory Cayale Theme

Amount of Line It takes the foreaesson do read data, instructions, and infarimation from memory.

Time that is measured in manoseconds, the time letween one RAM access of time the grest Random Access Memory RAM access start.

a memory capacity of 1 kB dey wing available chip.

Ans. capacity of RAM chips = 296×4

30, 40 get 1 kB = 1 kB (k-lifts) $= 1 \text{ kB} \text{ 2}^{10} \text{ lifts}$ $= 2^{13} \text{ lifts}$ We need, $\frac{2^{13}}{256\text{ Ny}} = \frac{2^{13}}{2^{10}} \text{ No. 2}^{10} = 2^{2} \text{ s.8}$

(14) How many 128×8 RAM chips are meaded to provide a memory capacity of RAM chips = 128×8

Long Capacity of RAM chips = 128×8

So, to get 2048 leytes = 2048×8 leits
2 2" × 23 bite
2 214 bits

We meed, $\frac{2^{14}}{128 \times 8} = \frac{2^{14}}{2^{7} \times 2^{3}} = \frac{2^{14}}{2^{10}} = 2^{4} = 16$

What is the need of locality of reference & Explain about the different types of locality of reference. Locality of references is important because it is the tendency of the CPV to repeatedly execute instructions in localized areas of the foregram. Different types of locality of neferrence are: is likely to be executed again very soom. ii) Spatial locality of referrence: Instruction with address close to a recent instruction made likely do be executed soom. (1916) A cache comeists of a total of 128 blocks. The main memory cantains 2K (blocks, each comeisting of 32 woords. How many leits are there in each of the TAGI. SET and WORD field in case of 4-way set associative mapping How many leits are there in each of the TAbro Blockston and WORD field In case of affrect mapping. Size of main memory = 2K x 32 words Ans. Stree of cache memory a 128 x 82 worlds Cache memosy - 128 blocks Yway i.e., 4 blocks Bresent In 1 $\frac{128}{4}$ = $\frac{27}{2^2}$ = 28 = 82 Wood offset 25 Set offset =5 TAG Lik . 16-(5+5) = 6 WORD OFFSET SET OFFSET Spits data bus um marm memory = 21 x25 = 216 offset = 10,82 = 25 bits 12 ppset = log (128) = 7 bits of dag links = 16-(5-7) = 469ts 10 memosty CACHE BLOCK WORD O FRSET . M. 56145 76its 4bits -16 bits -

- (147) Specify the use of tag list in memory mapping function:
- Ans. The TAG BIT is kept do allow the eache to trianslate from a cache address to a unique CPV address.
- (149) Explain the importance of valid bit associated with each
- Me Valid list is a leit of importantion that indicates whether the data in a block is valid (i) as not (o) when data is loaded into a particular cache belock, the conversion valid list is set to 1.
- (1191) What is difference between write though and write back protocal?

Mriste - Abrough MentoD

- Main memory is ubdated with every memory write operation as well as eache memory is ubdated in barallel if it contains the word at the specified address.
- (ii) Maior onemosy always constains same dota as cache.
- in a typical programmi more
- (iv) When I/O device communicate through DMA would receive most precent data
- (v) It is a possocose of writing cache and main memory simultaneously.

MentoD METHOD

- (?) Omly cache location is updated during write operation
- (ii) Main memory and cache memory may have difference data
- (11) Number of onemosy costite operation in a typical program
- (iv) When I/O derice communicate Abrough DMA would not recieve most recent data
- (v) Process of writing cache and data is removed from cache, first copied to main memory.

Calculate the number of hits and miss in a 4-blocked cache good the LRU and FIFO policy if the sequence of schools reference by the cru is given like 2,2,3,4,2,5,6,4,7,5.

Ans. LRU

T	2	7	7
1	B	6	
	4		
	5		

HH = 4 Miss . 6


LULo

126	
\$7	
4	
3	

42 to 48H Miss - 6

Implement the LRU algorithm con the following data. Assume cache size in 3 black. 9.155) 1,1,2,3,3,4,5,1,2,5

LRU



Hits 23 Miss= 7

9.167) Find the average cache access time if the hit ratio is 60%, one cache access time is 2 ms and miss benalty is 10 ms.

$$\Rightarrow x = (0.6x) x^2 + (1-0.6x) 10$$

→ 2º 1·724

Can it be possible to have 100% hit in a cache, your answer. Mes, it is possible to have 100% hit im a cache. This happens when all the elements to be inscrited as the same. In a cache organisation if the cache memory has an access time of 8 need and life rate as 0.98, B.1 59) them find out Average Memory Access Time (AMAT) for the whose arrangement. Assume the access time of main memory is 0.1 mec. Access time 28 masec Hit orate = 0.98 Miss Penalty = 0.1 msee Miss rate > (1-0.98) 20.62 : Avorage Memory Access Time 2 Hit Rate x Access Prome + Miss Rate x Miss Penalty 20.98×8 +0.02 ×109 9.161 What is the hit nation of a cache memory if cache memory occess time is some and main = 2007.84 msec access tême & 15 ms and average access 2 42 ms? teme) e= 30 ms Let HA Rate = x M= 15 ms Aw. Miss Rate = (1-x) Average access tême = xxc + (1-x) M = 42 = xx30 (1-x) x15

242 = 80x + 11 15 - 15 n => 27 = 15x A X2 1.8

Miss nate = (1-2) = (1-1.8) HPH Ratio = 9:5 (Am.)

9,166) What is visitual memory? Discuss the visitual memory

Aus Virtual memory is an architectural solution sto increase the effective stree of the manage system.


Vocation Memory Organization

· Memory Management unit (MMV) translates viortual addorers

· It the desired data as instructions are in the main memory they are fetched as described previously.

main memosey, they must be transformed from secondary storage to the main memosey.

• MMU causes the aperating system to leving the data from the secondary storage into the main memory.



9.167) Illustrate the address translation mechanism in violual memory. Explain the role of MB.

