Embedded Systems Lab Experiment 10

Serial Peripherial Interface in ATmega 32


To program two ATmega 32 microcontroller as a master and a slave for SPI communication between them to control a 7-segment display

Exp 10: Serial Peripherial Interface in 97 Mega 32


"> Objective: To program two AT Mega 32 microcontrollers as a marter and slave for SPI communication.

.> Syparaturegd:

Name .	Specification	Quantity
1. MC	St. Mega 32	2
2. 7 segment display	TAR 550 3	1.
3. Junger wires	M -	12
4. Resistors	100 2	7



(ii) slave: 721+1; ppdr + r21 20←spdn r21 1 20= F) ypdr +r21



Schematic used for SPI Communication with master and slave boards mentioned

·> Code: (i) marter: Il basic imports call you marter und enable yn with proper settings Idi mil, Onffparte as output out debre, +16-1di n21,0 120 -1, r21 -0 Idi r20,1call delay wait for slave to init properly call marter-werte renchange dad data call marter_read-20 4 ypdr add n 21, n 20 r21 - r20+r21 call delaywait for slave to complete jup main while (1) yri-marter-mil: Adi v16, Dabo ip, appins in portlare set -) accarding out ddr l, r16 shi parts, pinks Idi v16, 0251 per = 0251 out yper, r 16 marter read .. in r20, yodr-20 - ypdr

master weite chi port bi pus 64-- inale slave out net, year par, r21-> spotr < r21, begin Ta It in r16, year andi 16,0x80went for tx couplets, pif=81 lung 11 in r16, yodrn16 - yodr, upif = 0 sti partly purly disable slave. Ma delay block a delay for from lab 1, led blink (1s, (ii) Mare: 11 basic inports -11 le do 7 segment codes call you_ slave_ mit-- inable you in slave mode. 1di 216, 0xf -> Sparte as autput aut darc, ~16. Idi +21,1 r21 -1 call slave_write + spdr e-r21 → wait for To completion.

→ } if ~20 = 17 1 pup to incr call slave read gsi 120, 1lerey inco cpi ~20,8 if n 20 = 87 justo clear. ling dear .

res: call display call slave write + +2+ yndr + +21. + while (1) jup main der Ida r 21, Onffv21 wonff jup ser. incr. Ida +21,0001-> r21, +0x01 jup res .yn-slave init mable stype start pour as up excet 1di +16,0x40 out ddrb, ~16,out yper, v16. por cox 40 ant year, 16. New read: in v16, yes weil for to to cought, mif=1? andinto, 0x80 lerez 12. 120 - pdr on completion im r20, ypdr red. slave write out pdr, r21r21 - updr > 20 only take least significant & bits display: andi rzo, oasf > 120 tr 20 mov. r26, r20 ldi r24,0-> r27 + 0 16 ← mem [{er27, r26}] Id n to, x -> parte + +16 out parts, v16