# Design of Carry Lookahead Adder

## Jitendra Singh Bisht

Electronics and Communication Engineering Bipin Tripathi Kumaon Institute of Technology jitendra24a20@gmail.com

Abstract—A Carry Lookahead Adder is proposed in this paper. Design and Implementation is done using eSim Software. The Carry Lookahead Adder has a significant role in modern systems where speed and time reduction are of major priority. We can verify the output using Circuit Waveforms.

Index Terms-Full Adder, Carry.

### I. Introduction

Carry Lookahead Adder (CLA) is superior than full adder (in terms of speed). It is also known as parallel adder. It takes advantage of computational parallelization at the cost of increased complexity and power consumption. This parallelization benefits decrease in propagation time. In normal Full Adder each output sum bit needs to wait until the previous carry bit have been calculated. But in CLA, all carry bits are calculated before calculating sum bits which reduce the wait time. One of the most important efficiency of CLA is to predict the carry before it's actually calculated. Transistor size is also selected based upon simulation and optimization, to reach the needed performance according to the cost function.

## II. CIRCUIT DETAILS

Here we are designing 4-bit CLA process by using conventional static Cmos. The power supply is varied from 1.0 Volts to 2.8 Volts for proposed and basic design. The proposed circuit will be implemented in eSim EDA tool. In circuit, basic element is NMOS and PMOS is used to made every block. Two intermediate terms, called propagate and generate bits are used to calculate sum (S) and carry out (Cout) bits. If we define two variables as carry generate Gi and carry propagate Pi then, Pi = Ai xor Bi; Gi = Ai and Bi; The sum output and carry output can be expressed as  $Si = Pi \times Ci$ ;  $Ci + 1 = Gi \times Ci$ (Pi and Ci); Where Gi is a carry generate which produces the carry when both Ai, Bi are one regardless of the input carry. Pi is a carry propagate and it is associate with the propagation of carry from C1 to Ci +1 (Because input carry is already is given with Ai and Bi). I was able to reach a 4-bit ripple carry adder that has delay of 1.22 ns with 0.6 uW power consumption (measured at 10 MHz), with 200 mosfets. Every carry bit can be found from the generate and propagate terms. Once the carry-out bits have been calculated, the sums are found using the simple XOR operation. Carry Look Ahead Adder (CLA) uses direct parallel-prefix scheme for carry computation. Its time delay(T) and area complexity(A) are as follows for an n-bit CLA adder:  $T = (2\log(n) + 4)$ ;  $A = ((3/2)n\log(n) + 4n$ + 5). And also n bit cla cost will be = 7n + (1/6)n(n+1)(n+5).

## III. IMPLEMENTED CIRCUIT SCHEMATIC




Fig. 1. Circuit Diagram of Carry Lookahead Adder.

### IV. IMPLEMENTED CIRCUIT WAVEFORM




Fig. 2. Waveform of Carry Lookahead Adder.

## REFERENCES

- [1] M. Morris Mano, Michael D. Ciletti, Digital Design Book, 6 Edition, By Pearson.
- [2] https://en.wikipedia.org/wiki/Carry-lookahead adder.
- [3] I. S. Dhanjal, 4 bit carry look ahead adder transistor level implementation using static cmos logic. https://youtu.be/WItAXzrfPrE.
- [4] M. Hasan. High-performance design of a 4-bit carry look-ahead adder in static cmos logic. http://section.iaesonline.com/index.php/IJEEI/article/view/2582.