## Alinx AX7035t 开发板实验

——基于埃氏筛法的 6 位素数计算与显示

```
1
2
      module top
3
         input
                         clk,
4
5
         input
                         rstn,
         output [3:0]
6
                         led,
7
         input [3:0]
                         key,
         output [5:0]
8
                         seg_sel,
         output [7:0]
9
                         seg_dig
      );
10
      wire [3:0]
11
                         key_signal;
12
      wire [3:0]
                         key_pulse;
                          rstn_signal;
13
      wire
14
      wire
                          tick;
15
      wire
                          one_second;
16
      wire
                          select;
17
      wire
                          reset;
      wire [47:0]
18
                          seg;
19
      wire [19:0]
                          cnt_20b;
20
      wire [23:0]
                          cnt_24d;
21
      //1秒计时器
22
23
      Count_to_one_second timer(clk,one_second);
24
      //按键除抖及脉冲
25
26
      Killshake Killshake(clk,rstn,rstn_signal);
27
28
      generate for (j = 0; j < 4; j = j + 1) begin
29
         Killshake Killshake (clk,key[j],key_signal[j]);
30
         Edgedetect Edgedetect (key_signal[j],clk,key_pulse[j]);
31
      end
32
      endgenerate
33
      //Led控制及模式选择
34
35
      ledcontrol ledcontrol(clk,rstn_signal,key_pulse,led);
36
      modecontrol modecontrol(clk,rstn_signal,one_second,led,key_pulse,reset,select,tick);
37
38
      //埃氏筛法
39
      isprime solver(clk,reset,tick,select,cnt_20b);
40
      //显示模块
41
      binary_20b_to_bcd_6d transformer(cnt_20b,cnt_24d);
42
43
      genvar i;
44
      generate for(i=0; i<6; i=i+1) begin</pre>
         led7seg_decode d(cnt_24d[i*4 +: 4], 1'b1, seg[i*8 +: 8]);
45
```

```
46
      end
47
      endgenerate
      seg_driver #(6) driver(clk, rstn_signal, 6'b111111, seg, seg_sel, seg_dig);
48
49
      endmodule
50
      51
      module ledcontrol
52
53
      (
54
         input
                        clk,
55
         input
                        rstn_signal,
56
         input
               [3:0]
                        key_pulse,
57
         output [3:0]
                        led
      );
58
59
                     led_r;
            [3:0]
60
      reg
      always @(posedge clk or negedge rstn_signal) begin
61
         if(~rstn_signal) begin
62
63
           led_r <= 4'b1110;</pre>
64
         end
         else if(~key_pulse[0]) begin
65
           led_r <= 4'b1110;</pre>
66
67
         end
         else if(~key_pulse[1]) begin
68
           led_r <= 4'b1101;</pre>
69
70
         end
71
         else if(~key_pulse[2]) begin
           led_r <= 4'b1011;</pre>
72
         end
73
         else if(~key_pulse[3]) begin
74
           led_r <= 4'b0111;</pre>
75
         end
76
77
      end
78
      assign led = led_r;
      endmodule
79
      80
      module modecontrol
81
      (
82
                        clk,
83
         input
84
         input
                        rstn_signal,
         input
                        one_second,
85
         input [3:0]
                        led,
86
         input [3:0]
                        key_pulse,
87
88
         output
                        reset,
89
         output
                        select,
         output
                        tick
90
91
      );
92
93
      reg
                         tick_r;
94
      reg
                         select_reg;
95
          [1:0]
                         reset_r;
```

```
96
       always @(posedge clk) begin
97
          if(~led[0]) begin
98
99
             tick_r <= one_second;</pre>
100
             select_reg<=1;
101
          end
          else if(~led[1])begin
102
103
             tick_r <= one_second;</pre>
104
             select_reg<=0;
105
          end
          else if(~led[2])begin
106
107
             tick_r <= 1;
108
             select_reg<=1;
109
          end
          else if(~led[3])begin
110
111
             tick_r <= 1;
          select_reg<=0;
112
113
          end
114
          else begin
115
             tick_r<=0;
116
          end
117
       end
118
119
       always @(posedge clk) begin
          reset_r <= {reset_r[0], (&key_pulse)&rstn_signal);</pre>
120
121
       end
122
123
       assign tick = tick_r;
       assign select=select_reg;
124
125
       assign reset=reset_r[1];
126
       endmodule
127
       128
       module Edgedetect
129
       (
130
131
          input
                   key,
132
          input
                   clk,
133
          output
                   pulse
134
       );
135
136
       reg
               key_prev;
137
       reg
               pulse_reg;
138
       always @(posedge clk) begin
139
140
          key_prev <= key;</pre>
          if (key_prev & ~key)
141
142
             pulse_reg <= 0;</pre>
143
          else
144
             pulse_reg <= 1;</pre>
145
          end
```

```
146
147
      assign pulse = pulse_reg;
148
      endmodule
149
      150
      module Killshake
151
      (
152
153
      input
              clk,
154
      input
              key,
155
      output signal
156
      );
157
158
      parameter
                 DEBOUNCE_TIME = 1000000;
159
      reg [19:0] count;
160
      reg
                 key_state;
161
                 signal_reg;
      reg
162
163
      always @(posedge clk) begin
164
         if (key == key_state) begin
165
         if (count < DEBOUNCE_TIME)</pre>
            count <= count + 1;</pre>
166
167
         else
168
            signal_reg <= key_state;
169
         end
170
         else begin
171
            count <= 0;
            key_state <= key;</pre>
172
173
         end
174
      end
175
176
      assign signal = signal_reg;
177
      endmodule
178
      179
      module seg_driver #(parameter NPorts=8)
180
      (
181
      input
                               clk, rstn,
182
183
      input [NPorts-1:0]
                               valid_i,
      input [NPorts*8-1:0]
184
                               seg_i,
      output reg [NPorts-1:0]
                               valid_o,
185
      output [7:0]
186
                               seg_o
187
      );
188
      reg [14:0]
189
                         cnt;
190
      reg [NPorts-1:0]
                         sel;
      always @(posedge clk or negedge rstn)
191
192
         if(~rstn)
193
            cnt <= 0;
194
         else
195
            cnt <= cnt + 1;</pre>
```

```
196
      always @(posedge clk or negedge rstn)
197
         if(~rstn)
198
            sel <= 0;
199
         else if(cnt == 0)
200
            sel <= (sel == NPorts - 1) ? 0 : sel + 1;
201
202
203
      always @(sel, valid_i) begin
204
         valid_o = {NPorts{1'b1}};
         valid_o[sel] = ~valid_i[sel];
205
206
      end
207
208
      assign seg_o = ~seg_i[sel*8+:8];
209
      endmodule
210
211
      module led7seg_decode
212
213
      (
214
         input [3:0] digit,
215
         input valid,
         output reg [7:0] seg
216
217
      );
      always @(digit)
218
         if(valid)
219
         case(digit)
220
221
            0: seg = 8'b00111111;//0
            1: seg = 8'b00000110; //1
222
            2: seg = 8'b01011011; //2
223
            3: seg = 8'b01001111; //3
224
            4: seg = 8'b01100110; //4
225
            5: seg = 8'b01101101; //5
226
            6: seg = 8'b01111101; //6
227
            7: seg = 8'b00000111; //7
228
            8: seg = 8'b011111111; //8
229
            9: seg = 8'b01101111; //9
230
            default: seg = 0;
231
232
         endcase
233
         else seg = 8'd0;
      endmodule
234
      235
      module isprime #(parameter N=999999)
236
      (
237
238
         input clk,rstn,tick,
         input select,
239
         output [19:0] cnt_20b
240
241
      );
      reg [19:0]
242
                     w_addr;
243
      reg
                     w_data;
244
      reg
                     wea;
245
      reg [19:0]
                     r_addr;
```

```
246
                            r_data;
        wire
247
248
        reg [19:0]
                            i;
        reg [19:0]
249
                            j;
250
        reg
                            en;
251
        reg
                            done;
252
253
254
        reg [19:0]
                            cnt_temp_reg;
        reg [19:0]
255
                            cnt_20b_reg;
256
257
        reg [2:0]
                            timer;
258
                           hold;
        reg
259
260
        always @(posedge clk or negedge rstn) begin
261
            if(!rstn) begin
262
                cnt_temp_reg <= (select)?2:N;</pre>
263
                cnt_20b_reg<=(select)?2:N;</pre>
264
               wea<=0;
265
               i<=2;
266
               j<=0;
267
               en<=0;
268
               done <= 0;
269
               timer <= 0;
               hold <=1;
270
271
            end
            else if (i*i<=N) begin</pre>
272
273
               if (en==0) begin
                   r_addr<=i;
274
                   if(timer>2)begin
275
                       timer<=0;
276
                       hold \le 0;
277
278
                   end
279
                   else begin
                       timer <= timer +1;</pre>
280
                      hold <= 1;
281
282
                   end
283
                   if(!hold) begin
                       if (r_data==0) begin
284
285
                          en<=1;
                          j<=i+i;
286
287
                       end
288
                       else begin
                          i<=i+1;
289
290
                       end
291
                   end
292
               end
293
                else if(en==1) begin
                   if(j<N)begin</pre>
294
                       wea<=1;
295
```

```
296
                      w_addr <= j;
297
                      w_data<=1;
298
                      j<=j+i;
299
                   end
300
                   else begin
301
                      wea <= 0;
                      en<=0;
302
303
                      i<=i+1;
304
                   end
305
               end
306
            end
307
            else begin
308
               done \le 1;
309
               if(done) begin
                   if (((cnt_temp_reg<N)&(select))|((cnt_temp_reg>=2)&(~select))) begin
310
311
                      r_addr <= cnt_temp_reg;
                      if(hold) begin
312
313
                          if(timer>2)begin
314
                             timer<=0;</pre>
315
                             hold \le 0;
316
                          end
317
                          else begin
318
                             timer<=timer+1;</pre>
319
                          end
320
                      end
321
                      else begin
                          if ((~r_data)&tick) begin
322
                              cnt_20b_reg<=cnt_temp_reg;</pre>
323
                              cnt_temp_reg<=(select)?cnt_temp_reg+1:cnt_temp_reg-1;</pre>
324
                             hold <= 1;
325
326
                          end
327
                          else if ((r_data)) begin
328
                              cnt_temp_reg<=(select)?cnt_temp_reg+1:cnt_temp_reg-1;</pre>
                             hold <= 1;
329
330
                          end
                          else if((~r_data)&(~tick)) begin
331
332
                             cnt_temp_reg<=cnt_temp_reg;</pre>
333
                          end
334
                      end
335
                   end
336
               end
337
            end
338
        assign cnt_20b=cnt_20b_reg;
339
340
        ram_ip ram_ip_inst_1
341
342
        .clka
                     (clk
                                      ),
                     (wea
343
        .wea
                                      ),
        .addra
                     (w_addr
                                      ),
344
                                      ),
345
        .dina
                     (w_data
```

```
346
       .clkb
                 (clk
                              ),
347
       .addrb
                 (r_addr
                              ),
348
       .doutb
                 (r data
                              )
349
      );
350
       endmodule
351
      352
      module binary_20b_to_bcd_6d #(parameter N = 20, parameter M = 24)
353
354
         input [N-1:0] input_20b,
355
         output [M-1:0] output_6d
356
      );
357
      reg [3:0]
                      digits [5:0];
358
359
      integer i;
360
       always @(input_20b) begin
         for (i = 0; i < 6; i = i+1) begin</pre>
361
            digits[i] = 4'd0;
362
363
         end
364
         for(i = N-1; i >= 0; i = i-1) begin //加3移位法
            if (digits[0] >= 4'b0101) digits[0] = digits[0] + 4'b0011;
365
            if (digits[1] >= 4'b0101) digits[1] = digits[1] + 4'b0011;
366
367
            if (digits[2] >= 4'b0101) digits[2] = digits[2] + 4'b0011;
            if (digits[3] >= 4'b0101) digits[3] = digits[3] + 4'b0011;
368
            if (digits[4] >= 4'b0101) digits[4] = digits[4] + 4'b0011;
369
            if (digits[5] >= 4'b0101) digits[5] = digits[5] + 4'b0011;
370
371
            digits[5][3:0] = {digits[5][2:0], digits[4][3]};
372
            digits[4][3:0] = {digits[4][2:0], digits[3][3]};
373
            digits[3][3:0] = {digits[3][2:0], digits[2][3]};
374
            digits[2][3:0] = {digits[2][2:0], digits[1][3]};
375
            digits[1][3:0] = {digits[1][2:0], digits[0][3]};
376
            digits[0][3:0] = {digits[0][2:0], input_20b[i]};
377
378
         end
379
       end
380
       assign output_6d ={digits[5],digits[4],digits[3],digits[2],digits[1],digits[0]};
381
382
       endmodule
383
384
      module Count_to_one_second #(parameter Count_To = 50_000_000)
385
386
387
         input clk,
388
         output one_second
389
      );
390
391
      reg [31:0]
                  counter;
392
                  one_second_r;
393
394
       always @(posedge clk) begin
395
         if((counter < Count_To) && ~one_second_r) begin</pre>
```

```
396
              counter <= counter + 1;</pre>
397
           end
398
           else if((counter < Count_To) && one_second_r) begin</pre>
399
             one_second_r <= 0;
400
              counter <= counter + 1;</pre>
401
           end
402
           else begin
403
              counter <= 0;</pre>
404
              one_second_r <= 1;
405
           end
406
        end
407
408
        assign one_second = one_second_r;
409
410
        endmodule
```