```
module top
1
2
      input
3
                       clk,
4
      input
                       rstn,
      output [3:0]
5
                       led,
6
      input [3:0]
                       key,
7
      output [5:0]
                       seg_sel,
8
      output [7:0]
                       seg_dig
9
      );
      wire [3:0]
10
                           key_signal;
      wire [3:0]
                           key_pulse;
11
12
      wire
                           rstn_signal;
13
      wire
                           tick;
14
      wire
                           one_second;
15
      wire
                            select;
16
      wire
                           reset;
      wire [47:0]
17
                            seg;
18
      wire [19:0]
                            cnt_20b;
      wire [23:0]
                            cnt_24d;
19
20
      //1秒计时器
21
22
      Count_to_one_second timer(clk,one_second);
23
      //按键除抖及脉冲
24
      Killshake Killshake(clk,rstn,rstn_signal);
25
26
       genvar j;
       generate for (j = 0; j < 4; j = j + 1) begin
27
      Killshake Killshake (clk,key[j],key_signal[j]);
28
      Edgedetect Edgedetect (key_signal[j],clk,key_pulse[j]);
29
30
       end
       endgenerate
31
32
      //Led控制及模式选择
33
34
       ledcontrol ledcontrol(clk,rstn_signal,key_pulse,led);
      modecontrol modecontrol(clk,rstn_signal,one_second,led,key_pulse,reset,select,tick);
35
36
      //埃氏筛法
37
       isprime solver(clk,reset,tick,select,cnt_20b);
38
39
       //显示模块
40
      binary_20b_to_bcd_6d transformer(cnt_20b,cnt_24d);
41
       genvar i;
42
43
       generate for(i=0; i<6; i=i+1) begin</pre>
      led7seg_decode d(cnt_24d[i*4 +: 4], 1'b1, seg[i*8 +: 8]);
44
      end
45
       endgenerate
46
       seg_driver #(6) driver(clk, rstn_signal, 6'b111111, seg, seg_sel,
47
          seg_dig);//数码管驱动, 48宽(6*8)数据显示
48
49
       endmodule
```

```
50
51
       module ledcontrol
52
53
       input
                         clk,
54
       input
                         rstn_signal,
55
       input [3:0]
                        key_pulse,
56
       output [3:0]
                         led
57
58
       );
59
               [3:0]
                        led_r;
60
       reg
       always @(posedge clk or negedge rstn_signal) begin
61
62
       if(~rstn_signal) begin
       led_r <= 4'b1110;</pre>
63
       end
64
       else if(~key_pulse[0]) begin
65
66
       led_r <= 4'b1110;
67
       end
       else if(~key_pulse[1]) begin
68
       led_r <= 4'b1101;
69
       end
70
       else if(~key_pulse[2]) begin
71
       led_r <= 4'b1011;
72
73
       end
       else if(~key_pulse[3]) begin
74
       led_r <= 4'b0111;
75
       end
76
77
       end
       assign led = led_r;
78
       endmodule
79
80
81
82
83
       module modecontrol
84
       (
85
       input
                         clk,
86
87
       input
                         rstn_signal,
       input
                         one_second,
88
       input [3:0]
                         led,
89
       input [3:0]
                         key_pulse,
90
91
       output
                         reset,
       output
92
                         select,
       output
                         tick
93
       );
94
95
96
                             tick_r;
       reg
                             select_reg;
97
       reg
98
       reg [1:0]
                             reset_r;
99
```

```
100
       always @(posedge clk) begin
101
       if(~led[0]) begin
102
       tick_r <= one_second;</pre>
103
       select_reg<=1;
104
105
       else if(~led[1])begin
106
       tick_r <= one_second;</pre>
107
       select_reg<=0;
108
       end
       else if(~led[2])begin
109
       tick_r <= 1;
110
111
       select_reg<=1;
112
       end
       else if(~led[3])begin
113
114
       tick_r <= 1;
115
       select_reg<=0;
116
       end
117
       else begin
118
       tick_r <= 0;
119
       end
120
       end
121
122
123
       always @(posedge clk) begin
124
       reset_r <= {reset_r [0], (&key_pulse)&rstn_signal);</pre>
125
       end
126
127
       assign tick = tick_r;
       assign select=select_reg;
128
129
       assign reset=reset_r[1];
130
131
       endmodule
132
133
       module Edgedetect
       (
134
                        // 按钮输入
       input
135
                key,
136
       input
                clk,
                         // 时钟信号
                         // 脉冲输出
137
       output pulse
138
       );
139
140
                key_prev;
                           // 存储前一个按键状态
       reg
                pulse_reg; // always块中储存状态
141
       reg
142
143
       always @(posedge clk) begin
144
145
       key_prev <= key;</pre>
       // 当检测到按键的负沿时, 生成脉冲
146
       if (key_prev & ~key)
147
       pulse_reg <= 0;</pre>
148
149
       else
```

```
150
       pulse_reg <= 1;</pre>
151
       end
152
153
       assign pulse = pulse_reg;
154
       endmodule
155
156
       module Killshake
157
158
       input
              clk,
                      // 时钟信号
159
                      // 含噪声的按键输入
160
       input
              key,
       output signal // 清洁的按键输出
161
162
       );
163
                                              // 去抖时间阈值, 根据时钟频率调整,1/50s
164
       parameter
                  DEBOUNCE_TIME = 1000000;
                                              // 计数器, 位宽取决于DEBOUNCE_TIME
165
      reg [19:0] count;
166
                  key_state;
                                              // 存储稳定后的按键状态
       reg
167
       reg
                  signal_reg;
                                              // always块中储存状态
168
169
       always @(posedge clk) begin
       if (key == key_state) begin
170
       // 如果当前输入状态与去抖后的状态相同, 则增加计数器
171
       if (count < DEBOUNCE_TIME)</pre>
172
       count <= count + 1;</pre>
173
174
       else
       signal_reg <= key_state; // 更新输出状态
175
       end else begin
176
       // 如果输入状态改变, 重置计数器并更新去抖后的状态
177
       count <= 0;
178
       key_state <= key;</pre>
179
       end
180
       end
181
182
183
       assign signal = signal_reg;
184
       endmodule
185
186
187
       //数码管驱动
188
       module seg_driver #(parameter NPorts=8)
189
190
       (
191
       input
                                clk, rstn,
       input [NPorts-1:0]
192
                                valid_i,
       input [NPorts*8-1:0]
193
                                seg_i,
       output reg [NPorts-1:0]
194
                                valid_o,
195
       output [7:0]
                                seg_o
196
       );
197
                                      // 15 位寄存器 cnt, 用于计数, 0<=cnt<=2~15-1
198
       reg [14:0]
                          cnt;
       reg [NPorts-1:0]
                                      // NPorts 位 (即8位)的寄存器
199
                          sel;
```

```
sel, 用于选择当前输入端口
       always @(posedge clk or negedge rstn)
200
       if(~rstn)
201
       cnt <= 0;
202
203
       else
       cnt <= cnt + 1;
204
205
206
       always @(posedge clk or negedge rstn)
207
       if(~rstn)
       sel <= 0:
208
       else if(cnt == 0)
209
       sel <= (sel == NPorts - 1) ? 0 : sel + 1; // 若条件(sel == NPorts -
210
          1)为真,将sel赋值为0,否则sel+1,循环刷新
211
       always @(sel, valid_i) begin // 使用 sel 和 valid_i 作为敏感信号的 always 块
212
       valid_o = {NPorts{1'b1}}; // 初始化 valid_o 为全 1 的向量, 表示所有输出端口有效
213
214
       valid_o[sel] = ~valid_i[sel]; //
          取反当前选择的输入端口的有效性、表示相应输出端口的有效性
215
       end
216
       assign seg_o = ~seg_i[sel*8+:8]; //取反从sel_i寄存器索引开始选择的8位数据段, 赋值给
217
          seg\_o
218
219
       endmodule
220
221
       module led7seg_decode
222
       input [3:0] digit,
223
       input valid,
224
       output reg [7:0] seg
225
226
       );
       always @(digit)
227
       if(valid)
228
       case(digit)
229
       0: seg = 8'b001111111; //0
230
       1: seg = 8'b00000110; //1
231
232
       2: seg = 8'b01011011; //2
       3: seg = 8'b01001111; //3
233
       4: seg = 8'b01100110; //4
234
235
       5: seg = 8'b01101101; //5
       6: seg = 8'b01111101; //6
236
237
       7: seg = 8'b00000111; //7
       8: seg = 8'b011111111; //8
238
       9: seg = 8'b01101111; //9
239
       default: seg = 0;
240
       endcase
241
242
       else seg = 8'd0;
243
244
       endmodule
245
```

```
246
247
        module isprime #(parameter N=999999)
248
        input clk,rstn,tick,
249
        input select,
250
        output [19:0] cnt_20b
251
252
        );
                                           //写入的数据的地址
        reg [19:0]
253
                         w_addr;
                                           //写入的数据
254
        reg
                          w_data;
                                        //使能端
255
        reg
                          wea;
                                           //读取的数据的地址
256
       reg [19:0]
                         r_addr;
                                           //读取的数据
257
        wire
                         r_data;
258
        reg [19:0]
                                           //外层循环变量
259
                         i;
                                           //内层循环变量
260
        reg [19:0]
                          j;
261
       reg
                          en;
262
                          done;
        reg
263
264
265
        reg [19:0]
                         cnt_temp_reg;
266
        reg [19:0]
                          cnt_20b_reg;
267
268
        reg [2:0]
                          timer;
269
                         hold;
        reg
270
        always @(posedge clk or negedge rstn) begin
271
        if(!rstn) begin
272
        cnt_temp_reg<=(select)?2:N;</pre>
273
        cnt_20b_reg<=(select)?2:N;</pre>
274
        wea<=0;
275
        i<=2;
276
277
        j<=0;
        en<=0;
278
        done <= 0;
279
280
        timer<=0;</pre>
       hold <= 1;
281
        end
282
        else if (i*i<=N) begin</pre>
283
        if(en==0)begin
284
285
        r_addr<=i;
        if(timer>2)begin
286
287
        timer <= 0;
        hold \le 0;
288
        end
289
        else begin
290
291
        timer<=timer+1;</pre>
292
        hold <=1;
293
        end
        if(!hold) begin
294
        if (r_data==0) begin
295
```

```
296
        en<=1;
297
        j<=i+i;
298
        end
299
        else begin
300
        i<=i+1;
301
        end
302
        end
303
        end
304
        else if(en==1) begin
        if(j<N)begin</pre>
305
        wea<=1;
306
307
        w_addr<=j;
308
        w_data<=1;
309
        j<=j+i;
310
        end
311
        else begin
312
        wea<=0;
313
        en<=0;
314
        i<=i+1;
315
        end
316
        end
317
        end
318
        else begin
319
        done <= 1;
        if(done) begin
320
321
        if (((cnt_temp_reg < N)\&(select))|((cnt_temp_reg >= 2)\&(~select))) begin
322
        r_addr <= cnt_temp_reg;
        if(hold) begin
323
        if(timer>2)begin
324
325
        timer<=0;
        hold <= 0;
326
        end
327
328
        else begin
        timer <= timer +1;</pre>
329
        end
330
        end
331
332
        else begin
333
        if ((~r_data)&tick) begin
        cnt_20b_reg<=cnt_temp_reg;</pre>
334
335
        cnt_temp_reg <= (select)?cnt_temp_reg +1: cnt_temp_reg -1;</pre>
336
        hold <= 1;
337
        end
        else if ((r_data)) begin
338
        cnt_temp_reg <= (select)?cnt_temp_reg+1:cnt_temp_reg-1;</pre>
339
        hold <= 1;
340
341
        end
342
        else if((~r_data)&(~tick)) begin
343
        cnt_temp_reg <= cnt_temp_reg;</pre>
344
        end
345
        end
```

```
end
346
        end
347
        end
348
349
       end
350
        assign cnt_20b=cnt_20b_reg;
351
       ram_ip ram_ip_inst_1
352
        (
353
        .clka
                   (clk
                                  ),
                                         // input clka
                                         // input [0:0] wea
354
        .wea
                   (wea
                                  ),
                                         // input [19 : 0] addra
355
       .addra
                   (w_addr
                                  ),
        .dina
                                         // input [0 : 0] dina
356
                   (w_data
                                  ),
       .clkb
357
                   (clk
                                  ),
                                          // input clkb
358
        .addrb
                   (r addr
                                         // input [19 : 0] addrb
                                  ),
                                         // output [0 : 0] doutb
359
        .doutb
                   (r_data
                                  )
       );
360
361
        {\tt endmodule} //isprime
362
363
364
365
       module binary_20b_to_bcd_6d #(parameter N = 20, parameter M = 24)
366
        (
367
       input [N-1:0]
                       input_20b,
        output [M-1:0]
368
                        output_6d
369
       );
370
       reg [3:0]
                         digits [5:0];
371
372
       integer i;
       always @(input_20b) begin
373
       for (i = 0; i < 6; i = i+1) begin</pre>
374
       digits[i] = 4'd0;
375
       end
376
       for(i = N-1; i >= 0; i = i-1) begin //加3移位法
377
       if (digits[0] >= 4'b0101) digits[0] = digits[0] + 4'b0011;
378
       if (digits[1] >= 4'b0101) digits[1] = digits[1] + 4'b0011;
379
       if (digits[2] >= 4'b0101) digits[2] = digits[2] + 4'b0011;
380
       if (digits[3] >= 4'b0101) digits[3] = digits[3] + 4'b0011;
381
       if (digits[4] >= 4'b0101) digits[4] = digits[4] + 4'b0011;
382
383
       if (digits[5] >= 4'b0101) digits[5] = digits[5] + 4'b0011;
384
       digits[5][3:0] = {digits[5][2:0], digits[4][3]};
385
       digits[4][3:0] = {digits[4][2:0], digits[3][3]};
386
       digits[3][3:0] = {digits[3][2:0], digits[2][3]};
387
       digits[2][3:0] = {digits[2][2:0], digits[1][3]};
388
        digits[1][3:0] = {digits[1][2:0], digits[0][3]};
389
       digits[0][3:0] = {digits[0][2:0], input_20b[i]};
390
391
        end
392
        end
        assign output_6d ={digits[5],digits[4],digits[3],digits[2],digits[1],digits[0]};
393
394
395
        endmodule
```

```
396
397
        module Count_to_one_second #(parameter Count_To = 50_000_000)
398
399
        input clk,
400
        output one_second
401
        );
402
403
        reg [31:0] counter;
404
        reg
                    one_second_r;
405
406
        always @(posedge clk) begin
407
        if((counter < Count_To) && ~one_second_r) begin</pre>
408
        counter <= counter + 1;</pre>
409
        end
410
        else if((counter < Count_To) && one_second_r) begin</pre>
411
        one_second_r <= 0;</pre>
412
        counter <= counter + 1;</pre>
413
        end
414
        else begin
415
        counter <= 0;</pre>
416
        one_second_r <= 1;
417
        end
        end
418
419
420
        assign one_second = one_second_r;
421
422
        endmodule
```