

CI-MCP Specification

4GB eNAND (x8) + 4Gb LPDDR2-S4B (x32)



Document Title

CI-MCP

4GB eNAND(x8) Flash / 4Gb (x32) LPDDR2-S4B

Revision History

Revision No.	History	Draft Date	Remark
0.1	- Initial Draft	Apr. 2014	Preliminary



FEATURES

[CI-MCP]

- Operation Temperature
- $(-25)^{\circ}C \sim 85^{\circ}C$
- Package
- 162-ball FBGA
- 11.5x13.0mm², 1.0t, 0.5mm pitch
- Lead & Halogen Free

[e-NAND]

- eMMC4.5 compatible (Backward compatible to eMMC4.41)
- Bus mode
- Data bus width: 1 bit(default), 4 bits, 8 bits
- Data transfer rate: up to 200MB/s (HS200)
- MMC I/F Clock frequency: 0~200MHz
- MMC I/F Boot frequency: 0~52MHz
- Operating voltage range
- Vcc (NAND) : 2.7 3.6V
- Vccq (Controller): 1.7 1.95V / 2.7 3.6V
- Temperature
- Operation (-25°C ~ 85 °C)
- Storage without operation (-40°C ~ 85 °C)
- Others
- This product is compliance with the RoHS directive
- Supported features
- HS200
- HPI, BKOPS
- Packed CMD, Cache, Data tag, Context ID
- Partitioning, RPMB
- Discard, Trim, Erase, Sanitize, Secure TRIM,
- Write protect, Lock / Unlock
- PON, Sleep / Awake
- Reliable write
- Boot feature, Boot partition
- HW / SW Reset
- Health(Smart) report


[LPDDR2 S4B]

- VDD1 = 1.8V (1.7V to 1.95V)
- VDD2, VDDCA and VDDQ = 1.2V (1.14V to 1.30)
- HSUL_12 interface (High Speed Unterminated Logic 1.2V)
- Double data rate architecture for command, address and data Bus;
 - all control and address except CS_n, CKE latched at both rising and falling edge of the clock
 - CS_n, CKE latched at rising edge of the clock
 - two data accesses per clock cycle
- Differential clock inputs (CK_t, CK_c)
- Bi-directional differential data strobe (DQS_t, DQS_c)
 - Source synchronous data transaction aligned to bi-directional differential data strobe (DQS_t, DQS_c)
 - Data outputs aligned to the edge of the data strobe (DQS_t, DQS_c) when READ operation
 - Data inputs aligned to the center of the data strobe
 (DQS_t, DQS_c) when WRITE operation
- DM masks write data at the both rising and falling edge of the data strobe
- Programmable RL (Read Latency) and WL (Write Latency)
- Programmable burst length: 4, 8 and 16
- Auto refresh and self refresh supported
- All bank auto refresh and per bank auto refresh supported
- Auto TCSR (Temperature Compensated Self Refresh)
- PASR (Partial Array Self Refresh) by Bank Mask and Segment Mask
- DS (Drive Strength)
- DPD (Deep Power Down)
- ZQ (Calibration)




Functional Block Diagram

e-NAND Block Diagram



DRAM Block Diagram




Note

1. Total current consumption is dependent to user operating conditions. AC and DC Characteristics shown in this specification are based on a single die. See the section of "DC Parameters and Operating Conditions"




ORDERING INFORMATION

Part Number	Memory Combination	Operation Voltage	Density	Speed	Package
H9TP32A4GDDCPR-KGM	e-NAND	3.3V	4GB (x8)	200MHz	162Ball FBGA
H91P3ZA4GDDCPR-KGM	LPDDR2 S4B	1.8V/1.2/1.2/1.2	4Gb (x32)	DDR2 1066	(Lead & Halogen Free)





Ball ASSIGNMENT



Top View

162ball 11.5x13 MCP eMMC + x32 LPDDR2 (1CH)



Pin Description

SYMBOL	DESCRIPTION	Туре

< 4GB (x8) e-NAND >

CLK	Clock	Input
CMD	Command	Input/Output
DAT0~DAT7	Data Input/Output	Input/Output
VCCn	Core Power Supply	Power
VCCQn	I/O Power Supply	Power
VSSn	Ground	Ground
VDDI	By pass	Power


< 4Gb (x32) LPDDR2-S4B >

CS_n	Chip Select	Input
CK_c, CK_t	Differential Clocks	Input
CKE	Clock Enable	Input
CA0 ~ CA9	Command / Address	Input
DQ0 ~ DQ31	Data I/O	Input/Output
DM0 ~ DM3	Input Data Mask	Input/Output
DQS0_t ~ DQS3_t	Differential Data Strobe (pos.)	Input/Output
DQS0_c ~ DQS3_c	Differential Data Strobe (neg.)	Input/Output
ZQ	Drive Strength Calibration	Input/Output
VDD1	Core Power Supply	Power
VDD2	Core Power Supply	Power
VSS	Ground	Ground
VDDQ	I/O Power Supply	Power
VDDCA	CA Power Supply	Power
VSSCA	CA Ground	Ground
VSSQ	I/O Ground	Ground
VREF(CA) / VREF(DQ)	Reference Voltage	Power



PACKAGE INFORMATION

162 Ball 0.5mm pitch 11.5mm x 13.0mm FBGA [t = 1.0mm max]





4GB(x8) e-NAND Flash



1. Introduction

1.1 General description

SK hynix e-NAND consists of NAND flash and MMC controller.

e-NAND has the built-in intelligent controller which manages interface protocols, wear leveling, bad block management, garbage collection, and ECC. e-NAND protects the data contents from the host sudden power off failure. e-NAND is compatible with JEDEC standard eMMC4.5 specification.



2. e-NAND Characteristics

2.1 Performance

Density	Sequential read (MB/s)	Sequential write (MB/s)	Test condition
4GB	130	10	Option: Cache / Packed CMD / HS200 Test tool: uBOOT (Without O/S) Chunk size : 1MB, Test area : 1GB

2.2 Power

2.1.1 Active power consumption during operation

Density		Icc	Iccq
4CD(CDD)	Average	40mA	100mA
4GB(SDP)	Peak	80mA	200mA

• Average current consumption is over a period of 100ms

• Peak current consumption is over a period of 20us

• V_{cc} : 3.3V & V_{ccq} : 1.8V

HS200 enabled

2.1.2 Low power mode (Standby)

Density	Icc	Iccq
4GB(SDP)	100uA	30uA

- \bullet In Standby Power mode, CTRL V_{CCq} & NAND V_{CC} power supply is switched on
- No data transaction period before entering sleep status
- Room temperature : 25 $^{\circ}{\rm C}$

2.1.3 Low power mode (Sleep)

Density	Icc	Iccq
4GB(SDP)	0	30uA

ullet In sleep state, triggered by CMD5, NAND V_{CC} power supply is switched off (CTRL V_{CCQ} on)



2.3 Endurance

This section provides "TBW(Total Bytes Written)" information that indicates how much data can be written on an e-NAND before the device reaches its end of life.

The data is based on the SK hynix's data pattern which is designed to be a good indication of endurance for mainstream application users.

Density	TBW
4GB	2.4TB

[Table 1]Write endurance



3. e-NAND New features for eMMC5.0

3.1 HS400 mode

e-NAND supports HS200 signaling to achieve a bus speed of 200MB/s via a 200MHz SDR clock frequency. HS200 mode supports x4, x8 bit bus width and the 1.8V V_{ccq} . e-NAND supports up to 4 Driver Strength.

Driver type values	Support	Nominal Impedance	Approximated driving capability compared to Type_0	Remark
0	Mandatory	50 Ω	x 1	Default Driver Type. Supports up to 200MHz operation.
1		33 Ω	x 1.5	Supports up to 200MHz operation.
2	Optional	66 Ω	x 0.75	The weakest driver that supports up to 200MHz operation.
3		100Ω	x 0.5	For low noise and low EMI systems. Maximal operating frequency is decided by host design.

[Table 2]I/O Driver strength types

Selecting **HS_Timing** depends on Host I/F speed, default is 0, but all of value can be selected by host.

Value	Timing	Supportability for e-NAND
0x00	Selecting backward compatibility interface timing	Support
0x01	High speed	Support
0x02	HS200	Support

[Table 3]HS_Timing values



3.1.1 Bus timing specification in HS400 mode


■ HS200 clock timing

CLK Timing in HS200 mode shall conform to the timing specified in Figure 1 and Table 4. CLK input shall satisfy the clock timing over all possible operation and environment conditions.CLK input parameters should be measured while CMD and DAT lines are stable high or low, as close as possible to the Device.

The maximum frequency of HS200 is 200MHz. Hosts can use any frequency up to the maximum that HS200 mode allows.

Symbol	Min.	Max.	Unit	Remark
t _{PERIOD}	5	-	ns	200MHz(Max.), between rising edges
t _{TLH} , t _{THL}	-	0.2*t _{PERIOD}	ns	t_{TLH} , t_{THL} < 1ns(max) at 200MHz, C_{BGA} =12pF, The absolute maximum value of tTLH, tTHL is 10ns regardless of clock frequency.
Duty Cycle	30	70	%	

[Table 4]HS200 clock signal timing




N OTE 1 $V_{I\!H}$ denote $V_{I\!H}(min.)$ and $V_{I\!L}$ denotes $V_{I\!L}(max.)$.

N OTE 2 V_T=0.975V - Clock Threshold, indicates clock reference point for timing measurements.

[Figure 1]HS200 clock signal timing



■ HS200 Device input timing



Note1: t_{ISU} and t_{IH} are measured at $V_{IL}(max.)$ and $V_{IH}(min.)$. Note2: V_{IH} denote $V_{IH}(min.)$ and V_{IL} denotes $V_{IL}(max.)$.


[Figure 2]HS200 Device input timing

Symbol	Min.	Max.	Unit	Remark
t_{ISU}	1.40	-	ns	5pF≤C _{BGA} ≤12pF
t _{IH}	0.8		ns	5pF≤C _{BGA} ≤12pF

[Table 5]HS200 Device input timing



■ HS200 Device output timing




Note: V_{OH} denotes $V_{\text{OH}}(min.)$ and V_{OL} denotes $V_{\text{OL}}(max.)$.

[Figure 3]HS200 Device output timing

Symbol	Min.	Max.	Unit	Remark
t _{PH}	0	2	UI	Device outout momentary phase from CLK input to CMD or DAT lines output. Does not include a long term temperature drift.
Δ_{TPH}	-350	+1550 (Δ _{TPH} =90 deg.C)	ps	Delay variation due to temperature change after tuning. Total allowable shift of output valid window (Tvw) from last system Tuning procedure Δ_{TPH} is 2600ps for ΔT from -25 deg.C to 125 deg.C during operation.
t _{VW}	0.575	-	UI	tvw=2.88ns at 200MHz Using test circuit in Figure19 including skew among CMD and DAT lines creat by the device. Host path may add Signal Integrity included noise, skews, etc. Expected Tvw at Host input is larger than 0.475UI

[Table 6]HS200 Device output timing

• Note: Unit Interval(UI) is one bit nominal time. For example, UI=5ns at 200MHz.




[Figure 4] Δ_{TPH} consideration



4. e-NAND general parameters

4.1 Timing

4.1.1 Bus timing



Data must always be sampled on the rising edge of the clock.

[Figure 5]Timing diagram: data input/output



Parameter	Symbol	Min	Max	Unit	Remark			
Clock CLK ⁽¹⁾								
Clock frequency data transfer mode (PP) ⁽²⁾	f _{PP}	0	₅₂ (3)	MHz	C _L ≤30 pF Tolerance: +100KHz			
Clock frequency identification mode (OD)	f _{OD}	0	400	kHz	Tolerance: +20KHz			
Clock high time	t _{WH}	6.5		ns	C _L ≤ 30 pF			
Clock low time	t _{WL}	6.5		ns	C _L ≤ 30 pF			
Clock rise time ⁽⁴⁾	t _{TLH}		3	ns	C _L ≤ 30 pF			
Clock fall time	t _{THL}		3	ns	C _L ≤ 30 pF			
Inputs CMD, DAT (referenced to CLK)	•		<u>'</u>	•				
Input set-up time	t _{ISU}	3		ns	C _L ≤ 30 pF			
Input hold time	t _{IH}	3		ns	C _L ≤ 30 pF			
Outputs CMD, DAT (referenced to CLK)	•		•					
Output delay time during data transfer	t _{ODLY}		13.7	ns	C _L ≤ 30 pF			
Output hold time	t _{OH}	2.5		ns	C _L ≤ 30 pF			
Signal rise time ⁽⁵⁾	t _{RISE}		3	ns	C _L ≤ 30 pF			
Signal fall time	t _{FALL}		3	ns	C _L ≤ 30 pF			

[Table 7]High-speed e-NAND interface timing

- CLK timing is measured at 50% of VDD.
- e-NAND shall support the full frequency range from 0-26Mhz, or 0-52MHz
- \bullet CLK rising and falling times are measured by min (V $_{IH})$ and max (V $_{IL}).$
- \bullet Input CMD, DAT rising and falling times are measured by min (V_{IH}) and max (V_{IL}), and output CMD, DAT rising and fallingl

times are measured by min (V_{OH}) and max (V_{OL}).



Parameter	Symbol	Min	Max	Unit	Remark ⁽¹⁾		
Clock CLK ⁽²⁾	- 1	•	•	•	•		
Clock frequency Data Transfer Mode (PP) ⁽³⁾	f _{PP}	0	26	MHz	CL ≤ 30 pF		
Clock frequency Identification Mode (OD)	f _{OD}	0	400	kHz			
Clock high time	t _{WH}	10		ns	CL ≤ 30 pF		
Clock low time	t _{WL}	10		ns	CL ≤ 30 pF		
Clock rise time ⁽⁴⁾	t _{TLH}		10	ns	CL ≤ 30 pF		
Clock fall time	t _{THL}		10	ns	CL ≤ 30 pF		
Inputs CMD, DAT (referenced to CLK)		•	•	•			
Input set-up time	t _{ISU}	3		ns	CL ≤ 30 pF		
Input hold time	t _{IH}	3		ns	CL ≤ 30 pF		
Outputs CMD, DAT (referenced to CLK)							
Output set-up time ⁽⁵⁾	t _{OSU}	11.7		ns	CL ≤ 30 pF		
Output hold time ⁽⁵⁾	t _{OH}	8.3		ns	CL ≤ 30 pF		

[Table 8]Backward-compatible e-NAND interface timing

- e-NAND must always start with the backward-compatible interface timing. The timing mode can be switched to
 high-speed timing by the host sending the switch command (CMD6) with the argument for high speed interface
 select.
- CLK timing is measured at 50% of VDD.
- \bullet CLK rising and falling times are measured by min (V $_{IH}$) and max (V $_{IL}$).
- t_{OSU} and t_{OH} are defined as values from clock rising edge. However, there may be cards or devices which utilize
 clock falling edge to output data in backward compatibility mode.


Therefore, it is recommended for hosts either to set t_{WL} value as long as possible within the range which should not go over t_{CK} - t_{OH} (min) in the system or to use slow clock frequency, so that host could have data set up margin for those devices. In this case, each device which utilizes clock falling edge might show the correlation either between t_{WL}

and t_{OSU} or between t_{CK} and t_{OSU} for the device.



4.1.2 Bus timing for DAT signals during 2x data rate operation

These timings apply to the DAT[7:0] signals only when the device is configured for dual data mode operation. In dual data mode, the DAT signals operate synchronously of both the rising and the falling edges of CLK.



[Figure 6]Timing diagram: data input/output in dual data rate mode



Parameter	Symbol	Min.	Max.	Unit	Remark
Input CLK ⁽¹⁾	<u> </u>			•	
Clock duty cycle		45	55	%	Includes jitter, phase noise
Clock rise time	t _{TLH}		3	ns	CL≤30 pF
Clock fail time	t _{THL}		3	ns	CL≤30 pF
Input CMD (referenced to CLK-SDR mode)	1		-	l	
Input set-up time	t _{ISUddr}	3		ns	CL≤20 pF
Input hold time	t _{IHDDR}	3		ns	CL≤20 pF
Output CMD (referenced to CLK-SDR mode)		-	l	
Output delay time during data transfer	t _{ODLY}		13.7	ns	CL≤20 pF
Output hold time	t _{OH}	2.5		ns	CL≤20 pF
Signal rise time	t _{RISE}		3	ns	CL≤20 pF
Signal fall time	t _{FALL}		3	ns	CL≤20 pF
Input DAT (referenced to CLK-DDR mode)	1		-	l	
Input set-up time	t _{ISUddr}	2.5		ns	CL≤20 pF
Input hold time	t _{IHddr}	2.5		ns	CL≤20 pF
Outputs DAT (referenced to CLK-DDR mode	e)				
Output delay time during data transfer	t _{ODLYddr}	1.5	7	ns	CL≤20 pF
Signal rise time(DAT0-7) ⁽²⁾	t _{RISE}		2	ns	CL≤20 pF
Signal fall time (DAT0-7)	t _{FALL}		2	ns	CL≤20 pF

[Table 9]Dual data rate interface timings

- NOTE 1. CLK timing is measured at 50% of VDD.
- \bullet <u>NOTE 2</u>. Inputs DAT rising and falling times are measured by min (V_{IH}) and max (V_{IL}), and outputs CMD, DAT rising and falling

times are measured by min (V $_{OH}$) and max (V $_{OL}$)



4.2 Power mode

4.2.1 e-NAND power-up guidelines

e-NAND power-up must adhere to the following guidelines:

- ullet When power-up is initiated, either V_{cc} or V_{ccq} can be ramped up first, or both can be ramped up simultaneously.
- After power up, e-NAND enters the pre-idle state. The power up time of each supply voltage should be less than the specified tPRU (tPRUH, tPRUL or tPRUV) for the appropriate voltage range.
- If e-NAND does not support boot mode or its BOOT_PARTITION_ENABLE bit is cleared, e-NAND moves immediately to the idle state. While in the idle state, e-NAND ignores all bus transactions until receiving CMD1. e-NAND begins boot operation with the argument of 0xFFFFFFFA. If boot acknowledge is finished, e-NAND shall send acknowledge pattern "010" to the host within the specified time. After boot operation is terminated, e-NAND enters the idle state and shall be ready for CMD1 operation. If e-NAND receives CMD1 in the pre-boot state, it begins to respond to the command and moves to the card identification mode.
- When e-NAND is initiated by alternative boot command(CMD0 with arg=0xFFFFFFA), all the data will be read from the boot partition and then e-NAND automatically goes to idle state, but hosts are still required to issue CMD0 with arg=0x0000000000 in order to complete a boot mode properly and move to the idle state. While in the idle state, e-NAND ignores all bus transactions until it receives CMD1.
- CMD1 is a special synchronization command which is used to negotiate the operating voltage range and poll the device until it is out of its power-up sequence. In addition to the operating voltage profile of the device, the response to CMD1 contains a busy flag indicating that the device is still working on its power-up procedure and is not ready for identification. This bit informs the host that the device is not ready, and the host must wait until this bit is cleared. The device must complete its initialization within 1 second of the first CMD1 issued with a valid OCR range.
- If the e-NAND device was successfully partitioned during the previous power up session (bit 0 of EXT_CSD byte [155]


PARTITION_SETTING_COMPLETE successfully set) then the initialization delay is (instead of 1s) calculated from INI_TIMEOUT_PA (EXT_CSD byte [241]). This timeout applies only for the very first initialization after successful partitioning. For all the consecutive initialization 1sec time out will be applied.

- The bus master moves the device out of the idle state. Because the power-up time and the supply ramp-up time depend on the application parameters such as the bus length and the power supply unit, the host must ensure that power is built up to the operating level (the same level that will be specified in CMD1) before CMD1 is transmitted.
- After power-up, the host starts the clock and sends the initializing sequence on the CMD line. The sequence length is the longest of: 1ms, 74 clocks, the supply ramp-up time, or the boot operation period. An additional 10 clocks (beyond the 64 clocks of the power-up sequence) are provided to eliminate power-up synchronization problems.
- Every bus master must implement CMD1.



4.2.2 e-NAND Power Cycling

The master can execute any sequence of V_{cc} and V_{ccq} power-up/power-down. However, the master must not issue any commands until V_{cc} and V_{ccq} are stable within each operating voltage range. After the slave enters sleep mode, the master can power-down V_{cc} to reduce power consumption. It is necessary for the slave to be ramped up to V_{cc} before the host issues CMD5 (SLEEP_AWAKE) to wake the slave unit.



[Figure 7]e-NAND power cycle

If V_{cc} or V_{ccq} is below 0.5 V for longer than 1 ms, the slave shall always return to the pre-idle state, and perform the appropriate boot behavior. The slave will behave as in a standard power up condition once the voltages have returned to their functional ranges.

An exception to this behavior is if the device is in sleep state, in which the voltage on V_{cc} is not monitored.




4.2.3 Leakage

Parameter	Symbol	Min	Max.	Unit	Remark	
	BGA		-0.5	V _{ccq} +0.5	V	
All inputs				1		
Input leakage current (before initialization sequenceand/or the internal-pull up resistors connected)			-100	100	μΑ	
Input leakage current (after initialization sequence and the internal pull up resistors disconnected)			-2	2	μ Α	
All outputs						
Output leakage current (before initialization sequence)			-100	100	μΑ	
Output leakage current (after initialization sequence)			-2	2	μΑ	

[Table 10]General operation conditions

4.2.4 Power Supply

In e-NAND, V_{cc} is used for the NAND core voltage and NAND interface; V_{ccq} is for the controller core and e-NAND interface voltage shown in Figure 8. The core regulator is optional and only required when internal core logic voltage is regulated from V_{ccq} . A Creg capacitor must be connected to the VDDi terminal to stabilize regulator output on the system.



[Figure 8]e-NAND internal power diagram



e-NAND supports one or more combinations of $\rm V_{\rm cc}$ and $\rm V_{\rm ccq}$ as shown in Table 11.

The available voltage configuration is shown in Table 12.

Parameter	Symbol	Min	Max.	Unit	Remark
Supply voltage (NAND)	V _{cc}	2.7	3.6	V	
Supply Voltage (NAND)	▼cc	1.7	1.95	V	Not supported
Supply voltage (I/O)	V _{ccq}	2.7	3.6	V	
Supply voltage (1/0)	▼ ccq	1.7	1.95	V	
Supply power-up for 3.3V	t _{PRUH}		35	ms	
Supply power-up for 1.8V	t _{PRUL}		25	ms	


[Table 11]e-NAND power supply voltage

		V	/ _{ccq}
		1.7V ~ 1.95V	2.7V ~ 3.6V
V	2.7V-3.6V	Valid	Valid
▼cc	1.7V-1.95V	Not Valid	Not Valid

[Table 12]e-NAND voltage combinations



4.3 Connection Guide



[Figure 9]Connection guide drawing

Parameter	Symbol	Min	Max	Recommend	Unit	Remark
Pull-up resistance for CMD	R_CMD	4.7	100	10	kohm	Pull-up resistance should be put on CMD line to prevent bus floating.
Pull-up resistance for DAT0~7	R_DAT	10	100	50	kohm	Pull-up resistance should be put on DAT line to prevent bus floating.
Pull-up resistance for RSTn	R_RSTn	10	100	50	kohm	It is not necessary to put pull-up resistance on RSTn line if host does not use H/W reset. (Extended CSD register [162] = 0b)
Serial resistance on CLK	R_CLK	0	30	27	ohm	To reduce overshooting/undershooting Note: If the host uses HS200, we recommend to remove this resister for better CLK signal
V _{ccq} capacitor value	C1 & C2	2±0.22	4.7	2.2±0.22	uF	Coupling cap should be connected with V_{CCQ} and Vssqm as closely possible.
V _{cc} capacitor value(≤8GB)						Coupling cap should be connected with V_{CC} and
V _{CC} capacitor value(>8GB)	C3 & C4	4.7±0.47	10	4.7±0.47	uF	Vssm as closely possible. $V_{\text{CC}}/V_{\text{CCQ}}$ cap. value would be up to Host requirement and the application system characteristics.
VDDi capacitor value	C5 & C6	0	2.2	0.1	uF	Coupling cap should be connected with VDDi and Vssq as closely possible. (Internal Cap: 1uF)


[Table 13]Connection guide specification



5. e-NAND basic operations

5.1 Partitioning

5.1.1 User density



[Figure 10]Partition diagram

■ Boot partition size

Density	Boot Partition 1,2
4GB	4096KB

■ User density size

Capacity	LBA(Hex)	LBA(Dec)	Capacity(Bytes)	
4GB	748000h	7,634,944	3,909,091,328	

^{• 1}sector=512 bytes.

management and maintenance purpose.

[•] The total usable capacity of the e-NAND may be less than total physical capacity because a small portion of the capacity is used for NAND flach



■ Maximum enhanced partition size

Enhanced user data area can be configured to store read-centric data such as sensitive data or for other host usage models.

SK hynix e-NAND supports Enhanced User Data Area as SLC Mode. When customer adopts some portion as enhanced user data area in User Data Area, that area occupies double the size of the original set-up size.

Capacity	Max ENH_SIZE_MULTI	HC_ERASE_GRP_SIZE	HC_WP_GRP_SIZE
4GB	E9h	1h	10h


• 1sector = 512 bytes.

Max Enhanced Partition Size is defined as MAX_ENH_SIZE_MULT x HC_WP_GRP_SIZE x HC_ERASE_GRP_SIZE x 512Byte.

Capacity	LBA(Hex)	LBA(Dec)	Capacity(Bytes)	
4GB	3A4000h	3,817,472	1,954,545,664	



5.1.2 Erase / Write protect group size




Danaih	Erase group size		With much of mount of
Density	ERASE_GROUP_DEF=1 ERASE_GROUP_DEF=1		Write protect group size
4GB	512KB	512KB	8MB

[Table 14]Erase / Write protect Group size




5.2 Boot operation

e-NAND supports boot mode and alternative boot mode. e-NAND also, supports high speed timing and dual data rate during boot.



[Figure 11]e-NAND state diagram (Boot mode)



* (1) Boot ACK Time (2) Boot Data Time (3) CMD 1 Time * CMD0 with argument 0xFFFFFFA

[Figure 12]e-NAND state diagram (Alternative boot mode)

Timing Factor	Value
(1) Boot ACK Time	< 50 ms
(2) Boot Data Time	< 1 sec
(3) Initialization Time	< 1 sec

Initialization time includes partition setting, Please refer to INI_TIMEOUT_AP in Extended CSD Register.
 Initialization time is completed within 1sec from issuing CMD1 until receiving response.

[•] The device has to send the acknowledge pattern "010" to the master within 50ms after the CMD0 with the argument of 0xFFFFFFA is received.



6. Time out

Timing parameter	Value	Remark
Read timeout	Max 100ms	
Write timeout (CMD to write Done)	Max 500ms	
Erase timeout	Max 50 ms	Erase group size : 512KB
Force erase timeout	Max 3 min	
Discard timeout	Max 600ms	
Trim timeout	Max 400ms	
Secure trim	Max 6s	Unmapping only
Sanitize	8min	
Secure erase	Max 6s	Unmapping only
Initialization timeout	Max 1s	CMD to Response
1st Initialization timeout after partitioning	Max 1s	BOOT1/2, RPMB, UDA & EUDA
PON busy Time (Short / Long)	Max 100ms / 1s	PON long busy time includes garbage collection time.
Initialization after PON (Short / Long)	180ms~580ms	
BKOP exit time by HPI	Max 100ms	BKOP off time after HPI
Auto-BKOP exit Time	Max 100ms	BKOP off time after any CMD from host
HPI	Max 100ms	Response after HPI
CMD5 sleep In	2ms	

[Table 15]Time out value

- eMMC I/F: HS200
- Pre-conditioning states Clean state / Test Range : Random write 1GB, Random read 1GB
- Sequential read / write chunk size : 1MB
- Current numbers are based on aligned 4KB
- \bullet SKhynix recommends to erase all blocks before sanitize operation to shorten the sanitize time



7. Device registers

There are six different registers within the device interface:

- •Operation conditions register (OCR)
- •Card identification register (CID)
- •Card specific data register (CSD)
- •Relative card address register (RCA)
- •DSR (Driver Stage Register)
- •Extended card specific data register (EXT_CSD).

These registers are used for the serial data communication and can be accessed only using the corresponding commands.

e-NAND has a status register to provide information about the current device state and completion codes for the last host command.

7.1 Operation conditions register (OCR)

The 32-bit operation conditions register (OCR) stores the VDD voltage profile of e-NAND and the access mode indication. In addition, this register includes a status information bit. This status bit is set if e-NAND power up procedure has been finished.

OCR bit	Description	SK hynix e-NAND		
[6:0]	Reserved	000 0000b		
[7]	1.70 - 1.95V	1b		
[14:8]	2.0 - 2.6	000 0000Ь		
[23:15]	2.7 - 3.6 (High V _{ccq} range)	1111 1111 1b		
[28:24]	Reserved	000 000Ь		
[30:29]	Access mode 10b (sector mode)			
[31]	(card power up status bit (busy)) ⁽¹⁾			

[Table 16]OCR register definition

1) This bit is set to LOW if the card has not finished the power up routine



7.2 Card identification (CID) register

The card identification (CID) register is 128 bits wide. It contains e-NAND identification information used during e-NAND identification phase (e-NAND protocol). Every individual e-NAND has a unique identification number. The structure of the CID register is defined in the following sections.

Name	Field	Width	CID slice	CID value	Remark
Manufacturer ID	MID	8	[127:120]	90h	
Reserved		6	[119:114]		
Card/BGA	CBX	2	[113:112]	01h	BGA
OEM/application ID	OID	8	[111:104]	4Ah	
Product name	PNM	48	[103:56]	4GB: 483447316405	
Product revision	PRV	8	[55:48]	01h	
Product serial number	PSN	32	[47:16]	-	Not Fixed
Manufacturing date	MDT	8	[15:8]	-	Not Fixed
CRC7 checksum	CRC	7	[7:1]	-	Not Fixed
Not used, always '1'	Reserved	1	[0:0]	1	

[Table 17]Card identification (CID) fields

7.3 Card specific data register (CSD)

The card specific data (CSD) register provides information on how to access e-NAND contents. The CSD defines the data format, error correction type, maximum data access time, data transfer speed and so on. The programmable part of the register (entries marked by W or E, see below) can be changed by CMD27. The type of the CSD Registry entries in the Table 18 below is coded as follows:

- R: Read only.
- W: One time programmable and not readable.
- *R/W:* One time programmable and readable.
- W/E: Multiple writable with value kept after power failure, H/W reset assertion and any CMD0 reset and not readable.
- R/W/E: Multiple writable with value kept after power failure, H/W reset assertion and any CMD0 reset and readable.
- R/W/C_P: Writable after value cleared by power failure and HW/rest assertion (the value not cleared by CMD0 reset) and readable.
- R/W/E_P: Multiple writable with value reset after power failure, H/W reset assertion and any CMD0 reset and readable.
- W/E_P: Multiple writable with value reset after power failure, H/W reset assertion and any CMD0 reset and not readable.



Name	Field	Width	Cell type	CSD slice	CSD value	Remark
CSD structure	CSD_STRUCTURE	2	R	[127:126]	3h	
System specification version	SPEC_VERS	4	R	[125:122]	4h	
Reserved		2	R	[121:120]		
Data read access-time 1	TAAC	8	R	[119:112]	27h	
Data read access-time 2 in CLK cycles (NSAC*100)	NSAC	8	R	[111:104]	1h	
Max. bus clock frequency	TRAN_SPEED	8	R	[103:96]	32h	
Card command classes	CCC	12	R	[95:84]	F5h	
Max. read data block length	READ_BL_LEN	4	R	[83:80]	9h	
Partial blocks for read allowed	READ_BL_PARTIAL	1	R	[79:79]	0h	
Write block misalignment	WRITE_BLK_MISALIGN	1	R	[78:78]	0h	
Read block misalignment	READ_BLK_MISALIGN	1	R	[77:77]	0h	
DSR implemented	DSR_IMP	1	R	[76:76]	0h	
Reserved		2	R	[75:74]		
Device size	C_SIZE	12	R	[73:62]	FFFh	
Max. read current @ VDD min	VDD_R_CURR_MIN	3	R	[61:59]	7h	
Max. read current @ VDD max	VDD_R_CURR_MAX	3	R	[58:56]	7h	
Max. write current @ VDD min	VDD_W_CURR_MIN	3	R	[55:53]	7h	=
Max. write current @ VDD max	VDD_W_CURR_MAX	3	R	[52:50]	7h	=
Device size multiplier	C_SIZE_MULT	3	R	[49:47]	7h	
Erase group size	ERASE_GRP_SIZE	5	R	[46:42]	1Fh	
Erase group size multiplier	ERASE_GRP_MULT	5	R	[41:37]	1Fh	
Write protect group size	WP_GRP_SIZE	5	R	[36:32]	Fh	
Write protect group enable	WP_GRP_ENABLE	1	R	[31:31]	1h	
Manufacturer default ECC	DEFAULT_ECC	2	R	[30:29]	0h	
Write speed factor	R2W_FACTOR	3	R	[28:26]	2h	
Max. write data block length	WRITE_BL_LEN	4	R	[25:22]	9h	
Partial blocks for write allowed	WRITE_BL_PARTIAL	1	R	[21:21]	0h	
Reserved		4	R	[20:17]		
Content protection application	CONTENT_PROT_APP	1	R	[16:16]	0h	
File format group	FILE_FORMAT_GRP	1	R/W	[15:15]	0h	
Copy flag (OTP)	COPY	1	R/W	[14:14]	1h	
Permanent write protection	PERM_WRITE_PROTECT	1	R/W	[13:13]	0h	
Temporary write protection	TMP_WRITE_PROTECT	1	R/W/E	[12:12]	0h	
File format	FILE_FORMAT	2	R/W	[11:10]	0h	
ECC code	ECC	2	R/W/E	[9:8]	0h	

[Table 18]CSD fields



The following sections describe the CSD fields and the relevant data types. If not explicitly defined otherwise, all bit strings are interpreted as binary coded numbers starting with the left bit first.



7.4 Extended CSD register

The Extended CSD register defines e-NAND properties and selected modes. It is 512 bytes long. The most significant 320 bytes are the Properties segment, which defines e-NAND capabilities and cannot be modified by the host. The lower 192 bytes are the modes segment, which defines the configuration e-NAND is working in. These modes can be changed by the host by means of the switch command.

Name	Field	CSD slice	Cell Type	EXT_CSD value	Remark
Properties segment					
Reserved		[511:506]			
Extended Security Commands Error	EXT_SECURITY_ERR	[505]	R	0h	
Supported command sets	S_CMD_SET	[504]	R	1h	
HPI features	HPI_FEATURES	[503]	R	3h	
Background operation support	BKOPS_SUPPORT	[502]	R	1h	
Max packed read commands	MAX_PACKED_READS	[501]	R	8h	
Max packed write commands	MAX_PACKED_WRITES	[500]	R	8h	
Data Tag Support	DATA_TAG_SUPPORT	[499]	R	1h	
Tag Unit Size	TAG_UNIT_SIZE	[498]	R	0h	
Tag Resources Size	TAG_RES_SIZE	[497]	R	6h	
Context management capabilities	CONTEXT_CAPABILITIES	[496]	R	78h	
Large Unit size	LARGE_UNIT_SIZE_M1	[495]	R	1h	
Extended partitions attribute support	EXT_SUPPORT	[494]	R	3h	
Reserved		[493:253]			
Cache size	CACHE_SIZE	[252:249]	R	200h	
Generic CMD6 timeout	CENERIC_CMD6_TIME	[248]	R	64h	
Power off notification(long)timeout	POWER_OFF_LONG_TIME	[247]	R	64h	
Background operations status	BKOPS_STATUS	[246]	R	0h	
Number of correctly programmed sectors	CORRECTLY_PRG_SECTORS_NUM	[245:242]	R	0h	
1st initialization time after partitioning	INI_TIMEOUT_AP	[241]	R	0ah	
Reserved		[240]			
Power class for 52MHz, DDR at 3.6V	PWR_CL_DDR_52_360	[239]	R	0h	
Power class for 52MHz, DDR at 1.95V	PWR_CL_DDR_52_195	[238]	R	0h	
Power class for 200MHz at 1.95V	PWR_CL_200_195	[237]	R	0h	
Power class for 200MHz at 1.3V	PWR_CL_200_130	[236]	R	0h	

[Table 19]Extended CSD



Name	Field	CSD slice	Cell Type	EXT_CSD value	Remark
Minimum write performance for 8bit at 52MHz in DDR mode	MIN_PERF_DDR_W_8_52	[235]	R	0h	
Minimum read performance for 8bit at 52MHz in DDR mode	MIN_PERF_DDR_R_8_52	[234]	R	0h	
Reserved		[233]			
TRIM multiplier	TRIM_MULT	[232]	R	2h	
Secure feature support	SEC_FEATURE_SUPPORT	[231]	R	55h	
Secure erase multiplier	SEC_ERASE_MULT	[230]	R	ah	
Secure TRIM multiplier	SEC_TRIM_MULT	[229]	R	ah	
Boot information	BOOT_INFO	[228]	R	7h	
Reserved		[227]			
Boot partition size	BOOT_SIZE_MULTI	[226]	R	20h	
Access size	ACC_SIZE	[225]	R	6h	
High-capacity erase unit size	HC_ERASE_GRP_SIZE	[224]	R	1h	
High_capacity erase timeout	ERASE_TIMEOUT_MULT	[223]	R	2h	
Reliable write sector count	REL_WR_SEC_C	[222]	R	10h	
High-capacity write protect group size	HC_WP_GRP_SIZE	[221]	R	4GB:10h	8 high-capacity erase unit size
Sleep current(VCC)	S_C_VCC	[220]	R	7h	
Sleep current(VCCQ)	S_C_VCCQ	[219]	R	7h	
Reserved		[218]			
Sleep/awake timeout	S_A_TIMEOUT	[217]	R	13h	
Reserved		[216]			Reserved
Sector count	SEC_COUNT	[215:212]	R	4GB : 748000h	Sector count
Reserved		[211]			Reserved
Minimum write performance for 8bit at52MHz	MIN_PERF_W_8_52	[210]	R	8h	Minimum write performance for 8bit at52MHz
Minimum read performance for 8bit at 52MHz	MIN_PERF_R_8_52	[209]	R	8h	Minimum read performance for 8bit at 52MHz
Minimum write performance for 8bit at 26MHz, for 4bit at 52MHz	MIN_PERF_W_8_26_4_52	[208]	R	8h	Minimum write performance for 8bit at 26MHz, for 4bit at 52MHz
Minimum read performance for 8bit at 26MHz, for 4bit at 52MHz	MIN_PERF_R_8_26_4_52	[207]	R	8h	Minimum read performance for 8bit at 26MHz, for 4bit at 52MHz
Minimum write performance for 4bit at 26MHz	MIN_PERF_W_4_26	[206]	R	8h	Minimum write performance for 4bit at 26MHz

[Table 19]Extended CSD



Name	Field	CSD slice	Cell Type	EXT_CSD value	Remark
Minimum read performance for 4bit at 26MHz	MIN_PERF_R_4_26	[205]	R	8h	
Reserved		[204]			
Power class for 26MHz at 3.6V	PWR_CL_26_360	[203]	R	0h	
Power class for 52MHz at 3.6V	PWR_CL_52_360	[202]	R	0h	
Power class for 26MHz at 1.95V	PWR_CL_26_195	[201]	R	0h	
Power class for 52MHz at 1.95V	PWR_CL_52_195	[200]	R	0h	
Partition switching timing	PARTITION_SWITCH_TIME	[199]	R	3h	
Out-of-interrupt busy timing	OUT_OF_INTERRUPT_TIME	[198]	R	ah	
I/O Driver Strength	DRIVER_STRENGTH	[197]	R	1h	
Device type	DEVICE_TYPE	[196]	R	17h	
Reserved		[195]			
CSD structure version	CARD_STRUCTURE	[194]	R	2h	
Reserved		[193]			
Extended CSD revision	EXT_CSD_REV	[192]	R	6h	
Modes Segment		l			
Command set	CMD_SET	[191]	R/W/E_P	0h	
Reserved		[190]			
Command set revision	CMD_SET_REV	[189]	R	0h	
Reserved		[188]			
Power class	POWER_CLASS	[187]	R/W/E_P	0h	See EXT_CSD in spec.
Reserved		[186]			
High-speed interface timing	HS_TIMING	[185]	R/W/E_P	1h	
Reserved		[184]			
Bus width mode	BUS_WIDTH	[183]	W/E_P	2h	
Reserved		[182]			
Erased memory content	ERASED_MEM_CONT	[181]	R	0h	Erased memory range shall be '0'
Reserved		[180]			
Partition configuration	PARTITION_CONFIG	[179]	R/W/E & R/ WE_P	0h	See EXT_CSD in spec
Boot config protection	BOOT_CONFIG_PROT	[178]	R/W & R/W/ C_P	0h	See EXT_CSD in spec
Boot bus width	BOOT_BUS_WIDTH	[177]	R/W/E	0h	See EXT_CSD in spec
Reserved		[176]			

[Table 19]Extended CSD



Name	Field	CSD slice	Cell Type	EXT_CSD value	Remark
High-density erase group definition	ERASE_GROUP_DEF	[175]	R/W/E_P	0h	
Reserved		[174]			
Boot area write protection register	BOOT_WP	[173]	R/W & R/W/C_P	0h	
Reserved		[172]			
User area write protection register	USER_WP	[171]	R/W,R/W/ C_P & R/W/ E_P	0h	
Reserved		[170]			
FW configuration	FW_CONFIG	[169]	R/W	0h	
RPMB Size	RPMB_SIZE_MULT	[168]	R	20h	
Write reliability setting register	WR_REL_SET	[167]	R/W	1fh	
Write reliability parameter register	WR_REL_PARAM	[166]	R	5h	
Sanitize start	SANITIZE_START	[165]	W/E_P	0h	-
Manually start background operations	BKOPS_START	[164]	W/E_P	0h	
Enable background operations handshake	BKOPS_EN	[163]	R/W	0h	
H/W reset function	RST_n_FUNCTION	[162]	R/W	0h	
HPI management	HPI_MGMT	[161]	R/W/E_P	0h	
Partitioning support	PARTITIONING_SUPPORT	[160]	R	7h	
Max enhanced area size	MAX_ENH_SIZE_MULT	[159:157]	R	4GB : E9h	
Partitions attribute	PARTITIONS_ATTRIBUTE	[156]	R/W	0h	
Paritioning setting	PARTITION_SETTING_COMPLETED	[155]	R/W	0h	
General purpose partition size	GP_SIZE_MULT	[154:143]	R/W	0h	
Enhanced user data area size	ENH_SIZE_MULT	[142:140]	R/W	0h	
Enhanced user data start address	ENH_START_ADDR	[139:136]	R/W	0h	
Reserved		[135]			
Bad Block management mode	SEC_BAD_BLK_MGMNT	[134]	R/W	0h	
Reserved		[133]			
Package Case Temperature is controlled	TCASE_SUPPORT	[132]	W/E_P	0h	
Periodic Wake-up	PERIODIC_WAKEUP	[131]	R/W/E	0h	
Program CID/CSD in DDR mode support	PROGRAM_CID_CSD_DDR_SUPPOR T	[130]	R	0h	
Reserved		[129:128]			

[Table 19]Extended CSD



Name	Field	CSD slice	Cell Type	EXT_CSD value	Remark
Vendor Specific Fields	VENDOR_SPECIFIC_FIELD	[127:64]	Vendor Specific	-	
Native sector size	NATIVE_SECTOR_SIZE	[63]	R	1h	
Sector size emulation	USE_NATIVE_SECTOR	[62]	R/W	0h	
Sector size	DATA_SECTOR_SIZE	[61]	R	0h	
1st initialization after disabling sector size emulation	INI_TIMEOUT_EMU	[60]	R	0a	
Class 6 commands control	Class6_CTRL	[59]	R/W/E_P	0h	
Number of addressed group to be Released	DYNCAP_NEEDED	[58]	R	0h	
Exception events control	EXCEPTION_EVENTS_CTRL	[57:56]	R/W/E_P	0h	
Exception events status	EXCEPTION_EVENTS_STATUS	[55:54]	R	0h	
Extended Partitions Attribute	EXT_PARTITIONS_ATTRIBUTE	[53:52]	R/W	0h	
Context configuration	CONTEXT_CONF	[51:37]	R/W/E_P	0h	
Packed command status	PACKED_COMMAND_STATUS	[36]	R	0h	
Packed command failure index	PACKED_FAILURE_INDEX	[35]	R	0h	
Power Off Notification	POWER_OFF_NOTIFICATION	[34]	R/W/E_P	0h	
Control to turn the Cache ON/ OFF	CACHE_CTRL	[33]	R/W/E_P	0h	
Flushing of the cache	FLUSH_CACHE	[32]	W/E_P	0h	
Reserved		[31:0]	TBD		
Context configuration	CONTEXT_CONF	[51:37]	R/W/E_P	0h	
Packed command status	PACKED_COMMAND_STATUS	[36]	R	0h	
Packed command failure index	PACKED_FAILURE_INDEX	[35]	R	0h	

[Table 19]Extended CSD

- Reserved bits should read as "0"Obsolete values should be don't care

Rev 0.1 / Apr. 2014 40



7.5 RCA (Relative card address)

The writable 16-bit relative card address (RCA) register carries the card address assigned by the host during the card identification.

This address is used for the addressed host-card communication after the card identification procedure. The default value of the RCA register is 0x0001. The value 0x0000 is reserved to set all cards into the Stand-by State with CMD7.

7.6 DSR (Driver stage register)

It can be optionally used to improve the bus performance for extended operating conditions (depending on parameters like bus length, transfer rate or number of Devices). The CSD register carries the information about the DSR register usage. The default value of the DSR register is 0x404.



4Gb LPDDR2-S4B SDRAM



Addressing Table

Parameter	40	Gb
raidilletei	x16	x32
Configuration	32Mb x 8banks x 16	16Mb x 8banks x 32
Bank Address	BAO ~ BA2	BAO ~ BA2
Row Address	R0 ~ R13	R0 ~ R13
Column Address	C0 ~ C10	C0 ~ C9

Note:

- 1. The least-significant column address CA0 is not transmitted on the CA bus, and is implied to be zero.
- 2. Row and Column Address values on the CA bus that are not used don't care.




LPDDR2 SDRAM PIN DESCRIPTIONS

SYMBOL	TYPE	DESCRIPTIONS
CK_t, CK_c	Input	Clock: CK_t and CK_c are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive and negative edge of CK_t. Single Data Rate (SDR) inputs, CS_n and CKE, are sampled at the positive Clock edge. Clock is defined as the differential pair, CK_t and CK_c. The positive Clock edge is defined by the crosspoint of a rising CK_t and a falling CK_c. The negative Clock edge is defined by the crosspoint of a falling CK_t and a rising CK_c.
CKE	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions. CKE is considered part of the command code. CKE is sampled at the positive Clock edge.
CS_n	Input	Chip Select: CS_n is considered part of the command code. CS_n is sampled at the positive Clock edge.
CA0 - CA9	Input	DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code.
DQ0-DQ15 (x16) DQ0-DQ31 (x32)	I/O	Data Inputs/Output: Bi-directional data bus
DQS0_t -DQS1_t, DQS0_c - DQS1_c (x16) DQS0_t -DQS3_t, DQS0_c - DQS3_c (x32) DM0-DM1 (x16)	I/O	Data Strobe (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and differential (DQS_t and DQS_c). It is output with read data and input with write data. DQS is edge-aligned to read data and centered with write data. For x16, DQS0_t and DQS0_c correspond to the data on DQ0 - DQ7 and DQS1_t and DQS1_c to the data on DQ8 - DQ15. For x32, DQS0_t and DQS0_c correspond to the data on DQ0 - DQ7, DQS1_t and DQS1_c to the data on DQ8 - DQ15, DQS2_t and DQS2_c to the data on DQ16 - DQ23, DQS3_t and DQS3_c to the data on DQ24 - DQ31. Input Data Mask: DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a WRITE access. DM is sampled on both edges of DQS_t. Although DM is for input only, the DM loading shall match the DQ and DQS_t (or DQS_c) loading.
DM0-DM3 (x32)	Input	DM0 is the input data mask signal for the data on DQ0-7. For x16 and x32 devices, DM1 is the input data mask signal for the data on DQ8-15. For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31.
VDD1	Supply	Core Power Supply 1
VDD2	Supply	Core Power Supply 2
VDDCA	Supply	Input Receiver Power Supply : Power for CA0-9, CKE, CS_n, CK_t and CK_c input buffers.
VDDQ	Supply	I/O Power Supply: Power supply for data input/output buffers.
VREFCA	Supply	Reference Voltage for CA Command and Control Input Receiver : Reference voltage for all CA0-9, CKE, CS_n, CK_t and CK_c input buffers.
VREFDQ	Supply	Reference Voltage for DQ Input Receiver : Reference voltage for all Data input buffers.
VSS	Supply	Ground
VSSCA	Supply	Ground for Input Receivers
VSSQ	Supply	I/O Ground
ZQ	I/O	Reference Pin for Output Drive Strength Calibration

Note 1. Data includes DQ and DM $\,$



STATE DIAGRAM



PDX = Exit Power Down

ACT = Activate

WR(A) = Write (with Autoprecharge)

RD(A) = Read (with Autoprecharge)

PR(A) = Precharge (All)

MRW = Mode Register Write MRR = Mode Register Read

SREFX = Exit Self Refresh

REF = Refresh

BST = Burst Terminate

DPD = Enter Deep Power Down

DPDX = Exit Deep Power Down

RESET = Reset is achieved through MRW command

Note 1. For LPDDR2 SDRAM in the Idle state, all banks are precharged.

Rev 0.1 / Apr. 2014 45



POWER-UP, INITIALIZATION and POWER-OFF

LPDDR2 SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation.

Power Ramp and Device Initialization

The following sequence shall be used to power up an LPDDR2 device. Unless specified otherwise, these steps are mandatory and apply to the device.

1. Power Ramp

While applying power (after Ta), CKE shall be held at a logic low level ($\leq 0.2 \text{ x VDDCA}$), all other inputs shall be between VILmin and VIHmax. The LPDDR2 device will only guarantee that outputs are in a high impedance state while CKE is held low.

On or before the completion of the power ramp (Tb) CKE must be held low.

DQ, DM, DQS_t and DQS_c voltage levels must be between VSSQ and VDDQ during voltage ramp to avoid latch-up. CK_t, CK_c, CS_n, and CA input levels must be between VSSCA and VDDCA during voltage ramp to avoid latch-up.

The following conditions apply:

Ta is the point where any power supply first reaches 300 mV.

After Ta is reached, VDD1 must be greater than VDD2 - 200 mV.

After Ta is reached, VDD1 and VDD2 must be greater than VDDCA - 200 mV.

After Ta is reached, VDD1 and VDD2 must be greater than VDDQ - 200 mV.

After Ta is reached, VREF must always be less than all other supply voltages.

The voltage difference between any of VSS, VSSQ, and VSSCA pins may not exceed 100 mV.

The above conditions apply between Ta and power-off (controlled or uncontrolled).

Tb is the point when all supply voltages are within their respective min/max operating conditions. Reference voltages shall be within their respective min/max operating conditions a minimum of 5 clocks before CKE goes high.

For supply and reference voltage operating conditions, see the section of AC and DC Operating Condition.

Power ramp duration tINITO (Tb - Ta) must be no greater than 20 ms.

Note: VDD2 is not present in some systems. Rules related to VDD2 in those cases do not apply.

2. CKE and clock

Beginning at Tb, CKE must remain low for at least tINIT1 = 100 ns, after which it may be asserted high. Clock must be stable at least $tINIT2 = 5 \times tCK$ prior to the first low to high transition of CKE (Tc). CKE, CS_n and CA inputs must observe setup and hold time (tIS, tIH) requirements with respect to the first rising clock edge (as well as to the subsequent falling and rising edges).

The clock period shall be within the range defined for tCKb (18 ns to 100 ns), if any Mode Register Reads are performed. Mode Register Writes can be sent at normal clock operating frequencies so long as all AC Timings are met. Furthermore, some AC parameters (e.g. tDQSCK) may have relaxed timings (e.g. tDQSCKb) before the system is appropriately configured.

While keeping CKE high, issue NOP commands for at least tINIT3 = 200 us. (Td).

3. Reset command

After tINIT3 is satisfied, a MRW(Reset) command shall be issued (Td). The memory controller may optionally issue a Precharge-All command prior to the MRW(Reset) command. Wait for at least tINIT4 = 1 us while keeping CKE asserted and issuing NOP commands.



4. Mode Registers Reads and Device Auto-Initialization (DAI) polling:

After tINIT4 is satisfied (Te) only MRR commands and power-down entry/exit commands are allowed.

Therefore, after Te, CKE may go low in accordance to Power-Down entry and exit specification (see the section of "Power-down").

The MRR command may be used to poll the DAI-bit to acknowledge when Device Auto-Initialization is complete or the memory controller shall wait a minimum of tINIT5 before proceeding.

As the memory output buffers are not properly configured yet, some AC parameters may have relaxed timings before the system is appropriately configured.

After the DAI-bit (MR0, "DAI") is set to zero "DAI complete" by the memory device, the device is in idle state (Tf). The state of the DAI status bit can be determined by an MRR command to MR0.

The SDRAM will set the DAI-bit no later than tINIT5 (10 us) after the Reset command. The memory controller shall wait a minimum of tINIT5 or until the DAI-bit is set before proceeding.

After the DAI-Bit is set, it is recommended to determine the device type and other device characteristics by issuing MRR commands (see the section of "Mode Register Definition").

5. ZQ Calibration:

After tINIT5 (Tf), an MRW ZQ Initialization Calibration command may be issued to the memory (MR10). For LPDDR2 devices which do not support the ZQ Calibration command (meaning that RON is connected to VDDCA), this command shall be ignored. This command is used to calibrate the LPDDR2 output drivers (RON) over process, voltage, and temperature. Optionally, the MRW ZQ Initialization Calibration command will update MR0 to indicate RZQ pin connection. In systems in which more than one LPDDR2 device exists on the same bus, the controller must not overlap ZQ Calibration commands. The device is ready for normal operation after tZQINIT.

6. Normal Operation:

After tZQINIT (Tg), MRW commands shall be used to properly configure the memory, for example the output buffer driver strength, latencies etc. Specifically, MR1, MR2 and MR3 shall be set to configure the memory for the target frequency and memory configuration.

To support simple boot from the NVM, some Mode Registers are reset to default values during Device Auto-Initialization. See the Mode Register section of this specification for default values.

The LPDDR2 device will now be in IDLE state and ready for any valid command.

After Tg, the clock frequency may be changed according to the clock frequency change procedure described in section "Input clock stop and frequency change".

Table. Timing Parameters for initialization

Symbol	Parameter	Val	Unit	
Symbol .	i didilicaci	min	max	Oilie
tINIT0	Maximum Power Ramp Time	-	20	ms
tINIT1	Minimum CKE low time after completion of power ramp	100	-	ns
tINIT2	Minimum stable clock before first CKE high	5	-	tCK
tINIT3	Minimum idle time after first CKE assertion	200	-	us
tINIT4	Minimum idle time after Reset command	1	-	us
tINIT5	Maximum duration of Device Auto-Initialization	-	10	us



Symbol	Parameter	Val	Unit	
	raidiffecei	min	max	Oilic
tZQINIT	ZQ Initial Calibration for LPDDR2-S4 devices	1	-	us
tCKb	Clock cycle time during boot	18	100	ns




Figure. Power Ramp and Initialization Sequence

Initialization After Reset (without Power ramp)

If the RESET command is issued outside the power up initialization sequence, the re-installation procedure shall begin with step 3 (Td).

Power-off Sequence

The following sequence shall be used to power off the LPDDR2 device. Unless specified otherwise, these steps are mandatory and apply to the devices.

While removing power, CKE shall be held at a logic low level ($\leq 0.2 \text{ x VDDCA}$), all other inputs shall be between VILmin and VIHmax. The LPDDR2 device will only guarantee that outputs are in a high impedance state while CKE is held low.

DQ, DM, DQS_t, and DQS_c voltage levels must be between VSSQ and VDDQ during power off sequence to avoid latch-up. CK_t, CK_c, CS_n, and CA input levels must be between VSSCA and VDDCA during power off sequence to avoid latch-up.



Tx is the point where any power supply decreases under its minimum value specified in the DC operating condition table.

Tz is the point where all power supplies are below 300 mV. After Tz, the device is powered off.

The time between Tx and Tz(tPOFF) shall be less than 2s.

The following conditions apply:

- Between Tx and Tz, VDD1 must be greater than VDD2 200 mV.
- Between Tx and Tz, VDD1 and VDD2 must be greater than VDDCA 200 mV.
- Between Tx and Tz, VDD1 and VDD2 must be greater than VDDQ 200 mV.
- Between Tx and Tz, VREF must always be less than all other supply voltages.

The voltage difference between any of VSS, VSSQ, and VSSCA pins may not exceed 100 mV.

For supply and reference voltage operating conditions, see the section of AC and DC Operating Conditions.

Note: VDD2 is not present in some systems. Rules related to VDD2 in those cases do not apply.

Table. Timing Parameters for Uncontrolled Power-off

Symbol	ol Parameter	Val	Unit	
Symbol	i didiliceel	min	max	Oilie
tPOFF	Maximum Power-off ramp time	-	2	S

Uncontrolled Power-Off Sequence

The following sequence shall be used to power off the LPDDR2 device under uncontrolled condition. Unless specified otherwise, these steps are mandatory and apply to the devices.

Tx is the point where any power supply decreases under its minimum value specified in the DC operating condition table. After turning off all power supplies, any power supply current capacity must be zero, except for any static charge remaining in the system.

Tz is the point where all power supply first reaches 300 mV. After Tz, the device is powered off.

The time between Tx and Tz (tPOFF) shall be less than 2s. The relative level between supply voltages are uncontrolled during this period.

VDD1 and VDD2 shall decrease with a slope lower than 0.5 V/usec between Tx and Tz.

Uncontrolled power off sequence can be applied only up to 400 times in the life of the device.



Mode Register Definition

Table below shows the mode registers for LPDDR2 SDRAM.

Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written.

Mode Register Read command shall be used to read a register. Mode Register Write command shall be used to write a register.

Table. Mode Register Assignment

												1
MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	ОР3	OP2	OP1	ОР0	Link
0	00H	Device Info.	R		(RFU)			QI onal)	DNVI	DI	DAI	go to MR0
1	01H	Device Feature1	W	nW	/R (for A	AP)	WC	BT		BL		go to MR1
2	02H	Device Feature 2	W		(RF	-U)			RL 8	k WL		go to MR2
3	03H	I/O Config-1	W		(RF	U)			D	S		go to MR3
4	04H	Refresh Rate	R	TUF		(RF	-U)		Re	fresh R	ate	go to MR4
5	05H	Basic Config-1	R			1	Manufac	turer II)			go to MR5
6	06H	Basic Config-2	R		Revision ID1						go to MR6	
7	07H	Basic Config-3	R				Revision	on ID2				go to MR7
8	08H	Basic Config-4	R	I/O v	width		Der	sity		Ту	ре	go to MR8
9	09H	Test Mode	W			Vendo	or-Speci	fic Test	Mode			go to MR9
10	0AH	IO Calibration	W			(Calibrati	on Code	9			go to MR10
16	10H	PASR_Bank	W				Bank	Mask				go to MR16
17	11H	PASR_Segment	W				Segmei	nt Mask				go to MR17
32	20H	DQ Calibration Pattern A	R	See the section of DQ Calibration						go to MR32		
40	28H	DQ Calibration Pattern B	R	See the section of DQ Calibration						go to MR40		
63	3FH	Reset	W				>	<				go to MR63

Note:

- 1. RFU bits shall be set to `0' during Mode Register writes.
- 2. RFU bits shall be read as `0' during Mode Register reads.
- 3. All Mode Registers that are specified as RFU or write-only shall return undefined data when read and DQS_t, DQS_c shall be toggled.
- 4. All Mode Registers that are specified as RFU shall not be written.
- 5. Writes to read-only registers shall have no impacts on the functionality of the device.



MR0 Device Information (MA<7:0> = 00H)

OP7	OP6	OP5	OP4	OP3	3	OP2 OP1 C		ОР0
	(RFU)		RZQI (Optional)			DNVI	DI	DAI
DAI (Device	DAI (Device Auto-Initialization Status)			OP0		DAI complete DAI still in prog	gress	
DI (I	Device Informa	tion)	Read-only	OP1	0B:	SDRAM		
DNVI (Dat	NVI (Data Not Valid Information)			OP2	0B: DNV not supported			1, 2
(Built in Self	RZQI Test for RZQ I	Information)	Read-only	P4:OP3	01B or fl 10B 11B erro	: ZQ self test n: ZQ-pin may c: ZQ-pin may s: ZQ-pin self te: condition det: connect to VDE: ND)	onnect to VDDO hort to GND st completed, rected (ZQ-pin r	3 no nay

Note:

- 1. LPDDR2 SDRAM will not implement DNV functionality.
- 2. If DNV functionality is not implemented, the device shall not drive the DM/DNV signals.
- 3. RZQI, if supported, will be set upon completion of the MRW ZQ Initialization Calibration command.
- 4. If ZQ is connected to VDDCA to set default calibration, OP[4:3] shall be set to 01. If ZQ is not connected to VDDCA, either OP[4:3]=01 or OP[4:3]=10 might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.

 5. In the case of possible assembly error (either OP[4:3]=01 or OP[4:3]=10 per Note 4), the LPDDR2 device will default to factory trim settings for RON, and will ignore ZQ calibration commands. In either case, the system may not function as intended.

 6. In the case of the ZQ self-test returning a value of 11b, this result indicates that the device has detected a resistor connection to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e. 240-ohm +/-1%).

MR1 Device Feature 1 (MA<7:0> = 01H)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	ОР0
	nWR (for AP)		WC BT				
				010B: BL4 (def	ault)		
BL		Write-only	OP<2:0>	011B: BL8			
		Write only	01 (2.0)	100B: BL16			
			•	All others: rese	rved		
				0B: Sequential	(default)		
ВТ		Write-only	OP<3>	1B: Interleaved			1
			0B: Wrap (default)				
W	С	Write-only	OP<4>	1B: No wrap (a	llowed for BL4	only)	



nWR	Write-only	OP<7:5>	001B: nWR=3 (default) 010B: nWR=4 011B: nWR=5 100B: nWR=6 101B: nWR=7 110B: nWR=8	2
			All others: reserved	

Note:

- 1. BL 16, interleaved is not an official combination to be supported.
- 2. Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by RU (tWR/tCK).

Table. Burst Sequence by BL, BT, and WC

63	63	C1	60	wc	пт	D.			Bui	st C	ycle	Nun	ıber	and	Burs	st Ad	ldres	s Se	que	nce		
C 3	C2	C1	CO	WC	ВТ	BL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Χ	Χ	0B	0B		an.,		0	1	2	3												
Χ	Χ	1B	0B	wrap	any	4	2	3	0	1												
Χ	Χ	Χ	0B	nw	any		У	y+1	y+2	y+3												
Χ	0B	0B	0B				0	1	2	3	4	5	6	7								
Χ	0B	1B	0B				2	3	4	5	6	7	0	1								
Χ	1B	0B	0B		seq		4	5	6	7	0	1	2	3								
Χ	1B	1B	0B			8	6	7	0	1	2	3	4	5								
Χ	0B	0B	0B	wrap		Ö	0	1	2	3	4	5	6	7								
Χ	0B	1B	0B		int		2	3	0	1	6	7	4	5								
Χ	1B	0B	0B		int		4	5	6	7	0	1	2	3								
Χ	1B	1B	0B				6	7	4	5	2	3	0	1								
Χ	Χ	Χ	0B	nw	any							ille	gal (not a	llowe	ed)						
0B	0B	0B	0B				0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F
0B	0B	1B	0B				2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	0	1
0B	1B	0B	0B				4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3
0B	1B	1B	0B		500		6	7	8	9	Α	В	С	D	Ε	F	0	1	2	3	4	5
1B	0B	0B	0B	wrap	seq	16	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7
1B	0B	1B	0B			10	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7	8	9
1B	1B	0B	0B				С	D	Ε	F	0	1	2	3	4	5	6	7	8	9	Α	В
1B	1B	1B	0B				Ε	F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D
Χ	Χ	Χ	0B		int								illega	l (no	t allo	wed)						
Χ	Χ	Χ	0B	nw	any			illegal (not allowed)														

Note:

- 1. C0 input is not present on CA bus. It is implied zero.
- 2. For BL=4, the burst address represents C1 C0.
- 3. For BL=8, the burst address represents C2 C0.
- 4. For BL=16, the burst address represents C3 C0.
- 5. For no-wrap (nw), BL4, the burst shall not cross the page boundary and shall not cross sub-page boundary. The variable y may start at any address with C0 equal to 0 and may not start at any address in Table. Non Wrap Restrictions below for the respective density and bus width combinations.

6. 'nw' means Non Wrap. 'any' means Sequential and interleaved. 'seq' means sequential and 'int' means interleaved.



Table. Non Wrap Restrictions

	4Gb					
	Not across full page boundary					
x16 7FE,7FF,000,001						
x32	3FE,3FF,000,001					
	Not across sub page boundary					
x16	3FE,3FF,400,401					
x32	None					

Note: Non-wrap BL=4 data-orders shown above are prohibited.

MR2 Device Feature 2 (MA<7:0> = 02H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	(RI	=U)		RL & WL			

			0001B: RL3/WL1(default)	
			0010B: RL4/WL2	
			0011B: RL5/WL2	
RL & WL	Write-only	OP<3:0>	0100B: RL6/WL3	
			0101B: RL7/WL4	
			0110B: RL8/WL4	
			All others: reserved	

MR3 I/O Configuration 1 (MA<7:0> = 03H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	(RI	=U)		DS			

			0000B: reserved	
			0001B: 34.3Ω	
			0010B: 40Ω (default)	
			0011B: 48Ω	
DS	Write-only	OP<3:0>	0100B: 60Ω	
			0101B: reserved	
			0110B: 80Ω	
			0111B: 120Ω	
			All others: reserved	



MR4 Refresh Mode (MA<7:0> = 04H)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
TUF		(RF	=U)	•		Refresh Rate	

			000B: Low temperature operating limit exceeded
			001B: 4 x tREFI, 4 x tREFIpb, 4 x tREFW
			010B: 2 x tREFI, 2 x tREFIpb, 2 x tREFW
			011B: 1 x tREFI, 1 x tREFIpb, 1 x tREFW ($\leq 85^{\circ}$ C)
Refresh Rate	Read-only	OP<2:0>	100B: reserved
	-		101B: 0.25 x tREFI, 0.25 x tREFIpb, 0.25 x tREFW, do not de-rate AC timing
			110B: 0.25 x tREFI, 0.25 x tREFIpb, 0.25 x tREFW, de-rate AC timing
			111B: High temperature operating limit exceeded
Temperature			0B: OP<2:0> value has not changed since last read of MR4
Update Flag	Read-only	OP<7>	
(TUF)			1B: OP<2:0> value has changed since last read of MR4

Note:

- 1. A Mode Register Read from MR4 will reset OP7 to '0'.
- 2. OP7 is reset to '0' at power-up
- 3. If OP2 equals `1', the device temperature is greater than 85°C.
- 4. OP7 is set to '1' if OP2:OP0 has changed at any time since the last read of MR4.
- 5. LPDDR2 might not operate properly when OP[2:0] = 000B or 111B.
- 6. See the section of Temperature Sensor for information on the recommended frequency of reading MR4.
- 7. Some of the code for Refresh rate are not supported. Please ask Hynix office in detail.
- 8. LPDDR2-S4 devices shall be de-rated by adding 1.875ns to the following core timing parameters: tRCD, tRC, tRAS, tRP and tRRD. tDQSCK shall be de-rated according to the tDQSCK de-rating in "AC timing table". Prevailing clock frequency spec and related setup and hold timings shall remain unchanged.

MR5 Basic Configuration1 (MA<7:0> = 05H)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	ОР0				
	Manufacturer ID										
Compa	ny ID	Read-only	OP<7:0>	0000 0110B: H	ynix Semicondu	ıctor					

MR6 Basic Configuration2 (MA<7:0> = 06H)

MR7 Basic Configuration3 (MA<7:0> = 07H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	ОР0			
	Revision ID 1									
Revisio	n ID1	Read-only	OP<7:0>	00000011B						

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0				
	Revision ID 2										
Revisio	n ID2	Read-only	OP<7:0>	0000000B: A-v	version						



MR8 Basic Configuration4 (MA<7:0> = 08BH)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
I/O	width		Der	nsity		Туре		

Туре	Read-only	OP<1:0>	00B: S4 SDRAM
Density	Read-only	OP<5:2>	0110B: 4Gb
I/O width	Read-only	OP<7:6>	00B: x32
1/O Width	ixeau-only	OF <7.02	01B: x16

MR9 Test Mode (MA<7:0> = 09H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	7 OP6 OP5 OP4 OP3 Vendor-specific Test M		fic Test Mode				

MR10 ZQ Calibration (MA<7:0> = 0AH)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Calibrati	on Code			

		OP<7:0>	0xFF: Calibration command after initialization
			0xAB Long Calibration
Calibration Code	Write Only		0x56: Short Calibration
			0xC3: ZQ Reset
			others: reserved

Note:

- 1. Host processor shall not write MR10 with "reserved" values
- 2. LPDDR2 devices shall ignore calibration command when a "reserved" value is written into MR10.
- 3. See AC timing table for the calibration latency.
- 4. If ZQ is connected to VSSCA through RZQ, either the ZQ calibration function (see the section of "Mode Register Write ZQ Calibration Command") or default calibration (through the ZQRESET command) is supported. If ZQ is connected to VDDCA, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.
- 5. LPDDR2 devices that do not support calibration shall ignore the ZQ Calibration command.
- 6. Optionally, the MRW ZQ Initialization Calibration command will update MR0 to indicate RZQ pin connection.



MR16 PASR Bank Mask (MA<7:0> = 10H)

		OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
S4	SDRAM				Bank	Mask			

S4 SDRAM

Bank Mask	Write-only	OP<7:0>	0B: refresh enable to the bank (unmasked, default) 1B: refresh blocked (masked)	
-----------	------------	---------	---	--

Note: For 4bank S4 SDRAM (64Mb \sim 512Mb), only OP<3:0> are used.

ОР	Bank Mask	4-Bank LPDDR2-S4	8-Bank LPDDR2-S4
0	XXXXXXX1	Bank 0	Bank 0
1	XXXXXX1X	Bank 1	Bank 1
2	XXXXX1XX	Bank 2	Bank 2
3	XXXX1XXX	Bank 3	Bank 3
4	XXX1XXXX	-	Bank 4
5	XX1XXXXX	-	Bank 5
6	X1XXXXXX	-	Bank 6
7	1XXXXXXX	-	Bank 7

MR17 PASR Segment Mask (MA<7:0> = 11H)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0				
	Segment Mask										
Segment Ma	sk Write-or	oP<7:0>		nable to the se locked (maske	egment (unmas ed)	ked, default)					

Sagment	OP	Sogmont Mask	4Gb
Segment	OP .	Segment Mask	R<13:11>
0	0	XXXXXXX1	000B
1	1	XXXXXX1X	001B
2	2	XXXXX1XX	010B
3	3	XXXX1XXX	011B
4	4	XXX1XXXX	100B
5	5	XX1XXXXX	101B
6	6	X1XXXXXX	110B
7	7	1XXXXXXX	111B

Note: This table indicates the range of row address in each masked segment. X is do not care for a particular segment.



MR32 DQ Calibration Pattern A (MA<7:0> = 20H): MRR only

Reads to MR32 return DQ Calibration Pattern A. See the section of DQ Calibration.

MR40 DQ Calibration Pattern B (MA<7:0> = 28H): MRR only

Reads to MR40 return DQ Calibration Pattern B. See the section of DQ Calibration.

MR63 Reset (MA<7:0> = 3FH): MRW only

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			>	<			

Note: For additional information on MRW RESET, see Mode Register Write Command section.



TRUTH TABLE

Operation or timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the LPDDR2 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.



COMMAND TRUTH TABLE

	SDR Co	SDR Command Pins (2)					[DDR CA	Pins (10))				
Command	CI	KE	66	646	644	643	642	214	645	646	647	640	640	CK_t edge
	CK_t(n-1)	CK_t(n)	CS_n	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	BA2 R14 BA2 C11 BA2 X	
MRW	ш	ш	L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5 OP7 MA5 BA2 R14 BA2 C11 BA2 C11 BA2	rising
MKAA	Н	Н	Х	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	falling
MRR	Н	Н	L	L	L	L	Н	MA0	MA1	MA2	MA3	MA4	MA5	rising
PIKK	"	- 11	Х	MA6	MA7					X				falling
Refresh	Н	Н	L	L	L	Н	L			2	X			rising
(per bank) ¹¹			Х					2	X					falling
Refresh	н	Н	L	L	L	Н	Н			2	X			rising
(all bank)			Х					2	X					falling
Enter	Н	L	L	L	L	Н				Х				rising
Self Refresh	Х	_	Х						X		_			falling
Active	н	н	L	L	Н	R8	R9	R10	R11	R12	BA0	BA1	BA2	rising
(bank)			Х	R0	R1	R2	R3	R4	R5	R6	R7	R13	R14	falling
Write	н	н	L	Н	L	L	Х	Х	C1	C2	BA0	BA1	BA2	rising
(bank)			X	AP ^{3,4}	C3	C4	C5	C6	C7	C8	C9	C10	C11	falling
Read	Н	Н	L	Н	L	Н	Х	Х	C1	C2	BA0	BA1	BA2	rising
(bank)		- "	Х	AP ^{3,4}	C3	C4	C5	C6	C7	C8	C9	C10	C11	falling
Precharge			L	Н	Н	L	Н	AB ²	Х	Х	BA0	BA1	BA2	rising
(per bank, all bank)	П	Н	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	falling
DCT			L	Н	Н	L	L				X			rising
BST	Н	Н	Х		ı	I	I	,	X					falling
Enter	Н		L	Н	Н	L				Х				rising
Deep Power Down	Х	L	Х		I			2	X					falling
NOP	Н	Н	L	Н	Н	Н				Х				rising
NOF	"	- 11	Х					2	X					falling
Maintain SREF, PD, DPD	L	L	L	Н	Н	Н				Х				rising
(NOP)		_	Х					2	X					falling
NOP	н	Н	Н					2	X					rising
			Х					7	X					falling
Maintain SREF, PD, DPD	L	L	Н						X					rising
(NOP)	_	_	Х						X					falling
Enter Power Down	Н	L	Н						X					rising
Power Down	Х		Х						X					falling
Exit SREF, PD, DPD	L,	н	Н						X					rising
טייט	Х		X					2	X					falling



Note:

- 1. All commands are defined by states of CS_n, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.
- 2. Bank addresses BA0, BA1, BA2 (BA) determine which bank is to be operated upon.
- 3. AP is significant only to SDRAM.
- 4. AP "high" during a READ or WRITE command indicates that an auto-precharge will occur to the bank associated with the READ or WRITE command.
- 5. "X" means "H or L (but a defined logic level)"
- 6. Self refresh exit and Deep Power Down exit are asynchronous.
- 7. VREF must be between 0 and VDDQ during Self Refresh and Deep Power Down operation.
- 8. CAxr refers to command/address bit "x" on the rising edge of clock.
- 9. CAxf refers to command/address bit "x" on the falling edge of clock.
- 10. CS_n and CKE are sampled at the rising edge of clock.
- 11. Per Bank Refresh is only allowed in devices with 8 banks.
- 12. The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.
- 13. AB "high" during Precharge command indicates that all bank Precharge will occur. In this case, Bank Address is do-not-care.



CKE TRUTH TABLE

Current State*3	CKEn-1 *1	CKEn *1	CS_n *2	Command n *4	Operation n *4	Next State	Note
Active Power	L	L	Х	Х	Maintain Active Power Down	Active Power Down	
DOWII	L	Н	Н	NOP	Exit Active Power Down	Active	6, 9
Idle Power	L	L	Х	Х	Maintain Idle Power Down	Idle Power Down	
Down	L	Н	Н	NOP	Exit Idle Power Down	Idle	6, 9
Resetting Power	L	L	Х	Х	Maintain Resetting Power Down	Resetting Power Down	
Down	L	Н	Н	NOP	Exit Resetting Power Down	Idle or Resetting	6, 9, 12
Deep Power	L	L	Х	Х	Maintain Deep Power Down	Deep Power Down	
Down	L	Н	Н	NOP	Exit Deep Power Down	Power On	8
Self Refresh	L	L	Х	Х	Maintain Self Refresh	Self Refresh	
Sell Reflesh	L	Н	Н	NOP	Exit Self Refresh	Idle	7, 10
Bank(s) Active	Н	L	Н	NOP	Enter Active Power Down	Active Power Down	
	Н	L	Н	NOP	Enter Idle Power Down	Idle Power Down	
All Banks Idle	Н	L	L	Enter SELF REFRESH	Enter Self Refresh	Self Refresh	
	Н	L	L	Deep Power Down	Enter Deep Power Down	Deep Power Down	
Resetting	Н	L	Н	NOP	Enter Resetting Power Down	Resetting Power Down	
	Н	Н		Refer to the Cor	nmand Truth Table		

Note

- 1. "CKEn" is the logic state of CKE at clock rising edge n; "CKEn-1" was the state of CKE at the previous clock edge.
- 2. "CS_n" is the logic state of CS_n at the clock rising edge n;
- 3. "Current state" is the state of the LPDDR2 device immediately prior to clock edge n.
- 4. "Command n" is the command registered at clock edge N, and "Operation n" is a result of "Command n".
- 5. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 6. Power Down exit time (tXP) should elapse before a command other than NOP is issued.
- 7. SELF REFRESH exit time (tXSR) should elapse before a command other than NOP is issued.
- 8. The Deep Power-Down exit procedure must be followed as discussed in the Deep Power-Down section of the Functional Description.
- 9. The clock must toggle at least twice during the tXP period.
- 10. The clock must toggle at least twice during the tXSR time.
- 11. 'X' means `Don't care'.
- 12. Upon exiting Resetting Power Down, the device will return to the Idle state if tINIT5 has expired.



Current State Bank n - Command to Bank n

Current State	Command	Operation	Next State	Note
Any	NOP	Continue previous operation	Current State	
	ACTIVATE	Select and activate row	Active	
	AUTO REFRESH(Per Bank)	Begin to refresh	Refreshing (Per Bank)	6
	AUTO REFRESH(All Bank)	Begin to refresh	Refreshing (All Bank)	7
Idle	MRW	Load value to Mode Register	MR Writing	7
	MRR	Read value from Mode Register	Idle MR Reading	
	Reset	Begin Device Auto-Initialization	Resetting	7,8
	Precharge	Deactive row in bank or banks	Precharging	9, 15
	READ	Select Column, and start read burst	Reading	
Row Active	WRITE	Select Column, and start write burst	Writing	
ROW Active	MRR	Read value from Mode Register	Active MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	9
	READ	Select column, and start new read burst	Reading	10,11
Reading	WRITE	Select column, and start write burst	Writing	10,11,12
	BST	Read burst terminate	Active	13
	WRITE	Select Column, and start new write burst	Writing	10,11
Writing	READ	Select column, and start read burst	Reading	10,11,14
	BST	Write burst terminate	Active	13
Power On	Reset	Begin Device Auto-Initialization	Resetting	7,9
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

Note:

- 1. The table applies when both CKEn-1 and CKEn are HIGH, and after tXSR or tXP has been met if the previous state was Power Down.
- 2. All states and sequences not shown are illegal or reserved.
- 3. Current State Definitions:

Idle: The bank or banks have been precharged, and tRP has been met.

Row Active: A row in the bank has been activated, and tRCD has been met. No data bursts / accesses and no register accesses are in progress.

Reading: A READ burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Writing: A WRITE burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

4. The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current state and Table "Current State Bank n - Command to Bank n", and according to Table "Current State Bank n - Command to Bank m".

Precharging: starts with the registration of a PRECHARGE command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.

Row Activating: starts with registration of an ACTIVE command and ends when tRCD is met. Once tRCD is met, the bank will be in the 'Active' state.

Read with AP Enabled: starts with the registration of the READ command with Auto Precharge enabled and ends when tRP has been met. Once tRP has been met, the bank will be in the idle state.

Write with AP Enabled: starts with registration of a WRITE command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.

5. The following states must not be interrupted by any executable command; NOP commands must be applied to each positive clock edge during these states.



Refreshing (Per Bank): starts with registration of a REFRESH (Per Bank) command and ends when tRFCpb is met. Once tRFCpb is met, the bank will be in an 'idle' state.

Refreshing (All Bank): starts with registration of a REFRESH(All Bank) command and ends when tRFCab is met. Once tRFCab is met, the device will be in an 'all banks idle' state.

Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state.

Resetting MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Resetting state.

Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Row Active state.

MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.

Precharging All: starts with the registration of a PRECHARGE ALL command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.

- 6. Bank-specific; requires that the bank is idle and no bursts are in progress.
- 7. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8. Not bank-specific reset command is achieved through MODE REGISTER WRITE command.
- 9. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 10. A command other than NOP should not be issued to the same bank while a READ or WRITE burst with Auto Precharge is enabled.
- 11. The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.
- 12. A WRITE command may be applied after the completion of the READ burst; otherwise, a BST must be used to end the READ prior to asserting a WRITE command.
- 13. Not bank-specific. BURST TERMINATE command affects the most recent read/write burst started by the most recent READ/WRITE command, regardless of bank.
- 14. A READ command may be applied after the completion of the WRITE burst; otherwise, a BST must be used to end the WRITE prior to asserting a READ command.
- 15. If a Precharge command is issued to a bank in the Idle state, tRP shall still apply.



Current State Bank n - Command to Bank m

Current State of Bank n	Command for Bank m	Operation	Next State for Bank m	Note
Any	NOP	Continue previous operation	Current State of Bank m	
Idle	Any	Any command allowed to Bank m	-	18
	ACTIVATE	Select and activate row in Bank m	Active	7
	READ	Select column, and start read burst from Bank m	Reading	8
Row	WRITE	Select column, and start write burst to Bank m	Writing	8
Activating, Active, or Pre-	Precharge	Deactivate row in bank or banks	Precharging	9
charging	MRR	Read value from Mode Register	Idle MR Reading or Active MR Reading	10,11,13
	BST	Read or Write burst terminate an ongoing Read/Write from/to Bank m	Active	18
	READ	Select column, and start read burst from Bank m	Reading	8
Reading (Autoprecharge	WRITE	Select column, and start write burst to Bank m	Writing	8,14
disabled)	ACTIVATE	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
	READ	Select column, and start read burst from Bank m	Reading	8,16
Writing (Autoprecharge	WRITE	Select column, and start write burst to Bank m	Writing	8
disabled)	ACTIVATE	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
	READ	Select column, and start read burst from Bank m	Reading	8,15
Reading with	WRITE	Select column, and start write burst to Bank m	Writing	8,14,15
Autoprecharge	ACTIVATE	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
	READ	Select column, and start read burst from Bank m	Reading	8,15,16
Writing with	WRITE	Select column, and start write burst to Bank m	Writing	8,15
Autoprecharge	ACTIVATE	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Power On	Reset	Begin Device Auto-Initialization	Resetting	12, 17
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

Note:

- 1. The table applies when both CKEn-1 and CKEn are HIGH, and after tXSR or tXP has been met if the previous state was Self Refresh or Power Down.
- 2. All states and sequences not shown are illegal or reserved.
- 3. Current State Definitions:

Idle: the bank has been precharged, and tRP has been met.

Active: a row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in



progress.

Reading: a READ burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Writing: a WRITE burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

- 4. REFRESH, SELF REFRESH, and MODE REGISTER write commands may only be issued when all bank are idle.
- 5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6. The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:

Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state.

Resetting MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Resetting state.

Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Row Active state.

MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.

- 7. tRRD must be met between Activate command to Bank n and a subsequent Activate command to Bank m.
- 8. READs or WRITEs listed in the Command column include READs and WRITEs with Auto Precharge enabled and READs and WRITEs with Auto Precharge disabled.
- 9. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 10. MRR is allowed during the Row Activating state and MRW is prohibited during the Row Activating state. (Row Activating starts with registration of an Activate command and ends when tRCD is met.)
- 11. MRR is allowed during the Precharging state. (Precharging starts with registration of a Precharge command and ends when tRP is met.
- 12. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 13. The next state for Bank m depends on the current state of Bank m (Idle, Row Activating, Precharging, or Active). The reader shall note that the state may be in transition when a MRR is issued. Therefore, if Bank m is in the Row Activating state and Precharging, the next state may be Active and Precharge dependent upon tRCD and tRP respectively.
- 14. A WRITE command may be applied after the completion of the READ burst, otherwise a BST must be issued to end the READ prior to asserting a WRITE command.
- 15. Read with auto precharge enabled or a Write with auto precharge enabled may be followed by any valid command to other banks provided that the timing restrictions in the section of Precharge and Auto Precharge clarification are followed.
- 16. A READ command may be applied after the completion of the WRITE burst; otherwise, a BST must be issued to end the WRITE prior to asserting a READ command.
- 17. Reset command is achieved through MODE REGISTER WRITE command.
- 18. BST is allowed only if a Read or Write burst is ongoing



DATA MASK TRUTH TABLE

Function	DM	DQ	Note
Write Enable	L	Valid	1
Write Inhibit	Н	Х	1

Note:

^{1.} Used to mask write data, provided coincident with the corresponding data.



Absolute Maximum DC Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Parameter	Symbol	Rating	Unit	Notes
Voltage on VDD1 relative to VSS	VDD1	-0.4 ~ 2.3	V	1
Voltage on VDD2 relative to VSS	VDD2	-0.4 ~ 1.6	V	1
Voltage on VDDCA relative to VSSCA	VDDCA	-0.4 ~ 1.6	V	1, 3
Voltage on VDDQ relative to VSSQ	VDDQ	-0.4 ~ 1.6	V	1, 2
Voltage on Any Pin relative to VSS	VIN, VOUT	-0.4 ~ 1.6	V	
Storage Temperature	TSTG	-55 ~ 125	°C	4

Note:

- 1. See "Power-Ramp" section in "Power-up, Initialization, and Power-Off" for relationships between power supplies.
- 2. VREFDQ \leq 0.6 x VDDQ; however, VREFDQ may be \geq VDDQ provided that VREFDQ \leq 300mV.
- 3. VREFCA \leq 0.6 x VDDCA; however, VREFCA may be \geq VDDCA provided that VREFCA \leq 300mV.
- 4. Storage Temperature is the case surface temperature on the center/top side of the LPDDR2 device. For the measurement conditions, please refer to JESD51-2 standard.

AC and DC Operating Conditions

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 Device must be powered down and then restarted through the specialized initialization sequence before normal operation can continue.

DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Core Power 1	VDD1	1.70	1.80	1.95	V
Core Power 2	VDD2	1.14	1.20	1.30	V
Input Buffer Power	VDDCA	1.14	1.20	1.30	V
I/O Buffer Power	VDDQ	1.14	1.20	1.30	V

Note: 1. When VDD2 is used, VDD1 uses significantly less power than VDD2.

Input Leakage Current

Tilput Ecakage Carreit					
Parameter	Symbol	Min	Max	Unit	Note
Input Leakage current For CA, CKE, CS_n, CK_t, CK_c Any input 0V ≤ VIN ≤ VDDCA (All other pins not under test = 0V)	IL	-2	2	uA	2
VREF supply leakage current; VREFDQ = VDDQ/2 or VREFCA = VDDCA/2 (All other pins not under test = 0V)	IVREF	-1	1	uA	1

Note:

- 1. The minimum limit requirement is for testing purposes. The leakage current on VREFCA and VREFDQ pins should be minimal.
- 2. Although DM is for input only, the DM leakage shall match the DQ and DQS_t/DQS_c output leakage specification.



Operating Temperature

Parameter		Symbol	Min	Max	Unit	Note
Operating Temperature	Standard	Topen	-25	85	00	1
	Extended	OPER	-25	105	°C	1

Note

- 1. Operating Temperature is the case surface temperature on the center/top side of the LPDDR2 device. For the measurement conditions, please refer to JESD51-2 standard. Please ask to SK hynix for the availability of Extended temperature range products.
- 2. Either the device case temperature rating or the temperature sensor may be issued to set an appropriate refresh rate, determine the need for AC timing derating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TOPER rating that applies for the Standard or Extended Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.

AC and DC Logic Input Levels for Single-Ended CA and CS_n Signals

Parameter	Symbol	LPDDR2 2	LPDDR2 200 to 400		LPDDR2 533 to 1066		Note
	Syllibol	Min	Max	Min	Max	Unit	Note
		CA and (CS_n Inputs				
AC Input Logic High	VIHCA(AC)	VREF+0.3	Note 2	VREF+0.22	Note 2	V	1, 2
AC Input Logic Low	VILCA(AC)	Note 2	VREF - 0.3	Note 2	VREF - 0.22	V	1, 2
DC Input Logic High	VIHCA(DC)	VREF+0.2	VDDCA	VREF+0.13	VDDCA	V	1
DC Input Logic Low	VILCA(DC)	VSSCA	VREF - 0.2	VSSCA	VREF - 0.13	٧	1
Reference Voltage for CA and CS_n Inputs	VREFCA(DC)	0.49*VDDCA	0.51*VDDCA	0.49*VDDCA	0.51*VDDCA	V	3, 4

Note:

- 1. For CA and CS_n input only pins. VREF = VREFCA(DC).
- 2. See the section of Overshoot and Undershoot Specifications.
- 3. The ac peak noise on VREFCA may not allow VREFCA to deviate from VREFCA(DC) by more than \pm 1% VDDCA (for reference: approx. \pm 12 mV).
- 4. For reference: approx. VDDCA/2 +/- 12 mV.

AC and DC Logic Input Levels for CKE

Parameter	Symbol	Min	Max	Unit	Note
	CKE Ir	nputs			
CKE Input High Level	VIHCKE	0.8*VDDCA	Note 1	V	1
CKE Input Low Level	VILCKE	Note 1	0.2*VDDCA	V	1

Note: 1. See the section of Overshoot and Undershoot Specifications.



AC and DC Logic Input Levels for Single-Ended Data (DQ and DM) Signals

Parameter	Symbol	LPDDR2 2	LPDDR2 200 to 400		LPDDR2 533 to 1066		Note
	Symbol	Min	Max	Min	Max	Unit	Note
		Data Inputs	(DQ and DM)				
AC Input High Voltage	VIHDQ(AC)	VREF+0.3	Note 2	VREF+0.22	Note 2	V	1, 2
AC Input Low Voltage	VILDQ(AC)	Note 2	VREF-0.3	Note 2	VREF-0.22	V	1, 2
DC Input High Voltage	VIHDQ(DC)	VREF+0.2	VDDQ	VREF+0.13	VDDQ	V	1
DC Input Low Voltage	VILDQ(DC)	VSSQ	VREF-0.2	VSSQ	VREF-0.13	٧	1
Reference Voltage for DQ and DM Inputs	VREFDQ(DC)	0.49*VDDQ	0.51*VDDQ	0.49*VDDQ	0.51*VDDQ	V	3, 4

Note:

- 1. For DQ input only pins. VREF = VREFDQ(DC).
- 2. See the section of Overshoot and Undershoot Specifications.
- 3. The ac peak noise on VREFDQ may not allow VREFDQ to deviate from VREFDQ(DC) by more than +/-1% VDDQ (for reference: approx. +/- 12 mV).
- 4. For reference: approx. VDDQ/2 +/- 12 mV.



VREF Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages VREFCA and VREFDQ are illustrated in Figure below. It shows a valid reference voltage VREF(t) as a function of time. (VREF stands for VREFCA and VREFDQ likewise). VDD stands for VDDCS for VREFCA and VDDQ for VREFDQ. VREF(DC) is the linear average of VREF(t) over a very long period of time (e.g. 1 sec) and is specified as a fraction of the linear average of VDDCA or VDDQ also over a very long period of time (e.g. 1sec). This average has to meet the min/max requirements in Table "Electrical Characteristics and Operating Conditions". Furthermore VREF(t) may temporarily deviate from VREF(DC) by no more than +/- 1% VDD. VREF(t) cannot track noise on VDDQ or VDDCA if this would send VREF outside these specifications.




Figure. Illustration of VREF(DC) tolerance and VREF ac-noise limits

The voltage levels for setup and hold time measurements VIH(AC), VIH(DC), VIL(AC) and VIL(DC) are dependent on VREF.

"VREF" shall be understood as VREF(DC), as defined in Figure above.

This clarifies that dc-variations of VREF affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. Devices will function correctly with appropriate timing deratings with VREF outside these specified levels so long as VREF is maintained between 0.44 x VDDQ (or VDDCA) and 0.56 x VDDQ (or VDDCA) and so long as the controller achieves the required single-ended AC and DC input levels from instantaneous VREF (see the Electrical Characteristics and Operating Conditions.) Therefore, system timing and voltage budgets need to account for VREF deviations outside of this range.

This also clarifies that the LPDDR2 setup/hold specification and derating values need to include time and voltage associated with VREF ac-noise. Timing and voltage effects due to ac-noise on VREF up to the specified limit (+/-1% of VDD) are included in LPDDR2 timings and their associated deratings.



AC and DC Logic Input Levels for Differential Signals (Clock and Strobe)




Figure. Definition of differential ac-swing and Time above ac-level tDVAC



Differential AC and DC Input Levels for Clock and Strobe

Parameter	Symbol	LPDDR2 2	00 to 400	LPDDR2 533 to 1066		Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Oille	11010
		Clock (CK_t -	CK_c) and Strobe(DQS	S_t - DQS_c)			
DC Differential Input High	VIHDIFF(DC)	2 x (VIH(DC) - VREF)	Note 3	2 x (VIH(DC) - VREF)	Note 3	٧	1
DC Differential Input Low	VILDIFF(DC)	Note 3	2 x (VIL(DC) - VREF)	Note 3	2 x (VIL(DC) - VREF)	٧	1
AC Differential Input High	VIHDIFF(AC)	2 x (VIH(AC) - VREF)	Note 3	2 x (VIH(AC) - VREF)	Note 3	٧	2
AC Differential Input Low	VILDIFF(AC)	Note 3	2 x (VIL(AC) - VREF)	Note 3	2 x (VIL(AC) - VREF)	٧	2

Note:

4. For CK_t and CK_c, VREF = VREFCA(DC). For DQS_t and DQS_c, VREF = VREFDQ(DC).

Table. Allowed time before ringback (tDVAC) for CK_t - CK_c and DQS_t - DQS_c

Slew Rate [V/ns]	t _{DVAC} [ps]		tDVAC [ps]	
	@ VIH/Ldiff(ac) = 440mV		@ VIH/Ldiff(ac) = 600mV	
	MIN	MAX	MIN	MAX
> 4.0	175	-	75	-
4.0	170	-	57	-
3.0	167	-	50	-
2.0	163	-	38	-
1.8	162	-	34	-
1.6	161	-	29	-
1.4	159	-	22	-
1.2	155	-	13	-
1.0	150	-	0	-
<1.0	150	-	0	-

^{1.} Used to define a differential signal slew-rate. For CK_t - CK_c use VIH/VIL(DC) of CA and VREFCA; for DQS_t - DQS_c, use VIH/VIL(DC) of DQs and VREFDQ; if a reduced dc-high or dc-low level is used for a signal group, then the reduced level applies also here.

^{2.} For CK_t - CK_c use VIH/VIL(AC) of CA and VREFCA; for DQS_t - DQS_c, use VIH/VIL(AC) of DQs and VREFDQ; if a reduced achigh or ac-low level is used for a signal group, then the reduced level applies also here.

^{3.} These values are not defined, however the single-ended signals CK_t, CK_c, DQS_t, and DQS_c need to be within the respective limits (VIH(DC) max, VIL(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to the section "Overshoot and Undershoot Specifications".




Single-ended Requirements for Differential Signals

Each individual component of a differential signal (CK_t, DQS_t, CK_c, or DQS_c) has also to comply with certain requirements for single-ended signals.

CK_t and CK_c shall meet VSEH(AC)min / VSEL(AC)max in every half-cycle.

DQS_t, DQS_c shall meet VSEH(AC)min / VSEL(AC)max in every half-cycle proceeding and following a valid transition.

Note that the applicable ac-levels for CA and DQ's are different per speed-bin.



Note that while CA and DQ signal requirements are with respect to VREF, the single-ended components of differential signals have a requirement with respect to VDDQ/2 for DQS_t, DQS_C and VDDCA/2 for CK_t, CK_c; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach VSEL(AC)max, VSEH(AC)min has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

Single-ended Levels for Clock and Strobe

Parameter	Symbol	LPDDR2 2	00 to 400	LPDDR2 5	Unit	Note	
raidilietei	Symbol	Min Max		Min	Max		Note
	Clo	ock (CK_t - CK_c) and Strobe(DC	(S_t - DQS_c)			
Single-ended High Level for CK_t and CK_c	VSEH(AC)	(VDDCA/2)+0.3	Note 3	(VDDCA/2)+0.22	Note 3	V	1, 2
Single-ended High Level for DQS_t and DQS_c	VSLIT(AC)	(VDDQ/2)+0.3	Note 3	(VDDQ/2)+0.22	Note 3	V	1, 2
Single-ended Low Level for CK_t and CK_c	VSEL(AC)	Note 3	(VDDCA/2)-0.3	Note 3	(VDDCA/2)-0.22	٧	1, 2
Single-ended Low Level for DQS_t and DQS_c	VOLE(AC)	Note 3	(VDDQ/2)-0.3	Note 3	(VDDQ/2)-0.22	V	1, 2



Note

- 1. For CK_t, CK_c use VSEH/VSEL(AC) of CA; for strobes (DQS0_t, DQS0_c, DQS1_t, DQS1_c, DQS2_t, DQS2_c, DQS3_t, DQS3_c) use VIH/VIL(AC) of DQs.
- 2. VIH(AC)/VIL(AC) for DQs is based on VREFDQ; VSEH(AC)/VSEL(AC) for CA is based on VREFCA; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
- 3. These values are not defined, however the single-ended signals CK_t, CK_c, DQS0_t, DQS0_c, DQS1_t, DQS1_c, DQS2_t, DQS2_c, DQS3_t, DQS3_c need to be within the respective limits (VIH(DC) max, VIL(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to the section of Overshoot and Undershoot Specifications.



Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK_t, CK_c and DQS_t, DQS_c) must meet the requirements in "Single-end-ed Levels for Clock and Strobe". The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the midlevel between of VDD and VSS.




Figure. VIX definition

Cross Point Voltage for Differential Input Signals (Clock and Strobe)

Parameter	Symbol	LPDDR2 20	00 to 1066	Unit	Note		
raidilletei	Syllibol	Min	Max	Oilit	Note		
Clock (CK_t - CK_c) and Strobe(DQS_t - DQS_c)							
Differential Input Cross Point Voltage relative to VDDCA/2 for CK_t and CK_c	VIXCA	-120	120	mV	1, 2		
Differential Input Cross Point Voltage relative to VDDQ/2 for DQS_t and DQS_c	VIXDQ	-120	120	mV	1, 2		

Note:

1. The typical value of VIX(AC) is expected to be about 0.5 x VDD of the transmitting device, and VIX(AC) is expected to track variations in VDD. VIX(AC) indicates the voltage at which differential input signals must cross.

2. For CK_t and CK_c, VREF = VREFCA(DC). For DQS_t and DQS_c, VREF = VREFDQ(DC).



Slew Rate Definitions for Single-ended Input Signals

See "CA and CS_n Setup, Hold and Derating" for single-ended slew rate definitions for address and command signals. See "Data Setup, Hold and Slew Rate Derating" for single-ended slew rate definitions for data signals.

Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK_t, CK_c and DQS_t, DQS_c) are defined and measured as shown in below Table and Figure.

Differential Input Slew Rate Definition

Parameter	Meas	sured	Defined by
raidiletei	From	То	Defined by
Clock (CK	_t - CK_c) and	Strobe(DQS_	t - DQS_c)
Differential Input Slew Rate for Rising Edge (CK_t - CK_c and DQS_t - DQS_c)	V _{ILDIFFmax}	V _{IHDIFFmin}	[V _{IHDIFFmin} - V _{ILDIFFmax}] / Delta tRDIFF
Differential Input Slew Rate for Falling Edge (CK_t - CK_c and DQS_t - DQS_c)	V _{IHDIFFmin}	V _{ILDIFFmax}	[V _{IHDIFFmin} - V _{ILDIFFmax}] / Delta tFDIFF

Note: 1. The differential signal (i.e. CK_t - CK_c and DQS_t - DQS_c) must be linear between these thresholds.




Figure. Differential Input Slew Rate Definition for CK_t, CK_c and DQS_t, DQS_c



AC and DC Logic Output Levels

Single Ended AC and DC Output Levels

Parameter	Symbol	LPDDR2 20	00 to 1066	Unit	Note
raiailletei	Syllibol	Min	Max	Oilit	Note
DC Output Logic High Level (for IV curve linearity)	VOH(DC)	0.9 x VDDQ	-	V	1
DC Output Logic Low Level (for IV curve linearity)	VOL(DC)	-	0.1 x VDDQ	V	2
AC Output Logic High Level (for output slew rate)	VOH(AC)	VREF+0.12	-	V	
AC Output Logic Low Level (for output slew rate)	VOL(AC)	-	VREF-0.12	V	
Output Leakage current For DQ, DM, DQS_t and DQS_c (DQ, DQS_t and DQS_c are disabled; 0V ≤ VOUT ≤ VDDQ)	I _{OZ}	-5	5	uA	
Delta RON between pull-up and pull-down for DQ and DM	MM _{PUPD}	-15	15	%	

Note: 1. IOH = -0.1mA, 2. IOL = 0.1mA

Differential AC and DC Output Levels (DQS_t, DQS_c)

Parameter	Symbol	LPDDR2 200 to 1066	Unit	Note
AC Differential Output High Level (for Output SR)	VOHDIFF(AC)	+ 0.20 x VDDQ	V	
AC Differential Output Low Level (for Output SR)	VOLDIFF(AC)	- 0.20 x VDDQ	V	

Note: 1. IOH = -0.1mA, 2. IOL = 0.1mA

Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC) for single ended signals as shown in below Table and Figure.

Parameter	Meas	sured	Defined by
raiametei	From	То	Defined by
Single Ended Output Slew Rate for Rising Edge	VOL(AC)	VOH(AC)	[VOH(AC) - VOL(AC)] / Delta tRSE
Single Ended Output Slew Rate for Falling Edge	VOH(AC)	VOL(AC)	[VOH(AC) - VOL(AC)] / Delta tFSE

Note: Output slew rate is verified by design and characterization and may not be subject to production test.




Figure. Single Ended Output Slew Rate Definition



Output Slew Rate (Single Ended)

Parameter	Symbol	LPDDR2 20	00 to 1066	Unit	Note
Parameter	Syllibol	Min	Max	Oilit	Note
Single-ended Output Slew Rate (RON = $40\Omega +/-30\%$)	SRQse	1.5	3.5	V/ns	
Single-ended Output Slew Rate (RON = 60Ω +/- 30%)	SRQse	1.0	2.5	V/ns	
Output slew-rate matching Ratio (Pull-up to Pull-down)		0.7	1.4		

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals

Note:

- 1. Measured with output reference load.
- 2. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation
- 3. The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).
- 4. Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.

Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLDIFF(AC) and VOHDIFF(AC) for differential signals as shown in below Table and Figure.

Parameter	Meas	sured	Defined by
raidiletei	From	То	Defined by
Differential Output Slew Rate for Rising Edge	V _{OLDIFF(AC)}	V _{OHDIFF(AC)}	[V _{OHDIFF(AC)} - V _{OLDIFF(AC)}] / Delta tRDIFF
Differential Output Slew Rate for Falling Edge	V _{OHDIFF(AC)}	V _{OLDIFF(AC)}	[V _{OHDIFF(AC)} - V _{OLDIFF(AC)}] / Delta tFDIFF

Note: 1. Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure. Differential Output Slew Rate Definition



Output Slew Rate (Differential)

Parameter	Symbol	LPDDR2 20	00 to 1066	Unit	Note
raiailletei	Syllibol	Min	Max	Oilit	More
Differential Output Slew Rate (RON = 40Ω +/- 30%)	SRQdiff	3.0	7.0	V/ns	
Differential Output Slew Rate (RON = 60Ω +/- 30%)	SRQdiff	2.0	5.0	V/ns	

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff: Differential Signals

Note:

- 1. Measured with output reference load.
- 2. The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).
- 3. Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.

Overshoot and Undershoot Specifications

Parameter	1066	933	800	667	533	400	333	266	200	Units
CA0-9, CS_n, CKE, CK_t, CK_c, DQ, DQS_t, DQS_c, DM										
Maximum peak amplitude allowed for overshoot		0.35						٧		
Maximum peak amplitude allowed for undershoot		0.35							٧	
Maximum overshoot area above VDDCA or VDDQ	0.15	0.17	0.20	0.24	0.30	0.40	0.48	0.60	0.80	V-ns
Maximum undershoot area below VSSCA or VSSQ	0.15	0.17	0.20	0.24	0.30	0.40	0.48	0.60	0.80	V-ns





Figure. Overshoot and Undershoot Definition



Output Buffer Characteristics

HSUL 12 Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.



Note: 1. All output timing parameter values (like t_{DQSCK} , t_{DQSQ} , t_{QHS} , t_{HZ} , t_{RPRE} etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.

Figure. HSUL_12 Driver Output Reference Load for Timing and Slew Rate

RON_{PU} and **RON_{PD}** Resistor Definition

$$RONPU = \frac{(VDDQ - Vout)}{ABS(Iout)}$$

Note 1: This is under the condition that $\mbox{RON}_{\mbox{\scriptsize PD}}$ is turned off

$$RONPD = \frac{Vout}{ABS(Iout)}$$

Note 1: This is under the condition that $\ensuremath{\mathsf{RON}}_{\ensuremath{\mathsf{PU}}}$ is turned off




Figure. Output Driver: Definition of Voltages and Currents



RON_{PU} and RON_{PD} Characteristics with ZQ Calibration

Output driver impedance RON is defined by the value of the external reference resistor RZQ. Nominal RZQ is 240Ω .

Table - Output Driver DC Electrical Characteristics with ZQ Calibration

RON _{NOM}	Resistor	Vout	Min	Тур	Max	Unit	Notes
24.20	RON34PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/7	1,2,3,4
34.3Ω	RON34PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/7	1,2,3,4
40.00	RON40PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/6	1,2,3,4
40.0Ω	RON40PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/6	1,2,3,4
49.00	RON48PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/5	1,2,3,4
48.0Ω	RON48PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/5	1,2,3,4
60.00	RON60PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/4	1,2,3,4
60.0Ω	RON60PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/4	1,2,3,4
00.00	RON80PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/3	1,2,3,4
80.0Ω	RON80PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/3	1,2,3,4
120.00	RON120PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/2	1,2,3,4
120.0Ω	RON120PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/2	1,2,3,4
Mismatch between pull-up and pull-down	MM _{PUPD}		-15.00		+15.00	%	1,2,3,4,5

Note:

- 1. Across entire operating temperature range, after calibration.
- 2. RZQ = 240Ω .
- 3. The tolerance limits are specified after calibration with fixed voltage and temperature. For behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- 4. Pull-down and pull-up output driver impedances are recommended to be calibrated at 0.5 x VDDQ.
- 5. Measurement definition for mismatch between pull-up and pull-down, MMPUPD: Measure RON $_{\rm PLI}$ and RON $_{\rm PD}$, both at 0.5 x VDDQ:

$$MMPUPD = \frac{RONPU - RONPD}{RONNOM} \times 100$$

For example, with MMPUPD(max) = 15% and RONPD = 0.85, RONPU must be less than 1.0.



Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the Tables shown below.

Table. Output Driver Sensitivity Definition

Resistor	Vout	Min	Max	Unit	Notes
RONPD	0 5 × VDDO	E (IDONIA LAD) (IDONIA LAD	15 . / IDOVIES LESS . / IDOVIES LES	%	1.0
RONPU	0.5 X VDDQ	$b - (dRONdT \times \Delta T) - (dRONdV \times \Delta V)$	$.15 + (dRONdT \times \Delta T) + (dRONdV \times \Delta V)$	70	1,2

Note

- 1. ($\Delta T = T T$ @ calibration), $\Delta V = V V$ (@ calibration)
- 2. dRONdT and dRONdV are not subject to production test but are verified by design and characterization.

Table. Output Driver Temperature and Voltage Sensitivity

Symbol	Parameter	Min	Max	Unit	Notes
dRONdT	RON Temperature Sensitivity	0.00	0.75	% / C	
dRONdV	RON Voltage Sensitivity	0.00	0.20	% / mV	

RON_{PLI} and RON_{PD} Characteristics without ZQ Calibration

Output driver impedance RON is defined by design and characterization as default setting.

Table. Output Driver DC Electrical Characteristics without ZQ Calibration

RON _{NOM}	Resistor	Vout	Min	Nom	Max	Unit	Notes
24.20	RON34PD	0.5 x VDDQ	24	34.3	44.6	Ω	1
34.3Ω	RON34PU	0.5 x VDDQ	24	34.3	44.6	Ω	1
40.00	RON40PD	0.5 x VDDQ	28	40	52	Ω	1
40.0Ω	RON40PU	0.5 x VDDQ	28	40	52	Ω	1
40.00	RON48PD	0.5 x VDDQ	33.6	48	62.4	Ω	1
48.0Ω	RON48PU	0.5 x VDDQ	33.6	48	62.4	Ω	1
60.00	RON60PD	0.5 x VDDQ	42	60	78	Ω	1
60.0Ω	RON60PU	0.5 x VDDQ	42	60	78	Ω	1
00.00	RON80PD	0.5 x VDDQ	56	80	104	Ω	1
20.08	RON80PU	0.5 x VDDQ	56	80	104	Ω	1
100.00	RON120PD	0.5 x VDDQ	84	120	156	Ω	1
120.0Ω	RON120PU	0.5 x VDDQ	84	120	156	Ω	1

Note:

1. Across entire operating temperature range, without calibration.



RZQ I-V Curve

Table. RZQ I-V Curve

				RON = 24	0 Ω (RZQ)				
		Pull-l	Down			Pul	l-Up		
		Current [mA	A] / RON [Ω]			Current [m/	A] / RON [Ω]		
Voltage(V)		t value QReset		ith ration		t value QReset	with Calibration		
	Min	Max	Min	Max	Min	Max	Min	Max	
	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	
0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	
0.05	0.19	0.32	0.21	0.26	-0.19	-0.32	-0.21	-0.26	
0.10	0.38	0.64	0.40	0.53	-0.38	-0.64	-0.40	-0.53	
0.15	0.56	0.94	0.60	0.78	-0.56	-0.94	-0.60	-0.78	
0.20	0.74	1.26	0.79	1.04	-0.74	-1.26	-0.79	-1.04	
0.25	0.92	1.57	0.98	1.29	-0.92	-1.57	-0.98	-1.29	
0.30	1.08	1.86	1.17	1.53	-1.08	-1.86	-1.17	-1.53	
0.35	1.25	2.17	1.35	1.79	-1.25	-2.17	-1.35	-1.79	
0.40	1.40	2.46	1.52	2.03	-1.40	-2.46	-1.52	-2.03	
0.45	1.54	2.74	1.69	2.26	-1.54	-2.74	-1.69	-2.26	
0.50	1.68	3.02	1.86	2.49	-1.68	-3.02	-1.86	-2.49	
0.55	1.81	3.30	2.02	2.72	-1.81	-3.30	-2.02	-2.72	
0.60	1.92	3.57	2.17	2.94	-1.92	-3.57	-2.17	-2.94	
0.65	2.02	3.83	2.32	3.15	-2.02	-3.83	-2.32	-3.15	
0.70	2.11	4.08	2.46	3.36	-2.11	-4.08	-2.46	-3.36	
0.75	2.19	4.31	2.58	3.55	-2.19	-4.31	-2.58	-3.55	
0.80	2.25	4.54	2.74	3.74	-2.25	-4.54	-2.74	-3.74	
0.85	2.30	4.74	2.81	3.91	-2.30	-4.74	-2.81	-3.91	
0.90	2.34	4.92	2.89	4.05	-2.34	-4.92	-2.89	-4.05	
0.95	2.37	5.08	2.97	4.23	-2.37	-5.08	-2.97	-4.23	
1.00	2.41	5.20	3.04	4.33	-2.41	-5.20	-3.04	-4.33	
1.05	2.43	5.31	3.09	4.44	-2.43	-5.31	-3.09	-4.44	
1.10	2.46	5.41	3.14	4.52	-2.46	-5.41	-3.14	-4.52	
1.15	2.48	5.48	3.19	4.59	-2.48	-5.48	-3.19	-4.59	
1.20	2.50	5.55	3.23	4.65	-2.50	-5.55	-3.23	-4.65	






Figure 1 — RON = 240 Ohms IV Curve after ZQReset




Figure 2 — RON = 240 Ohms IV Curve after calibration



Input/Output Capacitance

Die Only¹

		1066	-466	400	-200	
Parameter	Symbol	Min	Max	Min	Max	Unit
Input capacitance, CK_t and CK_c	CCK	1.0	2.0	1.0	2.0	pF
Input capacitance delta, CK_t and CK_c	CDCK	0	0.2	0	0.25	pF
Input capacitance, all other input-only pins	CI	1.0	2.0	1.0	2.0	pF
Input capacitance delta, all other input-only pins	CDI	-0.40	0.40	-0.50	0.50	pF
Input/output capacitance, DQ, DM, DQS_t, DQS_c	CIO	1.25	2.5	1.25	2.5	pF
Input/output capacitance delta, DQS_t and DQS_c	CDDQS	0	0.25	0	0.30	pF
Input/output capacitance delta, DQ and DM	CDIO	-0.5	0.5	-0.6	0.6	pF
Input/Output Capacitance ZQ	CZQ	0	2.5	0	2.5	pF

(TOPER; VDDQ = 1.14-1.3V; VDDCA = 1.14-1.3V; VDD1 = 1.7-1.95V, VDD2 = 1.14-1.3V)

Note:

- 1. This parameter applies to die device only (does not include package capacitance).
- 2. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSCA, VSSQ applied and all other pins floating).
- 3. Absolute value of CCK_t CCK_c.
- 4. CI applies to CS_n, CKE, CA0-CA9.
- 5. $CDI = CI 0.5 * (CCK_t + CCK_c)$
- 6. DM loading matches DQ and DQS.
- 7. MR3 I/O configuration DS OP3-OP0 = 0001B (34.3 Ohm typical)
- 8. Absolute value of CDQS_t and CDQS_c.
- 9. CDIO = CIO $0.5 * (CDQS_t + CDQS_c)$ in byte-lane.
- 10. Maximum external load capacitance on ZQ pin, including packaging, board, pin, resistor, and other LPDDR2 devices: 5pF.



IDD Specification Parameters and Test Conditions

IDD Measurement Conditions

The following definitions are used within the IDD measurement tables:

LOW: $V_{IN} \le V_{IL}(DC)$ MAX; HIGH: VIN $\ge V_{IH}(DC)$ MIN; STABLE: Inputs are stable at a HIGH or LOW level; SWITCHING: See tables below.

Table. Definition of Switching for CA Input Signals

				Switching fo	or CA			
	CK_t (RISING) / CK c	CK_t (FALLING) / CK c	LING) / (RISING) / (FAL K_c CK c C		CK_t (RISING) / CK c	CK_t (FALLING) / CK c	CK_t (RISING) / CK c	CK_t (FALLING) / CK c
	(FALLING)	(RISING)	_ (DIOINIO)		(FALLING)	(RISING)	(FALLING)	(RISING)
Cycle	١	١	N [.]	+1	N [.]	+2	N·	+3
CS_n	n HIGH		H	GH	H	GH	HI	ЭH
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA6	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA7	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA8	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA9	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

Note

- 1. CS_n must always be driven HIGH.
- 2. 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
- 3. The above pattern (N, N+1, N+2, N+3...) is used continuously during IDD measurement for IDD values that require SWITCHING on the CA bus.



Table. Definition of Switching for IDD4R

Clock	CKE	CS_n	Clock Cycle Number	Command	CA0 - CA2	CA3 - CA9	All DQs
Rising	HIGH	LOW	N.	Read_Rising	HLH	LHLHLHL	L
Falling	HIGH	LOW	N	Read_Falling	LLL	LLLLLLL	L
Rising	HIGH	HIGH	N+1	NOP	LLL	LLLLLL	Н
Falling	HIGH	HIGH	INT I	NOP	HLH	HLHLLHL	L
Rising	HIGH	LOW	N+2	Read_Rising	HLH	HLHLLHL	Н
Falling	HIGH	LOW	N+Z	Read_Falling	LLL	НННННН	Н
Rising	HIGH	HIGH	N+3	NOP	LLL	НННННН	Н
Falling	HIGH	HIGH	C+N1	NOP	HLH	LHLHLHL	L

Note:

- 1. Data strobe (DQS) is changing between HIGH and LOW every clock cycle.
- 2. The above pattern (N, N+1, ...) is used continuously during IDD measurement for IDD4R.

Table. Definition of Switching for IDD4W

Clock	CKE	CS_n	Clock Cycle Number	Command	CA0 - CA2	CA3 - CA9	All DQs
Rising	HIGH	LOW	N	Write_Rising	HLL	LHLHLHL	L
Falling	HIGH	LOW	IN	Write_Falling	LLL	LLLLLLL	L
Rising	HIGH	HIGH	N+1	NOP	LLL	LLLLLLL	Н
Falling	HIGH	HIGH	INT I	NOP	HLH	HLHLLHL	L
Rising	HIGH	LOW	N+2	Write_Rising	HLL	HLHLLHL	Н
Falling	HIGH	LOW	N+Z	Write_Falling	LLL	НННННН	Н
Rising	HIGH	HIGH	N+3	NOP	LLL	НННННН	Н
Falling	HIGH	HIGH	IN+3	NOP	HLH	LHLHLHL	L

Note:

- 1. Data strobe (DQS) is changing between HIGH and LOW every clock cycle.
- 2. Data masking (DM) must always be driven LOW.
- 3. The above pattern (N, N+1...) is used continuously during IDD measurement for IDD4W.



DC Parameters and Operating Conditions (for x32 devices - sheet 1 of 2)

- All IDD values are single-die-equivalent values. Total current consumption is dependent on user operating condition.

			Bower	Max	Unit MA MA MA MA MA MA MA MA MA M	
Parameter	Test Condition	Symbol	Power – Supply	DDR 1066	Unit	Note
0 11 1	tCK = tCK(min); tRC = tRC(min); CKE is HIGH;	IDD0 ₁	VDD1	8	mA	3
Operating one bank active-precharge cur-	CS_n is HIGH between valid commands;	IDD0 ₂	VDD2	30	mA	3
rent	CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD0 _{IN}	VDDCA VDDQ	4	mA	3, 4
	tCK = tCK(min); CKE is LOW; CS_n is HIGH; all	IDD2P ₁	VDD1	0.5	mA	3
Idle power-down standby current	banks idle; CA bus inputs are SWITCHING;	IDD2P ₂	VDD2	1	mA	3
samaby carrent	Data bus inputs are STABLE	IDD2P _{IN}	VDDCA VDDQ	0.1	mA	3, 4
	CK_t = LOW; CK_c = HIGH;	IDD2PS ₁	VDD1	0.5	mA	3
Idle power-down standby current with	CKE is LOW; CS_n is HIGH; all banks idle;	IDD2PS ₂	VDD2	1	mA	3
clock stop	CA bus inputs are STABLE; Data bus inputs are STABLE	IDD2PS _{IN}	VDDCA VDDQ	0.1	mA	3, 4
Idle non power-down standby current	tCK = tCK(min); CKE is HIGH; CS_n is HIGH, all	IDD2N ₁	VDD1	2	mA	3
		IDD2N ₂	VDD2	4	mA	3
	Data bus inputs are STABLE	IDD2N _{IN}	VDDCA VDDQ	5	mA	3, 4
	CK_t = LOW; CK_c = HIGH;	IDD2NS ₁	VDD1	2	mA	3
Idle non power-down standby current	CS_n is HIGH; all banks idle;	IDD2NS ₂	VDD2	3	mA	3
with clock stop	CA bus inputs are STABLE; Data bus inputs are STABLE	IDD2NS _{IN}	VDDCA VDDQ	5	mA	3, 4
	tCK = tCK(min); CKE is LOW; CS_n is HIGH; one	IDD3P ₁	VDD1	2	mA	3
Active power-down standby current	bank active; CA bus inputs are SWITCHING;	IDD3P ₂	VDD2	4	mA	3
samaby carrent	Data bus inputs are STABLE	IDD3P _{IN}	VDDCA VDDQ	0.1	mA	3, 4
_	CK_t = LOW; CK_c = HIGH; CKE is LOW; CS_n is	IDD3PS ₁	VDD1	2	mA	3
Active power-down standby current with	HIGH; one bank active; CA bus inputs are STABLE;	IDD3PS ₂	VDD2	4	mA	3
clock stop	Data bus inputs are STABLE	IDD3PS _{IN}	VDDCA VDDQ	0.1	mA	3, 4
	tCK = tCK(min); CKE is HIGH; CS_n is HIGH; one	IDD3N ₁	VDD1	3.5	mA	3
Active non power- down standby cur-	bank active; CA bus inputs are SWITCHING;	IDD3N ₂	VDD2	7	mA	3
rent	Data bus inputs are STABLE	IDD3N _{IN}	VDDCA VDDQ	5	mA	3, 4



DC Parameters and Operating Conditions (for x32 devices - sheet 2 of 2)

- All IDD values are single-die-equivalent values. Total current consumption is dependent on user operating condition.

			D	Max		
Parameter	Test Condition	Symbol	Power Supply	DDR 1066	Unit	Note
	CK_t=LOW; CK_c=HIGH; CKE is HIGH	IDD3NS ₁	VDD1	3.5	mA	3
Active non power- down standby cur-	CS_n is HIGH One bank active;	IDD3NS ₂	VDD2	7	mA	3
rent with clock stop	CA bus inputs are STABLE; Data bus inputs are STABLE	IDD3NS _{IN}	VDDCA VDDQ	5	mA	3, 4
	tory torright of the latest and the	IDD4R ₁	VDD1	2	mA	3
Operating burst read	tCK = tCK(min); CS_n is HIGH between valid commands; one bank active; BL=4; RL=RLmin;	IDD4R ₂	VDD2	150	mA	3
current	CA bus inputs are SWITCHING, 50% data change each burst transfer	IDD4R _{IN}	VDDCA	5	mA	3
		IDD4R _Q	VDDQ	140	mA	3, 6
	tCK = tCK(min); CS_n is HIGH between valid com-	IDD4W ₁	VDD1	2	mA	3
Operating burst write current	mands; one bank active; BL=4; WL=WL(min); CA bus inputs are SWITCHING;	IDD4W ₂	VDD2	120	mA	3
current	50% data change each burst transfer	IDD4W _{IN}	VDDCA VDDQ	14	mA	3, 4
	tCK=tCK(min); CS_n is HIGH between valid com-	IDD5 ₁	VDD1	25	mA	3
All Bank Auto Refresh Burst Current		IDD5 ₂ VDD2		80	mA	3
	Data bus inputs are STABLE	IDD5 _{IN}	VDDCA VDDQ	5	mA	3, 4
	tCK=tCK(min); CKE is HIGH between valid com-	IDD5ab ₁	VDD1	4	mA	4
All Bank Auto Refresh Average Current		IDD5ab ₂	mA	4		
Average current	Data bus inputs are STABLE	IDD5ab _{IN}	VDDCA VDDQ	5	mA	3, 4
Dor Ponk Auto Do	tCK=tCK(min); CKE is HIGH between valid com-	IDD5pb ₁	VDD1	4	mA	1, 3
Per Bank Auto Re- fresh Average Cur-	mands; tRC=tREFI/8; CA bus inputs are SWITCHING;	IDD5pb ₂	VDD2	8	mA	1, 3
rent	Data bus inputs are STABLE	IDD5pb _{IN}	VDDCA VDDQ	5	mA	1,3,4
Self Refresh Current	CK_t=LOW; CK_c=HIGH; CKE is LOW;	IDD6 ₁	VDD1	0.9	mA	2,3,8
(Standard Tempera- ture Range -30'C ~	CA bus inputs are STABLE; Data bus inputs are STABLE;	IDD6 ₂	VDD2	3.4	mA	2,3,8
85′C)	Maximum 1 x Self-refresh rate	IDD6 _{IN}	VDDCA VDDQ	0.1	mA	2,3, 4,8
Self Refresh Current		IDD6ET ₁	VDD1	TBD	mA	2,3,8
(Extended Tempera-	CK_t=LOW; CK_c=HIGH; CKE is LOW; CA bus inputs are STABLE;	IDD6ET ₂	VDD2	TBD	mA	2,3,8
05'6	Data bus inputs are STABLE	IDD6ET _{IN}	VDDCA VDDQ	TBD	mA	2,3, 4,8
	CK FT OWI CK STATEM CKE := 1 OWI	IDD8 ₁	VDD1	20	uA	3
Deep Power Down	CK_t=LOW; CK_c=HIGH; CKE is LOW; CA bus inputs are STABLE;	IDD8 ₂	VDD2	50	uA	3
	Data bus inputs are STABLE	IDD8 _{IN}	VDDCA VDDQ	70	uA	3, 4



Note:

- 1. Per Bank Refresh only applicable for LPDDR2-S4 devices of 1Gb or higher densities.
- 2. This is the general definition that applies to full array Self Refresh. Refer to IDD6 Partial Array Self-Refresh Current on next table.
- 3. IDD values published are the maximum of the distribution of the arithmetic mean at 85°C.
- 4. Measured currents are the summation of VDDQ and VDDCA.
- 5. To calculate total current consumption, the currents of all active operations must be considered.
- 6. Guaranteed by design with output load of 5pF and RON = 400hm.
- 7. IDD current specifications are tested after the device is properly initialized.
- $8.\ 1\ x$ Self-refresh rate is the rate at which the LPDDR2-S4 device is refreshed internally during Self-refresh before going into the Extended temperature range.

IDD6 Partial Array Self Refresh Current

Temp.	Temp. Memory Array										
(°C)	8 Banks	4 Banks	2 Banks	1 Bank	Unit						
25	0.15 / 0.35 / 0.01	TBD	TBD	TBD	mA						
85	0.90 / 3.40 / 0.10	TBD	TBD	TBD	mA						
105	TBD	TBD	TBD	TBD	mA						

Note

- 1. Related numerical values in this 25°C are examples for reference sample value only.
- 2. With a on-chip temperature sensor, auto temperature compensated self refresh will automatically adjust the interval of self-refresh operation according to case temperature variations.
- 3. LPDDR2-S4 SDRAM uses the same IDD6 current value categorization as LPDDR2-S2 SDRAM. Some LPDDR2-S4 SDRAM densities support both bank masking and segment masking. The IDD6 currents are measured using bank-masking only.

4. IDD values published are the maximum of the distribution of the arithmethic mean.



AC TIMING PARAMETERS (Sheet 1 of 4)

B	Symbol	min	DDR2	1066	DDR	2 800	DDR	2 667	DDR	2 533	DDR	2 400		
Parameter	Symbol	tCK	min	max	min	max	min	max	min	max	min	max	Unit	Note
				Clock	Timing									
Average Clock Period	tCK(avg)		1.875	100	2.5	100	3	100	3.75	100	5	100	ns	
Average high pulse width	tCH(avg)		0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tCK(avg)	
Average low pulse width	tCL(avg)		0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tCK(avg)	
Absolute Clock Period	tCK(abs)			ı	min	{tCK(a	vg),mir	+ tJIT	(per),r	nin}	ı		ps	
Absolute clock HIGH pulse width (with allowed jitter)	tCH(abs), allowed		0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	tCK(avg)	
Absolute clock LOW pulse width (with allowed jitter)	tCL(abs), allowed		0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	tCK(avg)	
Clock Period Jitter (with allowed jitter)	tJIT(per), allowed		-90	90	-100	100	-110	110	-120	120	-140	140	ps	
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	tJIT(cc), allowed		-	180	-	200	-	220	-	240	-	280	ps	
Duty cycle Jitter (with allowed jitter)	tJIT(duty), allowed				((tCH(abs),m CH(avo	g),min) -0.02 ax - tC g),max) * tCl * tCK(a :H(avg))) * tC	((avg) avg) }),max), ((avg)	, (tCH(- ps	
Cumulative error across 2 cycles	tERR(2per),		-132	132	-147	max{ 147	-162	* tCK(a 162	ivg) } -177	177	-206	206	ps	
Cumulative error across 3 cycles	allowed tERR(3per), allowed		-157	157	-175	175	-192	192	-210	210	-245	245	ps	
Cumulative error across 4 cycles	tERR(4per), allowed		-175	175	-194	194	-214	214	-233	233	-272	272	ps	
Cumulative error across 5 cycles	tERR(5per), allowed		-188	188	-209	209	-230	230	-251	251	-293	293	ps	
Cumulative error across 6 cycles	tERR(6per), allowed		-200	200	-222	222	-244	244	-266	266	-311	311	ps	
Cumulative error across 7 cycles	tERR(7per), allowed		-209	209	-232	232	-256	256	-279	279	-325	325	ps	
Cumulative error across 8 cycles	tERR(8per), allowed		-217	217	-241	241	-266	266	-290	290	-338	338	ps	
Cumulative error across 9 cycles	tERR(9per), allowed		-224	224	-249	249	-274	274	-299	299	-349	349	ps	
Cumulative error across 10 cycles	tERR(10per), allowed		-231	231	-257	257	-282	282	-308	308	-359	359	ps	
Cumulative error across 11 cycles	tERR(11per), allowed		-237	237	-263	263	-289	289	-316	316	-368	368	ps	
Cumulative error across 12 cycles	tERR(12per), allowed		-242	242	-269	269	-296	296	-323		-377	377	ps	
Cumulative error across n cycles (n = 13, 14 49, 50)	tERR(nper), allowed				•	nper),a	per),al	lowed, I,max :	min } = (1 +				- ps	



AC TIMING PARAMETERS (Sheet 2 of 4)

Parameter		min	DDR2	1066	DDR	2 800	DDR	2 667	DDR	2 533	DDR	2 400		
Parameter	Symbol	tCK		max			min	max	min	max	min	max	Unit	Note
			ZQ Cal	ibratio	n Para	meters								
Initialization Calibration Time	tZQINIT		1		1		1		1		1		us	
Long Calibration Time	tZQCL	6	360		360		360		360		360		ns	
Short Calibration Time	tZQCS	6	90		90		90		90		90		ns	
Calibration Reset Time	tZQRESET	3	50		50		50		50		50		ns	
		I	Re	ead Pa	ramete	rs							<u> </u>	
DQS output access time from CK/	1											Ι		
CK#	tDQSCK		2.5	5.5	2.5	5.5	2.5	5.5	2.5	5.5	2.5	5.5	ns	
DQSCK Delta short	tDQSCKDS			330		450		540		670		900	ps	14
DQSCK Delta Medium	tDQSCKDM			680		900		1050		1350		1800	ps	15
DQSCK Delta Long	tDQSCKDL			920		1200		1400		1800		2400	ps	16
DQS-DQ skew	tDQSQ			200		240		280		340		400	ps	
Data hold skew factor	tQHS			230		280		340		400		480	ps	
DQ/DQS output hold time from DQS	tQH					mi	n{ tQl	IP-tQH	S }				ps	
Data Half Period	tQHP					m	in(tQS	H, tQS	L)				tCK(avg)	
DQS Output High Pulse Width	tQSH						tCH(a						tCK(avg)	
DQS Output Low Pulse Width	tQSL					min{	tCL(a	bs) - 0	.05 }				tCK(avg)	
Read preamble	tRPRE		0.9		0.9		0.9		0.9		0.9		tCK(avg)	
Read postamble	tRPST					min	{ tCL(a	abs)-0.	05 }			1	tCK(avg)	
DQS low-Z from clock	tLZ(DQS)						DQSCK	•					ps	11
DQ low-Z from clock	tLZ(DQ)				min{tl		(min)			max)}			ps	11
DQS high-Z from clock	tHZ(DQS)						DQSCK						ps	11
DQ high-Z from clock	tHZ(DQ)		max{tDQSCK(max) + (1.4 x tDQSQmax)}										ps	11
	()	I	W		ramete			•						
DQ and DM input setup time (VREF based)	tDS		210		270		350		430		480		ps	
DQ and DM input hold time(VREF based)	tDH		210		270		350		430		480		ps	
DQ and DM input pulse width	tDIPW		0.35		0.35		0.35		0.35		0.35		tCK(avg)	
Write command to 1st DQS latching transition	tDQSS		0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	tCK(avg)	
DQS input high-level width	tDQSH		0.4		0.4		0.4		0.4		0.4		tCK(avg)	
DQS input low-level width	tDQSL		0.4		0.4		0.4		0.4		0.4		tCK(avg)	
DQS falling edge to CK setup time	tDSS		0.2		0.2		0.2		0.2		0.2		tCK(avg)	
DQS falling edge hold time from CK	tDSH		0.2		0.2		0.2		0.2		0.2		tCK(avg)	
Write postamble	tWPST		0.4		0.4		0.4		0.4		0.4		tCK(avg)	
Write preamble	tWPRE		0.35		0.35		0.35		0.35		0.35		tCK(avg)	
	l		CKE	Input	Parame	eters						1	, ,,	1
CKE min. pulse width (high/low pulse width)	tCKE	3	3	·	3		3		3		3		tCK(avg)	
CKE input setup time	tISCKE		0.25		0.25		0.25		0.25		0.25		tCK(avg)	2
CKE input hold time	tIHCKE		0.25		0.25		0.25		0.25		0.25		tCK(avg)	
·	1	Comi	mand A	ddress		Param						1		1
Address and control input setup time (Vref based)			220		290		370		460		600		ps	1,10
Address and control input hold time (Vref based)			220		290		370		460		600		ps	1,10
Address and control input pulse width	tIPW		0.40		0.40		0.40		0.40		0.40		tCK(avg)	



AC TIMING PARAMETERS (Sheet 3 of 4)

_	_	min	DDR2	R2 1066 DDR2 80		2 800	DDR	2 667	DDR2 533		533 DDR2 400		0 Unit	
Parameter	Symbol	tCK	min	max	min	max	min	max	min	max	min	max	Unit	Note
			Boot P	aramet	ers (10	MHz-5!	5MHz)							
Clock Cycle Time	tCKb		18	100	18	100	18	100	18	100	18	100	ns	4,6,7
CKE Input Setup Time	tISCKEb		2.5		2.5		2.5		2.5		2.5		ns	4,6,7
CKE Input Hold Time	tIHCKEb		2.5		2.5		2.5		2.5		2.5		ns	4,6,7
Address & Control Input Setup Time	tISb		1150		1150		1150		1150		1150		ps	4,6,7
Address & Control Input Hold Time	tIHb		1150		1150		1150		1150		1150		ps	4,6,7
DQS Output Data Access Time from CK/CK#	tDQSCKb		2.0	10.0	2.0	10.0	2.0	10.0	2.0	10.0	2.0	10.0	ns	4,6,7
Data Strobe Edge to Output Data Edge tDQSQb	tDQSQb			1.2		1.2		1.2		1.2		1.2	ns	4,6,7
Data Hold Skew Factor	tQHSb			1.2		1.2		1.2		1.2		1.2	ns	4,6,7
	I	I	Мо	de Reg	ister Pa	aramete	ers	<u>l</u>		<u>l</u>		ı		
MODE REGISTER Write command period	tMRW	5	5		5		5		5		5		tCK(avg)	
MODE REGISTER Read command period	tMRR	2	2		2		2		2		2		tCK(avg)	
	I.		ı	Core	Param	eters		ı		ı				
Read Latency	RL	3	8		6		5		4		3		tCK(avg)	
Write Latency	WL	1	4		3		2		2		1		tCK(avg)	
ACTIVE to ACTIVE command period	tRC					min{tR min{tR/							ns	
CKE min. pulse width during Self- Refresh (low pulse width during Self-Re- fresh)	tCKESR	3	15		15		15		15		15		ns	
Self refresh exit to next valid com- mand delay		2	tRF- Cab +10		tRF- Cab +10		tRF- Cab +10		tRF- Cab +10		tRF- Cab +10		ns	
Exit power down to next valid command delay	tXP	2	7.5		7.5		7.5		7.5		7.5		ns	
LPDDR2-S4 CAS to CAS delay	tCCD	2	2		2		2		2		2		tCK(avg)	
Internal Read to Precharge com- mand delay	tRTP	2	7.5		7.5		7.5		7.5		7.5		ns	
RAS to CAS Delay	tRCD	3	18		18		18		18		18		ns	
Row Precharge Time (single bank)	tRPpb	3	18		18		18		18		18		ns	
Row Precharge Time (all banks) - 4- bank	tRPab	3	18		18		18		18		18		ns	
Row Precharge Time (all banks) - 8- bank	tRPab	3	21		21		21		21		21		ns	
Row Active Time	tRAS		42	70,00 0	42	70,00 0	42	70,00 0	42	70,00 0	42	70,00 0	ns	
Write Recovery Time	tWR	3	15		15		15		15		15		ns	
Internal Write to Read Command Delay	tWTR	2	7.5		7.5		7.5		7.5		10		ns	
Active bank A to Active bank B	tRRD	2	10		10		10		10		10		ns	
Four Bank Activate Window	tFAW	8	50		50		50		50		50		ns	
Minimum Deep Power Down Time	tDPD		500		500		500		500		500		us	




AC TIMING PARAMETERS (Sheet 4 of 4)

Parameter	Symbol	min	DDR2	1066	DDR	2 800	DDR	2 667	DDR	2 533	DDR	2 400	Unit	Note
Faianietei	Syllibol	tCK	min	max	min	max	min	max	min	max	min	max	Oilit	Note
			Tempe	rature	De-Rat	ing								17
tDQSCK De-Rating	tDQSCK (Derated)			5620		6000		6000		6000		6000	ps	
	tRCD (Derated)			min{tRCD + 1.875}								ns		
	tRC (Derated)			min{tRC + 1.875}								ns		
Core Timings Temperature De-Rating	tRAS (Derated)			min{tRAS + 1.875}								ns		
	tRP (Derated)			min{tRP + 1.875}								ns		
	tRRD (Derated)		min{tRRD + 1.875}										ns	

Note:

- 1. Input set-up/hold time for signal(CA0 ~ 9, CS_n)
- 2. CKE input setup time is measured from CKE reaching high/low voltage level to CK_t/CK_c crossing.
- 3. CKE input hold time is measured from CK_t/CK_c crossing to CKE reaching high/low voltage level.
- 4. To guarantee device operation before the LPDDR2 device is configured a number of AC boot timing parameters are defined in the Table. Boot parameter symbols have the letter b appended, e.g. tCK during boot is tCKb.
- 5. Frequency values are for reference only. Clock cycle time (tCK or tCKb) shall be used to determine device capabilities.
- 6. The SDRAM will set some Mode register default values upon receiving a RESET (MRW) command as specified in "Mode Register Definition".
- 7. The output skew parameters are measured with Ron default settings into the reference load.
- 8. The min tCK column applies only when tCK is greater than 6ns for LPDDR2-S4 devices. In this case, both min tCK values and analog timings (ns) shall be satisfied.
- 9. All AC timings assume an input slew rate of 1V/ns.
- 10. Read, Write, and Input Setup and Hold values are referenced to VREF.
- 11. For low-to-high and high-to-low transitions, the timing reference will be at the point when the signal crosses VTT. tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Figure below shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.





The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS_t-DQS_c.

Figure. HSUL_12 Driver Output Reference Load for Timing and Slew Rate

- 12. Measured from the start driving of DQS_t DQS_c to the start driving the first rising strobe edge.
- 13. Measured from the from start driving the last falling strobe edge to the stop driving DOS t DOS c.
- 14. tDQSCKDS is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a contiguous sequence of bursts within a 160ns rolling window. tDQSCKDS is not tested and is guaranteed by design. Temperature drift in the system is <10C/s. Values do not include clock jitter.
- 15. tDQSCKDM is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a 1.6us rolling window. tDQSCKDM is not tested and is guaranteed by design. Temperature drift in the system is <10C/s. Values do not include clock litter.
- 16. tDQSCKDL is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a 32ms rolling window. tDQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is <10C/s. Values do not include clock jitter.
- 17. It is applied when Self Refresh Rate OP<2:0> = 110B in MR4. LPDDR2-S4 devices shall be de-rated by adding 1.875ns to the following core timing parameters: tRCD, tRC, tRAS, tRP and tRRD. tDQSCK shall be de-rated according to the tDQSCK derating in "AC timing table". Prevailing clock frequency spec and related setup and hold timings shall remain unchanged.



Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR2 device.

Definition for tCK(avg) and nCK

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \left(\sum_{j=1}^{N} tCK_{j}\right)/N$$
where $N = 200$

Unit `tCK(avg)' represents the actual clock average tCK(avg) of the input clock under operation. Unit `nCK' represents one clock cycle of the input clock, counting the actual clock edges.

tCK(avg) may change by up to +/-1% within a 100 clock cycle window, provided that all jitter and timing specs are met

Definition for tCK(abs)

tCK(abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge. tCK(abs) is not subject to production test.

Definition for tCH(avg) and tCL(avg)

tCH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$tCH(avg) = \left(\sum_{j=1}^{N} tCH_{j}\right) / (N \times tCK(avg))$$

$$where \qquad N = 200$$

tCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \left(\sum_{j=1}^{N} tCL_{j}\right) / (N \times tCK(avg))$$

$$where \qquad N = 200$$



Definition for tJIT(per)

Symbol	Definition						
tJIT(per)	The single period jitter defined as the largest deviation of any signal tCK from tCK(avg).						
OII(pei)	$JIT(per) = Min/max of \{tCKi - tCK(avg) where i = 1 to 200\}.$						
tJIT(per),act	The actual clock jitter for a given system.						
tJIT(per),allowed	The specified allowed clock period jitter.						

Note:

1. tJIT(per) is not subject to production test.

Definition for tJIT(cc)

Symbol	Definition
tJIT(cc)	Defined as the absolute difference in clock period between two consecutive clock cycles. $tJIT(cc) = Max of \{tCKi +1 - tCKi\} $. Defines the cycle to cycle jitter.

Note:

1. tJIT(cc) is not subject to production test.

Definition for tERR(nper)

Symbol	Definition
tERR(nper)	Defined as the cumulative error across n multiple consecutive cycles from tCK(avg).
tERR(nper),act	The actual clock jitter over n cycles for a given system.
tERR(nper),allowed	The specified allowed clock period jitter over n cycles.

Note:

1. tERR(nper) is not subject to production test.

tERR(nper) can be calculated by the formula shown below:

$$tERR(nper) = \left(\sum_{j=j}^{j+n-1} tCK_j - n \times tCK(avg)\right)$$

tERR(nper), min can be calculated by the formula shown below:

$$tERR(nper)$$
, $min = (1 + 0.68 LN(n)) \times tJIT(per)$, min

tERR(nper), max can be caculated by the formula shown below:

$$tERR(nper)$$
, $max = (1 + 0.68 LN(n)) \times tJIT(per)$, max

Using these equations, tERR(nper) tables can be generated for each tJIT(per),act value



Definition for duty cycle jitter tJIT(duty)

tJIT(duty) is defined with absolute and average specification of tCH / tCL.

tJIT(duty), min can be caculated by the formula shown below:

$$tJIT(duty)$$
, $min = MIN((tCH(abs), min - tCH(avg), min), (tCL(abs), min - tCL(avg), min)) $\times tCK(avg)$$

tJIT(duty),max can be caculated by the formula shown below:

$$tJIT(\textit{duty}), \; \textit{max} = \textit{MAX}((\textit{tCH}(\textit{abs}), \; \textit{max} - \textit{tCH}(\textit{avg}), \; \textit{max}), \; (\textit{tCL}(\textit{abs}), \; \textit{max} - \textit{tCL}(\textit{avg}), \; \textit{max})) \times \textit{tCK}(\textit{avg})$$

Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.

Parameter	Symbol	Min	Unit
Absolute Clock Period	tCK(abs)	tCK(avg),min + tJIT(per),min	ps
Absolute Clock HIGH Pulse Width	tCH(abs)	tCH(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)
Absolute Clock LOW Pulse Width	tCL(abs)	tCL(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)

Note:

1. tCK(avg), min is expressed in ps for this table

2. tJIT(duty), min is a negative value



Period Clock Jitter

LPDDR2 devices can tolerate some clock period jitter without core timing parameter de-rating. This section describes device timing requirements in the presence of clock period jitter (tJIT(per)) in excess of the values found in "AC timing table" and how to determine cycle time de-rating and clock cycle de-rating.

Clock period jitter effects on core timing parameters (tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW)

Core timing parameters extend across multiple clock cycles. Period clock jitter will impact these parameters when measured in numbers of clock cycles. When the device is operated with clock jitter within the specification limits, the LPDDR2 device is characterized and verified to support tnPARAM = RU{tPARAM / tCK(avg)}.

When the device is operated with clock jitter outside specification limits, the number of clocks or tCK(avg) may need to be increased based on the values for each core timing parameter.

Cycle time de-rating for core timing parameters

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the amount of cycle time de-rating (in ns) required if the equation results in a positive value for a core timing parameter (tCORE).

$$Cycle\ Time\ Derating\ =\ MAX \Bigg\{ \Big(\frac{tPARAM+\ tERR(\ tnPARAM),\ act-\ tERR(\ tnPARAM),\ allo\ we\ d}{tnPARAM} -\ tCK(a\ vg) \Big),\ 0 \Bigg\}$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.

Clock Cycle de-rating for core timing parameters

For a given number of clocks (tnPARAM) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter (tolt(per)).

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter (tCORE).

$$ClockCycleDerating = RU \left\{ \frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tCK(avg)} \right\} - tnPARAM$$

A clock cycle de-rating analysis should be conducted for each core timing parameter.

Clock jitter effects on Command/Address timing parameters (tIS, tIH, tISCKE, tIHCKE, tISb, tIHb, tISCKEb, tIHCKEb)

These parameters are measured from a command/address signal (CKE, CS, CA0 - CA9) transition edge to its respective clock signal (CK_t/CK_c) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.



Clock jitter effects on Read timing parameters

tRPRE

When the device is operated with input clock jitter, tRPRE needs to be de-rated by the actual period jitter (tJIT(per),act,max) of the input clock in excess of the allowed period jitter (tJIT(per),allowed,max). Output de-ratings are relative to the input clock.

$$tRPRE(min, derated) = 0.9 - \left(\frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}\right)$$

For example,

if the measured jitter into a LPDDR2-800 device has tCK(avg) = 2500 ps, tJIT(per),act,min = -172 ps and tJIT(per),act,max = + 193 ps, then,

tRPRE,min,derated = 0.9 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg)= 0.9 - (193 - 100)/2500 = .8628 tCK(avg)

tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal (DMn, DQm.: n=0,1,2,3. m=0-31) transition and will be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (i.e. tJIT(per)).

tQSH, tQSL

These parameters are affected by duty cycle jitter which is represented by tCH(abs)min and tCL(abs)min.

tQSH(abs)min = tCH(abs)min - 0.05

tQSL(abs)min = tCL(abs)min - 0.05

These parameters determine absolute Data-Valid window at the LPDDR2 device pin.

Absolute min data-valid window @ LPDDR2 device pin = min { (tQSH(abs)min * tCK(avg)min - tDQSQmax - tQHSmax), (tQSL(abs)min * tCK(avg)min - tDQSQmax - tQHSmax)}

This minimum data-valid window shall be met at the target frequency regardless of clock jitter.

tRPST

tRPST is affected by duty cycle jitter which is represented by tCL(abs). Therefore tRPST(abs)min can be specified by tCL(abs)min.

tRPST(abs)min = tCL(abs)min - 0.05 = tQSL(abs)min



Clock jitter effects on Write timing parameters

tDS, tDH

These parameters are measured from a data signal (DMn, DQm.: n=0,1,2,3. m=0-31) transition edge to its respective data strobe signal (DQSn_t, DQSn_c: n=0,1,2,3) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.

tDSS, tDSH

These parameters are measured from a data strobe signal (DQSx_t, DQSx_c) crossing to its respective clock signal (CK_t/CK_c) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.

tDQSS

This parameter is measured from a data strobe signal (DQSx_t, DQSx_c) crossing to the subsequent clock signal (CK_t/CK_c) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter tJIT(per),act of the input clock in excess of the allowed period jitter tJIT(per),allowed.

tDOSS(min,derated) can be caculated by the formula shown below:

$$tDQSS(min, derated) = 0.75 - \frac{tJIT(per), act, min - tJIT(per), allowed, min}{tCK(avg)}$$

tDQSS(max,derated) can be caculated by the formula shown below:

$$tDQSS(\textit{max}, \textit{derated}) = 1.25 - \frac{tJIT(\textit{per}), \textit{act}, \textit{max} - tJIT(\textit{per}), \textit{allowed}, \textit{max}}{tCK(\textit{avg})}$$

For example,

if the measured jitter into a LPDDR2-800 device has

tCK(avg)= 2500 ps, tJIT(per),act,min= -172 ps and tJIT(per),act,max= + 193 ps, then

 $tDQSS, (min, derated) = 0.75 - (tJIT(per), act, min - tJIT(per), allowed, min)/tCK(avg) = 0.75 - (-172 + 100)/2500 = .7788 \ tCK(avg) \ and$

 $tDOSS_{max}(max,derated) = 1.25 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 1.25 - (193 - 100)/2500 = 1.2128 tCK(avg)$



CA and CS_n Setup, Hold and Derating

For all input signals (CA and CS_n) the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) value to the Δ tIS and Δ tIH derating value respectively. Example: tIS (total setup time) = tIS(base) + Δ tIS

Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC)min. Setup (tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC)max. If the actual signal is always earlier than the nominal slew rate line between shaded `VREF(DC) to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded `VREF(DC) to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value.

Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC)max and the first crossing of VREF(DC). Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC)min and the first crossing of VREF(DC). If the actual signal is always later than the nominal slew rate line between shaded `DC to VREF(DC) region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded `DC to VREF(DC) region', the slew rate of a tangent line to the actual signal from the dc level to VREF(DC) level is used for derating value.

For a valid transition the input signal has to remain above/below VIH/IL(AC) for some time tVAC.

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached VIH/IL(AC) at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach VIH/IL(AC).

For slew rates in between the values listed in Table, the derating values may obtained by linear interpolation. These values are typically not subject to production test. They are verified by design and characterization.



Table. CA and CS_n Setup and Hold Base-Values for 1V/ns

Linit Incl			LPD	Reference			
Unit [ps]	1066	933	800	667	533	466	Reference
tIS(base)	0	30	70	150	240	300	VIH/L(AC)=VREF(DC)+/-220mV
tlH(base)	90	120	160	240	330	390	VIH/L(DC)=VREF(DC)+/-130mV

Unit Incl		LPD	DR2	Reference	
Unit [ps]	400	333	266	200	Reference
tlS(base)	300	440	600	850	VIH/L(AC)=VREF(DC)+/-300mV
tIH(base)	400	540	700	950	VIH/L(DC)=VREF(DC)+/-200mV

Note 1: AC/DC referenced for 1V/ns CA and CS_n slew rate and 2V/ns differential CK_t-CK_c slew rate.

Table. Derating values LPDDR2 tIS/tIH - AC/DC based AC220

		A(C220 T C130 T	hresh hresh	old ->	VIH(A	C)=VR	REFÍDO	2)+220	mV. V	based IL(AC) IL(DC)	=VREI	F(DC)- F(DC)-	220m\ 130m\	/		
			CK_t, CK_c Differential Slew Rate														
		4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4 V/ns 1.2 V/ns													1.0	V/ns	
		∆tIS	ΔtIH	∆tIS	ΔtIH	∆tIS	ΔtIH	∆tIS	ΔtIH	∆tIS	ΔtIH	∆tIS	ΔtIH	∆tIS	ΔtIH	∆tIS	ΔtIH
	2.0	110	65	110	65	110	65										
İ	1.5	74	43	73	43	73	43	89	59								
	1.0	0	0	0	0	0	0	16	16	32	32						
CA,	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
CS_n Slew	0.8					-8	-13	8	3	24	19	40	35	56	55		
rate V/ns	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
,	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

Note 1: Cell contents shaded in red are defined as 'not supported'



Table. Derating values LPDDR2 tIS/tIH - AC/DC based AC300


	∆tIS, ∆tIH derating in [ps] AC/DC based AC300 Threshold -> VIH(AC)=VREF(DC)+300mV, VIL(AC)=VREF(DC)-300mV DC200 Threshold -> VIH(DC)=VREF(DC)+200mV, VIL(DC)=VREF(DC)-200mV																
	CK_t, CK_c Differential Slew Rate 4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4 V/ns 1.2 V/ns 1.0 V/ns														//ne		
													ΔtIH				
	2.0	150	100	150	100	150	100										
	1.5	100	67	100	67	100	67	116	83								
	1.0	0	0	0	0	0	0	16	16	32	32						
CA, CS_n	0.9			-4	-8	-4	-8	12	8	28	24	44	40				
Slew	0.8					-12	-20	4	-4	20	12	36	28	52	48		
rate V/ns	0.7							-3	-18	13	-2	29	14	45	34	61	66
	0.6									2	-21	18	-5	34	15	50	47
	0.5											-12	-32	4	-12	20	20
	0.4													-35	-40	-11	-8

Note 1: Cell contents shaded in red are defined as 'not supported'

Table. Required time t_{VAC} above VIH(ac) {below VIL(ac)} for valid transition

Slew Rate [V/ns]	t _{VAC} @ 30	0mV [ps]	t _{VAC} @220mV [ps]					
Olew Nate [v/ii3]	MIN	MAX	MIN	MAX				
> 2.0	75	-	175	-				
2.0	57	-	170	-				
1.5	50	-	167	-				
1.0	38	-	163	-				
0.9	34	-	162	-				
0.8	29	-	161	-				
0.7	22	-	159	-				
0.6	13	-	155	-				
0.5	0	-	150	-				
<0.5	0	-	150	-				





$$\begin{array}{ll} \text{Setup Slew Rate} = \frac{V_{\text{REF(DC)}} - V_{\text{IL(AC)}} \text{max}}{\Delta \text{TF}} & \text{Setup Slew Rate} \\ \text{Rising Signal} = \frac{V_{\text{IH(AC)}} \text{min - } V_{\text{REF(DC)}}}{\Delta \text{TR}} \end{array}$$

Figure. Illustration of nominal slew rate and t_{VAC} for setup time t_{IS} for CA and CS_n with respect to clock






Figure. Illustration of nominal slew rate for hold time tIH for CA and CS_n with respect to clock






Figure. Illustration of tangent line for setup time t_{IS} for CA and CS_n with respect to clock






Figure. Illustration of tangent line for hold time t_{IH} for CA and CS_n with respect to clock



Data Setup, Hold and Slew Rate Derating

For all input signals (DQ, DM) the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS(base) and tDH(base) value to the Δ tDS and Δ tDH derating value respectively. Example: tDS (total setup time) = tDS(base) + Δ tDS.

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC)min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC)max. If the actual signal is always earlier than the nominal slew rate line between shaded `VREF(DC) to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded `VREF(DC) to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value.

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC)max and the first crossing of VREF(DC). Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC)min and the first crossing of VREF(DC). If the actual signal is always later than the nominal slew rate line between shaded `dc level to VREF(DC) region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded `dc to VREF(DC) region', the slew rate of a tangent line to the actual signal from the dc level to VREF(DC) level is used for derating value.

For a valid transition the input signal has to remain above/below VIH/IL(AC) for some time tVAC.

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached VIH/IL(AC) at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach VIH/IL(AC).

For slew rates in between the values listed in the tables the derating values may obtained by linear interpolation. These values are typically not subject to production test. They are verified by design and characterization.



Table. Data Setup and Hold Base-Values

Hoit fool			LPD	DR2			Reference		
Unit [ps]	1066	933	800	667	533	466	Kelelelice		
tDS(base)	-10	15	50	130	210	230	VIH/L(AC)=VREF(DC)+/-220mV		
tDH(base)	80	105	140	220	300	320	VIH/L(DC)=VREF(DC)+/-130mV		

Unit [ps]		LPD	DR2		Reference
	400	333	266	200	Reference
tDS(base)	180	300	450	700	VIH/L(AC)=VREF(DC)+/-300mV
tDH(base)	280	400	550	800	VIH/L(DC)=VREF(DC)+/-200mV

Note 1: AC/DC referenced for 1V/ns DQ, DM slew rate and 2V/ns differential DQS_t-DQS_c slew rate.

Table. Derating values LPDDR2 tDS/tDH - AC/DC based AC220

	∆tDS, ∆DH derating in [ps] AC/DC based AC220 Threshold -> VIH(AC)=VREF(DC)+220mV, VIL(AC)=VREF(DC)-220mV DC130 Threshold -> VIH(AC)=VREF(DC)+130mV, VIL(DC)=VREF(DC)-130mV																
	DQS_t, DQS_c Differential Slew Rate																
		4.0 \	V/ns	3.0 \	V/ns	2.0	V/ns	1.8 \	V/ns	1.6	V/ns	1.4	V/ns	1.2 \	V/ns	1.0	V/ns
		ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH
	2.0	110	65	110	65	110	65	-	-	-	-	-	-	-	-	-	-
	1.5	74	43	73	43	73	43	89	59	-	-	-	-	-	-	-	-
	1.0	0	0	0	0	0	0	16	16	32	32		-	•	-	-	-
DQ,DM	0.9	•	-	-3	-5	-3	-5	13	11	29	27	45	43	-	-	-	-
Slew rate V/ns	8.0	-	•		-	-8	-13	8	3	24	19	40	35	56	55	-	-
	0.7	-	•	•	-	-	-	2	-6	18	10	34	26	50	46	66	78
	0.6	-	-	-	-	-	-	-	-	10	-3	26	13	42	33	58	65
	0.5	-	-	-	-	-	-	-	-	-	-	4	-4	20	16	36	48
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-7	2	17	34

Note 1: Cell contents shaded in red are defined as 'not supported'



Table. Derating values LPDDR2 tDS/tDH - AC/DC based AC300

	∆tDS, ∆DH derating in [ps] AC/DC based AC300 Threshold -> VIH(AC)=VREF(DC)+300mV, VIL(AC)=VREF(DC)-300mV DC200 Threshold -> VIH(DC)=VREF(DC)+200mV, VIL(DC)=VREF(DC)-200mV																
	DQS_t, DQS_c Differential Slew Rate																
		4.0 \	V/ns	3.0 \	V/ns	2.0	V/ns	1.8 \	V/ns	1.6	V/ns	1.4 \	V/ns	1.2 \	V/ns	1.0 \	V/ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	ΔtDS	∆tDH	ΔtDS	ΔtDH	∆tDS	∆tDH	∆tDS	∆tDH	ΔtDS	∆tDH
	2.0	150	100	150	100	150	100	-	-	-	-	-	-	-	-	-	-
	1.5	100	67	100	67	100	67	116	83	-	-	-	-	-	-	•	-
	1.0	0	0	0	0	0	0	16	16	32	32	-	-	-	-	-	-
DQ,DM	0.9	-	-	-4	-8	-4	-8	12	8	28	24	44	40	-	-	-	-
Slew rate V/ns	8.0	-	-	-	-	-12	-20	4	-4	20	12	36	28	52	48	-	-
	0.7	-	-	-	-	-	-	-3	-18	13	-2	29	14	45	34	61	66
	0.6	-	-	-	-	-	-	-	-	2	-21	18	-5	34	15	50	47
	0.5	-	-	-	-	-	-	-	-	-	-	-12	-32	4	-12	20	20
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-35	-40	-11	-8

Note 1: Cell contents shaded in red are defined as 'not supported'

Table. Required time t_{VAC} above VIH(ac) {below VIL(ac)} for valid transition

Slew Rate [V/ns]	t _{VAC} @ 30	0mV [ps]	t _{VAC} @22	0mV [ps]
Olew Nate [V/IIS]	MIN	MAX	MIN	MAX
> 2.0	75	-	175	-
2.0	57	-	170	-
1.5	50	-	167	-
1.0	38	-	163	-
0.9	34	-	162	-
0.8	29	-	161	-
0.7	22	-	159	-
0.6	13	-	155	-
0.5	0	-	150	-
<0.5	0	-	150	-






Figure. Illustration of nominal slew rate and t_{VAC} for setup time t_{DS} for DQ with respect to strobe






Figure. Illustration of nominal slew rate for hold time $t_{\mbox{\scriptsize DH}}$ for DQ with respect to strobe






Figure. Illustration of tangent line for setup time $t_{\mbox{\scriptsize DS}}$ for DQ with respect to strobe






Figure. Illustration of tangent line for hold time $t_{\mbox{\scriptsize DH}}$ for DQ with respect to strobe




Command Definitions

Activate command

The SDRAM Activate command is issued by holding CS_n LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock. The bank addresses BA0 - BA2 are used to select the desired bank. The row address R0 through R14 is used to determine which row to activate in the selected bank. The Activate command must be applied before any Read or Write operation can be executed. The LPDDR2 SDRAM can accept a read or write command at time tRCD after the activate command is sent. Once a bank has been activated it must be precharged before another Activate command can be applied to the same bank. The bank active and precharge times are defined as tRAS and tRP, respectively. The minimum time interval between successive Activate commands to the same bank is determined by the RAS cycle time of the device (tRC). The minimum time interval between Activate commands to different banks is tRRD.

Certain restrictions on operation of the 8 bank devices must be observed. There are two rules. One for restricting the number of sequential Activate commands that can be issued and another for allowing more time for RAS precharge for a Precharge All command. The rules are as follows:

- 8 bank device Sequential Bank Activation Restriction: No more than 4 banks may be activated (or refreshed, in the case of REFpb) in a rolling tFAW window. Converting to clocks is done by dividing tFAW [ns] by tCK [ns], and rounding up to next integer value. As an example of the rolling window, if RU {(tFAW / tCK)} is 10 clocks, and an activate command is issued in clock N, no more than three further activate commands may be issued at or between clock N+1 and N+9. REFpb also counts as bank-activation for the purposes of tFAW.
- 8 bank device Precharge All Allowance: tRP for a Precharge All command for an 8 Bank device shall equal to tRPab, which is greater than tRPpb.




Note:

1. A Precharge-All command uses tRPab timing, while a Single Bank Precharge command uses tRPpb timing. In this figure, tRP is used to denote either an All-bank Precharge or a Single Bank Precharge.


Figure. LPDDR2-S4: Activate command cycle tRCD = 3, tRP = 3, tRRD = 2





Note: 1. For 8-bank devices only. No more than 4 banks may be activated in a rolling tFAW window.

Figure. LPDDR2-S4: tFAW timing




Note:

1. Setup and hold conditions also apply to the CKE pin. See section related to power down for timing diagrams related to the CKE pin.

Figure. LPDDR2-S4 Command Input Setup and Hold timing





Note:

- 1. After CKE is registered LOW, CKE signal level shall be maintained below VILCKE for tCKE specification (LOW pulse width).
- 2. After CKE is registered HIGH, CKE signal level shall be maintained above VIHCKE for tCKE specification (HIGH pulse width).

Figure. LPDDR2-S4 CKE Input Setup and Hold timing

Read and Write access modes

After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting CS_n LOW, CA0 HIGH, and CA1 LOW at the rising edge of the clock. CA2 must also be defined at this time to determine whether the access cycle is a read operation (CA2 HIGH) or a write operation (CA2 LOW).

The LPDDR2 SDRAM provides a fast column access operation. A single Read or Write Command will initiate a burst read or write operation on successive clock cycles.

For LPDDR2-S4 devices, a new burst access must not interrupt the previous 4 bit burst operation in case of BL = 4 setting. In case of BL = 8 and BL = 16 settings, reads may be interrupted by Reads and Writes may be interrupted by Writes provided that this occurs on even clock cycles after the Read or Write command and tCCD is met. The Minimum CAS to CAS delay is defined by tCCD

Burst read command

The Burst Read command is initiated by having CS_n LOW, CA0 HIGH, CA1 LOW and CA2 HIGH at the rising edge of the clock. The command address bus inputs, CA5r-CA6r and CA1f-CA9f, determine the starting column address for the burst. The Read Latency (RL) is defined from the rising edge of the clock on which the Read Command is issued to the rising edge of the clock from which the tDQSCK delay is measured. The first valid datum is available (RL x tCK) + tDQSCK + tDQSQ after the rising edge of the clock where the Read Command is issued. The data strobe output is driven LOW tRPRE before the first rising valid strobe edge. The first bit of the burst is synchronized with the first rising edge of the data strobe. Each subsequent data-out appears on each DQ pin edge aligned with the data strobe. The RL is programmed in the mode registers. Timings for the data strobe are measured relative to the crosspoint of DQS_t and its complement, DQS_c.






Figure. LPDDR2-S4: Data Output (Read) Timing (tDQSCKmax)

Note:

- 1. tDQSCK may span multiple clock periods.
- 2. An effective Burst Length of 4 is shown.




Figure. LPDDR2-S4: Data Output (Read) Timing (tDQSCKmin)

Note:

1. An effective Burst Length of 4 is shown.






Figure. LPDDR2-S4: Burst read: RL = 5, BL = 4, tDQSCK>tCK




Figure. LPDDR2-S4: Burst read: RL = 3, BL = 8, tDQSCK<tCK






Figure. LPDDR2-S4: tDQSCKDL Timing

Note: 1. tDQSCKDLmax is defined as the maximum of ABS(tDQSCKn - tDQSCKm) for any $\{tDQSCKn, tDQSCKm\}$ pair within any 32ms rolling window.




Figure. LPDDR2-S4: tDQSCKDM Timing

Note: 1. tDQSCKDMmax is defined as the maximum of ABS(tDQSCKn - tDQSCKm) for any {tDQSCKn,tDQSCKm} pair within any 1.6us rolling window.




Figure. LPDDR2-S4: tDQSCKDS Timing

Note 1: tDQSCKDSmax is defined as the maximum of ABS(tDQSCKn - tDQSCKm) for any {tDQSCKn,tDQSCKm} pair for reads within a consecutive burst within any 160ns rolling window.






Figure. LPDDR2-S4: Burst read followed by burst write: RL = 3, WL = 1, BL = 4

The minimum time from the burst read command to the burst write command is defined by the Read Latency (RL) and the Burst Length (BL). Minimum read to write latency is RL + RU (tDQSCKmax/tCK) + BL/2 + 1 - WL clock cycles. Note that if a read burst is truncated with a Burst Terminate (BST) command, the effective BL of the truncated read burst should be used as "BL" to calculate the minimum read to write delay.





Figure. LPDDR2-S4: Seamless burst read: RL = 3, BL = 4 tCCD=2

The seamless burst read operation is supported by enabling a read command at every other clock for BL = 4 operation, every 4 clocks for BL = 8 operation, and every 8 clocks for BL = 16 operation. For LPDDR2-SDRAM, this operation is allowed regardless of whether the accesses read the same or different banks as long as the banks are activated.



Reads interrupted by a read

For LPDDR2-S4 devices, burst read can be interrupted by another read on even clock cycles after the Read command, provided that tCCD is met.



Note:

- 1. For LPDDR2-S4 devices, read burst interrupt function is only allowed on burst of 8 and burst of 16.
- 2. For LPDDR2-S4 devices, read burst interrupt may only occur on even clock cycles after the previous read commands, provided that tCCD is met.
- 3. Reads can only be interrupted by other reads or the BST command.
- 4. Read burst interruption is allowed to any bank inside DRAM.
- 5. Read burst with Auto-Precharge is not allowed to be interrupted.
- 6. The effective burst length of the first read equals two times the number of clock cycles between the first read and the interrupting read.

Figure. LPDDR2-S4: Read burst interrupt example: RL = 3, BL = 8 tCCD=2



Burst write operation

The Burst Write command is initiated by having CS_n LOW, CA0 HIGH, CA1 LOW and CA2 LOW at the rising edge of the clock. The command address bus inputs CA5r-CA6r and CA1f-CA9f determine the starting column address for the burst. The Write latency (WL) is defined from the rising edge of the clock on which the Write Command is issued to the rising edge of the clock from which the tDQSS delay is measured. The first valid datum shall be driven WL * tCK + tDQSS from the rising edge of the clock from which the Write command is issued. The data strobe signal (DQS) should be driven LOW tWPRE prior to the data input. The data bits of the burst cycle must be applied to the DQ pins tDS prior to the respective edge of the DQS_t, DQS_c and held valid until tDH after that edge. The burst data are sampled on successive edges of the DQS_t, DQS_c until the burst length is completed, which is 4, 8, or 16 bit burst. For LPDDR2 SDRAM devices, tWR must be satisfied before a precharge command to the same bank may be issued after a burst write operation.

Input timings are measured relative to the crosspoint of DQS_t and its complement, DQS_c.




Figure. LPDDR2-S4: Data input (Write) timing





Figure. LPDDR2-S4: Burst write WL = 1, BL = 4






Note:

- 1. The minimum number of clock cycles from the burst write command to the burst read command for any bank is [WL + 1 + BL/2 + RU (tWTR/tCK)].
- 2. tWTR starts at the rising edge of the clock after the last valid input datum.
- 3. If a write burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated write burst should be used as "BL" to calculate the minimum write to read delay.

Figure. LPDDR2-S4: Burst write followed by burst Read: RL = 3, WL = 1, BL = 4



Note:


 The seamless burst write operation is supported by enabling a write command every other clock for BL = 4 operation, every four clocks for BL = 8 operation, or every eight clocks for BL=16 operation. This operation is allowed regardless of same or different banks as long as the banks are activated.

Figure. LPDDR2-S4: Seamless burst write: WL = 1, BL = 4, tCCD=2



Writes interrupted by a write

For LPDDR2-S4 devices, burst write can only be interrupted by another write on even clock cycles after the Write command, provided that tCCD(min) is met.



Note:

- 1. For LPDDR2-S4 devices, write burst interrupt function is only allowed on burst of 8 and burst of 16.
- 2. For LPDDR2-S4 devices, write burst interrupt may only occur on even clock cycles after the previous write commands, provided that tCCD(min) is met.
- 3. Writes can only be interrupted by other writes or the BST command.
- 4. Write burst interruption is allowed to any bank inside DRAM.
- 5. Write burst with Auto-Precharge is not allowed to be interrupted.
- 6. The effective burst length of the first write equals two times the number of clock cycles between the first write and the interrupting write.

Figure. LPDDR2-S4: Write burst interrupt timing: WL = 1, BL = 8, tCCD=2

Burst Terminate


The Burst Terminate (BST) command is initiated by having CS_n LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 LOW at the rising edge of clock. A Burst Terminate command may only be issued to terminate an active Read or Write burst. Therefore, a Burst Terminate command may only be issued up to and including BL/2 - 1 clock cycles after a Read or Write command. The effective burst length of a Read or Write command truncated by a BST command is as follows: Effective $BL = 2 \times \{Number \text{ of clocks from the Read or Write Command to the BST command}\}$

Note that if a read or write burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated burst should be used as "BL" to calculate the minimum read to write or write to read delay.

The BST command only affects the most recent read or write command. The BST command truncates an ongoing read burst RL * tCK + tDQSCK + tDQSQ after the rising edge of the clock where the Burst Terminate command is issued. The BST command truncates an on going write burst WL * tCK + tDQSS after the rising edge of the clock where the Burst Terminate command is issued.

For LPDDR2-S4 devices, the 4-bit prefetch architecture allows the BST command to be issued on an even number of clock cycles after a Write or Read command. Therefore, the effective burst length of a Read or Write command truncated by a BST command is an interger multiple of 4.






Note:

- 1. The BST command truncates an on going write burst WL *tCK + tDQSS after the rising edge of the clock where the Burst Terminate command is issued.
- 2. For LPDDR2-S4 devices, BST can only be issued an even number of clock cycles after the Write command.
- 3. Additional BST commands are not allowed after T4 and may not be issued until after the next Read or Write command.

Figure. LPDDR2-S4: Burst Write truncated by BST: WL = 1, BL =16



Note.


- 1. The BST command truncates an on going read burst RL * tCK + tDQSCK + tDQSQ after the rising edge of the clock where the Burst Terminate command is issued.
- 2. For LPDDR2-S4 devices, BST can only be issued an even number of clock cycles after the Read command.
- 3. Additional BST commands are not allowed after T4 and may not be issued until after the next Read or Write command.

Figure. LPDDR2-S4: Burst Read truncated by BST: RL = 3, BL =16



Write data mask

One write data mask (DM) pin for each data byte (DQ) will be supported on LPDDR2 devices, consistent with the implementation on LPDDR SDRAM. Each data mask(DM) may mask its respective data byte(DQ) for any given cycle of the burst. Data mask has identical timings on write operations as the data bits, though used as input only, is internally loaded identically to data bits to insure matched system timing.



Data Mask Function: WL = 2, BL = 4 shown, second DQ masked




Figure. LPDDR2-S4: Write data mask



Precharge

The Precharge command is used to precharge or close a bank that has been activated. The Precharge command is initiated by having CS_n LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The Precharge Command can be used to precharge each bank independently or all banks simultaneously. For 4-bank devices, the AB flag, and the bank address bits, BA0 and BA1, are used to determine which bank(s) to precharge. For 8-bank devices, the AB flag, and the bank address bits, BA0, BA1, and BA2, are used to determine which bank(s) to precharge. The bank(s) will be available for a subsequent row access tRPab after an All-Bank Precharge command is issued and tRPpb after a Single-Bank Precharge command is issued.

In order to ensure that 8-bank devices do not exceed the instantaneous current supplying capability of 4-bank devices, the Row Precharge time (tRP) for an All-Bank Precharge for 8-bank devices (tRPab) will be longer than the Row Precharge time for a Single-Bank Precharge (tRPpb). For 4-bank devices, the Row Precharge time (tRP) for an All-Bank Precharge (tRPab) is equal to the Row Precharge time for a Single-Bank Precharge (tRPpb).

Table. Bank selection for Precharge by address bits

AB (CA4r)	BA2 (CA9r)	BA1 (CA8r)	BAO (CA7r)	Precharged Bank(s) 4-bank device	Precharged Bank(s) 8-bank device
0	0	0	0	Bank 0 only	Bank 0 only
0	0	0	1	Bank 1 only	Bank 1 only
0	0	1	0	Bank 2 only	Bank 2 only
0	0	1	1	Bank 3 only	Bank 3 only
0	1	0	0	Bank 0 only	Bank 4 only
0	1	0	1	Bank 1 only	Bank 5 only
0	1	1	0	Bank 2 only	Bank 6 only
0	1	1	1	Bank 3 only	Bank 7 only
1	Don't Care	Don't Care	Don't Care	All Banks	All Banks



Burst read operation followed by Precharge

For the earliest possible precharge, the precharge command may be issued BL/2 clock cycles after a Read command. For an untruncated burst, BL is the value from the Mode Register. For a truncated burst, BL is the effective burst length. A new bank active (command) may be issued to the same bank after the Row Precharge time (tRP). A precharge command cannot be issued until after tRAS is satisfied.

For LPDDR2-S4 devices, the minimum Read to Precharge spacing has also to satisfy a minimum analog time from the rising clock edge that initiates the last 4-bit prefetch of a Read command. This time is called tRTP (Read to Precharge). For LPDDR2-S4 devices, tRTP begins BL/2 - 2 clock cycles after the Read command. If the burst is truncated by a BST command or a Read command to a different bank, the effective "BL" shall be used to calculate when tRTP begins.




Figure. LPDDR2-S4: Burst read followed by Precharge: RL = 3, BL =8, RU(tRTP(min)/tCK) = 2




Figure. LPDDR2-S4: Burst read followed by Precharge: RL = 3, BL =4, RU(tRTP(min)/tCK) = 3



Burst write followed by precharge

For write cycles, a delay must be satisfied from the time of the last valid burst input data until the Precharge command may be issued. This delay is known as the write recovery time (tWR) referenced from the completion of the burst write to the precharge command. No Precharge command to the same bank should be issued prior to the tWR delay. LPDDR2-S4 devices write data to the array in prefetch quadruples (prefetch = 4). The beginning of an internal write operation may only begin after a prefetch group has been latched completely.

For LPDDR2-S4 devices, minimum Write to Precharge command spacing to the same bank is WL + BL/2 + 1 + RU(tWR/tCK) clock cycles. For an untruncated burst, BL is the value from the Mode Register. For an truncated burst, BL is the effective burst length.




Figure. LPDDR2-S4: Burst write followed by Precharge: WL = 1, BL =4



Auto Precharge Operation

Before a new row in an active bank can be opened, the active bank must be precharged using either the Precharge command or the auto-precharge function. When a Read or a Write command is given to the LPDDR2 SDRAM, the AP bit (CAOf) may be set to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle.

If AP is LOW when the Read or Write command is issued, then normal Read or Write burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the Read or Write command is issued, then the auto-precharge function is engaged. This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon Read or Write latency) thus improving system performance for random data access.

Burst Read with Auto Precharge

If AP (CA0f) is HIGH when a Read Command is issued, the Read with Auto-Precharge function is engaged.

LPDDR2-S4 devices start an Auto-Precharge operation on the rising edge of the clock BL/2 or BL/2 - 2 + RU(tRTP/tCK) clock cycles later than the Read with AP command, whichever is greater. Refer to the table of Precharge and Auto Precharge clarification for equations related to Auto-Precharge for LPDDR2-S4.

A new bank Activate command may be issued to the same bank if both of the following two conditions are satisfied simultaneously.

The RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins.

The RAS cycle time (tRC) from the previous bank activation has been satisfied.




Figure. LPDDR2-S4: Burst read with Auto-Precharge: RL = 3, BL = 4, $RU (t_{RTP}(min)/t_{CK}) = 2$



Burst Write with Auto Precharge

If AP (CA0f) is HIGH when a Write Command is issued, the Write with Auto-Precharge function is engaged. The LPDDR2 SDRAM starts an Auto Precharge operation on the rising edge which is tWR cycles after the completion of the burst write.

A new bank activate (command) may be issued to the same bank if both of the following two conditions are satisfied. The RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins. The RAS cycle time (tRC) from the previous bank activation has been satisfied.




Figure. LPDDR2-S4: Burst write with Auto Precharge: WL = 1, BL =4



Table. LPDDR2-S4: Precharge and auto precharge clarification

From command	To command	Minimum delay between From command to To command	Unit	Notes
Read	Precharge (to same bank as read)	BL/2 + max(2, RU (tRTP/tCK)) - 2	CLK	1
	Precharge All	BL/2 + max(2, RU (tRTP/tCK)) - 2	CLK	1
BST	Precharge (to same bank as read)	1	CLK	1
(for Reads)	Precharge All	1	CLK	1
	Precharge (to same bank as read w/ AP)	BL/2 + max(2, RU (tRTP/tCK)) - 2	CLK	1
	Precharge All	BL/2 + max(2, RU (tRTP/tCK)) - 2	CLK	1
Read w/ AP	Activate (to same bank as read w/ AP)	BL/2 + max(2, RU (tRTP/tCK)) - 2 + RU(tRPpb/tCK)	CLK	1
Read W/ AF	Write or Write w/AP (same bank)	Illegal	CLK	3
	Write or Write w/AP (different bank)	RL + BL/2 + RU(tDQSCKmax/tCK) -WL + 1	CLK	3
	Read or Read w/AP (same bank)	Illegal	CLK	3
	Read or Read w/AP (different bank)	BL/2	CLK	3
Write	Precharge (to same bank as write)	WL + BL/2 + RU (tWR/tCK) + 1	CLK	1
vviice	Precharge All	WL + BL/2 + RU (tWR/tCK) + 1	CLK	1
BST	Precharge (to same bank as Write)	WL + RU(tWR/tCK) + 1	CLK	1
(for Writes)	Precharge All	WL + RU(tWR/tCK) + 1	CLK	1
	Precharge (to same bank as write w/ AP)	WL + BL/2 + RU (tWR/tCK) + 1	CLK	1
	Precharge All	WL + BL/2 + RU (tWR/tCK) + 1	CLK	1
Write w/ AP	Activate (to same bank as write w/ AP)	WL + BL/2 + RU (tWR/tCK) + 1 + RU(tRPpb/tCK)	CLK	1
WIILE W/ AP	Write or Write w/AP (same bank)	Illegal	CLK	3
	Write or Write w/AP (different bank)	BL/2	CLK	3
	Read or Read w/AP (same bank)	Illegal	CLK	3
	Read or Read w/AP (different bank)	WL + BL/2 + RU(tWTR/tCK) + 1	CLK	3
Precharge	Precharge (to same bank as precharge)	1	CLK	1
rrecharge	Precharge All	1	CLK	1
Precharge All	Precharge	1	CLK	1
r recharge All	Precharge All	1	CLK	1

Note:

- For a given bank, the precharge period should be counted from the latest precharge command, either one bank precharge or precharge all, issued to that bank. The precharge period is satisfied after tRP depending on the latest precharge command issued to that bank.
- 2. Any command issued during the minimum delay time as specified in Table above is illegal.
- 3. After Read with AP, seamless read operations to different banks are supported. After Write with AP, seamless write operations to different banks are supported. Read w/AP and Write w/AP may not be interrupted or truncated.



Refresh Command

The Refresh command is initiated by having CS_n LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of clock. Per Bank Refresh is initiated by having CA3 LOW at the rising edge of clock and All Bank Refresh is initiated by having CA3 HIGH at the rising edge of clock.

A Per Bank Refresh command, REFpb performs a refresh operation to the bank which is scheduled by the bank counter in the memory device. The bank sequence of Per Bank Refresh is fixed to be a sequential round-robin: "0-1-2-3-4-5-6-7-0-1-...". The bank count is synchronized between the controller and the SDRAM upon issuing a RESET command or at every exit from self refresh, by resetting bank count to zero. The bank addressing for the Per Bank Refresh count is the same as established in the single-bank Precharge command.

A bank must be idle before it can be refreshed. It is the responsibility of the controller to track the bank being refreshed by the Per Bank Refresh command.

As shown in Table of Command Scheduling Separations related to Refresh, the REFpb command may not be issued to the memory until the following conditions are met:

tRFCab has been satisfied after the prior REFab command

tRFCpb has been satisfied after the prior REFpb command

tRP has been satisfied after the prior Precharge command to that given bank

tRRD has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than affected by the REFpb command).

The target bank is inaccessible during the Per Bank Refresh cycle time (tRFCpb), however other banks within the device are accessible and may be addressed during the Per Bank Refresh cycle. During the REFpb operation, any of the banks other than the one being refreshed can be maintained in active state or accessed by a read or a write command.

When the Per Bank refresh cycle has completed, the affected bank will be in the Idle state.

As shown in Table of Command Scheduling Separations related to Refresh, after issuing REFpb:

tRFCpb must be satisfied before issuing a REFab command

tRFCpb must be satisfied before issuing an ACTIVATE command to the same bank

tRRD must be satisfied before issuing an ACTIVATE command to a different bank

tRFCpb must be satisfied before issuing another REFpb command

An All Bank Refresh command, REFab performs a refresh operation to all banks. All banks have to be in Idle state when REFab is issued (for instance, by Precharge all-bank command). REFab also synchronizes the bank count between the controller and the SDRAM to zero.

As shown in Table of Command Scheduling Separations related to Refresh, the REFab command may not be issued to the memory until the following conditions have been met:

tRFCab has been satisfied after the prior REFab command

tRFCpb has been satisfied after the prior REFpb command

tRP has been satisfied after prior Precharge commands

When the All Bank refresh cycle has completed, all banks will be in the Idle state.

As shown in Table of Command Scheduling Separations related to Refresh, after issuing REFab:

the tRFCab latency must be satisfied before issuing an ACTIVATE command

the tRFCab latency must be satisfied before issuing a REFab or REFpb command.



Table. Command Scheduling Separations related to Refresh

Symbol	minimum delay from	to	Notes			
		REFab				
tRFCab	REFab	Activate command to any bank				
		REFpb				
		REFab				
tRFCpb	REFpb	Activate command to same bank as REFpb				
		REFpb				
	REFpb	Activate command to different bank than REFpb				
tRRD	Activato	REFpb affecting an idle bank (different bank than Activate)	1			
	Activate Activate command to different bank than prior Activate					

Note:

^{1.} A bank must be in the Idle state before it is refreshed. Therefore, after ACTIVATE, REFab is not allowed and REFpb is allowed only if it affects a bank which is in the Idle state.



LPDDR2 SDRAM Refresh Requirements

(1) Minimum number of Refresh Commands:

The LPDDR2 SDRAM requires a minimum number of R Refresh (REFab) commands within any rolling Refresh Window (tREFW=32ms @ MR4[2:0] = "011" or Tcase \leq 85°C). See Table "Refresh Requirement Parameters (per density)" for actual numbers per density. The resulting average refresh interval (tREFI) is given in Table below.

For LPDDR2-SDRAM devices supporting Per Bank-Refresh, a REFab command may be replaced by a full cycle of eight REFpb commands.

(2) Burst Refresh limitation:

To limit maximum current consumption, a maximum of 8 REFab commands may be issued in any rolling tREFBW (tRE-FBW=4 x 8 x tRFCab). This condition does not apply if REFpb commands are used.

(3) Refresh Requirements and Self-Refresh:


If any time within a refresh window is spent in Self-Refresh Mode, the number of required Refresh commands in this particular window is reduced to:

 $R^* = R - RU\{tSRF/tREFI\} = R - RU\{R * tSRF/tREFW\};$ where RU stands for the round-up function.

Table. LPDDR2-S4: Refresh Requirement Parameters (per density)

			toon requirement arameters (per wenter)	
Parameter		Symbol	4Gb	Unit
Number of Banks			8	
Refresh Window Tcase ≤ 85°	°C	t _{REFW}	32	ms
Refresh Window 85°C <tcase td="" ≤<=""><td>105°C</td><td>t_{REFW}</td><td>8</td><td>ms</td></tcase>	105°C	t _{REFW}	8	ms
Required number of REFRESH commands (min))	R	8,192	
Average time between	REFab	t _{REFI}	3.9	us
REFRESH commands (for reference only) Tcase ≤ 85°C	REFpb	t _{REFIpb}	0.4875	us
Refresh Cycle time		t _{RFCab}	130	ns
Per Bank Refresh Cycle tim	е	t _{RFCpb}	60	ns
Burst Refresh Window = 4 x 8 x t _{RFCab}		t _{REFBW}	4.16	us





Several examples on how to tSRF is calculated:

A: with the time spent in Self-Refresh Mode fully enclosed in the Refresh Window (tREFW)

B: at Self-Refresh entry

C: at Self-Refresh exit

D: with several different intervals spent in Self Refresh during one tREFW interval

Figure. Definition of tSRF

In contrast to JESD79 and JESD79-2 and JESD79-3 compliant SDRAM devices, LPDDR2-S4 devices allow significant flexibility in scheduling REFRESH commands, as long as the boundary conditions above are met.


In the most straight forward case a REFRESH command should be scheduled every tREFI. In this case Self-Refresh may be entered at any time.

The users may choose to deviate from this regular refresh pattern e.g., to enable a period where no refreshes are required. In the extreme (e.g., 1Gb) the user may choose to issue a refresh burst of 4096 REFRESH commands with the maximum allowable rate (limited by tREFBW) followed by a long time without any REFRESH commands, until the refresh window is complete, then repeating this sequence. The achievable time without REFRESH commands is given by tREFW - R / 8 * tREFBW = tREFW - R * 4 * tRFCab. (e.g., for a 1Gb device @ Tcase \leq 85°C this can be up to 32 ms - 4096 * 4 * 130 ns \sim 30 ms).

While both - the regular and the burst/pause - patterns can satisfy the refresh requirements per rolling refresh interval, if they are repeated in every subsequent 32 ms window, extreme care must be taken when transitioning from one pattern to another to satisfy the refresh requirement in every rolling refresh window during the transition. Figure "Allowable Transition from Repetitive Burst Refresh with Subsequent Refresh Pause to Regular, Distributed Refresh Pattern" shows an example of an allowable transition from a burst pattern to a regular, distributed pattern. If this transi-



tion happens directly after the burst refresh phase, all rolling tREFW intervals will have at least the required number of refreshes. Figure "NOT-Allowable Transition from Repetitive Burst Refresh with Subsequent Refresh Pause to Regular, Distributed Refresh Pattern" shows an example of a non-allowable transition. In this case the regular refresh pattern starts after the completion of the pause-phase of the burst/pause refresh pattern. For several rolling tREFW intervals the minimum number of REFRESH commands is not satisfied. The understanding of the pattern transition is extremely relevant (even if in normal operation only one pattern is employed), as in Self-Refresh-Mode a regular, distributed refresh pattern has to be assumed, which is reflected in the equation for R* above. Therefore it is recommended to enter Self-Refresh-Mode ONLY directly after the burst-phase of a burst/pause refresh pattern as indicated in Figure "Recommended Self-refresh entry and exit in conjunction with a Burst/Pause Refresh patterns." and begin with the burst phase upon exit from Self-Refresh.




Note.

1. For a (e.g.) LPDDR2-S4 1 Gb device @ Tcase less than or equal to 85° C the distributed refresh pattern would have one REFRESH command per 7.8 us; the burst refresh pattern would have an average of one refresh command per 0.52 us followed by \sim 32 ms without any REFRESH command.

Figure. Regular, Distributed Refresh Pattern vs. Repetitive Burst Refresh with Subsequent Refresh Pause






Note.

1. For a (e.g.) LPDDR2-S4 1 Gb device @ Tcase less than or equal to 85° C the distributed refresh pattern would have one REFRESH command per 7.8 us; the burst refresh pattern would have an average of one refresh command per 0.52 us followed by \sim 32 ms without any REFRESH command.

Figure. Allowable Transition from Repetitive Burst Refresh with Subsequent Refresh Pause to Regular, Distributed Refresh Pattern



Note.

1. Only ~2048 REFRESH commands in the indicated tREFW window.

Figure. NOT-Allowable Transition from Repetitive Burst Refresh with Subsequent Refresh Pause to Regular, Distributed Refresh Pattern






Figure. Recommended Self-refresh entry and exit in conjunction with a Burst/Pause Refresh patterns







Figure. LPDDR2-S4: All Bank Refresh Operation



Note:

- 1. In the beginning of this example, the REFpb bank is pointing to Bank 0.
- 2. Operations to other banks than the bank being refreshed are allowed during the t_{RFCpb} period.

Figure. LPDDR2-S4: Per Bank Refresh Operation



Self refresh operation

the device can exit Self Refresh operation.

The Self Refresh command can be used to retain data in the LPDDR2 SDRAM, even if the rest of the system is powered down. When in the Self Refresh mode, the LPDDR2 SDRAM retains data without external clocking. The LPDDR2 SDRAM device has a built-in timer to accommodate Self Refresh operation. The Self Refresh Command is defined by having CKE LOW, CS_n LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. CKE must be HIGH during the previous clock cycle. A NOP command must be driven in the clock cycle following the power-down command. Once the command is registered, CKE must be held LOW to keep the device in Self Refresh mode.

LPDDR2-S4 devices can operate in Self Refresh in both the Standard or Extended Temperature Ranges. LPDDR2-S4 devices will also manage Self Refresh power consumption when the operating temperature changes, lower at low temperatures and higher at high temperatures. See "IDD Specification Parameters and Operating Conditions" for details.

Once the LPDDR2 SDRAM has entered Self Refresh mode, all of the external signals except CKE, are "don't care". For proper self refresh operation, power supply pins (VDD1, VDD2, and VDDCA) must be at valid levels. VDDQ may be turned off during Self-Refresh. Prior to exiting Self-Refresh, VDDQ must be within specified limits.


VREFDQ may be at any level between 0 and VDDQ and VREFCA may be at any level between 0 and VDDCA during Self-Refresh, however before exiting Self-Refresh, VREFDQ and VREFCA must be within specified limits. The SDRAM initiates a minimum of one all-bank refresh command internally within tCKESR period once it enters Self Refresh mode. The clock is internally disabled during Self Refresh Operation to save power. The minimum time that the LPDDR2 SDRAM must remain in Self Refresh mode is tCKESR. The user may change the external clock frequency or halt the external clock one clock after Self Refresh entry is registered; however, the clock must be restarted and stable before

The procedure for exiting Self Refresh requires a sequence of commands. First, the clock shall be stable and within specified limits for a minimum of 2 clock cycles prior to CKE going back HIGH. Once Self Refresh Exit is registered, a delay of at least tXSR must be satisfied before a valid command can be issued to the device to allow for any internal refresh in progress. CKE must remain HIGH for the entire Self Refresh exit period tXSR for proper operation except for self refresh re-entry. NOP commands must be registered on each positive clock edge during the Self Refresh exit interval tXSR.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self Refresh mode. Upon exit from Self Refresh, it is required that at least one Refresh command (8 per-bank or 1 all-bank) is issued before entry into a subsequent Self Refresh.

For LPDDR2 SDRAM, the maximum duration in power-down mode is only limited by the refresh requirements outlined in section "LPDDR2 SDRAM Refresh Requirements", since no refresh operations are performed in power-down mode.





Note:

- 1. Input clock frequency may be changed or stopped during self-refresh, provided that upon exiting self-refresh, a minimum of 2 clocks of stable clock are provided and the clock frequency is between the minimum and maximum frequency for the particular speed grade.
- 2. Device must be in the "All banks idle" state prior to entering Self Refresh mode.
- 3. tXSR begins at the rising edge of the clock after CKE is driven HIGH.
- 4. A valid command may be issued only after tXSR is satisfied. NOPs shall be issued during tXSR.

Figure. Self Refresh Operation



Partial Array Self Refresh: Bank Masking

LPDDR2-S4 SDRAM has 4 or 8 banks. For LPDDR2-S4 devices, 64Mb to 512Mb LPDDR2 SDRAM has 4 banks, while 1Gb and higher density has 8. Each bank of LPDDR2 SDRAM can be independently configured whether a self refresh operation is taking place. One mode register unit of 8 bits accessible via MRW command is assigned to program the bank masking status of each bank up to 8 banks. For bank masking bit assignments, see Mode Register 16.

The mask bit to the bank controls a refresh operation of entire memory within the bank. If a bank is masked via MRW, a refresh operation to the entire bank is blocked and data retention by a bank is not guaranteed in self refresh mode. To enable a refresh operation to a bank, a coupled mask bit has to be programmed, "unmasked". When a bank mask bit is unmasked, a refresh to a bank is determined by the programmed status of segment mask bits, which is described in the following chapter.

Partial Array Self Refresh: Segment Masking

Segment masking scheme may be used in lieu of or in combination with bank masking scheme in LPDDR2-S4 SDRAM. The number of segments differ by the density and the setting of each segment mask bit is applied across all the banks. For those refresh-enabled banks, a refresh operation to the address range which is represented by a segment is blocked when the mask bit to this segment is programmed, "masked". Programming of segment mask bits is similar to the one of bank mask bits. For 4Gb density, 8 segments are used as listed in Mode Register 17. One mode register unit is used for the programming of segment mask bits up to 8 bits. One more mode register unit may be reserved for future use. These 2 mode register units are noted as "not used" for low-density LPDDR2-S4 SDRAM and a programming of mask bits has no effect on the device operation.

Table: Example of Bank and Segment Masking use in LPDDR2-S4 devices


	Segment Mask (MR17)	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	Bank 7
Bank Mask (MR16)		0	1	0	0	0	0	0	1
Segment 0	0		М						М
Segment 1	0		М						М
Segment 2	1	М	М	М	М	М	М	М	М
Segment 3	0		М						М
Segment 4	0		М						М
Segment 5	0		М						М
Segment 6	0		М						М
Segment 7	1	М	М	М	М	М	М	М	М

Note: 1. This table illustrates an example of an 8-bank LPDDR2-S4 device, when a refresh operation to bank 1 and bank 7, as well as segment 2 and segment 7 are masked.



Mode Register Read Command

The Mode Register Read command is used to read configuration and status data from mode registers. The Mode Register Read (MRR) command is initiated by having CS_n LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode register is selected by {CA1f-CA0f, CA9r-CA4r}. The mode register contents are available on the first data beat of DQ0-DQ7, RL *tCK + tDQSCK +tDQSQ after the rising edge of the clock where the Mode Register Read Command is issued. Subsequent data beats contain valid, but undefined content except in the case of the DQ Calibration function DQC, where subsequent data beats contain valid content as described in section of DQ Calibration. All DQS_t, DQS_c shall be toggled for the duration of the Mode Register Read burst. The MRR command has a burst length of four. The Mode Register Read operation (consisting of the MRR command and the corresponding data traffic) shall not be interrupted. The MRR command period (tMRR) is 2 clock cycles. Mode Register Reads to reserved and write-only registers shall return valid, but undefined content on all data beats and DQS_t, DQS_c shall be toggled.




Note:

- 1. Mode Register Read has a burst length of four.
- 2. Mode Register Read operation shall not be interrupted.
- 3. Mode Register data is valid only on DQ[0-7] on the first beat. Subsequent beats contain valid, but undefined data. DQ[8-max] contain valid, but undefined data for the duration of the MRR burst.
- 4. The Mode Register Read Command period is tMRR. No command (other than Nop) is allowed during this period.
- $5.\ Mode\ Register\ Reads\ to\ DQ\ Calibration\ registers\ MR32\ and\ MR40\ are\ described\ in\ section\ of\ DQ\ Calibration.$
- 6. Minimum Mode Register Read to write latency is RL + RU(tDQSCKmax/tCK) + 4/2 + 1 WL clock cycles.
- 7. Minimum Mode Register Read to Mode Register Write latency is RL + RU(tDQSCKmax/tCK) + 4/2 + 1clock cycles.

Figure. LPDDR2-S4: Mode Register Read timing example: RL = 3, tMRR = 2


The MRR command shall not be issued earlier than BL/2 clock cycles after a prior READ command and WL + 1 + BL/2 + RU(tWTR/tCK) clock cycles after a prior Write command, because read-bursts and write-bursts shall not be truncated by MRR. Note that if a read or write burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated burst should be used as "BL."





- 1. The minimum number of clocks from the burst read command to the Mode Register Read command is BL/2.
- 2. The Mode Register Read Command period is tMRR. No command (other than Nop) is allowed during this period.

Figure. LPDDR2-S4: Read to MRR timing example: RL = 3, tMRR = 2



Note:

- 1. The Minimum number of clock cycles from the burst write command to the Mode Register Read command is [WL+1+BL/2 + RU(tWTR/tCK)].
- 2. The Mode Register Read Command period is tMRR. No command (other than Nop) is allowed during this period.

Figure. LPDDR2-S4: Burst Write Followed by MRR: RL=3, WL=1, BL=4



Temperature Sensor

LPDDR2-S4 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing derating is required in the Extended Temperature Range and/or monitor the operating temperature. Either the temperature sensor or the device TOPER (See Operating Temperature Range) may be used to determine whether operating temperature requirements are being met.

LPDDR2 devices shall monitor device temperature and update MR4 according to tTSI. Upon exiting self-refresh or power-down, the device temperature status bits shall be no older than tTSI.

When using the temperature sensor, the actual device case temperature may be higher than the TOPER specification that applies for the Standard or Extended Temperature Ranges. For example, TCASE may be above 85°C when MR4[2:0] equals 011B.

To assure proper operation using the temperature sensor, applications should consider the following factors: TempGradient is the maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2° C.

ReadInterval is the time period between MR4 reads from the system.

TempSensorInterval (tTSI) is maximum delay between internal updates of MR4.

SysRespDelay is the maximum time between a read of MR4 and the response by the system.

LPDDR2 deives shall allow for a 2°C temperature margin between the point at which the device temperature enters the Extended Temperature Range and point at which the controller re-configures the system accordingly. In order to determine the required frequency of polling MR4, the system shall use the maximum TempGradient and the maximum response time of the system using the following equation.

TempGradient x (ReadInterval + tTSI + SysRespDelay) ≤ 2°C

Paramter	Sysmbol	Min	Max	Unit	Note
System Temperature Gradient	TempGradient	-	Note 1	°C/s	1
MR4 Read Interval	ReadInterval	-	Note 1	ms	1
Temperature Sensor Interval	tTSI	-	32	ms	
System Response Delay	SysRespDelay	-	Note 1	ms	1
MR4 Temp Margin	TempMargin	-	2	°C	

Note: 1. The values are system dependent.

For example, if TempGradient is 10°C/s and the SysRespDelay is 1ms:

 10° C/s x (ReadInterval + 32ms + 1ms) <= 2° C

In this case, ReadInterval shall be no greater than 167ms.






Figure. Temp Sensor Timing



DQ Calibration

LPDDR2-S4 devices feature a DQ Calibration function that outputs one of two predefined system timing calibration patterns. A Mode Register Read to MR32 (Pattern A) or MR40 (Pattern B) will return the specified pattern on DQ[0] for x8 devices, DQ[0] and DQ[8] for x16 devices, and DQ[0], DQ[8], DQ[16], and DQ[24] for x32 devices. For x8 devices, DQ[7:1] may optionally drive the same information as DQ[0] or may drive 0b during the MRR burst. For x16 devices, DQ[7:1] and DQ[15:9] may optionally drive the same information as DQ[0] or may drive 0b during the MRR burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] may optionally drive the same information as DQ[0] or may drive 0b during the MRR burst.

Table. Data Calibration Pattern Description

	Bit Time 0	Bit Time 1	Bit TIme 2	Bit Time 3
Pattern A (MR32)	1	0	1	0
Pattern B (MR40)	0	0	1	1




Figure. MR32 and MR40 DQ Calibration timing example: RL = 3, tMRR = 2




- 1. Mode Register Read has a burst length of four.
- 2. Mode Register Read operation shall not be interrupted.
- 3. Mode Register Reads to MR32 and MR40 drive valid data on DQ[0] during the entire burst. For x16 devices, DQ[8] shall drive the same information as DQ[0] during the burst. For x32 devices, DQ[8], DQ[16], and DQ[24] shall drive the same information as DQ[0] during the burst.
- 4. For x8 devices, DQ[7:1] may optionally drive the same information as DQ[0] or they may drive 0b during the burst. For x16 devices, DQ[7:1] and DQ[15:9] may optionally drive the same information as DQ[0] or they may drive 0b during the burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] may optionally drive the same information as DQ[0] or they may drive 0b during the burst.
- 5. The Mode Register Command period is tMRR. No command (other than Nop) is allowed during this period.



Mode Register Write Command

The Mode Register Write command is used to write configuration data to mode registers. The Mode Register Write (MRW) command is initiated by having CS_n LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock. The mode register is selected by {CA1f-CA0f, CA9r-CA4r}. The data to be written to the mode register is contained in CA9f-CA2f. The MRW command period is defined by tMRW. Mode Register Writes to read-only registers shall have no impact on the functionality of the device.

For LPDDR2 SDRAM, the MRW may only be issued when all banks are in the idle precharge state. One method of ensuring that the banks are in the idle precharge state is to issue a Precharge-All command.



Note:

- 1. The Mode Register Write Command period is tMRW. No command (other than Nop) is allowed during this period.
- 2. At time Ty, the device is in the idle state.

Figure. LPDDR2-S4: Mode Register Write timing example: RL = 3, tMRW = 5

Table: Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)

Current State	Command	Intermediate State	Next State	
All Banks Idle	MRR	Mode Register Reading (All Banks Idle)	All Banks Idle	
	MRW	Mode Register Writing (All Banks Idle)	All Banks Idle	
	MRW (RESET)	Resetting (Device Auto-Initialization)	All Banks Idle	
Bank(s) Active	MRR	Mode Register Reading (Bank(s) Active)	Bank(s) Active	
	MRW	Not Allowed	Not Allowed	
	MRW (RESET)	Not Allowed	Not Allowed	



Mode Register Write Reset (MRW Reset)

The MRW Reset command brings the device to the Device Auto-Initialization (Resetting) State in the Power-On Initialization sequence. The MRW Reset command may be issued from the Idle state for LPDDR2-S4 devices. This command resets all Mode Registers to their default values. After MRW Reset, boot timings must be observed until the device initialization sequence is complete and the device is in the Idle state. Array data for LPDDR2-S4 devices are undefined after the MRW Reset command.

Mode Register Write ZQ Calibration Command

The MRW command is also used to initiate the ZQ Calibration command. The ZQ Calibration command is used to calibrate the LPDDR2 output drivers (RON) over process, temperature, and voltage.

There are four ZQ Calibration commands and related timings, tZQINIT, tZQRESET, tZQCL, and tZQCS. tZQINIT corresponds to the initialization calibration, tZQRESET for resetting ZQ setting to default, tZQCL is for long calibration, and tZQCS is for short calibration. See Section of Mode Register Definition for description on the command codes for the different ZQ Calibration commands.

The Initialization ZQ Calibration (ZQINIT) shall be performed for LPDDR2-S4 devices. This Initialization Calibration achieves a RON accuracy of +/-15%. After initialization, the ZQ Long Calibration may be used to re-calibrate the system to a RON accuracy of +/-15%. A ZQ Short Calibration may be used periodically to compensate for temperature and voltage drift in the system.

The ZQRESET Command resets the RON calibration to a default accuracy of +/-30% across process, voltage, and temperature. This command is used to ensure RON accuracy to +/-30% when ZQCS and ZQCL are not used. One ZQCS command can effectively correct a minimum of 1.5% (ZQCorrection) of RON impedance error within tZQCS for all speed bins assuming the maximum sensitivities specified in the `Output Driver Voltage and Temperature Sensitivity'. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters.

One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the LPDDR2 is subject to in the application, is illustrated. The interval could be defined by the following formula:

$$\frac{ZQCorrection}{(\mathit{TSens} \times \mathit{Tdriftrate}) + (\mathit{VSens} \times \mathit{Vdriftrate})}$$

where TSens = max(dRONdT) and VSens = max(dRONdV) define the LPDDR2 temperature and voltage sensitivities.


For example, if TSens = 0.75% / °C, VSens = 0.20% / mV, Tdriftrate = 1°C / sec and Vdriftrate = 15 mV / sec, then the interval between ZQCS commands is calculated as:

$$\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4 \, s$$

For LPDDR2-S4 devices, a ZQ Calibration command may only be issued when the device is in Idle state with all banks precharged. No other activities can be performed on the LPDDR2 data bus during the calibration period (tZQINIT, tZQCL, tZQCS). The quiet time on the LPDDR2 data bus helps to accurately calibrate RON. There is no required quiet time after the ZQ Reset command. If multiple devices share a single ZQ Resistor, only one device may be calibrating at any given time. After calibration is achieved, the LPDDR2 device shall disable the ZQ ball's current consumption path to reduce power.


In systems that share the ZQ resistor between devices, the controller must not allow overlap of tZQINIT, tZQCS, or tZQCL between the devices. ZQ Reset overlap is allowed. If the ZQ resistor is absent from the system, ZQ shall be connected permanently to VDDCA. In this case, the LPDDR2 device shall ignore ZQ calibration commands and the device will use the default calibration settings (See "Output Driver DC Electrical Characteristics without ZQ Calibration")





- 1. The ZQ Calibration Initialization period is tZQINIT. No command (other than NOP) is allowed during this period.
- 2. CKE must be continuously registered HIGH during the calibration period.
- 3. All devices connected to the DQ bus should be high impedance during the calibration process.


Figure. LPDDR2-S4: ZQ Calibration Initialization timing example



Note:

- 1. The ZQ Calibration Short period is tZQCS. No command (other than NOP) is allowed during this period.
- 2. CKE must be continuously registered HIGH during the calibration period.
- 3. All devices connected to the DQ bus should be high impedance during the calibration process.

Figure. LPDDR2-S4: ZQ Calibration Short timing example




Note:

- 1. The ZQ Calibration Long period is tZQCL. No command (other than NOP) is allowed during this period.
- 2. CKE must be continuously registered HIGH during the calibration period.
- 3. All devices connected to the DQ bus should be high impedance during the calibration process.

Figure. LPDDR2-S4: ZQ Calibration Long timing example

Rev 0.1 / Apr. 2014 154





- Note:
- 1. The ZQ Calibration Reset period is tZQRESET. No command (other than NOP) is allowed during this period.
- 2. CKE must be continuously registered HIGH during the calibration period.
- 3. All devices connected to the DQ bus should be high impedance during the calibration process.

Figure. LPDDR2-S4: ZQ Calibration Reset timing example

ZQ External Resistor Value, Tolerance and Capacitive Loading

To use the ZQ calibration functions, a 240 Ohm +/- 1% tolerance external resistor must be connected between the ZQ pin and ground. A single resistor can be used for each LPDDR2 device or one resistor can be shared between multiple LPDDR2 devices if the ZQ calibration timings for each LPDDR2 device do not overlap. The total capacitive loading on the ZQ pin must be limited (See the section of Input/Output capacitance).

Power-down

For LPDDR2 SDRAM, power-down is synchronously entered when CKE is registered LOW and CS n HIGH at the rising




edge of clock. CKE must be registered HIGH in the previous clock cycle. A NOP command must be driven in the clock cycle following the power-down command. CKE is not allowed to go LOW while mode register, read, or write operations are in progress. CKE is allowed to go LOW while any of other operations such as row activation, precharge, autoprecharge, or auto-refresh is in progress, but power-down IDD spec will not be applied until finishing those operations. Timing diagrams are shown in the following pages with details for entry into power down.

For LPDDR2 SDRAM, if power-down occurs when all banks are idle, this mode is referred to as idle power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CK_t, CK_c and CKE. In power-down mode, CKE must be maintained LOW while all other input signals are "Don't Care". CKE LOW must be maintained until tCKE has been satisfied. VREF must be maintained at a valid level during power down.

VDDQ may be turned off during power down. If VDDQ is turned off, then VREFDQ must also be turned off. Prior to exiting power down, both VDDQ and VREFDQ must be within their respective min/max operating ranges. For LPDDR2 SDRAM, the maximum duration in power-down mode is only limited by the refresh requirements outlined in section "LPDDR2 SDRAM Refresh Requirements", as no refresh operations are performed in power-down mode.

The power-down state is exited when CKE is registered HIGH. The controller shall drive CS_n HIGH in conjunction with CKE HIGH when exiting the power-down state. CKE HIGH must be maintained until tCKE has been satisfied. A valid, executable command can be applied with power-down exit latency, tXP after CKE goes HIGH. Power-down exit latency is defined in the timing parameter table of this standard.



Note:

1. Input clock frequency may be changed or stopped during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of 2 clock cycles prior to power-down exit and the clock frequency is between the minimum and maximum frequency for the particular speed grade.

Figure. LPDDR2-S4: Basic power down entry and exit timing diagram








Figure. LPDDR2-S4: Example CKE intensive environment



1. The pattern shown above can repeat over a long period of time. With this pattern, LPDDR2 SDRAM guarantees all AC and DC timing & voltage specifications with temperature and voltage drift.


Figure. LPDDR2-S4: REF to REF timing with CKE intensive environment



1. CKE may be registered LOW RL + RU(tDQSCK(MAX)/tCK) + BL/2 + 1 clock cycles after the clock on which the Read command is registered.

Figure. LPDDR2-S4: Read to power-down entry






1. CKE may be registered LOW RL + RU(tDQSCK(MAX)/tCK)+ BL/2 + 1 clock cycles after the clock on which the Read command is registered.

Figure. LPDDR2-S4: Read with autoprecharge to power-down entry






1. CKE may be registered LOW WL + 1 + BL/2 + RU(tWT/tCK) clock cycles after the clock on which the Write command is registered.

Figure. LPDDR2-S4: Write to power-down entry






1. CKE may be registered LOW WL+1+BL/2+RU(tWR/tCK)+1 clock cycles after the Write command is registered.

Figure. LPDDR2-S4: Write with auto precharge to power-down entry

Rev 0.1 / Apr. 2014






Note.

1. CKE may go LOW tIHCKE after the clock on which the Refresh command is registered.

Figure. LPDDR2-S4: Refresh command to power-down entry




Note.

1. CKE may go LOW tIHCKE after the clock on which the Activate command is registered.


Figure. LPDDR2-S4: Activate command to power-down entry






Note. 1. CKE may go LOW tIHCKE after the clock on which the Precharge/Precharge-All command is registered.

Figure. LPDDR2-S4: Precharge/Precharge-all command to power-down entry



Note. 1. CKE may be registered LOW RL + RU(tDQSCK(MAX)/tCK)+ 4/2 + 1 clock cycles after the clock on which the Mode Register Read command is registered.

Figure. LPDDR2-S4: Mode Register Read to power-down entry



Note. 1. CKE may be registered LOW tMRW after the clock on which the Mode Register Write command is registered.

Figure. MRW command to power-down entry




Deep Power Down

Deep Power-Down is entered when CKE is registered LOW with CS_n LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of clock. A NOP command must be driven in the clock cycle following the power-down command. CKE is not allowed to go LOW while mode register, read, or write operations are in progress. All banks must be in idle state with no activity on the data bus prior to entering the Deep Power Down mode. During Deep Power-Down, CKE must be held LOW

In Deep Power Down mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry may be disabled with the SDRAM. All power supplies must be within specified limits prior to exiting Deep Power-Down. VREFDQ may be at any level between 0 and VDDQ and VREFCA may be at any level between 0 and VDDCA during Deep Power Down, however before exiting Deep Power-Down, VREF must be within specified limits.

The contents of the SDRAM may be lost upon entry into Deep Power-Down mode.

The Deep Power-Down state is exited when CKE is registered HIGH, while meeting tISCKE with a stable clock input. The SDRAM must be fully re-initialized as described in the Power up initialization Sequence. The SDRAM is ready for normal operation after the initialization sequence.



Note:

- 1. Initialization sequence may start at any time after Tc.
- 2. tINIT3, and Tc refer to timings in the LPDDR2 initialization sequence. For more detail, see "Power-up and initialization".
- 3. Input clock frequency may be changed or stopped during deep power-down, provided that upon exiting deep power-down, the clock is stable and within a minimum of 2 clock cycles prior to deep power-down exit and the clock frequency is between the minimum and maximum frequency for the particular speed grade.

Figure. Deep power down entry and exit timing diagram



Input clock stop and frequency change

LPDDR2 devices support input clock frequency change during CKE LOW under the following conditions:

tCK(MIN) and tCK(MAX) are met for each clock cycle;

Refresh Requirements apply during clock frequency change;

During clock frequency change, only REFab or REFpb commands may be executing;

Any Activate, Preactive, or Precharge commands have executed to completion prior to changing the frequency;

The related timing conditions (tRCD, tRP) have been met prior to changing the frequency;

The initial clock frequency shall be maintained for a minimum of 2 clock cycles after CKE goes LOW;

The clock satisfies tCH(abs) and tCL(abs) for a minimum of 2tCK prior to CKE going HIGH.

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR2 devices support clock stop during CKE LOW under the following conditions:

CK_t is held LOW and CK_c is held HIGH during clock stop;

Refresh Requirements apply during clock stop;

During clock stop, only REFab or REFpb commands may be executing;

Any Activate, Preactive, or Precharge commands have executed to completion prior to stopping the clock;

The related timing conditions (tRCD, tRP) have been met prior to stopping the clock;

The initial clock frequency shall be maintained for a minimum of 2 clock cycles after CKE goes LOW;

The clock satisfies tCH(abs) and tCL(abs) for a minimum of 2tCK prior to CKE going HIGH.

LPDDR2 devices support input clock frequency change during CKE HIGH under the following conditions:

tCK(MIN) and tCK(MAX) are met for each clock cycle;

Refresh Requirements apply during clock frequency change;

Any ACT, RD, WR, PR, MRW or MRR commands must have executed to completion, including any associated data bursts prior to changing the frequency;

The related timing conditions (tRCD, tWR, tWRA, tRP, tMRW, tMRR, etc.) have been met prior to changing the frequency:

CS_n shall be held HIGH during clock frequency change;

During clock frequency change, only REFab or REFpb commands may be executing;

The LPDDR2 device is ready for normal operation after the clock satisfies tCH(abs) and tCL(abs) for a minimum of 2tCK + tXP.

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR2 devices support clock stop during CKE HIGH under the following conditions:

CK_t is held LOW and CK_c is held HIGH during clock stop;

CS_n shall be held HIGH during clock clock stop;

Refresh Requirements apply during clock stop;

During clock stop, only REFab or REFpb commands may be executing;

Any ACT, RD, WR, PR, MRW or MRR commands must have executed to completion, including any associated data bursts prior to stopping the clock;

The related timing conditions (tRCD, tWR, tWRA, tRP, tMRW, tMRR, etc.) have been met prior to stopping the clock;

The LPDDR2 device is ready for normal operation after the clock is restarted and satisfies tCH(abs) and tCL(abs) for a minimum or 2tCK + tXP.



No Operation command

The purpose of the No Operation command (NOP) is to prevent the LPDDR2 device from registering any unwanted command between operations. Only when the CKE level is constant for clock cycle N-1 and clock cycle N, a NOP command

may be issued at clock cycle N. A NOP command has two possible encodings:

- 1. CS_n HIGH at the clock rising edge N.
- 2. CS_n LOW and CA0, CA1, CA2 HIGH at the clock rising edge N.

The No Operation command will not terminate a previous operation that is still executing, such as a burst read or write cycle.