
trained network
+ protection map
behavioral
IMC model
RTL (Verilog),
verified bit for bit
LeNet-5
ResNet-50
logic: gate level
memories: post-layout
accuracy
under drift
latency, area
and energy
Accuracy study
(Section IV)
Hardware study
(Section V)