Speculative Data-Oblivious Execution: Mobilizing Safe Prediction For Safe and Efficient Speculative Execution

JIYONG YU, NAMRATA MANTRI,

JOSEP TORRELLAS, ADAM MORRISON*, CHRISTOPHER W. FLETCHER

UNIVERSITY OF ILLINOIS AT URBANA-CHAMPAIGN *TEL AVIV UNIVERSITY













```
if (addr < N) {      // speculation

      // access instruction
      secret = load [addr];

      // transmit instruction
      transmit secret;
}</pre>
```

```
← Speculation starts
time
```






```
if (addr < N) { // speculation

    // access instruction
    secret = load [addr];

    // transmit instruction
    transmit secret;
}</pre>
```








```
if (addr < N) { // speculation


    // access instruction
    secret = load [addr];

    // transmit instruction
    transmit secret;
}</pre>
```














```
if (addr < N) { // speculation


// access instruction
secret = load [addr];

// transmit instruction
transmit secret;
}</pre>
Shared hardware
```

























How to deal with transmit secret ?

- How to deal with transmit secret ?
- Solution: Delayed Execution
 - Prior works: SpecShield [PACT'19], NDA [MICRO'19], STT [MICRO'19]

Transmit instruction	Hardware vulnerability
load	Cache side channel
Floating point operations	Subnormal floating point



- How to deal with transmit secret ?
- Solution: Delayed Execution
 - Prior works: SpecShield [PACT'19], NDA [MICRO'19], STT [MICRO'19]

Transmit instruction	Hardware vulnerability
load	Cache side channel
Floating point operations	Subnormal floating point



```
if (addr < N) { // speculation

    // access instruction
    secret = load [addr];

    // transmit instruction
    transmit secret;
}</pre>
Delaying execution
```

- How to deal with transmit secret ?
- Solution: Delayed Execution
 - Prior works: SpecShield [PACT'19], NDA [MICRO'19], STT [MICRO'19]
- Strong security guarantee
- High performance overhead

Transmit instruction	Hardware vulnerability
load	Cache side channel
Floating point operations	Subnormal floating point



How to deal with transmit secret ?


Register File


Improve the **performance** of *Delayed Execution*


and


Maintain its **security** guarantee

Idea 1. Execute transmit secret










Problem: combining idea 1 & 2 creates security problems

Solution: build on top of Speculative Taint Tracking (STT)

- Double-precision floating point
 - Normal input: (2.23e-308, 1.79e308), processed by Floating-Point Unit (FPU)
 - Subnormal input: (4.9e-324, 2.23e-308), requiring microcode assist



Problem: Leaking Whether Input is Normal/Subnormal

```
// owned by victim
a = fpmult a, b
```

```
// owned by attacker
c = fpmult c, d
```

```
Latency = X
```

Fast path (FPU only)

Latency = Y > X

Slow path (with microcode assist)

Problem: Leaking Whether Input is Normal/Subnormal

```
Fast path (FPU only)
            owned by victim
                                                   Latency = Y > X
         a = fpmult a, b
                                            Slow path (with
                                           microcode assist)
            owned by attacker
         c = fpmult c, d
                                          c = fpmult c, d
                   a = fpmult a, b
Both a and b
                                                                                                       timeline
are normal
                                        Χ
                 0
                       Using fast path
```

Latency = X

0


Problem: Leaking Whether Input is Normal/Subnormal

```
Fast path (FPU only)
             owned by victim
                                                   Latency = Y > X
         a = fpmult a, b
                                            Slow path (with
                                           microcode assist)
            owned by attacker
         c = fpmult c, d
                                          c = fpmult c, d
                   a = fpmult a, b
Both a and b
                                                                                                       timeline
are normal
                                        X
                       Using fast path
                                                                         c = fpmult c, d
                   a = fpmult a, b
 a or b is
                                                                                                       timeline
subnormal
```


Using slow path

Latency = X


Idea 1: Being Data Oblivious




Idea 1: Being Data Oblivious




Idea 1: Being Data Oblivious







Idea 2: "Predicting" Execution to Perform




Idea 2: "Predicting" Execution to Perform





Idea 2: "Predicting" Execution to Perform





Speculative Taint Tracking





How STT "prevents leakage via prediction/resolution":

- Never update predictors with any secret information
- Delay resolution until safe

How STT "prevents leakage via prediction/resolution":

- Never update predictors with any secret information
- Delay resolution until safe

How STT "taints and hides sensitive results":

- Sensitive data is marked tainted
- Taint propagates through program dataflow
- Transmitters with tainted arguments are handled safely

How STT prevents leakage via prediction/resolution

STT Makes Prediction Great (SAFE) Again!



We build predictors to reduce defense overhead

- Tanti propagates tinough program datanow
- Transmitters with tainted arguments are handled safely

Speculative Data Oblivious Execution (SDO)

Idea 1. Safely execute transmitters in a data-oblivious (DO) manner

Idea 2. Predict how the execution should be performed



Data Oblivious variants + Predicting which variant

+ Safe Prediction with STT

SDO



Net result: execute unsafe transmitters early and safely

Speculative Data Oblivious Execution (SDO)

What's Next:

- Generic SDO Framework
- Implementing SDO for load instructions
- Evaluation
- Conclusion


SDO Framework

Step 1: Define data-oblivious (DO) variants for unsafe transmitters

SDO Framework: Step 1: Define Data-oblivious (DO) Variants


Transmit instruction	dest <- op args
DO variants	DO-op ₁
	DO-op _N
Execution of DO variants	(dest ₁ , success ₁) <- DO-op ₁ args
	$(dest_N, success_N) \leftarrow DO-op_N args$

Transmit instruction	dest <- op args
DO variants	DO-op ₁
	$\mathtt{DO-op}_\mathtt{N}$
Execution of DO variants	$(dest_1, success_1) \leftarrow DO-op_1 args$
	$^{"}$ (dest $_{ ext{N}}$, success $_{ ext{N}}$) <- DO-op $_{ ext{N}}$ args



SDO Framework: Step 1: Define Data-oblivious (DO) Variants


Transmit instruction	dest <- op args
DO variants	DO-op ₁
	$DO-op_N$
Execution of DO variants	$(\text{dest}_1, \text{success}_1) \leftarrow \text{DO-op}_1 \text{ args}$
	$(dest_N, success_N) \leftarrow DO-op_N args$




SDO Framework: Step 2: Predict Which DO Variant to Use

Transmit instruction	dest <- op args
DO variants	DO-op ₁
	 DO-op _N
Predictor	Pred
Predicting DO variant	<pre>i <- Pred.predict (public_input) (dest_i, success_i) <- DO-op_i args</pre>

SDO Framework: Step 2: Predict Which DO Variant to Use





Dependent

Static Predictor: always predicting "Fast path"

```
dest<sub>fast</sub>, success<sub>fast</sub> <- fast_path args
  (success<sub>fast</sub> = TRUE if args is normal
   success<sub>fast</sub> = FALSE if args is subnormal)
```

Dependent

instructions

 $\mathtt{dest}_{\mathtt{fast}}$


SDO Framework: Step 3: Resolve Prediction when safe

Transmit instruction dest <- op args Fast path (FPU only) **DO** variants DO-op₁ dest = fpmult args DO-op_N Slow path (with Predictor Pred microcode assist) **Predicting DO variant** i <- Pred.predict (public input)</pre> (dest;, success;) <- DO-op; args **Resolving when safe** Pred.update (...) if (!success;) squash from "dest <- op args"

Devender

inst

SDO Framework: Step 3: Resolve Prediction when safe



Designing SDO for Loads

- Load is the vital motivation and challenge for SDO
 - The execution of loads is complicated, susceptible to various attacks
 - Most performance overhead comes from loads

Step 1: Define DO Variants for Loads

- DO variants
 - DO-ld_{T.1}: only accessing L1
 - DO-1d_{1,2}: only accessing L1 and L2 sequentially
 - DO-ld_{I,3}: only accessing L1, L2 and L3 sequentially
 - DO-1d_{Mem}: accessing L1, L2, L3 and DRAM sequentially
- (dest_{xx}, success_{xx}) <- DO-ld_{xx} addr // dest_{xx} = \perp if success_{xx} == FALSE

Step 1: Define DO Variants for Loads

- DO variants
 - DO-ld_{T.1}: only accessing L1
 - DO-1d_{1,2}: only accessing L1 and L2 sequentially
 - DO-ld_{I,3}: only accessing L1, L2 and L3 sequentially
 - DO-1d_{Mem}: accessing L1, L2, L3 and DRAM sequentially
- $(dest_{xx}, success_{xx}) \leftarrow DO-ld_{xx} addr$ // $dest_{xx} = 1 if success_{xx} == FALSE$
- DO variants (DO-1d_{T,i}) must be free of adversary-observable hardware resource usage
 - Cannot modify cache state (tag, data, LRU bits, etc.)
 - Cannot incur address-dependent latency (e.g., free of bank conflict, port contention)

Step 1: Define DO Variants for Loads

- DO variants
 - DO-ld_{T.1}: only accessing L1
 - DO-1d_{1,2}: only accessing L1 and L2 sequentially
 - DO-ld_{I,3}: only accessing L1, L2 and L3 sequentially
 - DO-ld_{Mem}: accessing L1, L2, L3 and DRAM sequentially
- $(dest_{xx}, success_{xx}) \leftarrow DO-ld_{xx} addr$ // $dest_{xx} = 1 if success_{xx} == FALSE$
- DO variants (DO-1d_{T,i}) must be free of adversary-observable hardware resource usage
 - Cannot modify cache state (tag, data, LRU bits, etc.)
 - Cannot incur address-dependent latency (e.g., free of bank conflict, port contention)
- For more details (e.g., load re-ordering, performance optimizations) about DO variants, please see the paper

Step 2: Predict Which DO Variant to Use

- Goal: accurate and precise cache level prediction
 - Suppose a load requires data from cache level i and the predictor predicts level j
 - "accurate and precise": i == j
 - "accurate but imprecise": i < j -> redundant cache access -> unnecessary load latency
 - "inaccurate":
 i > j -> cache miss -> writeback ⊥ to dependents -> squash

Predicted level	DO Variant
1(L1)	DO-ld _{L1}
2 (L2)	$\mathtt{DO-ld}_{\mathtt{L2}}$
3 (L3)	DO-ld _{L3}
4 (Memory)	DO-ld _{Mem}

Step 2: Predict Which DO Variant to Use

- Goal: accurate and precise cache level prediction
 - Suppose a load requires data from cache level i and the predictor predicts level j
 - "accurate and precise": i == j
 - "accurate but imprecise": i < j -> redundant cache access -> unnecessary load latency
 - "inaccurate": i > j -> cache miss -> writeback ⊥ to dependents -> squash
- Hybrid predictor:
 - "Greedy" (for loads with irregular access pattern): Maintain a history, and pick the lowest level among history
 - "Loop" (for loads with regular access pattern) Learn the recurring pattern, and predict based on the pattern


Predicted level	DO Variant
1(L1)	DO-ld _{L1}
2(L2)	$\mathtt{DO-ld}_{\mathtt{L2}}$
3 (L3)	DO-1d _{L3}
4 (Memory)	DO-ld _{Mem}

Step 3: Resolve When Load is Safe

- Update the predictor
- Squash if success == FALSE
- In a multi-processor:
 - **DO-ld**_{T,x} cannot modify cache state
 - \rightarrow Data fetched by DO-1d_{LX} may not be cached in L1
 - → May missing cache invalidation
- Solution: send a second load request to validate if a cache invalidation was missed
 - We adopt the validation infrastructure proposed in InvisiSpec [MICRO'18]

"Spectre" attack model

Consider control-flow speculation



Transmitters:

- Load
- Floating-point multiplication
- Floating-point division

Static L1: always predicting DO-ld_{T.1} Static L2: always predicting DO-1d_{1.2} Static L3: always predicting DO-1d_{1.3} **Hybrid: using the hybrid predictor**

Perfect: prediction is accurate and precise

"Futuristic" attack model **Consider all types of speculation**

Conclusion

- SDO serves as a new speculative execution attack mitigation with highperformance and high-security
- The proposed SDO framework augments STT with significant speedup without compromising security

<u>Data Oblivious variants</u> + <u>Predicting which variant</u> + <u>Safe Prediction with STT</u>

Safe, early execution of transmitters

STT: prediction and resolution never depend on sensitive data



We can build new predictors to get more performance

Prevent leakage via Prediction/Resolution

"Taint" and hide sensitive results

Speculative Taint Tracking