



Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data

JIYONG YU, MENGJIA YAN, ARTEM KHYZHA*,

ADAM MORRISON*, JOSEP TORRELLAS, CHRISTOPHER W. FLETCHER

UNIVERSITY OF ILLINOIS AT URBANA-CHAMPAIGN *TEL AVIV UNIVERSITY





Processors are Insecure







Processors are Insecure











```
// Spectre Variant 1

if (addr < N) { // speculation

    // access instruction
    spec_val = load [addr];

    // covert channel
    load [spec_val];
}</pre>
```




Speculation starts

```
// Spectre Variant 1

if (addr < N) { // speculation

    // access instruction
    spec_val = load [addr];

    // covert channel
    load [spec_val];
}</pre>
```







```
// Spectre Variant 1

if (addr < N) { // speculation

    // access instruction
    spec_val = load [addr];

    // covert channel
    load [spec_val];
}</pre>
```








```
// Spectre Variant 1

if (addr < N) { // speculation
}

addr = // access instruction
spec_val = load [addr];

// covert channel
load [spec_val];
}</pre>
```








```
// Spectre Variant 1

(if (addr < N) {    // speculation }

    // access instruction
    spec_val = load [addr];

    // covert channel
    load [spec_val];
}</pre>
```













```
if (addr < N) {
    // access instruction
    spec_val = load [addr];

    // simple arithmetic
    spec_val = spec_val + 4;

    // cache/mem covert channel
    load [spec_val];
}</pre>
```

Creates a covert channel?	Input operand is a secret?	Requires protection?




```
if (addr < N) {</pre>
                                                       prediction
Speculation
                             // access instruction
   starts
                             spec val = load [addr];
                             // simple arithmetic
                             spec val = spec val + 4;
                             // cache/mem covert channel
                             load [spec val];
```

Creates a covert channel?	Input operand is a secret?	Requires protection?

```
Speculation
   starts
```

```
(addr < N) {
// access instruction
 spec val = load [addr];
 // simple arithmetic
 spec val = spec val + 4;
 // cache/mem covert channel
 load [spec val];
```

Creates a covert channel?	Input operand is a secret?	Requires protection?
Yes	No	No



```
Speculation starts
```

```
if (addr < N) {
    // access instruction
    spec_val = load [addr];

    // simple arithmetic
    spec_val = spec_val + 4;

    // cache/mem covert channel
    load [spec_val];</pre>
```

Creates a covert channel?	Input operand is a secret?	Requires protection?
Yes	No	No
No	Yes	No




```
Speculation
   starts
```

```
(addr < N) {
 // access instruction
 spec val = load [addr];
 // simple arithmetic
 spec val = spec val + 4;
 // cache/mem covert channel
 load [spec val];
```


Creates a covert channel?	Input operand is a secret?	Requires protection?
Yes	No	No
No	Yes	No
Yes	Yes	Yes





Creates a covert channel?	Input operand is a secret?	Requires protection?
Yes	No	No
No	No	No
Yes	No	No






Creates a covert channel?	Input operand is a secret?	Requires protection?
Yes	No	No
No	No	No
Yes	No	No



"Sufficient for security: prevent secrets from reaching covert channels"



Creates a covert channel?	Input operand is a secret?	Requires protection?
Yes	No	No
NO	Yes	Mo
Yes	Yes	Yes

starts



Secret (speculatively accessed data)



Covert channels





Secret (speculatively accessed data)



Covert channels









Secret (speculatively accessed data)



Covert channels





What are the covert channels?





Secret (speculatively accessed data)



Covert channels





What are the covert channels?

A new classification to understand covert channels in speculative machines





Secret (speculatively accessed data)




Covert channels





What are the covert channels?



A new classification to understand covert channels in speculative machines



How to identify all the secrets?





Secret (speculatively accessed data)



Covert channels





A new classification to understand What are the covert channels? covert channels in speculative machines



How to identify all the secrets?


A new taint/untaint mechanism to track secrets in hardware

























Covert channels

Explicit channels:

Secret inputs are directly leaked by operand-dependent hardware resource usage

```
load [secret];
```





Covert channels


Explicit channels:

Secret inputs are directly leaked by operand-dependent hardware resource usage

Examples:

memory loads data-dependent arithmetic





Covert channels

Explicit channels:

Secret inputs are directly leaked by operand-dependent hardware resource usage


Examples:

memory loads data-dependent arithmetic

Implicit channels:

Secret inputs are indirectly leaked by how (or that) one or several instructions execute

```
secret = load [addr];
if (secret == 1)
    load [0x00];
```



Covert channels

Explicit channels:

Secret inputs are directly leaked by operand-dependent hardware resource usage

Examples:

memory loads data-dependent arithmetic


Implicit channels:

Secret inputs are indirectly leaked by how (or that) one or several instructions execute

Examples:

branch/jump instructions





Covert channels

Explicit channels:

Secret inputs are directly leaked by operand-dependent hardware resource usage

Examples:

memory loads data-dependent arithmetic

Implicit channels:

Secret inputs are indirectly leaked by how (or that) one or several instructions execute

Explicit branches

Examples:

Branch/jump instructions







Covert channels

Explicit channels:

Secret inputs are directly leaked by operand-dependent hardware resource usage

Examples:

memory loads data-dependent arithmetic

Implicit channels:

Secret inputs are indirectly leaked by how (or that) one or several instructions execute

t hranches

Explicit branches

Examples:

Branch/jump instructions

Leak on prediction

Leak on resolution





New!

Explicit Branches @ Prediction

Cause:

The predictor state becomes a function of secret

```
... ...
if ( secret )
... ...
if ( public )
    load [0x00];
else
    load [0x10];
```



Explicit Branches @ Prediction

Cause:

The predictor state becomes a function of secret

```
... ...
if ( public )
    load [0x00];
else
    load [0x10];

Resolve and update
    idx | taken

idx |
```



Explicit Branches @ Prediction

Cause:

The predictor state becomes a function of secret



Classification of Covert Channels

Covert channels

Explicit channels:

Secret inputs are directly leaked by operand-dependent hardware resource usage

Examples:

memory loads data-dependent arithmetic

Implicit channels:

Secret inputs are indirectly leaked by how (or that) one or several instructions execute

Explicit branches

Examples:

Branch/jump instructions

Leak on prediction

Leak on resolution







Explicit Branches @ Resolution

Cause:

The resolution of a mis-speculation triggers a pipeline squash and alternation of control flow

```
if (secret) {
    y++;
}
z = load [0x00]
```



Explicit Branches @ Resolution

Cause:

The resolution of a mis-speculation triggers a pipeline squash and alternation of control flow

```
if (secret) {
    y++;
}
z = load [0x00]
```

```
secret != prediction
```

- \rightarrow squash
- → load executes twice!





Classification of Covert Channels

Covert channels

Explicit channels:

Secret inputs are directly leaked by operand-dependent hardware resource usage

Examples:

memory loads data-dependent arithmetic

Implicit channels:

Secret inputs are indirectly leaked by how (or that) one or several instructions execute

Explicit branches

Examples:
Branch/jump instructions

Leak on prediction resolution

Implicit branches

Example:

Store-load pairs





New!

Classification of Covert Channels

Covert channels

Explicit channels:


Secret inputs are directly leaked by operand-dependent hardware resource usage

Examples:

memory loads data-dependent arithmetic

Implicit channels:

Secret inputs are indirectly leaked by how (or that) one or several instructions execute







Implicit Branches

Cause:

Non-control flow instructions create branch-like behaviors.

```
store [secret] = foo;
bar = load [0x00];
```




Implicit Branches

Cause:

Non-control flow instructions create branch-like behaviors.

```
store [secret] = foo;
 bar = load [0x00];
               Can be thought as:
if (secret == 0x00) {
    forward from store queue
else
    cache load [0x00]
```





Basic idea: taint all the secrets

- Speculatively accessed data (secrets by definition)
- And their dependents

Basic idea: taint all the secrets

- Speculatively accessed data (secrets by definition)
- And their dependents

```
if (addr < N) {
    // access instruction
    a = load [addr];

    // simple arithmetic
    b = a + 4;

    // cache/mem covert channel
    load [b];
}
......
......</pre>
```





Basic idea: taint all the secrets

- Speculatively accessed data (secrets by definition)
- And their dependents

STT taints:

1) Output of speculative access instructions (a)

```
if (addr < N) {
    // access instruction
    a = load [addr];

    // simple arithmetic
    b = a + 4;

    // cache/mem covert channel
    load [b];
}
......
.....</pre>
```





Basic idea: taint all the secrets

- Speculatively accessed data (secrets by definition)
- And their dependents

STT taints:

- 1) Output of speculative access instructions (a)
- 2) Output of instructions with tainted inputs (b)

```
(addr < N)  {
 // access instruction
 a = load [addr];
 // simple arithmetic
 b = a + 4;
 // cache/mem covert channel
 load [b];
```





Basic idea: taint all the secrets

- Speculatively accessed data (secrets by definition)
- And their dependents

STT taints:

- 1) Output of speculative access instructions (a)
- 2) Output of instructions with tainted inputs (b)

```
Resolved!
(addr < N) {
    access instruction
 a = load [addr];
    simple arithmetic
 b = a + 4;
 // cache/mem covert channel
 load [b];
```





Basic idea: taint all the secrets

- Speculatively accessed data (secrets by definition)
- And their dependents


STT *taints*:

- 1) Output of speculative access instructions (a)
- 2) Output of instructions with tainted inputs (b)

STT untaints when:

1) A speculative access instruction becomes nonspeculative (a)

```
Resolved!
(addr < N) {
 // access instruction
 a = load [addr];
    simple arithmetic
 b = a + 4;
 // cache/mem covert channel
 load [b];
```







Basic idea: taint all the secrets

- Speculatively accessed data (secrets by definition)
- And their dependents


STT taints:

- 1) Output of speculative access instructions (a)
- Output of instructions with tainted inputs (b)

STT **untaints** when:

- A speculative access instruction becomes nonspeculative (a)
- 2) An instruction has all its input untainted (b)

```
Resolved!
(addr < N) {
 // access instruction
 a = load [addr];
    simple arithmetic
 b = a + 4;
 // cache/mem covert channel
 load [b];
```







Microarchitect Identifies

Instructions forming explicit channels

E.g. load, data-dependent arithmetic

Instructions forming implicit channels


E.g. control-flow instructions, store-load pairs





Explicit channels:

Delay execution until operands untainted (e.g., load address)









Explicit channels:

Delay execution until operands untainted (e.g., load address)

Implicit channels:

Delay predictor update until branch predicate untainted







Explicit channels:

Delay execution until operands untainted (e.g., load address)

Implicit channels:

- Delay predictor update until branch predicate untainted
- Delay resolution until branch predicate untainted






Explicit channels:

Delay execution until operands untainted (e.g., load address)

Implicit channels:

- Delay predictor update until branch predicate untainted
- Delay resolution until branch predicate untainted






Hardware Implementation of STT




program order








program order







Observation: All instructions turn nonspeculative in-order

program order branch a = load [0x00]branch b = load [0x04]5) branch c = a + b7) load[c] **Delay execution!** speculative





Observation: All instructions turn nonspeculative in-order

program order → resolved! branch a = load [0x00]branch b = load [0x04]5) branch 6) c = a + b7) load[c] **Delay execution!** speculative



Observation: All instructions turn nonspeculative in-order





Observation: All instructions turn nonspeculative in-order

Each instruction tracks the "youngest access instruction" it depends on -- "Youngest Root of Taint" (YRoT)

program order


- 1) branch
- a = load [0x00]
- branch
- b = load [0x04]
- 5) branch
- 6) c = a + b
- 7) load [c]

Execute!

YRoT of 7 is 4







Security Evaluation


Security definition:

Arbitrary speculative execution can only leak retired register file state (not arbitrary program memory)

To prove it: STT enforces a non-interference property w.r.t speculatively accessed data

The link to the detailed formal analysis and security proof is in the paper

Performance Evaluation on SPEC2006








Conclusion

STT Blocks leakage of speculatively accessed data over any uarch covert channels with:

- 1) High performance
- 2) Provable security protection
- 3) No software change; No memory subsystem change





Conclusion

STT Blocks leakage of speculatively accessed data over any uarch covert channels with:

- 1) High performance
- 2) Provable security protection
- 3) No software change; No memory subsystem change

Questions?





Backup slides

Threat Model

A powerful attacker who:

- Monitors covert channels
 - Cache, SIMD units, or any shared hardware resources
- From everywhere
 - Within same thread
 - Adjacent SMT context
 - Cross core
- At cycle granularity

TODO: compare with NDA and SpecShield

TODO: STT threat model vs. STT+ threat model

Outline

Introduction

Introduction

Threat Model

Speculative Taint Tracking

Evaluation

Conclusion

Implementation of STT

A new classification of covert channels in HW

→ Specify instructions with explicit or implicit channels



Putting it together



Executes all instructions w/ untainted inputs

Executes non-transmit instructions w/ tainted inputs

Predicts explicit/implicit branches w/ tainted predicates





Putting it together



Executes all instructions w/ untainted inputs

Executes non-transmit instructions w/ tainted inputs

Predicts explicit/implicit branches w/ tainted predicates




Delay executing transmit instructions w/ tainted inputs

Delay resolution/predictor updates of explicit/implicit branches w/ tainted predicates







Putting it together



Executes all instructions w/ untainted inputs

TODO: spend a little bit more time on this slide?

Executes non-transmit instructions w/ tainted inputs

Predicts explicit/implicit branches w/ tainted predicates

TODO: what is transmit instruction?



Delay executing transmit instructions w/ tainted inputs

Delay resolution/predictor updates of explicit/implicit branches w/ tainted predicates

→ Block explicit channel

Block implicit channel

Microarchitecture Design of STT

 Each instruction has its "Youngest Root of Taint" (YRoT)

For each (transmit) instruction:

Input is secret

- ⇔ YRoT is still speculative
- ⇔ Visibility point is ahead of YRoT

program order

7)

d = load [c]

```
    branch
    a = load [0x00] // YRoT = -1
    branch_1
    b = load [0x04] // YRoT = -1
    branch
    c = a + b // YRoT = max(2, 4) = 4 > 1
```

// YRoT = 4 > 1

Microarchitecture Design of STT

 Each instruction has its "Youngest Root of Taint" (YRoT)

For each (transmit) instruction:

Input is secret

- ⇔ YRoT is still speculative
- ⇔ Visibility point is ahead of YRoT

program order

```
    branch_0
    a = load [0x00] // YRoT = -1
    branch_1
    b = load [0x04] // YRoT = -1
    branch_2
    c = a + b // YRoT = max(2, 4) = 4 > 3
    d = load [c] // YRoT = 4 > 3
```

Microarchitecture Design of STT

 Each instruction has its "Youngest Root of Taint" (YRoT)

For each (transmit) instruction:

Input is secret

- ⇔ YRoT is still speculative
- ⇔ Visibility point is ahead of YRoT

program order

- 1) branch_0
- 2) a = load [0x00] // YRoT = -1
- 3) branch_1
- 4) b = load [0x04] // YRoT = -1
- 5) branch 2
- 6) c = a + b // YRoT = max(2, 4) = 4 < 5
- 7) d = load [c] // YRoT = 4 < 5

VP

Efficient Implementation of Tainting/Untainting Logic

Observation: All instructions turn non-speculative in-order

Each instruction tracks the "youngest access instruction" it depends on -- "Youngest Root of Taint" (YRoT)

For each instruction:


Input is tainted

TODO: remove this

- ⇔ Input depends on some speculative access instruction
- ⇔ YRoT is still speculative
- ⇔ Visibility point is ahead of YRoT

program order 1) branch a = load [0x00]branch b = load [0x04]Visibility point (VP) 5) branch 6) c = a + bYRoT of 7 is 4 7) load[c]

Execute!



speculative

Arbitrary speculative execution can only leak retired register file state (not arbitrary program memory)




Arbitrary speculative execution can only leak retired register file state (not arbitrary program memory)



The Universal Read Gadget == many Spectre variants (1, 3, 4, ...), MDS attacks, Meltdown, etc.



STT enforces a non-interference property w.r.t speculatively accessed data:



STT enforces a non-interference property w.r.t speculatively accessed data:

