

PERSONAL  
INFORMATION [jiyuanz3@illinois.edu](mailto:jiyuanz3@illinois.edu)  
<https://jiyuan.is>

EDUCATION **University of Illinois Urbana-Champaign** Urbana, IL  
M.S. in Computer Science Aug 2022 – (May 2024)  
Advisor: [Prof. Tianyin Xu](#)  
GPA: 4.0/4.0  
**New Jersey Institute of Technology** Newark, NJ  
B.S. in Computer Science Jan 2020 – May 2022  
GPA: 4.0/4.0

REFEREED  
CONFERENCE  
PUBLICATIONS

1. [ASPLOS '24] **Jiyuan Zhang**, Siyuan Chai, Weiwei Jia, and Tianyin Xu. “Direct Memory Translation for Virtualized Cloud”. To appear in *Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)*, 2024.
2. [PACT '23] Weiwei Jia\*, **Jiyuan Zhang**\*, Jiachen Shan, Yiming Du, Xiaoning Ding and Tianyin Xu. “HugeGPT: Storing Guest Page Tables on Host Huge Pages to Accelerate Address Translation”. In *Proceedings of the 32nd International Conference on Parallel Architectures and Compilation Techniques (PACT)*, 2023.
3. [EuroSys '23] Weiwei Jia\*, **Jiyuan Zhang**\*, Jiachen Shan, and Xiaoning Ding. “Making Dynamic Page Coalescing Effective on Virtualized Clouds”. In *Proceedings of the 18th European Conference on Computer Systems (EuroSys)*, 2023. [\[Link\]](#)
4. [ICSE '23] Wenbo Wang, Tien N. Nguyen, Shaohua Wang, Yi Li, **Jiyuan Zhang**, and Aashish Yadavally. “DeepVD: Toward Class-Separation Features for Neural Network”. In *Proceedings of the 45th ACM/IEEE International Conference on Software Engineering (ICSE)*, 2023. [\[Link\]](#)
5. [SoCC '22] Weiwei Jia, **Jiyuan Zhang**, Jiachen Shan, Jing Li, and Xiaoning Ding. “Achieving Low Latency in Public Edges by Hiding Workloads Mutual Interference”. In *Proceedings of the 13th Symposium on Cloud Computing (SoCC)*, 2022. [\[Link\]](#)

\* Equal contribution authors

RESEARCH  
EXPERIENCE

**UIUC xLab, [Prof. Tianyin Xu](#)** Aug 2022 – Present

*Direct File Translation for Persistent Memory*

- Working on the design and implementation of a new filesystem that can drastically reduce the file indexing overhead for persistent memory devices.

*Inclusive OS for New Virtual Memory Architectures*

- Working on redesigning the Linux memory management subsystem to provide an inclusive and unified memory management interface for supporting various virtual memory translation schemes.
- Working on implementing and evaluating the new memory system with x86 Radix Page Table and Elastic Cuckoo Hash Page Table.

*Direct Memory Translation for Virtualized Cloud*

- Designed and implemented a novel address translation scheme that minimizes the worst-case memory translation overhead to 1, 2, and 3 for native, virtualized, and nested virtualized memory, with backward compatibility to x86 architecture.
- Evaluated the performance in native, virtualized, and nested virtualized environments with a hardware simulator.

	<i>Using Huge Pages to Accelerate Address Translation for Weak Locality Data</i> <ul style="list-style-type: none"> <li>Designed and implemented a software system solution to improve the Page Walk Cache efficiency, which strategically clusters page table pages in physical memory.</li> <li>Evaluated the effectiveness of such design in a virtualized environment.</li> </ul>	
	<b>NJIT Operating System Group, Prof. Xiaoning Ding</b>	Sep 2021 – Aug 2022
	<i>Making Dynamic Page Coalescing Effective on Virtualized Clouds</i> <ul style="list-style-type: none"> <li>Identified host-guest page size mismatch as a main cause of high TLB misses and low performance in virtualized systems.</li> <li>Designed and implemented a software-only solution to page size mismatch in virtualized systems.</li> </ul>	
	<i>Achieving Low Latency in Public Edges by Hiding Workloads Mutual Interference</i> <ul style="list-style-type: none"> <li>Designed and implemented a task scheduler that can identify critical paths in workloads and perform adaptive scheduling.</li> <li>Evaluated the performance of the task scheduler.</li> </ul>	
	<b>NJIT SPACE Lab, Prof. Shaohua Wang</b>	May 2021 – Sep 2021
	<i>Identifying Software Vulnerabilities with Graph-based Neural Networks</i> <ul style="list-style-type: none"> <li>Designed and implemented an automated toolchain to identify security patches from software repositories, and to extract source code class-separation features.</li> </ul>	
TEACHING AND MENTORING EXPERIENCE	<b>Research Mentoring</b> <ul style="list-style-type: none"> <li>Peizhe Liu (Undergraduate Student, UIUC) Oct 2023 – Present I am mentoring Liu on the project of Direct Memory Translation for Virtualized Cloud.</li> <li>Fan Chung (Undergraduate Student, UIUC) Jan 2023 – Present I am mentoring Chung on the project of Inclusive OS for New Virtual Memory Architectures.</li> <li>Yiming Du (Junior Student, University of Rhode Island) Aug 2022 – May 2023 I mentored Du on the project of Using Huge Pages to Accelerate Address Translation for Weak Locality Data.</li> </ul>	
	<b>Teaching Assistant</b> <ul style="list-style-type: none"> <li>UIUC CS 423: Operating Systems Design Aug 2023 – Dec 2023 Worked with Prof. Tianyin Xu</li> <li>NJIT CS 114: Introduction to Computer Science II Jan 2021 – May 2021 Worked with Prof. Calvin M. James</li> </ul>	
PROFESSIONAL EXPERIENCE	<b>University of Illinois Urbana-Champaign</b> Champaign, IL Graduate Research Assistant Aug 2022 – Aug 2023	
	<b>New Jersey Institute of Technology</b> Newark, NJ Undergraduate Research Assistant Jan 2022 – May 2022	
AWARDS AND HONORS	<b>NJIT President’s Medal for Academic Excellence, NJIT</b> 2022 <b>Summa Cum Laude, NJIT</b> 2022 <b>Dean’s List, NJIT</b> 2020 - 2022	
TALKS AND PRESENTATIONS	<b>HugeGPT: Storing Guest Page Tables on Host Huge Pages to Accelerate Address Translation</b> <ul style="list-style-type: none"> <li>Int’l. Conf. on Parallel Architectures and Compilation Techniques (Vienna, Austria), Oct 23, 2023</li> <li>National Center for Supercomputing Applications (Urbana, IL), Oct 17, 2023</li> </ul>	

OTHER  
PROJECTS

**Timing Simulator for Page Walk Latency Analysis**

- Developed a hardware page walker simulator to perform timing simulation for novel virtual memory designs.
- Implemented several state-of-the-art novel designs in the simulator to analyze and compare the performance of these designs.

**Page Table Debugging Framework for Linux Kernel**

- Developed a kernel module to read, modify, and relocate page table entries for the Linux kernel.
- Designed and implemented an interactive page table debugger based on the kernel module to perform page table experiments.

**Automated Configuration Tool for Linux Kernel Compilation**

- Developed an automated kernel compilation configurator to speed up the development process and reduce configuration errors.
- The tool can automatically modify and verify the kernel compilation configuration according to user instructions.

**High-performance Parser for Paradox Language**

- Developed a SIMD-accelerated high-performance parser for Paradox language.
- The parser has features such as error recovery, style-preserving code refactoring, code formatting, and code generation API. The parser is designed to improve the code editing experience for the language.

**Chinese Text Segmentation Library**

- Implemented a Chinese text segmentation library to extract words and keywords from raw texts. The library is based on the Viterbi algorithm.

GRANTS

Travel grants for EuroSys '23 and OSDI '23

SERVICES

Artifact Evaluation Committee: SOSP '23

REFERENCES

**Tianyin Xu**

University of Illinois Urbana-Champaign  
Assistant Professor, Department of Computer Science  
[tyxu@illinois.edu](mailto:tyxu@illinois.edu)

**Weiwei Jia**

University of Rhode Island  
Assistant Professor, Department of Electrical, Computer and Biomedical Engineering  
[weiwei.jia@uri.edu](mailto:weiwei.jia@uri.edu)

**Xiaoning Ding**

New Jersey Institute of Technology  
Associate Professor, Department of Computer Science  
[xiaoning.ding@njit.edu](mailto:xiaoning.ding@njit.edu)