

PERSONAL  
INFORMATION     [jiyuanz3@illinois.edu](mailto:jiyuanz3@illinois.edu)  
+1 (201) 349-1125  
<https://jiyuan.is>  
Citizen of China

EDUCATION     **University of Illinois Urbana-Champaign**     Champaign, IL  
M.S. in Computer Science     Aug 2022 – May 2024  
Advisor: [Prof. Tianyin Xu](#)  
GPA: 4.0/4.0  
**New Jersey Institute of Technology**     Newark, NJ  
B.S. in Computer Science     Jan 2020 – May 2022  
GPA: 4.0/4.0

- REFEREED  
CONFERENCE  
PUBLICATIONS
1. **[EuroSys '23]** Weiwei Jia\*, **Jiyuan Zhang\***, Jiachen Shan, and Xiaoning Ding. “[Making Dynamic Page Coalescing Effective on Virtualized Clouds](#)”. In *Proceedings of the 18th European Conference on Computer Systems (EuroSys)*, 2023.
  2. **[ICSE '23]** Wenbo Wang, Tien N. Nguyen, Shaohua Wang, Yi Li, **Jiyuan Zhang**, and Aashish Yadavally. “[DeepVD: Toward Class-Separation Features for Neural Network](#)”. In *Proceedings of the 45th ACM/IEEE International Conference on Software Engineering (ICSE)*, 2023.
  3. **[SoCC '22]** Weiwei Jia, **Jiyuan Zhang**, Jiachen Shan, Jing Li, and Xiaoning Ding. “[Achieving Low Latency in Public Edges by Hiding Workloads Mutual Interference](#)”. In *Proceedings of the 13th Symposium on Cloud Computing (SoCC)*, 2022.

\* Equal contribution authors

RESEARCH  
EXPERIENCE     **UIUC xLab**, [Prof. Tianyin Xu](#)     Aug 2022 – Present

*Direct File Translation for Persistent Memory*

- Working on the design and implementation of a new filesystem that can drastically reduce the file indexing overhead for persistent memory devices.

*Direct Memory Translation for Virtualized Cloud*

- Designed and implemented a novel address translation scheme that minimizes the worst-case memory translation overhead to 1, 2, and 3 for native, virtualized, and nested virtualized memory, with backward compatibility to x86 architecture.
- Evaluated the performance in native, virtualized, and nested virtualized environments with a hardware simulator.

*Inclusive OS for New Virtual Memory Architectures*

- Redesigned the memory management subsystem of Linux kernel to provide a inclusive and unified memory management interface for supporting different virtual memory translation schemes.
- Implemented and evaluated the new memory system with x86 Radix Page Table and Elastic Cuckoo Hash Page Table.

*Using Huge Pages to Accelerate Address Translation for Weak Locality Data*

- Designed and implemented a software system solution to improve the Page Walk Cache efficiency, which strategically clusters page table pages in physical memory.
- Evaluated the effectiveness of such design in a virtualized environment.

**NJIT Operating System Group**, [Prof. Xiaoning Ding](#)     Sep 2021 – Aug 2022  
*Making Dynamic Page Coalescing Effective on Virtualized Clouds*

	<ul style="list-style-type: none"> <li>Identified host-guest page size mismatch as a main cause of high TLB misses and low performance in virtualized systems.</li> <li>Designed and implemented a software-only solution to page size mismatch in virtualized systems.</li> </ul> <p><i>Achieving Low Latency in Public Edges by Hiding Workloads Mutual Interference</i></p> <ul style="list-style-type: none"> <li>Designed and implemented a task scheduler that can identify critical paths in workloads and perform adaptive scheduling.</li> <li>Evaluated the performance of the task scheduler.</li> </ul>	
	<b>NJIT SPACE Lab, Prof. Shaohua Wang</b> <i>Identifying Software Vulnerabilities with Graph-based Neural Networks</i> <ul style="list-style-type: none"> <li>Designed and implemented an automated toolchain to identify security patches from software repositories, and to extract source code class-separation features.</li> </ul>	May 2021 – Sep 2021
TEACHING AND MENTORING EXPERIENCE	<b>Research Mentoring</b> <ul style="list-style-type: none"> <li>Fan Chung (Undergraduate Student, UIUC) I am mentoring Chung on the project of Inclusive OS for New Virtual Memory Architectures.</li> <li>Yiming Du (Junior Student, University of Rhode Island) I mentored Du on the project of Using Huge Pages to Accelerate Address Translation for Weak Locality Data.</li> </ul>	Jan 2023 – Present Aug 2022 – May 2023
	<b>Teaching Assistant</b> <ul style="list-style-type: none"> <li>NJIT CS 114: Introduction to Computer Science II Worked with Prof. Calvin M. James</li> </ul>	Jan 2021 – May 2021
PROFESSIONAL EXPERIENCE	<b>University of Illinois Urbana-Champaign</b> Graduate Research Assistant Graduate Research Assistant Graduate Research Assistant	Champaign, IL May 2023 – Aug 2023 Jan 2023 – May 2023 Aug 2022 – Dec 2022
	<b>New Jersey Institute of Technology</b> Undergraduate Research Assistant	Newark, NJ Jan 2022 – May 2022
AWARDS AND HONORS	<b>NJIT Presidential Medal, NJIT</b> <b>Summa Cum Laude, NJIT</b> <b>Dean’s List, NJIT</b>	2022 2022 2020 - 2022

OTHER PROJECTS	<b>Timing Simulator for Page Walk Latency Analysis</b> <ul style="list-style-type: none"> <li>• Developed a hardware page walker simulator to perform timing simulation for novel virtual memory designs.</li> <li>• Implemented several state-of-the-art novel designs in the simulator to analyze and compare the performance of these designs.</li> </ul>
	<b>Page Table Debugging Framework for Linux Kernel</b> <ul style="list-style-type: none"> <li>• Developed a kernel module to read, modify, and relocate page table entries for the Linux kernel.</li> <li>• Designed and implemented an interactive page table debugger based on the kernel module to perform page table experiments.</li> </ul>
	<b>Automated Configuration Tool for Linux Kernel Compilation</b> <ul style="list-style-type: none"> <li>• Developed an automated kernel compilation configurator to speed up the development process and reduce configuration errors.</li> <li>• The tool can automatically modify and verify the kernel compilation configuration according to user instructions.</li> </ul>
	<b>High-performance Parser for Paradox Language</b> <ul style="list-style-type: none"> <li>• Developed a SIMD-accelerated high-performance parser for Paradox language.</li> <li>• The parser has features such as error recovery, style-preserving code refactoring, code formatting, and code generation API. The parser is designed to improve the code editing experience for the language.</li> </ul>
	<b>Chinese Text Segmentation Library</b> <ul style="list-style-type: none"> <li>• Implemented a Chinese text segmentation library to extract words and keywords from raw texts. The library is based on the Viterbi algorithm.</li> </ul>
GRANTS	Travel grants for EuroSys'23
SKILLS	<b>Programming Languages:</b> C, C++, C#, D, Java, Python, TypeScript
	<b>System-level Development:</b> KVM, Linux, OpenMP, QEMU, Windows
	<b>Hardware and Instrument Programming:</b> Assembly (x86 with SSE/AVX, ARM), CUDA, LabVIEW, Verilog
REFERENCES	<b>Tianyin Xu</b> University of Illinois Urbana-Champaign Assistant Professor, Department of Computer Science <a href="mailto:tyxu@illinois.edu">tyxu@illinois.edu</a>
	<b>Weiwei Jia</b> University of Rhode Island Assistant Professor, Department of Electrical, Computer and Biomedical Engineering <a href="mailto:weiwei.jia@uri.edu">weiwei.jia@uri.edu</a>
	<b>Xiaoning Ding</b> New Jersey Institute of Technology Associate Professor, Department of Computer Science <a href="mailto:xiaoning.ding@njit.edu">xiaoning.ding@njit.edu</a>