

PERSONAL INFORMATION	jiyuanz3@illinois.edu +1 (201) 349-1125 https://jiyuan.is Citizen of China	
EDUCATION	University of Illinois Urbana-Champaign M.S. in Computer Science Advisor: Prof. Tianyin Xu GPA: 4.0/4.0 New Jersey Institute of Technology B.S. in Computer Science GPA: 4.0/4.0	Champaign, IL Aug 2022 – May 2024 Newark, NJ Jan 2020 – May 2022
REFEREED CONFERENCE PUBLICATIONS	<ol style="list-style-type: none"> 1. [EuroSys '23] Weiwei Jia*, Jiyuan Zhang*, Jiachen Shan, and Xiaoning Ding. “Making Dynamic Page Coalescing Effective on Virtualized Clouds”. In <i>Proceedings of the 18th European Conference on Computer Systems (EuroSys)</i>, 2023. 2. [ICSE '23] Wenbo Wang, Tien N. Nguyen, Shaohua Wang, Yi Li, Jiyuan Zhang, and Aashish Yadavally. “DeepVD: Toward Class-Separation Features for Neural Network”. In <i>Proceedings of the 45th ACM/IEEE International Conference on Software Engineering (ICSE)</i>, 2023. 3. [SoCC '22] Weiwei Jia, Jiyuan Zhang, Jiachen Shan, Jing Li, and Xiaoning Ding. “Achieving Low Latency in Public Edges by Hiding Workloads Mutual Interference”. In <i>Proceedings of the 13th Symposium on Cloud Computing (SoCC)</i>, 2022. <p>* Equal contribution authors</p>	
PUBLICATIONS UNDER REVIEW	<ol style="list-style-type: none"> 1. Jiyuan Zhang, Siyuan Chai, Weiwei Jia, and Tianyin Xu. “Direct Memory Translation for Virtualized Cloud”. Under review at <i>ACM Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)</i>, 2024. 2. Jiyuan Zhang, Yiming Du, Weiwei Jia, Jiachen Shan, Xiaoning Ding, and Tianyin Xu. “HugeGPT: Using Huge Pages to Accelerate Address Translation for Weak Locality Data”. Under review at <i>32nd International Conference on Parallel Architectures and Compilation Techniques (PACT)</i>, 2023. 	
RESEARCH EXPERIENCE	UIUC xLab, Prof. Tianyin Xu <i>Direct File Translation for Persistent Memory</i> <ul style="list-style-type: none"> • Working on the design and implementation of a new filesystem that can drastically reduce the file indexing overhead for persistent memory devices. <i>Direct Memory Translation for Virtualized Cloud</i> <ul style="list-style-type: none"> • Designed and implemented a novel address translation scheme that minimizes the worst-case memory translation overhead to 1, 2, and 3 for native, virtualized, and nested virtualized memory, with backward compatibility to x86 architecture. • Evaluated the performance in native, virtualized, and nested virtualized environments with a hardware simulator. <i>Inclusive OS for New Virtual Memory Architectures</i> <ul style="list-style-type: none"> • Redesigned the memory management subsystem of Linux kernel to provide a inclusive and unified memory management interface for supporting different virtual memory translation schemes. 	Aug 2022 – Present

	<ul style="list-style-type: none"> Implemented and evaluated the new memory system with x86 Radix Page Table and Elastic Cuckoo Hash Page Table. 	
	<i>Using Huge Pages to Accelerate Address Translation for Weak Locality Data</i>	
	<ul style="list-style-type: none"> Designed and implemented a software system solution to improve the Page Walk Cache efficiency, which strategically clusters page table pages in physical memory. Evaluated the effectiveness of such design in a virtualized environment. 	
	NJIT Operating System Group, Prof. Xiaoning Ding	Sep 2021 – Aug 2022
	<i>Making Dynamic Page Coalescing Effective on Virtualized Clouds</i>	
	<ul style="list-style-type: none"> Identified host-guest page size mismatch as a main cause of high TLB misses and low performance in virtualized systems. Designed and implemented a software-only solution to page size mismatch in virtualized systems. 	
	<i>Achieving Low Latency in Public Edges by Hiding Workloads Mutual Interference</i>	
	<ul style="list-style-type: none"> Designed and implemented a task scheduler that can identify critical paths in workloads and perform adaptive scheduling. Evaluated the performance of the task scheduler. 	
	NJIT SPACE Lab, Prof. Shaohua Wang	May 2021 – Sep 2021
	<i>Identifying Software Vulnerabilities with Graph-based Neural Networks</i>	
	<ul style="list-style-type: none"> Designed and implemented an automated toolchain to identify security patches from software repositories, and to extract source code class-separation features. 	
TEACHING AND MENTORING EXPERIENCE	Research Mentoring <ul style="list-style-type: none"> Fan Chung (Undergraduate Student, UIUC) Jan 2023 – Present I am mentoring Chung on the project of Inclusive OS for New Virtual Memory Architectures. Yiming Du (Junior Student, University of Rhode Island) Aug 2022 – May 2023 I mentored Du on the project of Using Huge Pages to Accelerate Address Translation for Weak Locality Data. 	
	Teaching Assistant	
	<ul style="list-style-type: none"> NJIT CS 114: Introduction to Computer Science II Jan 2021 – May 2021 Worked with Prof. Calvin M. James 	
PROFESSIONAL EXPERIENCE	University of Illinois Urbana-Champaign Champaign, IL <ul style="list-style-type: none"> Graduate Research Assistant May 2023 – Aug 2023 Graduate Research Assistant Jan 2023 – May 2023 Graduate Research Assistant Aug 2022 – Dec 2022 	
	New Jersey Institute of Technology Newark, NJ <ul style="list-style-type: none"> Undergraduate Research Assistant Jan 2022 – May 2022 	
AWARDS AND HONORS	NJIT Presidential Medal, NJIT 2022 Summa Cum Laude, NJIT 2022 Dean's List, NJIT 2020 - 2022	

OTHER PROJECTS	Timing Simulator for Page Walk Latency Analysis <ul style="list-style-type: none"> • Developed a hardware page walker simulator to perform timing simulation for novel virtual memory designs. • Implemented several state-of-the-art novel designs in the simulator to analyze and compare the performance of these designs.
	Page Table Debugging Framework for Linux Kernel <ul style="list-style-type: none"> • Developed a kernel module to read, modify, and relocate page table entries for the Linux kernel. • Designed and implemented an interactive page table debugger based on the kernel module to perform page table experiments.
	Automated Configuration Tool for Linux Kernel Compilation <ul style="list-style-type: none"> • Developed an automated kernel compilation configurator to speed up the development process and reduce configuration errors. • The tool can automatically modify and verify the kernel compilation configuration according to user instructions.
	High-performance Parser for Paradox Language <ul style="list-style-type: none"> • Developed a SIMD-accelerated high-performance parser for Paradox language. • The parser has features such as error recovery, style-preserving code refactoring, code formatting, and code generation API. The parser is designed to improve the code editing experience for the language.
	Chinese Text Segmentation Library <ul style="list-style-type: none"> • Implemented a Chinese text segmentation library to extract words and keywords from raw texts. The library is based on the Viterbi algorithm.
GRANTS	Travel grants for EuroSys'23
SKILLS	Programming Languages: C, C++, C#, D, Java, Python, TypeScript
	System-level Development: KVM, Linux, OpenMP, QEMU, Windows
	Hardware and Instrument Programming: Assembly (x86 with SSE/AVX, ARM), CUDA, LabVIEW, Verilog
REFERENCES	Tianyin Xu University of Illinois Urbana-Champaign Assistant Professor, Department of Computer Science tyxu@illinois.edu
	Weiwei Jia University of Rhode Island Assistant Professor, Department of Electrical, Computer and Biomedical Engineering weiwei.jia@uri.edu
	Xiaoning Ding New Jersey Institute of Technology Associate Professor, Department of Computer Science xiaoning.ding@njit.edu