
# Lecture 4: CMOS Inverter Physical Characteristics



### **Outline**

# CMOS Inverter Equivalent Resistance and Capacitance

- Resistance vs. V<sub>DD</sub>
- Capacitance of Logic Circuit


#### CMOS Inverter Propagation Delay

- Delay vs. Resistance & Capacitance
- Miller Theorem and C<sub>GD</sub>


#### CMOS Inverter Power Consumption


- Static & Dynamic power
- Switching Power Consumption
- Short-circuit Power Consumption


# The CMOS Inverter



# **CMOS Inverter Operational Principle**








- ☐ The equivalent circuit of CMOS inverter is a first-order RC network.
- □ Need to know R and C first.


#### Review: I-V Characteristic of MOSFET



$$I_{DS} = \mu_n C_{ox} \cdot \frac{W}{L} \cdot (V_{GT} \cdot V_{\min} - \frac{V_{\min}^2}{2}) \cdot (1 + \lambda V_{DS})$$

take derivation of  $V_{DS}$ 

$$1/R_{on} = \mu_n C_{ox} \cdot rac{W}{L} \cdot \left( V_{GT} \cdot V_{\min} - rac{V_{\min}^2}{2} 
ight) \lambda$$





$$V_{\min} = \min (V_{DS}, V_{GT}, V_{DSAT})$$
Lin Sat V-Sat

# **Equivalent Resistance of Inverter**

$$I_{DS} = \mu_n C_{ox} \cdot \frac{W}{L} \cdot (V_{GT} \cdot V_{\min} - \frac{V_{\min}^2}{2}) \cdot (1 + \lambda V_{DS})$$

$$V_{\rm in} = V_{\rm DD}, \ V_{\rm out} = V_{\rm DD} \rightarrow V_{\rm DD}/2$$





lacktriangle NMOS in Vel. Sat.  $V_{\min} = V_{DSAT}$ 

$$I_{DSAT} = \mu_n C_{ox} \cdot rac{W}{L} \cdot \left( V_{GT} \cdot V_{DSAT} - rac{V_{DSAT}^2}{2} 
ight)$$

$$I_{DS}(V_{DS}) = I_{DSAT} \cdot (1 + \lambda V_{DS})$$




□ Calculating equivalent resistance

$$V_{\rm DD}$$

$$R(V_{DS}) = \frac{V_{DS}}{I_{DSAT} \cdot (1 + \lambda V_{DS})}$$

# **Computing NMOS Equivalent Resistance**

$$R(V_{DS}) = \frac{V_{DS}}{I_{DSAT} \cdot (1 + \lambda V_{DS})}$$



#### ■ Method 1: Integration

$$R_{on} = \frac{1}{-V_{DD}/2} \int_{V_{DD}}^{V_{DD}/2} \frac{V}{I_{DSAT} \cdot (1 + \lambda V)} dV \approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} (1 - \frac{7}{9} \lambda V_{DD})$$


# **□** Method 2: Averaging

$$R_{on} = \frac{1}{2} \left( \frac{V_{DD}}{I_{DSAT} \cdot (1 + \lambda V_{DD})} + \frac{V_{DD}/2}{I_{DSAT} \cdot (1 + \lambda V_{DD}/2)} \right) \approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} (1 - \frac{5}{6} \lambda V_{DD})$$

$$V_{DD}$$

# $R_{\rm on}$ vs. $V_{\rm DD}$ – Simulation Results

- R<sub>on</sub> increases linearly (yet with smooth slope) as  $V_{\rm DD}$  reduces from large value.
- $\square$  Tend to scale with  $1/V_{DD}$  and increase dramatically as  $V_{DD}$  approaches  $V_{T}$




$$R_{on} = \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} (1 - \frac{7}{9} \lambda V_{DD})$$

$$I_{DSAT} = \mu_n C_{ox} \cdot rac{W}{L} \cdot \left( (V_{GS} - V_T) \cdot V_{DSAT} - rac{V_{DSAT}^2}{2} 
ight) \ (V_{GS} = V_G ^- V_{DD})$$

$$\square$$
  $V_{
m DD}$  is large  $V_{
m DSAT}, V_{
m G} << V_{
m DD}$   $I_{
m DSAT} \propto V_{
m DD}$ 


$$lacksquare$$
  $V_{ extsf{DD}}$  is small  $V_{ extsf{DSAT}}, V_{ extsf{G}} \sim V_{ extsf{DD}}$   $I_{ extsf{DSAT}} \propto V_{ extsf{DD}}^2$ 

# **Capacitance of the MOSFET**




- $\square$  Gate Capacitance  $C_{GC}$  parallel capacitance.
- □ Parasitic Capacitance  $C_{SB}$  and  $C_{DB}$  p-n junction diffusion capacitance.
- ☐ The capacitance counts only when the voltage across it changes during the PUN and/or PDN process.

# **Gate Capacitance**




Operation Region	C <sub>GCB</sub>	C <sub>GCS</sub>	<b>C</b> <sub>GCD</sub>	<b>C</b> <sub>GC</sub>
Cut-Off	$C_{\text{ox}}WL_{\text{eff}}$	0	0	Cox WLeff
Linear	0	$C_{\rm ox}WL_{\rm eff}/2$	Cox WLeff/2	Cox WLeff
Saturation	0	$(2/3)C_{\rm ox}WL_{\rm eff}$	0	$(2/3)C_{\rm ox}WL_{\rm eff}$

# **Diffusion Capacitance**



$$C_{diff} = C_{bottom} + C_{sw}$$
  
 $= C_j \cdot AREA + C_{jsw} \cdot PERIMETER$   
 $= C_j \cdot L_sW + C_{jsw} \cdot (2L_S + W)$ 

# **Capacitance in Logic Circuits**



to GND (NMOS) or  $V_{DD}$  (PMOS).