


Lecture 5: Static CMOS Logic Circuit

Outline

- **Construction of Static CMOS Logic Gate**
- **Static CMOS Logic Circuit Delay and Power Analysis**
- **Static CMOS Logic Circuit Advanced Delay Analysis**
 - Intermediate Capacitance
 - Delay Optimization

Overview

symbol



Inverter


- ✓ DC Characterizations – VTC
- ✓ Propagation Delay
- ✓ Power Consumption
- ✓ Design Optimization

combination




Logic Gate

schematic




Combinational vs. Sequential



Combinational

$$\text{Output} = f(\text{In})$$





Sequential

$$\text{Output} = f(\text{In}, \text{State})$$


NMOS Transistors in Series/Parallel

- Transistor \leftrightarrow switch controlled by its gate signal
- NMOS switch opens when switch control input is **HIGH**




PMOS Transistors in Series/Parallel

- Transistor \leftrightarrow switch controlled by its gate signal
- PMOS switch opens when switch control input is **LOW**




$Y = X$ when \bar{A} AND \bar{B}



$Y = X$ when \bar{A} OR \bar{B}


Static CMOS NAND Logic Gates



$Y = 0$ when $A \cdot B$



$$Y = \overline{A \cdot B}$$



$Y = 1$ when $\bar{A} + \bar{B}$




$$Y = \bar{A} + \bar{B}$$



Apply DeMorgan's Theorems


$$Y = \overline{A \cdot B}$$



$$Y = \overline{A \cdot B}$$

2-input NAND


Static CMOS NOR Logic Gates



$Y = 0$ when $A + B$



$$Y = \overline{A + B}$$



$Y = 1$ when $\bar{A} \cdot \bar{B}$




$$Y = \bar{A} \cdot \bar{B}$$



Apply DeMorgan's Theorems


$$Y = \overline{A + B}$$



2-input NOR

Example: NAND & NOR Logic Gates

2-input NAND




$$Y = \overline{A \cdot B}$$

$$Y = \overline{A_1 \cdot A_2 \cdots A_n}$$

n-input NAND

2-input NOR



$$Y = \overline{A + B}$$


$$Y = \overline{A_1 + A_2 \cdots A_n}$$

n-input NOR


- ❑ *n*-input NAND can be constructed by the combination of #n PMOS in parallel to V_{DD} and #n NMOS in series to GND.
- ❑ *n*-input NOR can be constructed by the combination of #n NMOS in parallel to GND and #n PMOS in series to V_{DD} .

Other Static CMOS Logic Gates

- All combinational logic circuits can be implemented by the combinations of static CMOS **NAND** and/or **NOR** gates!



Combination of **NAND**



Combination of **NOR**

Example: Constructing a Complex Gate

$$Y = \overline{D + A(B + C)}$$


$$Y = \overline{D} (\overline{A} + \overline{B}\overline{C})$$

PMOSs:

Apply DeMorgan's Theorems

$$Y = \overline{D + A(B + C)}$$

NMOSs:



Example: Constructing XOR Gate

KEY: Apply Standard **SOP**(Sum Of Product)

Process for **Y**


Static 2-input XOR Gate

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

$$Y = \bar{A} \cdot B + A \cdot \bar{B}$$



$$\bar{Y} = \overline{\bar{A} \cdot B + A \cdot \bar{B}}$$



Example: Constructing XOR Gate

KEY: Apply Standard **SOP**(Sum Of Product)

Process for \bar{Y}

Static 2-input XOR Gate


A	B	Y	\bar{Y}
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

$$\bar{Y} = A \cdot B + \bar{A} \cdot \bar{B}$$







$$Y = \overline{A \cdot B + \bar{A} \cdot \bar{B}}$$


$$Y = A \cdot B + \bar{A} \cdot \bar{B}$$



Weak and Strong PUN & PDN



Summary



- The pull-up network (PUN) is made of PMOS transistors ONLY while the pull-down network (PDN) is made of NMOS transistors ONLY.
- Logic inputs connect to the Gate terminal of MOSFETs.
- The output of Static CMOS logic gate is connected to V_{DD} or GND via a *low-resistive path* at every point in time (except during the switching transients).
- The outputs of the static CMOS logic gates at all times are the value of the Boolean function, implemented by the circuit at steady state.