- Avila, Jesus
- Gerez Jimenez, Juan Jose Armando

Secuencial 16 x 16

```
- Config.json
{
  "DESIGN_NAME": "sequential_multiplier_16x16",
  "VERILOG_FILES": "dir::src/*.v",
  "CLOCK PORT": "clk",
  "CLOCK_PERIOD": 10.0,
  "DESIGN_IS_CORE": true
}
Área
Printing statistics.
=== sequential_multiplier_16x16 ===
 Number of wires:
                          253
 Number of wire bits:
                          314
 Number of public wires:
                            14
 Number of public wire bits:
                            75
                             0
 Number of memories:
 Number of memory bits:
                              0
 Number of processes:
                             0
 Number of cells:
                         280
  sky130_fd_sc_hd_a211o_2
                                 1
  sky130 fd sc hd a21bo 2
                                 1
                                 1
  sky130_fd_sc_hd_a21boi_2
   sky130_fd_sc_hd__a21o_2
                                2
   sky130_fd_sc_hd__a21oi_2
                                12
  sky130_fd_sc_hd_a221o_2
                                 2
                                7
   sky130_fd_sc_hd__a22o_2
  sky130 fd sc hd a2bb2o 2
                                 1
   sky130_fd_sc_hd__a31o_2
                                5
   sky130_fd_sc_hd__a32o_2
                                1
  sky130_fd_sc_hd_a41o_2
                                1
                                20
   sky130_fd_sc_hd__and2_2
                                 1
  sky130_fd_sc_hd_and2b_2
  sky130_fd_sc_hd__and3_2
                                5
                                 1
   sky130 fd sc hd and4b 2
   sky130_fd_sc_hd__buf_1
                               36
  sky130 fd sc hd dfxtp 2
                               40
   sky130_fd_sc_hd_inv_2
                               7
                                47
   sky130_fd_sc_hd__mux2_2
   sky130_fd_sc_hd__nand2_2
                                17
   sky130_fd_sc_hd__nor2_2
                               19
```

sky130_fd_sc_hd__nor3_2

1

```
sky130_fd_sc_hd__o211a_2
                            2
sky130_fd_sc_hd__o211ai_2
                            1
sky130_fd_sc_hd_ o21a_2
                            6
sky130_fd_sc_hd__o21ai_2
                            6
sky130_fd_sc_hd_o221a_2
                            4
sky130 fd sc hd o22a 2
sky130_fd_sc_hd_o2bb2a_2
sky130_fd_sc_hd_or2 2
                          16
sky130 fd sc hd or2b 2
                           1
sky130_fd_sc_hd_or3_2
                           1
sky130_fd_sc_hd__or3b_2
                           1
sky130 fd sc hd or4bb 2
                            1
sky130_fd_sc_hd_xnor2_2
                            4
sky130_fd_sc_hd__xor2_2
                           6
```

Chip area for module '\sequential_multiplier_16x16': 2822.707200

El área del circuito expresada en µm² es de 2822.707µm²

- Velocidad

("CLOCK_PERIOD": 10.0) * 16 ciclos = **160ns**

- Potencia

Group Internal Switching Leakage Total Power (Watts) Power Power Power 2.63e-04 2.29e-04 3.38e-10 4.91e-04 45.8% Sequential Combinational 3.89e-04 1.94e-04 7.29e-10 5.83e-04 54.2% 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.0% Macro 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.0% Pad Total 6.52e-04 4.23e-04 1.07e-09 1.07e-03 100.0% 60.7% 39.3% 0.0%

Secuencial 32 x 32

- Config.json

```
{
  "DESIGN_NAME": "sequential_multiplier_32x32",
  "VERILOG_FILES": "dir::src/*.v",
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 10.0,
```

```
"DESIGN_IS_CORE": true
}
– Área
Printing statistics.
=== sequential multiplier 32x32 ===
                          444
 Number of wires:
 Number of wire bits:
                          569
 Number of public wires:
 Number of public wire bits:
 Number of memories:
 Number of memory bits:
 Number of processes:
                         503
 Number of cells:
  sky130_fd_sc_hd__a21110 2
  sky130_fd_sc_hd__a211o_2
  sky130 fd sc hd a21bo 2
   sky130_fd_sc_hd_a21boi 2
   sky130_fd_sc_hd__a21o_2
   sky130 fd sc hd a21oi 2
   sky130_fd_sc_hd_a221o_2
   sky130_fd_sc_hd__a2bb2o_2
   sky130_fd_sc_hd_a311o_2
   sky130 fd sc hd a31o 2
   sky130_fd_sc_hd__a31oi_2
```

sky130_fd_sc_hd__and2_2

sky130_fd_sc_hd__and2b_2

sky130_fd_sc_hd_and3_2

sky130_fd_sc_hd__and3b_2

sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__dfxtp_2

sky130_fd_sc_hd_inv_2 sky130_fd_sc_hd__mux2_2

sky130 fd sc hd nand2 2

sky130_fd_sc_hd_nand3_2

sky130_fd_sc_hd__nor2_2

sky130_fd_sc_hd_nor3_2

sky130_fd_sc_hd__o211a_2

sky130_fd_sc_hd_o21a_2 sky130_fd_sc_hd__o21ai_2

sky130_fd_sc_hd__o21ba_2

sky130_fd_sc_hd__o221a_2 sky130 fd sc hd o22a 2

sky130_fd_sc_hd__o311a_2

sky130_fd_sc_hd__o31a_2 sky130 fd sc hd or2 2

sky130_fd_sc_hd_or2b_2 sky130_fd_sc_hd__or3_2

and4 2

sky130_fd_sc_hd_

15

140

0 0

0

1

2 4

5

22

28

35

1

1 5

1

22

4

43

73 5

29

47

1

28

2 9

37

13

1 15

1

1 3

27 6

1

1 3

1

```
sky130_fd_sc_hd_or3b_2 2
sky130_fd_sc_hd_or4_2 1
sky130_fd_sc_hd_xnor2_2 15
sky130_fd_sc_hd_xor2_2 7
```

Chip area for module '\sequential_multiplier_32x32': 5213.750400

El área del circuito expresada en µm² es de 5213.7504 µm²

- Velocidad

("CLOCK_PERIOD": 10.0) * 32 ciclos = **320ns**

- Potencia

Combinational 8.51e-04 4.82e-04 1.30e-09 1.33e-03 58.2% Macro 0.00e+00 0.00

Total 1.35e-03 9.40e-04 1.92e-09 2.29e-03 100.0% 59.0% 41.0% 0.0%

Combinacional 16 x 16

- Config.json

```
{
    "DESIGN_NAME": "combinational_multiplier_16x16",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 20.0,
    "DESIGN_IS_CORE": true
}
```

Nota: Subimos el periodo del reloj ya que con 10.0ns el flujo fallaba

– Área

Printing statistics.

```
=== combinational_multiplier_16x16 ===
```

Number of wires: Number of wire bits: Number of public wire	1370 1431 es: 3	
Number of public wire		
Number of memories		
Number of memory b		0
Number of processes		_
Number of cells:	1399	'
sky130_fd_sc_hd_		31
. – – –	a2110_2 a2110i 2	21
. – – –	a21101_2 a21bo 2	47
, <u> </u>	a21bo_2 a21boi_2	7
. – – –	a210 2	, 104
. – – –	a21o_2	47
	a221o 2	1
	a22o_2	68
. – – –	a22oi_2	33
. – – –	a2bb2o 2	4
·	a311o_2	1
. – – –	a31o 2	15
·	a31oi 2	5
·	a32o 2	3
·	a32oi 2	3
·	and2 2	50
	and2b_2	38
. – – –	and3 2	54
·	and3b_2	3
. – – –	and4_2	46
	and4b 2	5
sky130_fd_sc_hd_	-	8
sky130_fd_sc_hd	_	94
	inv_2	13
sky130_fd_sc_hd_	nand2_2	94
. – – –	nand2b 2	2
sky130_fd_sc_hd	nand3_2	92
sky130 fd sc hd	nand4 2	50
sky130_fd_sc_hd	nor2_2	68
sky130_fd_sc_hd_	nor3_2	9
·	nor3b_2	5
sky130 fd sc hd	nor4 2	3
sky130 fd sc hd	nor4b 2	1
sky130_fd_sc_hd_	o2111a_2	2
sky130_fd_sc_hd_	o211a_2	27
sky130_fd_sc_hd_	o211ai_2	24
sky130_fd_sc_hd	o21a_2	17
sky130_fd_sc_hd_	o21ai_2	18
sky130_fd_sc_hd	o21ba_2	20
sky130_fd_sc_hd	o21bai_2	4
sky130_fd_sc_hd	o22a_2	3
sky130_fd_sc_hd	o22ai_2	2
sky130_fd_sc_hd	o2bb2a_2	10

```
sky130_fd_sc_hd__o31a_2
                            3
sky130_fd_sc_hd__o31ai_2
sky130 fd_sc_hd_o32ai_2
                            1
sky130_fd_sc_hd__or2_2
                           33
sky130_fd_sc_hd_or2b_2
                           21
sky130_fd_sc_hd__or3_2
                           16
sky130_fd_sc_hd_or3b_2
                           5
sky130_fd_sc_hd__or4_2
                           3
sky130 fd sc hd or4b 2
                           1
sky130_fd_sc_hd_or4bb_2
                            2
sky130_fd_sc_hd__xnor2_2
                           112
sky130_fd_sc_hd_xor2_2
                           49
```

Chip area for module '\combinational_multiplier_16x16': 13435.385600

El área del circuito expresada en µm² es de 13435.3856 µm²

- Velocidad

______ report checks -unconstrained ______ Startpoint: mcand[10] (input port clocked by clk) Endpoint: product[30] (output port clocked by clk) Path Group: clk Path Type: max Fanout Cap Slew Delay Time Description 0.00 20.00 20.00 clock clk (rise edge) 0.00 20.00 clock network delay (ideal) -0.25 19.75 clock uncertainty 0.00 19.75 clock reconvergence pessimism -4.00 15.75 output external delay 15.75 data required time _____ 15.75 data required time -10.75 data arrival time 5.00 slack (MET)

- Potencia

Total	5.11e-04 5.78e-04 5.14e-09 1.09e-03 100.0% 46.9% 53.1% 0.0%
Sequential Combinational Macro Pad	0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.0% 5.11e-04 5.78e-04 5.14e-09 1.09e-03 100.0% 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.0% 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.0%
Group	Internal Switching Leakage Total Power Power Power (Watts)

Combinacional 32 x 32

- Config.json

```
{
    "DESIGN_NAME": "combinational_multiplier_32x32",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 20.0,
    "DESIGN_IS_CORE": true
}
```

Nota: Subimos el periodo del reloj ya que con 10.0ns el flujo fallaba

– Área

Printing statistics.

```
=== combinational_multiplier_32x32 ===
```

Number of wires: 5703 5828 Number of wire bits: Number of public wires: 3 Number of public wire bits: 128 Number of memories: 0 Number of memory bits: 0 Number of processes: 0 Number of cells: 5764 sky130_fd_sc_hd__a2111o_2 1 sky130_fd_sc_hd_ a2111oi_2 1 sky130_fd_sc_hd_a211o_2 167 sky130_fd_sc_hd__a211oi_2 170 sky130_fd_sc_hd_a21bo_2 167 sky130_fd_sc_hd__a21boi_2 18 sky130_fd_sc_hd__a21o_2 358 sky130_fd_sc_hd_ a21oi_2 187 sky130_fd_sc_hd__a221oi_2 1 sky130_fd_sc_hd__a22o_2 357 sky130 fd sc hd a22oi 2 96

```
sky130_fd_sc_hd__a2bb2o_2
                             11
sky130_fd_sc_hd__
                              6
                 a2bb2oi 2
                            54
sky130_fd_sc_hd_
                 a31o_2
                             9
sky130_fd_sc_hd__a31oi_2
                            65
sky130_fd_sc_hd_
                 a32o_2
                 a32oi 2
                             1
sky130 fd sc hd
sky130_fd_sc_hd__a41o_2
                            11
sky130_fd_sc_hd_
                 and2_2
                            165
sky130_fd_sc_hd_
                 and2b 2
                            109
                            243
sky130_fd_sc_hd_
                 and3_2
sky130_fd_sc_hd_
                 and3b 2
                             15
sky130_fd_sc_hd_
                 and4 2
                            165
sky130_fd_sc_hd__
                 and4b_2
                             13
sky130_fd_sc_hd_
                 and4bb_2
                             45
                          433
sky130_fd_sc_hd
                 buf_1
                           70
sky130 fd sc hd
                 inv 2
sky130_fd_sc_hd__mux2_2
                             1
sky130_fd_sc_hd_nand2_2
                            366
                            334
sky130_fd_sc_hd__nand3_2
sky130_fd_sc_hd_
                 nand3b_2
                              3
                            259
sky130 fd sc hd nand4 2
sky130_fd_sc_hd_nand4b_2
                              1
sky130_fd_sc_hd__nor2_2
                           194
sky130_fd_sc_hd__nor3_2
                            71
sky130_fd_sc_hd_nor3b_2
                             4
sky130_fd_sc_hd__nor4_2
                            22
                             1
sky130 fd sc hd
                 o2111ai 2
                o211a_2
                            179
sky130_fd_sc_hd_
sky130_fd_sc_hd__o211ai_2
                            154
                            63
sky130_fd_sc_hd__o21a_2
sky130_fd_sc_hd__o21ai_2
                            76
                             29
sky130_fd_sc_hd_
                 o21ba_2
sky130_fd_sc_hd_
                 o21bai 2
                             16
sky130_fd_sc_hd_
                 o22a 2
                            11
sky130_fd_sc_hd_
                 o22ai_2
                            18
sky130 fd sc hd
                 o2bb2a 2
                             42
                             1
sky130_fd_sc_hd__o311a_2
                             3
sky130_fd_sc_hd__o311ai_2
                             5
sky130 fd sc hd
                 o31a 2
                             2
sky130_fd_sc_hd__o32a_2
                             2
sky130_fd_sc_hd__o32ai_2
sky130 fd sc hd
                or2 2
                           168
sky130_fd_sc_hd_or2b_2
                            97
                           69
sky130_fd_sc_hd_
                or3 2
                            11
sky130_fd_sc_hd_or3b_2
sky130_fd_sc_hd__or4_2
                           23
                            2
sky130_fd_sc_hd_
                 or4b_2
                            15
sky130_fd_sc_hd
                or4bb 2
                            352
sky130 fd sc hd
                 xnor2 2
                           232
sky130_fd_sc_hd__xor2_2
```

	-	-	-		-		-
	1	e/	\sim	-	ī٨	2	\sim
_	v	4-7	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			а	

report_checks -unconstrained
======================================
Startpoint: mplier[25] (input port clocked by clk)
Endpoint: product[63] (output port clocked by clk)

Path Group: clk Path Type: max

Fanout Cap Slew Delay Time Description

0.00 20.00 20.00 clock clk (rise edge) 0.00 20.00 clock network delay (ideal)

-0.25 19.75 clock uncertainty

0.00 19.75 clock reconvergence pessimism

-4.00 15.75 output external delay 15.75 data required time

.....

15.75 data required time -13.40 data arrival time

2.35 slack (MET)

- Potencia

Group	Internal Switching Leakage Total Power Power Power (Watts)
Sequential Combinational Macro Pad	0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.0% 3.43e-03 4.11e-03 2.10e-08 7.54e-03 100.0% 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.0% 0.00e+00 0.00e+00 0.00e+00 0.0%
Pad	0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.0%

Total 3.43e-03 4.11e-03 2.10e-08 7.54e-03 100.0% 45.6% 54.4% 0.0%