

# Running Parallel Bytecode Interpreters on Heterogeneous Hardware

<u>Juan Fumero</u>, Athanasios Stratikopoulos, Christos Kotselidis MoreVMs 2020 <juanfumero@acm.org> University of Manchester

#### Outline



- Motivation
- Parallel Bytecode Interpreter
  - Initial implementation
  - Parallel Implementation
  - Multiple-heap configuration
- Initial Results
- Takeaways

# Heterogeneous Hardware is Everywhere





#### **Motivation**

RQ: Heterogeneous systems are everywhere.

- a) Can we run an Interpreter on multiple Heterogeneous Devices?
- b) Can we increase performance?
  - Accelerate components of the actual VMs
    - Garbage Collection (GC)

[US Pattent 2010 0082930 A1] <u>GPU Assisted Garbage Collection</u> (AMD) [ISMM'12] Offloading Garbage Collection on GPUs [CASES'16] Generational GCs on Integrated GPUs (FastCollect)



#### **Motivation**

RQ: Heterogeneous systems are everywhere.

- a) Can we run an Interpreter on multiple Heterogeneous Devices?
- b) Can we increase performance?
  - Accelerate components of the actual VMs
    - o GC?
    - Bytecode interpreters



In this work, we focus on the bytecode interpreter

[OOPSLA'19] CUDA Single Thread Interpreters



Subset of Java bytecodes → Toy example, but simple and powerful enough to start computing some workloads



Example BC Interpreter by Professor Terence Parr

Simple stack-based machine

We extend it with more bytecodes and port to OpenCL

https://www.youtube.com/watch?v=OjaAToVkoTw



- Arithmetic Operations: IDIV, IADD, IMUL, ISUB
- Bitwise: RSHIFT, LSHIFT
- Comparisons: ILT, IEQ
- Memory: STORE, LOAD, GSTORE\_INDEXED, GLOAD\_INDEXED,
- Control Flow: BR, BRT, BRF, HALT, RET, CALL
- Interpreter Control: POP, DUP, ICONST1, ICONST <n>
- Auxiliar: PRINT




```
MANCHESTER
1824
The University of Manchester
```

```
// Expressing vector multiplication
ICONST, 0,
DUP,
ICONST, SIZE,
IEQ,
BRT, 23,
DUP,
DUP,
GLOAD_INDEXED, SIZE,
LOAD, 1,
GLOAD_INDEXED, SIZE * 2,
IMUL,
GSTORE_INDEXED, BASE,
ICONST1,
IADD,
BR, 2,
POP,
HALT
```




```
// Expressing vector multiplication
ICONST, 0,
DUP,
ICONST, SIZE,
IEQ,
BRT, 23,
DUP,
DUP,
GLOAD_INDEXED, SIZE,
LOAD, 1,
GLOAD_INDEXED, SIZE * 2,
IMUL,
GSTORE_INDEXED, BASE,
ICONST1,
IADD,
BR, 2,
POP,
HALT
```





```
// Expressing vector multiplication
ICONST, 0,
DUP,
ICONST, SIZE,
IEQ,
BRT, 23,
DUP,
DUP,
GLOAD_INDEXED, SIZE,
LOAD, 1,
GLOAD_INDEXED, SIZE * 2,
IMUL,
GSTORE_INDEXED, BASE,
ICONST1,
IADD,
BR, 2,
POP,
HALT
```








```
// Expressing vector multiplication
ICONST, 0,
DUP,
ICONST, SIZE,
IEQ,
BRT, 23,
DUP,
DUP,
GLOAD_INDEXED, SIZE,
LOAD, 1,
GLOAD_INDEXED, SIZE * 2,
IMUL,
GSTORE_INDEXED, BASE,
ICONST1,
IADD,
BR, 2,
POP,
HALT
```







```
// Expressing vector multiplication
ICONST, 0,
DUP,
ICONST, SIZE,
IEQ,
BRT, 23,
DUP,
DUP,
GLOAD_INDEXED, SIZE,
LOAD, 1,
GLOAD_INDEXED, SIZE * 2,
IMUL,
GSTORE_INDEXED, BASE,
ICONST1,
IADD,
BR, 2,
POP,
HALT
```




0 0

SIZE == 0? GOTO 23: next




```
// Expressing vector multiplication
ICONST, 0,
DUP,
ICONST, SIZE,
IEQ,
BRT, 23,
DUP,
DUP,
GLOAD_INDEXED, SIZE,
LOAD, 1,
GLOAD_INDEXED, SIZE * 2,
IMUL,
GSTORE_INDEXED, BASE,
ICONST1,
IADD,
BR, 2,
POP,
HALT
```






```
// Expressing vector multiplication
ICONST, 0,
DUP,
ICONST, SIZE,
IEQ,
BRT, 23,
DUP,
DUP,
GLOAD_INDEXED, SIZE,
LOAD, 1,
GLOAD_INDEXED, SIZE * 2,
IMUL,
GSTORE_INDEXED, BASE,
ICONST1,
IADD,
BR, 2,
POP,
HALT
```








```
// Expressing vector multiplication
ICONST, 0,
DUP,
ICONST, SIZE,
IEQ,
BRT, 23,
DUP,
DUP.
GLOAD_INDEXED, SIZE,
LOAD, 1,
GLOAD_INDEXED, SIZE * 2,
IMUL,
GSTORE_INDEXED, BASE,
ICONST1,
IADD,
BR, 2,
POP,
HALT
```






```
// Expressing vector multiplication
ICONST, 0,
DUP,
ICONST, SIZE,
IEQ,
BRT, 23,
DUP,
DUP,
GLOAD INDEXED ST7E
LOAD, 1,
GLOAD_INDEXED, SIZE * 2,
IMUL,
GSTORE_INDEXED, BASE,
ICONST1,
IADD,
BR, 2,
POP,
HALT
```









```
// Expressing vector multiplication
ICONST, 0,
DUP,
ICONST, SIZE,
IEQ,
BRT, 23,
DUP,
DUP,
GLOAD INDEXED, SIZE,
LOAD, 1.
GLOAD_INDEXED, SIZE * 2,
IMUL,
GSTORE_INDEXED, BASE,
ICONST1,
IADD,
BR, 2,
POP,
HALT
```






```
// Expressing vector multiplication
ICONST, 0,
DUP,
ICONST, SIZE,
IEQ,
BRT, 23,
DUP,
DUP,
GLOAD_INDEXED, SIZE,
LOAD, 1,
GLOAD INDEXED, SIZE * 2,
IMUL,
GSTORE_INDEXED, BASE,
ICONST1,
IADD,
BR, 2,
POP,
HALT
```








```
// Expressing vector multiplication
ICONST, 0,
DUP,
ICONST, SIZE,
IEQ,
BRT, 23,
DUP,
DUP,
GLOAD_INDEXED, SIZE,
LOAD, 1,
GLOAD_INDEXED, SIZE * 2,
IMUL,
GSTORE INDEXED, BASE,
ICONST1,
IADD,
BR, 2,
POP,
HALT
```





```
// Expressing vector multiplication
ICONST, 0,
DUP,
ICONST, SIZE,
IEQ,
BRT, 23,
DUP,
DUP,
GLOAD_INDEXED, SIZE,
LOAD, 1,
GLOAD_INDEXED, SIZE * 2,
IMUL,
GSTORE INDEXED, BASE,
ICONST1,
IADD,
BR, 2,
POP,
HALT
```



1




```
// Expressing vector multiplication
ICONST, 0,
DUP,
ICONST, SIZE,
IEQ,
BRT, 23,
DUP,
DUP,
GLOAD_INDEXED, SIZE,
LOAD, 1,
GLOAD_INDEXED, SIZE * 2,
IMUL,
GSTORE_INDEXED, BASE,
ICONST1,
IADD,
BR, 2,
POP,
HALT
```






```
// Expressing vector multiplication
ICONST, 0,
DUP,
ICONST, SIZE,
IEQ,
BRT, 23,
DUP,
DUP,
GLOAD_INDEXED, SIZE,
LOAD, 1,
GLOAD_INDEXED, SIZE * 2,
IMUL,
GSTORE_INDEXED, BASE,
ICONST1,
IADD,
BR, 2,
POP,
HALT
```










```
_attribute__((num_compute_units(1)))
attribute((reqd work group size(1,1,1)))
kernel void interpreter(global int* code, global int* stack,
                        global int* data, global char* buffer,
                                                                                              OpenCL
                       const int codeSize,int ip, int fp, int sp, int trace) {
 while (ip < codeSize) {</pre>
     int opcode = code[ip];
     ip++;
     switch (opcode) {
         case BC1: ... break;
                                                     It will be open-source soon!
         case BC2: ... break;
         case BC3: ... break;
         case BC4: ... break;
         case BC5: ... break;
         case BC6: ... break;
```




#### **Initial Results**





#### **Initial Results**






# Can we do better?

#### Optimising for Heterogeneous Hardware

- A) Parallel Interpreter through the introduction of Thread-Identifier
- B) Memory regions (tier memory)


# A) Thread-ID in the Interpreter

```
case THREAD_ID:
    value = get_local_id(0);
    stack[++sp] = value;
    break;
```





# Understanding OpenCL MM




Exploit Memory Regions

Source: <a href="https://www.mql5.com/en/articles/407">https://www.mql5.com/en/articles/407</a>



#### B) Memory Regions for out BC-Interpreter






```
// Expressing vector multiplication
THREAD_ID,
DUP,
PARALLEL_GLOAD_INDEXED, 0,
THREAD_ID,
PARALLEL_GLOAD_INDEXED, 1,
IMUL,
PARALLEL_GSTORE_INDEXED, 2,
HALT
```

- One stack per thread
- Code in constant memory
- Multiple Global heaps
- Stack in private memory




```
// Expressing vector addition
THREAD_ID,
DUP,
PARALLEL_GLOAD_INDEXED, 0,
THREAD_ID,
PARALLEL_GLOAD_INDEXED, 1,
IMUL,
PARALLEL_GSTORE_INDEXED, 2,
HALT
```





```
// Expressing vector addition
THREAD_ID,
DUP,
PARALLEL_GLOAD_INDEXED, 0,
THREAD_ID,
PARALLEL_GLOAD_INDEXED, 1,
IMUL,
PARALLEL_GSTORE_INDEXED, 2,
HALT
```






```
// Expressing vector addition
THREAD_ID,
DUP,
PARALLEL_GLOAD_INDEXED, 0,
THREAD_ID,
PARALLEL_GLOAD_INDEXED, 1,
IMUL,
PARALLEL_GSTORE_INDEXED, 2,
HALT
```






```
// Expressing vector addition
THREAD_ID,
DUP,
PARALLEL_GLOAD_INDEXED, 0,
THREAD_ID,
PARALLEL_GLOAD_INDEXED, 1,
IMUL,
PARALLEL_GSTORE_INDEXED, 2,
HALT
```






```
// Expressing vector addition
THREAD_ID,
DUP,
PARALLEL_GLOAD_INDEXED, 0,
THREAD_ID,
PARALLEL_GLOAD_INDEXED, 1,
IMUL,
PARALLEL_GSTORE_INDEXED, 2,
HALT
```








```
// Expressing vector addition
THREAD_ID,
DUP,
PARALLEL_GLOAD_INDEXED, 0,
THREAD_ID,
PARALLEL_GLOAD_INDEXED, 1,
IMUL,
PARALLEL_GSTORE_INDEXED, 2,
HALT
```






```
// Expressing vector addition
THREAD_ID,
DUP,
PARALLEL_GLOAD_INDEXED, 0,
THREAD_ID,
PARALLEL_GLOAD_INDEXED, 1,
IMUL,
PARALLEL_GSTORE_INDEXED, 2,
HALT
```






```
// Expressing vector addition
THREAD_ID,
DUP,
PARALLEL_GLOAD_INDEXED, 0,
THREAD_ID,
PARALLEL_GLOAD_INDEXED, 1,
IMUL,
PARALLEL_GSTORE_INDEXED, 2,
HALT
```






```
// Expressing vector addition
THREAD_ID,
DUP,
PARALLEL_GLOAD_INDEXED, 0,
THREAD_ID,
PARALLEL_GLOAD_INDEXED, 1,
IMUL,
PARALLEL_GSTORE_INDEXED, 2,
HALT
```





#### **Initial Results**




The higher, the better

Size



#### **Initial Results**



#### **GPUs**:

Compared to Intel i7:

- 11x on Intel HD Graphics
- 17x on NVIDIA GP100

#### FPGAs:

Slowdown on FPGAs:

- Not enough space
- Hard to tune



#### How this can be useful?

- 1) Main CPUs with "space" for hardware specialization
  - a) FPGAs inside the CPU
  - b) Space for custom instructions (e.g., ARM Custom Instructions ARM Cortex M33 )
- 2) If workloads follow SIMT patterns and/or pipeline computation → Execution on parallel bytecode interpreters can be feasible
- 3) Existing VMs
  - a) E.g., TornadoVM
    - i) When the VM is compiling the code (JIT code to FPGA) → Use the parallel bytecode interpreter
    - ii) Multiple heaps on heterogeneous hardware can be extremely useful (local, constant, etc).



#### Takeaways

- Heterogeneous hardware is here to stay
- Managed runtime systems could potentially be accelerated using heterogeneous hardware
  - Garbage Collection [ISMM'12], [CASES'16]

  - Other components?
- Promising speedups even for simple examples
  - Parallel Bytecode interpreter
  - Multiple memory regions (full tier memory on the target device)

# MANCHESTER 1824 The University of Manchester

#### **Future Work**

- Include more benchmarks
- Include more analysis for each memory region
- Comparisons against mainstream programming languages
- Use other standards such as SYCL C++ from Khronos Group
  - Intel DPC++
  - Codeplay ComputeCPP



# Thank you so much for your attention

This work is partially supported by the EU Horizon 2020 E2Data 780245.





Contact: Juan Fumero < <u>iuanfumero@acm.org</u>>

Website: <a href="https://jjfumero.github.io">https://jjfumero.github.io</a>