CS 3853: Computer Architecture Homework 4 Due: April 28, 2017

Name: Jonathan A Mai Banner Id: ©01551959

Alias:

1. [20 pt] Memory hierarchy:

Let us assume a 2-way set associative 128 KB L1 cache with LRU replacement policy. The cache implements write back and no write allocate policy. Cache block size is 16 Byte. Page size is 64 KB. The system has a direct mapped TLB with 16 entries. TLB also implements LRU policy. Virtual address is 24 bit and physical address is 20 bit long. The cache is virtually indexed and physically tagged.

(a) [2 pt] How many entries are there in the page table?

Page Size:
$$64 \times 3 = 2^{16}$$

entries: $\frac{24}{216} = \frac{28}{256} = 256$

(b) [2 pt] How many physical pages are there?

Physical add v:
$$2^{20} = \frac{2^{20}}{2^{16}} = \frac{2^{4}}{2^{16}} = \frac{16}{2^{16}}$$

(c) [2 pt] How many bits are used for TLB index and tag?

TEBIN dex =
$$\log_2(16) = 4 \text{ bits}$$

- $\log_2(16) = 4 \text{ bits}$

(d) [2 pt] How many bits are used for cache index and tag?

of t set =
$$2\log_2(16) = 4_{12}$$
 =) - $\log = 20 - 12 - 4 = 4$ bits catcher = $\frac{2}{24} = \frac{2}{2} = \frac{1}{2}$ = 0 of $20 - 12 - 4 = 4$ bits

fill up the following the table. All numbers are Please (e)

Found	3	3	3	I	£	8	ξ	I
Cache	7	0	1	7	, 7	2	1	· 00
Cache	76.2	133	CVV	70.3	70.3	713	20K	113
Physical Addr	I I A A A	0 % 7 × %	7 1 2 13	1, 10.2 13		0 8 1 2	71034	0 5 W 2
TLB	200	1	7	17.7		1710	Ni N	and the second
TLB	٢	1	. 3			50	9	from the same of t
TLB	~	1	6	-		S	6	
Binary Addr	0001011000010000111010	10111	$\overline{}$	00010110000100000111011	00010110000100000111100	00100011000100010011101	00100110000100000111010	000101110001000100111101
Addr R/W)3A	17113CR	26112B R	16103B R	16103C W	23113DR	26103AR	17113D R

Table 1: Memory access sequence

/irtual Page	Physical Page
16	4
17	~
23	9
26	7

Table 2: Partial Page Table

LB Index	TLB Tag	Physical Page	
3	7	٩)
9	2	1	_
7	~	, D	_