CS3853: Computer Architecture Spring 2017 Homework 2

Due in class Feb/16 (No delayed submission is allowed)

Total points: 38

Name:

Banner Id:

- [3x6 points] Consider the 5-stage RISC pipeline that we discussed in the class. In an attempt to improve it, a student splits Mem stage into MemR (memory read) and MemW (memory write) stage. So, now the order of stages is IF, ID, EX, MemR, MemW, and WB. At any clock cycle, data memory can be accessed by at most one of the memory stages. A branch instruction is resolved in EX stage. Lets assume that of all instructions, 30% are loads, 20% are stores, 10% are branches and the rest are other type of instructions (ALU instructions).
 - For any ALU and load instruction i, there is a probability of 15%, 10%, 5% and, 3% that instruction i+1, i+2, i+3 and i+4 will depend on it respectively. When instruction i+1 depends on instruction i, no later instructions (i+2, i+3, ...) depend on i. The same is true for i+2, i+3 etc. In all cases, there is a 10% chance that the dependent instruction is a store operation with dependence only on register rt.
 - For any store instruction i, there is a probability of 10% that instruction i+1 is a load instruction.

Assume full forwarding support. Now calculate the following quantities:

- a) Maximum and average number of stall cycles due to a load instruction
- b) Maximum and average number of stall cycles due to a store instruction
- Maximum and average number of stall cycles due to an ALU instruction
- d) Maximum and average number of stall cycles due to a branch instruction
- What is the CPI?
- If clock rate is 1 GHz, what is the MIPS rating?

C) i: ADD RI, RZ, R3 FD EMR MWW > O Stell

90/- i+1: ADD R3, R1, R4 FD EMR MWW > O Stell

10/- i+1: SD RI, D(R2) FD EMR MWW > D "

1+2, 1+3, 1+4 -> 0 Stall : Avg 4 Max Stall = 0

d) BEDZ RI, LI F D E NR MN X ADD \$ \$ F D E MR MN V >2.5m

Avg & Max Stall = 2

e) CPI = 1+ Avg Stall per instruction = 1+ 0.3×0.135+0.2×0.1+0.1×2+0.4×0 = 1.2605

f) MIPS ruting = clock rule

CPIX 106

= 1×109

1.2605×106

= 793.34

Basic Pipelining [15 points]

Consider the following code fragment:

Loop:

LW R1, 0(R2)

DADDI R1, R1, 1

SW R1, 0(R2)

DADDI R2, R2, 4

DADDI R4, R4, -4

BNEZ R4, Loop

Consider the standard 5 stage pipeline machine (IF ID EX MEM WB). Assume the initial value of R4 is 396 and all memory accesses hit in the cache.

a. [6 points] Show the timing of the above code fragment for one iteration as well as for the load of the second iteration. For this part, assume there is no forwarding or bypassing hardware. Assume a register write occurs in the first half of the cycle and a register read occurs in the last half of the cycle. Also, assume that branches are resolved in the memory stage and are handled by flushing the pipeline. Use a pipeline timing chart to show the timing as below (expand the chart if you need more cycles). How many cycles does this loop take to complete (for all iterations, not just one iteration)?

16 17 18 19 20 C2 C3 C4 Instruction CI C15 C5 C6 C7 C8 C9 C10 CIL C12 C13 C14 LW R1, 0(R2) D. Х M 5 DADDIRI, RI, I 5 D EM F SW R1, 0(R2) 5 5 D EM DADDI R2, R2, 4 DE MW DADDI R4, R4, -4 E W W BNEZ R4, Loop 5 D E M FDEMW LW R1, 0(R2)

b. [6 points] Show the timing for the same instruction sequence for the pipeline with full forwarding and bypassing hardware (as discussed in class). Assume that branches are resolved in the MEM stage and are predicted as not taken. How many cycles does this loop take to complete?

Instruction	C1	C2	C3	C4	C.5	C6	C7	C8	C9	C10	CH	C12	C13	C14	C15
LW R1, 0(R2)	F	D	X	М	w										
DADDIRI, RI, I		F	D	5	E	M	W								
SW R1, 0(R2)			F	5	D	E	M	W							
DADDI R2, R2, 4					F	D	E,	M	W						
DADDI R4, R4, -4						F	D	E	M	W					
BNEZ R4, Loop							F	D	E	M	W	×			
LW R1, 0(R2)								9	5	5	F	D	E	M	W

c. [2+1 points] How does the branch delay slot improve performance? Point out where in your solution for part b that it would be beneficial.

Branch delay sidt improves pertormance by executing something usebul (most ob the times) in yeles that would, otherwise, have been stall exercs.

For part (b), we have 3 delay abots we can move DADDI, sw and DADDI instructions into the delay slot. As, a recoult, the binst iteration would take 6 years. Total loop would take 6+ 5×98 = 496 years.

d. [2 pt] What are the different types of hazard in a pipeline?

3 types of hozard > Structural hozard

Data hazard

tortrol Nozard

[3 pt] What are the types of data hazard? Which ones are possible in MIPS R4000?
 Give examples.

2 types obdata towards are poscible

1: RAW

LD PI, DCP2) IF IS RF EX DF DS TC WB ADD P3, PI, P2 IF IS PF S 5 EX DF DS TC WB

2: WAW 1 2 3 4 5 6 7 8 NUL FI, F2, F3 U E+M M M M N N+A R ADD F1, F3, F4 U SHA A+R P4S SHOW SHOW SHOW