Programming Assignment Report 4

Matrix Multiplication with Linux Performance Tools

Approach:

The instructions were very clear, and all the instructions were followed step by step:

- 1. First, the perf tools were installed
- 2. Next, the CPU counters were observed
- 3. Then the naïve and interchange algorithms were run with the performance tools for matrix size 500 and 1000
- 4. Next, the hotspots were accessed, and the highest cost functions were recorded (anything in red since that meant the largest time)

Insight Gained and Problems:

The biggest problem was having root permission on fusion. Since I had access to the student account, the perf record and perf report steps would not produce the right symbols; this was overlooked since enough information was there to navigate to the right process and see function costs.

Some insights gained were that this tool is very helpful in quantifying how good the optimization of the algorithms is. Even though I knew row-based matrix access in the inner loop is better than column-based since the cache is loaded rows when it loads in bulk, seeing the number of misses is reduced to a quantifiable amount was interesting. There were more CPU counters on the machine we could have used to do further analysis which was not used in this lab (per instruction). I would like to try a few and see more quantifiable results. Also, there exists a triangular optimization for the multiplication which I would also like to see would pan out versus interchange.

Optimizations:

The code was already provided so no optimizations were done. Three algorithms were provided: naïve, Interchange and Triangular. Only naïve and Interchange were used:

```
#ifdef NAIVE
                                                   #elif INTERCHANGE
//NAIVE: 2D matrix-matrix multiplication
                                                  //INTERCHANGE: 2D matrix-matrix multiplication
__attribute__((noinline)) void compute_naive(doul __attribute__((noinline)) void compute_interchange(doul
 for (int i = 0; i < matrix_size; i++) {</pre>
                                                    for (int i = 0; i < matrix_size; i++) {</pre>
   for (int j = 0; j < matrix_size; j++) {</pre>
                                                     for (int k = 0; k < matrix_size; k++) {</pre>
                                                       for (int j = 0; j < matrix_size; j++) {</pre>
   for (int k = 0; k < matrix_size; k++) {</pre>
 C[i][j] += A[i][k] * B[k][j];
                                                     C[i][j] += A[i][k] * B[k][j];
                                                        }
   }
                                                       }
   }
```

Results & Analysis:

Exercise 1

```
son@fusion2:~/cs546$ perf list
       branch-instructions OR branches
       branch-misses
bus-cycles
cache-misses
cache-references
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       [Hardware event]
[Hardware event]
[Hardware event]
[Hardware event]
       cpu-cycles OR cycles instructions
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       [Hardware event]
       alignment-faults
                                 f-output
ntext-switches OR cs
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  [Software event]
[Software event]
[Software event]
[Software event]
[Software event]
            cpu-migrations OR migrations
     cpu-migrations ok migr
dummy
emulation-faults
major-faults
minor-faults
page-faults OR faults
task-clock
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       [Hardware cache event]
[Hardware cache event]
[Hardware cache event]
[Hardware cache event]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    [Hardware cache event]
[Hardware cache event]
[Hardware cache event]
[Hardware cache event]
[Hardware cache event]
[Hardware cache event]
[Hardware cache event]
[Hardware cache event]
[Hardware cache event]
[Hardware cache event]
[Hardware cache event]
       LLC-loads
LLC-store-misses
       LLC-stores
branch-load-misses
branch-loads
          dTLB-load-misses
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       [Hardware cache event]
          iTLB-load-misses
       node-loads
node-load-misses
node-loads
node-store-misses
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             [Kernel PMU event]
       branch-misses OR cpu/branch-misses/
bus-cycles OR cpu/bus-cycles/
cache-misses OR cpu/cache-misses/
cache-references OR cpu/cache-references/
cache-references OR cpu/cache-references OR cpu/cache-references OR cpu/cache-reference-references-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-reference-referen
-ntel_pt//
mem-loads OR cpu/mem-loads/
mem-stores OR cpu/mem-stores//
msr/aperf/
msr/mperf/
msr/smi/
msr/tsr/
msr/tsc/
tx-abort OR cpu/tx-abort/
tx-capacity OR cpu/tx-capacity/
tx-capacity OR cpu/tx-capacity/
tx-commit OR cpu/tx-commit/
tx-conflict OR cpu/tx-conflict/
tx-start OR cpu/tx-start/
uncore imc 0/cas count read/
uncore imc 0/clockticks/
uncore imc 1/cas count write/
uncore imc 1/cas count write/
uncore imc 1/cas count write/
uncore imc 2/cas count write/
uncore imc 2/cas count read/
uncore imc 2/cas count write/
uncore imc 3/cas count write/
uncore imc 3/cas count read/
uncore imc 4/cas count read/
```

Exercise 2

1.

```
jjoyson@fusion2:~/cs546$ g++ -g -fno-omit-frame-pointer -03 -DNAIVE matmul 2D.cp
p -o mm naive.out
```

- 2.
- 3.

```
jjoyson@fusion2:~/cs546$ perf stat -e cpu-cycles,instructions,L1-dcache-loads,L1-dc
ache-load-misses,L1-dcache-stores ./mm naive.out 500
using matrix size:500
Performance counter stats for './mm naive.out 500':
    5,777,835,295
                      cpu-cycles
                                              # 1.74 insns per cycle
   10,056,070,359
                     instructions
    3,765,289,941 L1-dcache-loads
    1,506,723,905
                     L1-dcache-load-misses # 40.02% of all L1-dcache hits
    1,258,020,173
                     L1-dcache-stores
      2.142155310 seconds time elapsed
```


4.

```
jjoyson@fusion2:~/cs546$ g++ -g -fno-omit-frame-pointer -O3 -DINTERCHANGE matmul 2D
.cpp -o mm interchange.out
```

5.

```
jjoyson@fusion2:~/cs546$ perf stat -e cpu-cycles,instructions,L1-dcache-loads,L1-dc
ache-load-misses, L1-dcache-stores ./mm interchange.out 500
using matrix size:500
 Performance counter stats for './mm interchange.out 500':
    1,556,858,964
                      cpu-cycles
    5,123,307,068 instructions
                                               # 3.29 insns per cycle
    1,276,915,404 L1-dcache-loads
      162,814,710
                     L1-dcache-load-misses # 12.75% of all L1-dcache hits
      632,429,038
                      L1-dcache-stores
      0.741409403 seconds time elapsed
```

6. Compare the numbers for both cases.



The CPU cycles are much lower (27% of naïve version) for the interchange version. Which leads to lower elapsed time. The number of instructions is much lower (51% of naïve version) for the interchange version. Therefore, there are fewer loads. There is much lower (11% of naïve version) LL1 load misses, which indicates better data locality; the loads and stores are significantly less due to this.

Based on the code, the interchange function has the inner most loop access one value (A[i][k]) and 2 matrix size values (B[k][j] and C[i][j]). Thus, A[i][k] is always accessed since the inner loop only increments j (impacting B[k][j] and C[i][j]). The cache doesn't need to clear A[i][k] and can have better locality since the row of the matrix access on B & C is static (in B[k][j] and C[i][j] only j changes in the inner loop).


The naïve functions also has the innermost loop access 2 matrix size values (A[i][k] and B[k][j]) and on value (C[i][j]). Once again C[i][j] is always accessed since the inner loop only increments k (impacting A[i][k] and B[k][j]). The difference here is that even though there is row-based access on A (in A[i][k] only the column is impacted by the iterations) for a better locality, but access on B is horrible (B[k][j] has its row being varied in each access). This is because when the matrix is loaded into the cache, the temporal locality is increased when the elements are the same rows are access since the rows are loaded together. When the rows are varied, we cannot take advantage of temporal locality and more misses are produced (the cache needs to be cleared for new loading).

Exercise 3

```
jjoyson@fusion2:~/cs546$ perf stat -e cpu-cycles,instructions,L1-dcache-loads,L1-dc
ache-load-misses,L1-dcache-stores ./mm naive.out 1000
using matrix size:1000
Performance counter stats for './mm naive.out 1000':
   48,514,796,915
                     cpu-cycles
   80,242,238,703
                     instructions
                                              # 1.65 insns per cycle
                     L1-dcache-loads
   30,068,332,707
   12,876,570,536 L1-dcache-load-misses # 42.82% of all L1-dcache hits
   10,037,570,578 L1-dcache-stores
     16.368324196 seconds time elapsed
```

```
jjoyson@fusion2:~/cs546$ perf stat -e cpu-cycles,instructions,L1-dcache-loads,L1-dc
ache-load-misses,L1-dcache-stores ./mm interchange.out 1000
using matrix size:1000
 Performance counter stats for './mm_interchange.out 1000':
   12,471,941,652
                      cpu-cycles
   40,491,854,272
                     instructions
                                              # 3.25 insns per cycle
   10,109,058,912
                     L1-dcache-loads
                     L1-dcache-load-misses # 12.64% of all L1-dcache hits
    1,277,546,763
    5,031,206,643 L1-dcache-stores
```

4.371965026 seconds time elapsed



The CPU cycles are much lower (26% of naïve version) for the interchange version. Which leads to lower elapsed time. The number of instructions is much lower (50% of naïve version) for the interchange version. Therefore, there are fewer loads. There is much lower (10% of naïve version) LL1 load misses, which indicates better data locality; the loads and stores are significantly less due to this.

As the matrix sizes increased, the percent of the difference between naïve and interchange are the same. This means the Interchange algorithm optimization is scalable.

Exercise 4

```
jjoyson@fusion2:~/cs546$ perf record -g ./mm_interchange.out 500
WARNING: Kernel address maps (/proc/{kallsyms,modules}) are restricted, check /proc/sys/kernel/kptr_restrict.

Samples in kernel functions may not be resolved if a suitable vmlinux file is not found in the buildid cache or in the vmlinux path.

Samples in kernel modules won't be resolved at all.

If some relocation was applied (e.g. kexec) symbols may be misresolved even with a suitable vmlinux or kallsyms file.

Cannot read kernel map
Couldn't record kernel reference relocation symbol
Symbol resolution may be skewed if relocation was used (e.g. kexec).

Check /proc/kallsyms permission or run as root.

using matrix size:500
[ perf record: Woken up 2 times to write data ]
[ perf record: Captured and wrote 0.253 MB perf.data (2982 samples) ]
```

Not root user so symbol naming problems but doesn't matter in cost calculations

```
0.00% mm_interchange.
                                                                      mm interchange.out
                                                                                                                 [.] main
[.] __lil
                                                                                                                  [.] __libc_start_main
[.] 0x09f6258d4c544155
                     0.00% mm interchange.
                    0.00% mm_interchange.
                                                                                                                 [.] compute interchange
                                                                     mm interchange.out
                                  mm interchange.
98.30% 0x9f6258d4c544155
    06% compute_interchange
39% 0.00% mm_interchange.
                   0.00% mm_interchange.
0.28% mm_interchange.
0.00% mm_interchange.
0.00% mm_interchange.
0.00% mm_interchange.
0.20% mm_interchange.
                                                                                                                 [.] Oxfffffffff81867b78
[.] init_matrix_2D
[.] Oxffffffff8106f062
0.29%
0.28%
                                                                     [unknown]
mm interchange.out
                                                                       [unknown]
                                                                                                                         0xfffffffff8106edd4
                   0.18% mm_interchange.
0.00% mm_interchange.
0.00% mm_interchange.
0.00% mm_interchange.
0.12% mm_interchange.
                                                                                                                 [.] random_r
[.] 0xffffffff811f14fa
0.18%
                                                                      [unknown]
0.14%
                                                                       [unknown]
                                                                                                                 [.] 0xfffffffff811a42b9
[k] 0xffffffff81419807
                                                                                                                 [.] rand
[.] 0xfffffffff81865bf7
[k] 0xfffffffff81003c23
                   0.08% mm_interchange.
0.00% mm_interchange.
0.08% mm_interchange.
0.08%
0.08%
                                                                      [unknown]
                   0.00% mm_interchange.
0.00% mm_interchange.
0.00% mm_interchange.
0.00% mm_interchange.
0.00% mm_interchange.
                                                                                                                 [.] 0xffffffff81865fd4
[.] 0xffff8089568580db
                                                                      ld-2.23.so
                                                                                                                 [.] 0xffff80895686d8ad
[.] 0xffff808957112ab3
[.] 0x0000000000172ab3
                                                                     libc-2.23.so
libc-2.23.so
                   0.06% mm_interchange.
0.06% mm_interchange.
0.00% mm_interchange.
0.00% mm_interchange.
0.00% mm_interchange.
                                                                                                                 [.] Oxfffffffff81865ca7
[k] Ox00007f76a90e2786
[.] Oxffffffff8105552e
0.06%
                                                                       [unknown]
                                                                       [unknown]
                                                                                                                         0xfffffffff8186887b
                                                                                                                 [.] 0xffff80895686079d
                   0.00% mm_interchange.
0.05% mm_interchange.
0.00% mm_interchange.
0.00% mm_interchange.
0.00% mm_interchange.
                                                                      libc-2.23.so
libc-2.23.so
                                                                                                                 [.] 0xffff808957112ab7
[.] 0x0000000000172ab7
0.05%
0.05%
                                                                                                                 [.] 0xffffffff811c9516
[.] 0xffffffff811ca85c
                                                                       [unknown]
                    0.00% mm_interchange.
0.00% mm_interchange.
0.00% mm_interchange.
                                                                                                                         0xffffffff811d4cbd
0xffffffff811d537a
                                                                       [unknown]
                                                                       [unknown]
0.05%
0.05%
                    0.00% mm_interchange.
0.00% mm interchange.
                                                                                                                         0xfffffffff81864f9b
                                mm_interchange.
mm_interchange.
mm_interchange.
mm_interchange.
                                                                                                                 [.] brk
[k] 0xf1
                                                                       libc-2.23.so
                                                                                                                         0xffffffff811aab8f
0.04%
                    0.00%
0.00%
                                                                       [unknown]
                                                                                                                          0xffffffff811cbedb
```

Ordering these by cost (most costliest to least):

- 1. addpd (19.85)
- 2. mulpd (15.50)
- 3. movupd (15.39)
- 4. movaps (14.41)
- 5. add (14.13, 10.51)
- 6. ja (8.47)

All the other functions are below 1.00 so the cost is negligible.