

# **Computer Electronics**

Lecture 19: Add-Shift Multiplier, Divider and Shifter Circuits




### **Add-shift multiply: fundamentals**

- Use accumulator register
- Successively add and shift the partial products
- Multiplication ready after N partial products are accumulated
- One accumulation per clock cycle



## Add-shift signed multiply: circuit





#### Add-shift signed multiply: example

$$M=-7_{10}=1001$$
 ,  $m=2_{10}=0010$ 

$$M*m = -14_{10} = 11110010$$

Clock cycle	Product /multiplier reg	Comments
0	0000010	Initial: P=0, m=0010
1	0000001	Nop, SRA
2	11001000	Add M, SRA
3	1110010 <mark>0</mark>	Nop, SRA
4	11110010	Subtract M, SRA



## **Division algorithm**


		1	4	0	3
-	0	3		0	4
		1	4		
	-	1	2		
		0	2		

**Dividend: 14 or 1110** 

Divisor: 3 or 11


Quotient: 4 or 100

Remainder: 2 or 10





#### **Matrix divider**






#### Subtract-shift divider: fundamentals

- Very similar to add-shift multiply
  - Same circuit with few additions does both
- Successively subtract divisor from current remainder and shift left
- Division ready after N subtractions are accumulated
- One accumulation per clock cycle



#### Subtract-shift divider: circuit





#### Subtract-shift divide: example

Clock cycle	Remainder/quotient reg	Comments
0	0 <u>0001</u> 110	Initial: r=0000, D=1110
1	0 <u>0011</u> 10 <mark>0</mark>	No Sub, SL, q3=0
2	0 <u>0001</u> 0 <mark>01</mark>	Sub d, SL, q2=1
3	0 <u>0010</u> 010	No Sub, SL, q1=0
4	00100100	No Sub, SL, q0=0

$$D/d = q = 4$$
,  $D\%d = r = 2$ ,  $q=0100$ ,  $r=0010$ 



## Bit shifting

- Left or right bit shifting is a useful operation
- 1-bit shifting can be accomplished with a shift register
- N-bit shifting is accomplished with a barrel shifter circuit




## Single bit shifting

#### **Legend**

I/r: left/right

L/A: logical/arithmetic





## Shifting types (1-bit displace)

- Left:  $b_0 \le 0$ ,  $b_i \le b_{i-1}$
- Left circular:  $b_0 \le b_{n-1}$ ,  $b_i \le b_{i-1}$
- Right logical;  $b_{n-1} \le 0$ ,  $b_{i-1} \le b_i$
- Right Arithmetic:  $b_{n-2} \le b_{n-1}$ ,  $b_{i-1} \le b_i$
- Right circular:  $b_{n-1} \le b_0$ ,  $b_{i-1} \le b_i$




#### Barrel shifting (d-bit displacement)

- Displace by *d* bits left or right
- Circular or not
- Arithmetic or logical if right shift




### Barrel shifter using multiplexers



- Spatial complexity O(N\*logN)
- Right logical




#### **Barrel shifter using transistor matrix**



- Spatial complexity O(N<sup>2</sup>)
- Right arithmetic



## **Transistor matrix BS – layout**



Most space taken by interconnects rather than transitors