


Computer Electronics

Lecture 4: IOb-SoC Tour (continued) and first Verilog notions



IOb-SoC: recap of last lesson & more





IOb-SoC: directories

- Software: C/C++ software programs + python scripts for automation
- Hardware: verilog hardware descriptions
- Document: latex documents
- Submodules: other repositories used by lob-SoC, uses git submodule technology



IOb-SoC: the <u>software</u> directory

Directories


- <u>firmware</u>: the program to run on IOb-SoC (modify to create your own program)
- Do not edit these:
 - bootloader: the resident bootloader program
 - console: the PC program that communicates with the board
 - <u>python</u>: directory of build automation scripts

Files: (not intended to be edited)

- software.mk: makefile segment for software makefiles
- <u>system.h</u>: system parameters extracted from configurations entered in .mk files
- template.lds: linker script



lob-SoC: linker script





IOb-SoC: the <u>firmware</u> directory

- Files (visit & understand)
 - Makefile: firmware top build script
 - Includes software.mk
 - <u>firmware.S</u>: the assembly start file
 - Includes system.h
 - <u>firmware.c</u>: the firmware C program
 - Includes system.h



lob-SoC: bootloader, console, python

Bootloader

- Same structure as firmware
 - · it is a normal program but used to boot the system

Console

- Compiled and run on the PC using <u>normal</u> gcc
- Communicates with the target board where Iob-SoC is running via USB(TX) → RS232 (UART) → USB(RX)
- (Sends the firmware to target and) commands it to run
- May be run repeatedly during debug

Python:

 Contains scripts that are too cumbersome to do with Make commands or bash commands in the Make recipes



IOb-SoC: the <u>hardware</u> directory

- Directories (not intended to be edited)
 - <u>src</u>: the basic system verilog files
 - <u>testbench</u>: Verilog testbench
 - <u>include</u>: the Verilog header files (shared by many files)
 - simulation: build and run directories
 - fpga: build and run directories
 - asic: build and run directories
- Files: (not intended to be edited)
 - <u>hardware.mk</u>: makefile segment for hardware makefiles (simulation, fpga and asic)




IOb-SoC: the <u>hardware/src</u> directory

- Contains <u>Verilog</u> modules
- Verilog is a hardware <u>DESCRIPTION</u> <u>language</u>
- Verilog is not a programming language
- We are describing <u>circuits</u> not procedures
- We use procedures to describe circuits



Verilog module (a digital circuit)






Verilog module (a circuit)

```
module my unimaginable_peripheral
  input
                  clk,
  input
                  rst.
  // native bus
                               valid,
  input
  input [`SRAM_ADDR_W-3:0] addr,
  input [`DATA W-1:0]
                         wdata, //used for booting
  input [`DATA_W/8-1:0] wstrb, //used for booting
  output [`DATA W-1:0]
                              rdata,
                              ready
  output
//description of module goes here
endmodule
```



The testbench directory





Verilog testbench (not a real circuit!)

Used in Verilog simulation!

module my_megapower_testbench;

//description of test hardware

//instance of the Unit Under Test

endmodule



Verilog header files

```
`include "my_humble_header_file.v"
```

// this like the C language #include

module my_megapower_testbench;

//description of test hardware

//instance of the Unit Under Test

endmodule



IOb-SoC: the <u>simulation</u> directory

- Contains simulation build and run directories, one directory per simulator
 - Only the icarus simulator will be used
 - The icarus directory only has a simulation makefile (visit)

Files:

- the simulation.mk makefile segment (visit)
- The waves.gtkw input file for the gtkwave program



IOb-SoC: the <u>document</u> directory

- Contains document build directories, one directory per document type
 - pb: product brief
 - Makefile
 - .tex files
 - · .pdf file for easy viewing
 - · Private figures directory
 - presentation: slide presentation
- Contains the <u>figures</u> directory
 - Figures that are shared among different documents



IOb-SoC: the <u>submodules</u> directory

- System submodules
 - CPU
 - CACHE
 - UART
- A git submodule is a pointer to another git repository
 - Allows for modular and distributed development :-)
 - Easy to add with the git submodule add <url> path/to/the/submodule :-)
 - Not so easy to remove: git submodule remove does not exist :-(
- The way the system collects hardware and software components from the submodules and assembles them in the system is the topic of the next class.