

Computer Electronics

Lecture 9: Digital Circuits and Verilog IV Finite State Machines




Create circuits with iob-lib

- By combining iob-lib modules and macros, one can create many basic digital circuits
- Using the `IOB_VAR to compute signal values in `IOB_COMB, gives the user the true meaning of the Verilog 'reg' type and the 'always @*' statement
 - 'reg' is a data type to hold the result a of computation; it does not necessarily represent a physical wire and it NEVER represents a register despite its unfortunate name.



Finite State Machines

- Finite State Machines
 (FSMs) should be
 created when it is not
 obvious how to make
 the circuit with the basic
 iob-lib components
- An FSM is basically an `IOB_COMB block connected to an `IOB_REG block






FSM Types: Moore and Mealy

- Moore: Outputs = F(Current State)
 - Advantages:
 - · Critical path does not include inputs so one has better control on timing closure
 - One state / one output is sometimes easier to design
 - Disadvantages
 - May need a few state transitions (1 clock cycle each) to produce the right output: slower reaction
 - More states = more logic: more registers, more state decoding combinatorial circuits
- Mealy: Outputs = F(Inputs, Current State)
 - Advantages:
 - Fewer states = less logic: less registers, less state decoding combinatorial circuits
 - Needs less state transitions (1 clock cycle each) to produce the right output: faster reaction
 - Disadvantages
 - critical path includes inputs so one has worse control on timing closure
 - One state multiple possible outputs is sometimes more difficult to design



Example: counting cars in a parking lot





Moore: conclusions

- Needs 3 states
- State encoding done manually and conveniently
- Output decode logic avoided as outputs can be derived from state bits using trivial logic
- Next state decoding needs logic synthesis using:
 - Boolean algebra
 - Quine-McCluskey method
 - Karnaugh maps, etc
- Logic synthesis tools can do it very well from the Verilog code



Moore: Verilog

```
module moore (
 `IOB_INPUT(car in, 1), `IOB_INPUT( car out, 1),
 `IOB_OUTPUT( acc en, 1), `IOB_OUTPUT(acc in, 2),
);
      `IOB_VAR(state, 2)
      `IOB VAR(state nxt, 2)
      localparam idle=0, incr=1, decr=3;
      `IOB COMB begin
             state nxt = state; //default assignment
             case(state)
                   idle:
                          if(car in & ~car out)
                                 state nxt = incr;
                          else if(~car in & car out)
                                 state nxt = decr
                   incr:
                          if(~car in & car out)
                                 state nxt = decr
                          else if(car in ^car out)
                          state nxt = idle;
                   decr:
                          if(car in & ~car out)
                                 state nxt = incr
                          else if(car in ^ car out)
                                 state nxt = idle;
                   default: //in principle this state is never reach
                          state nxt = idle;
             endcase
      assign acc en = (state == incr) || (state == decr);
      assign acc in[0] =state[0];
      assign acc in[1] = state[1];
endmodule
```



Mealy: conclusions

- For this example, the Mealy formulation leads to zero states because outputs can be a function of the inputs only
- In general, Mealy machines require less states than Moore's, not always zero states as in this example
- In general, the output decode logic is more complex than Moore's because the logic functions have more inputs; in this example, the output decode logic is trivial but this is not always the case
- Like Moore's, the next state and output decoding need *logic synthesis* using:
 - Boolean algebra
 - Quinn-mcluskey method
 - Karnough maps, etc
- Logic synthesis tools can do it very well from the Verilog code



Mealy: Verilog implementation

//Mealy formulation requires zero states in this case

```
module mealy (
 input car in,
 input car out,
 output acc en,
 output [1:0] acc in
assign acc en = car in^car out;
assign acc in[0] =acc en;
assign acc in[1] = acc en & car out;
endmodule
```