

Computer Electronics

Lecture 8: Adder Circuits – Part 2; Amdhal's Law





Amdhal's Law

- One the most important computer architecture laws
- Establish the limits of Acceleration
- A program takes T seconds to execute; a part of the program takes P seconds to execute; if P is accelerated K times than the total Speed-Up SU is given by

$$SU = \frac{T \text{ before acceleration of } P}{T \text{ 'after acceleration of } P}$$





Amdhal's Law Implications

- If P is small do not bother to accelerate it
- Many times, accelerating a task 10 times is as good as accelerating the same task 10000000 times!

$$SU = \frac{T \text{ before acceleration of } P}{T \text{ after acceleration of } P}$$


$$SU = \frac{T}{(T-P) + \frac{P}{K}}$$

11/12/2020



Ripple Carry Adder problem: how long will it take for the carry to ripple?

 Answer: it will take the time to traverse all single bit adder blocks....!






The Carry Look-ahead Adder (CLA)

- Speeds up carry computation by using a tree structure instead of a linear structure
- Linear structure length: N
- Tree structure height: log(N)
- Think of N=1000: a binary tree height is only 10 – dramatic speedup!!



Carry prediction from inputs





Mathematically

$$g_{i} = a_{i} \cdot b_{i}$$

$$p_{i} = a_{i} \oplus b_{i}$$

$$C_{i+1} = g_{i} + p_{i} \cdot C_{i}$$



Carry recursive computation


$$\begin{split} & C_{i+1} = g_i + p_i \cdot C_i \\ & = g_i + p_i \cdot \left(g_{i-1} + p_{i-1} \cdot C_{i-1} \right) \\ & = g_i + p_i \cdot g_{i-1} + p_i \cdot p_{i-1} \cdot \left(g_{i-2} + p_{i-2} \cdot C_{i-2} \right) \\ & \dots \\ & = g_i + p_i \cdot g_{i-1} + p_i \cdot p_{i-1} \cdot g_{i-2} + p_i \cdot p_{i-1} \cdot p_{i-2} \cdot g_{i-3} + \dots + p_i \cdot p_{i-1} \cdots p_1 \cdot p_0 \cdot C_0 \end{split}$$


- Can use a 2-level SUM OF PRODUCTS circuit
- Multi-input OR and AND gates
- Implement as 2-input gate trees!
- CARRY AS TREE FUNCTION OF ALL INPUTS!



Block Carry Look-ahead Adder


Combine CLA and RCA









Using multiple levels













Tree Carry Look-Ahead Adder













Tree Carry Look-Ahead Adder





Carry Look-Ahead Tree






Carry out of a block

$$C_{k+1} = G_{k,i} + P_{k,i} \cdot C_i$$



4-bit CLA



Critical Path Length = 2 * log(N) * (Node delay)

s0 = a0 XOR b0 XOR c0 p0 = a0 XOR b0g0 = a0*b0


> P1,0 = p1*p0 G1,0 = g1+p1*g0 c1 = g0+p0*c0

P3,0=P3,2*P1,0 G3,0=G3,2+P3,2*G1,0 c2 = G1,0+P1,0*c0

c4 = G3,0+P3,0*c0



Worksheet 8: design this Verilog



Critical Path Length = 2 * log(N) * (Node delay)

s0 = a0 XOR b0 XOR c0 p0 = a0 XOR b0g0 = a0*b0

> P1,0 = p1*p0 G1,0 = g1+p1*g0 c1 = g0+p0*c0

P3,0=P3,2*P1,0 G3,0=G3,2+P3,2*G1,0 c2 = G1,0+P1,0*c0

c4 = G3,0+P3,0*c0