

# Computer Electronics

## Lecture 8: Digital Circuits and Verilog III

# Verilog/iob-lib: what we have learned

- Create modules with **module/endmodule**
  - Create interface signals with **`INPUT, `OUTPUT, `INOUT**
- Instantiate components in modules with **component name – instance name – interface signals**
- Create registers with **`REG**
- Create combinational circuits with **`COMB**

# Registers

# Register with enable signal

- Last class: REG(CLK, OUT, IN)
- REG\_E(CLK, EN, OUT, IN)
  - CLK: clock signal
  - EN: enable signal
  - OUT: output signal
  - IN: input signal
  - How it works: OUT registers IN at clock rising edge only **if** EN is asserted, otherwise keeps previous value

- Verilog description of register:

```
always @(posedge clk)
```

```
    if(en)
```

```
        my_reg <= my_reg_next;
```

- Always: **process** repeats endlessly; **if**: like in software but used in hardware descriptions, **<=** : non-blocking assignment
- Or just use iob-lib:

```
`REG(clk, en, my_reg, my_reg_next)
```

# Register with synchronous reset

- REG\_R(CLK, RST, RST\_VAL, OUT, IN)
  - CLK: clock signal
  - RST: synchronous reset signal
  - RST\_VAL: value after reset
  - OUT: output signal
  - IN: input signal
  - How it works: **if** RST is asserted then OUT takes value RST\_val on the **next clock rising edge**; **else** OUT registers IN at clock rising edge, otherwise keeps previous value

# Verilog for register with synchronous reset

- Verilog description

```
always @(posedge clk)
```

```
    if(rst)
```

```
        my_reg <= some_init_value;
```

```
    else
```

```
        my_reg <= my_reg_next;
```

- Or simply use iob-lib:

- ``REG_R(clk, rst, some_init_val, my_reg, my_reg_next)`

# Register with enable and synchronous reset

- REG\_RE(CLK, RST, RST\_VAL, EN, OUT, IN)
  - CLK: clock signal
  - RST: synchronous reset signal
  - RST\_VAL: value after reset
  - OUT: output signal
  - IN: input signal
  - How it works: **if** RST is asserted then OUT takes value RST\_val on the **next clock rising edge**; **else** OUT registers IN at clock rising edge only if enable is asserted, otherwise keeps previous value

# Verilog for register with enable and synchronous reset

- Verilog description

```
always @(posedge clk)
```

```
    if(rst)
```

```
        my_reg <= some_init_value;
```

```
    else if (en)
```

```
        my_reg <= my_reg_next;
```

- Or simply use iob-lib:

```
    - `REG_RE(clk, rst, some_init_val, my_reg, my_reg_next)
```



# Register with asynchronous reset

- REG\_AR(CLK, RST, RST\_VAL, OUT, IN)
  - CLK: clock signal
  - RST: asynchronous reset signal
  - RST\_VAL: value after reset
  - OUT: output signal
  - IN: input signal
  - How it works: **if** RST is asserted then OUT takes value RST\_VAL **immediately**; **else** OUT registers IN at clock rising edge, otherwise keeps previous value

# Verilog for register with asynchronous reset

- Verilog description

```
always @(posedge clk, posedge rst)
```

```
if(rst)
```

```
    my_reg <= some_init_value;
```

```
else
```

```
    my_reg <= my_reg_next;
```

- Or simply use iob-lib:

```
– `REG_AR(clk, rst, some_init_value, my_reg, my_reg_next)
```

# Register with enable and asynchronous reset

- REG\_ARE(CLK, RST, RST\_VAL, EN, OUT, IN)
  - CLK: clock signal
  - RST: asynchronous reset signal
  - RST\_VAL: value after reset
  - EN: enable signal
  - OUT: output signal
  - IN: input signal
  - How it works: **if** RST is asserted then OUT takes value RST\_VAL **immediately**; **else if** enable is asserted, OUT registers IN at clock rising edge; otherwise keeps previous value

# Verilog for register with enable and asynchronous reset

- Verilog description

```
always @(posedge clk, posedge rst)
```

```
if(rst)
```

```
    my_reg <= some_init_value;
```

```
else if (en)
```

```
    my_reg <= my_reg_next;
```

- Or simply use iob-lib:

```
`REG ARE(clk, rst, some_init_value, en, my_reg, my_reg_next)
```

# Counters

# Simple counter

- COUNTER(CLK, CNT): free running, no reset => IMPOSSIBLE TO SIMULATE!!!
- **COUNTER\_R(CLK, RST, CNT)**
  - CLK: clock signal
  - RST: synchronous reset signal
  - CNT: counter signal
  - How it works: if RST is asserted CNT will be 0 on the next clock rising edge; otherwise CNT will be incremented by one on the next clock rising edge.

- Verilog description of counter:

```
always @(posedge clk)
```

```
  if(rst)
```

```
    my_cnt <= 0;
```

```
  else
```

```
    my_cnt <= my_cnt+1;
```

- Or just use iob-lib:

```
`COUNTER_R(clk, rst, my_cnt)
```

# Other counter types


- COUNTER\_RE(CLK, RST, EN, CNT)
- COUNTER\_AR(CLK, RST, CNT)
- COUNTER\_ARE(CLK, RST, EN, CNT)
- WRAPCNT\_R(CLK, RST, CNT, WRAP\_VAL)

```
always @(posedge clk)
    if(rst)
        my_cnt <= 0;
    else if (cnt == my_wrap_value)
        my_cnt <= 0;
    else
        my_cnt <= my_cnt + 1;
```

- WRAPCNT\_RE(CLK, RST, EN, CNT, WRAP\_VAL)
- WRAPCNT\_AR(CLK, RST, CNT, WRAP\_VAL)
- WRAPCNT\_ARE(CLK, RST, EN, CNT, WRAP\_VAL)

# lob-lib macros for the testbench

- **CLOCK(CLK\_NAME, PER)**
  - CLK: Clock name
  - PER: Clock period in units given by the `timescale directive
  - Initial value is 1, first high-low ( $1 \rightarrow 0$ ) transition happens at time PER/2
- **RESET(RST\_NAME, RISE\_TIME, DURATION)**
  - RST\_NAME: reset signal name
  - RISE\_TIME: time instant of the first low-high transition
  - DURATION: active reset duration in units given by the `timescale directive





# The timescale directive

``timescale 1ns/ps`

- Used to specify simulation timing
- `#<x.y>` is a delay of x nanoseconds + y picoseconds (eg. 3.045 ns)
- `#<x.y>` directives are meaningless and ignored during synthesis; only meaningful in simulation
- In synthesis you cannot force when something will happen
- The most you can do is to impose a time limit, e.g, a clock period
- For example

``COMB #10 c = a & b;`

simulates an AND gate that responds in 10ns but synthesizes an AND gate that responds whenever the respective physical gate responds

# Explaining the CLOCK iob-lib macro

- ``define CLOCK(CLK, PER) reg CLK always #(PER/2) CLK = ~CLK`
- If you type ``CLOCK(clk, 10)` you create a clock signal in the testbench having a period of 10ns
- The ``CLOCK` macro does not work in design files that are synthesized, only in simulation
- Synthesis tools cannot implement clocks
- A clock is an oscillator, mostly analog, and has been studied in the Electronics II course
- However, the synthesis tool needs to know that a signal is a clock in order to impose timing constraints

# Explaining the RESET iob-lib macro

```
`define RESET(RST_NAME, RISE_TIME, DURATION) reg RST=0; \
```

```
initial begin #RISE_TIME RST=1; #DURATION RST=0; end
```

- If you type `RESET(rst, 10, 20) you create a reset pulse signal in the testbench having a duration of 10ns rising at time 10
- The `RESET macro does not work in design files that are synthesized, only in simulation
- Synthesis tools cannot implement reset pulses of an arbitrary duration
- A reset signal with an arbitrary duration is implemented by a pulse generator also studied in the basic Electronics courses
- However it is possible to synthesize pulse generators if the duration of the pulse is a multiple of the clock period
- The synthesis tool does need to be told that a signal is a reset: it can infer this info from the Verilog code itself

# The Wavedrom program

- In the iob-soc repo you can see the [hardware-software-documentation triumvirate](#)
- Documentation is key to a successful product
- Timing diagrams are a succinct and effective way to document
- However, creating timing diagrams by hand is timing consuming
- One possibility is to simulate and then screen shoot the waveforms into a timing diagram for the documentation
  - Avoids errors: design and documentation become consistent
  - However to update the document, you need to rerun the simulation and repeat the process
- The Wavedrom program, available online and offline is a very productive tool to create complex timing diagrams – visit [wavedrom.com](http://wavedrom.com)
- The input file is a .json file, a user-friendly type of dictionary used in Java and also in Python
- An automation flow consisting of simulation → .vcd file → vcd2wavedrom → wavedrom → png file is possible and is being developed at IObundle