


# Computer Electronics

## Lecture 6: Digital Circuits and Verilog

# Recap: Digital circuits


- Combinational (no feedback paths)
- Sequential (with feedback paths – remembers the past)
  - Asynchronous (no clock signal)
  - Synchronous (with clock signal)
- Asynchronous circuits
  - Very difficult to design: need to account for physical propagation delays and logic glitches
  - Only small designs: latches and flip-flops
- Synchronous circuits
  - Easy to design: propagation delays and glitches are forced out of the equation
    - During the clock period we wait for them to go away!
  - Really large designs: CPUs, GPUs, FPGAs, custom

# Recap: what is inside of a digital circuit?



# Recap: what is a combinatorial circuit?

- Full adder circuit
- $S_i = S_i(a_i, b_i, c_i)$ ;
- $C_{i+1} = C_{i+1}(a_i, b_i, c_i)$
- Exercise:
  - Compute delays from inputs to outputs
  - Find an input transition that causes a glitch




Propagation  
delays!

Glitches!

## Recap: what is a register


- It is a set of memory elements (flip-flops or latches)
- **Latches** are *transparent*, the output changes with the input if enabled: **RARELY USED**
- **Flip-flops** are *not transparent*, the output only changes at on of the active clock signal edge: **FREQUENTLY USED**

# The FLIP-FLOP!



- Only D type is considered
- Verilog description is directly mapped to a library component
- Set (S) and Reset (R) are optional
- It is rare that S and R are simultaneously supported: no library component
- Responds to the rising (positive) edge of the clock (CLK)
- Responds to the falling (negative) edge of the clock if an inverter is placed at the CLK input
- The optional Enable signal (EN) determines whether the flip-flop will respond or not to the clock edge

# The FLIP-FLOP Timing Diagram



# Behaviour summary


- The output  $Q$  takes the value of the input  $D$  at the active clock edge after time  $t_p$
- The input  $D$  must be stable for at least a time  $t_s$  before the clock edge
- The input  $D$  must be stable for at least a time  $t_H$  after the clock edge (automatically guaranteed by propagation time)
- Violations of  $t_s$  and  $t_H$  result in malfunction!




# The Flip-flop Set/Reset types

- Asynchronous Set/Reset
  - Output Q responds IMMEDIATELY (after small  $t_p$ ) to assertions of S and R
- Synchronous Set/Reset
  - Output Q responds to S/R assertions present before the clock edge (before  $t_s$ )

# The FLIP-FLOP with asynchronous Set and Reset



# The FLIP-FLOP with synchronous reset and enable




Exercise: analyze the waveform

# So let's learn Verilog! Or NOT!

- Problems:
  - Verilog has poor but extensive syntax, mostly UNSUPPORTED by EDA tools!
  - Writing practical Verilog can be tedious
- Solution:
  - Use pre-designed components to make more complex designs
  - Use a programming language to output Verilog (e.g., Python)
- The **iob-lib** repo provides:
  - Useful Verilog macros
  - Useful components (modules)
  - Makefiles and bash scripts for basic automation
  - Python scripts for various purposes
  - Tcl scripts for EDA toolchain control

# Just learn 2 things!



- If any digital circuit is just this then you just need to learn to describe:
  - combinatorial circuits
  - registers
- Not bad, is that?

# Signal Wires

- Verilog describes circuits
- Circuits are blocks connected by wires that carry digital signals (0 or 1)
- So we need to declare and use wires
- Verilog describes two types of wires: *wire* and *reg*
- And the mess begins:
  - A *wire* is a wire but it cannot be used in all situations
  - A *reg* is a wire (not a register as the name suggests) but it cannot be used in all situations
- What a start!!!

## *wire versus reg*

- So when do we use wire?
  - A component output must be a wire
  - The left hand side of an assign statement must be a wire
  - A resolved signal must be a wire
- So when do we use reg?
  - In the left hand side of expressions inside a process
- So what is assign, resolved signal, process?
- It's a long story to be made short with **iob-lib!**