

# Electronic Systems of Computers

Lecture 1: Course introduction



#### **About the course**

- Basic organization of a modern computer system
- Main digital electronic components
- Practical approach: design, verify (simulate), and implement in silicon
- Commercial design tools and IP are very expensive (millions)
- Today there are open-source design tools and IP
  - Hardware design is being democratized!



#### **About me**

- José Teixeira de Sousa
  - IST/DEEC professor
  - IObundle manager
- https://www.linkedin.com/in/jose-t-desousa-a34b86/



#### The classes

- Misc lectures (theory/practice/lab)
  - 2 x 1h30 per week

- Laboratory sessions
  - 1 x 1h30 per week



# **Theory lectures**

Presentation of materials: 1 hour or less



## Lab sessions

- Groups of 2 students
- 2 Introductory lab assignments (Fibonnacci, GPIO)
- 1 project
  - A simple system for the BASYS3 board will be developed
- Each group element must have a git repository
  - The project will be contained in the repo of one of the group elements
  - Software: C code
  - Hardware: Verilog code of an accelerator for the software
  - Documentation: user guide done in Latex



## Lab tools

- Linux distro and associated tools: Make, code editor (Emacs recommended), bash, sed, etc. 40+GB recommended size
- Icarus Verilog for digital circuit simulation
- Gtkwave for visualizing waveforms
- Tex Live (full installation)
- FPGA synthesis and implementation
  - Xilinx ISE/Vivado?



## **Evaluation**

- Exam (50%)
- Lab (50%)



#### Exam

- Duration:
  - Exam: 2h00
- Check Fénix for dates



#### **Evaluation** criteria

- Instructor will
  - Git clone individual's git repository
  - Run simulation (make sim)
  - Run FPGA implementation (make fpga)
  - Generate document (make doc)
  - Make sure the above works flawlessly
  - Quality of the solution (performance, frequency, size trade-offs and presentation)



# Course program

- Processor Systems on Chip
- The Verilog Hardware Description Language (HDL)
- The Arithmetic and Logic Unit
- Memories (SRAM, DRAM, CACHE)
- Peripherals, especially for acceleration




# **Bibliography**

- The Internet!
- Lecture slides
- Lab materials




## The von Neumann Architecture





# The von Neumann Architecture in practice





#### The Processor Bus


- Processor buses can be complex, for example ARM's AXI
- In this course a minimalistic yet effective 6-signal bus called the Native Bus will be used:

	Signal Name	Direction wrt CPU	Width in bits (wires)	Description
	Valid	Output	1	CPU wants to access data or instructions
	Address	Output	32	Address of the data
	Wdata	Output	32	Data to write
	Wstrb	Output	4	Byte write
	Rdata	Input	32	Data read
	Ready	Input	1	Slave is ready

REQUEST




# Static Random Access Memory (SRAM): the simplest memory






# **SRAM:** reading the memory






# **SRAM:** writing the memory





# Master reading from slave





# **Master writing to slave**

