



# SpicaPlus: Line Side Receiver

#### Receiver Types

Digital DSP	Analog
PKR50 (Polaris/Vega/Atlas)	PSR
PKR100 (Porrima/Alcor)	Sun/Sun II
Syrma IP (PKR50)	PMR
Capella IP (PKR100)	POR (SpicaA)


- Digital DSP receivers have longer reach but at expense of higher power
- Analog receivers have complex software (ignoring the complexity of AN/LT)

#### Different Receivers on Different Designs

- We use different receivers depending on what market is being targeted.
- Lowest power is critical so sometimes we don't want to put a digital receiver on both sides of the device.


Device	Host	Line
Polaris/Atlas	PSR	PKR50
Vega	PKR50	PKR50
Porrima/Alcor	PSR	PKR100
STC	Sun	Syrma
CTC	Capella (PKR100)	Capella
Mira (Skywalker)	Syrma (PKR50)	Capella
Mira (Polaris II)	Sun II	Syrma
SpicaA	PMR	POR
PG3	Sun II	POR
Spica+	PMR	Capella
PG4	Sun II	Capella
Spica5	Capella	Capella

#### RX Overview – ERU + RPLL




- ERU = ESD Reference Unit
  - Provides
    - analog reference clock
    - digital reference clock(s)
      - 156.25 or 312.5MHz
- RPLL = Reference PLL
  - Generates the 1.5625GHz clock required for the System PLLs (SPLL)
  - System PLLs need a higher reference clock to achieve 28GHz speeds
    - Older devices like Syrma could use 156.25MHz ref but this is not fast enough for 28GHz VCO speeds.

#### RX Overview – ERU + RPLL




- PLL Divider Configuration
  - -DD = Fixed divider of 0x1000000
    - PLLD FBDSM CFG4-7
  - MM = Integer divide portion
    - PLLD FBDSM CFG8
  - NN = Fractional divide portion
    - PLLD FBDSM CFG0-3

#### RX Overview – Bias/RefGen Blocks




- The BIAS blocks are responsible for:
  - Buffering the analog reference clock throughout the chip
  - Providing the individual supplies to different blocks of the chip
    - Each LDO can be regulated or passthru/bypassed
    - LDO = Low Dropout Regulator
- Bias/RefGen operates in bypass mode on Spica+
  - Workaround for low temperature h/w bug found on SpicaA (h/w bug fixed in Spica+)

#### RX Diagram – SPLLs



- RX and TX SPLLs multiply the reference clock to the 28GBaud range and supply a divided down clock to the RXA/TXA blocks.
- The RXA and TXA sample on the rising/falling edge of the VCO clock from the SPLLs in order to RX/TX.
- RX has feedback path to speed up/slow down VCO to match recovered clock from serial data path

### RX Diagram – FLL





- The FLL compares the recovered RX clock and the TX clock
- Uses feedback path to the TX PLL to speed up/slow down the TX VCO to match recovered RX clock

© 2021 Marvell confidential. All rights reserved.

R


#### Top Level RX FSM






#### Flow works but not perfect

The way we power things up on Spica+ is not perfect. There is a huge swing in power when configuring/re-configuring the device!



# A Typical RX Flow (Animated)



Firmware soft resets the RX, re-configures, waits for SDT\_OUT

Firmware waits for SDT\_OUT and then starts h/w STM

SDT\_OUT will toggle when the PGA FSM is running so it must be ignored.

PGA FSM – find optimal gain such that ADC samples use full swing

Theta Sweep – find the center of the eye by sweeping the phase and searching for the best SNR.

Hardware STM declares completion by asserting DSP\_READY and moves to EXIT state. Still lots of stuff to do in f/w.

MMTED Fix - Use VGA tracking to restore ADC Envelope

Firmware does QC check and advances to Data Mode


# Important RX Registers

Register	Description
LANE SEQUENCER MANUAL CFG.MAN INIT DONE	Holds the DSP clock while configuring the device
SIGNAL DETECT STATUS.SDT OUT	Whether hardware has signal detect
STM_MIRROR_STATUS	Mirror of the STM status registers (accessible even when STM_ENABLE==1)
STM MIRROR STATUS.DSP READY	The hardware STM has completed RX bringup
DSP STM ENABLE CFG.DSP STM EN	Controls ownership of the hardware STM registers
DSP_STM_RESET_CFG	Controls the reset of the individual blocks in the DSP
RX_DSP_INTS/RX_DSP_INT	DSP alarms
RX DSP PGA GAIN STATUS.PGA GAIN	The PGA Gain value (0 – 511 where 511 is highest gain)
DSP_STM_DTL_THETA_CFG.DTL_THETA	Theta Code (represents the phase)

#### **Software Status**

Register	Description
RX FW STATUS	RX PMD Firmware Status (state, reset count, locked)
RX FW INT	Latch firmware interrupts
RX SNR VALUE	The RX SNR (still reported in MSE)
RX QC STATUS	Status of the RX QC
RX_FFE_WALK_STATUS	MMTED FFE Walk Status

### Starting the DSP – Order Matters



- If you set MAN\_INIT\_DONE=1 after STM\_ENABLE=1 when starting the DSP the DSP will start but won't own the STM registers so it won't work!
- The DSP should own the STM registers until DSP\_READY is asserted (or it fails)

#### NRZ vs PAM

- Mode is configured in the <u>PAMX\_MODE</u> field in the <u>DSP\_MODE\_CONTROL\_CFG</u> register.
- In addition to setting PAMX\_MODE the f/w configures one or more demapping registers that control bit ordering:
  - IEEE demap
    - In the original PAM devices we picked the wrong bit ordering when sending out the MSB/LSB.
  - Gray mapping (PAM only)
  - P/N inversion

#### **DSP Modes**


- The hardware supports multiple DSP modes. The most important ones are:
  - SLC1 (Slicer)
  - SLC1\_RC\_SLC2 (Slicer + Reflection Canceller)
  - DFE1
  - DFE1\_RC\_DFE2
- The DSP mode is selected via the <u>DSP\_MODE\_CONTROL</u> register
- DFE modes not typically used on optics

#### Advanced DSP Modes

- This modes are available but not often used
  - MPICan Multi-path interference Canceller
  - LDEQ Level Dependent Equalizer
  - OIM Optical Interference Mitigation (Tunable notch filter)
  - MLSD/MLSE

#### **VGA** Tracking

- VGA tracking is an additional state machine that starts after DSP\_READY==1 that allows PGA to be adapted to track temperature variations
- Configured by DSP\_STM\_CFG.TRK\_STM EN



### STM\_ENABLE and STM Registers

■ The STM register block requires special handling! These registers are controlled by the value of STM\_ENABLE. If you set it wrong and try to access the registers in the f/w it will throw an exception!



```
    ORX RX RXD

    ORX RX RXD DSP

    ORX RX RXD DSP STM

   ORX_RX_DSP_STM_RESET_CFG
   ORX_RX_DSP_STM_DSP_CFG
   ■ MORX RX DSP STM ADC GAIN0 CFG
   ■ MORX RX DSP STM ADC GAIN1 CFG

    GORX_RX_DSP_STM_ADC_GAIN2_CFG

   ■ MORX RX DSP STM ADC GAIN5 CFG
   ■ MORX RX DSP STM ADC GAIN7 CFG

    MORX_RX_DSP_STM_ADC_GAIN8_CFG

   BORX_RX_DSP_STM_ADC_GAIN10_CFG
   ■ MORX RX DSP STM ADC GAIN12 CFG
   MORX_RX_DSP_STM_ADC_GAIN15_CFG
   ORX_RX_DSP_STM_DTL_THETA_CFG
   ■ GORX RX DSP STM DTL KFACC OVERRIDE CFG
   ■ @ORX RX DSP STM STM CFG

    ORX RX RXD OIM

    ORX RX RXD SFEC DEC

    ORX RX RXD GEN CHK
```

## Kp/Kf/Kvff

- Control variables for the CDR loop
  - Kp = gain or attenuation
  - Kf = low pass filter
  - Kvff = dampening factor
- Kp/Kf/Kvff control the loop filter which speeds up/slows down the PLL to match the receive clock.
- Setup to minimize jitter
- Kp/Kf/Kvff come from the hardware/validation team





Figure 23 Digital Timing Loop Block Diagram




### Why QC?

- QC stands for Quality Control
- The receiver hardware isn't perfect
  - Sometimes it may bring the RX up in sub-optimal state

 QC there to try to catch this and restart the RX

- Can't usually measure BER


- QC Types:
  - SNR (easiest)
  - Histogram
  - Slicer Thresholds



DSP started up in

#### QC – SNR Check

 Monitor SNR before and after entering data mode and verify SNR > input threshold.




### QC – Histogram and Slicer Checks

https://sw.inphi-corp.local/bookstack/books/infrastructure/page/rx-quality-checks


### QC Limitations - Bad Histogram

QC is not perfect. Here is an example that it doesn't catch.




## Devin's Serializer/De-serializer Diagram

- PD=Photo Diode
- TIA = Transimpedance Amplifier (Convert photo-diode current into voltage)



## What is Happening

 Conceptual View of what the RX is doing




#### Hardware FSMs

- Sequencer or STM (State Machine)
  - This is the top-level state machine which controls the DSP bringup
- PGA FSM
  - The PGA FSM is used to optimize the PGA gain such that the ADC samples use the entire swing.
- DTS/DTL FSM
  - The DTS FSM is used to optimize the phase and recover the timing
- VGA Tracking FSM
  - Change the PGA gain after DSP\_READY to compensate for temperature

## STM - Hardware Sequencer


- 1. Signal Detect
- 2. PGA FSM
- 3. DTL FSM
- 4. DSP\_READY

#### STM FSM



#### **PGA FSM**


 Optimizes the analog gain so that the ADC samples use the full ADC range (-63 to +63)



PGA Gain Optimized to use full ADC range without clipping

DTS/DTL FSM – Theta Sweep

- Theta represents the phase
- Goal of theta sweep is to find the horizontal center of the eye (the green dashed line in the diagram on the right)




#### DTS/DTL FSM – Theta Sweep

- The hardware sweeps each theta/phase point looking for the highest SNR.
- There are two sweeps, a coarse sweep with larger steps, and a secondary fine sweep with smaller steps.
- At each step the h/w adapts each of the DSP loops like the FFE taps and FFEG ain.

Optimum theta/phase somewhere here

Hardware increments theta in coarse steps and then measures the SNR at each theta (after the DTS timers expire) to determine optimum phase.



This plot shows the SNR values reported by the SNR monitor but the h/w only uses the peaks of each of these points when searching for the best SNR. This corresponds with the expiration of the DTS timers at each sample point.

#### DTS/DTL FSM – Window Optimization

- When window optimization is enabled the h/w uses a sliding window instead of looking at a single point. It figures out which window has the highest average SNR.
- Enabled via THETA\_OPT\_WIN
- User must manually limit DTS range to avoid h/w bug.



This plot shows the SNR values reported by the SNR monitor but the h/w only uses the peaks of each of these points when searching for the best SNR.

### Hardware Breakpoints

The hardware supports breakpoints that can halt each of the state machines at a particular step.

Register	Description
STM SEQ STATE OVERRIDE CFG	Override or halt the top level sequencer or STM
STM SEQ STATE STATUS	The current status of the top level sequencer or STM
STM_PGA_STATE_OVERRIDE_CFG	Override or halt the PGA FSM at a particular state
STM_PGA_STATE_STATUS	The current status of the PGA FSM
STM_DTS_STATE_OVERRIDE_CFG	Override or halt the DTS FSM at a particular state
STM_DTS_STATE_STATUS	The current status of the DTS FSM

### STM Automatic Retry on Failure

 When the STM detects a failure like an SNR drop it will attempt to automatically restart up to 7 times.
 Instead of exiting it attempts to restart automatically

```
always_ff @(posedge stm_clk or negedge stm_reset_n)
  if(stm_reset_n==0)
    dsp_fail <= 1'b0;
  else if((seq_state==SEQ_FAIL)&stm_bypass_failchk)
    dsp_fail <= 1'b1;
  else if(snr_fail_cnt==3'd7)
    dsp_fail <= 1'b1;</pre>
```

```
SEQ_SDT_CHECK : seq_state_nx = sdt_out ? SEQ_DTS : SEQ_FAIL;

SEQ_PGA : seq_state_nx = pga_done ? SEQ_IDLE : SEQ_PGA;

SEQ_DTS : seq_state_nx = (dts_state==DTS_EXIT) ? SEQ_IDLE : SEQ_DTS;

SEQ_FAIL : seq_state_nx = (stm_bypass_failchk|(snr_fail_cnt==3'd7)) ? SEQ_EXIT : SEQ_IDLE;

SEQ_DONE : seq_state_nx = reg_access_done ? SEQ_DSP_RDY : SEQ_DONE;


SEQ_DSP_RDY : seq_state_nx = reg_access_done ? SEQ_EXIT : SEQ_DSP_RDY;
```

## STM Automatic Retry on Failure

- Problem is the PGA and DTS registers are only reset in the PGA\_INIT and DTS\_INIT states
- If DSP automatically restarts one of the STM registers could be in the incorrect state! For example, AFE\_TRIM could be wrong or the initial THETA\_CFG could be incorrect.

### DTS/DTL FSM – DTS TIMERS

- As theta is stepped h/w runs individual adaptation loops.
- DTS timers control when each adaption step is run during the DTS FSM.
- Timers not used after DSP\_READY asserted, switch to DSP MUs.



### PI vs. FCW


- The 50G IPs like Syrma (and Polaris) use a phase interpolator
- The 100G IPs like Capella/Porrima/Mira/Spica+ have a feedback path to the PLL to allow the CDR to adjust the VCO frequency to match the recovered clock.
  - Disconnect PLL
    - ORX\_RX\_PLL\_PLLD\_CFG0.AFIFO\_DOUT\_OVERRIDE\_EN=1
  - Connect PLL
    - ORX\_RX\_PLL\_PLLD\_CFG0.AFIFO\_DOUT\_OVERRIDE\_EN=0

# Delta Sigma Modulator

TBD


## MMTED Bug

- Only impacts the MMTED path (Mueller Muller Timing Error Detector)
- ADC samples are artificially saturated to the max code due to 7 to 6 bit conversion error in the MMTED path.



## MMTED Bug - Consequence

Primary issue is hardware has trouble picking theta




## MMTED Bug - Workaround

- MMTED Workaround (
  - Limit ADC codes to -31 to +31 by halving PGA\_CODE1+PGA\_CODE2 to avoid saturation bug
  - Reduce analog gain by tweaking ADC parameters
  - Start DSP in MM mode
  - Wait for DSP to lock
  - Switch to ZF mode
  - Revert PGA\_CODE1/CODE2, wait for VGA tracking to recover ADC envelope
  - Step FFE pre-cursor to compensate for phase variation
- See <a href="https://ewiki.marvell.com/display/ODSP/MMTED+Workaround">https://ewiki.marvell.com/display/ODSP/MMTED+Workaround</a>

# **MMTED** Bug

- Visualization of the MMTED bug using the eye monitor
- Top eye plot shows h/w having hard time scanning theta/phase.



### Health Check of RX


- SNR
- Histogram
- FFE Taps
- PGA Gain and Debug Memory
- Slicer
- FFE Gain
- TOC Codes
- ADC Offsets
- Hardware FSM State Registers

### Health Check - SNR

- SNR should be stable and not drifting
- No large oscillations > 0.5dB


# Health Check - Histogram

 The histogram should be clean with no extra lobes.



## Health Check – FFE Taps

- If the pre-cursor taps look very flat we could run into FFE/DTL conflict
- If one or more taps are changing a lot/drifting then something is wrong
- If the sub-channels are different then there might be an issue with the timing correction.




## Health Check – Sequencer Status

- RX DSP STM SEQ STATE STATUS should report SEQ\_EXIT state (11 on Spica+)
- RX DSP STM PGA STATE STATUS should report PGA\_EXIT state (20 on Spica+)
- <u>DSP STM MIRROR STATUS</u> should report:
  - DSP\_READY=1
  - PGA DONE=1
  - DTS DONE=1
  - DSP\_FAIL=0


### Health Check – FFE Gain

 FFE Gains across all subchannels should have a similar value.

#### Good FFE Gain




#### Bad FFE Gain




### Health Check - Slicers

- +3 and -3 levels are fixed
- Inner slicer levels should be close to +1/-1.
- The slicer thresholds should be close to -2, 0, +2.

#### **Good Slicers**




#### **Bad Slicers**




### Health Check - PGA Gain

 ADC\_TST1 should show the ADC samples between +/- 63 to avoid clipping or loss of precision




### Health Check - Theta


 The run to run distribution of theta should be in one or two relatively tight bands on either side of the vertical eye opening



#### Good Run to Run Theta Distribution




#### Bad Run to Run Theta Distribution




### Health Check - TOC Codes

- TOC = Timing Offset Codes
- Corrects for time offsets between each of 64 ADC subchannels
- Average of all TOC codes should be balanced around 31.5
- No individual code should be significantly different than another

#### Good TOC Codes




#### Bad TOC Codes = not balanced around 31.5




### Health Check – ADC Offsets

- DC offset correction on each ADC sub-channel
- Average of all ADC offsets should be balanced around 31.5
- No individual ADC should be significantly different than another.

#### **Good ADC Offsets**




#### **Bad ADC Offsets**




## How the Eye Monitor Works

- Destructive in that it will disturb traffic flow
- Works by:
  - Put RX in MM mode to allow changing theta
  - Freeze DSP
  - Sweep theta from 0-126 and capture histogram at each theta point
  - Rotate the histogram and glue each histogram together to form vertical slices of the eye.



## **Power Swing**

- This is a measure of the supplies from the EVB on Spica+ during configuration
- The amount of power swing when configuring the device is a concern.
- The external supplies are supposed to handle large current swing, but it could create noise or voltage droop which may impact the receiver or PLL locking.




### Slow Down Too Soon


- A common problem with the f/w is it slows down the DSP MUs too soon.
- Need to make sure that VGA tracking is not making large adjustments before freezing the DSP MUs.

## Problem – Half Rate Over-peaked Eye

- Here there is too much post peak in half-rate mode.
- This almost seems like the RX is seeing more than one UI



# FFE Walk Problems – Eye Too Peaked



### **ADC Offsets**

Remove any vertical offset between individual ADC sub-channels

## Timing Correction

 This removes any phase differences between individual ADC subchannels

### **DC Offset Correction**

- DCCM = Common Mode DC Offset Correction
- DCDM = Differential Mode DC Offset Correction



Essential technology, done right™