Inphi Moves Big Data Faster

HSC SW Tools and Methodology

2020-06-01 – Devin Linnington

Arrive and Inphi – Solving the same problems

- HW-focused SW design
  - We sell HW, not SW
- Full stack
  - Embedded low-level C/C++
  - High level test frameworks and debug GUIs
- Standard SW tooling
  - Issue tracking
  - Documentation
  - Git SCM
- Good use of no-cost Open Source tooling



HSC SW Tools

SW Services

- "sw" server hosting multiple *internal* services
  - http://sw.inphi-corp.local/
  - Hosted in LAS datacenter
  - One of many HSC SW dedicated linux (RHEL) machines



- Jenkins – "Do everything" script-runner
  - http://sw.inphi-corp.local/jenkins/
  - Post-checkin tester
  - Nightly builds for CI
  - Release package build
  - SW Test/Regression Runs
  - Infrastructure maintenance
  - Any automation task we can think of!



SW Services



- Gitblit & Gitlab – SCM management
  - http://sw.inphi-corp.local/gitblit/
  - http://las-gitlab.inphi-corp.local
  - Transitioning from gitblit to gitlab; **old** on git**blit**, **new** on git**lab**
  - Post-commit code review
  - Gitlab is common for all Inphi engineering
- Build Artifact Repository
  - http://sw.inphi-corp.local/projects/sw/vega/
  - Permanent storage of all releases (nightly and official)
  - Online API/SDK documentation

SW Services

- Bookstack Documentation
  - http://sw.inphi-corp.local/bookstack/
  - Wiki-replacement for documents and notes
  - WYSIWYG editor
  - Draw.io diagram support



- Youtrack Issue Tracking
  - http://youtrack.inphi-corp.local/
  - Issue tracking, project planning, agile dashboard
  - Common for all Inphi engineering



SW Services

- OpenGrok Source Browser
  - http://sw.inphi-corp.local/source/xref/git/hsc/vega/
  - For linking to and searching through project code



- Online Register Browser
  - http://sw.inphi-corp.local:8086/browser?chip=vegab&die=0x0
  - Derived from the actual HW spec (automated)
  - Forms basis of API/SDK/FW interaction with HW
  - Used to generate automatic HW register bindings in C/Python

Tools Overview



Reg.db Register Database



- HW designers build a “reg.db” sqlite database
- SW team adds overlays and filters registers based on public/private info
- Internal Source Link





FW Tools

- C99 with a few GNU extensions (limited use)
- HW MCU Compiler: Cadence Xtensa SDK & IDE
- Simulation: Visual Studio or GCC
  - Any C/C++ compiler should work
- Build: custom GNU makefiles and Python helper scripts
- Static Analysis: GCC, clang (scan-build), Perforce Klocwork



- Custom debug tools:
  - MCU/FW print log
  - libwhirl data logging
  - HW debug GUI
  - Many, many more!

- Internal Source Link



HW Access

- Primary access to HW config/state is done via registers
  - Some interrupt pins and GPIOs, but mostly registers
- Real HW connects externally via I2C or MDIO (selectable)
- Eval board FPGA converts I2C/MDIO to USB with custom protocol (Olympus)
- XML-RPC server/client implements a network wrapper around Olympus
  - Used internally for testing, connecting to multiple HW setups in a single test
  - Customers implement this wrapper too!



Server (link to src)

```
server = SimpleXMLRPCServer.SimpleXMLRPCServer((ip, port), logRequests=log_requests)
server.register_introspection_functions()

server.register_function(self.lock,              "dev.lock")
server.register_function(self.unlock,            "dev.unlock")
server.register_function(self.force_unlock,      "dev.force_unlock")

server.register_function(self.reg_get,           "dev.reg_get")
server.register_function(self.reg_set,           "dev.reg_set")
server.register_function(self.reg_get_list,      "dev.reg_get_list")
server.register_function(self.reg_set_list,      "dev.reg_set_list")
server.register_function(self.gpio_get,          "dev.gpio_get")
server.register_function(self.gpio_set,          "dev.gpio_set")
```

Client (link to src)

```
def write(self, die, addr, val):
    lower_die = get_lower_die(die)
    new_die = (self.upper_die<<16)|lower_die
    status = INPHI_OK
    ret = 0xdead

    # As we have a sketchy network...
    start = time.time()
    while time.time() - start < 30:
        busted = False
        try:
            # if random.uniform(0, 1) < 0.1: #10% failure
            #     raise socket.error("TEST WRITE ERROR")

            ret = self.server.dev.reg_set("0x%x" % new_die, "0x%x" % addr, "0x%x" % val)
        except socket.error:
            #keep trying...
            sys.excepthook(*sys.exc_info())
            busted = True

        if busted:
            print "Trying WRITE again...",
            continue

        #OK!
        break
```

API/SDK

- Commonly referred to as the “API”
- Given to customer as ISO C99 source code
- Any C compiler, any environment, *has to work*
  - “platform” dir provides abstraction around stdlib, RTOS
- Build: custom GNU makefiles and Python helper scripts
- Static Analysis: GCC, clang (scan-build), Perforce Klocwork



- Lots of custom packaging for customer builds
  - Concept of public (customer) and private (internal) builds
  - Registers, code, documentation is all filtered around this

- Internal Source Link

API/SDK shorte Documentation

- Custom markup language called shorte
- shorte parser written in python
- Pulls in C doc-comments, user written chapters, release notes, and generates HTML/PDF documentation for internal/external users

```
/**
 * This method is called to query link up status on all 4 interfaces HTX/RX LTX/RX.
 * The interface may contain multiple channels. This method checks all channels associated with
 * the interface to ensure that all 4 interfaces HTX/RX LTX/RX is up.
 * This method calls vega_interface_wait_for_link_ready_with_mask() with points_to_include_mask
 * set to VEGA_INTF_POINT_HRX | VEGA_INTF_POINT_LTX | VEGA_INTF_POINT_LRX | VEGA_INTF_POINT_HTX.
 *
 * @param die              [I] - The physical ASIC die being accessed.
 * @param hrx_channel      [I] - The host receive channel used to identify the interface.
 * @param timeout_in_usecs [I] - The amount of time to wait for the channel
 *                               to be read in micro-seconds. If a timeout
 *                               value of 0 is passed then a non-blocking
 *                               check is performed and the method will
 *                               return right away.
 *
 * @return INPHI_OK if the link is ready, INPHI_ERROR if it is not ready
 *         or an error occurred.
 *
 * @see vega_interface_is_link_ready
 *
 * @since 0.2
 */
inphi_status_t vega_interface_wait_for_link_ready(
    uint32_t    die,
    uint32_t    hrx_channel,
    int         timeout_in_usec);
```

shorte

21.9.1.4. vega_interface_wait_for_link_ready

Function: vega_interface_wait_for_link_ready build-output/modules/high_level/vega.h @ line 3480

Description:

This method is called to query link up status on all 4 interfaces HTX/RX LTX/RX. The interface may contain multiple channels. This method checks all channels associated with the interface to ensure that all 4 interfaces HTX/RX LTX/RX is up. This method calls vega_interface_wait_for_link_ready_with_mask() with points_to_include_mask set to VEGA_INTF_POINT_HRX | VEGA_INTF_POINT_LTX | VEGA_INTF_POINT_LRX | VEGA_INTF_POINT_HTX.

Prototype:

```
inphi_status_t vega_interface_wait_for_link_ready(uint32_t die, uint32_t hrx_channel, int timeout_in_usec);
```

Params:

uint32_t	**die**	[I]	-	The physical ASIC die being accessed.
uint32_t	**hrx_channel**	[I]	-	The host receive channel used to identify the interface.
int	**timeout_in_usec**	[None]	-	None

Returns:

INPHI_OK if the link is ready, INPHI_ERROR if it is not ready or an error occurred.

See Also:

vega_interface_is_link_ready

Introduced In:

0.2

Swig Python Bindings

- Awful to test in plain C; spice it up with Python!
- 100's of functions in the API, create automatic bindings with swig
- Handful of custom functions for hard-to-translate functionality

C

```
/** Coefficient Main-Tap, range -1000 to 1000 where -1000 = -1, 1000 = 1 */
int16_t main_tap[8];
```

asic_types.i

```
/* For write support for arrays in structs */
%typemap(memberin) uint32_t[ANY] {
    int i;
    for(i = 0; i < $1_dim0; i++) {
        $1[i] = $input[i];
    }
}

/* For read support for arrays in structs */
%typemap(out) uint32_t[ANY] {
    int i;
    $result = PyList_New($1_dim0);
    for (i = 0; i < $1_dim0; i++) {
        PyObject *o = PyInt_FromLong($1[i]);
        PyList_SetItem($result,i,o);
    }
}
```

swig -python vega_api.i

```
{
  int i;
  for(i = 0; i < 8; i++) {
    arg1->main_tap[i] = arg2[i];
  }
}
resultobj = SWIG_Py_Void();
{
  int i;
  for (i = 0; i < 8; i++) {
    PyObject *val = PyInt_FromLong(temp2[i]);
    if(!val) return 0;
    if(PySequence_SetItem(obj1, i, val) < 0) {
      PyErr_SetString(PyExc_ValueError,"To use swig argout, input seque
      Py_DECREF(val);
      return 0;
    }
  }
  //modify the input from the in typemap to point to this new list
  //resultobj = SWIG_Python_AppendOutput(resultobj, list);
}
return resultobj;
```

Automated!

Python

```
rules.ltx.pre_tap   = [ -135,  -135,  -135,  -135,  -135,  -135,  -135,  -135 ]
rules.ltx.main_tap  = [  690,   690,   690,   690,   690,   690,   690,   690 ]
rules.ltx.post_tap  = [ -135,  -135,  -135,  -135,  -135,  -135,  -135,  -135 ]
```

g++ -o _vega_api.pyd -shared vega_api.o vega_api_wrap.o

Regression & Lab Validation Tools



- SW test done in a custom “regression” environment built on Python
- Utilizes swig API wrappers, XML-RPC/Olympus, Jenkins

- Lots of cool custom utilities
  - Test equipment control
    - Temperature, voltage, ONT, etc.
  - Database data logging
    - mysql, >300k rows per product
  - Data analysis
  - Junit test reporting

Test Result : Functional

0 failures (±0)

84 tests (±0)
Took 6 hr 40 min.
add description

All Tests

Test name	Duration	Status
test_vega_10g_prbs	40 sec	Passed
test_vega_1g_prbs	25 sec	Passed
test_vega_1x10_firecode	17 sec	Passed
test_vega_1x10_pcs	37 sec	Passed
test_vega_1x10_pcs_bypass	14 sec	Passed
test_vega_1x1g_pcs	22 sec	Passed
test_vega_1x25_firecode	57 sec	Passed
test_vega_1x25_pcs	58 sec	Passed
test_vega_1x25_pcs_cisco_pcs_to_bypass_test	22 sec	Passed
test_vega_1x25_pcs_to_firecode	43 sec	Passed
test_vega_1x25_pcs_to_rs528	1 min 18 sec	Passed
test_vega_1x25_rs528	58 sec	Passed
test_vega_1x50_rs544	27 sec	Passed



Test Results Database

- Records ~300 Test Params / Stats for Each Iteration
  - SNR, BER, VGA, time to lock, etc.
- 10-30k Stress Cases per Nightly Regression Run
- Tibco Spotfire for Visualization & Rapid Debug of Rare Events





Build Infrastructure

- Hand written GNU makefiles ☹
- Lots of python scripts to do complicated search & replace, filtering, etc.
- All runs in/through Jenkins

- Ongoing effort to tighten/improve Jenkins build flow

Unified release script



Pipeline jobs



Inphi Explorer GUI

- See Brad Elliot's HSC API & GUI presentation!







HSC SW Methodology

SW Development Flow



- Release flow built around issue tracking and regression testing
- All development tracked through git and Youtrack issues
- Each phase is done in coordination with other teams (AEs, Validation, HW designers, etc.)
- Testing phase includes SW regression (repeatability) and HW validation (performance)
- Release listed here is *internal;* AEs do the final release to customers (web portal, release notes, etc.)

Customer Issue/Change Management

#1: AEs make new Youtrack issue/feature request



#2: Development of fix/feature in git



#3: Write SW regression tests

```
# Shallow Host Loopback tests
{"suite": "tc_100g_shallow_host_KP2_TO_KP1", "description": "Tes
    "tc_gen": tests.fw.tests.tc_100g_shallow_host_KP2_TO_KP1, "
{"suite": "tc_100g_shallow_host_KR2_TO_KR1", "description": "Tes
    "tc_gen": tests.fw.tests.tc_100g_shallow_host_KR2_TO_KR1, "
{"suite": "tc_100g_shallow_host_KP4_TO_KP1", "description": "Tes
    "tc_gen": tests.fw.tests.tc_100g_shallow_host_KP4_TO_KP1, "
{"suite": "tc_100g_shallow_host_PCS4_TO_KP1", "description": "Te
```

#4: Build new RC, track in Youtrack issue



#5: Run tests in Jenkins against RC



#6: Iterate through release flow, document release

1.3.21. Version 0.4.124 2018-04-18

- FEC FW is in, only supports bypass and shallow loopbacks for now

Customer Issue/Change Management

#7: Mark Youtrack issue as Fixed

Project	customer_support
Priority	P1
Severity	Show-stopper
Type	Usability Problem
State	Fixed
Assignee	Devin Linnington
Due Date	2018-04-10
Customer	FOIT
Affected ver	Unknown
Fix ver	Alpha 0.4

#8: Regress each new RC against tests

History for tc_100g_shallow_host_PCS4_TO_KP1



Build	Description	Duration	Fail	Skip	Total
por_A_fw_regression_loopback_bypass #28		3 hr 11 min	0	0	8
por_A_fw_regression_loopback_bypass #25		3 hr 10 min	0	0	8
por_A_fw_regression_loopback_bypass #24		2 hr 50 min	0	0	8
por_A_fw_regression_loopback_bypass #21		38 min	7	0	8

- **Streamline development**
  - Youtrack issues are reviewed prior to development; customer issues always take priority!
  - Every issue has an owner; no issues are ignored/forgotten
- **Increase accountability**
  - All code changes, builds, and tests are automatically reported in the Youtrack issue
  - Issue provides all the background reasoning for a change
- **Increase quality**
  - Regression testing catches majority of problems prior to release

Jenkins/git/Youtrack Commit Integration

Make a new youtrack issue

PLRS-1836 Created by Devin Linnington a week ago Updated by Devin Linnington 4 minutes ago

☆ FW: Block critical section in plr_int_en with #pragma flush_memory

http://sw.inphi-corp.local/bookstack/books/polaris/page/plrs-1209-opt-65-interrupt-critical-sections

Commit fix & push

summary reflog **commits** tree tickets docs forks compare

parent bcd527cd | patch | commit | ignore whitespace

PLRS-1836 FW: Merge branch 'debug/plrs-1836_unhandled_int'
Devin Linnington
5 days ago 99c6199532b9b3fb28[illegible]1eb60f59b119ebff20

PLRS-1836 FW: Merge branch 'debug/plrs-183[illegible]unhandled_int'

209 changed files

firmware/application/src/plr_interrupt.c
firmware/application/src/plr_lrx_fw.c

firmware/application/src/plr_interrupt.c

```
..  ..  @@ -12,6 +12,9 @@
12  12  //on polaris A we don't have enough DRAM to do some c
13  13  #define ISR_SAVE_SPACE 1
14  14
    15 +// default value to use for MCU_CORE_INTHE when enabl
    16 +#define DEF_MCU_CORE_INTHE 0x4f
    17 +
```

Post on youtrack issue

swott-jenkins ● commented 2020-05-28T12:53:37
@Devin Linnington pushed commits to hsc/polaris.git:
99c61995 on Thursday, May 28, 2020 10:53 -0700
Files:
firmware/application/src/plr_interrupt.c
firmware/application/src/plr_lrx_fw.c

Test build

Build #236 (May 28, 2020 1:53:54 PM)

Devin Linnington 99c6199 - PLRS-1836 FW: Merge branch 'debug/plrs-1836_unhandled_int'

Jenkins/Youtrack Build Integration

Make a new youtrack issue

Build release in Jenkins



Post build to youtrack issue

Get notification email



Questions?