

FD2203

250V Half-bridge gate driver


Outline

FD2203 It is a half-bridge gate drive circuit chip,
Designed for high voltage, high speed driving N Power MOSFET
with IGBT It can be up to + 250V Work under voltage.
FD2203 Built-in undervoltage (UVLO)Protective function,
Preventing the power transistor operates at low voltage and improve efficiency.
FD2203 Built-in filtering the input signal, the input noise preventing
Sound interference.
FD2203 Built-in pass-through to prevent and dead time, preventing
Power tube through occurs, the effective protection of the power device.

Features

- Suspension absolute voltage + 250V
- Output current + 1.6A / -2.3A
- 3.3V / 5V Input logic compatible
- VCC / VBS Undervoltage protection (UVLO)
- High-end and high-end output in phase with the input
- Low-side and low-side input inverter output
- Built-in pass-through prevention function
- Internal 250ns Dead time
- Channel matching high and low end

Package



SOIC-8

Application

- Motor drive
- DC-DC converter

Ordering Information

Product Name	Package Ordering	
FD2203	SOIC-8	FD2203

1. Absolute Maximum Ratings (Unless otherwise noted, all pins are COM As a reference point)

parameter	symbol	range	unit
A high side floating absolute voltage	V_B	-0.3 ~ 275	V
A high side floating offset voltage	V_S	$V_B - 25 \sim V_B + 0.3$	V
High-side output voltage	V_{HO}	$V_S - 0.3 \sim V_B + 0.3$	V
The low side supply voltage	V_{CC}	-0.3 ~ 25	V
Low-side output voltage	V_{LO}	-0.3 ~ $V_{CC} + 0.3$	V
Logic input voltage (H_{IN} , L_{IN} *)	V_{IN}	-0.3 ~ $V_{CC} + 0.3$	V
Offset voltage slew rate range	dV_S / dt	≤ 50	V / ns
Power Dissipation @ $T_A \leq 25^\circ C$	SOIC-8 P_D	≤ 0.625	W
Thermal resistance junction on the environment	SOIC-8 R_{thJA}	≤ 200	$^\circ C / W$
Junction Temperature Range	T_j	≤ 150	$^\circ C$
Storage temperature	T_{stg}	- 55 ~ 150	$^\circ C$

Note 1 : In any case, do not exceed P_D . **Note 2 :** Voltage exceeds the absolute maximum

ratings may damage the chip.

2. Recommended Operating Conditions (All voltages are COM As a reference point)

parameter	symbol	Minimum	Maximum	unit
A high side floating absolute voltage	V_B	$V_S + 20$	$V_S + 20$	V
A high side floating offset voltage	V_S	2	250	V
High-side output voltage	V_{HO}	V_S	V_B	V
The low side supply voltage	V_{CC}	8	20	V
Low-side output voltage	V_{LO}	0	V_{CC}	V
Logic input voltage (H_{IN} , L_{IN} *)	V_{IN}	0	V_{CC}	V
Ambient temperature	T_A	- 40	125	$^\circ C$

Note 1 : V_S for (COM-2V) To 250V Time, H_{IN} normal work. V_S for (COM-2V) To (COM- V_{as})Time, H_{O} Logic state remains. **Note 2 :** V_S for (COM-50V), width 50ns The negative voltage transient, H_{O}

normal work. **Note 3 :** Chip long-term work outside recommended operating conditions may affect its reliability, the chip is not recommended for long-term work outside the recommended operating condition.


3. static electrical parameters (Unless otherwise specified, $T_A = 25^\circ\text{C}$, $V_{CC} = V_{BS} = 15\text{V}$, $V_S = \text{COM}$)

parameter	symbol	Test Conditions	Min	Typ	Max	Units
High level input threshold voltage	V_{IH}		2.4	--	--	V
Low level input threshold voltage	V_{IL}		--	--	0.8	V
V_{CC} Undervoltage protection voltage trip	V_{CCUV+}		6.3	6.9	7.5	V
V_{CC} Reset voltage undervoltage protection	V_{CCUV-}		5.9	6.5	7.1	V
V_{CC} Hysteresis voltage undervoltage protection	V_{CCUVH}		0.2	0.4	--	V
V_{BS} Undervoltage protection voltage trip	V_{BSUV+}		6.3	6.9	7.5	V
V_{BS} Reset voltage undervoltage protection	V_{BSUV-}		5.9	6.5	7.1	V
V_{BS} Hysteresis voltage undervoltage protection	V_{BSUVH}		0.2	0.4	--	V
Floating power supply leakage current	I_{LK}	$V_B = V_S = 250\text{V}$	--	1.0	10.0	μA
V_{BS} Quiescent Current	I_{QBS}	$V_{IN} = 0\text{V}$ or 5V	--	140	250	μA
V_{BS} Dynamic current	I_{PBS}	$f_{HIN} = 20\text{kHz}$	--	140	250	μA
V_{CC} Quiescent Current	I_{QCC}	$V_{IN} = 0\text{V}$ or 5V	--	460	700	μA
V_{CC} Dynamic current	I_{PCC}	$f_{IN} = 20\text{kHz}$	--	460	700	μA
<u>LIN * High input bias current</u>	I_{LIN+}	$V_{LIN+} = 0\text{V}$	--	20	40	μA
<u>LIN * Low input bias current</u>	I_{LIN-}	$V_{LIN+} = 5\text{V}$	--	2	--	μA
<u>HIN High input bias current</u>	I_{HIN+}	$V_{HIN} = 5\text{V}$	--	20	40	μA
<u>HIN Low input bias current</u>	I_{HIN-}	$V_{HIN} = 0\text{V}$	--	2	--	μA
High-level output voltage	V_{OH}	$I_O = 20\text{mA}$	--	0.09	0.16	V
Low Output Voltage	V_{OL}	$I_O = 20\text{mA}$	--	0.03	0.06	V
High short circuit output current pulse	I_{OH}	$V_O = 0\text{V}$, $P_{WD} \leq 10\mu\text{s}$	1.1	1.6	--	A
Low short circuit output current pulse	I_{OL}	$V_O = 15\text{V}$, $P_{WD} \leq 10\mu\text{s}$	1.6	2.3	--	A
V_S Static negative pressure	V_{SN}		--	-6.0	--	V

4. Dynamic electrical parameters (Unless otherwise specified, $T_A = 25^\circ\text{C}$, $V_{CC} = V_{BS} = 15\text{V}$, $C_L = 1000\text{pF}$, $V_S = \text{COM}$)

parameter	symbol	Test Conditions	Min	Typ	Max	Units
The rising edge transit time	t_{on}	$C_L = 1000\text{pF}$	--	350	520	ns
Falling output transition time	t_{off}	$C_L = 1000\text{pF}$	--	100	150	ns
Output Rise Time	t_r	$C_L = 1000\text{pF}$	--	12	--	ns
Output Fall Time	t_f	$C_L = 1000\text{pF}$	--	8	--	ns
Dead time	DT		--	250	370	ns
Delay matching the high and low side	MT		--	--	50	ns

The block circuit diagram



6. chip pin configuration





FIG package pins 6-1 of FIG.


Table 6-1 Pin Description

Pin Number	Pin Name	Pin Description
1	VCC	The low side supply voltage
2	HIN	A high side
3	LIN *	Low-side input
4	COM	Ground
5	LO	Low-side output
6	VS	A high side floating offset voltage
7	HO	High-side output
8	VB	A high side floating absolute voltage


7. FIG logic timing




8. Switching Time Test Standard




9. The transmission time matching test standard



10. The dead time testing standards



11. A typical application circuit



C1 : Power supply filter capacitor circuit according to the case optionally $0.1\mu\text{F} \sim 10\mu\text{F}$.

R : Gate drive resistor, the resistance depends on the driven element.

Dbs : Bootstrap diode should be selected high reverse breakdown voltage ($> 2 \times V_{cc}$), The diode recovery time as short as possible.

Cbs : Bootstrap capacitor should be chosen ceramic or tantalum, the minimum capacitance value calculated according to the following equation:

$$C_{bs} = \frac{Q_{gs} + I_{bs(st)} \cdot \frac{1}{f} + I_{bs(l)} \cdot \frac{1}{f}}{V_{cc} - V_{ds(L)}} \quad \text{F}$$

among them: Q_{gs} A gate charge of the high-side power device;

Q_{period} Required per cycle charge level converting circuit electrically, about 10nC ;

$I_{bs(st)}$ Quiescent current driving circuit is a high side;

$I_{bs(l)}$ Bootstrap capacitor leakage current;

f Operating frequency for the circuit;


V_{cc} A low side supply voltage;

V_F Bootstrap diode forward voltage drop;

$V_{ds(l)}$ Voltage drop for the low-side power device.


Note: The circuit parameters are for reference and actual application circuit setting parameters according to the measured results.

12. The package size (SOIC-8)



Symbol	Dimensions In Millimeters			Dimensions In Inches		
	Min	Nom	Max	Min	Nom	Max
A	1.36	1.55	1.78	0.053	0.061	0.069
A1	0.10	0.13	0.25	0.004	0.006	0.010
A2	1.25	1.40	1.65	0.049	0.055	0.065
A3	0.50	0.60	0.70	0.020	0.024	0.028
b	0.30	-	0.51	0.015	-	0.020
b1	0.37	0.42	0.47	0.015	0.017	0.019
c	0.10	-	0.25	0.007	-	0.010
c1	0.17	0.20	0.23	0.007	0.008	0.009
D	4.00	4.90	5.00	0.189	0.193	0.197
E1	5.80	6.00	6.20	0.228	0.236	0.244
	3.80	3.90	4.00	0.150	0.154	0.157
e	1.27BSC					
L	0.45	0.60	0.80	0.018	0.024	0.031
L1	1.04REF					
L2	0.25BSC					
R	0.07	-	-	0.003	-	-
R1	0.07	-	-	0.003	-	-
h	0.30	0.40	0.50	0.012	0.016	0.020
θ	0°	-	8°	0°	-	8°
$\theta 1$	15°	17°	19°	15°	17°	19°
$\theta 2$	11°	13°	15°	11°	13°	15°
$\theta 3$	15°	17°	19°	15°	17°	19°
$\theta 4$	11°	13°	15°	11°	13°	15°

13. The top screen in the form of FIG.



Copyright Notice

Copyright by Fortior Technology (Shenzhen) Co., Ltd. All Rights Reserved.

Right to make changes -Fortior Technology (Shenzhen) Co., Ltd reserves the right to make changes in the products - including circuits, standard cells, and / or software - described or contained herein in order to improve design and / or performance. The information contained in this manual is provided for the general use by our customers. Our customers should be aware that the personal computer field is the subject of many patents. Our customers should ensure that they take appropriate action so that their use of our products does not infringe upon any patents. It is the policy of Fortior Technology (Shenzhen) Co., Ltd. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.

This manual is copyrighted by Fortior Technology (Shenzhen) Co., Ltd. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this publication, without the expressly written permission from Fortior Technology (Shenzhen) Co., Ltd.