
HIGH SPEED DIGITAL DESIGN HW2 Problem set #2

NAGARAJ SIDDESHWAR DATE – 1st FEB 2018

Goal: The goal of this lab is to get a hands-on experience to characterize Drivers based on Rise and fall times, Source Impedance, Open circuit voltage and apply all the major termination strategies and tabulate their respective advantages and disadvantages. Also, tabulate the power dissipation. Tool used is Hyperlynx.

Plan: The plan is to theoretically anticipate the source impedance and to theoretically apply the termination strategies to Transmission and predict the best approach considering the power, extra components and so on. The same needs to be verified in Hyperlynx.

Characterize two driver models: 74AC11, TDR, IDT 74FCT



Pick one of the drivers: Build a transmission line circuit. How long can it be without termination?

Driver	Maximum Transmission Line length without termination (in)	Comments				
74ACT11	3.2	The Receiver is a TDR model. For Transmission Line length in inch lesser than rise time in ns, there should absolutely no distortion in the received signal as per the thumb rule. For length greater than 3 inch, the Monotonicity at the logic low level will be affected with further increase of trace length due to excess ringing. However, the logic low level goes till -0.8V and is neglected. The rise time being 1.74 ns, the quality of the signal when it travels a length of 1.74 inch cannot be guaranteed as it heavily depends on the Receiver input characteristics like Gate capacitance.				
SARRIC PARCTINX LINE-D	60 4 ahms 44.5 80 ps 3.00 n 500 100 100 100 100 100 100 100 100 100	1 V/div delay: 0.000 nsec Vertical: 1 V/div delay: 0.000 nsec V/div delay: 0.000 nsec Vertical: 1 V/div delay: 0.000 nsec V/div delay: 0.000 nsec Vertical: 1 V/div delay: 0.000 nsec V/div delay: 0.000 nsec V/div delay: 0.000 nsec V/div delay:				

Engineer the five different termination schemes and optimize each one. Do some have advantages?


Note: The transmission line considered is a simple, 50-ohm, 5 ns delay type. The Receiver is a TDR model.

Termination Type	Resistor added (ohm)	Vlow (V)	Vhi (V)	Acceptable ?	Comments
Source Series	33	-0.639	5	Yes	The Driver source resistance being 17 ohm, if a series resistor of 33 ohm is added near to driver in series to equate to transmission line impedance of 50 ohm, the signal sees a uniform impedance of 50 ohm throughout. Although the Logic high level is more than 5V and logic low level is less than 0, they are acceptable Without the series resistor, there are very high ringing due to impedance mismatch. The same is observed in the below simulation. Advantages: 1. Low power dissipation compared to other terminations 2. Easy to implement since only a single component required and occupies low area on PCB Disadvantages: 1. Larger values might increase the rise time at the RX gate capacitance and the current thereby increasing the impedance
9eneric 50.0 ohm 5 000 ms Selection 11X:LNE-D NetiO1	U2.19 10.000 8.000 10.000 8.000 10.0000 10.00000 10.0000 10.0000 10.00000 10.00000 10.00000 10.00000 10.0000	Vertical: \$ 1	Vidiv offset		### Description of the property of the propert

Pt1: -639mV, 24.761ns


HIGH SPEED DIGITAL DESIGN HW2 Problem set #2

NAGARAJ SIDDESHWAR DATE – 1st FEB 2018



HIGH SPEED DIGITAL DESIGN HW2 Problem set #2

NAGARAJ SIDDESHWAR DATE – 1st FEB 2018



Calculate the average power dissipation in each approach, assuming driver output resistance is 0.

Termination	Power Dissipation Formula	Power Dissipation	Comment
Туре		(W)	
Source Series	0.5*(0)/50	0	The Voltage across the Resistor is negligible as the other end is a very high impedance (RX)
Far End Shunt Vss	0.5*(52)/50	0.25	50% duty cycle considered for the signal
Far End RC	0.5*(0.5*5)2/50+0.5*(0.5*5)2/50	0.125	
Far End Thevenin	0.5*(52)/100+0.5*(52)/100	0.25	
Far End Shunt to Vtt	0.5*(0.5*5)2/50+0.5*(0.5*5)2/50	0.125	

Conclusions / Lessons Learnt:

- 1. Analyze the characteristics of a Driver pin before using it on board
- 2. Make sure Length (in) < Rise time (ns) for any signal to avoid signal distortion. If this condition cannot be met due to board dimensions, use any major termination strategy.
- 3. Source Series termination is the best approach but too much of a source series resistor might increase the rise time at Receiver
- 4. Avoid Far End Thevenin Termination as it needs many additional components and has high power dissipation. Also, the impedance between the Voltage and Return must be minimum to avoid any Ground bounce or related issues
- 5. Use Far End RC termination only when the signal duty cycle is 50%. Else it may lead to ISI $\,$