

# **Pipelined Processor**

## **Project 3**

**Chenkai Shao**

**Jeongsoo Kim**

## **Approach Description**

We implemented the pipelined processor by dividing the single cycle data-path into five stages and adding registers between the stages. We used the provided single-cycle processor as our framework to implement the 5 stage pipeline processor. We basically followed what our professor recommended us to implement it. Since we worked on the single-cycle processor that we did not create, we first tried to understand implementations on the template. Then we discussed our overall implementation for 5 stage pipeline processor such as stored values for each register. After we spend about 2 days to discuss about basic sketches of our implementation, we started implementing.

## **Problems Encountered**

When we started debugging, we encountered several small syntax errors. However, those were pretty easy to fix it. The part that we encountered most problems was forwarding part. The first problem that we encountered was that we missed checking a proper condition for stalling the pipelines. When an opcode in MEM stage is not LW, we should not forward an output from memory. We discussed about it during our discussion, but we forgot to implement it. So, we spent a little while to figure it out. The second problem that we encountered was that we accidentally flushed if-latch, when our pipeline was stalled. When we realized that the condition was incorrect. We simply changed to stalling if-latch and flushing ID-latch, when any stalling occurred. After we fixed it, we have the fully functioning 5 stage pipeline!

## **Contribution**

Jeongsoo Kim: Data-path and Latches

# **Simulation Waveforms**



































































