
Single Cycle Processor Project 2

Chenkai Shao Jeongsoo Kim



Single Modules

ClockDivider.v





Description


Since, it is a little hard to check what happens based on the image of the waveform of the ClockDivider. We add a brief description to explain.

In the testbench of ClockDivider, we first needed to generate 50 MHz clock to test it. For this reason, we use `timescale 1ns/100ps and set that the value of clk is consistently changed at 10 ns interval for 1 second. [1000000000 ns == 1 second] In other word, the clk' value will be changed 100000000 times, and there are total 50000000 positive edges and another 50000000 negative edges. This is exactly the same what Clock_50 generates. [1 MHz = 10^6 Hz] In the verilog ClockDivider code, it will return 1 clock cycle output for every 250000 times of the clock cycle input from our testbench. This should theoretically work fine, I constantly observed that I missed 1 cycle while I was testing this module. After running the test several more times, I assume that the reason why that happened was changing the clock output of the ClockDivider and changing the value of clk in the testbench were not performed at exact same time. [But expected performing at the same time] So, the time difference between those two tasks eventually affects on the last cycle that was not completed. Therefore, we changed the counting times for the output clock of our ClockDivider to 24448 from 250000. After that, we can achieve 100 clock cycle from 50 MHz clock. The count_check is the variable that holds the number of output cycles, and its value is 100 in the waveform image as it shows.

ALU.v









Shifter.v



Mux2x1.v




Mux4x1.v



Single Cycle Processor Running Test2.mif

We can see that LEDR goes up to 24 as expected in the last line of the waveforms.



0 ps 20000 ps 40000 ps 60000 ps 80000 ps 100000 ps 120000 ps

Entity: SCProc_tb Architecture: Date: Mon Nov 07 6:58:46 PM Pacific Standard Time 2016 Row: 1 Page: 1

/SCProc_tb/clk														
/SCProc_tb/reset														
/SCProc_tb/SCProc/pcOut	(00000084	88000000	0000008c	00000090	00000094	(00000098	0000009с	(000000a0	000000a4	(000000a8	000000ac	(000000000	(000000b4	Junus
/SCProc_tb/SCProc/instWord	47660001	306c0004	474d0007	47540003	c7055000	41100025	402100d1	€2001000	c1104000	(c9242000	c8321000	c6142000	€0412000	(a tott
/SCProc_tb/SCProc/controller/op	(0100	0011	(0100		1100	(0100		(1100						
/SCProc_tb/SCProc/rd	X 6		4) 5	(0	(1	2	(0	1	1/2	3	(1)(4	1
/SCProc_tb/SCProc/rs1) 6	C	d)(4	5	(o)1	(0	2	(4	2	(4	<u>)</u> 1	
/SCProc_tb/SCProc/rs2	X 0	6	0		5	Xo.		<u>)</u> 1	4	X 2	<u>)</u> 1) [2		4
/SCProc_tb/SCProc/imm	(0001	0004	0007	0003	5000	0025	00d1	(1000	4000	(2000	1000	2000		4000
/SCProc_tb/SCProc/alu_op	00000					(00011	00010	(00100	00011	(00110	00101	(00001	(00010	00111
/SCProc_tb/SCProc/alu_in1	(00000002	(f0000000	(00000000	00000007	0000000a	00000014	00000035	(00000014	00000021	(00000007	ffffffe8	00000007	0000001f	
/SCProc_tb/SCProc/alu_in2	00000001	00000004	[00000007	00000003	0000000a	(000000025	000000d1	(000000035	00000007	(00000011	00000027	fffffffe8		X
/SCProc_tb/SCProc/cond_flag														
/SCProc_tb/SCProc/rf_out1	000000002	(f0000000	(000000000	00000007	6000000a	00000014	00000035	00000014	00000021	(000000007	ffffffe8	00000007	0000001f	
/SCProc_tb/SCProc/rf_out2	(00000001	00000003	00000001		0000000a	00000014		00000035	00000007	000000011	00000027	ffffffe8		cerence
/SCProc_tb/SCProc/alu_out	(000000003	f0000004	00000007	0000000a	00000014	(00000035	00000011	(00000021	00000027	ffffffe8	ffffffdf	0000001f	80000000	rimres
/SCProc_tb/SCProc/pc_sel	X ₀						vic		-01e-	999a		00-	-	
/SCProc_tb/SCProc/pc_plus_4_plus_imm	(0000008c	0000009c	000000ac	000000a0	00014098	00000130	000003e4	000040a4	000100a8	(000080ac	000040b0	00008064	X000080b8	000 10084
/SCProc_tb/SCProc/mem_wrt_en									10.0					
/SCProc_tb/SCProc/mem_out	20440008	00000Zzz	47770001			4746	0bad (4777	0001	4fc0f00	(0000000x	00000Zzz	4777	0001	immo
/SCProc_tb/LEDR	2		3											

/SCProc_tb/clk	L													
/SCProc_tb/reset														
/SCProc_tb/SCProc/pcOut	84000000	(000000bc	(000000c0	(000000c4	000000c8	000000cc	000000e0	000000e4	000000e8	(000000ec	(000000f0	(000000f4	000000f8	000000fc
/SCProc_tb/SCProc/instWord	ca114000	c2223000	c6002000	c7010000	475dfff8	25050004	47660001	306c0004	471d0001	(474d004b	475d0022	(470dffb0	dc245000	252d0045
/SCProc_tb/SCProc/controller/op	1100				0100	0010	0100	(0011	0100				1101	0010
/SCProc_tb/SCProc/rd	1	(2	(0		5	(o	(6		1	(4	5	(0	2	
/SCProc_tb/SCProc/rs1	1	X 2	(o	(1	d	(0	(6	C	X d				4	(2
/SCProc_tb/SCProc/rs2	4	(3	(2	(0	f	5	(o	6	0			(f	5	(d
/SCProc_tb/SCProc/imm	4000	3000	2000	(0000	fff8	0004	0001	(0004	0001	(004b	0022	(ffb0	5000	0045
/SCProc_tb/SCProc/alu_op	00111	(00100	(00001	(00000		01101	00000						01011	(01101
/SCProc_tb/SCProc/alu_in1	00000016	fffffffe8	00000021	ffffffe8	00000000	ffffffd2	00000003	(f0000000	(00000000				0000004b	(00000000
/SCProc_tb/SCProc/alu_in2	00000008	ffffffdf	00000037	ffffffea	fffffff8	(fffffff8	00000001	00000004	00000001	(0000004b	00000022	(ffffffb0	000000022	(00000000
/SCProc_tb/SCProc/cond_flag														
/SCProc_tb/SCProc/rf_out1	0000001f	ffffffe8	00000021	ffffffe8	00000000	ffffffd2	00000003	(f0000000	00000000				0000004b	(00000000
/SCProc_tb/SCProc/rf_out2	00000008	ffffffdf	00000037	ffffffea	}	(fffffff8	ffffffd2	00000004	ffffffd2				00000022	(00000000
/SCProc_tb/SCProc/alu_out	ffffffe8	00000037	ffffffea	ffffffd2	fffffff8	00000001	00000004	f0000004	00000001	(0000004b	00000022	(ffffffb0	00000000	(00000000
/SCProc_tb/SCProc/pc_sel	0) 1	(0							(0
/SCProc_tb/SCProc/pc_plus_4_plus_imm	000100bc	(0000c0c0	000080c4	(000000€8	000000ac	000000e0	000000e8	000000f8	000000f0	(0000021c	0000017€	(ffffffb8	000140fc	00000214
/SCProc_tb/SCProc/mem_wrt_en														
/SCProc_tb/SCProc/mem_out	0000000x	67 (93ks	(0000000x	(0000000x	X0000000x	2044	0008 (477723321	(00000Zzz	47775001 (2044	0008 (4fc0	f000 \{4777300	(0000000x	2044	8000
/SCProc_tb/LEDR	3								14					

/SCProc_tb/clk														
/SCProc_tb/reset														
/SCProc_tb/SCProc/pcOut	00000100	00000104	00000108	0000010c	00000110	00000114	00000118	(0000011c	00000120	00000124	00000128	(0000012c	00000130	8084.1
/SCProc_tb/SCProc/instWord	47660001	306c0004	(d9245000	252d0041	47660001	306c0004	d6245000	252d003d	47660001	306c0004	d5245000	25210039	47660001	Marian
/SCProc_tb/SCProc/controller/op	-(0100	0011	(1101	(0010	0100	0011	(1101	(0010	0100	0011	(1101	0010	0100	0011
/SCProc_tb/SCProc/rd	2 6		(2		(6		(2		6		/2		(6	
/SCProc_tb/SCProc/rs1	2 6	C) 4	/2	(6	C) 4	(2	(6	(c) 4	(2) 6	c
/SCProc_tb/SCProc/rs2	d)0	6	(5	(d	(0	6	(5	(d	(o	(6) 5	(1	(o	6
/SCProc_tb/SCProc/imm	- 0001	0004	(5000	0041	(0001	0004	5000	(003d	0001	0004	5000	0039	0001	0001
/SCProc_tb/SCProc/alu_op	00000		(01010	(01101	(00000		(01001	(01101	00000		(01101		(00000	
/SCProc_tb/SCProc/alu_in1	00000004	f0000000	(0000004b	(00000000	00000005	f0000000	(0000004b	(00000000	00000006	f0000000	0000004b	00000001	00000007	100,000
/SCProc_tb/SCProc/alu_in2	00000001	00000004	000000022	(00000000	(00000001	(00000004	(000000022	(00000000	00000001	(00000004	00000022	(00000001	(00000001	
/SCProc_tb/SCProc/cond_flag														
/SCProc_tb/SCProc/rf_out1	00000004	f0000000	(0000004b	(00000000	(000000005	f0000000	(00000004b	(000000000	00000006	(f0000000	0000004b	(00000001	00000007	to m
/SCProc_tb/SCProc/rf_out2		00000005	(000000022	(00000000	(ffffffb0	(00000006	000000022	(00000000	ffffffb0	(00000007	00000022	(00000001	Xfffffb0	janex.
/SCProc_tb/SCProc/alu_out	00000005	f0000004	(00000000		00000006	f0000004	(000000000	000000000	000000007	(f0000004	(000000001	(00000000	80000000	ness.
/SCProc_tb/SCProc/pc_sel	0							(0				(0		
/SCProc_tb/SCProc/pc_plus_4_plus_imm	00000108	00000118	(0001410c	00000214	00000118	00000128	(0001411c	00000214	00000128	00000138	0001412c	00000214	00000138	NO.
/SCProc_tb/SCProc/mem_wrt_en														
/SCProc_tb/SCProc/mem_out	20440008 7777000	00000Zzz	X-7770101 X2044	8000	X-7770001	00000Zzz	X2770001 X2044	8000	X-7770001	(00000Zzz	(1777001) 2044	8000	4777330	
/SCProc_tb/LEDR	4		5				(6				7			

/SCProc_tb/clk	7													
/SCProc_tb/reset														
/SCProc_tb/SCProc/pcOut	00000134	00000138	0000013c	00000140	00000144	00000148	(0000014c	00000150	00000154	00000158	0000015c	00000160	00000164	00000168
/SCProc_tb/SCProc/instWord	306c0004	df245000	25210035	47660001	(306c0004	da245000	25210031	47660001	306c0004	dc255000	2521002d	(47660001	306c0004	d9255000
/SCProc_tb/SCProc/controller/op	0011	1101	0010	0100	(0011	1101	0010	0100	0011	(1101	0010	(0100	0011	(1101
/SCProc_tb/SCProc/rd	6	2		6		/2		6		(2		(6		2
/SCProc_tb/SCProc/rs1	c	14	2	6	(c)4	(2	(6	C	(5	2	(6	C	X 5
/SCProc_tb/SCProc/rs2	6	(5	X 1	0	(6) 5	(1)o	(6)5	(1	(o	6	5
/SCProc_tb/SCProc/imm	0004	5000	(0035	0001	(0004	5000	(0031	0001	0004	(5000	002d	(0001	0004	5000
/SCProc_tb/SCProc/alu_op	00000	(01111	(01101	00000		(01110	(01101	00000		(01011	01101	(00000		(01010
/SCProc_tb/SCProc/alu_in1	f0000000	0000004b	(00000001	00000008	(f0000000	(0000004b	(00000001	00000009	f0000000	00000022	00000001	(0000000a	f0000000	00000022
/SCProc_tb/SCProc/alu_in2	00000004	00000022	(00000001	00000001	(00000004	00000022	(00000001	00000001	[00000004	(00000022	00000001	(00000001	[00000004	00000022
/SCProc_tb/SCProc/cond_flag														
/SCProc_tb/SCProc/rf_out1	f0000000	0000004b	(00000001	80000000	(f0000000	(0000004b	(00000001	00000009	(f0000000	000000022	00000001	(0000000a	[f0000000	00000022
/SCProc_tb/SCProc/rf_out2	80000008	00000022	(00000001	ffffffb0	(000000009	000000022	(00000001	(ffffffb0	(0000000a	00000022	00000001	(ffffffb0	(0000000b	00000022
/SCProc_tb/SCProc/alu_out	10000004	00000001	(00000000	00000009	(f0000004	00000001	(00000000	0000000a	(f0000004	(00000001	00000000	(00000000b	[f0000004	00000000
/SCProc_tb/SCProc/pc_sel	0		(0				(0				0			
/SCProc_tb/SCProc/pc_plus_4_plus_imm	00000148	0001413€	00000214	00000148	(00000158	(0001414€	(00000214	00000158	00000168	(0001415c	00000214	(00000168	00000178	0001416c
/SCProc_tb/SCProc/mem_wrt_en														
/SCProc_tb/SCProc/mem_out	00000222	42723001 (2044	8000	47773001	(00000Zzz	2044	8000	(272000)	(00000Zzz	2044	8000	7770001	00000Zzz	(777C031)—
/SCProc_tb/LEDR	7	8				9				(10				(11

/SCProc_tb/clk													
/SCProc_tb/reset													
/SCProc_tb/SCProc/pcOut	- (0000016c	00000170	00000174	00000178	0000017c	00000180	00000184	00000188	(0000018c	00000190	00000194	00000198	(0000019c)-
/SCProc_tb/SCProc/instWord	~ 252d0029	47660001	306c0004	d6255000	25210025	47660001	306c0004	d5255000	252d0021	47660001	(306c0004	df255000	252d001d /-
/SCProc_tb/SCProc/controller/op	(0010	(0100	(0011	1101	0010	0100	0011	1101	(0010	0100	0011	1101	0010
/SCProc_tb/SCProc/rd	2	(6		2		(6		/2		(6		2	6
/SCProc_tb/SCProc/rs1	5 2	(6	χ _c	(5	(2	(6	(c	(5	2	1 6	(c	(5	2 6
/SCProc_tb/SCProc/rs2	5 (d	(0	(6	(5	(1	Xo.	(6	(5	(d	Xo.	(6	(5	(d (0
/SCProc_tb/SCProc/imm	···· 0029	(0001	0004	5000	0025	(0001	0004	5000	0021	(0001	0004	5000	(001d)
/SCProc_tb/SCProc/alu_op	(01101	(00000		01001	(01101	(00000		(01101		(00000		(01111	(01101)
/SCProc_tb/SCProc/alu_in1	- (00000000	(00000000)	(f0000000	00000022	(00000001	0000000c	(f0000000	00000022	(00000000)	0000000d	(f0000000	00000022	(000000000)-
/SCProc_tb/SCProc/alu_in2	- (000000000	(00000001	(00000004	00000022	(00000001	(00000001	00000004	00000022	(00000000	00000001	(00000004	00000022	(000000000)-
/SCProc_tb/SCProc/cond_flag													
/SCProc_tb/SCProc/rf_out1	- (000000000	(00000000b	(f0000000	00000022	(000000001	(0000000c	(f0000000	00000022	(00000000)	0000000d	(f0000000	00000022	(000000000)-
/SCProc_tb/SCProc/rf_out2	- (000000000	(ffffffb0	(0000000c	00000022	(00000001	(ffffffb0	0000000d	00000022	(00000000)	ffffffb0	(00000000e	00000022	(00000000)-
/SCProc_tb/SCProc/alu_out	00000000	0000000c	(f0000004	00000001	000000000	0000000d	(f0000004	00000000		0000000e	f0000004	00000000	Œ
/SCProc_tb/SCProc/pc_sel	0				Ĭ0								
/SCProc_tb/SCProc/pc_plus_4_plus_imm	- (00000214	00000178	00000188	0001417c	00000214	00000188	00000198	0001418€	(00000214	00000198	(000001a8	(0001419c	(00000214)-
/SCProc_tb/SCProc/mem_wrt_en													
/SCProc_tb/SCProc/mem_out	20440008	X/27770CC1	(00000Zzz	17773301 2044	8000	47773301	(00000Zzz	17773001 2044	8000	47773301	(00000Zzz	\$4777XXX1 \\\2044	0008
/SCProc_tb/LEDR	11			12				13				(14	

/SCProc_tb/clk	\neg _													
/SCProc_tb/reset														
/SCProc_tb/SCProc/pcOut	000001a0	000001a4	000001a8	000001ac	(000001b0	000001b4	00000168	000001bc	(000001c0	000001c4	000001c8	000001cc	000001d0	000001 d4
/SCProc_tb/SCProc/instWord	47660001	306c0004	(da255000	25210019	47660001	306c0004	dc204000	25210015	47660001	306c0004	d9204000	25210011	47660001	30600004
/SCProc_tb/SCProc/controller/op	0100	0011	(1101	0010	(0100	0011	1101	0010	(0100	0011	(1101	(0010	0100	0011
/SCProc_tb/SCProc/rd	6		2		(6		2		(6		2		6	
/SCProc_tb/SCProc/rs1	6	C)5	2	(6	c	Xo.	2	(6	\(c	0	12	6	χ _c
/SCProc_tb/SCProc/rs2	0	6) 5	1	(o	6	(4)(1	(0	(6)4	(1	0	(6
/SCProc_tb/SCProc/imm	0001	0004	5000	0019	(0001	0004	4000	0015	(0001	(0004	4000	(0011	0001	0004
/SCProc_tb/SCProc/alu_op	00000		01110	01101	(00000		01011	01101	(00000		(01010	(01101	00000	
/SCProc_tb/SCProc/alu_in1	0000000e	f0000000	00000022	00000001	0000000f	f0000000	(ffffffb0	00000001	00000010	f0000000	(ffffffb0	00000001	00000011	10000000
/SCProc_tb/SCProc/alu_in2	00000001	00000004	00000022	00000001	(00000001	00000004	00000004b	00000001	(00000001	00000004	(0000004b	000000001	00000001	000000004
/SCProc_tb/SCProc/cond_flag														
/SCProc_tb/SCProc/rf_out1	0000000e	(f0000000	000000022	00000001	0000000f	f0000000	(ffffffb0	00000001	00000010	(f0000000	ffffffb0	(000000001	00000011	(0000000
/SCProc_tb/SCProc/rf_out2	ffffffb0	0000000f	00000022	00000001	(ffffffb0	00000010	(00000004b	00000001	(ffffffb0	00000011	0000004b	000000001	ffffffb0	00000012
/SCProc_tb/SCProc/alu_out	100000000	f0000004	00000001	00000000	00000010	f0000004	000000001	(00000000	00000011	f0000004	00000001	(00000000	00000012	10000004
/SCProc_tb/SCProc/pc_sel	0			(0				(0				Xo .		
/SCProc_tb/SCProc/pc_plus_4_plus_imm	000001a8	(000001b8	000141ac	00000214	(000001b8	000001c8	000101bc	00000214	(000001c8	(000001d8	(000101cc	00000214	000001d8	0000001 eB
/SCProc_tb/SCProc/mem_wrt_en							1							
/SCProc_tb/SCProc/mem_out	(m.n.) 47773301	(00000Zzz	(2044)	8000	F7770001	00000Zzz	/man 2044	-0008	7770001	(00000Zzz) (2044)	8000	27770101	00000Zzz
/SCProc_tb/LEDR	14		(15				16				17			

/SCProc_tb/clk														
/SCProc_tb/reset														
/SCProc_tb/SCProc/pcOut	6657	000001d8	000001dc	000001e0	000001e4	000001e8	(000001ec	000001f0	000001f4	000001f8	000001fc	00000200	00000204	00000208
/SCProc_tb/SCProc/instWord	(Arter	d6204000	252d000d	47660001	306c0004	d5204000	(25210009	47660001	(306c0004	df204000	(252d0005	47660001	(306c0004	da204000
/SCProc_tb/SCProc/controller/op	0011	1101	(0010	0100	0011	1101	(0010	0100	0011	1101	0010	(0100	0011	(1101
/SCProc_tb/SCProc/rd	6	2		6		2		[6		2		(6		/2
/SCProc_tb/SCProc/rs1	c	(0	(2	(6	(c	Y o	(2) 6	(c	0	(2	(6	(c	(o (:
/SCProc_tb/SCProc/rs2	6	(4)(d	0	(6	14	(1	(0	(6	4	(d	(o	(6)4
/SCProc_tb/SCProc/imm	0004	4000	(000d	0001	0004	4000	(0009	0001	(0004	4000	(0005	(0001	(0004	4000
/SCProc_tb/SCProc/alu_op	00000	01001	(01101	(00000		01101		(00000		(01111	(01101	(00000		(01110
/SCProc_tb/SCProc/alu_in1	12:0000	ffffffb0	(00000000	00000012	f0000000	ffffffb0	(00000001	00000013	(f0000000	ffffffb0	(00000000	00000014	f0000000	ffffffb0
/SCProc_tb/SCProc/alu_in2		0000004b	(00000000	00000001	00000004	0000004b	(00000001	00000001	(00000004	0000004b	(00000000)	(00000001	00000004	0000004b
/SCProc_tb/SCProc/cond_flag			1											
/SCProc_tb/SCProc/rf_out1	£2000	ffffffb0	(00000000	00000012	f00000000	ffffffb0	(00000001	00000013	(f0000000	ffffffb0	(00000000)	00000014	(f0000000	ffffffb0
/SCProc_tb/SCProc/rf_out2	pare	0000004b	(00000000	ffffffb0	00000013	0000004b	(00000001	[fffffb0	00000014	0000004b	(00000000)	(ffffffb0	00000015	0000004b
/SCProc_tb/SCProc/alu_out	Samo	00000000	(00000000	00000013	f0000004	00000001	(00000000)	00000014	(f0000004	00000000		00000015	(f0000004	00000000
/SCProc_tb/SCProc/pc_sel	0		(o				((0							
/SCProc_tb/SCProc/pc_plus_4_plus_imm	miss	000101dc	(00000214	000001e8	000001f8	000101ec	(00000214	000001f8	00000208	000101fc	00000214	00000208	00000218	0001020c
/SCProc_tb/SCProc/mem_wrt_en														
/SCProc_tb/SCProc/mem_out	000.0	(2044	8000	(777330)	(00000Zzz	2044	8000	(2777300)	(00000Zzz	2044	8000	(777000)	(00000Zzz	27770011 20440008
/SCProc_tb/LEDR	17	18				19				20				21

/SCProc_tb/clk														
/SCProc_tb/reset														
/SCProc_tb/SCProc/pcOut	0000020c	00000210	00000224	00000228	0000022c	00000230	00000234	00000238	(0000023c	00000240	00000244	00000248	0000024c	00100250
/SCProc_tb/SCProc/instWord	252d0001	20440004	47660001	306c0004	474d0037	475d00e1	(472d0400	30420000	30520004	47220004	70020000	25050002	7002fffc	26340064
/SCProc_tb/SCProc/controller/op	0010		(0100	0011	0100			0011		0100	(0111	0010	0111	0010
/SCProc_tb/SCProc/rd	2	(4	(6		X 4	5	2)4	5	2	(0			
/SCProc_tb/SCProc/rs1	2	14	1 6	C	d			2				0	/2	0
/SCProc_tb/SCProc/rs2	d) 4	Xo.	(6	(0)4	(5	0)5	X f	14
/SCProc_tb/SCProc/imm	0001	(0004	(0001	0004	0037	00e1	0400	0000	0004		(0000	0002	(fffc	0004
/SCProc_tb/SCProc/alu_op	01101	(01100	(00000									01101	(00000	01001
/SCProc_tb/SCProc/alu_in1	00000000	(0000004b	00000015	f0000000	00000000			00000400			00000404	000000e1	(00000404	03330037
/SCProc_tb/SCProc/alu_in2	00000000	(0000004b	(00000001	(00000004	00000037	000000e1	(00000400	(00000000	(00000004		(000000000	000000e1	(fffffffc	0330037
/SCProc_tb/SCProc/cond_flag														
/SCProc_tb/SCProc/rf_out1	00000000	(0000004b	(00000015	(f0000000	(00000000			00000400			00000404	000000e1	00000404	timbots/
/SCProc_tb/SCProc/rf_out2	00000000	(0000004b	(ffffffb0	00000016	(ffffffb0			00000037	(000000e1	ffffffb0		000000e1		E0300087
/SCProc_tb/SCProc/alu_out	00000000	(00000001	00000016	(f0000004	00000037	000000e1	00000400		00000404			(00000000	00000400	00000001
/SCProc_tb/SCProc/pc_sel	0	1	(o									Xo.		1
/SCProc_tb/SCProc/pc_plus_4_plus_imm	00000214	(00000224	0000022c	(0000023c	(0000030с	000005b8	00001238	0000023c	(00000250	00000254	(00000248	00000254	00000240	10330264
/SCProc_tb/SCProc/mem_wrt_en														
/SCProc_tb/SCProc/mem_out	20440008		(1777000)	(00000Zzz	17770001 474 6	0bad (4766	50001	(0000	00037 (0000	100e1		2044	0008 (0000	0037
/SCProc_tb/LEDR	21				22									

/SCProc_tb/clk														
/SCProc_tb/reset														
/SCProc_tb/SCProc/pcOut	033350	00000264	00000268	(0000026c	00000270	00000274	00000278	00000280	00000284	0000027c	00000298	0000029c	(000002a0	000002a4
/SCProc_tb/SCProc/instWord	SNOWN	47660001	306c0004	475d009f	c7555000		(604d00a0	25450001	(60540000	20440006	47660001	306c0004	705c0010	305c0000
/SCProc_tb/SCProc/controller/op	0010	0100	0011	(0100	1100		(0110	0010	(0110	0010	(0100	0011	(0111	0011
/SCProc_tb/SCProc/rd	0	(6		(5			(4		(5	4	(6		(5	
/SCProc_tb/SCProc/rs1	0	(6	C	(d	(5		(d	4)(4		(6	C		
/SCProc_tb/SCProc/rs2	4	(o	6	(0	5		X o	5	0	4	(0	6	(0	5
/SCProc_tb/SCProc/imm	0004	0001	0004	(009f	5000		00a0	0001	0000	0006	(0001	0004	0010	0000
/SCProc_tb/SCProc/alu_op	01001	(00000)						01101	(00000	01100	(00000			
/SCProc_tb/SCProc/alu_in1	0000007	00000016	f0000000	(00000000	0000009f	0000013e	(00000000	0000027c			(00000017	f0000000		
/SCProc_tb/SCProc/alu_in2	mmes.	000000001	00000004	(0000009f	0000009f	0000013e	(00000280	0000027c	(00000000	0000027c	(00000001	00000004	(00000010	(00000000
/SCProc_tb/SCProc/cond_flag														
/SCProc_tb/SCProc/rf_out1	9000022	00000016	f0000000	(00000000)	0000009f	0000013e	(00000000)	0000027c			(00000017	f0000000		
/SCProc_tb/SCProc/rf_out2	9000027	00000037	00000017	00000037	0000009f	0000013e	00000037	0000027c	00000037	0000027c	(00000037	00000018	00000037	(0000000x
/SCProc_tb/SCProc/alu_out	9933441	00000017	f0000004	0000009f	0000013e	0000027c	00000280	00000000	0000027€	00000001	00000018	f0000004	(f0000010	f0000000
/SCProc_tb/SCProc/pc_sel	1	(0					(2	0	2	(1	(0			
/SCProc_tb/SCProc/pc_plus_4_plus_imm	0000001	0000026c	0000027€	000004ec	00014274	00014278	000004fc	00000288	00000288	00000298	(000002a0	000002b0	000002e4	000002a8
/SCProc_tb/SCProc/mem_wrt_en														
/SCProc_tb/SCProc/mem_out	2044	0008 (77780)	(00000Zzz	X4775001 X4021	00d1 2521	0035 (2044	0006 (2545	0001 (2044	0008 (2044	0006 2044	0008 777001	(00000Zzz	(0000000x	
/SCProc_tb/LEDR	22			23									24	



Overall Description

For this project, we basically followed what Professor Hadi recommended in the class, so we first implemented all the small modules and tested them such as ALU, ClockDivider, RegFile, Muxes, etc. After that, we implemented the overall data-path and the controller. For the controller, we created a spreadsheet listing the opcode and corresponding control signals. We formatted the spreadsheet in such a way that we can copy the content from the spreadsheet to the Verilog file as the case statement. We simulated the processor in ModelSim first and then programmed it to the FPGA once the simulation result seemed correct.

One of the problems that we encountered during our implementation was converting some labels, used before they are declared, into our binary codes. At that moment, we realized that we need to do a pre-running the assembly code to have all values of labels for the case that we encountered. Because our assembler was generating our binary codes as soon as it read each line of the assembly file. Therefore, we implemented a separate function for the pre-running, and it resolves the problem that we encountered.

Another big issue was initializing the memory in ModelSim. Since ModelSim does not take mif files, we had to manually convert the mif file to a mti file and ran the following code in the simulator to load the memory content every time we restarted the simulation.

mem load -i //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Test2.mem -format mti /SCProc_tb/SCProc/instMem/data

 $mem\ load\ -i\ //VBOXSVR/CS3220\ -Group/Proj2/SCProcChenkaiShao/Test2.mem\ -format\ mti\ /SCProc_tb/SCProc/dataMem/data$

We also had some bugs in the code such as alu_in1, alu_in2, and alu_out should be declared as signed and wires should be declared before used.

Except for the problem above, rest of the problems that we encountered were mostly caused by compatibility issues of our work. When we were combining our work, we noticed that bit-widths of several outputs and types of variables such as signed or unsigned. Even we were implementing Register files in two different ways for one same purpose at some moment. We think that these happened because of lack of communications. Therefore, we agree communicating more frequently and spending more time on designing basic structures of our implementation for our future project.

Contribution

Jeongsoo Kim:

Tested all the single modules and generated waveforms Implemented ClockDivider and ALU Complete debugging for the assembler and finalized it.