

EENG-331 Lab 5:

SPICE Netlist Simulation

1 Prelab

1.1 Common Source Amplifier With Resistor Biasing and Passive Load

Prior to the lab, each team member designed a Common Source Stage with resistor divider biasing and resistor load, for $A_v = 10$, $5mW$ power budget, $V_{ov} = 100mV$, $k_p = \frac{100\mu A}{V^2}$, $V_{dd} = 5V$, $\lambda = 0$, and $V_{th} = 0.5V$. Additionally, it was assumed that an "investment" of 10% of the power budget on setting the gate voltage was intended. Finally, we assumed that $L = 10\mu m$ is the smallest allowable value for the design. The hand-calculations for this amplifier design can be seen in Figure(1). The resulting design has values as follows:

$$P_{\text{power consumed by } I_d} = 90\% \cdot 5mW = 4.5mW \quad (1)$$

$$I_d = \frac{4.5mW}{5v} = 0.9mA \quad (2)$$

$$I_d = 0.9mA = \frac{1}{2}k_p \frac{W}{L} V_{ov}^2 \rightarrow \frac{W}{L} = \frac{18000\mu}{10\mu} = 1800 \quad (3)$$

$$g_m = \frac{2I_d}{V_{ov}} = 18mS \quad (4)$$

$$A_v = -g_m R_d \rightarrow |A_v| = g_m R_d \rightarrow R_d = 556\Omega \quad (5)$$

$$V_{g,dc} = V_{th} + V_{ov} = 0.6v \quad (6)$$

$$I_{\text{gate voltage divider}} = \frac{10\% \cdot 5mW}{5v} = 0.1mA \quad (7)$$

$$R_2 = \frac{0.6V}{0.1mA} = 6k\Omega \quad (8)$$

$$R_1 = \frac{5V - 0.6V}{0.1mA} = 44k\Omega \quad (9)$$

1.2 Common Source Amplifier With Self-Biasing, Active Load

Additionally, a CS stage was designed using a current source for the load, and the self-biasing method for setting the gate voltage. This stage follows all the same constraints as the previous section.

Regarding I_d , the instructions say to use the same I_d as the previous stage. This would be only $0.9mA$, and also did not seem to be in alignment with email communications received about the lab calculations. We instead chose to interpret this as "Use the same power budget", which results in $I_d = 1mA$, and is consistent with the other communications received.

Before presenting the calculations, know that an oversight was made on the gain of the stage initially, but quickly corrected after the start time of the lab. Since the prelab was due at the start of the lab, we

present the initial flawed calculations in the scan of the prelab, but the correct calculations in this lab report. The flawed calculations can be seen in Figure(2).

The mistake made was to take the gain equation for CS w/ active load, $A_v = g_m r_o$, and use it with $\lambda = 0$, but mistakenly behave as if $r_o \neq \infty$ in that case, which gave $A_v = g_m$, suggesting a need for a very large g_m . It is believed that a contributing factor to the mistake was the nonsensical correct result: $r_o = \infty$, which is fine, but $A_v = g_m \cdot \infty = \infty$, which would make it impossible to meet the $A_v = 10$ constraint.

The calculations for this stage are much more simple. Self-biasing will set V_g . We simply need to choose $\frac{W}{L}$ such that $V_{ov} = 0.1$, to match the constraint. We take Equation(3), and recalculate $\frac{W}{L}$ for $I_d = 1mA$, returning Equation(10).

$$I_d = 1mA = \frac{1}{2}k_p \frac{W}{L} V_{ov}^2 \rightarrow \frac{W}{L} = \frac{20000\mu}{10\mu} = 2000 \quad (10)$$

The choice of R_g is arbitrary, but it is worth noting that R_g results in coupling between V_{in} and V_{out} . Since a CS stage is an inverting amplifier, this makes the coupling a negative feedback to the input, degrading our overall gain. In our simulations we are using a voltage source with no series resistance for V_{in} ; as a result this effect is not seen except as an interaction with the input coupling capacitor, which we can suppress by making the capacitor arbitrarily large.


1/

EEENG-331 Prelab 5 Jeremy Munson

a. Watch the Lab Video \rightarrow Done
 $\frac{W}{L} = \frac{36000}{10}$ (From video)

b. Design a CS Stage without source degeneration
 $A_v = 10$, Power = 5mW, $\lambda = 0$, $V_{ov} = 100mV$
 $K_p = 100 \frac{\mu A}{V^2}$, $V_{DD} = 5V$, $V_{th} = 0.5V$
 I don't know what portion you want invested in gate voltage divider, so using W/L from video.

- $I_D = \frac{1}{2} K_p V_{ov}^2 \cdot \frac{W}{L} = \frac{1}{2} \frac{100 \mu A}{V^2} 3600 (0.01V^2)$
 $= 1.8mA \rightarrow P = 9mW$... VMM... That will not work.
- Backing up, let's invest 10% \rightarrow
 $I_D \cdot 5V = 4.5mW \rightarrow I_D = .9mA$
 $.9mA = \frac{1}{2} \frac{100 \mu A}{V^2} .01V^2 \cdot \frac{W}{L} \rightarrow W/L = 1800 \rightarrow L=10 \quad W=18000$
- $g_m = \frac{2I_D}{V_{ov}} = \frac{1.8mA}{.1V} = 18mS$
- $A_v = -g_m R_D \rightarrow 10 = -.018 R_D \rightarrow R_D = 556 \Omega$
- Now for R_1, R_2
 $V_{ov} = .1V$, $V_{th} = .5V$, $\therefore V_G = .6V$
 There is .1mA "left over" from before, so
 $.6V = .1mA R_2 \rightarrow R_2 = 6K$, $R_1 = 44K$
- Check that we are in Sat.
 $I_D \cdot R_D = .0009 \cdot 556 = 0.5V$
 Then by KVL, $V_{GS} = 4.5V \rightarrow 4.5 > 0.1$
 So we are well within Saturation




just in case, IF gate bias current neglected, then $I_D = 1mA$
 and $A_v = g_m R_D$
 $g_m = \frac{2I_D}{V_{ov}}$
 $\rightarrow R_D = 500 \Omega$

Figure 1: Prelab Calculations for CS amplifier with resistor load & biasing

2/

- FENG 331 Ptlab 5 Jeremy Munson
- c. Design Cs with same constraints, but self-biasing (use same I_D)
- Using the same I_D would not consume the full power budget, was it meant that we draw the same total current?



$$g_m = \sqrt{2 \mu_p \frac{W}{L} I_D} \rightarrow 100 = 2 \cdot \frac{100 \mu A}{V_t} \cdot 1 mA \cdot \frac{W}{L}$$

$$\frac{W}{L} = 5,000,000,000 \text{ which is a Lot}$$

If $\lambda \neq 0$, Then $A_v = -g_m r_o$, and $\frac{W}{L}$ would be much more reasonable

Also, just in case, with $I_D = 0.9 mA$
 $\frac{W}{L} = 5.5 \times 10^4$

Figure 2: Mistaken Prelab Calculations for CS amplifier w/ active load and self-biasing

Contents

1 Prelab **1**

 1.1 Common Source Amplifier With Resistor Biasing and Passive Load 1

 1.2 Common Source Amplifier With Self-Biasing, Active Load 1

Table Of Contents **5**

List of Figures

1 Prelab Calculations for CS amplifier with resistor load & biasing 3

2 Mistaken Prelab Calculations for CS amplifier w/ active load and self-biasing 4