Jayanth Krish

Electronics & Communication Engineering | **Bachelor of Technology**
Manipal Institute of Technology, Manipal Academy of Higher Education (MAHE)
jayanth.mitmpl2024@learner.manipal.edu | +91-7829377386
linkedin.com/in/jayanth-krish | github.com/jkr1sh

Junior Year | CGPA: 8.91/10 **Expected Graduation: Jun 2028**

Achiever's Scholarship (MIT, Manipal) *(Oct '25)*
Merit scholarship awarded to the top 5% of the B.Tech ECE cohort

WORK EXPERIENCE

- **Electronics & FPGA Intern** | ***NCRA-TIFR, Ooty Radio Telescope*** *(May '26–Jul '26)*
  - Reverse engineered the legacy phased-array declination control link from schematics and DOS-era C code for the IBM XT/AT + **Intel 8273 SDLC multidrop bus** controlling 22 field modules (1056 dipoles).
  - Built a **TI C2000 hardware monitor** with signal conditioning to log SDLC Frames; built Python tools to decode NRZI/CRC bitstreams and isolate a live array telemetry fault.
  - Prototyped a replacement control-room backend on a Linux PC + FPGA, implementing a modular **SystemVerilog SDLC controller** (framing, bit stuffing, CRC) verified via **RTL loopback**.
- **Electronics and Power Subsystem** | ***Parikshit Student Satellite, MIT, Manipal*** *(Feb '25–May '26)*
  - Led integration for the Communication Module (UHF/VHF links, on-board data handling (OBDH), and thermal camera payload interface).
  - Developed an integrated platform for **Hardware-in-the-Loop (HIL)** testing with interfaces for payload, OBDH, and communications subsystems from system specifications to multi-layer PCB bring-up.
  - Contributed to hardware bring-up of the ADCS board, interfacing sensors, actuators, and ADCs on an **STM32** platform.
- **Hardware Engineering Intern** | ***BeePrecise (Unit of Ecosight Technologies Pvt. Ltd.)*** *(Jun '25–Jul '25)*
  - Designed and verified multi-layer **nRF52-based** IoT sensor PCBs with **ESD protection** and **DFM/DFT** compliance; built a small-batch reflow oven setup reducing assembly lead times by 1 week.

RESEARCH & TECHNICAL PROJECTS

- **Undergraduate Researcher** | ***Mixed Signal & Computing Group (Advisor: Dr. Senorita Deb)*** *(Aug '26–Present)*
  - Designed a Digital Dual Mixer Time Difference **(DDMTD)** core in Verilog based on heterodyne time-expansion, incorporating synchronizer-based sampling, deglitching, modular timestamping, and phase unwrapping.
  - Synthesized via **Yosys** on `sky130` (**806 cells**, **7,264** $\mu\mathbf{m}^2$); **Artix-7 FPGA** emulation to characterize phase noise, repeatability, and averaging trade-offs.
- **Dual-Port VRAM Framebuffer Controller**: Designed a standalone hardwired display controller in Logisim-Evolution for a 128×128 RGB-565 matrix. Implemented **interleaved 2-cycle raster timing** on a **256 KB dual-port VRAM**, bit-concatenated coordinate addressing $\{\text{Bank}, Y, X\}$, and a coordinate-comparator multiplexer for a non-destructive hardware cursor.
- **Tunable THD+N Analyzer Frontend**: Developed a variable Q-factor, tunable **Twin-Tee Notch Filter** for **audio frequencies**, achieving up to **60 dB** fundamental suppression.

POR & EXTRA-CURRICULARS

- **President**, ChipMIT: Organized technical panels with Analog Engineers from TI Dallas (150+ attendees); attended Cadence RTL-to-GDSII and TCAD workshops; won 1st place in Marvell Semiconductor Showdown. *(Present)*
- **Apprentice**, PCB Fabrication Workshop (Dr. TMA Pai Polytechnic): Executed complete prototyping flows including CNC milling, UV-cured solder masking, chemical tinning, and SMD assembly. *(Jan '25)*

TECHNICAL SKILLS

- **HDLs & EDA Tools**: SystemVerilog, Verilog, VHDL, Yosys, LibreLane (OpenLane), OpenROAD, OpenSTA, KLayout, Vivado, KiCAD, SPICE, QUCS-Studio, FlatCAM
- **Programming & Scripting**: C, Python (NumPy, SciPy, Jupyter), Bash, Make, Linux, MATLAB/GNU Octave
- **Benchtop Instrumentation**: Oscilloscopes, Logic Analyzers, Spectrum Analyzers, Signal Generators (AWGs), Bench Power Supplies, SMD Rework, HIL Testing