

File Edit View Select Highlight List Hierarchy Design Attributes Schematic Timing Test Power AnalyzeRTL Window Help

ps

Hier.1

Logical Hierarchy

1

2

3

4

5

Specify Clock

Clock name: clk

Port name: clk

☐ Remove clock

Clock creation

Period: 5

Edge	Value
Rising	0
Falling	2.5

Add edge pair

Remove edge pair

Invert wave form

0.00 2.50 5.0

☐ Don't touch network ☐ Fix hold

OK Cancel Apply

Cells (All)

Cell Name

cont controller cont

dp datapath_WIDTH8_R... dp

Schematic.2

mips

memread

memwrite

8_pins(writedata[],...)

8_pins(memdata[],...)

8_pins(addr[],...)

reset

clk