

## Netlist:

☒ Verilog

Files:



Top Cell: ☒ Auto Assign ☐ By User:

## Netlist Files

Netlist File:

/GATE/mips\_mapped.v

**Add**

<<

4

2

**Netlist Files:**

**Netlist Selection:**

3

/research/ece/Inis/USERS/giacomin/tsmc\_180nm/labs/HDL/GATE

mips\_mapped.v

Filters: Netlist Files (\*.v\*)

**Close**

5

Delete