

## Simulation Properties

Simulation Configuration Name

mapped

Place in Folder

Top Level

Add Folder...

Design VHDL Verilog Libraries **SDF** Others

Name	Type	Path
+ std_developerskit	Library	\$MODEL_TECH/./st
+ sv_std	Library	\$MODEL_TECH/./sv
+ synopsys	Library	\$MODEL_TECH/./sy
+ verilog	Library	\$MODEL_TECH/./v
+ vh_ux01v_lib	Library	\$MODEL_TECH/./M
+ vhdlopt_lib	Library	\$MODEL_TECH/./M
+ vital2000	Library	\$MODEL_TECH/./vi
- xor2_mapped	Library	/research/ece/lnis/US
nnt	Optimize	

Design Unit(s)

xor2\_mapped.xor2\_th

Resolution

default

Optimization

☒ Enable optimization

Optimization Options...

Save

Cancel

## Simulation Properties

Simulation Configuration Name

mapped

Place in Folder

Top Level

Add Folder...

Design VHDL Verilog Libraries SDF Others

SDF Files

## Add SDF Entry

SDF File

/research/ece/lnis/USERS/giacom

Browse...

Apply to Region

xor2\_tb/xor2\_dut

Delay

typ

OK

Cancel

Add...

Modify...

Delete

SDF Options

☐ Disable SDF warnings☐ Reduce SDF errors to warnings

Multi-Source delay

Save

Cancel