

# ECE/CS 5710/6710 - Lab 1

## CMOS Inverter - Schematic and Circuit Simulation

**Pre-lab Assignment:** Check for the date on Canvas.

**Lab Report:** Check for the date on Canvas.

### 1 Objectives

The goal of this first lab is to teach you a basic full-custom VLSI set of skills by drawing the schematic and performing electrical simulations of a CMOS inverter using the SkyWater 130nm design kit.

### 2 Pre-lab Assignment

Answer the following questions and submit a **.pdf** file through Canvas:

1. What is CMOS technology? Briefly explains how it works.
2. For a transistor, what  $I_{on}$  and  $I_{off}$  refer to? When measuring  $I_{on}$  and  $I_{off}$  for an *nmos* transistor, what should be the values of  $V_{GS}$  and  $V_{DS}$ ?
3. What is the function of a CMOS inverter? Draw its schematic.
4. Draw the *Voltage Transfer Characteristic* (VTC) and explain what is the switching point of a CMOS inverter.
5. When considering both input and output curves from a logic gate, how are the propagation delay, rising and falling time usually calculated?
6. What are the *ff/tt/ss* process corners in VLSI design? Why it is important to consider them when designing?

### 3 Introduction the the Tools

In this lab, you will use a very well known industrial software: Virtuoso® from Cadence. Virtuoso is the platform for creating and simulating your designs. It consists of the Schematic Editor, the Layout Editor, the Analog Design Environment (ADE) which is the graphical front-end for the circuit simulator (called Cadence Spectre) and many other tools.

### 4 Lab Assignment

#### 4.1 Running the Software and Creating a New Library

1. Launch Cadence Virtuoso® using the 130nm design kit. To do so, go to the git repo you created for the labs and run the following command:

```
./start_virtuoso
```

At this point, the software should start and the *Command Interpreter Window* should pop-up (Fig. 1). The CIW is the main window and allow you to launch all the Virtuoso® tools through the menus or through direct commands with the Cadence script language (SKILL). In this window, you can see all the information, errors and warning so always remember to take a look at it when something is not working.




Figure 1: The Command Interpreter Window.

Another window should also pop-up (Fig. 2): the library manager window. In virtuoso, all the designs are stored in different libraries. Each library contains several cells and each cell is defined through different views (referred as cellviews). A single cell can have multiple cellview that can be different way of representing the cell (schematic, layout, symbol, *etc.*). By default, some libraries are already provided to you:

- **basic:** contains graphical elements for drawing schematics.
- **analogLib:** contains all the useful elements for electrical simulation (voltage and current sources, ideal resistors and capacitors, switches, ground, *etc.*). This library cells not being physical, this library is only used for simulation purposes.
- **s8phirs\_10r:** contains all the core devices (transistors, resistors, capacitors) from the SkyWater 130nm technology node. You will use those devices to create your own designs.




Figure 2: The Library Manager window.

2. Now, you first need to create a new library for your designs (referred as your design library). Create a new library in Virtuoso® (*Library Manager -> File -> New -> Library...*). After choosing the location of your library (it is recommended to put it in the `/libs` directory inside your current working directory to ensure a better organization), a pop-up window appears, as shown in Fig 3.
3. Select *Attach to an existing technology library* and select `s8phis_10r`. By doing this, your design library will use the same technology process (physical layers, layout rules, etc.) than the provided Skywater 130nm library by the foundry.
4. For the rest of this lab and the following labs, when creating new cells, place them in the design library you just created.



Figure 3: Technology file choice for new library.

## 4.2 Technology Characterization

### 4.2.1 Creating the Schematic

In this section, you will first characterize the technology you are using. It is always a good practice to first draw an I-V curve of the transistors you work with to study their characteristics such as  $I_{on}$ ,  $I_{off}$ , etc.

**R** In this part, you will create a single schematic cellview for your *nmos* transistor and the voltage sources you will use to perform the I-V characterization. However, in the rest of the lab, it is suggested to always create a schematic cellview for your logic gate (i.e. inverter, OR) and another schematic cellview for your testbench (where you instantiate the voltage sources as well as the gate previously defined). In that way, it allows some flexibility since your gate cellview can be reused in multiple testbenches.

**!** When defining a new name for a cell or a library, only letters, numbers and underscore (\_) should be used. Avoid using special characters, such as -, . \* \ or /

1. Create a new cell for the *nmos* characterization (*File* -> *New* -> *Cellview...*). Verify that your design library is selected in the *Library* field. Specify the name of your cell in the *name* field (such as *nmos\_carac*). For now, you will perform an electrical simulation through a schematic so choose the schematic type, as depicted in Fig. 4, and click **OK**.
2. A cell named *nmos\_carac* is now created, with one view called schematic and the Virtuoso® Schematic Editor L window should pop-up, allowing you to edit your new cellview (Fig. 5). The **Navigator** part allows you to quickly browse through all the devices, pins, nets, etc. of your design. The **Property editor** allows you to quickly change the property of the currently selected device. The **Schematic display area** is where you will instantiate all the components, voltage sources, etc.




Figure 4: Creating a new cell.




Figure 5: Schematic editor L window.

3. First, instantiate (*Create -> Instance...* or press **i**) an *nmos* transistor (*nfet* from the *s8phis\_10r* library), as shown in 6. *nfet* and *pfet* are the regular 1.8V *nmos* and *pmos* transistors you will use for all your designs in the remaining of the labs.
4. Try to move your transistor on the display area to get more familiar with the tool. To do so, press **m**, click one the transistor and move it across the display area. Click again to place it where you want.
5. Check the transistor width. To do so, click on the transistor and press **q** (or click on the transistor and modify its width directly through the property editor as explained earlier). From the window, you can modify it width, length, number of fingers, *etc..* Set the Model Name to *nshort*, and check that its width is 420nm (.42um). This is the smallest size given by default with the Skywater PDK. For the rest of the labs, you will generally use this size for transistors (but also take into account the fact that *pmos* transistors have to be larger than *nmos* and you also need to size your transistors accordingly when transistors are in series).
6. Instantiate two voltage DC sources (*vdc* from the *analogLib* library) and place them in your design. One will be used to provide the gate voltage and the other one will be used for the drain voltage so place them near those terminals.
7. Connect the voltage sources correctly to the drain and gate of your transistor. To do so, you need to create some wires to connect the different parts of your circuit ((*Create -> Wire (Narrow)* or press **w**) and join the two points you want to connect.



After pressing **w** to create a wire, you can press **s** (snap) so the wire will automatically connect to the closest pin from your mouse.

8. Connect the bottom pin of your voltage sources to the ground. You need to use the *gnd* instance from the *analogLib* library.
9. In the same manner, connect the source of your *nmos* to the ground. Do not forget to connect the bulk to the ground as well since you are using an *nmos*.




Figure 6: Component instantiation window.




Figure 7: DC source parameter setup.

10. Edit each of your voltage sources (click on it and press **q**) to specify the DC voltage as a variable as shown in Fig. 7. In that way, the voltage of your sources are defined as global variables and you will be able to directly modify them later in your simulation.
11. Create some labels for the important wires (in this case, the drain D and gate G of your transistor). All the connected wires are electrically at the same potential and together define a **net**. It will also help you to know which curve is what when doing the simulation (otherwise the names are assigned randomly). To do so, *Create -> Wire Name...* or press **I**. Then specify the name(s) of the wire(s) you want to label and click Ok, as depicted in Fig. 8. Then, click on the respective wire(s) you want to label from your schematic.
12. Check and Save your schematic (*File -> Check and Save* or **Shift + X**). The schematic will be checked for potential errors. If there are any errors or warnings, a dialog box will inform you about them and the CIW will display a detailed message for each problem found.
13. Your schematic should look like Fig. 9.



Figure 8: Label creation.  
Figure 9: *nmos* transistor testbench schematic.




Figure 9: *nmos* transistor testbench schematic.

#### 4.2.2 Performing the Simulation

1. Launch the simulation environment (*Launch -> ADE L*).

The ADE L window should appear (Fig. 10). The **Global variables** is where all your design variables are defined (transistor width or length, source voltages, *etc.*). Note that only the variables you define as a parameter in your schematic can be used as global variable. The **Analyses** panel defines the different analyses you will run on your schematic (transient, DC, AC, *etc.*). The **Display outputs** is where you choose which output (voltage, current, parameter) will be displayed after the simulation.




Figure 10: ADE L window.

2. First, you need to import your design variables (in this case the gate and drain source voltage you previously defined as parameters) to be able to define their value. To do so, go on the ADE window and do: *Variables -> Copy from Cellview*. Don't forget to specify an initial value for your parameter in the left field, otherwise, the simulation will not run. In our case, we can set both voltages to the nominal supply voltage of this technology node: 1.8V.

**!** In the ADE environment, when specifying a value (after importing your variable for instance, do not indicate their unit).

3. Specify which kind of simulation you want to run. In this case, we are doing a DC simulation (*Analyses -> Choose... -> dc*) and we want to draw an I-V curve so we need to sweep the drain voltage from 0 to 1.8V. To do so, you need to select the *designvariable* option, choose the variable name as *VDS* and sweep if from 0 to 1.8V, as illustrated in Fig. 11.
4. Select which outputs you want to plot (*Outputs -> To Be Plotted -> Select On Design*). The schematic window should appear. Select the gate and drain voltage as well as the drain current. Your ADE window should look like the one on Fig. 10.

**R** When selecting which output to display for the ADE, you can select a voltage by clicking on the associated wire. To select a current, click on the associated terminal (red square on the schematic).

5. Run your simulation by clicking on the green triangle button and observe the I-V curve (Fig. 12 (a)).
6. Save your ADE L configuration so you can reopen it later without having to re-specify the displayed output signals, the analysis setup, the parameters, etc. To do so: *Session -> Save State... -> OK*, as shown in Fig. 12 (b).
- !** For the rest of the lab, don't forget to save your ADE configuration for each testbench you do.
7. Now, plot the I-V curve for different *VGS*. To do so, you need to run a parametric DC analysis. A parametric analysis allows you to perform several simulations (transient, DC, etc.) by sweeping a parameter. In case of a DC simulation, it allows you to sweep another parameter (you will sweep *VDS* for different *VGS*). To run the parametric analysis, do as follows:
- (a) From the ADE L window, go to: *Tools -> Parametric Analysis*. You can then choose which parameter to sweep as shown in Fig 13. You can also choose the range and the number of steps. Here, you want to sweep *VGS* from 0 to 1.8V with 10 steps.





Figure 11: DC sweep analysis.

(a)



(b)




Figure 12: (a) nmos I-V curve; (b) Saving the ADE state.

Variable	Value	Sweep?	Range Type	From	To	Step Mode	Total Steps
VGS		<input checked="" type="checkbox"/>	From/To	0	1.8	Auto	10

Figure 13: Parametric analysis setup for the DC sweep.

- (b) Run your simulation by clicking on the green triangle button from the parametric analysis window and observe the different I-V curves, as depicted in Fig. 14.




Figure 14: I-V curves for different VGS.

### Assignment

- (a) Report the I-V curves under different  $V_{GS}$  voltages for your nmos transistor.

- (b) What are the  $I_{on}$ ,  $I_{off}$  of your *nmos* transistor? Remember that  $I_{on}$  is the maximum achievable current and  $I_{off}$  is the current when  $V_{DS}$  is set to the supply voltage but when the gate is off ( $V_{GS} = 0V$ ).

**Checkpoint**

Please call an assistant and show him that you obtained the I-V curves for different  $V_{GS}$  for your *nmos* successfully.

8. Do the same exercise (create a new cell for it) to characterize a *pmos* (*p fet* from the *s8phis\_10r* library) transistor. Do not forget that this time, the source of the *pmos* has to be connected to  $V_{DD}$  and that the *pmos* is *on* when  $V_{GS} = 0V$ .

**Assignment**

Report the I-V curves under different  $V_{GS}$  voltages for your *pmos* transistor as well as its  $I_{on}$ ,  $I_{off}$ .



Don't forget that the power supply of this technology is 1.8V. Also, don't forget to perform your I-V characterization for minimum sized *nmos* and *pmos* transistors.

## 4.3 CMOS Inverter Simulation

Now, you will create the schematic and symbol of a CMOS inverter. You will also perform some electrical simulations to study its transfer curve as well as its different delays.

### 4.3.1 CMOS Inverter Schematic and Symbol Views

1. Create a new schematic view in your design library for the CMOS inverter (*File -> New -> Cellview...* from the Library Manager) and name it *inv*.
2. Instantiate two transistors (an *nmos* and a *pmos*. Use regular transistors (*n fet* and *p fet* from the *s8phis\_10r* library). The *nmos* width should be set to 420nm (the minimum selectable for the nshort modelname). Set the width of the *pmos* to 2 times the width of the *nmos* (840nm).
3. Create some wires as previously to connect the two transistors together, following the inverter schematic you saw in class. Don't forget to connect the source and the bulk of the *nmos* together, as well as for the *pmos*.

4. Create pins for your cell. Pins will define the different connections (interface) between a cell and its environment. If you instantiate a cell in other designs, the only accessible nets will be the previously defined pins. Pins are defined by the name and the direction (input, output or input-output). The purpose of the direction is to check for possible wrong connections (e.g. two outputs shorted together, or floating inputs). Typically, input-output pins are used for power supplies and bidirectional interfaces.

- Create the input pin. To do so: *Create -> Pin* or press **p**. A window appears (Fig. 15 (a)), prompting you to enter the name (*A*) and the direction (*input*) of the pin. Click on *Hide* and place the pin on the schematic. You can either place them directly on the net they are supposed to connect to, or on the left of your schematic (and connect the nets later through some labels).
- Repeat the same process for the output (*Z*) and power supply pins ( $V_{DD}$  and  $G_{ND}$ ). Don't forget to specify the appropriate direction for each pin.
- Your schematic should look like Fig. 15 (b). Don't forget to Check and Save your schematic and ensure there is no errors or warnings.

5. Check and Save your schematic (*File -> Check and Save* or **Shift + x**). Verify that there is no errors or warnings.

6. Now, you will create a symbol for your inverter. A symbol is useful when you work with larger designs and you need to instantiate previously designed gates (e.g. designing an adder with some XOR and AND gates, *etc.*), instead of redrawing the transistor schematic every time. The symbol will provide information on how to connect the cell from the outside. Note that the pins of your symbol should be the same ones defined in your schematic. To do so:

- On the schematic window, (*Create -> Cellview -> From Cellview..*).
- A window appears. All the options should be set correctly so just press **OK**.




Figure 15: (a) Schematic pin creation; (b) CMOS inverter schematic




Figure 16: Cellview pin location.

- Another window appears (Fig. 16) where you can specify the location of the pins on your symbol. It is a good practice to set the inputs on the left, the output on the right and the power supply pins on top or bottom, depending on the direction you chose when you defined your schematic pins, the pins should be correctly placed here.
- Click OK.
- Shape your symbol how you want it, as depicted in Fig. 17 and Check and Save it. There should be no warnings or errors.

**R**

You don't need to change the `[@instanceName]` and `[@partName]` labels in the generated symbol. When you instantiate the cell, these labels will display the instance name and the cell name respectively. By default, the instances you place in a schematic will be named `I0`, `I1`, `I2`, etc. To change the name of an instance, select the instance and press `Q`.




Figure 17: Inverter symbol.

### 4.3.2 CMOS Inverter Testbench View

You previously created a schematic view of your inverter. However, this view only contains transistors. To perform electrical simulations on it, you need to create a view where you will instantiate some voltage sources, ground points, *etc.* To do so, you need to create a new schematic cellview for your testbench in which you will instantiate your inverter.

1. Go to the Library Manager and create a new schematic cellview (*inv\_testbench\_dc* for instance).
2. Instantiate your inverter (you need to select the appropriate library and the inverter symbol cellview you just created) in your schematic.
3. We will study the *Voltage Transfer Characteristic* of the inverter so you first need to connect the input of your inverter to a DC source voltage (*vdc* from the *analogLib*). Edit its property to specify the DC voltage as a parameter *VIN*.
4. Instantiate another DC voltage source for the power supply. Set its DC voltage as a global parameter (*VDD*).
5. For the *V<sub>DD</sub>* and *G<sub>ND</sub>* symbols, use the *vdd* and *gnd* cells from the *analogLib* library.
6. For the load capacitor, use the *cap* cell from the *analogLib* library and sets its capacitance value to  $10fF$ .
7. Don't forget to label your nets (input and output).
8. Your testbench should look like Fig. 18.




Figure 18: Inverter testbench schematic.

**R** At this point, you should have 2 cells: one for the inverter and one for the inverter testbench (in which the inverter is instantiated). For the rest of the labs, always create a different cell for your testbench and instantiate the standard cell you want to simulate in it.

### 4.3.3 CMOS Inverter DC Simulation

In this section, you will perform a DC simulation of an inverter in order to study the effect of the *pmos* width on the VTC of your inverter.

1. Launch ADE L.
2. Import your designs variables ( $VIN$  and  $VDD$ ) and set them to an initial value of 1.8V.
3. Select the kind of analysis you want to run. In this case, you want to perform a DC sweep on  $VIN$  going from 0V to 1.8V (the setup is really close to what you do previously for the *nmos* characteristic).
4. Select the signals to be displayed (*in* and *out* here).
5. Run the simulation. Your curve should look like Fig. 19.




Figure 19: Inverter VTC curve.

### Assignment

Plot the Voltage Transfer Curve (VTC), report the switching point of the inverter and specify the dimensions of your transistors.

6. Run a parametric DC analysis for different width of the *pmos* by sweeping the voltage from 0V to  $VDD$ . To do so:

- Go to your inverter cell. To do so, you can either go to the library manager and open the inverter cell directly, or you can directly double click on the inverter symbol from your testbench schematic and click OK (in this case, you went down into the hierarchy. If you want to go back, press **ctrl + e**).
- Change the width of the *pmos* as a parameter and not a fixed number as shown in Fig 20.
- On the ADE window, do: *Variables -> Copy from Cellview* to import the new width variable on ADE. Don't forget to specify an initial value for your parameter in the left field (840nm for instance).

CDF Parameter	Value	Display
Model Name	p_18_nm	off
Total Width	w_M	off
Finger Width	w/1_M	off
Length	180.0n_M	off
Finger Number	1	off
mis_flag	1	off

Figure 20: Setting the transistor width as a parameter.

- Go to: *Tools -> Parametric Analysis*. Specify the parameter to sweep as shown in Fig 21 (here  $w$  is the width of the *pmos*).
- Run the simulation.

Variable	Value	Sweep?	Range Type	From	To	Step Mode	Total Steps
$w$	.84	<input checked="" type="checkbox"/>	From/To	.5	3	Auto	10

Figure 21: Parametric analysis setup.

### Assignment

Plot the VTC curve for different width of the *pmos*. What is this effect called? Report for which value of the *pmos* width the switching point is equal to  $V_{DD}/2$ .

7. As you can see, the *pmos* needs to be very big to have a switching point equals to  $V_{DD}/2$ . This leads to an unacceptable area and induces big parasitic capacitances. **For the rest of the labs, we will use the approximation  $W_{pmos} = 2 * W_{nmos}$ .**



In the next labs, don't forget to use the same approximation to size your transistors.



Don't forget to change the width value of the *pmos* back to a fixed value (840nm). Otherwise, it will not be able to instantiate the transistor when creating a layout and to pass the LVS since the width will not be fixed.

### Checkpoint

Please call an assistant and show him that you obtained the VTC curve for your inverter successfully.

#### 4.3.4 CMOS Inverter Transient Simulation

In this part, we will perform another kind of simulation: transient simulation. It allows to study the behavior of your circuit over time, when applying a specific input voltage sequence. Since the testbench will be slightly different, a good practice is to create a new testbench view for this particular simulation.

- First, create a new testbench for the transient simulation. Since the testbench is really similar to the DC simulation (only the input voltage source will change), an easy way to do is to copy the DC testbench and modify it. To do so:

- Go to the Library Manager, select your design library and your inverter testbench cell and right click and on and select *Copy....*
- On the window, select the name you want (*inv\_testbench\_tran* for instance) for this new testbench in the appropriate field and click OK (Fig. 22).




Figure 22: Copying a cell.

- Open the schematic cellview of your newly created testbench (*inv\_testbench\_dc*) and replace the input (not the supply one) source DC voltage by a pulse source *vpulse* from the *analogLib* library.
- Specify the parameters of your pulse source as shown in Fig. 23 (a). Note that this time, the DC voltage is specify as *Voltage2* and not as DC Voltage. Here, the period of your source is specified as a parameter *period*. You will be able to change this parameter in the ADE window later on. The rising and falling times depends on your period.

(a) Transient simulation parameters: The ADE window shows various parameters for a transient analysis. The 'Analysis' section has 'tran' selected. Other options include 'dc', 'ac', 'noise', 'xf', 'sens', 'dcmatch', 'acmatch', 'stb', 'ps', 'lf', 'sp', 'envlp', 'pss', 'pac', 'pstb', 'noise', 'pxf', 'pp', 'qps', 'qpss', 'qpnoise', 'qpfx', 'qpss', 'hb', 'hbac', 'hbstb', 'hbnoise', and 'hbssp'. The 'Transient Analysis' section includes 'Stop Time' set to '8n', 'Accuracy Defaults' (errpreset), and 'conservative', 'moderate', 'liberal' options. The 'Dynamic Parameter' section has 'Enabled' checked. Buttons at the bottom include 'OK', 'Cancel', 'Defaults', 'Apply', and 'Help'.

Figure 23: (a) Transient simulation parameters; (b) Voltage pulse source parameters.

2. Launch ADE.
3. Import your design variables and set some initial values. Use a period of 2ns.
4. Specify a transient analysis (*Analyses -> Choose... -> tran*) as shown in Fig. 23 (b) and just specify the stop time (8ns in this case in order to observe 4 period).
5. Define the delay measurements. To measure some stuff from the curves (falling time, propagation delay, maximum voltage etc.), we will use the Cadence calculator. To do so, first open the Calculator (in the ADE window: *Tools -> Calculator...*). The calculator window should appear, as shown in Fig. 25. The Calculator is a very powerful tool which can help you define expressions and waveforms, plot circuit time or frequency responses, perform useful transforms, signal post-processing and/or analysis. It has many pre-defined mathematical and processing functions and also allows you to define your own functions.

The **Signal type** panel allows you to choose which type of signal you want to consider (for instance, *vt* stands for transient voltage). The **Signal expression** panel which displays the expression of the signal you selected from your schematic through the **Signal type** panel. Finally, the **Function panel** allows you to choose which type of function you want to use (delay calculation, frequency response, *etc*).




Figure 24: ADE calculator setup.

6. To compute the propagation delay:

- In the function panel, search for *delay*.
- Select the appropriate signal you want to measure from (in this case, we want to measure the rising and falling time so select the output signal of your inverter): click on **vt** and select the signal on the schematic (step 1 in Fig. 25).
- Copy/paste the name of the signal in the Signal 1 and signal 2 fields of the calculator (step 2 in Fig. 25). Here, signal 1 and signal 2 are the same since we are measuring the falling delay which is on a single signal.
- Specify the other fields as in the picture (step 3 in Fig. 25). In this example, we show how to measure the falling delay (although the rising delay is obtained similarly). Threshold Value 1 is the value for which the time will be measured for the first point. If you want to measure the falling delay, it is 90% of  $V_{DD}$  so 1.62V. In the same manner, Threshold Value 2 is the value for which the time will be measured for the second point, so it is 10% of  $V_{DD}$  so 0.18V. Both Edge Types are falling since you are measuring a falling delay.
- Click on *Apply* (step 4).
- Finally, send the expression the ADE outputs (step 5). If you go back to the ADE window, the expression should be in the display output panel. Right click on it and select *Edit* and change the *Name (opt.)* field to an appropriate name (e.g. *falling delay*).
- Redo the previous steps for the rising delay and the propagation delays. For the rising delay, note that both edges should be rising and the Threshold Values should be changed appropriately. For the propagation delay, don't forget to change Signal1 and Signal2 (this time, you are measuring a delay between the input and the output and not a delay on a single signal). Also, don't forget to carefully choose the threshold values (50%) and the appropriate edge types.




Figure 25: ADE calculator setup.

the rising delay is obtained similarly). Threshold Value 1 is the value for which the time will be measured for the first point. If you want to measure the falling delay, it is 90% of  $V_{DD}$  so 1.62V. In the same manner, Threshold Value 2 is the value for which the time will be measured for the second point, so it is 10% of  $V_{DD}$  so 0.18V. Both Edge Types are falling since you are measuring a falling delay.

### Checkpoint

Please call an assistant and show him that you obtained the transient curve for your inverter successfully.

**Assignment**

1. Report the curve of the input/output of your inverter and the rising and falling times. Which one is faster? Why?
2. Report the propagation delay of your inverter. How could you optimize it? At which cost?
3. We considered a period time of 2ns. Is it slow, fast or appropriate compared to the frequency time of chips based on the 130nm process? Justify your answer.

**4.4 Transient Simulation Under Different Process Corners**

In VLSI design, corner simulations are used to represent the extreme cases of fabrication parameter variation and/or variation of other physical parameters such as the supply voltage or the temperature. When fabricated, depending on the fabrication process variations, devices may exhibit different behavior and therefore be faster, slower, larger, smaller and hence vary from the ideal case. As a result, the circuit may fall below the specifications. Corner simulations allow to model these cases and ensure that the circuit will still be functional under those variations. For your previous simulations, you used some model libraries in the *tt* corner (typical *nmos* - typical *pmos*) which are describing the characteristics (delay and power consumption mainly) of the transistors, diodes, etc. under typical parameters. In this section, you will study the effect of the *ss* (slow *nmos* - slow *pmos*) and *ff* (fast *nmos* - fast *pmos*) corners on your design. To do so:

- From the ADE L window, click on *Setup -> Model Libraries* as shown in Fig. 26.
- In the section column, find *tt\_fet*, click on time on it, then a second time and change it to *ff\_fet*.
- Run the simulation again and observe how the timing change.
- Repeat the process for the *ss\_fet* corner.




Figure 26: Changing the model library file corner.

**Assignment**

1. Report the rising and falling delays of your inverter for the *ff* and *ss* corners. How different are they from the *tt* corner you used previously in the lab?
2. After running some process corner simulations, if your inverter were to fall below a delay constraint, what could be done in order to make it faster and meet the constraint?

**5 Assignment and Checkpoint Summary**

Write a report and answer the assignments asked during the lab, which are summarized below. Do not forget to validate the checkpoints, summarized below as well, by an assistant before the end of the lab.

**Assignments**

1. Report the I-V curves under different  $VGS$  voltages for your *nmos* transistor.
2. What are the  $I_{on}$ ,  $I_{off}$  of your *nmos* transistor? Remember that  $I_{on}$  is the maximum achievable current and  $I_{off}$  if the current when  $VDS$  is set to the supply voltage but when the gate is off ( $VGS = 0V$ ).
3. Report the I-V curves under different  $VGS$  voltages for your *pmos* transistor as well as its  $I_{on}$ ,  $I_{off}$ .
4. Plot the Voltage Transfer Curve (VTC), report the switching point of the inverter and specify the dimensions of your transistors.
5. Plot the VTC curve for different width of the *pmos*. What is this effect called? Report for which value of the *pmos* width the switching point is equal to  $V_{DD}/2$ .
6. Report the curve of the input/output of your inverter and the rising and falling times. Which one is faster? Why?
7. Report the propagation delay of your inverter. How could you optimize it? At which cost?
8. We considered a period time of 2ns. Is it slow, fast or appropriate compared to the frequency time of chips based on the 130nm process? Justify your answer.
9. Report the rising and falling delays of your inverter for the *ff* and *ss* corners. How different are they from the *tt* corner you used previously in the lab?
10. After running some process corner simulations, if your inverter were to fall below a delay constraint, what could be done in order to make it faster and meet the constraint?

**Checkpoints**

1. Please call an assistant and show him that you obtained the I-V curves for different  $VGS$  for your *nmos* successfully.
2. Please call an assistant and show him that you obtained the VTC curve for your inverter successfully.
3. Please call an assistant and show him that you obtained the transient curve for your inverter successfully.