

High Slew Rate, Wide Bandwidth, JFET Input Operational Amplifiers

These devices are a new generation of high speed JFET input monolithic operational amplifiers. Innovative design concepts along with JFET technology provide wide gain bandwidth product and high slew rate. Well–matched JFET input devices and advanced trim techniques ensure low input offset errors and bias currents. The all NPN output stage features large output voltage swing, no deadband crossover distortion, high capacitive drive capability, excellent phase and gain margins, low open loop output impedance, and symmetrical source/sink AC frequency response.

This series of devices is available in fully compensated or decompensated (A_{VCL}≤2) and is specified over a commercial temperature range. They are pin compatible with existing Industry standard operational amplifiers, and allow the designer to easily upgrade the performance of existing designs.

- Wide Gain Bandwidth: 8.0 MHz for Fully Compensated Devices
 16 MHz for Decompensated Devices
- High Slew Rate: 25 V/μs for Fully Compensated Devices
 50 V/μs for Decompensated Devices
- High Input Impedance: $10^{12}\Omega$
- Input Offset Voltage: 0.5 mV Maximum (Single Amplifier)
- Large Output Voltage Swing: -14.7 V to +14 V for VCC/VFF = ±15 V
- Low Open Loop Output Impedance: 30 Ω @ 1.0 MHz
- Low THD Distortion: 0.01%
- Excellent Phase/Gain Margins: 55°/7.6 dB for Fully Compensated Devices


ORDERING INFORMATION


Op Amp Function	Fully Compen- sated	A _{VCL} ≥2 Compensated	Operating Temperature Range	Package
Cinala	MC34081BD	MC34080BD		SO-8
Single	MC34081BP	MC34080BP	$T_A = 0^\circ \text{ to } +70^\circ \text{C}$	Plastic DIP
Dual	MC34082P	MC34083BP		Plastic DIP
Quad	MC34084DW	MC34085BDW	T. 00 to 17000	SO-16L
	MC34084P	MC34085BP	$T_A = 0^\circ \text{ to } +70^\circ \text{C}$	Plastic DIP

Output 1 1 1 16 Output 4 Inputs 1 2 13 VEE Inputs 2 5 10 Output 2 7 NC 8 NC 8

MC34080 thru MC34085

HIGH PERFORMANCE JFET INPUT OPERATIONAL AMPLIFIERS






MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage (from V _{CC} to V _{EE})	٧s	+44	V
Input Differential Voltage Range	VIDR	(Note 1)	V
Input Voltage Range	V _{IR}	(Note 1)	V
Output Short Circuit Duration (Note 2)	tsc	Indefinite	sec
Operating Ambient Temperature Range	TA	0 to +70	°C
Operating Junction Temperature	TJ	+125	°C
Storage Temperature Range	T _{stg}	- 65 to +165	°C

NOTES: 1. Either or both input voltages must not exceed the magnitude of V_{CC} or V_{EE}.

2. Power dissipation must be considered to ensure maximum junction temperature (T_J) is not exceeded.

Representative Schematic Diagram (Each Amplifier)



*Pins 1 & 5 (MC34080,081) should not be directly grounded or connected to V_{CC} .

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = +15 \text{ V}$, $V_{EE} = -15 \text{ V}$, $T_{A} = T_{low}$ to T_{high} [Note 3], unless otherwise noted.)


Characteristics	Symbol	Min	Тур	Max	Unit
Input Offset Voltage (Note 4) Single	VIO		0.5	2.0	mV
$T_A = +25^{\circ}\text{C}$ $T_A = 0^{\circ}$ to +70°C (MC34080B, MC34081B) Dual		_	_	4.0	
$T_A = +25^{\circ}C$ $T_A = 0^{\circ}$ to +70°C (MC34082, MC34083) Quad		_	1.0	3.0 5.0	
$T_A = +25$ °C $T_A = 0$ ° to +70°C (MC34084, MC34085)		_ _	6.0 —	12 14	
Average Temperature Coefficient of Offset Voltage	$\Delta V_{IO}/\Delta T$	_	10	_	μV/°C
Input Bias Current ($V_{CM} = 0$ Note 5) $T_A = +25^{\circ}C$ $T_A = 0^{\circ}$ to $+70^{\circ}C$	liB	_	0.06	0.2 4.0	nA
Input Offset Current ($V_{CM} = 0$ Note 5) $T_A = +25$ °C $T_A = 0$ ° to $+70$ °C	lio	_	0.02	0.1 2.0	nA
Large Signal Voltage Gain ($V_O = \pm 10$ V, $R_L = 2.0$ k) $T_A = +25$ °C $T_A = T_{low}$ to T_{high}	AVOL	25 15	80 —		V/mV
Output Voltage Swing $R_L = 2.0 \text{ k, } T_A = +25^{\circ}\text{C}$ $R_L = 10 \text{ k, } T_A = +25^{\circ}\text{C}$ $R_L = 10 \text{ k, } T_A = T_{low to} T_{high}$	VOH	13.2 13.4 13.4	13.7 13.9 —	_ _ _	V
$R_L = 2.0 \text{ k}, T_A = +25^{\circ}\text{C}$ $R_L = 10 \text{ k}, T_A = +25^{\circ}\text{C}$ $R_L = 10 \text{ k}, T_A = T_{low to} T_{high}$	VOL	_ _ _	-14.1 -14.7 —	-13.5 -14.1 -14.0	
Output Short Circuit Current (T _A = +25°C) Input Overdrive = 1.0 V, Output to Ground Source Sink	Isc	20	31 28	_	mA
Input Common Mode Voltage Range $T_{A} = +25^{\circ}C$	Vicr	20 28 — (V _{EE} +4.0) to (V _{CC} - 2.0)		V	
Common Mode Rejection Ratio (R _S ≤ 10 k, T _A = +25°C)	CMRR	70	90	_	dB
Power Supply Rejection Ratio (R _S = 100 Ω, T _A = 25°C)	PSRR	70	86	_	dB
Power Supply Current Single	I _D				mA
$T_A = +25^{\circ}C$ $T_A = T_{low}$ to T_{high} Dual		_	2.5 —	3.4 4.2	
$T_A = +25$ °C $T_A = T_{low}$ to T_{high} Quad		— -	4.9 —	6.0 7.5	
$T_A = +25$ °C $T_A = T_{low}$ to T_{high}		_ _	9.7 —	11 13	

NOTES: (continued) 3. T_{low} = 0°C for MC34080B MC34081B $T_{high} = +70^{\circ}C$ for MC34080B MC34081B MC34084 MC34084 MC34085 MC34085

^{4.} See application information for typical changes in input offset voltage due to solderability and temperature cycling. 5. Limits at $T_A = +25^{\circ}C$ are guaranteed by high temperature (T_{high}) testing.

 $\textbf{AC ELECTRICAL CHARACTERISTICS} \ (V_{CC} = +15 \ \text{V}, \ V_{EE} = -15 \ \text{V}, \ T_{A} = +25 ^{\circ}\text{C}, \ unless otherwise noted.)$

Characteristics	Symbol	Min	Тур	Max	Unit
Slew Rate (V_{in} = -10 V to +10 V, R_L = 2.0 k Ω , C_L = 100 pF) Compensated A_V = +1.0 A_V = -1.0 Decompensated A_V = +2.0 A_V = -1.0	SR	20 — 35 —	25 30 50 50	 - -	V/µs
Settling Time (10 V Step, A _V = -1.0) To 0.10% ($\pm^{1}/_{2}$ LSB of 9–Bits) To 0.01% ($\pm^{1}/_{2}$ LSB of 12–Bits)	t _S	_	0.72 1.6	_	μs
Gain Bandwidth Product (f = 200 kHz) Compensated Decompensated	GBW	6.0 12	8.0 16	_	MHz
Power Bandwidth (R _L = 2.0 k, V _O = 20 V _{pp} , THD = 5.0%) Compensated A _V = +1.0 Decompensated A _V = -1.0	BWp	_	400 800	_	kHz
Phase Margin (Compensated) R _L = 2.0 k R _L = 2.0 k, C _L = 100 pF	φm	_	55 39		De- grees
Gain Margin (Compensated) R _L = 2.0 k R _L = 2.0 k, C _L = 100 pF	A _m	_	7.6 4.5	_	dB
Equivalent Input Noise Voltage RS = 100 Ω , f = 1.0 kHz	e _n	_	30	_	nV/√Hz
Equivalent Input Noise Current (f = 1.0 kHz)	In	_	0.01	_	pA/√Hz
Input Capacitance	C _i	_	5.0	_	pF
Input Resistance	ri	_	1012		Ω
Total Harmonic Distortion $A_V = +10, \ R_L = 2.0 \ k, \ 2.0 \le V_O \le 20 \ V_{pp}, \ f = 10 \ kHz$	THD	_	0.05		%
Channel Separation (f = 10 kHz)		_	120	_	dB
Open Loop Output Impedance (f = 1.0 MHz)	Z ₀	_	35		Ω






Figure 3. Input Bias Current versus Input Common Mode Voltage




Figure 4. Output Voltage Swing versus Supply Voltage




Figure 5. Output Saturation versus Load Current




Figure 6. Output Saturation vesus Load Resistance to Ground




Figure 7. Output Saturation versus Load Resistance to VCC




Figure 8. Output Short Circuit Current versus Temperature




Figure 9. Output Impedance versus Frequency V_{CC}/V_{EE} = ±15 V V_{CM} = 0 80 Z $_{0}$, OUTPUT IMPEDANCE (Ω) VO = 0 60 $\Delta I_0 = \pm 0.5 \text{ mA}$ $T_A = 25^{\circ}C$ Compensated Units Only 40 20 [||||| = 1000 = 10010 k 1.0 k 100 k 10 M f, FREQUENCY (Hz)

Figure 10. Output Impedance versus Frequency




Figure 11. Output Voltage Swing versus Frequency




Figure 12. Output Distortion versus Frequency




Figure 13. Open Loop Voltage Gain versus Temperature




Figure 14. Open Loop Voltage Gain and Phase versus Frequency

 $V_{CC}/V_{EE} = \pm 15 \text{ V}$ $V_{O} = 0 \text{ V}$ $R_{L} = 2.0 \text{ k}$ AVOL, OPEN LOOP VOLTAGE GAIN (dB) **EXCESS PHASE (DEGREES)** 80 $T_A = 25^{\circ}C$ Phase Gain 90 40 135 20 Solid Line Curves — Compensated Units 180 Dashed Line Curves — Decompensated Units 0 1.0 1.0 k 10 k 100 k 10 M 100 M f, FREQUENCY (Hz)

Figure 15. Open Loop Voltage Gain and Phase versus Frequency




Figure 16. Open Loop Voltage Gain and Phase versus Frequency




Figure 17. Normalized Gain Bandwidth




Figure 18. Percent Overshoot versus Load Capacitance




Figure 19. Phase Margin versus Load Capacitance




Figure 20. Gain Margin versus Load Capacitance




Figure 21. Phase Margin versus Temperature




Figure 22. Gain Margin versus Temperature





Figure 23. Normalized Slew Rate versus Temperature



MC34084 Transient Response

AV = +1.0, RL = 2.0 k, V_{CC}/V_{EE} = ±15 V, T_{A} = 25°C

Figure 24. Small Signal





Figure 25. Large Signal



MC34085 Transient Response

 $A_V = +2.0$, $R_L = 2.0$ k, $V_{CC}/V_{EE} = \pm 15$ V, $T_A = 25$ °C

Figure 26. Small Signal




Figure 27. Large Signal




Figure 28. Common Mode Rejection Ratio versus Frequency




Figure 29. Power Supply Rejection Ratio versus Frequency




Figure 30. Power Supply Rejection Ratio versus Temperature




Figure 31. Normalized Supply Current versus Supply Voltage




Figure 32. Channel Separation versus Frequency





Figure 33. Spectral Noise Density



APPLICATIONS INFORMATION

The bandwidth and slew rate of the MC34080 series is nearly double that of currently available general purpose JFET op-amps. This improvement in AC performance is due to the P-channel JFET differential input stage driving a compensated miller integration amplifier in conjunction with an all NPN output stage.

The all NPN output stage offers unique advantages over the more conventional NPN/PNP transistor Class AB output stage. With a 10 k load resistance, the op amp can typically swing within 1.0 V of the positive rail (VCC), and within 0.3 V of the negative rail (VEE), providing a 28.7 p-p swing from ±15 V supplies. This large output swing becomes most noticeable at lower supply voltages. If the load resistance is referenced to VCC instead of ground, the maximum possible output swing can be achieved for a given supply voltage. For light load currents, the load resistance will pull the output to VCC during the positive swing and the NPN output transistor will pull the output very near VEE during the negative swing. The load resistance value should be much less than that of the feedback resistance to maximize pull-up capability.

The all NPN transistor output stage is also inherently fast, contributing to the operation amplifier's high gain–bandwidth product and fast settling time. The associated high frequency output impedance is 50 Ω (typical) at 8.0 MHz. This allows driving capacitive loads from 0 pF to 300 pF without oscillations over the military temperature range, and over the full range of output swing. The 55°C phase margin and 7.6 dB gain margin as well as the general gain and phase characteristics are virtually independent of the sink/source output swing conditions. The high frequency characteristics of the MC34080 series is especially useful for active filter applications.

The common mode input range is from 2.0 V below the positive rail (V_{CC}) to 4.0 V above the negative rail (V_{EE}). The amplifier remains active if the inputs are biased at the positive rail. This may be useful for some applications in that single supply operation is possible with a single negative supply. However, a degradation of offset voltage and voltage gain may result.


Phase reversal does not occur if either the inverting or noninverting input (or both) exceeds the positive common mode limit. If either input (or both) exceeds the negative common mode limit, the output will be in the high state. The input stage also allows a differential up to ± 44 V, provided the maximum input voltage range is not exceeded. The supply voltage operating range is from ± 5.0 V to ± 22 V.

For optimum frequency performance and stability, careful component placement and printed circuit board layout should be exercised. For example, long unshielded input or output leads may result in unwanted input—output coupling. In order to reduce the input capacitance, resistors connected to the input pins should be physically close to these pins. This not only minimizes the input pole for optimum frequency response, but also minimizes extraneous "pickup" at this node.


Supply decoupling with adequate capacitance close to the supply pin is also important, particularly over temperature, since many types of decoupling capacitors exhibit large impedance changes over temperature.

Primarily due to the JFET inputs of the op amp, the input offset voltage may change due to temperature cycling and board soldering. After 20 temperature cycles (– 55° to 165°C), the typical standard deviation for input offset voltage is $559~\mu\text{V}$ in the plastic packages. With respect to board soldering (260°C, 10 seconds), the typical standard deviation for input offset voltage is $525~\mu\text{V}$ in the plastic package. Socketed devices should be used over a minimal temperature range for optimum input offset voltage performance.

Figure 34. Offset Nulling Circuit



OUTLINE DIMENSIONS



NOTES:


- OTIES:

 1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.

 2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).

 3. DIMENSIONING AND TOLERANCING PER ANSIMAL STATEMENT OF THE PROPERTY OF THE PROPERTY
- Y14.5M, 1982.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.40	10.16	0.370	0.400
В	6.10	6.60	0.240	0.260
С	3.94	4.45	0.155	0.175
D	0.38	0.51	0.015	0.020
F	1.02	1.78	0.040	0.070
G	2.54 BSC		0.100 BSC	
Н	0.76	1.27	0.030	0.050
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300	BSC
M		10°	10	
N	0.76	1.01	0.030	0.040



- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. DIMENSIONS ARE IN MILLIMETERS.

 3. DIMENSION D AND E DO NOT INCLUDE MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

- DIMENSION B DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL

	MILLIMETERS			
DIM	MIN	MAX		
Α	1.35	1.75		
A1	0.10	0.25		
В	0.35	0.49		
С	0.18	0.25		
D	4.80	5.00		
Е	3.80	4.00		
е	1.27	BSC		
Н	5.80	6.20		
h	0.25	0.50		
L	0.40	1.25		
θ	0°	7°		


OUTLINE DIMENSIONS

P SUFFIX PLASTIC PACKAGE CASE 646-06 ISSUE L В ህ ablaSEATING PLANE - D G ŀ

NOTES:

- 1. LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- 4. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.715	0.770	18.16	19.56	
В	0.240	0.260	6.10	6.60	
С	0.145	0.185	3.69	4.69	
D	0.015	0.021	0.38	0.53	
F	0.040	0.070	1.02	1.78	
G	0.100 BSC		2.54 BSC		
Н	0.052	0.095	1.32	2.41	
J	0.008	0.015	0.20	0.38	
K	0.115	0.135	2.92	3.43	
L	0.300 BSC 7.62 BS				
М	0°	10°	0°	10°	
N	0.015	0.039	0.39	1.01	



- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD
- PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER
- MAAIMUM WOLD FROM ROSING 1.0 (3.005) F. SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN TRANSPORTED TO THE PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	METERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	10.15	10.45	0.400	0.411	
В	7.40	7.60	0.292	0.299	
С	2.35	2.65	0.093	0.104	
D	0.35	0.49	0.014	0.019	
F	0.50	0.90	0.020	0.035	
G	1.27 BSC		0.050 BSC		
J	0.25	0.32	0.010	0.012	
K	0.10	0.25	0.004	0.009	
M	0 °	7 °	0 °	7 °	
Р	10.05	10.55	0.395	0.415	
R	0.25	0.75	0.010	0.029	

MC34080 thru MC34085 NOTES

MC34080 thru MC34085 NOTES

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



