

Z80 CPU Central Process Unit

- The instruction set contains 158 instructions. The 78 instructions of the 8080A are included as a subset; 8080A and Z80* software compatibility is maintained.
- 8MHz, 6MHz, 4MHz and 2.5 MHz clocks for the Z80H, Z80B, Z80A and Z80 CPU result in rapid instruction execution with consequent high data throughput.
- The extensive instruction set includes string, bit, byte, and word operations. Block searches and block transfers together with indexed and relative addressing result in the most powerful data handling capabilities in the microcomputer industry.
- The Z80 microprocessors and associated family of peripheral controllers are linked by a vectored interrupt system. This

- system may be daisy-chained to allow implementation of a priority interrupt scheme. Little, if any, additional logic is required for daisy-chaining.
- Duplicate sets of both general-purpose and flag registers are provided, easing the design and operation of system software through single-context switching, background-foreground programming, and single-level interrupt processing. In addition, two 16-bit index registers facilitate program processing of tables and arrays.
- There are three modes of high speed interrupt processing: 8080 similar, non-Z80 peripheral device, and Z80 Family peripheral with or without daisy chain.
- On-chip dynamic memory refresh counter.




Figure 1. Logic Functions

18-1862

766464



General Description

The Z80, Z80A, Z80B and Z80H CPUs are third-generation single-chip microprocessors with exceptional computational power. They offer higher system throughput and more efficient memory utilization than comparable second-and third-generation microprocessors. The internal registers contain 208 bits of read/write memory that are accessible to the programmer. These registers include two sets of six generalpurpose registers which may be used individually as either 8-bit registers or as 16-bit register pairs. In addition, there are two sets of accumulator and flag registers. A group of "Exchange" instructions makes either set of main or alternate registers accessible to the programmer. The alternate set allows operation in foreground-

background mode or it may be reserved for very fast interrupt response.

The Z80 also contains a Stack Pointer. Program Counter, two index registers, a Refresh register (counter), and an Interrupt register.

The CPU is easy to incorporate into a system since it requires only a single +5 V power source. All output signals are fully decoded and timed to control standard memory or peripheral circuits, and it is supported by an extensive family of peripheral controllers. The internal block diagram (Figure 3) shows the primary functions of the Z80 processors. Subsequent text provides more detail on the Z80 I/O controller family, registers, • instruction set, interrupts and daisy chaining, and CPU timing.



Figure 2. Pin Configuration




Figure 2a. Chip Carrier Pin Configuration

General Description (Continued) DATA BUS NSTRUCTION INTERNAL DATA BUS GND -REGISTER CLOCK -CPU TIMING CONTROL CPU ADDRESS LOGIC AND BUFFERS 8 SYSTEMS AND CPU CONTROL

Figure 3. CPU Block Diagram

Z80 Microprocessor Family

The Z80, Z80A, Z80B and Z80H microprocessor is the central element of a comprehensive microprocessor product family. This family works together in most applications with minimum requirements for additional logic, facilitating the design of efficent and cost-effective microcomputerbase systems.

Five components to provide extensive support for the Z80 microprocessor. These

- The CTC (Couter/Timer Circuit) features four programmable 8-bit counter/timers, each of which has an 8-bit prescaler. Each of the four channels may be configurated to operate in either counter or timer mode.
- The PIO (Parallel Input/Output) operates in both data-byte I/O transfer mode (with handshaking) and in bit mode (without handshaking). The PIO may be

configured to interface with standard parallel periperal devices such as printers, tape punches, and keyboards.

16-L IT

- The DMA (Direct Memory Access) controller provides dual port data transfer operations and the ability to teminate data transfer as a result of a pattern match.
- The SIO (Serial Input/Output) controller offers two channels. It is capable of operating in a variety of programmable medes for both synchronous and asynchronous communication, including Bi-Synch and SDLC.
- The DART (Dual Asynchronous Receiver/Transmitter) device provides low cost asynchronous serial communication. It has two channels and a full modem control interface.

Z80 CPU Registers

Figure 4 shows three groups of registers within the Z80 CPU. The first group consists of duplicate sets of 8-bit registers: a principal set and an alternate set (designated by '[prime], e.g., A'). Both sets consist of the Accumulator Register, the Flag Register, and six general-purpose registers. Transfer of data between these duplicate sets of registers is accomplished by use of "Exchange" instructions. The result is faster response to interrupts and easy, efficient implementation of such versatile programming techniques as background-

MAIN REGISTER SET

foreground data processing. The second set of registers consists of six registers with assigned functions. These are the I (Interrupt Register), the R (Refresh Register), the IX and IY (Index Registers), the SP (Stack Pointer), and the PC (Program Counter). The third group consists of two interrupt status flip-flops, plus and additional pair of flip-flops which assists in identifying the interrupt mode at any particular time. Table 1 provides further information on these registers.

ALTERNATE REGISTER SET

A ACCUMULATOR	F FLAG REGISTER	A' ACCUMULATOR	F' FLAG REGISTER
B GENERAL PURPOSE	C GENERAL PURPOSE	B' GENERAL PURPOSE	C' GENERAL PURPOSE
D GENERAL PURPOSE	E GENERAL PURPOSE	D' GENERAL PURPOSE	E' GENERAL PURPOSE
H GENERAL PURPOSE	L GENERAL PURPOSE	H' GENERAL PURPOSE	L' GENERAL PURPOSE
	REGISTER]	INTERRUPT FLIP-FLOPS STATUS
IY INDEX	REGISTER		INTERRUPTS DISABLED STORES IFF1
SP STACE	(POINTER]	INTERRUPTS ENABLED DURING NMI SERVICE INTERRUPT MODE FLIP-FLOPS
PC PROGRA	M COUNTER		tMFa IMFb
I INTERRUPT VECTOR	R MEMORY REFRESH		0 0 INTERRUPT MODE 0 1 NOT USED
B DITC .	L		1 0 INTERRUPT MODE 1 1 INTERRUPT MODE

Fig. 4. CPU Registers

CPU Registers (Continued)

	Register	Size (Bits)	Remarks
A, A'	Accumulator	8	Stores an operand or the results of an operation
F. F'	Flags	8	See Instruction Set.
B, B'	General Purpose	8	Can be used separately or as a 16-bit register with C
C, C'	General Purpose	8	See B, above.
D, D'	General Purpose	8	Can be used separately or as a 16-bit register with E.
E, E'	General Purpose	8	See D, above
Н, Н'	General Purpose	8	Can be used separately or as a 16-bit register with L.
L, L'	General Purpose	8	See H, above.
			Note: The (B,C), (D,E), and (H,L) sets are combined as follows: B-High byte C-Low byte D-High byte E-Low byte H-High byte L-Low byte
I	Interrupt Register	8	Stores upper eight bits of memory address for vectored interrupt processing.
R	Refresh Register	8	Provides user-trasparent dynamic memory refresh. Lower seven bits are automatically incremented and all eight are placed on the address bus during each instruction fetch cycle refresh time.
IX	Index Register	16	Used for indexed addressing.
IY	Index Register	16	Same as IX, above.
SP	Stack Pointer	16	Holds address of the top of the stack. See Push or Pop in instruction set.
PC	Program Counter	16	Holds address of next instruction.
IFF ₁ -IFF ₂	Interrupt Enable	Flip-Flops	Set or reset to indicate interrupt status (see Figure 4).
IMFa-IMFb	Interrupt Mode	Flip-Flops	Reflect Interrupt mode (see Figure 4).

Table 1. CPU Registers

Interrupts: General Operation

The CPU accepts two interrupt input signals: \overline{NMI} and \overline{INT} . The \overline{NMI} is a non-maskable interrupt and has the highest priority. \overline{INT} is a lower priority interrupt and it requires that interrupts be enabled in software in order to operate. \overline{INT} can be connected to multiple peripheral devices in a wired-OR configuration.

The Z80 has a single response mode for interrupt service for the non-maskable interrupt. The maskable interrupt, INT, has three programmable response modes available.

These are:

- Mode 0 similar with the 8080 microprocessor.
- Mode 1 Peripheral Interrupt service, for use with non-8080/Z80 systems.
- Mode 2 a vectored interrupt scheme, usually daisy-chained, for use with Z80 Family and compatible peripheral devices.

The CPU services interrupts by sampling the \overline{NMI} and \overline{INT} signals at the rising edge of the last clock of an instruction. Further interrupt service processing depends upon the type of interrupt that was detected. Details on interrupt responses are shown in the CPU Timing Section.

Non-Maskable Interrupt $\overline{(NMI)}$. The non-maskable interrupt cannot be disabled by program control and therefore will be accepted at all times by the CPU. \overline{NMI} is usually reserved for servicing only the highest priority type interrupts, such as that for orderly shut-down after power failure has been detected.

After recognition of the $\overline{\text{NMI}}$ signal (providing $\overline{\text{BUSREQ}}$ is not active), the CPU jumps to restart location 0066H. Normally, software starting at this address contains the interrupt service routine.

Maskable Interrupt (INT). Regardless of the interrupt mode set by the user, the Z80 response to a maskable interrupt input follows a common timing cycle. After the interrupt has been detected by the CPU (provided that interrupts are enabled and BUSREQ is not active) a special interrupt

processing cycle begins. This is a special fetch $\overline{(MI)}$ cycle in which \overline{IORQ} becomes active rather than \overline{MREQ} , as in normal \overline{MI} cycle. In addition, this special \overline{MI} cycle is automatically extended by two \overline{WAIT} states, to allow for the time required to acknowledge the interrupt request.

Mode 0 Interrupt Operation. This mode is similar to the 8080 microprocessor interrupt service procedures. The interrupting device places an instruction on the data bus. This is normally a Restart Instruction, which will initiate a call to the selected one of eight restart locations in page zero of memory. Unlike the 8080, the Z80 CPU responds to the Call instruction with only one interrupt acknowledge cycle followed by two memory read cycles.

Mode 1 Interrupt Operation. Mode 1 operation is very similar to that for the $\overline{\text{NMI}}$. The principal difference is that the Mode 1 interrupt has a restart location of 0038H only.

Mode 2 Interrupt Operation. This interrupt mode has been designed to utilize most effectively the capabilities of the Z80 microprocessor and its associated peripheral family. The interrupting peripheral device selects the starting address of the interrupt service routine. It does this by placing an 8-bit vector on the data bus during the interrupt acknowledge cycle. The CPU forms a pointer using this byte as the lower 8-bits and the contents of the I register as the upper 8-bits. This points to an entry in a table of addresses for interrupt service routines. The CPU then jumps to the routine at that address. This flexibility in selecting the interrupt service routine address allows the peripheral device to use several different types of service routines. These routines may be located at any available location in memory. Since the interrupting device supplies the low-order byte of the 2-byte vector, bit 0 (A_0) must be a zero.

Interrupt Priority (Daisy Chaining and Nested Interrupts). The interrupt priority of each peripheral device is determined by its physical location within a daisy-chain

Interrupts: General Operation (Continued)

configuration. Each device in the chain has an interrupt enable input line (IEI) and an interrupt enable output line (IEO), which is fed to the next lower priority device. The first device in the daisy chain has its IEI input hardwired to a High level. The first device has highest priority, while each succeding device has a corresponding lower priority. This arrangement permits the CPU to select the highest priority interrupt from several simultaneously interrupting peripherals.

The interrupting device disables its IEO line to the next lower priority peripheral until it has been serviced. After servicing, its IEO line is raised, allowing lower priority peripherals to demand interrupt servicing.

The Z80 CPU will nest (queue) any pending interrupts or interrupts received while a selected peripheral is being serviced.

Interrupt Enable/Disable Operation. Two flip-flops, IFF₁ and IFF₂, referred to in the register description are used to signal the

CPU interrupt status. Operation of the two flip-flops is described in Table 2. For more details, refer to the Z80 CPU Technical Manual.

Action	IFF ₂	IFF ₂	Comments
CPU Reset	0	0	Maskable interrupt INT disabled
DI instruction execution	0	0	Maskable interrupt INT disabled
El instruction execution	1	1	Maskable interrupt INT enabled
LD A, I instruction execution	•	•	IFF ₂ →Parity flag
LD A, R instruction execution	•	•	IFF ₂ →Parity flag
Accept NMI	0	IFF _i	IFF ₁ →IFF ₂ (<u>Ma</u> skable interrupt INTdisabled)
RETN instruction execution	IFF ₂	•	IFF ₂ →IFF ₁ at completion of an NMI service routine.

Table 2. State of Flip-Flops



Instruction Set

The Z80 microprocessor has one of the most powerful and versatile instruction sets available in any 8-bit microprocessor. It includes such unique operations as a block move for fast, efficient data transfers within memory or between memory and I/O. It also allows operations on any bit in any location in memory.

The following is a summary of the Z80 instruction set and shows the assembly language mnemonic, the operation, the flag status, and gives comments on each instruction. The Z80 CPU Technical Manual and Z80 CPU Programming Manual contain significantly more details for programming use.

The instructions are divided into the following categories:

- □ 8-bit loads
- □ 16-bit loads
- □ Exchanges, block transfers, and searches
- □ 8-bit arithmetic and logic operations
- □ General-purpose arithmetic and CPU control

- □ 16-bit arithmetic operations
- □ Rotates and shift
- Bit set, reset, and test operations
- Jumps
- □ Calls, returns, and restarts
- □ Input and output operations

A variety of addressing modes are implemented to permit efficient and fast data transfer between various registers, memory locations, and input/output devices. These addressing modes include:

- u Immediate
- □ Immediate extended
- □ Modified page zero
- □ Relative
- □ Extended
- □ Indexed
- □ Register
- □ Register indirect
- □ Implied
- a Bit



8-Bit Load Group

Mnemonic	Symbolic Operation	s	z		Flo	ags	P/V	N	с	Opcode 78 543 210	Нех		No.of M Cycles		Comments
LD r, r'	r - r'	:	:	X	:	X		:	:	01 r r' 00 r 110		1 2	1 2	4 7	r, r' Reg.
LD r, n	r - n	•	•		·	^	•	•	•	- n -		4		•	001 C
LD r. (HL) LD r. (IX+d)	r - (HL) $r - (IX + d)$:	:	X	:	X	:	:	:	01 r 110 11 011 101 01 r 101 - d -		1 3	2 5	7 19	010 D 011 E 100 H 101 L
LD r, (IY + d)	r - (IY + d)	•	•	Х	•	x	•	•	•	11 111 101 01 r 110 - d -	FD	3	5	19	111 A
LD (HL), r	(HL) - r	•	•	X	•	X	•	•	•	01 110 r		1	2	7	
LD (IX + d), r	(IX + d) - r	•	•	Х	•	X	•	•	•	11 011 101 01 110 r - d -	DD	3	5	19	
LD (iY + d), r	(IY+d) - r	•	•	X	•	X	•	•	•	11 111 101 01 110 r - d -	FD	3	5	19	•
LD (HL), n	(HL) - n	•	•	X	•	X	٠	•	•	00 110 110	3 6	2	3	10	
LD (IX+d), n	(IX+d)-n	•	•	x	•	x	•	•	•	- n - 11 011 101 00 110 110 - d -		4	5	19	
LD (IY+d), n	(IY + d) - n	•	•	x	•	X	•	•	•	- n - 11 111 101 00 110 110 - d -		4	5	19	
LD A. (BC)	A - (BC)	_	_	х		х	_			- n - 00 001 010	0.8	,	2	7	
LD A, (DE)	A - (DE)		:	Х		Х	:	:		00 011 010	1A	1	2 2	7	
LD A, (nn)	A - (nn)	•	•	X	•	X	•	•	•	00 111 010 - n - - n -	3 A	3	4	13	
LD (BC), A	(BC) - A	•	•	Х	•	Х	•	•	•	010 000 010	02	1	2	7	
LD (DE), A LD (nn), A	(DE) - A (nn) - A	:	:	X	:	X	:	:	:	00 010 010 00 110 010 - n -	12 32	3	2 4	7 13	
LD A, I	A - I	1	1	x	o	X	IFF	0	•	11 101 101		2	2	9	
LD A, R	A - R	1	:	х	0	х	IFF	0		01 010 111		2	2	9	
LD I, A	1 A			x		х				01 011 111. 11 101 101		2	2	9	
LD R, A	R - A	•		х		х				01 000 111 11 101 101 01 001 111	47 ED	2	2	9	

NOTES: r, r' means any of the registers A, B, C, D, E, H, L. IFF the content of the interrupt enable flip-flop, (IFF) is copied into the P/V flag.

For an explanation of flag notation and symbols for mnemonic tables, see Symbolic Notation section

io lowing table



16-Bit Load Group

Mnomonic	Symbolic	1		z		lagu	P/V	v	c	70 E49 910 W		No.of M			
LD dd, nn	Operation dd - nn							÷	÷	78 549 210 Hex 00 dd0 001	Bytes 3	Cycles 3	States	4.1	Comments
as uu, m	uu – nn	•	•			^	•	٠	-	- n -	3	3	10	<u>dd</u>	Pair BC
LD IX, nn	IX - nn	•		. х		х				11 011 101 DD	4	4	14	01 10	DE HL
										00 100 001 21		_		11	SP
										- n - - n -					
LD IY, nn	IY - nn	•	•	X	•	X	•	•	•	11 111 101 FD 00 100 001 21	4	4	14		
										- n -					
LD HL, (nn)	H (nn+1)			x		x				00 101 010 2A	3	5	16		
	L - (nn)					-				- n -	•	•	.0		
LD dd. (nn)	ddH - (nn+1)			x		X				- n - 11 101 101 ED	4	6	20		
	dd[- (nn)									01 ddl 011	•	·	20		
										- n - - n -					
LD IX, (nn)	$\begin{array}{l} IX_{H} \leftarrow (nn+1) \\ IX_{L} \leftarrow (nn) \end{array}$	•	•	X	٠	Х	•	•	•	11 011 101 DD	4	6	20		.•
	IXL = (nn)									00 101 010 2A					
LD IY, (nn)	1YH + (nn+1)			х		х				- n - 11 111 101 FD	4	6	2 0		
	IYL - (nn)			•						00 101 010 2A	•	u	20		
										- n -					
LD (nn), HL	(nn+1) ← H	•	•	X	•	X	•	•	•	00 100 010 22	3	5	16		
	(nn) — L									- n -					
LD (nn), dd	(nn + 1) - ddH (nn) - ddL	•	•	X	•	X	•	•	•	11 101 101 ED	4	6	20		
	(m) - ddL									01 dd0 011 - n -					
LD (nn), IX	(nn+1) - IXH			х		х		_	_	- n -					
20 (), 17	(nn) - IXL	-	•	^	٠	^	•	•	•	11 011 101 DD 00 100 010 22	4	6	20		
										- n - - n -					
.D (nn), IY	(nn + 1) - IYH	•	•	X	٠	X	•	•	•	11 111 101 FD	4	6	20		
	(nn) — IYL									00 100 010 22 - n -					
.D SP, HL	en									- n -					
D SP, IX	SP - HL SP - IX	:	:	X	:	X	:		:	11 111 001 F9 11 011 101 DD	1 2	1 2	6 10		
D SP, IY	SP - IY		_	v	_	v	_			11 111 001 F9		_			
		•	•	х	•	х	•	•	•	11 111 101 FD 11 111 001 F9	2	2	10	99	Pair
USH qq	(SP - 2) - qqL (SP - 1) - qqH	•	٠	X	•	X	•	•	•	11 qq0 101	ł	3	11	00	BC
	SP - SP -2													01 10	DE HL
USH IX	(SP - 2) - IXL (SP - 1) - IXH	•	•	X	•	X	•	•	•	11 011 101 DD 11 100 101 E5	2	4	15	11	AF
וופט וצ	SP - SP - 2														
USH IY	(SP-2) - IYL (SP-1) - IYH	•	•	Х	•	х	• •		•	11 111 101 FD 11 100 101 E5	2	4	15		
OP qq	SP - SP -2		_												
∽, qq	qqH (SP+1) qqL (SP)	•	•	X	•	X	• •	•	•	11 gg0 001	1	3	10		
OP IX	SP - SP +2 IX _H - (SP+1)		_	v		v				11 011 101 05	_				
	IXL - (SP) SP - SP +2	•	•	А	•	Х	• •	•	•	11 011 101 DD	2	4	14		
OP IY	SP - SP +2 IYH - (SP+1)					v					_				
••	IY _L - (SP)	•	•	х	•	х	- •	•	•	11 111 101 FD 11 100 001 E1	2	4	14		
	SP - SP +2														

NOTES: dd is any of the requirer pairs BC, DE, HL, SP, qq is any of the requirer pairs AF, BC, DE, HL, (PAIR);, (PAIRI); refer to high order end low order eight bits of the register pair respectively, e.g., BCL = C, AFH = A.

Exchange, Block Transfer, Block Search Groups

EX DE, HL EX AF, AF EXX	DE - HL AF - AF' BC - BC' DE - DE'	: :	X X X	:	X X X	:	:	:	00	00	01 (011 000 001	08	1 1 1	1 1 1	4 4	Register bank and auxiliary register bank suchange
EX (SP), HL	HL - HL' H - (SP+1) L - (SP)		X	•	X	•	•	•	11	10	00 (110	E 3	1	5	19	Dank Skalange
EX (SP), IX	IXH (SP+1) IXL (SP)	• •	X	•	X	•	•	:				101	DD E3	2	6	2 3	
EX (SP), IY	$ \begin{array}{ll} IY_{H} - (SP + 1) \\ IY_{L} - (SP) \end{array} $	• •	X	•	X	•	•	•	11	11	11		FD	2	6	23	
rdi	(DE) (HL) DE DE + 1 HL HL + 1 BC BC - 1	• •	x	0	X	ī O	0	•					A0	2	4	16	Load (HL) into (DE), increment the pointers and decrement the byte counter (BC)
LDIR	(DE) - (HL) DE - DE + 1 HL - HL + 1 BC - BC - 1 Repeat until BC = 0	• •	х	0	Х		0	•					ED BO	2 2	5 4	21 16	If BC ≠ 0 If BC = 0
LDD	(DE) - (HL) DE - DE-1 HL - HL-1 BC - BC-1		x	0	x	_	0	•					ED A8	2	4	16	
LDDR	(DE) (HL) DE DE 1 HL HL 1 BC BC 1 Repeat until BC := 0	• •	x	0	x		0	•					ED B8	2 2	5 4	21 16	If BC ≠ 0 If BC = 0
CPI	A - (HL) HL - HL+1 BC - BC-1	(2) (2)	х	ı		O 1	1	•					ED A1	2	4	16	
CPIR	A - (HL)	1 1	x	1	x	~	1	•	i	1 1	01	101	ED	2	5	21	If BC ≠ 0 and A ≠ (HL)
	HL - HL+1 BC - BC-1 Repeat until A = (HL) or BC = 0					0			1	0 1	10	001	Bl	2	4	16	If BC = 0 or A = (HL)
CPD	A - (HL) HL - HL-1 BC - BC-1	(2) (2)	х	ı	x		1	•					ED A9	2	4	16	
CPDR	A - (HL)	1 1	X	1	x		1	•	1	1 1	01	101	ED	2	5	21	If BC ≠ 0 and A ≠ (HL)
	HL - HL-1 BC - BC-1 Repeat until A = (HL) or BC = 0								1	0 1	11	001	B9	2	4	16	If BC = 0 or A = (HL)

NOTE: \bigcirc If the result of B - 1 is zero the Z tiag is set, otherwise it is reset.

² Z flag is set upon instruction completion only.



8-Bit Arithmetic and Logical Group

Mnemonic	Symbolic Operation	8	z		Flag H		P/V	N	С	Opcode 76 543 210 Hex		No.of M Cycles		Comments
ADD A, r	A - A + r	1	1	X	ı	X	v	0	1	10 000 г	1	í	4	r Reg.
ADD A, n	A - A + n	1	1	х	1	Х	٧	0	1	11 000 110	2	2	7	000 B
										- n -				001 C
ADD A. (HL)	A - A + (HL)		1	¥	1	¥	٧	0	1	10 000 110	1	2	7	010 D 011 E
	A - A + (IX + d)	i			i				i		D 3		19	100 H
										10 000 110				101 L
										- d -		_		111 A
ADD A, (IY + d)	A - A + (IY + d)	1	t	Х	1	Х	٧	ū	1	11 111 101 F	D 3	5	19	
										- d -				
ADC A, s	A - A+++CY	1	t	X	1	X	v	0	1	<u>@</u>				s is any of r, n,
SUB s	A - A-s	1	-1	Х	1	X	٧	1	1	010				(HL), (IX + d), (IY + d) as shown ♠
SBC A. s	A - A -a - CY	1	1	X	1	X	v	1	1	01!				for ADD instruction.
AND s	A-A-a	1	1	X	1	X	P	0	0	100				The indicated bits
OR s	A - A V s	1	1	X	0	X	P	0	0	110				replace the OOC in the ADD set above.
XOR s	A A • s	1	1	X	0	X	P	0	0	101				the NOD Set above.
CP s	A-s	1	ı	Х	1	X	v	1	1	111				
INC r	r - r + 1	1	1	X	t	X	V	0	•	00 r 100	1	1	4	
INC (HL)	(HL) -(HL)+1	1	ı	X	ı	X	٧	0	•	00 110 100	1	3	11	
INC(IX+d)	(IX + d)	1	- 1	X	1	X	٧	0	•		D 3	6	23	
	(IX + d) + 1									00 110 <u>100</u>				
INC (IY+d)	(IY+d)	1	,	х	t	x	v	0	•		D 3	6	23	
	(IY+d)+1									0 0 110 100				
		_		.,		v	.,			- d -				
DEC m	$m \leftarrow m-1$	1	ı	Х	ı	Ÿ	٧	1	•	101				m is any of r , (HL), (IX+d), (IY+d)
														as shown for INC

as shown for INC.
DEC same format
and states as INC.
Replace 100 with
101 in opcode.



General-Purpose Arithmetic and CPU Control Groups

Maemonic	Symbolic Operation	s	z		FT.	ags	P/V	N	С		Opc		Hes		No.of M Cycles		Comments
DAA	Converts acc. content into packed BCD following add or subtract with packed BCD operands.	1	1	X	1	х	P	•	1	00	100	11	. 27	1	1	4	Decimal adjust accumulator.
CPL	A – Ā	•	•	X	1	X	•	1	•	00	101	11	2F	1	1	4	Complement accumulator (one's complement).
NEG	A - 0 - A	1	1	X	ı	X	V	1	1				ED 44	2	2	8	Negate acc. (two's complement).
CCF	CY - CY	•	•	X	X	X	٠	0	1	00	111	11	3F	1	1	4	Complement carry flag.
SCF	CY - 1	•	•	Х	0	Х	•	0	1	00	110	11	37	l	1	4	Set carry flag.
IOP	No operation	•	٠	X	•	Х	•	•	•	00	000	00	00	1	1	4	
HALT	CPU halted	•	•	X	•	X	•	•	•				76	1	1	4	
Di ◆	IFF - 0	•	•	Х	•	Х	•	•	•				F3	1	1	4	
	IFF - 1	•	٠	X	•	х	•	•	•	11	. 113	101	FB	1	I	4	
M J	Set interrupt mode 0	•	•	X	٠	X	•	٠	•	01	000	11	ED 46		2	8	
IM I	Set interrupt mode 1	•	•	X	•	X	•	•	•	01	010	11	ED 56		2	8	
IM 2	Set interrupt mode 2	•	•	X	•	х	•	•	•				ED 5E	2	2	8	

NOTES IFF indicates the interrupt enable flip-flop.

CY indicates the carry flip-flop.

indicates interrupts are not sampled at the end of El or D1.

16-Bit Arithmetic Group

							_				_							
OD HL, sa	HL - HL+as	•		x	x	x	•	0	ı	(ю:	ss l	001		ì	3	11	ss Req. 00 BC
DC HL, sa	HL - HL + ss + CY	1	1	x	X	X	V	0	1				101 010	ED	2	4	15	01 DE 10 HL 11 SP
BC HL, ss	HL - HL - ss - CY	1	t	X	X	X	V	1	1				101 010	ED	2	4	15	
DD IX, pp	IX - IX + pp	•	•	X	x	x	•	0	1	1	1 (110		DD	2	4	15	pp Reg. 00 BC 01 DE 10 IX 11 SP
DIY, rr	IY - IY + rr	•	•	x	x	x	•	0	1				001 101	FD	2	4	15	rr Reg. 00 BC 01 DE 10 IY 11 SP
ss	as - as + 1			x		х			•	(00 1	88 0	011		1	1	6 10	2.
ix	IX - IX + I	•	•	X	•	X	•	•	•	1	1 (110		DD 23	2	1 2	10	
C IY	IY - IY + 1	•	•	X	•	X	•	•	•	i	1 1	H		FD	2	2	10	
EC 88 EC IX	ss - ss - 1 IX - IX - 1	:	:	X	:	X	:	:	:	1	00 s	ss!	011 101	DD	1 2	1 2	6 10	
C IY	IY - IY - 1		•	x		x	•	•	•	1	1 1	ш	011 101 011	FD	2	2	. 10	
_										·		101	011	40				

NOTES as is any of the register pairs BC, DE, HL, SP, pp is any of the register pairs BC, DE, IX, SP, rr is any of the register pairs BC, DE, IY, SP.



Rotate and Shift Group

Mnemonic	Symbolic Operation	s	z		Flag H		/ V	N	С	Opcode 78 543 210	Hex		No.of M Cycles		Comments
RLCA	CY 7-0-			x	0	x	•	0	ı	00 000 111	07	1	1	4	Rotate left circular accumulator.
RLA	CY 7-0	•	•	x	0	x	•	0	1	00 010 111	17	1	1	4	Rotate left accumulator.
RRCA	T O CY	•	•	x	0	X	•	0	1	00 001 111	OF	1	1	. 4	Rotate right circular accumulator.
RRA	7-0-CY	•	•	x	0	X	•	0	1	00 011 111	1F	1	ı	4	Rotate right accumulator.
RLC r)	1	1	X	0	X	P	0	1	11 001 011	CE	2	2	8	Rotate left circular register r.
RLC (HL)		1	ı	x	0	X	P	0	1	00 000 r 11 001 011 00 000 110		2	4	15	r Reg. 000 B 001 C
RLC (IX + d)	r,(HL),(IX + d),(IY + d)	1	1	X	0	x	P	0	1	11 011 101 11 001 011 - d	CE		6	23	010 D 011 E 100 H 101 L 111 A
RLC (IY+d)		1	ı	x	0	x	P	0	t	11 111 101 11 001 01	ı FC		6	23	
RL m	m = r,(HL),(IX + d),(IY + d	1	ı	x	0	x	P	0	1	00 <u>000</u> 110 — d —	0				Instruction format and states are as shown for RLC's. To form new opcode replace
RRC m	7 0 CY m = r,(HL),(IX + d),(IY + d	1	1	X	0	X	P	O	:	© 1					000 or RLC's with shown code.
RR m	7 0 CY m=r.(HL).(IX + d),(IY +] d)	:	X	0	x	P	c) 1	<u>[]</u>					
SLA m	CY = 7 + 0 + 0 $m = r, (HL), (IX + d), (IY + d)$		1	Х	0	X	P	C	1	100					
SRA m	7 0 CY m=r.(HL),(IX+d),(IY+d	d) 1	: :	X	0	x	P	c	1	101					
SRL m	$0 - \boxed{7 - 0} - \boxed{CY}$ $m = r.(HL).(IX + d).(IY + d)$	d)	1 1	Х	0	x	P	c	1	Ш					
RLD	7-43-0 7-43-	0 t	:	Х	0	x	P	C	•	11 101 101 01 101 111		2	5	18	Rotate digit left and right between the accumulator
RRD	7 - 4 3 - 0 - 7 - 4 3 - A (HL)	0 1	1	X	. 0	x	P	O	•	11 101 101 01 100 111		2	5	18	and location (HL). The content of the upper half of the accumulator is unaffected.



Bit Set, Reset and Test Group

Mnemonic	Symbolic Operation	8	z		H	lage	P/V	N	С	Opcode 76 543 210 Hex	No.of Bytes	No.of M Cycles	No.of T States	Comments
SIT b, r	2 - r _b	х	ı	X	1	X	x	0	•	11 001 011 CB 01 b r	2	2	8	r Reg.
it b, (HL)	$Z = (\overline{HL})_b$	X	ı	X	i	X	X	0	•	11 001 011 CB 01 b 110	2	3	12	001 C 010 D
(Т Ь, (IX + d) _Б	$Z = (\overline{IX + d})_b$	x	1	х	1	X	x	0	•	11 011 101 DD 11 001 011 CB - d - 01 b 110	4	5	20	011 E 100 H 101 L 111 A
3(Т Ь, (IY + d) _Ь	$Z = (\overline{(Y+d)})_b$	x	1	x	1	X	x	0	•	11 111 101 FD 11 001 011 CB - d - 01 b 110	4	5	20	b Bit Tested 000 0 001 1 010 2 011 3 100 4 101 5 110 6 111 7
ET b, r	$r_b \leftarrow 1$	•	•	X	•	X	•	•	•	11 001 011 CB	2	2	8	111 7
ET Ь, (HL)	$(HL)_b - 1$	•	•	X	•	Х	•	•	•	11 001 011 CB	2	4	15	
ET b, ([X + d)	$(IX+d)_b - i$	٠	•	X	•	x	•	•	•	11 011 101 DD 11 001 011 CB - d -	4	6	23	
ET b, (IY+d)	$(IY+d)_b-1$	•	•	x	•	х	•	•	•	11 111 101 FD 11 001 011 CB	4	6	23	
RES b, m	$m_b = 0$ m = r, (HL), (IX + d), (IY + d)	•	•	x	•	x	•	•	•	<u>го</u>				To form new opcode replace ii) of SET b, s with [0]. Flags and time states for SET instruction.

NOTES: The notation $m_{\tilde{\mathbf{b}}}$ indicates bit $\tilde{\mathbf{b}}$ (0 to 2) or location $m_{\tilde{\mathbf{c}}}$

Jump Group

IP nn	PC - nn	•	•	X	•	Х	•	•	•	11 000 011 C3	3	3	10	cc Condition
P cc, nn	If condition cc is true PC — nn, otherwise continue	•	•	X	•	X	•	•	•	11 cc 010 - n - - n -	3	3	10	000 NZ non-zero 001 Z zero 010 NC non-carry 011 C carry 100 PO parity odd 101 PE parity even 110 P sign positive
R e	PC - PC+e	•	٠	X	٠	X	•	•	•	00 011 000 18	2	3	12	111 M sign negative
JR C, e	If C = 0. continue	•	٠	X	٠	X	•	•	•	00 111 000 38 - e-2 -	2	2	7	If condition not met.
	If C = 1, PC - PC+e										2	3	12	If condition is met.
IR NC, .	If C = 1,	•	•	X	•	X	•	•	•	00 110 000 30	2	2	7	If condition not met.
	If C = 0, PC - PC+e										2	3	12	If condition is met.
JP Z. ⊎	If Z = 0	•	٠	X	•	X	•	•	•	00 101 000 28	2	2	7	If condition not met.
	If Z = 1, PC - PC+e										2	3	12	If condition is met.
IR NZ.	If $Z = 1$,	•	•	X	•	X	•	•	•	00 100 000 20 - •-2 -	2	2	7	Il condition not met.



Jump Grup (Continued)

Mnemonic	Symbolic Operation	s	z		Fla H		P/V	N	С	Opcode 76 543 210 Hex	No.ol Bytes	No.of M Cycles	No.of T States	Comments
	continue If Z = 0, PC PC+e										2	3	12	If condition is met.
JP (HL)	PC - HL	•	٠	X	٠	X	٠	•	٠	11 101 001 E9	1	1	4	
JP (IX)	PC - IX	•	•	x	•	x	•	•	•	11 011 101 DD 11 101 001 E9	2	2	8	
JP (IY)	PC - IY	•	•	X	•	X	٠	•	•	11 111 101 FD 11 101 001 E9	2	2	8	
DINZ, •	$B \leftarrow B - 1$ If $B = 0$, continue	•	•	X	•	X	•	•	•	00 010 000 10	2	2	8	If $B = 0$.
	If B ≠ 0, PC ← PC+e										2	3	13	If B ≠ 0.

NOTES: e represents the extension in the relative addressing mode.

e is a signed two's complement number in the range < -126, 129 >.

e-2 in the opcode provides an effective address of pc+e as PC is incremented by 2 prior to the addition of e.

Call and Return Group

CALL nn	(SP-1) - PC _H (SP-2) - PC _L PC - nn	•	•	X	•	X	•	•	•	11 001 101 CD - n - - n -	3	5	17	
CALL oc. nn	If condition	•	•	X	•	X	•	•	•	11 cc 100	3	3	10	If cc is false.
	continue, otherwise same as CALL nn									- n -	3	5	17	If cc is true.
RET	$PC_L - (SP)$ $PC_H - (SP + 1)$	•	•	X	•	X	•	•	•	11 001 001 C9	1	3	10	
RET cc	If condition cc is false	•	•	X	•	X	•	•	•	11 cc 000	1	1	5	If cc is false.
	continue,										1	3	11	If cc is true.
	otherwise same as RET													cc Condition 000 NZ non-zero 001 Z zero
RETI	Return from	•	•	X	•	X	•	•	•	11 101 101 ED	2	4	14	010 NC non-carry 011 C carry
RETN ¹	interrupt Return from	•		х		х				01 001 101 4D 11 101 101 ED	2	4	14	100 PO parity odd
	non-maskable interrupt									01 000 101 45				101 PE parity even 110 P sign positive 111 M sign negative
RST p	(SP-1) - PCH (SP-2) - PCL PCH - 0 PCL - p	•	•	x	•	x	•	•	•	11 + 111	1	3	-11	t P 000 00H 001 08H 010 10H 011 18H 100 20H 101 28H 110 30H

NOTE: 'RETN loads IFF2 - IFF1



Input and Output Grup

Mnemonic	Symbolic Operation	8	Z		Fla H		P/V	N	С	Opcode 76 543 210 Hex		No.of M No Cycles St		Comments
N A. (n)	A - (n)	•	•	x	•	x	•	•	•	11 011 011 DB	2	3	11	n to Ao - A7
I r. (C)	r = (C) if $r = 110$ only the flags will be affected	1	ı (1)	X	1.	X	P	0	•	11 101 101 ED 01 r 000	2	3	12	Acc. to Ag ~ A15 C to Ag ~ A7 B to Ag ~ A15
11	(HL) - (C) B - B-1	x	1	x	X	x	X	1	X	11 101 101 ED 10 100 010 A2		4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
NIR	HL - HL + 1 (HL) - (C) B - B - 1 HL - HL + 1 Repeat until B = 0	x	1	Χ.	x	x	x	1	X	11 101 101 ED 10 110 010 B2		5 (If B≠0) 4 (If B=0)	21 16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
D CI	(HL) - (C) B - B - 1	x	1	x	x	X	X	1	x	11 101 101 ED 10 101 010 AA		4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
NOR	HL - HL-1 (HL) - (C) B - B - 1 HL - HL-1 Repeat until	х	1	X	X	X	X	1	x.	11 101 101 ED 10 111 010 BA		5 (If B≠0) 4 (If B=0)	21 16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OUT (n), A	B = 0 (n) - A	•	•	X	•	x	•	•	•	11 010 011 D3	2	3	11	n to A ₀ ~ A ₇ Acc. to Ag ~ A ₁₅
UT (C), r	(C) - r	•	•	X	•	X	•	•	•	11 101 101 ED 01 r 001	2	3	12	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
ITU	(C) - (HL) B - B - 1	X	ì	X	X,	X	X	1	x	11 101 101 ED 10 100 011 A3		4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
PITC	HL - HL + 1 (C) - (HL) B - B - 1 HL - HL + 1 Repeat until B = 0	х	1	x	x	x	X	1	x	11 101 101 ED 10 110 011 B3		5 (If B≠0) 4 (If B=0)	21 16	C to A ₀ - A ₇ B to A ₈ - A ₁₅
OUTD	(C) - (HL) B - B-1 HL - HL-1	х	1	X	x	x	x	1	x	11 101 101 ED 10 101 011 AE		4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OTDR	(C) - (HL) B - B - 1 HL - HL - 1 Repeat until B = 0	x	1	x	x	x	x	1	x	11 101 101 ED 10 111 011	2	5 (If B≠0) 4 (If B=0)	21 16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅

NOTE. (i) If the result of B-1 is zero the Z flag is set, otherwise it is reset.



Summary of Flag Operation

Instruction	D ₇ S	z		H		P/V	N	D ₀	Comments
ADD A. s: ADC A. s	- t	1	х	-	х	v	0	1	8-bit add or add with carry.
SUB s; SBC A s; CP s; NEG	1	1	Х	1	Х	v	1	1	8-bit subtract, subtract with carry, compare and negate accumulator.
AND .	1	1	Х	1	х	P	0	01	• . •
OR s. XOR s	ı	1	X	0	X	P	0	0	Logical operations.
INC s	ı	1	X	ŧ	X	V	0	•	8-bit increment.
DEC .		1	Х	:	х	v	ı	•	8-bit decrement.
ADD DD. sa	•	٠	х	Х	Х	•	0	1	16-bit add.
ADC HL. ss		1	X	X	Х	٧	0	1	16-bit add with carry.
SBC HL, ss		1	X	X	X	v	1	1	16-bit subtract with carry.
RLA, RLCA, RRA; RRCA		•	Х	0	х	•	0	1	Rotate accumulator.
RL m; RLC m; RR m;	1		Х	0	Х	P	0	1	Rotate and shift locations.
RRC m; SLA m;									
SRA m; SRL m									
RLD: RRD	1	1	X	0	X	P	0	•	Rotate digit left and right.
DAA	ı	1	Х	ŧ	Х	P	•	1	Decimal adjust accumulator.
CPL	•	٠	Х	1	Х	•	ı	•	Complement accumulator.
SCF	•	•	X	0	Х	•	0	1	Set carry.
CCF		•	Х	X	X	•	0	t	Complement carry.
IN r (C)	1	1	Х	0	X	P	0	•	Input register indirect.
INI, IND, OUTI: OUTD	Х	1	Х	Х	Х	х	l	• 1	Block input and output, $Z = 0$ if $B \neq 0$ otherwise $Z = 0$.
INIR; INDR; OTIR; OTDR	Х	1	Х	Х	Х	Х	ı	•)	block inpactant durpan by the first transfer and
LDI: LDD	X	Х	X	٥	X	ŧ	0	• 1	Block transfer instructions. $P/V = 1$ if $BC \neq 0$, otherwise $P/V = 0$.
LDIR; LDDR	х	Х	X	0	X	0	0	• ſ	
CPI; CPIR; CPD; CPDR	X	1	X	X	X	1	1	•	Block search instructions. $Z = 1$ if $A = (HL)$, otherwise $Z = 0$. $P/V = 1$ if $BC \neq 0$, otherwise $P/V = 0$.
LD A. I. LD A. R	1	1	х	0	X	IFF	0	•	The content of the interrupt enable flip-flop (IFF) is copied into the P/V flag.
BIT b, s	x	1	X	1	X	X	Ô	•	The state of bit b of location s is copied into the Z flag.
D 5, •	^	٠	•	•	•	•	•		

Symbol	Operation	Symbol	Operation
S	Sign flag. S = 1 if the MSB of the result is 1.	1	The flag is affected according to the result of the
Z	Zero flag. $Z = 1$ if the result of the operation is 0.		operation.
P/V	Parity or overflow flag. Parity (P) and overflow	•	The flag is unchanged by the operation.
• • •	(V) share the same flag. Logical operations affect	0	The flag is reset by the operation.
	this flag with the parity of the result while	1	The flag is set by the operation.
	arithmetic operations affect this flag with the	X	The flag is a "don't care."
	overflow of the result. If P/V holds parity, $P/V = 1$ if the result of the operation is even, $P/V = 0$ if	V	P/V flag affected according to the overflow result of the operation.
	result is odd. If P/V holds overflow, P/V = 1 if the result of the operation produced an overflow.	P	P/V flag affected according to the parity result of the operation.
Н	Half-carry flag. H = 1 if the add or subtract	r	Any one of the CPU registers A, B, C, D, E, H, L
••	operation produced a carry into or borrow from bit 4 of the accumulator.	S	Any 8-bit location for all the addressing modes allowed for the particular instruction.
N	Add/Subtract flag. $N = 1$ if the previous operation was a subtract.	SS	Any 16-bit location for all the addressing modes allowed for that instruction.
H & N	H and N flags are used in conjunction with the	ii	Any one of the two index registers IX or IY.
	decimal adjust instruction (DAA) to properly cor-	R	Refresh counter.
	rect the result into packed BCD format following	n	8-bit value in range < 0, 255 >.
	addition or subtraction using operands with packed BCD format.	nn	16-bit value in range < 0, 65535 >.
С	Carry/Link flag. C = 1 if the operation produced a carry from the MSB of the operand or result.		

Pin Descriptions

An-A15. Address Bus (output, active High, 3-state). A₀-A₁₅ form a 16-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 64K bytes) and for I/O device exchanges.

BUSACK. Bus Acknowledge (output, active Low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR have entered their highimpedance states. The external circuitry can now control these lines.

BUSREQ. Bus Request (input, active Low). Bus Request has a higher priority than NMI and is always recognized at the end of the current machine cycle. BUSREQ forces the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR to go to a high-impedance state so that other devices can control these lines. BUSREQ is normally wire-ORed and requires an external pullup for these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from properly refreshing dynamic RAMs.

Do-Dr. Data Bus (input/output, active High, 3-state). D₀-D₇ constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.

HALT. Halt State (output, active Low). HALT indicates that the CPU has executed a Halt instruction and is awaiting either a nonmaskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOPs to maintain memory refresh.

INT. Interrupt Request (input, active Low). Interrupt Request is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal software-controlled interrupt enable flip-flop (IFF) is enabled. INT is normally wire-ORed and requires an external pullup for these

applications.

IORQ. Input/Output Request (output, active Low, 3-state). IORQ indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation. IORQ is also generated concurrently with MI during an interrupt acknowledge cycle to indicate that an interrupt response vector

can be placed on the data bus. MI. Machine Cycle One (output, active Low). MI, together with MREQ, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. M1, together with IORQ, indicates an interrupt

acknowledge cycle.

MREQ. Memory Request (output, active Low, 3-state). MREQ indicates that the address bus holds a valid address for a memory read or memory write operation. NMI. Non-Maskable Interrupt (input, negative edge-triggered). NMI has a higher priority than INT. NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066H. RD. Read (output, active Low, 3-state). $\overline{\mbox{RD}}$ indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

RESET. Reset (input, active Low). RESET initializes the CPU as follows: it resets the interrupt enable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode O. During reset time, the address and data bus go to a highimpedance state, and all control output signals go to the inactive state. Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete.

RFSH. Refresh (output, active Low). RFSH, together with MREQ, indicates that the lower seven bits of the system's address bus can be used as a refresh address to the system's

dynamic memories.

WAIT. Wait (input, active Low). WAIT indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a Wait state as long as this signal is active. Extended WAIT periods can prevent the CPU from refreshing dynamic memory properly. WR. Write (output, active Low, 3-state). WR indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.

CPU Timing


The Z80 CPU executes instructions by proceeding through a specific sequence of operations:

- Memory read or write
- I/O device read or write
- Interrupt acknowledge

The basic clock period is referred to as a T time or cycle, and three or more T cycles make up a machine cycle (M1, M2 or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more Wait states by the user.

Instruction Opcode Fetch. The CPU places the contents of the Program Counter (PC) on the address bus at the start of the cycle (Figure 5). Approximately one-half clock cycle later, MREQ goes active. When active, RD indicates that the memory data can be enabled onto the CPU data bus.

The CPU samples the \overline{WAIT} input with the falling edge of clock state T_2 . During clock states T_3 and T_4 of an $\overline{M1}$ cycle dynamic RAM refresh can occur while the CPU starts decoding and executing the instruction. When the Refresh Control signal becomes active, refreshing of dynamic memory can take place.



NOTE: Tw-Wait cycle added when necessary for slow ancilliary devices.

Figure 5. Instruction Opcode Fetch

CPU Timing (Continued)

Memory Read or Write Cycles. Figure 6 shows the timing of memory read or write cycles other than an opcode fetch $(\overline{M1})$ cycle. The \overline{MREQ} and \overline{RD} signals function exactly as in the fetch cycle. In a memory write

cycle, MREQ also becomes active when the address bus is stable. The WR line is active when the data bus is stable, so that it can be used directly as an R/W pulse to most semiconductor memories.





Figure 6. Memory Read or Write Cycles



CPU Timing (Continued)

Input or Output Cycles. Figure 7 shows the timing for an I/O read or I/O write operation. During I/O operations, the CPU automatically inserts a single Wait state (T_w) .

This extra Wait state allows sufficient time for an I/O port to decode the address from the port address lines.



NOTE: Tw+ = One Wait cycle automatically inserted by CPU


Figure 7. Input or Output Cycles



CPU Timing (Continued)

Interrupt Request/Acknowledge Cycle. The CPU samples the interrupt signal with the rising edge of the last clock cycle at the end of any instruction (Figure 8). When an interrupt is accepted, a special MI cycle is generated.

During this $\overline{M1}$ cycle, \overline{IORQ} becomes active (instead of \overline{MREQ}) to indicate that the interrupting device can place an 8-bit vector on the data bus. The CPU automatically adds two Wait states to this cycle.



NOTE: 1) T_L = Last state of previous instruction.

2) Two Wait cycles automatically inserted by CPU(*).

Figure 8. Interrupt Request/Acknowledge Cycle




CPU Timing (Continued)

Non-Maskable Interrupt Request Cycle.

NMI is sampled at the same time as the maskable interrupt input INT but has higher priority and cannot be disabled under software control. The subsequent timing is similar to that of a normal instruction fetch


except that data put on the bus by the memory is ignored. The CPU instead executes a restart (RST) operation and jumps to the $\overline{\text{NMI}}$ service routine located at address 0066H (Figure 9).



*Although NMI is an asynchronous input, to quarantee its being recognized on the following machine cycle, NMI's falling edge

must occur no later than the rising edge of the clock cycle preceding $T_{\mbox{\scriptsize LAST}}.$


Figure 9. Non-Maskable Interrupt Request Operation



CPU Timing (Continued)

Bus Requist/Acknowledge Cycle. The CPU samples BUSREQ with the rising edge of the last clock period of any machine cycle (Figure 10). If BUSREQ is active, the CPU sets its address, data, and MREQ, IORQ, RD,

and \overline{WR} lines to a high-impedance state with the rising edge of the next clock pulse. At that time, any external device can take control of these lines, usually to transfer data between memory and I/O devices.



NOTE: Ti = Last state of any M cycle.

Tx = An arbitrary clock cycle used by requesting device.


Figure 10. Z-Bus Request/Acknowledge Cycle

CPU Timing (Continued)

Halt Acknowledge Cycle. When the CPU receives an Halt instruction, it executes NOP states until either an INT or NMI input is received. When in the Halt state, the HALT output is active and remains so until an interrupt is received (Figure 11).

Reset Cycle. RESET must be active for at least three clock cycles for the CPU to

properly accept it. As long as RESET remains active, the address and data buses float, and the control outputs are inactive. Once RESET goes inactive, three internal T cycles are consumed before the CPU resumes normal processing operation. RESET clears the PC register, so the first opcode fetch will be to location 0000 (Figure 12).



NOTE: INT will also force a Halt exit.

*See note, Figure 9.

Figure 11. Halt Acknowledge Cycle




Figure 12. Reset Cycle

AC Characteristics

			Z84	100	Z84	00A	Z84	00B	Z8400H	
			Min	Max	Min	Max		Max		Max
Number	Symbol	Parameter	(ns)	(ns)	(ns)	(ns)	(ns)	(ns)	(ns)	(ns)
1	TcC	Clock Cycle Time	400*		250*		165*		125*	
2	TwCh	Clock Pulse Width (High)	180*		110*	_	65*		55*	
3	TwCl	Clock Pulse Width (Low)	180	2000	110	2000	65	2000	55	200
4	TfC	Clock Fall Time		30	_	30	_	20	_	10
<u> </u>	—TrC ———	- Clock Rise Time —		30		30		20		l
6	TdCr(A)	Clock ↑ to Address Valid Delay	_	145	_	110	-	90		8
7	TdA(MREQf)	Address Valid to MREQ ↓ Delay	125*	_	65*	_	35*	_	20*	_
8	TdCf(MREQf)	Clock ↓ to MREQ ↓ Delay	-	100	_	85	_	70	-	6
9	TdCr(MREQr)	Clock ↑ to MREQ ↑ Delay	-	100	_	85	_	70	_	6
 10	—Twmrech —	-MREQ Pulse Width (High)	- 170*		-110*-		— 65 * -		<u> 45*</u> -	
11	TwMREQ1	MREQ Pulse Width (Low)	360*	_	220*		135*		100*	_
12	TdCf(MREQr)	Clock ↓ to MREQ ↑ Delay		100	_	85	_	70		6
13	TdCf(RDf)	Clock ↓ to \overline{RD} ↓ Delay	_	130	_	95		80	_	7
14	TdCr(RDr)	Clock ↑ to RD ↑ Delay		100	_	85	_	70		6
15	— TsD(Cr)	–Data Setup Time to Clock ↑———	- 50 -		- 35 -		30 -		- 30 -	
16	ThD(RDr)	Data Hold Time to RD †	_	0	_	0	_	0		
17	TsWAIT(Cf)	WAIT Setup Time to Clock ↓	70	_	70	_	60	_	50	
18	ThWAIT(Cf)	WAIT Hold Time after Clock↓	_	0	_	0		0		
19	TdCr(Ml:)	Clock ↑ to Ml ↓ Delay	-	130	_	100	_	80	_	7
20	_ TdCr(Ml.:)	–Clock ↑ to Ml ↑ Delay –		130		100		80		7
21	TdCr(RFSHf)	Clock ↑ to RFSH ↓ Dealy	_	180	_	130		110	-	9
22	TdCr(RFSHr)	Clock ↑ to RFSH ↑ Delay	_	150		120		100		8
23	TdCf(RPr)	Clock ↓ to \overline{RD} ↑ Delay		110		85	_	70		6
24	TdCr(RC:)	Clock ↑ to RD ↓ Dealy	_	110	_	85		70		6
25	— TsD(C1) ——	 Data Setup to Clock ↓ during —— M₂, M₃, M₄ or M₅ Cycles 	60-		 50 -		— 40 -		<u> </u>	
26	TdA(ICEQf)	Address Stable prior to IORQ \	320*		180*	_	110*	_	75*	_
26 27	TdCr(IORQf)	Clock ↑ to IORQ ↓ Delay	_	90		75	_	65		5
28	TdCf(ICEQr)	Clock ↓ to IORQ ↑ Delay	_	110	_	85	_	70	-	6
20 29	TdCh(WBf)	Data Stable prior to WR	190*	_	80*	_	25*		5*	_
—-30 — -	—TdDf(W∃f)—	—Clock ↓ to WR ↓ Delay ———		<u> </u>		80		70		6
30 31	TwWE	WR Pulse Width	360*		220*		135*		100*	
32	TdCt(WBr)	Clock ↓ to WR ↑ Delay	_	100	_	80		70	_	6
32 33	TdD(WBf)	Data Stable prior to WR ↓	20*		-10*	_	-55*	_	55*	
		Clock ↑ to WR ↓ Delay	_	80		65		60		5
34	TdCr(WRf)	Data Stable from WR ↑	120*		60*	_	30*	_	15*	_
35	(C,::RWbT	Data Stable from Wit 1	120							

^{*} For clock periods other than the minimums shown in the table, calculate parameters using the expressions in the table on

the following page. All timings are preliminary and subject to change.



AC Characteristics (Continued)

			Z8400			00A		100B		00H
Number	Symbol	Parameter	Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)
36	TdCf(HALT)	Clock ↓ to HALT ↑ or ↓	_	300		300		260		225
37	TwNMI	NMI Pulse Width	80	_	80	_	70		60*	
38	TsBUSREQ(Cr)	BUSREQ Setup Time to Clock 1	80	_	50		50		40	
3 9	TcBUSUREQ(Cr)	BUSREQ Hold Time after Clock 1	0	_	0		0		0	
40	– TdCr(BUSACKi)	Clock ↑ to BUSACK ↓ Delay		- 120 -		-100 -		90 -		 80
41	TdCf(BUSACKr)	Clock ↓ to BUSACK ↑ Delay		110	_	100	_	90	_	80
42	TdCr(Tz)	Clock ↑ to Data Float Delay	_	90		90		80	_	70
43	TdCr(CTz)	Clock † to Control Outputs Float Delay (MREQ, IORQ, RD, and WR)		110	_	80	-	70		60
44	TdCr(Az)	Clock ↑ to Address Float Delay		110	_	90	_	80		70
45	- TdCTr(A)	MREQ ↑, IORQ ↑, RD ↑, and———WR ↑ to Address Hold Time	- 160* <u>-</u>		- 80*		35*		- 20 *- -	
4 6	TsRESET(Cr)	RESET to Clock † Setup Time	90		60	_	60		45	_
47	ThRESET(Cr)	RESET to Clock † Hold Time		0	_	0	_	0	_	0
48	TsINTf(Cr)	INT to Clock † Setup Time	80	_	80		70	_	55	_
49	ThINTr(Cr)	INT to Clock ↑ Hold Time	_	0		0	_	0	_	0
50	—TdMlf(IORQf)—	-MI↓ to IORQ↓ Delay	- 920 * -		- 565 * -		-365*-		-270*-	
51	TdCf(IORQf)	Clock ↓ to IORQ ↓ Delay	_	110	_	85	_	70	_	60
52	TdCf(IORQr)	Clock ↑ to IORQ ↑ Delay		100	_	85		70	_	60
53	TdCf(D)	Clock ↓ to Data Valid Delay		230		150		130		115

^{*} For clock periods other than the minimums shown in the table, calculate parameters using the expressions in the table on the following page.



Footnotes to AC Characteristics

Number	Symbol	Z8400	Z8400A	Z8400B
1	TcC	TwCh + TwCl + TrC + TfC	TwCh + TwCl + TrC + TfC	TwCh + TwCl + TrC + TfC
2	TwCh	Although static by design,	Although static by design,	Although static by design
		TwCh of greater than	TwCh of greater than	TwCh of greater than
		200 μ s is not guaranteed	200 μs is not guaranteed	200 μs is not guaranteed
7 —	- TdA(MREQf) —	– TwCh + TfC – 75 ––––	- TwCh + TfC - 65	- TwCh + TfC - 50
10	TwMREQh	TwCh + TfC - 30	TwCh + TfC - 20	TwCh + TfC - 20
11	TwMREQI	TcC - 40	TcC - 30	TcC - 30
26	TdA(IORQf)	TcC - 80	TcC-70	TcC-55
29	TdD(WRf)	TcC-210	TcC-170	TcC-140
31	- TwWR	- TcC - 40	- TcC - 30	TcC-30
33	TdD(WRf)	TwCl + TrC - 180	TwCl+TrC-140	TwCl + TrC - 140
35	TdWRr(D)	TwCl + TrC - 80	TwCl + TrC - 70	TwCl+TrC-55
45	TdCTr(A)	TwCl + TrC 40	TwCl + TrC - 50	TwCl + TrC - 50
50	TdMlf(IORQf)	2TcC + TwCh + TfC - 80	2TcC + TwCh + TfC - 65	2TcC + TwCh + TfC - 50
C Test Condi V _{IH} = 2.0 V V _{IL} = 0.8 V V _{IHC} = V _{CC} -		$V_{ILC} = 0.45 \text{ V}$ $V_{OH} = 2.0 \text{ V}$ $V_{OL} = 0.8 \text{ V}$ $FLOAT = \pm 0.5 \text{ V}$		

Absolute Maximum Ratings


Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only: operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Standard Test Conditions


The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature ranges are:

- 0°C to +70°C, +4.75 V \leq V_{CC} \leq +5.25 V
- -40°C to +85°C, +4.75 V \leq V_{CC} \leq +5.25 V
- -55° C to $+125^{\circ}$ C, +4.75 V \leq V_{CC} \leq +5.25 V

All ac parameters assume a load capacitance of 50 pF. Add 10 ns delay for each 50 pF increase in load up to a maximum of 200 pF for the data bus and 100 pF for address and control lines.



All timings are preliminary and subject to change.



DC Characteristics

Symbol	Parameter	Min.	Max	Unit	Test Condition
v _{ILC}	Clock Input Low Voltage	-0.3	0.45	V	
V _{IHC}	Clock Input High Voltage	$V_{\rm CC}$ -0.6	$V_{\rm CC} + 0.3$	V	
v_{IL}	Input Low Voltage	-0.3	8.0	V	
v _{IH}	Input High Voltage	2.0	v_{CC}	V	
V _{OL}	Output Low Voltage		0.4	V	$I_{OL} = 1.8 \text{ mA}$
V _{OH}	Output High Voltage	2.4		V	$I_{OH} = -250 \mu A$
ICC	Power Supply Current				
	Z80		1501	mA	
	Z80.Ā		200 ²	mA	
	Z80B		200	mA	
	Z80H		200	mÅ	
I_{LI}	Input Leakage Current	_	10	μΑ	$V_{IN} = 0$ to V_{CC}
I _{LO}	3-State Output Leakage Current in Fipat	- 10	102	μ A	$V_{OUT} = 0.4$ to V_{CC}

1. For military grade parts, I_{CC} is 200 mA. 2. Typical rate for <u>78400A</u> is <u>90 mA</u>. 3. A_{15} - A_{0} , D_{7} - D_{0} , <u>MREQ</u>, <u>TORQ</u>, <u>RD</u>, and <u>WR</u>.

Capacitance

Oapaoiii	22700				
Symbol	Parameter	Min.	Max	Unit	Note
CCLOCK	Clock Capacitance		35	pF	**
CIN	Input Capacitance		5	þf	Unmeasured pins returned to ground
COUT	Output Capacitance		10	рF	

 $T_A = 25$ °C, f = 1 MHz



Ordering Information

Type	Package	Temp.	Clock	Description
25400 B1 25400 B6 25400 F1 25400 F6 25400 D1 25400 D6 25400 D2 25400 C1 25400 C6 25400 K1 25400 K6 25400 K2	Plastic Plastic Frit Seal Frit Seal Ceramic Ceramic Ceramic Plastic Chip-Carrier Plastic Chip-Carrier Ceramic Chip-Carrier Ceramic Chip-Carrier Ceramic Chip-Carrier	0/ + 70° C - 40/ + 85° C 0/ + 70° C - 40/ + 85° C 0/ + 70° C - 40/ + 85° C - 55/ + 125° C 0/ + 70° C - 40/ + 85° C 0/ + 70° C - 40/ + 85° C - 55/ + 125° C	2.5 MHz	Z80 Central Processing Unit
ZS400A B1 ZS400A B6 ZS400A F1 ZS400A F6 ZS400A D1 ZS400A D6 ZS400A D2 ZS400A C1 ZS400A C1 ZS400A C4 ZS400A C6 ZS400A K1 ZS400A K6 ZS400A K6	Plastic Plastic Frit Seal Frit Seal Ceramic Ceramic Ceramic Plastic Chip-Carrier Plastic Chip-Carrier Ceramic Chip-Carrier Ceramic Chip-Carrier Ceramic Chip-Carrier	0/ + 70° C - 40/ + 85° C 0/ + 70° C - 40/ + 85° C 0/ + 70° C - 40/ + 85° C - 55/ + 125° C 0/ + 70° C - 40/ + 85° C 0/ + 70° C - 40/ + 85° C - 55/ + 125° C	4.0 MHz	
Z34008 B1 Z54908 B6 Z54908 F6 Z84008 D1 Z54008 D6 Z84008 D2 Z84008 C1 Z84008 C6 Z84008 K1 Z84008 K6 Z84008 K6	Plastic Plastic Frit Seal Frit Seal Ceramic Ceramic Ceramic Plastic Chip-Carrier Plastic Chip-Carrier Ceramic Chip-Carrier Ceramic Chip-Carrier	0/+70°C -40/+85°C 0/+70°C -40/+85°C 0/+70°C -40/+85°C -55/+125°C 0/+70°C -40/+85°C 0/+70°C -40/+85°C -55/+125°C -55/+125°C	6.0 MHz	
Z8400H B1 Z8400H B6 Z8400H F1 Z8400H D1 Z8400H D1 Z8400H D6 Z8400H C1 Z8400H C6 Z8400H K1 Z8400H K6	Plastic Plastic Frit Seal Frit Seal Ceramic Ceramic Plastic Chip-Carrier Plastic Chip-Carrier Ceramic Chip-Carrier	0/+70°C -40/+85°C; 0/+70°C -40/+85°C 0/+70°C -40/+85°C 0/+70°C -40/+85°C 0/+70°C -40/+85°C	8.0 MHz	