

CSM151B

Computer Systems Architecture

Week 3 Discussion

1/26/2018

Logistics


- **HW2 due today**
- **HW3 due next Friday**
- **HW1 solution has been uploaded on CCLE**

Agenda

- **ALU design**
- **Delay analysis**


ALU Design

- Arithmetic logic unit (ALU) design
 - Input: two operand (32-bit), ALU control signals
 - Output: result, zero, overflow, carryout
 - Operation: add, subtract, and, or, nor, slt




A 1-Bit ALU

- Input: two operand (1-bit), ALU control signal, carryin
- Output: result, carryout
- Operation: add, and, or




A 32-Bit ALU

- Ripple carry adder (1-bit ALU -> 32-bit ALU)




A 1-Bit ALU

- Subtraction?
 - $a - b = a + (-b) = a + (\sim b + 1) = a + \sim b + 1$
- Operation: add, subtract, and, or





A 1-Bit ALU

- **NOR?**
 - $!(a \mid b) = !a \& !b$
- **Operation: add, subtract, and, or, nor**




A 1-Bit ALU

- Set on less than?
 - Less than: sign bit of $(a - b)$
 - Set lsb of result to be 1 if $a < b$





A 32-Bit ALU

- **Operation**
 - Add
 - Subtract
 - AND
 - OR
 - NOR
 - slt



A 32-Bit ALU



Delay Analysis

16-bit Ripple Carry Adder

- **Worst case delay for 16-bit Ripple Carry Adder**




- $S_i = C_i \oplus A_i \oplus B_i$

- $C_{i+1} = A_i \& B_i + A_i \& C_i + B_i \& C_i$

- $\text{Delay}(S) = 2 \text{ gate delays}$

- $\text{Delay}(C) = 2 \text{ gate delays}$


- $\text{Worst case delay} = 2 * 16 \text{ gate delays}$



16-bit Carry Lookahead Adder

- For calculating Cout, we will use two additional signals at 1-bit adder

- Generate (g_i) = $A_i \& B_i$
- Propagate (p_i) = $A_i \wedge B_i$




- 4-bit CLA

- $c_1 = g_0 + (p_0 \& c_0)$
 $c_2 = g_1 + (p_1 \& g_0) + (p_1 \& p_0 \& c_0)$
 $c_3 = g_2 + (p_2 \& g_1) + (p_2 \& p_1 \& g_0) + (p_2 \& p_1 \& p_0 \& c_0)$
 $c_4 = g_3 + (p_3 \& g_2) + (p_3 \& p_2 \& g_1) + (p_3 \& p_2 \& p_1 \& g_0)$
+ $(p_3 \& p_2 \& p_1 \& p_0 \& c_0)$
- $\text{Delay}(c_4) = 2 + \max\{\text{delay}(g_i), \text{delay}(p_i)\} = 2 + 1 = 3$ gate delays

16-bit Carry Lookahead Adder

- Hierarchical CLA**


- $P0 = p3 \& p2 \& p1 \& p0$
 $G0 = g3 + (p3 \& g2) + (p3 \& p2 \& g1) + (p3 \& p2 \& p1 \& g0)$
- $C1 = G0 + (P0 \& c0)$
 $C2 =$
 $C3 =$
 $C4 = G3 + (P3 \& G2) + (P3 \& P2 \& G1) + (P3 \& P2 \& P1 \& G0) + (P3 \& P2 \& P1 \& P0 \& c0)$
- $\text{Delay}(C4) = 2 + \max\{\text{delay}(P), \text{delay}(G)\}$
 $= 2 + \text{delay}(G)$
 $= 2 + 2 + \max\{\text{delay}(p), \text{delay}(g)\}$
 $= 2 + 2 + 1$
 $= 5 \text{ gate delays}$



Sample Question

- Consider the 32-bit adder as shown, find the delay of C32
- Assume the delay time sheet


Fan-In	Delay
1	1T
2	2T
3	3T
4	5T
5	8T
6	13T



Steps

1. Find the critical path
2. Understand the components of the ALU
3. Calculate time delay for different parts in order
 - When calculating time delay for different part, decompose it as a simple ALU as we have discussed before



Part 3: 2 x 4-bit CLA



Part 1:
4-bit ripple
carry adder

Part 2:
20-bit
two-level
CLA

Part 1: 4-bit Ripple Carry Adder



Fan-In	Delay
1	1T
2	2T
3	3T
4	5T
5	8T
6	13T

$$S_i = C_i \oplus A_i \oplus B_i$$


$$C_{i+1} = A_i \& B_i + A_i \& C_i + B_i \& C_i$$

$$\text{Delay}(S) = 2T + 2T = 4T$$


$$\text{Delay}(C) = 2T + 3T = 5T$$

$$\text{Delay}(C_{in}) = 0$$

$$\text{Delay}(C_4) = 20T$$



20T



Part 2: 20-bit Two-level CLA

- Level 1: 4-bit CLA

- $P0 = p3 \& p2 \& p1 \& p0$

- $G0 = g3 + (p3 \& g2) + (p3 \& p2 \& g1) + (p3 \& p2 \& p1 \& g0)$


- $\text{Delay}(P0) = 5T + 2T = 7T < \text{Delay}(Cin)$

- $\text{Delay}(G0) = 10T + 2T = 12T < \text{Delay}(Cin)$

- The latency of computing P_i and G_i is hidden by the latency of computing C_4

- Computing P_i and G_i is not on the critical path

- We only need to analyze the second level



Part 2: 20-bit Two-level CLA

- Level 2: 5-bit CLA

- $C1 = G0 + (P0 \& c0)$

- $C2 =$


- $C3 =$

- $C4 =$

- $$C5 = G4 + (P4 \& G3) + (P4 \& P3 \& G2) + (P4 \& P3 \& P2 \& G1) + (P4 \& P3 \& P2 \& P1 \& G0) + (P4 \& P3 \& P2 \& P1 \& P0 \& c0)$$


- $\text{Delay}(C5) = 13T + 13T = 26T$

- p_i and g_i from the first level is not considered here because they can be pre-computed before c_0 arrives



20T

20T + 26T




Part 3: 2 x 4-bit CLA

• 4-bit CLA


- $c_1 = g_0 + (p_0 \& c_0)$
 $c_2 = g_1 + (p_1 \& g_0) + (p_1 \& p_0 \& c_0)$
 $c_3 = g_2 + (p_2 \& g_1) + (p_2 \& p_1 \& g_0) + (p_2 \& p_1 \& p_0 \& c_0)$
 $c_4 = g_3 + (p_3 \& g_2) + (p_3 \& p_2 \& g_1) + (p_3 \& p_2 \& p_1 \& g_0)$
 $+ (p_3 \& p_2 \& p_1 \& p_0 \& c_0)$

- $\text{Delay}(c_4) = 16T$


Fan-In	Delay
1	1T
2	2T
3	3T
4	5T
5	8T
6	13T



20T




C4



20-Bit HCLA

20T + 26T



20T + 26T + 32T