

CS M151B Homework #2

(24) (a) Jump Instruction

- The jump instruction is a j-type instruction and consists of a 26-bit immediate.
- Thus, initially the immediate consists of all 1's (and due to data alignment, the 1's are prefixed by two 0's): $0x3FFFFFF$ or

0011 1111 1111 1111 1111 1111 1111 1111

- Now, the hardware moves the PC to the next instruction (via a left shift by 2) $\Rightarrow 0xFFFFFC$ or

1111 1111 1111 1111 1111 1111 1100

- As the PC is fixed at $0x02$ or 0010 for its most significant 4 bits, the concatenation of the PC's MS 4-bits and the immediate results in $\Rightarrow 0x2FFFFFFC$ or

0010 1111 1111 1111 1111 1111 1100

- As the question is asking if the PC can reach a final address of $0x4000000$ with only a single jump instruction, it is not possible as $0x2FFFFFFC < 0x4000000$.

(b) Branch-on-equal Instruction

- The beq instruction is an R-type instruction and consists of a 16-bit immediate.
- Therefore, it is not possible as well, as it can't jump as far as with a 26-bit immediate.

- 26.1 • This loop will run for 10 iterations, and will result in $\$s2 = 20$
- Roughly, the MIPS loop can be converted to the following C++ code:

```
while ($0 < $t1) {
```

```
    $t2 = 1
```

```
    $t1 := $t1
```

```
    $s2 += 2
```

```
}
```

- Thus, after 10 iterations \$t1 will finally be equal to \$0, and \$s2 will have been incremented by 2 ten times

- 26.3 • The MIPS loop consists of 5 statements
- If \$t1 is initialized to N, then the loop will consist of N iterations (or 5N instructions)
 - Once the loop instruction is finally satisfied, only the first 2 instructions will be executed (and not the rest of the loop), and thus, the total number of instructions executed is $5N + 2$

46.1
$$\text{CPU Time} = (\text{Inst}(\pi))(\text{CPI})(\text{clk (yc Time)})$$

$$\begin{aligned} \text{CPU Time}_{\text{new}} &= (0.75)(\text{Inst}(\pi_{\text{arith}}))(\text{CPI}_{\text{arith}})(\text{clk (yc Time)}_{\text{old}}) + \\ &\quad (\text{Inst}(\pi_{\text{L/S}}))(\text{CPI}_{\text{L/S}})(\text{clk (yc Time)}_{\text{old}}) + \\ &\quad (\text{Inst}(\pi_{\text{branch}}))(\text{CPI}_{\text{branch}})(\text{clk (yc Time)}_{\text{old}}) \\ &= (0.75)(500 \times 10^6)(1)(1.1)(\text{clk (yc Time)}_{\text{old}}) + \\ &\quad (300 \times 10^6)(10)(1.1)(\text{clk (yc Time)}_{\text{old}}) + \\ &\quad (100 \times 10^6)(3)(1.1)(\text{clk (yc Time)}_{\text{old}}) \\ &= (412.5 \times 10^6 + 3300 \times 10^6 + 330 \times 10^6)(\text{clk (yc Time)}_{\text{old}}) \\ &= (4042.5 \times 10^6)(\text{clk (yc Time)}_{\text{old}}) \end{aligned}$$

- Thus, the use of the new instructions leads to a large increase in the clock cycle time, which results in a slower execution time
- Therefore, it is not a good design choice