

CSMIS1B: HW #4

4.7

Inst word \Rightarrow

| | | | | | | |
|--------|-------|-------|------|------|------|------|
| 101011 | 00011 | 00010 | 0000 | 0000 | 0001 | 0100 |
|--------|-------|-------|------|------|------|------|

op rs rt imm/shltn

4.7.1

- The opcode is 101011 \Rightarrow A which corresponds to an SW
- As SW is an I-type, the output of sign-extend can be extracted from the low-order 16-bits of the inst \Rightarrow 0000 0000 0001 0100
- Sign extending to 32-bits replicates the MSB (which is 0)
 \Rightarrow

| | | | | | | | |
|------|------|------|------|------|------|------|------|
| 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0001 | 0100 |
|------|------|------|------|------|------|------|------|
- The jump "shift left 2":
 The low-order 26-bits are taken and expanded to 28-bits (via a left shift)
 \Rightarrow

| | | | | | | |
|------|------|------|------|------|------|------|
| 0001 | 1000 | 1000 | 0000 | 0000 | 0101 | 0000 |
|------|------|------|------|------|------|------|

4.7.2

- The ALU Control Unit has 2 inputs \Rightarrow
 - The 2-bit ALUOp
 - The lower 6-bits (i.e. funct for R-type)
- As the opcode corresponds to a SW \Rightarrow the ALUOp = 00
- The lower 6 bits \Rightarrow

| |
|--------|
| 010100 |
|--------|

4.7.3

- The inst is a SW \Rightarrow and thus the PC will just advance to the next inst (i.e. PC+4) \Rightarrow

| |
|------|
| PC+4 |
|------|
- Path \Rightarrow
 - PC output
 - Through the ADD(PC+4)
 - Through the branch mux (0)
 - Through the jump mux (0)
 - Wrap back around to PC input

4.7.4

- The data path consists of 5 total MUXs
- As it is a SW, the PC will just advance to the next inst (i.e. PC+4)
 Thus, the branch mux and jump mux will select 0 (i.e. not branch nor jump)
 Branch MUX = Temp MUX = PC+4
- It is a SW, so RegRst is a dc, so the output of the write register mux could be from inst [20:16] or inst [15:11]
 Write Reg MUX = 2 or 0
- ALUSrc is a 1, so the ALU InpA MUX comes from the SE(I) = 10100
 ALUInput MUX = 20

- 4.7.4 (cont) • The 1st MUX is the Data Memory correspondent
- The instr is a sw, so no reading from memory
 - Therefore the output of this MUX is not used/needed
 - Data Memory MUX = not used/needed

4.7.5 ALU

- Input 1 comes from the contents of read data 1
 - Read reg 1 comes from instr [25:21] = 00011 on r3
 - r3 contains the value -3
- Input 2 comes from the SE(I) = 20

ADD(PC+4)

- Input 1 = 4
- Input 2 = PC

ADD(branch)

- Input 1 comes from ADD(PC+4) = PC+4
- Input 2 comes from SE(I) << 2 = $20 \ll 2 = 20 \times 4 = \underline{80}$


4.7.6

- Read reg 1 comes from Instr[25:21] = 00011 = 3
- Read reg 2 comes from Instr[20:18] = 00010 = 2
- Write reg comes from Instr[20:16] or Instr[15:11] as RegPst is dc
and the MUX can be 0 or 1 \Rightarrow 00010 or 00000 \Rightarrow 2 or 0
- RegWrite = 0 [As it is a sw instr]
- Write data \Rightarrow instr is a sw, so not writing anything to the RF

① blt insn \Rightarrow [J-type] \Rightarrow if $(R[rs] < R[rt])$ $PC = PC + 4 + SE(I)$
 else $PC = PC + 4$

Concept

- This idea is similar to the SLT insn in that we can use the subtraction operation in the ALU to test if $R[rs] < R[rt]$
 - IF $R[rs] - R[rt] < 0$, then $R[rs] < R[rt]$
 - We only need to look at the sign bit of the result of the subtraction operation
- Thus, we can do a subtraction op in the ALU and only look at the MSB of the result (or $ALUR5[31]$)
 - This result can be combined with a new control signal (say BranchLessThan) to form an AND gate
 - This handles the less than portion
- To handle the branch can use the existing branch control signal, and zero output and create a 2-input OR gate, whose inputs are the outputs of the 2-input AND gates
- The OR gate result can be fed into the branch MUX
- Put the sketch (only including the relevant/modified components):




1 cont

| Control Outputs | bit |
|-----------------|-----|
| RegRst | X |
| ALUSrc | 0 |
| MemToReg | X |
| RegWrite | 0 |
| MemRead | 0 |
| MemWrite | 0 |
| Branch | 0 |
| ALUOp1 | 0 |
| ALUOp2 | 1 |
| BranchLessThan | 1 |

3

$j r \Rightarrow R\text{-type instr} \Rightarrow PC = R[rs]$

- This instr is simply setting the PC to $R[rs]$ rather than it being $PC+4$ or $PC+4+SE(I)$
- The PC being $PC+4$ or $PC+4+SE(I)$ is set at the final (upper) jump MUX
- Thus, we still want to utilize the jump MUX (set to 1) in order to jump, but will create a new control signal (say JumpReg) to set the mux, and then input to the mux the value $R[rs]$ (from Read data 1 output line)



| Control Outputs | $j r$ |
|-----------------|-------|
| RegRst | X |
| ALUSrc | 0 |
| MemToReg | X |
| RegWrite | 0 |
| MemRead | 0 |

| Control Outputs | $j r$ |
|-----------------|-------|
| MemWrite | 0 |
| Branch | 0 |
| ALUOp1 | 1 |
| ALUOp2 | 0 |
| JumpReg | 1 |