LOS ANGELES



CS M151B / EE M116C

MIDTERM EXAM

All work and answers should be written directly on these pages, use the backs of pages if needed.

This is an open book, open notes quiz – but you cannot share books or notes.

We will follow the departmental guidelines on reporting incidents of academic. Keep your eyes on your own exam!

NAME:		
ID:		
Do not write anythin	Do not write anything in the area below on this page:	
Problem 1:	(20)	
Problem 2:	(5)	
Problem 3:	(15)	
Problem 4:	(30)	
Problem 5:	(30)	
Total:	(out of 100)	

Performance Anxiety (20 points): The Apricot computer features a processor design with a 4 GHz clock. The processor is capable of executing a subset of the MIPS ISA, where Load instructions take 6 cycles to execute, Stores and simple R-types take 5 cycles to execute, and BEQ/BNE instructions take 4 cycles to execute. The Apricot computer executes an application with 30 billion instructions. The application has the following instruction mix. l.

Instruction	% of Instructions
Load	30%
Store	10%
Simple R-type (i.e. add, and, slt)	45%
BEQ/BNE	15%

a. What is the CPI and ET for this application running on this processor? You must show your work.

CPI
$$= 3 \times 6 + (.1 + .4 \times) \times 5 + .15 \times 4 = 1.8 + 2.7 \times + .6 =$$

CPI: 5.15 (5)

We are going to add a new instruction type to the processor – the BLT (branch less than). This particular BLT instruction will replace the specific case where an slt instruction is followed by a bne instruction. So

slt \$1, \$8, \$9 bne \$1, \$0, label

would become:

blt \$8, \$9, label

example above) - this is a reduction in register file pressure. To evaluate this benefit, assume that a third of the register used to communicate the slt result to the bne instruction is no longer required (e.g. the \$1 in the reduction in register file pressure means that we can reduce the number of loads by 10% and the number of This has two benefits - first, there is the replacement of two instructions with a single instruction. Second, all branches are bne instructions that can be converted into a blt instruction. Furthermore, assume that the stores by 10% (e.g. less register spilling). Latency of BLT unspecified on

b. What is the CPI and ET for this application running on this processor **after** the addition of the BLT instruction? You must show your work. +841

Low

BEZ/BNE BLT

CPI = 27 x 6 + 49 x 5 + 10+5 x 4 =

40

ET= (91)(30×109) × 5,13×,25×(0=0) CPI


Single Cycle Conundrum (5 points): Consider the single cycle datapath we covered in class. Suppose that we run an application with the following instruction mix:

Load 35% Store 5% Simple R-type (i.e. add, and, slt) 50% BEO/BNE 10%	Instruction	% of Instructions
ype (i.e. add, and, slt)	Load	35%
ype (i.e. add, and, slt)	Store	5%
	Simple R-type (i.e. add, and, slt)	50%
	BEQ/BNE	10%


What is the CPI for this application running on this processor?

< <

Your Problems are Multiplying (15 points): Assume the optimized multiplier covered in class, but one that is designed for 8-bit numbers instead of 32-bit numbers: 3.




Assume that this multiplier is implemented using Booth's Algorithm, as discussed in class – so the control test follows Booth's Algorithm in performing multiplication. Assume that the multiplicand register initially holds the value 4. What value will be contained in the product register after the second iteration of Booth's Algorithm is complete (i.e. assume the control has just written the product register at the end of the second iteration)? Show your work.



Putting the CLA into UCLA (30 points): Assume for the rest of this problem that all logic gates have the following delays: 4.

Delay	4T	6T	16	13T	17T	22T	28T
Fan In		3		5			8


So a 2-input AND gate would have delay 4T and a 4-input OR gate would have delay 9T. For simplicity, assume that mux's have delay 12T regardless of fan-in. We will create a 32-bit adder out of some building blocks we've covered in class. We will use the 4-bit carry lookahead (4-bit CLA) that we covered in class as a basic building block of this design. And we will use it (as we did in class) to make a 16-bit hierarchical CLA (16-bit HCLA). We will connect 4-bit CLAs and 16-bit HCLAs together in a carry select fashion. The design will look as follows:




The figure shows the outputs of the 32-bit adder, including the Carry Out (C32) and Sum bits S0 through S31. The individual CLA and HCLA blocks take input from a carry in and the A and B operands.

Your task is to find the maximal delay of this design – i.e. determine the delays of S₀₋₆₃ and C₆₄ – the maximal delay of these outputs will be the maximal delay of the entire design. To do this (and to help with possible partial credit) please use the diagrams on the following pages and fill in the tables in every page. Note that the diagrams are taken from the class notes – and are not necessarily labeled to match the 64-bit adder design.

Single 4-bit CLA:



5



Find the maximum delay **in terms of T** of the 64-bit adder – take the maximum of all output bits – including the sum bits (S₀-S₃₁) and the final carry out (C₃₂).

(I points) F18 Maximal Delay:

MLT (30 points): Consider the single-cycle processor implementation from class. Your task will be to augment this datapath and control with a new instruction: the *mlt* instruction. This instruction will be an I-type instruction, and will have the following effect: Your task will be to 5.

if
$$[M[R[rs]] < R[\$t0])$$

 $R[rt] = SE(I);$

Register \$t0 is implicitly used by this instruction – it does not need to be encoded in the I-type fields, it is always used in the < comparison above. The register specified by the rt field is only written if the memory contents at the address specified by the register contents of the rs field register is less than the register contents of register \$t0.

Implement your solution on the following two pages. All other instructions must still work correctly after your modifications. You should not add any new ALUs, register file ports, or ports to memory.

MUXES -> 5 ph and

9

									-					-			-	
COLOR CHICAGO CONTRACTOR CONTRACT	MLT		32	H	જ :	5 \	2	Ø	Ø	X	X	-	B	Ø	Ø	-	and the second s	
	Beg	0	0	0	1	0	0	×	0	×	0	0	. 0	1	0	1	0	CONTRACTOR DESCRIPTION OF THE PERSON OF THE
	SW	1	0	1	0	1	-	×	1	×	0	0	1	0	0	0	0	PROJECTOR NO CONTRACTOR
	lw	1	0	0	0	1		0			_	-	0	0	0	0	0	and designation of the last of
er	R-format	0	0	0	0	0	0	1	0	0	1	0	0	0	1	0	9	CONTRACTOR AND
Main Controller	Signal Name	Op5	Op4	Op3	Op2	Op1	Op0	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp1	ALUOp0	MLTC	- I - I
	Input or Output	,		Inputs								Outputs						

	ALUC	ALU Controller			
Opcode	ALUOp	instruction	function	ALU Action ALUCtrl	ALUCtrl
Lw	00	load word	XXXXXX	add	010
Sw	00	store word	XXXXXX	add	010
Beq	01	branch equal	XXXXXX	subtract	110
R-type	10	add	100000	add	010
R-type	10	subtract	100010	subtract	110
R-type	10	AND	100100	AND	000
R-type	10	OR	100101	OR	001
R-type	10	SLT	101010	SLT	111

