## Instruction Execution

MIPs uses a streamlined instruction set architecture with 3 main types of instruction formats: R-type, I-type, and U-type. These formats define how bits are aranged in a 32-bit instruction. Each has a specific layout depending on the operation.

Three instruction form	ats					
	31 26	21	16	11	1 6	0
<ul> <li>R-type</li> </ul>	ор	rs	rt		shamt	funct
	6 bits 31 26	5 bits 21	5 bits 16	5 bits	5 bits	6 bits
<ul> <li>I-type</li> </ul>	ОР	rs	rt	immediate		
	6 bits 31 26	5 bits	5 bits		16 bits	
• J-type		5 bits		addres		C

Fields:

· op: operation of the instruction

· rs, rt, rd: source/destination register specifiers

· shamt: shift amount

- · funct: selects variant of the operation in the "op" field
- address/immediate: address offset or immediate value
- target address: target address of the jump instruction

· R-type used for register based instructions like arithmetic and logical functions.

· I-Type: Used when immediate value or offset is needed

· J-type: used for jumps

the basic instruction fields include op, which identifies the operation; rs, rt, and rd, which are source and destination register specifiers. Shampt is the shift amount used in shift instructions and funct further defines the specific operation within the op category. The immediate field is for constants or memory offsets, and the target address determines where control should jump to in code.

The rs and rt fields of an I-type instruction represent source registers, but their roles vary based on the instruction. The rt field sometimes acts as a destination (addi, lw) and other times as a source (sw, bea). For example, addi adds an immediate value to rs and stores the result in rt. In contrast, sw stores the value from rt into memory using the address computed from rs+offset.

The MIDs subset includes a variety of operations categorized into:

- Arithmetic/Logical: Instructions such as add, sub, and, or, and slt are employed for basic arithmetic and logic operations.

- Memory references: Instructions like Iw and sw are essential for anoving data between

registers and memory.

- Control transfer: Operations such as beg and jare essential for altering the flow of executions within programs

Instruction Execution:

1. Fetch: The program counter (PC) directs the fetching of instructions from memory. This initiates the source of instruction execution

memory. This initiates the sequence of instruction execution.

2. Decode Stage: The opcode is analyzed to determine the instruction type-arithmetical, logical, memory, or branch. This stage configures subsequent