



Figure 3.2 Integer registers. The low-order portions of all 16 registers can be accessed as byte, word (16-bit), double word (32-bit), and quad word (64-bit) quantities.

Type	Form	Operand value	Name
1 Immediate	$\$Imm$	$Imm$	Immediate
2 Register	$r_a$	$R[r_a]$	Register
3 Memory	$Imm$	$M[Imm]$	Absolute
4 Memory	$(r_a)$	$M[R[r_a]]$	Indirect
5 Memory	$Imm(r_b)$	$M[Imm + R[r_b]]$	Base + displacement
6 Memory	$(r_b, r_i)$	$M[R[r_b] + R[r_i]]$	Indexed
7 Memory	$Imm(r_b, r_i)$	$M[Imm + R[r_b] + R[r_i]]$	Indexed
8 Memory	$(, r_i, s)$	$M[R[r_i] \cdot s]$	Scaled indexed
9 Memory	$Imm(, r_i, s)$	$M[Imm + R[r_i] \cdot s]$	Scaled indexed
10 Memory	$(r_b, r_i, s)$	$M[R[r_b] + R[r_i] \cdot s]$	Scaled indexed
11 Memory	$Imm(r_b, r_i, s)$	$M[Imm + R[r_b] + R[r_i] \cdot s]$	Scaled indexed

Figure 3.3 Operand forms. Operands can denote immediate (constant) values, register values, or values from memory. The scaling factor  $s$  must be either 1, 2, 4, or 8.

Instruction	Effect	Description
MOV $S, D$	$D \leftarrow S$	Move
movb		Move byte
movw		Move word
movl		Move double word <sup>4</sup> <i>zero</i>
movq		Move quad word
movabsq	$I, R$	$R \leftarrow I$ Move absolute quad word

Figure 3.4 Simple data movement instructions.

Instruction	Effect	Description
pushq $S$	$R[\%rsp] \leftarrow R[\%rsp] - 8;$ $M[R[\%rsp]] \leftarrow S$	Push quad word
popq $D$	$D \leftarrow M[R[\%rsp]];$ $R[\%rsp] \leftarrow R[\%rsp] + 8$	Pop quad word

Figure 3.5 Push and pop instructions.

Instruction	Effect	Description
MOVS $S, R$	$R \leftarrow \text{SignExtend}(S)$	Move with sign extension
movsbw		Move sign-extended byte to word
movsbl		Move sign-extended byte to double word
movswl		Move sign-extended word to double word
movsbq		Move sign-extended byte to quad word
movswq		Move sign-extended word to quad word
movslq		Move sign-extended double word to quad word
cvtq	$\%rax \leftarrow \text{SignExtend}(\%eax)$	Sign-extend %eax to %rax

Figure 3.6 Sign-extending data movement instructions. The MOVS instructions have a register or memory location as the source and a register as the destination. The cvtq instruction is specific to registers %eax and %rax.

Instruction	Effect	Description
MOVZ $S, R$	$R \leftarrow \text{ZeroExtend}(S)$	Move with zero extension
movzbw		Move zero-extended byte to word
movzbl		Move zero-extended byte to double word
movzwl		Move zero-extended word to double word
movzbq		Move zero-extended byte to quad word
movzwq		Move zero-extended word to quad word

Figure 3.5 Zero-extending data movement instructions. These instructions have a register or memory location as the source and a register as the destination.

Instruction		Effect	Description
leaq	$S, D$	$D \leftarrow \&S$	Load effective address
INC	$D$	$D \leftarrow D+1$	Increment
DEC	$D$	$D \leftarrow D-1$	Decrement
NEG	$D$	$D \leftarrow -D$	Negate
NOT	$D$	$D \leftarrow \sim D$	Complement
ADD	$S, D$	$D \leftarrow D + S$	Add
SUB	$S, D$	$D \leftarrow D - S$	Subtract
IMUL	$S, D$	$D \leftarrow D * S$	Multiply
XOR	$S, D$	$D \leftarrow D \wedge S$	Exclusive-or
OR	$S, D$	$D \leftarrow D   S$	Or
AND	$S, D$	$D \leftarrow D \& S$	And
SAL	$k, D$	$D \leftarrow D \ll k$	Left shift
SHL	$k, D$	$D \leftarrow D \ll k$	Left shift (same as SAL)
SAR	$k, D$	$D \leftarrow D \gg_A k$	Arithmetic right shift
SHR	$k, D$	$D \leftarrow D \gg_L k$	Logical right shift

Figure 3.10 **Integer arithmetic operations.** The load effective address (leaq) instruction is commonly used to perform simple arithmetic. The remaining ones are more standard unary or binary operations. We use the notation  $\gg_A$  and  $\gg_L$  to denote arithmetic and logical right shift, respectively. Note the nonintuitive ordering of the operands with ATT-format assembly code.

Instruction		Effect	Description
imulq	$S$	$R[\%rdx]:R[\%rax] \leftarrow S \times R[\%rax]$	Signed full multiply
mulq	$S$	$R[\%rdx]:R[\%rax] \leftarrow S \times R[\%rax]$	Unsigned full multiply
cqto		$R[\%rdx]:R[\%rax] \leftarrow \text{SignExtend}(R[\%rax])$	Convert to oct word
idivq	$S$	$R[\%rdx] \leftarrow R[\%rdx]:R[\%rax] \bmod S;$ $R[\%rax] \leftarrow R[\%rdx]:R[\%rax] \div S$	Signed divide
divq	$S$	$R[\%rdx] \leftarrow R[\%rdx]:R[\%rax] \bmod S;$ $R[\%rax] \leftarrow R[\%rdx]:R[\%rax] \div S$	Unsigned divide

Figure 3.12 **Special arithmetic operations.** These operations provide full 128-bit multiplication and division, for both signed and unsigned numbers. The pair of registers %rdx and %rax are viewed as forming a single 128-bit oct word.

Instruction	Synonym	Effect	Set condition
sete <i>D</i>	setz	<i>D</i> ← ZF	Equal / zero
setne <i>D</i>	setnz	<i>D</i> ← ~ZF	Not equal / not zero
sets <i>D</i>		<i>D</i> ← SF	Negative
setns <i>D</i>		<i>D</i> ← ~SF	Nonnegative
setg <i>D</i>	setnle	<i>D</i> ← ~(SF ~ OF) & ~ZF	Greater (signed >)
setge <i>D</i>	setnl	<i>D</i> ← ~(SF ~ OF)	Greater or equal (signed >=)
setl <i>D</i>	setnge	<i>D</i> ← SF ~ OF	Less (signed <)
setle <i>D</i>	setng	<i>D</i> ← (SF ~ OF)   ZF	Less or equal (signed <=)
seta <i>D</i>	setnbe	<i>D</i> ← ~CF & ~ZF	Above (unsigned >)
setae <i>D</i>	setnb	<i>D</i> ← ~CF	Above or equal (unsigned >=)
setb <i>D</i>	setnae	<i>D</i> ← CF	Below (unsigned <)
setbe <i>D</i>	setna	<i>D</i> ← CF   ZF	Below or equal (unsigned <=)

Figure 3.14 The SET instructions. Each instruction sets a single byte to 0 or 1 based on some combination of the condition codes. Some instructions have “synonyms,” that is, alternate names for the same machine instruction.

Instruction	Synonym	Jump condition	Description
jmp <i>Label</i>		1	Direct jump
jmp * <i>Operand</i>		1	Indirect jump
jz <i>Label</i>		ZF	Equal / zero
jnz <i>Label</i>		~ZF	Not equal / not zero
js <i>Label</i>		SF	Negative
jns <i>Label</i>		~SF	Nonnegative
jg <i>Label</i>		~(SF ~ OF) & ~ZF	Greater (signed >)
jge <i>Label</i>		~(SF ~ OF)	Greater or equal (signed >=)
jlt <i>Label</i>		SF ~ OF	Less (signed <)
jle <i>Label</i>		(SF ~ OF)   ZF	Less or equal (signed <=)
ja <i>Label</i>		~CF & ~ZF	Above (unsigned >)
jae <i>Label</i>		~CF	Above or equal (unsigned >=)
jb <i>Label</i>		CF	Below (unsigned <)
jbe <i>Label</i>		CF   ZF	Below or equal (unsigned <=)

Figure 3.15 The jump instructions. These instructions jump to a labeled destination when the jump condition holds. Some instructions have “synonyms,” alternate names for the same machine instruction.

ZF: Zero flag. The most recent operation yielded zero.

SF: Sign flag. The most recent operation yielded a negative value.

OF: Overflow flag. The most recent operation caused a two's-complement overflow—either negative or positive.

Instruction	Based on	Description
cmp <i>S<sub>1</sub>, S<sub>2</sub></i>	<i>S<sub>2</sub> - S<sub>1</sub></i>	Compare
cmpb		Compare byte
cmpw		Compare word
cmpd		Compare double word
cmpl		Compare quad word
test <i>S<sub>1</sub>, S<sub>2</sub></i>	<i>S<sub>1</sub> &amp; S<sub>2</sub></i>	Test
testb		Test byte
testw		Test word
testl		Test double word
testq		Test quad word

Figure 3.16 Comparison and test instructions. These instructions set the condition codes without updating any other registers.