				11,
63	31	15	7 0	
%rax	%eax	%ax	%al	Return value
%rbx	%ebx	%bx	%b1	Callee saved
%rcx	%есх	%cx	%cl	4th argument
%rdx	%edx	%dx	%d1	3rd argument
%rsi	%esi	%si	%sil	2nd argument
%rdi	%edi	%dí	%dil	1st argument
%rbp	%ebp	%bp	%bpl	Callee saved
%rsp	%esp	%sp	%spl	Stack pointer
%r8	%r8d	%r8w	%r8b	5th argument
%r9	%r9d	%r9w	%r9b	6th argument
%r10	%r10d	%r10w	%r10b	Caller saved
%r11	%r11d	%r11w	%r11b	Caller saved
%r12	%r12d	%r12w	%r12b	Callee saved
%r13	%r13d	%r13w	%r13b	Callee saved
%r14	%r14d	%r14w	%r14b	Callee saved
%r15	%r15d	%r15w	%r15b	Callee saved

Figure 3.2 Integer registers. The low-order portions of all 16 registers can be accessed as byte, word (16-bit), double word (32-bit), and quad word (64-bit) quantities.

	· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·
Туре	Form	Operand value	Name
Immediate	\$Imm	Imm	Immediate
Register	\mathbf{r}_{a}	$R[r_a]$	Register
Memory	Imm	M[Imm]	Absolute
Memory	(r_a)	$M[R[r_a]]$	Indirect
Memory	$Imm(r_b)$	$M[Imm + R[r_b]]$	Base + displacement
Memory	$(\mathbf{r}_b,\mathbf{r}_i)$	$M[R[r_b] + R[r_i]]$	Indexed
Memory	$Imm(r_b, r_i)$	$M[Imm + R[r_b] + R[r_i]]$	Indexed
Memory	$(,\mathbf{r}_i,s)$	$M[R[r_i] \cdot s]$	Scaled indexed
Memory	$Imm(,r_i,s)$	$M[Imm + R[\mathtt{r}_i] \cdot s]$	Scaled indexed
Memory	$(\mathbf{r}_b, \mathbf{r}_i, s)$	$M[R[r_b] + R[r_i] \cdot s]$	Scaled indexed
Memory	$Imm(r_b, r_i, s)$	$M[Imm + R[r_b] + R[r_i] \cdot s]$	Scaled indexed

Figure 3.3 **Operand forms.** Operands can denote immediate (constant) values, register values, or values from memory. The scaling factor s must be either 1, 2, 4, or 8.

Instruction		Effect	Description
MOV movb movv movl	S, D	$D \leftarrow S$	Move Move byte Move word Move double word Move quad word
movabsq	I, R	$R \leftarrow I$	Move absolute quad word

Figure 3.4 Simple data movement instructions.

Instruction	Effect	Description	
movz S, R	$R \leftarrow \text{ZeroExtend}(S)$	Move with zero extension	
movzbw		Move zero-extended byte to word	
movzbl		Move zero-extended byte to double word	
movzwl		Move zero-extended word to double word	
movzbq		Move zero-extended byte to quad word	
movzwq		Move zero-extended word to quad word	

Figure 3.5 **Zero-extending data movement instructions.** These instructions have a register or memory location as the source and a register as the destination.

Instruction	Effect	Description
MOVS S, R	$R \leftarrow SignExtend(S)$	Move with sign extension
movsbw	3	Move sign-extended byte to word
movsbw		Move sign-extended byte to double word
movswl		Move sign-extended word to double word
movsbq		Move sign-extended byte to quad word
posvom		Move sign-extended word to quad word
movslq		Move sign-extended double word to quad word
cltq	$%$ rax \leftarrow SignExtend($%$ eax)	Sign-extend %eax to %rax

Figure 3.6 Sign-extending data movement instructions. The Movs instructions have a register or memory location as the source and a register as the destination. The cltq instruction is specific to registers %eax and %rax.

Instruction	Effect	Description
pushq S	$R[\%rsp] \leftarrow R[\%rsp] - 8;$ $M[R[\%rsp]] \leftarrow S$	Push quad word
popq D	$D \leftarrow M[R[\%rsp]];$ $R[\%rsp] \leftarrow R[\%rsp] + 8$	Pop quad word

Figure 3.8 Push and pop instructions.

Instruction	Effect	Description
imulq S	$R[\%rdx]:R[\%rax] \leftarrow S \times R[\%rax]$	Signed full multiply
mulq S	$R[\text{rdx}]:R[\text{max}] \leftarrow S \times R[\text{max}]$	Unsigned full multiply
cqto	$R[%rdx]:R[%rax] \leftarrow SignExtend(R[%rax])$	Convert to oct word
idivq S	$\begin{array}{ll} \texttt{R[\%rdx]} \leftarrow & \texttt{R[\%rdx]:} \texttt{R[\%rax]} \bmod S; \\ \texttt{R[\%rax]} \leftarrow & \texttt{R[\%rdx]:} \texttt{R[\%rax]} \div S \end{array}$	Signed divide
$\mathtt{divq} S$	$\begin{array}{ll} \texttt{R[\%rdx]} \leftarrow & \texttt{R[\%rdx]:} \texttt{R[\%rax]} \bmod S; \\ \texttt{R[\%rax]} \leftarrow & \texttt{R[\%rdx]:} \texttt{R[\%rax]} \div S \end{array}$	Unsigned divide

Figure 3.12 **Special arithmetic operations.** These operations provide full 128-bit multiplication and division, for both signed and unsigned numbers. The pair of registers %rdx and %rax are viewed as forming a single 128-bit oct word.

Instruction		Effect	Description
leaq	S, D	$D \leftarrow \&S$	Load effective address
INC	D	$D \leftarrow D+1$	Increment
DEC	D	$D \leftarrow D-1$	Decrement
NEG	D	$D \leftarrow -D$	Negate
NOT	D	$D \leftarrow \neg D$	Complement
ADD	S, D	$D \leftarrow D + S$	Add
SUB	S, D	$D \leftarrow D - S$	Subtract
IMUL	S, D	$D \leftarrow D * S$	Multiply
XOR	S, D	$D \leftarrow D \hat{S}$	Exclusive-or
OR	S, D	$D \leftarrow D \mid S$	Or
AND	S, D	$D \leftarrow D \& S$	And
SAL	k, D	$D \leftarrow D << k$	Left shift
SHL	k, D	$D \leftarrow D << k$	Left shift (same as SAL)
SAR	k, D	$D \leftarrow D >>_A k$	Arithmetic right shift
SHR	k, D	$D \leftarrow D >>_{L} k$	Logical right shift

Figure 3.10 Integer arithmetic operations. The load effective address (leaq) instruction is commonly used to perform simple arithmetic. The remaining ones are more standard unary or binary operations. We use the notation $>>_A$ and $>>_L$ to denote arithmetic and logical right shift, respectively. Note the nonintuitive ordering of the operands with ATT-format assembly code.

- or. Carry mag. The most recent operation generated a carry out of the most significant bit. Used to detect overflow for unsigned operations.
- ZF: Zero flag. The most recent operation yielded zero.
- SF: Sign flag. The most recent operation yielded a negative value.
- OF: Overflow flag. The most recent operation caused a two's-complement overflow—either negative or positive.

Instruction		Based on	Description
СМР	S_1, S_2	$S_2 - S_1$	Compare
cmpb		_	Compare byte
cmpw			Compare word
cmpl			Compare double word
cmpq			Compare quad word
TEST .	S_1, S_2	$S_1 \& S_2$	Test
testb			Test byte
testw			Test word
testl			Test double word
testq			Test quad word

Figure 3.13 Comparison and test instructions. These instructions set the condition codes without updating any other registers.

Inst	ruction	Synonym	Jump condition	Description
jmp	Label		1	Direct jump
jmp	*Operand		1	Indirect jump
је	Label	jz	ZF	Equal / zero
jne	Label	jnz	~ZF	Not equal / not zero
js	Label		SF	Negative
jns	Label	4	~SF	Nonnegative
jg	Label	jnle	~(SF ^ OF) & ~ZF	Greater (signed >)
jge	Label	jnl	~(SF ^ OF)	Greater or equal (signed >=)
jl	Label	jnge	SF ^ OF	Less (signed <)
jle	Label	jng	(SF ^ OF) ZF	Less or equal (signed <=)
ja	Label	jnbe	~CF & ~ZF	Above (unsigned >)
jae	Label	jnb	~CF	Above or equal (unsigned >=)
jb	Label	jnae	CF	Below (unsigned <)
jbe	Label	jna	CF ZF	Below or equal (unsigned <=)

Figure 3.75 The jump instructions. These instructions jump to a labeled destination when the jump condition holds. Some instructions have "synonyms," alternate names for the same machine instruction.

			Set condition
Instruction	Synonym	$Effect$ $D \leftarrow ZF$	Equal / zero Not equal / not zero
sete D	setz setnz	$D \leftarrow ^{\sim} ZF$	Negative
sets D		$D \leftarrow SF$ $D \leftarrow SF$	Nonnegative Greater (signed >)
setus D	setnle setnl	$D \leftarrow \text{``(SF^OF) \& "ZF'}$ $D \leftarrow \text{``(SF^OF)}$	Greater or equal (signed
setge D	setnge setng	$D \leftarrow SF \cap OF$ $D \leftarrow (SF \cap OF) \mid ZF$	Less (signed <=) Less or equal (signed <=) Above (unsigned >)
$_{ m setle}$ D $_{ m seta}$ D	setnbe	$D \leftarrow \text{-cf } \& \text{-ZF}$ $D \leftarrow \text{-cF}$	Above or equal (unsigned <)
$\begin{array}{ccc} & & & & \\ & \text{setae} & D & \\ & & \text{setb} & D \end{array}$	setnb setnae	$D \leftarrow CF$	Below or equal (unsigned
setbe D	setna	siens Fach instruction s	sets a single byte to 0 or 1 based on

The SET instructions. Each instruction sets a single byte to 0 or 1 based on some combination of the condition codes. Some instructions have "synonyms," that is, alternate names for the same machine instruction.