


Explicit graph-structured PLL design: pre-registered gate outcome

Modal coupling (threshold = 5%)



Program result: PARTIAL

F0 PASS · Lc SPD: 0.00113–5.013 p.u.

Kron port-current residual: 4.1×10^{-16}

F1 PASS · modal critical law reproduced

F2 STOP · 29.14% reactive cross-mode coupling

No graph gain law was derived.

F3-F4 and F6-F7 were not run.

Exact Γ_k was retained as a coupled-mode diagnostic.

HARD_CURRENT_LIMIT = NOT_MODELED