
## Feb. 3 loopback tests


- Performed internal and external loopback tests
- Clock rate: 156.25 MHz (reference clock used for transceivers)
- Test pattern: PRBS7
- Data rate: 10 Gbps
- Main 16 transceivers implemented in project (3 are functioning)
- Project uses TFM framework

## Internal loopback tests




Currently we are not sure which link corresponds to which SMAs (Kade will check)

## External loopback tests



These diagrams looked very strange, so we tried power cycling

## External loopback tests (after power cycling)



- Look better, but still not great (especially link 7)
- This Friday we will try a project with 64-bit interfacing