

TSPi Plan Summary - Form SUMP

Name **ECOS**
 Team **EAIT**
 Assembly **SYSTEM**

Date **14/04/2014**
 Instructor **Luis Daniel Benavides**
 Cycle **1**

Program Size

	Plan	Actual
Total Requirements Pages (SRS)	0	0
Total HLD Pages (SDS)		
Total Detailed Design Lines		
Base LOC (B)	0	0
Deleted LOC (D)	0	0
Modified LOC (M)	0	0
Added LOC (A)	320	351
Reused LOC (R)	0	0
New and Changed LOC (N)	320	351
Total LOC (T)	320	351
Total New Reuse LOC	0	0
Estimated Object LOC (E)		
Upper Prediction Interval (70%)		
Lower Prediction Interval (70%)		

Time in Phase (hours)

	Plan	Actual	Actual%
Management and Miscellaneous	6,0	9,0	10,8%
Launch and Strategy	46,0	23,0	27,7%
Planning	16,0	5,0	6,0%
Requirements	8,0	0,0	0,0%
System Test Plan	0,0	0,0	0,0%
REQ Inspection	4,0	0,0	0,0%
High-Level Design	10,0	6,0	7,2%
Integration Test Plan	6,0	8,0	9,6%
HLD Inspection	4,0	0,0	0,0%
Detailed Design	12,0	5,0	6,0%
DLD Review	6,0	3,0	3,6%
Test Development	0,0	0,0	0,0%
DLD Inspection	10,0	4,0	4,8%
Code	6,0	7,0	8,4%
Code Review	0,0	0,0	0,0%
Compile	0,0	0,0	0,0%
Code Inspection	8,0	3,0	3,6%
Unit Test	6,0	0,0	0,0%
Build and Integration Test	1,0	1,0	1,2%
System Test	5,0	3,0	3,6%
Documentation	6,0	6,0	7,2%
Postmortem	7,0	0,0	0,0%
Total	167,0	83,0	100,0%
Total Time UPI (70%)			
Total Time LPI (70%)			

TSPi Plan Summary - Form SUMP

Name **ECOS**
 Team **EAIT**
 Assembly **SYSTEM**

Date **14/04/2014**
 Instructor **Luis Daniel Benavides**
 Cycle **1**

Defects Injected	Plan	Actual	Actual%
Planning	0,0	0	0,0%
Requirements	2,0	0	0,0%
System Test Plan	0,0	0	0,0%
REQ Inspection	0,0	0	0,0%
High-Level Design	2,5	0	0,0%
Integration Test Plan	0,0	0	0,0%
HLD Inspection	0,0	0	0,0%
Detailed Design	9,0	6	100,0%
DLD Review	0,0	0	0,0%
Test Development	0,0	0	0,0%
DLD Inspection	0,0	0	0,0%
Code	12,0	0	0,0%
Code Review	0,0	0	0,0%
Compile	0,0	0	0,0%
Code Inspection	0,0	0	0,0%
Unit Test	0,4	0	0,0%
Build and Integration Test	0,0	0	0,0%
System Test	0,0	0	0,0%
Total Development Defects Injected	25,9	6	100,0%

Defects Removed	Plan	Actual	Actual%
Planning	0,0	0	0,0%
Requirements	0,0	0	0,0%
System Test Plan	0,0	0	0,0%
REQ Inspection	1,4	0	0,0%
High-Level Design	0,0	0	0,0%
Integration Test Plan	0,0	0	0,0%
HLD Inspection	2,2	0	0,0%
Detailed Design	0,0	0	0,0%
DLD Review	7,0	5	83,3%
Test Development	0,0	0	0,0%
DLD Inspection	2,1	0	0,0%
Code	0,0	1	16,7%
Code Review	9,0	0	0,0%
Compile	1,9	0	0,0%
Code Inspection	1,4	0	0,0%
Unit Test	0,9	0	0,0%
Build and Integration Test	0,1	0	0,0%
System Test	0,0	0	0,0%
Total Development Defects Removed	25,9	6	
Acceptance Test	0,0	0	
Product Life	0,0	0	

Summary	Plan	Actual
LOC/Hour	1,9	4,2
CPI (Cost-Performance Index)		2,0
% Reuse	0,0%	0,0%
% New Reuse	0,0%	0,0%