

TSPi Plan Summary - Form SUMP

Name ECOS
Team EAIT
Assembly SYSTEM

Date 10/05/2014
Instructor Luis Daniel Benavides
Cycle 2

Program Size	Plan	Actual
Total Requirements Pages (SRS)	0	0
Total HLD Pages (SDS)		
Total Detailed Design Lines		
Base LOC (B)	335	335
Deleted LOC (D)	0	0
Modified LOC (M)	0	0
Added LOC (A)	269	403
Reused LOC (R)	0	0
New and Changed LOC (N)	269	403
Total LOC (T)	604	738
Total New Reuse LOC	0	0
Estimated Object LOC (E)		
Upper Prediction Interval (70%)		
Lower Prediction Interval (70%)		

Time in Phase (hours)	Plan	Actual	Actual%
Management and Miscellaneous	26,0	16,0	23,5%
Launch and Strategy	7,0	6,0	8,8%
Planning	2,0	4,0	5,9%
Requirements	0,0	0,0	0,0%
System Test Plan	2,0	0,0	0,0%
REQ Inspection	2,0	0,0	0,0%
High-Level Design	2,0	1,0	1,5%
Integration Test Plan	0,0	0,0	0,0%
HLD Inspection	2,0	0,0	0,0%
Detailed Design	0,0	1,0	1,5%
DLD Review	0,0	16,0	23,5%
Test Development	3,0	0,0	0,0%
DLD Inspection	0,0	0,0	0,0%
Code	0,0	3,0	4,4%
Code Review	0,0	0,0	0,0%
Compile	0,0	0,0	0,0%
Code Inspection	1,0	2,0	2,9%
Unit Test	4,0	6,0	8,8%
Build and Integration Test	0,0	0,0	0,0%
System Test	1,0	3,0	4,4%
Documentation	4,0	0,0	0,0%
Postmortem	7,0	10,0	14,7%
Total	63,0	68,0	100,0%
Total Time UPI (70%)			
Total Time LPI (70%)			

TSPi Plan Summary - Form SUMP

Name **ECOS**
 Team **EAIT**
 Assembly **SYSTEM**

Date **10/05/2014**
 Instructor **Luis Daniel Benavides**
 Cycle **2**

Defects Injected	Plan	Actual	Actual%
Planning	0,0	0	0,0%
Requirements	0,0	0	0,0%
System Test Plan	0,0	0	0,0%
REQ Inspection	0,0	0	0,0%
High-Level Design	0,5	9	33,3%
Integration Test Plan	0,0	0	0,0%
HLD Inspection	0,0	0	0,0%
Detailed Design	0,0	14	51,9%
DLD Review	0,0	0	0,0%
Test Development	0,0	0	0,0%
DLD Inspection	0,0	0	0,0%
Code	0,0	4	14,8%
Code Review	0,0	0	0,0%
Compile	0,0	0	0,0%
Code Inspection	0,0	0	0,0%
Unit Test	0,3	0	0,0%
Build and Integration Test	0,0	0	0,0%
System Test	0,0	0	0,0%
Total Development Defects Injected	0,8	27	100,0%

Defects Removed	Plan	Actual	Actual%
Planning	0,0	0	0,0%
Requirements	0,0	0	0,0%
System Test Plan	0,0	0	0,0%
REQ Inspection	0,0	0	0,0%
High-Level Design	0,0	7	25,9%
Integration Test Plan	0,0	0	0,0%
HLD Inspection	0,4	0	0,0%
Detailed Design	0,0	5	18,5%
DLD Review	0,1	1	3,7%
Test Development	0,0	0	0,0%
DLD Inspection	0,0	9	33,3%
Code	0,0	1	3,7%
Code Review	0,0	0	0,0%
Compile	0,0	0	0,0%
Code Inspection	0,0	2	7,4%
Unit Test	0,2	0	0,0%
Build and Integration Test	0,0	0	0,0%
System Test	0,0	2	7,4%
Total Development Defects Removed	0,8	27	
Acceptance Test	0,0	0	
Product Life	0,0	0	

Summary	Plan	Actual
LOC/Hour	4,3	5,9
CPI (Cost-Performance Index)		0,9
% Reuse	0,0%	0,0%
% New Reuse	0,0%	0,0%