

①

Nand to Tetris

Project One

2025年1月28日(火)

~~Part~~~~Logic Gate 1 - Nand~~~~We shall~~

Logic Gate 1 - Nand

This gate shall be treated as a primitive gate, and so its implementation shall be assumed.

Logic Gate 2 - Not

$$\text{Nand}(x, y) = \overline{x \cdot y}$$

Looking at the Nand(x, y) truth table:

x	y	Nand(x, y)
0	0	1
0	1	1
1	0	1
1	1	0

Another solution is $\text{Not}(x) = \text{Nand}(x, x)$

By setting the first input to "1", and only using the second input, the output becomes the Not of the second output.

Therefore, $\boxed{\text{Not}(x) = \text{Nand}(1, x)}$ or $\boxed{\text{Not}(x) = \text{Nand}(x, 1)}$

Logic Gate 3 - And

$$\text{And}(x, y) = x \cdot y$$

$$\text{Nand}(x, y) = \overline{x \cdot y}, \text{ and } \text{Not}(x) = \overline{x}$$

$$\text{Therefore, } \boxed{\text{And}(x, y) = \text{Not}(\text{Nand}(x, y)) = \overline{\overline{x \cdot y}} = x \cdot y}$$

Logic Gate 4 - Or

Truth tables for And: ~~Wait~~

x	y	And(x, y)
0	0	0
0	1	0
1	0	0
1	1	1

Try $\text{Not}(\text{And}(\text{Not}(x), y))$:

x	y	$\overline{\overline{x} \cdot y}$
0	0	0
0	1	1
1	0	1
1	1	0

Doesn't work

Try $\text{Not}(\text{And}(\text{Not}(x), \text{Not}(y)))$:

x	y	$\overline{\overline{x} \cdot \overline{y}}$
0	0	1
0	1	0
1	0	0
1	1	1

Same as Or(x, y)

2

Therefore, $\boxed{Or(x, y) = Not(And(Not(x), Not(y)))}$

Logic Gate 5 - Xor

Try truth table of $Xor(x, y)$:

x	y	$Xor(x, y)$
0	0	0
0	1	1
1	0	1
1	1	0

Truth table is the same as $Or(x, y)$ besides this row

Assuming same function of both inputs:

$Xor(x, y) = Or(f(x), f(y)) \times$

This cannot be since $f(x) = Not(x)$ would only inverse the truth table

$Xor(x, y) = Or(f(x, y), g(x, y))$

f and g must be different because the same output is yielded with both asymmetric inputs.

If $x=1$ when $y=0$, $out=1$, if $x=0$ when $y=1$ then $out=1$

Try Truth table of $And(x, Not(y))$ and $And(Not(x), y)$:

x	y	$x \cdot \bar{y}$
0	0	0
0	1	0
1	0	1
1	1	0

x	y	$\bar{x} \cdot y$
0	0	0
0	1	1
1	0	0
1	1	0

Superimpose outputs with Or to preserve ones

Therefore, $\boxed{Xor(x, y) = Or(And(x, Not(y)), And(Not(x), y))}$

Logic Gate 6 - Multiplexer (Mux)

3 inputs - a, b, sel

Truth table:

a	b	sel	out ($Mux(a, b, sel)$)	$And(sel, And(b, sel))$	$And(Not(sel), Or(a, sel))$
0	0	0	0	0	0
0	1	0	0	0	0
1	0	0	0	0	1
1	1	0	0	0	1
0	0	1	0	0	0
0	1	1	1	1	0
1	0	1	0	0	1
1	1	1	1	1	1

(3)

• $\text{And}(\text{sel}, \text{And}(b, \text{sel}))$ and $\text{And}(\text{Not}(\text{sel}), \text{Or}(a, \text{sel}))$ can be superimposed with $\text{Or}(x, y)$ to yield $\text{Mux}(a, b, \text{sel})$

• Therefore, $\text{Mux}(a, b, \text{sel}) = \text{Or}(\text{And}(\text{Not}(\text{sel}), \text{Or}(a, \text{sel})), \text{And}(\text{sel}, \text{And}(b, \text{sel})))$

Logic Gate 7 - Demultiplexer (DMux)

• Truth table:

in	sel	a	b
0	0	0	0
1	0	1	0
0	1	0	0
1	1	0	1

$\text{DMux}(\text{in}, \text{sel})$

• Separate sets of gates for each output a and b:

• a:

$$\text{And}(\text{Not}(\text{sel}), \text{or}(\text{in}, \text{sel}))$$

• b:

$$\text{And}(\text{sel}, \text{And}(\text{in}, \text{sel}))$$

Logic Gate 8 - Multi-bit Not (16-bit)

• Using the same boolean logic for the single-bit gate, the multi-bit gate only needs to be implemented on arrays of bits.

Logic Gate 9 - Multi-bit And (16-bit)

• Same as Method as Logic Gate 8.

Logic Gate 10 - Multi-bit Or (16-bit)

• Same method as Logic Gate 8.


④

Logic Gate 11 - Multi-bit Multiplexer

- Same method as Logic Gate 8, using the single-bit multiplexer implemented on arrays of bits for input.

Logic Gate 12 - Multiway Multi-way Or

- Specifically, only 8-way Or gates are needed.
- Forks would look like this:



Logic Gate 13 - Multi-way / Multi-bit Multiplexer (4-way)


- Only 4-way and 8-way 16-bit multiplexers are needed

• Truth table for 4-way 16-bit multiplexer:

sel[1]	sel[0]	out
0	0	a
0	1	b
1	0	c
1	1	d

5

Try these forks!




Test with $sel = 10$:

$sel = 10$ should mean the output is c




Try with $sel = 10$, and last Mux gate selection being $And(sel[0], sel[1])$


Last gate:




Try with $sel = 00$:



Try with $sel = 01$:



Try with $sel = 11$:



\therefore $Mux(Mux(Mux(a, c, sel[1]), b, sel[0]), d, And(sel[0], sel[1]))$
16-bit

① Logic Gate 14 - Multi-way/Multi-bit Multiplexer (8-way)


• Truth table for 8-way 16-bit multiplexer:

sel[2]	sel[1]	sel[0]	out
0	0	0	a
0	0	1	b
0	1	0	c
0	1	1	d
1	0	0	e
1	0	1	f
1	1	0	g
1	1	1	h

if sel[2]=0, 4-way Mux on a,b,c,d

if sel[2]=1, 4-way Mux on e,f,g,h

• Can a 4-way 16-bit multiplexer be used? Yes
 • Must be passed through 16-bit Multiplexer.



Therefore,
$$\text{Mux}(\text{Mux4}(a,b,c,d, \text{sel}), \text{Mux4}(e,f,g,h, \text{sel}), \text{sel}[2])$$

 16-bit

→ Not yet!


⑦

Logic Gate 15 - 4-way 1-bit Demultiplexer

• Truth table for 4-way, 1-bit demultiplexer:

$sel[1]$	$sel[0]$	a	b	c	d	(for any 1-b.it input "in")
0	0	in	0	0	0	if $sel[1]=0$ and $sel[0]=0$ or 1, input is routed to a or b
0	1	0	in	0	0	
1	0	0	0	in	0	if $sel[1]=1$ and $sel[0]=0$ or 1, input is routed to c or d
1	1	0	0	0	in	

• Try this fork tree:



• Therefore:

$$DMux(in, sel[1]) \begin{cases} \rightarrow DMux(in, sel[0]) \\ \rightarrow DMux(in, sel[0]) \end{cases}$$

Logic Gate 16 - 8-way 1-bit Demultiplexer


• Truth table:

$sel[2]$	$sel[1]$	$sel[0]$	a	b	c	d	e	f	g	h
0	0	0	in	0	0	0	0	0	0	0
0	0	1	0	in	0	0	0	0	0	0
0	1	0	0	0	in	0	0	0	0	0
0	1	1	0	0	0	in	0	0	0	0
1	0	0	0	0	0	0	in	0	0	0
1	0	1	0	0	0	0	0	in	0	0
1	1	0	0	0	0	0	0	0	in	0
1	1	1	0	0	0	0	0	0	0	in

• Therefore:

$$DMux(in, sel[2]) \begin{cases} \rightarrow DMux_4(in, sel[1,0]) \\ \rightarrow DMux_4(in, sel[1,0]) \end{cases}$$

• Using 4-way demultiplexers:



Done