## CS/EE 120A Lab Report

Name: James Luo Email:jluo011@ucr.edu Partner's Name:Albert Dang

Section:026 login:jluo011

Lab number and title: Lab 3Programming Combinatorial Logic Note: every individual must submit a unique lab report form.

Summarize (in your own words) the subject of this lab:

The goal of this lab is to program logic circuits onto the FPGA boards. This ranged from a simple logic gate to a number system using logic circuits and code.

Describe the new concepts covered in this lab:

We learned how to design a 7 segment logic system that involved 4 inputs. We also learned how to program the FPGA boards and how to attach our code to the system.

Describe how this lab built upon previous ones:

We had to use our knowledge of decoders to determine what value we should print out in the 7 segment logic system.

Describe the most difficult part of this lab for you:

The most difficult part of the lab was getting the system to connect to the board. It was hard because the setup was quite easy to mess up.

Describe problems you faced and how you solved them:

We had issues with the Map portion of the system. The was we handled it was that we compare the variable names to the board and made sure that we were on the correct config. IE The default config was not Jtag

Do you verify that the code included with this report is your's and your partner's original work (yes/no)?

```
Submit your source code, testbench, and simulation output.
and_gate.ucf
# Pin assignment for LEDs
NET "d" LOC = "m5"; # Bank = 2, Signal name = LD0
# Pin assignment for SWs
NET "i1" LOC = "I3"; # Bank = 3, Signal name = SW1
NET "i2" LOC = "p11"; # Bank = 2, Signal name = SW0
sprinkler_circuit.ucf
# Pin assignment for LEDs
NET "d0" LOC = m5";
NET "d1" LOC = "m11";
NET "d2" LOC = "p7";
NET "d3" LOC = "p6";
NET "d4" LOC = "n5";
NET "d5" LOC = "n4";
NET "d6" LOC = "p4";
NET "d7" LOC = "g1";
# Pin assignment for SWs
NET "enable" LOC = "n3";
NET "a" LOC = "k3";
NET "b" LOC = "I3";
NET "c" LOC = "p11";
bcd_to_7led_bh.ucf
# Enables
NET "enable0" LOC = "g3";
NET "enable1" LOC = "f3";
NET "enable2" LOC = "e2";
NET "enable3" LOC = "n3";
# Inputs
NET "sw0" LOC = "p11";
NET "sw1" LOC = "I3";
NET "sw2" LOC = "k3";
NET "sw3" LOC = "b4";
# Outputs
NET "a" LOC = "I14";
```

```
NET "b" LOC = "h12";

NET "c" LOC = "n14";

NET "d" LOC = "n11";

NET "e" LOC = "p12";

NET "f" LOC = "l13";

NET "g" LOC = "m12";

// ANx

NET "an0" LOC = "k14";

NET "an1" LOC = "m13";

NET "an2" LOC = "j12";

NET "an3" LOC = "f12";
```

## bcd\_to\_7led\_bh.v

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 18:09:52 01/28/2019
// Design Name:
// Module Name:
                bcd_to_7led_bh
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module bcd_to_7led_bh(
      input wire sw0, // Switches
      input wire sw1,
      input wire sw2,
      input wire sw3.
      output reg a , // LED segments
      output reg b,
      output reg c,
      output reg d,
      output reg e,
      output reg f,
      output reg g,
      output reg an0, // LED display control
      output reg an1,
      output reg an2,
      output reg an3
  );
      // Internal wire
      wire [3:0] bundle;
      assign bundle = {sw3,sw2,sw1,sw0};
      always @(*) begin
      // Setting the ANs signals
```

```
an0 = 1'b1;
an1 = 1'b1;
an2 = 1'b1;
an3 = 1'b0; // Display in the module AN3
// Setting the segments signals
a = 1'b1;
b = 1'b1;
c = 1'b1;
d = 1'b1;
e = 1'b1;
f = 1'b1;
g = 1'b1;
case (bundle)
       4'b0000 : begin // 0
               a = 1'b0;
               b = 1'b0;
               c = 1'b0;
               d = 1'b0;
               e = 1'b0;
               f = 1'b0;
               g = 1'b1;
       end
       4'b0001 : begin // 0
               a = 1'b1;
               b = 1'b0;
               c = 1'b0;
               d = 1'b1;
               e = 1'b1;
               f = 1'b1;
               g = 1'b1;
       end
       4'b0010 : begin // 0
               a = 1'b0;
               b = 1'b0;
               c = 1'b1;
               d = 1'b0;
               e = 1'b0;
               f = 1'b1;
               g = 1'b0;
       end
       4'b0011 : begin // 0
               a = 1'b0;
```

```
b = 1'b0;
        c = 1'b0;
        d = 1'b0;
        e = 1'b1;
       f = 1'b1;
       g = 1'b0;
end
4'b0100 : begin // 0
        a = 1'b1;
        b = 1'b0;
        c = 1'b0;
        d = 1'b1;
        e = 1'b1;
       f = 1'b0;
        g = 1'b0;
end
4'b0101 : begin // 0
        a = 1'b0;
        b = 1'b1;
        c = 1'b0;
        d = 1'b0;
        e = 1'b1;
       f = 1'b0;
        g = 1'b0;
end
4'b0110 : begin // 0
        a = 1'b0;
        b = 1'b1;
        c = 1'b0;
        d = 1'b0;
        e = 1'b0;
       f = 1'b0;
        g = 1'b0;
end
4'b0111 : begin // 0
        a = 1'b0;
        b = 1'b0;
        c = 1'b0;
        d = 1'b1;
        e = 1'b1;
       f = 1'b1;
       g = 1'b1;
end
```

```
4'b1000 : begin // 0
               a = 1'b0;
               b = 1'b0;
               c = 1'b0;
               d = 1'b0;
               e = 1'b0;
               f = 1'b0;
               g = 1'b0;
       end
       4'b1001 : begin // 0
               a = 1'b0;
               b = 1'b0;
               c = 1'b0;
               d = 1'b0;
               e = 1'b1;
               f = 1'b0;
               g = 1'b0;
       end
       default : begin // 0
               a = 1'b1;
               b = 1'b1;
               c = 1'b1;
               d = 1'b1;
               e = 1'b1;
               f = 1'b1;
               g = 1'b1;
       end
endcase
```

end

endmodule

```
Mon Feb 04 09:18:21 2019
```

```
and_gate.ucf
         1  # Pin assignment for LEDs
2  NET "d" LOC = "m5"; # Bank = 2, Signal name = LD0
              # Pin assignment for SWs
NET "i1" LOC = "13"; # Bank = 3, Signal name = SW1
NET "i2" LOC = "p11"; # Bank = 2, Signal name = SW0
                                                                                   Mon Feb 04 09:17:49 2019
bcd_to_7led_bh.v
           timescale 1ns / 1ps
         // Company:
         // Engineer:
        //
// Create Date:
                               18:09:52 01/28/2019
         // Design Name:
    8
         // Module Name:
                                bcd_to_7led_bh
         // Project Name:
   10
        // Target Devices:
         // Tool versions:
// Description:
   12
   13
         // Dependencies:
   15
   16
         // Revision:
         // Revision 0.01 - File Created // Additional Comments:
   1.8
   19
         module bcd_to_7led_bh(
  input wire sw0 , // Switches
  input wire sw1 ,
   21
   22
   24
             input wire sw2 ,
            input wire sw3 ,
   25
            output reg a , // LED segments
   26
   27
             output reg b ,
            output reg c , output reg d ,
   2.8
   29
   30
             output reg e ,
   31
            output reg f , output reg g ,
   32
   33
             output reg an0, // LED display control
   34
             output reg an1,
            output reg an2,
output reg an3
   35
   37
              );
   38
   39
              // Internal wire
   40
            wire [3:0] bundle ;
            assign bundle = {sw3,sw2,sw1,sw0} ;
   41
   42
   43
             always @(*) begin
   44
   45
            // Setting the ANs signals
            an0 = 1'b1;
an1 = 1'b1;
   46
   47
            an2 = 1'b1;
   48
             an3 = 1'b0; // Display in the module AN3
   50
   51
            // Setting the segments signals
            a = 1'b1;
b = 1'b1;
c = 1'b1;
   53
   54
             d = 1'b1;
             e = 1'b1;
f = 1'b1;
   56
   57
```

Page 1

bed to 71ed bh.uef

1 \* Enables
2 \* Enables
2 \* Ser "enable" LOC = "ga";
3 \* HEF "enable" LOC = "ca";
4 \* HET "enable" LOC = "ca";
5 \* NET "enable" LOC = "ca";
6 \* Figure
8 \* HET "enable" LOC = "na";
6 \* Figure
10 \* Het "aud" LOC = "pll";
9 \* HET "aud" LOC = "pll";
11 \* HET "aud" LOC = "hat";
12 \* Outpute
13 \* NET "a" LOC = "hat";
14 \* NET "b" LOC = "hat";
15 \* HET "ca" LOC = "hat";
16 \* HET "ca" LOC = "hat";
17 \* HET "aud" LOC = "hat";
18 \* HET "ca" LOC = "hat";
19 \* HET "ca" LOC = "hat";
10 \* HET "ca" LOC = "hat";
11 \* HET "a" LOC = "hat";
12 \* Outpute
13 \* HET "ca" LOC = "hat";
14 \* NET "a" LOC = "hat";
15 \* HET "ca" LOC = "hat";
16 \* HET "ca" LOC = "hat";
17 \* HET "ca" LOC = "hat";
18 \* HET "ca" LOC = "hat";
19 \* HET "ca" LOC = "hat";
20 \* HET "ana" LOC = "hat";
21 \* NET "ana" LOC = "hat";
22 \* HET "ana" LOC = "hat";
23 \* HET "ana" LOC = "hat";
24 \* HET "ana" LOC = "hat";
25 \* HET "ana" LOC = "hat";
26 \* HET "ana" LOC = "hat";
27 \* HET "ana" LOC = "hat";
28 \* HET "ana" LOC = "hat";
29 \* HET "ana" LOC = "hat";
20 \* HET "ana" LOC = "hat";
21 \* HET "ana" LOC = "hat";
22 \* HET "ana" LOC = "hat";

```
Mon Feb 04 09:19:09 2019
```

## sprinkler\_circuit.ucf

```
cler circuit.ucf
# Pin assignment for LEDs
NET "d0" LOC = "m5";
NET "d1" LOC = "m11";
NET "d2" LOC = "p7";
NET "d3" LOC = "p6";
NET "d4" LOC = "n5";
NET "d5" LOC = "n4";
NET "d6" LOC = "p4";
NET "d7" LOC = "g1";
  9
10
11
                          # Pin assignment for SWs
NET "enable" LOC = "n3";
NET "a" LOC = "k3";
NET "b" LOC = "13";
NET "c" LOC = "p11";
 12
13
14
15
16
```

