EIQTFLITEUG

elQ TensorFlow Lite Library User's Guide Rev. 7 — 8 December 2022

User guide

Document information

Information	Content
Keywords	eIQ, TensorFlow, Lite, TensorFlow Lite
Abstract	This document describes the steps required to download/use the library and create an application for running pre-trained models.



1 Overview

TensorFlow Lite is an open source software library for running machine learning models on mobile and embedded devices. For more information, see www.tensorflow.org/lite.


For memory constrained devices, the library contains TensorFlow Lite for Microcontrollers. For more information, see www.tensorflow.org/lite/microcontrollers.

The MCUXpresso Software Development Kit (MCUXpresso SDK) provides a comprehensive software package with a pre-integrated TensorFlow Lite for Microcontrollers based on version 22-09-19 (from the 19th of September 2022). This document describes the steps required to download and start using the library. Additionally, the document describes the steps required to create an application for running pre-trained models.


Note: The document also assumes knowledge of machine learning frameworks for model training.

2 Deployment

The elQ TensorFlow Lite for Microcontrollers library is part of the elQ machine learning software package, which is an optional middleware component of MCUXpresso SDK. The elQ component is integrated into the MCUXpresso SDK Builder delivery system available on mcuxpresso.nxp.com. To include elQ machine learning into the MCUXpresso SDK package, the elQ middleware component is selected in the software component selector on the SDK Builder page when building a new package. See Figure 1.



Once the MCUXpresso SDK package is downloaded, it can be extracted on a local machine or imported into the MCUXpresso IDE. For more information on the MCUXpresso SDK folder structure, see the Getting Started with MCUXpresso SDK User's Guide (document: MCUXSDKGSUG). The package directory structure is similar to Figure 2. The elQ TensorFlow Lite library directories are highlighted in red.



The *boards* directory contains example application projects for supported toolchains. For the list of supported toolchains, see the *MCUXpresso SDK Release Notes*. The *middleware* directory contains the eIQ library source code and example application source code and data.


3 Example applications

The elQ TensorFlow Lite library is provided with a set of example applications. For details, see <u>Table 1</u>. The applications demonstrate the usage of the library in several use cases.


Table 1. List of example applications

Name	Description	Availability
tflm_cifar10	CIFAR-10 classification of 32 × 32 RGB pixel images into 10 categories using a small Convolutional Neural Network (CNN).	EVKB-IMXRT1050 EVK-MIMXRT1060 EVK-MIMXRT1064 EVK-MIMXRT1160 EVK-MIMXRT1170 EVK-MIMXRT595 (no camera and display support) EVK-MIMXRT685 (no camera and display support) MIMXRT1060-EVKB MIMXRT685-AUD-EVK (no camera and display support)
tflm_kws	Keyword spotting application using a neural network for word detection in pre-processed audio input.	EVKB-IMXRT1050 EVK-MIMXRT1060 EVK-MIMXRT1064 EVK-MIMXRT1160 EVK-MIMXRT1170 EVK-MIMXRT595 EVK-MIMXRT685 MIMXRT1060-EVKB MIMXRT685-AUD-EVK
tflm_image	Image recognition application using a MobileNet model architecture to classify 128 × 128 RGB pixel images into 1000 categories.	EVKB-IMXRT1050 EVK-MIMXRT1060 EVK-MIMXRT1064 EVK-MIMXRT1160 EVK-MIMXRT1170 EVK-MIMXRT595 (no camera and display support) EVK-MIMXRT685 (no camera and display support) MIMXRT1060-EVKB MIMXRT685-AUD-EVK (no camera and display support)
tflm_multicore	Image recognition application running on Cortex-M7 core with wake up from keyword spotting application running on Cortex-M4 core.	EVK-MIMXRT1160 EVK-MIMXRT1170
tflm_xaf	Keyword spotting application using the Xtensa Audio Framework for configurable audio pipeline components management.	EVK-MIMXRT595 EVK-MIMXRT685 MIMXRT685-AUD-EVK

For details on how to build and run the example applications with supported toolchains, see *Getting Started with MCUXpresso SDK User's Guide* (document: MCUXSDKGSUG). When using MCUXpresso IDE, the example applications can be imported through the SDK Import Wizard as shown in Figure 3.



After building the example application and downloading it to the target, the execution stops in the *main* function. When the execution resumes, an output message displays on the connected terminal. For example, Figure 4 shows the output of the tflm_label_image_cm7 example application printed to the MCUXpresso IDE Console window when semihosting debug console is selected in the SDK Import Wizard.



4 Comparison

The TensorFlow Lite library since version 2.3 provides an alternative implementation optimized for microcontrollers with low memory capacity called TensorFlow Lite for Microcontrollers (or TensorFlow Lite Micro). In comparison to TensorFlow Lite, the Micro version uses static memory allocation, has no dependencies on standard C or C++ libraries and contains implementations of operation kernels optimized for Arm Cortex-M architecture using Arm's CMSIS-NN library. The following table contains a comparison of supported operations by both libraries.

Table 2. Supported operations

TensorFlow Lite operations	Supported by TensorFlow Lite for Microcontrollers
ABS	Yes
ADD	Yes
ADD_N	Yes
ARG_MAX	Yes
ARG_MIN	Yes
ASSIGN_VARIABLE	Yes
ATAN2	No
AVERAGE_POOL_2D	Yes
BATCH_MATMUL	No
BATCH_TO_SPACE_ND	Yes
BIDIRECTIONAL_SEQUENCE_LSTM	No
BIDIRECTIONAL_SEQUENCE_RNN	No
BROADCAST_ARGS	Yes

Table 2. Supported operations...continued

TensorFlow Lite operations	Supported by TensorFlow Lite for Microcontrollers
BROADCAST_TO	Yes
BUCKETIZE	No
CALL_ONCE	No
CAST	Yes
CEIL	Yes
COMPLEX_ABS	No
CONCATENATION	Yes
CONV_2D	No
CONV_3D	No
CONV_3D_TRANSPOSE	No
cos	Yes
CUMSUM	No
DENSIFY	No
DEPTH_TO_SPACE	Yes
DEPTHWISE_CONV_2D	Yes
DEQUANTIZE	Yes
DETECTION_POSTPROCESS	Yes
DIV	Yes
DYNAMIC_UPDATE_SLICE	No
ELU	Yes
EMBEDDING_LOOKUP	No
EMBEDDING_LOOKUP_SPARSE	No
EQUAL	Yes
EXP	Yes
EXPAND_DIMS	Yes
FAKE_QUANT	No
FILL	Yes
FLOOR	Yes
FLOOR_DIV	Yes
FLOOR_MOD	Yes
FULLY_CONNECTED	Yes
GATHER	Yes
GELU	No
GATHER_ND	Yes
GREATER	Yes
GREATER_EQUAL	Yes

Table 2. Supported operations...continued

TensorFlow Lite operations	Supported by TensorFlow Lite for Microcontrollers
HARD_SWISH	Yes
HASHTABLE	No
HASHTABLE_FIND	No
HASHTABLE_IMPORT	No
HASHTABLE_LOOKUP	No
HASHTABLE_SIZE	No
IF	Yes
IMAG	No
L2_NORMALIZATION	Yes
L2_POOL_2D	Yes
LEAKY_RELU	Yes
LESS	Yes
LESS_EQUAL	Yes
LOCAL_RESPONSE_NORMALIZATION	No
LOG	Yes
LOG_SOFTMAX	No
LOGICAL_AND	Yes
LOGICAL_NOT	Yes
LOGICAL_OR	Yes
LOGISTIC	Yes
LSH_PROJECTION	No
LSTM	No
MATRIX_DIAG	No
MATRIX_SET_DIAG	No
MAX_POOL_2D	Yes
MAXIMUM	Yes
MEAN	Yes
MINIMUM	Yes
MIRROR_PAD	Yes
MUL	Yes
MULTINOMIAL	No
NEG	Yes
NON_MAX_SUPPRESSION_V4	No
NON_MAX_SUPPRESSION_V5	No
NOT_EQUAL	Yes
ONE_HOT	No

Table 2. Supported operations...continued

TensorFlow Lite operations Supported by TensorFlow Lite for Microcontrollers PACK Yes PAD Yes PADV2 Yes POW No PRELU Yes QUANTIZE Yes RANDOM_STANDARD_NORMAL No RANDOM_UNIFORM No RANGE No RANK No READ_VARIABLE No REAL No REDUCE_ALL No REDUCE_ANY No REDUCE_MAX Yes REDUCE_MIN No REDUCE_PROD No RELU Yes RELU_N1_TO_1 No RELU_N1_TO_1 No RESHAPE Yes	Table 2. Supported operationscontinued		
PAD Yes PADV2 Yes POW No PRELU Yes QUANTIZE Yes RANDOM_STANDARD_NORMAL No RANDOM_UNIFORM No RANGE No RANK No READ_VARIABLE No REAL No REDUCE_ALL No REDUCE_ANY No REDUCE_MAX Yes REDUCE_MIN No REDUCE_PROD No RELU Yes RELU_N1_TO_1 No RELU_N1_TO_1 No RELU6 Yes RFFT2D No RESHAPE Yes	rFlow Lite operations		
PADV2 Yes POW No PRELU Yes QUANTIZE Yes RANDOM_STANDARD_NORMAL No RANDOM_UNIFORM No RANGE No RANK No READ_VARIABLE No REAL No REDUCE_ALL No REDUCE_ANY No REDUCE_MAX Yes REDUCE_MIN No REDUCE_PROD No RELU Yes RELU_N1_TO_1 No RELU_O1_TO_1 No RELU6 Yes RFFT2D No RESHAPE Yes		Yes	
POW No PRELU Yes QUANTIZE Yes RANDOM_STANDARD_NORMAL No RANDOM_UNIFORM No RANGE No RANK No READ_VARIABLE No REAL No REDUCE_ALL No REDUCE_ANY No REDUCE_MAX Yes REDUCE_MIN No REDUCE_PROD No RELU Yes RELU_N1_TO_1 No RELU6 Yes RFFT2D No RESHAPE Yes		Yes	
PRELU Yes QUANTIZE Yes RANDOM_STANDARD_NORMAL No RANDOM_UNIFORM No RANGE No RANK No READ_VARIABLE No REAL No REDUCE_ALL No REDUCE_ANY No REDUCE_MAX Yes REDUCE_MIN No REDUCE_PROD No RELU Yes RELU_N1_TO_1 No RELU6 Yes RFFT2D No RESHAPE Yes	2	Yes	
QUANTIZE Yes RANDOM_STANDARD_NORMAL No RANDOM_UNIFORM No RANGE No RANK No READ_VARIABLE No REAL No REDUCE_ALL No REDUCE_ANY No REDUCE_MAX Yes REDUCE_MIN No REDUCE_PROD No RELU Yes RELU_N1_TO_1 No RESHAPE Yes		No	
RANDOM_STANDARD_NORMAL RANDOM_UNIFORM RANGE NO RANK NO READ_VARIABLE NO REAL NO REDUCE_ALL NO REDUCE_ANY NO REDUCE_MAX REDUCE_MIN REDUCE_PROD NO RELU RELU Yes RELU_N1_TO_1 NO RELU6 RESHAPE NO NO RESHAPE NO NO RESHAPE NO NO RO RO RO RO RO RO RO RO	J	Yes	
RANDOM_UNIFORM No RANGE No RANK No READ_VARIABLE No REAL No REDUCE_ALL No REDUCE_ANY No REDUCE_MAX Yes REDUCE_MIN No REDUCE_PROD No RELU Yes RELU_N1_TO_1 No RELU6 Yes RFFT2D No RESHAPE Yes	TIZE	Yes	
RANGE No RANK No READ_VARIABLE No REAL No REDUCE_ALL No REDUCE_ANY No REDUCE_MAX Yes REDUCE_MIN No REDUCE_PROD No RELU Yes RELU_N1_TO_1 No RELU6 Yes RFFT2D No RESHAPE Yes	OM_STANDARD_NORMAL	No	
RANK No READ_VARIABLE No REAL No REDUCE_ALL No REDUCE_ANY No REDUCE_MAX Yes REDUCE_MIN No REDUCE_PROD No RELU Yes RELU_N1_TO_1 No RELU6 Yes RFFT2D No RESHAPE Yes	OM_UNIFORM	No	
READ_VARIABLE No REAL No REDUCE_ALL No REDUCE_ANY No REDUCE_MAX Yes REDUCE_MIN No REDUCE_PROD No RELU Yes RELU_N1_TO_1 No RELU6 Yes RFFT2D No RESHAPE Yes	E	No	
REAL No REDUCE_ALL No REDUCE_ANY No REDUCE_MAX Yes REDUCE_MIN No REDUCE_PROD No RELU Yes RELU_N1_TO_1 No RELU6 Yes RFFT2D No RESHAPE Yes		No	
REDUCE_ALL No REDUCE_ANY No REDUCE_MAX Yes REDUCE_MIN No REDUCE_PROD No RELU Yes RELU_N1_TO_1 No RELU6 Yes RFFT2D No RESHAPE Yes	_VARIABLE	No	
REDUCE_ANY No REDUCE_MAX Yes REDUCE_MIN No REDUCE_PROD No RELU Yes RELU_N1_TO_1 No RELU6 Yes RFFT2D No RESHAPE Yes		No	
REDUCE_MAX Yes REDUCE_MIN No REDUCE_PROD No RELU Yes RELU_N1_TO_1 No RELU6 Yes RFFT2D No RESHAPE Yes	CE_ALL	No	
REDUCE_MIN No REDUCE_PROD No RELU Yes RELU_N1_TO_1 No RELU6 Yes RFFT2D No RESHAPE Yes	CE_ANY	No	
REDUCE_PROD No RELU Yes RELU_N1_TO_1 No RELU6 Yes RFFT2D No RESHAPE Yes	CE_MAX	Yes	
RELU Yes RELU_N1_TO_1 No RELU6 Yes RFFT2D No RESHAPE Yes	CE_MIN	No	
RELU_N1_TO_1 No RELU6 Yes RFFT2D No RESHAPE Yes	CE_PROD	No	
RELU6 Yes RFFT2D No RESHAPE Yes		Yes	
RFFT2D No RESHAPE Yes	N1_TO_1	No	
RESHAPE Yes	5	Yes	
	?D	No	
DECIZE DU MEAD	APE	Yes	
RESIZE_BILINEAR Yes	E_BILINEAR	Yes	
RESIZE_NEAREST_NEIGHBOR Yes	E_NEAREST_NEIGHBOR	Yes	
REVERSE_SEQUENCE No	RSE_SEQUENCE	No	
REVERSE_V2 No	RSE_V2	No	
RNN No		No	
ROUND Yes	D	Yes	
RSQRT Yes	Т	Yes	
SCATTER_ND No	ΓER_ND	No	
SEGMENT_SUM No	ENT_SUM	No	
SELECT No	Т	No	
SELECT_V2 Yes	CT_V2	Yes	
SHAPE Yes	E	Yes	
SIN Yes		Yes	
SKIP_GRAM No	GRAM	No	

Table 2. Supported operations...continued

DEFINITION OF TIMES LICE OFTMAX Yes PACE_TO_BATCH_ND PACE_TO_DEPTH PARSE_TO_DENSE PLIT Yes PLIT Yes PLIT_V QRT QUARE QUARE QUARED_DIFFERENCE QUEEZE TRIDED_SLICE Yes Yes Yes Yes Yes	ontrollers
OFTMAX PACE_TO_BATCH_ND PACE_TO_DEPTH PARSE_TO_DENSE PLIT PLIT Yes PLIT_V QRT QUARE QUARE QUARED_DIFFERENCE QUEEZE TRIDED_SLICE Yes Yes Yes Yes Yes Yes	
PACE_TO_BATCH_ND Yes PACE_TO_DEPTH Yes PARSE_TO_DENSE No PLIT Yes PLIT_V Yes QRT Yes QUARE Yes QUARED_DIFFERENCE Yes QUEEZE Yes TRIDED_SLICE Yes UB Yes	
PACE_TO_DEPTH Yes PARSE_TO_DENSE No PLIT Yes PLIT_V Yes QRT Yes QUARE Yes QUARED_DIFFERENCE Yes QUEEZE Yes TRIDED_SLICE Yes UB Yes	
PARSE_TO_DENSE PLIT Yes PLIT_V QRT QUARE QUARE QUARED_DIFFERENCE QUEEZE TRIDED_SLICE Ves Yes Yes Yes	
PLIT Yes PLIT_V Yes QRT Yes QUARE Yes QUARED_DIFFERENCE Yes QUEEZE Yes TRIDED_SLICE Yes UB Yes	
PLIT_V Yes QRT Yes QUARE Yes QUARED_DIFFERENCE Yes QUEEZE Yes TRIDED_SLICE Yes UB Yes	
QRT Yes QUARE Yes QUARED_DIFFERENCE Yes QUEEZE Yes TRIDED_SLICE Yes UB Yes	
QUARE Yes QUARED_DIFFERENCE Yes QUEEZE Yes TRIDED_SLICE Yes UB Yes	
QUARED_DIFFERENCE Yes QUEEZE Yes TRIDED_SLICE Yes UB Yes	
QUEEZE Yes TRIDED_SLICE Yes UB Yes	
TRIDED_SLICE Yes UB Yes	
UB Yes	
UM Yes	
VDF Yes	
ANH Yes	
ILE No	
OPK_V2 No	
RANSPOSE Yes	
RANSPOSE_CONV Yes	
NIDIRECTIONAL_SEQUENCE_LSTM Yes (on	Xtensa cores)
NIDIRECTIONAL_SEQUENCE_RNN No	
NIQUE No	
NPACK Yes	
/HERE No	
/HILE Yes	
NSORTED_SEGMENT_MAX No	
NSORTED_SEGMENT_PROD No	
NSORTED_SEGMENT_SUM No	
AR_HANDLE No	
EROS_LIKE Yes	

<u>Table 3</u> contains an overview of hardware optimized TensorFlow Lite Micro operators on supported devices. Operators not listed in the table are reference C++ implementations only. Optimized operators for ARM Cortex-M cores leverage the ARM CMSIS-NN library. For details, see the middleware/eiq/tensorflow-lite/third_party/cmsis/CMSIS/NN/README.md file. Optimized operators for Cadence Xtensa cores (HiFi4 and FusionF1) leverage the Xtensa HiFi4 NN library.

Table 3. Hardware optimized TFLM operators

Operator	Operator input type	i.MX RT595 (Fusion F1 core) i.MX RT685 (HiFi4 core)	i.MX RT1050 i.MX RT1060 i.MX RT1064 i.MX RT1160 i.MX RT1170 i.MX RT595 (Cortex-M33 core) i.MX RT685 (Cortex-M33 core)
ADD	float	No	No
	uint8 (PTQ)	N/A	N/A
	int8 (PCQ)	No	Yes
AVERAGE_POOL_2D	float	No	No
	uint8 (PTQ)	N/A	N/A
	int8 (PCQ)	No	Yes
CONV_2D	float	N/A	No
	uint8 (PTQ)	N/A	N/A
	int8 (PCQ)	Yes	Yes
DEPTHWISE_CONV_	float	N/A	No
2D	uint8 (PTQ)	N/A	N/A
	int8 (PCQ)	Yes	Yes
FULLY_CONNECTED	float	N/A	No
	uint8 (PTQ)	N/A	N/A
	int8 (PCQ)	Yes	Yes
UNIDIRECTIONAL_	float	N/A	No
SEQUENCE_LSTM	uint8 (PTQ)	N/A	N/A
	int8 (PCQ)	Yes	No
LOGISTIC	float	Yes (on i.MX RT685)	No
	uint8 (PTQ)	N/A	N/A
	int8 (PCQ)	Yes	No
MAX_POOL_2D	float	No	No
	uint8 (PTQ)	N/A	N/A
	int8 (PCQ)	No	Yes
MUL	float	No	No
	uint8 (PTQ)	No	N/A
	int8 (PCQ)	No	Yes
SOFTMAX	float	No	No
	uint8 (PTQ)	N/A	N/A
	int8 (PCQ)	Yes	Yes
SVDF	float	No	No
	uint8 (PTQ)	N/A	N/A

Table 3. Hardware optimized TFLM operators...continued

Operator	Operator input type	i.MX RT595 (Fusion F1 core) i.MX RT685 (HiFi4 core)	i.MX RT1050 i.MX RT1060 i.MX RT1064 i.MX RT1160 i.MX RT1170 i.MX RT595 (Cortex-M33 core) i.MX RT685 (Cortex-M33 core)
	int8 (PCQ)	Yes	Yes

Note:

- PTQ Per-tensor quantized (asymmetric 8-bit quantization).
- PCQ Per-channel quantized (symmetric 8-bit quantization).

5 Converting a model

TensorFlow contains a conversion tool and a Python API for converting TensorFlow models stored in the Protocol Buffers format (.pb) or similar alternatives to TensorFlow Lite models stored in the FlatBuffers format (.tflite). Therefore, to convert a model to the TensorFlow Lite format, the user must first install TensorFlow. For more information, see www.tensorflow.org/lite/convert.

Use the following steps:

- 1. On Linux OS (Ubuntu 16.04 or later (64-bit)):
 - a. Install Python using the command: sudo apt-get install python3
 - b. Install TensorFlow with Python pip package manager: pip3 install --user tensorflow==2.10.0
- 2. On macOS (10.12.6 (Sierra) or later (64-bit)):
 - a. Install Python (version 3.10.x) using an installer downloaded from www.python.org/downloads/mac-osx.
 - b. Install TensorFlow with Python *pip* package manager from the command line: pip3 install --user tensorflow==2.10.0
 - c. Update the system path to include the user's Library/Python/3.10/bin directory: export PATH="\$HOME/Library/Python/3.10/bin:\$PATH"
- 3. On Windows OS (Windows OS 7 or later (64-bit)):
 - a. Install Python (version 3.10.x) using an installer downloaded from https://www.python.org/downloads/windows.
 - b. Update the Microsoft Visual C++ Redistributable for Visual Studio 2015, 2017 and 2019 to the latest version available at https://support.microsoft.com/en-us/help/2977003/the-latest-supported-visual-c-downloads.
 - c. Install TensorFlow with Python pip package manager: pip install --user tensorflow==2.10.0

Note: Detailed instructions on how to install TensorFlow can be found at www.tensorflow.org/install. The page also contains a list of all supported platforms and alternative installation methods.

Note: It is out of the document scope to describe the process of creating and training a model. To learn how to obtain a trained model, see the tutorials and reference manuals

EIQTFLITEUG

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

of machine learning frameworks. For more information, see https://www.tensorflow.org/tutorials/images/cnn.

The following command in <u>Section 5.1</u> converts a trained model stored in the *mobilenet_v1_0.25_128_frozen.pb* file (from the package available at <u>download.tensorflow.org/models/mobilenet_v1_2018_08_02/mobilenet_v1_0.25_128.tgz</u>) to a TensorFlow Lite model file *mobilenet_v1_0.25_128.tflite* performing floating-point inference. The *input* and *MobilenetV1/Predictions/Reshape_1* parameter values are the input and output node names.

5.1 Converting a model performing floating-point inference

```
tflite_convert \
  --output_file=mobilenet_v1_0.25_128.tflite \
  --graph_def_file=mobilenet_v1_0.25_128_frozen.pb \
  --input_arrays=input \
  --output_arrays=MobilenetV1/Predictions/Reshape_1 \
  --enable_v1_converter
```

The description of the parameters can be displayed by running *tflite convert –help*.

The names of the input and output nodes can be retrieved from a model visualizer like https://lutzroeder.github.io/netron/, for example. By clicking the first node in the displayed graph, its name is shown in the properties panel. This is typically the input node. Similarly, by clicking the last node, the name of the output node can be retrieved.

Note: TensorFlow Lite supports only a subset of TensorFlow operations. During the conversion process, some of those operations might be deleted or fused. Since the set of TensorFlow Lite operations is smaller than TensorFlow's, not every model is convertible. If the original TensorFlow model uses an operation not supported by TensorFlow Lite, the converter reports it as an error. For more information, see the guide at https://www.tensorflow.org/lite/guide/ops compatibility.

5.2 Quantization

Quantization is a technique to reduce the model size while maintaining only small degradation of the model precision. Typically, quantization reduces the number of bits associated with weights and activations from 32-bit floating-point values to 8-bits. This yields a 4x reduction in model size. Furthermore, processors with fixed-point SIMD instructions can leverage these for faster computations.

Probably the best way to perform model quantization is <u>quantization-aware training</u>. The model can be afterward converted using the converter, which is compatible with models quantized by TensorFlow. Alternatively, a model can be quantized <u>post-training</u> using per-channel quantization. The Python script shown in <u>Section 5.2.1</u> quantizes and converts the floating point model from mobilenet_v1_0.25_128_frozen.pb (from the package available at <u>download.tensorflow.org/models/ mobilenet_v1_2018_08_02/mobilenet_v1_0.25_128.tgz</u>) to a TensorFlow Lite model mobilenet_v1_0.25_128_quant_int8.tflite. The input and output node names can be retrieved using a model visualizer like <u>Netron</u>. The quantization is performed using images from the training dataset, which the script expects to be stored in the dataset directory.

5.2.1 Quantizing and converting a model

```
import os
import numpy as np
from PIL import Image
import tensorflow as tf
input mean = 127.5
input std = 127.5
converter = tf.compat.v1.lite.TFLiteConverter.from frozen graph(
   mobilenet_v1_0.25_128_frozen.pb', # TensorFlow model file
                                                       # input node names
   ['input'],
['MobilenetV1/Predictions/Reshape 1'], # output node names input_shapes={'input': (1, 128, 128, 3)}) # input tensor dimensions converter.optimizations = [tf.lite.Optimize.DEFAULT]
converter.target spec.supported ops = [tf.lite.OpsSet.TFLITE BUILTINS INT8]
converter.inference_input_type = tf.int8
converter.inference_output_type = tf.float32
def representative_dataset_gen():
  images = []
  for image in os.listdir('dataset'):
     image = os.path.join('dataset', image)
     if os.path.isfile(image):
       image = np.array(Image.open(image).resize((128, 128)))
image = (image - input_mean) / input_std
       image = image.astype(np.float32)
       image = image.reshape((1, 128, 128, 3))
       images.append(image)
  for image in images:
     yield [image]
converter.representative dataset = representative dataset gen
tflite_quant_model = converter.convert()
with open('mobilenet_v1_0.25_128_quant_int8.tflite', 'wb') as f:
  f.write(tflite quant model)
```

6 Running an inference

After converting the model to the TensorFlow Lite format, it is converted into a C language array to include it in the application source code. The *xxd* utility can be used for this purpose (distributed with the *Vim* editor for many platforms on https://www.vim.org/) as shown in Section 6.1. The utility converts a TensorFlow Lite model into a C header file with an array definition containing the binary image of the model and a variable containing the data size.

6.1 Converting a model to a C language header file

```
xxd -i mobilenet_v1_0.25_128_quant.tflite > mobilenet_v1_0.25_128_quant_model.h
```

After the header file is generated, the type of the array is changed from unsigned char to const char to match the library API input parameters and the default array name can be changed to a more convenient one. The user must align the buffer to at least 64-bit boundary (the size of a double-precision floating-point number) to avoid misaligned memory access. The alignment can be achieved by using the __ALIGNED(16) macro from the cmsis_compiler.h header file (available in the MCUXpresso SDK) in the array declaration before the data assignment.

The easiest way to create an application with the proper configuration is to copy and modify an existing example application. To learn where to find the example applications and how to build them, see the Section 3.

EIQTFLITEUG

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Running an inference using TensorFlow Lite for Microcontrollers involves several steps (shown for quantized model with signed 8-bit values as input and 32-floating point values as output):

1. Include the necessary elQ TensorFlow Lite Micro library header files and the converted model.

Including header files

```
#include "tensorflow/lite/micro/micro_error_reporter.h"
#include "tensorflow/lite/micro/micro_interpreter.h"
#include "tensorflow/lite/micro/all_ops_resolver.h"#include
"mobilenet_v1_0.25_128_quant_model.h"
```

2. Allocate a static memory buffer for input and output tensors and intermediate arrays. Load the FlatBuffer model image (assuming the mobilenet_v1_0.25_128_quant_model.h file generated in Section 6.1 defines an array named mobilenet_model and a size variable named mobilenet_model_len), build the interpreter object and allocate memory for tensors.

Loading the FlatBuffer model

```
constexpr int kTensorArenaSize = 1024 * 1024;
static uint8_t tensorArena[kTensorArenaSize];
const tflite::Model* model = tflite::GetModel(mobilenet_model);
// TODO: Report an error if model->version() != TFLITE_SCHEMA_VERSION
static tflite::AllOpsResolver microOpResolver;
static tflite::MicroErrorReporter microErrorReporter;
static tflite::MicroInterpreter interpreter(model,
    microOpResolver, tensorArena, kTensorArenaSize,
    microErrorReporter);
interpreter->AllocateTensors();
// TODO: Check return value for kTfLiteOk
```

3. Fillhe input data into the input tensor. For example, if a speech recognition model, image data from a camera or audio data from a microphone. The dimensions of the input data must be the same as the dimensions of the input tensor. These dimensions were specified when the model was created.

Fill-in input data

```
// Get access to the input tensor data
TfLiteTensor* inputTensor = interpreter->input(0);
// Copy the input tensor data from an application buffer
for (int i = 0; i < inputTensor->bytes; i++)
  inputTensor->data.int8[i] = input_data[i];
```

4. Run the inference and read the output data from the output tensor. The dimensions of the output data must be the same as the dimensions of the output tensor. These dimensions were specified when the model was created.

Running inference and reading output data

```
// Run the inference
interpreter->Invoke();
// TODO: Check the return value for TfLiteOk
// Get access to the output tensor data
TfLiteTensor* outputTensor = interpreter->output(0);
// Copy the output tensor data to an application buffer
for (int i = 0; i < outputTensor->bytes / sizeof(float32); i++)
    output_data[i] = outputTensor->data.f[i];
```

6.2 Adjusting the tensor arena size

The tensor arena is a static memory buffer used for intermediate tensor and scratch buffer allocation. The size of the tensor arena buffer is set by the kTensorArenaSize constant in the example above. The value depends on the tensor sizes used in the model and on the hardware-specific implementations of kernels, which may require various

EIQTFLITEUG

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

sizes of scratch buffers for intermediate computations. The value can be determined experimentally by running an inference with a small value, so the library fails with an insufficient tensor memory error and prints the missing amount. Continue adjusting the size until the error stops being reported. If the target hardware changes, readjust the value.

7 Code size optimization

Typically, models do not use all the operators that are available in TensorFlow Lite. However, because of the default operator registration mechanism used in the library, the toolchain linker is not able to remove the code of unused operators. In order to reduce code size, it is possible to only register the specific operators used by a model. To determine which operators are used by a particular model, a model visualizer tool like Netron can be used. Then a mutable operator resolver object can be created that only registers the operators that are used by the model being inferenced.

7.1 Register all operators

Use the tflite::AllOpsResolver object class, which is later passed to the tflite::MicroInterpreter object. Make sure to include the tensorflow/lite/micro/all ops resolver.h header file.

Register all available operators in TensorFlow Lite Micro

```
#include "tensorflow/lite/micro/all_ops_resolver.h"
tflite::AllOpsResolver microOpResolver;
static tflite::MicroInterpreter interpreter(
    model, microOpResolver, tensorArena, kTensorArenaSize,
    microErrorReporter);
```

7.2 Register only used operators

Use the tflite::MicroMutableOpResolver object template, which is later passed to the tflite::MicroInterpreter object. Depending on the list of used operators, the result should be similar to Section 7.2.1. Make sure to update the MicroMutableOpResolver template parameter to reflect the number of operators that need to be registered.

7.2.1 Register only used operators in TensorFlow Lite Micro

```
#include "tensorflow/lite/micro/kernels/micro_ops.h"
#include "tensorflow/lite/micro/micro_mutable_op_resolver.h"
tflite::MicroMutableOpResolver<6> microOpResolver;
microOpResolver.AddAveragePool2D();
microOpResolver.AddConv2D();
microOpResolver.AddDepthwiseConv2D();
microOpResolver.AddDequantize();
microOpResolver.AddReshape();
microOpResolver.AddSoftmax();
static tflite::MicroInterpreter interpreter(
    model, microOpResolver, tensorArena, kTensorArenaSize,
microErrorReporter);
```

EIQTFLITEUG

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved

8 Note about the source code in the document

Example code shown in this document has the following copyright and BSD-3-Clause license:

Copyright 2019 NXP Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- 3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

9 Revision history

Table 4 summarizes the changes done to this document since the initial release.

Table 4. Revision history

Revision number	Date	Substantive changes
0	12/2019	Initial release
1	04/2020	Updated to TensorFlow Lite 2.1
2	17 December 2020	Updated TensorFlow Lite to version 2.3.0 with TensorFlow Lite for Microcontrollers
3	10 July 2021	Removed TensorFlow Lite in favor of TensorFlow Lite for Microcontrollers. Updated TensorFlow Lite for Microcontrollers to version 2.4.1.
4	22 October 2021	Updated TensorFlow Lite for Microcontrollers to version 2.5.0 targeted for i.MX RT1170 CM7 core.
5	06 December 2021	Updated TensorFlow Lite for Microcontrollers to version 2.6.0.
6	01 June 2022	Updated TensorFlow Lite for Microcontrollers to version 22-02-16.

EIQTFLITEUG

All information provided in this document is subject to legal disclaimers

© 2023 NXP B.V. All rights reserved

Table 4. Revision history...continued

Revision number	Date	Substantive changes
7	08 December 2022	Updated TensorFlow Lite for Microcontrollers to version 22-09-19.

10 Legal information

10.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

10.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

10.3 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile—are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved.

EIQTFLITEUG

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.



Cadence — the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All rights reserved worldwide.

Contents

1	Overview	2
2	Deployment	2
3	Example applications	5
4	Comparison	7
5	Converting a model	13
5.1	Converting a model performing floating-	
	point inference	14
5.2	Quantization	14
5.2.1	Quantizing and converting a model	15
6	Running an inference	15
6.1	Converting a model to a C language header	
	file	15
6.2	Adjusting the tensor arena size	16
7	Code size optimization	17
7.1	Register all operators	17
7.2	Register only used operators	17
7.2.1	Register only used operators in TensorFlow	
	Lite Micro	17
8	Note about the source code in the	
	document	18
9	Revision history	18
10	Legal information	20

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.