
TLV2450, TLV2451, TLV2452, TLV2453, TLV2454, TLV2455, TLV245xA FAMILY OF 23-μA 220-kHz RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

- Supply Current . . . 23 μA/Channel
- Gain-Bandwidth Product . . . 220 kHz
- Output Drive Capability . . . ±10 mA
- Input Offset Voltage . . . 20 μV (typ)
- V_{DD} Range . . . 2.7 V to 6 V
- Power Supply Rejection Ratio . . . 106 dB
- Ultralow-Power Shutdown Mode
 I_{DD} ... 16 nA/ch
- Rail-To-Rail Input/Output (RRIO)
- Ultrasmall Packaging
 - 5 or 6 Pin SOT-23 (TLV2450/1)
 - 8 or 10 Pin MSOP (TLV2452/3)



Operational Amplifier

description

The TLV245x is a family of rail-to-rail input/output operational amplifiers that sets a new performance point for supply current and ac performance. These devices consume a mere $23\,\mu\text{A/channel}$ while offering 220 kHz of gain-bandwidth product, much higher than competitive devices with similar supply current levels. Along with increased ac performance, the amplifier provides high output drive capability, solving a major shortcoming of older micropower rail-to-rail input/output operational amplifiers. The TLV245x can swing to within 250 mV of each supply rail while driving a 2.5-mA load. Both the inputs and outputs swing rail-to-rail for increased dynamic range in low-voltage applications. This performance makes the TLV245x family ideal for portable medical equipment, patient monitoring systems, and data acquisition circuits.

FAMILY PACKAGE TABLE

DE1/10E	NUMBER OF	PACKAGE TYPES					OLULTDOWN!	UNIVERSAL
DEVICE	CHANNELS	PDIP	SOIC	SOT-23	TSSOP	MSOP	SHUTDOWN	EVM BOARD
TLV2450	1	8	8	6	_	_	Yes	
TLV2451	1	8	8	5	_	_		
TLV2452	2	8	8	_	_	8		Refer to the EVM Selection Guide
TLV2453	2	14	14	_	_	10	Yes	(Lit# SLOU060)
TLV2454	4	14	14	_	14	_		,
TLV2455	4	16	16	_	16	_	Yes	

A SELECTION OF SINGLE-SUPPLY OPERATIONAL AMPLIFIER PRODUCTST

DEVICE	V _{DD} (V)	BW (MHz)	SLEW RATE (V/μs)	I _{DD} (per channel) (μA)	RAIL-TO-RAIL
TLV245X	2.7 – 6.0	0.22	0.11	23	I/O
TLV247X	2.7 – 6.0	2.8	1.5	600	I/O
TLV246X	2.7 – 6.0	6.4	1.6	550	I/O
TLV277X	2.5 - 6.0	5.1	10.5	1000	0

[†] All specifications measured at 5 V.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



TLV2450, TLV2451, TLV2452, TLV2453, TLV2454, TLV2455, TLV245xA FAMILY OF 23-μA 220-kHz RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

description (continued)

Three members of the family (TLV2450/3/5) offer a shutdown terminal for conserving battery life in portable applications. During shutdown, the outputs are placed in a high-impedance state and the amplifier consumes only 16 nA/channel. The family is fully specified at 3 V and 5 V across an expanded industrial temperature range (–40°C to 125°C). The singles and duals are available in the SOT23 and MSOP packages, while the quads are available in TSSOP. The TLV2450 offers an amplifier with shutdown functionality all in a 6-pin SOT23 package, making it perfect for high density circuits.

TLV2450 and TLV2451 AVAILABLE OPTIONS

	PACKAGED DEVICES							
T_A	SMALL OUTLINE	SOT-23		PLASTIC DIP				
	(D) [†]	(DBV)	SYMBOL	(P)				
0°C to 70°C	TLV2450CD TLV2451CD	TLV2450CDBV TLV2451CDBV	VAQC VARC	TLV2450CP TLV2451CP				
-40°C to 125°C	TLV2450ID TLV2451ID	TLV2450IDBV TLV2451IDBV	VAQI VARI	TLV2450IP TLV2451IP				
-40 C to 125°C	TLV2450AID TLV2451AID	_ _	_	TLV2450AIP TLV2451AIP				

[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2450CDR).

TLV2452 and TLV2453 AVAILABLE OPTIONS

	PACKAGED DEVICES									
TA	SMALL		MS	PLASTIC	PLASTIC					
	OUTLINE (D) [†]	(DGK)†	SYMBOL‡	(DGS)†	SYMBOL‡	DIP (N)	DIP (P)			
0°C to 70°C	TLV2452CD TLV2453CD	TLV2452CDGK —	xxTIABI —	 TLV2453CDGS	— xxTIABK	— TLV2453CN	TLV2452CP —			
-40°C to 125°C	TLV2452ID TLV2453ID	TLV2452IDGK —	xxTIABJ —	— TLV2453IDGS	— xxTIABL	— TLV2453IN	TLV2452IP —			
-40 C to 125°C	TLV2452AID TLV2453AID		_			— TLV2453AIN	TLV2452AIP —			

[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2452CDR).

TLV2454 and TLV2455 AVAILABLE OPTIONS

	PACKAGED DEVICES						
TA	SMALL OUTLINE	PLASTIC DIP	TSSOP				
	(D)†	(N)	(PW)†				
0°C to 70°C	TLV2454CD	TLV2454CN	TLV2454CPW				
	TLV2455CD	TLV2455CN	TLV2455CPW				
40°C to 125°C	TLV2454ID	TLV2454IN	TLV2454IPW				
	TLV2455ID	TLV2455IN	TLV2455IPW				
-40°C to 125°C	TLV2454AID	TLV2454AIN	TLV2454AIPW				
	TLV2455AID	TLV2455AIN	TLV2455AIPW				

[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2454CDR).

NOTE: For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or refer to our web site at www.ti.com.




[‡]xx represents the device date code.


TLV2450, TLV2451, TLV2452, TLV2453, TLV2454, TLV2455, TLV245xA FAMILY OF 23-μA 220-kHz RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

TLV245x PACKAGE PINOUTS(1)



TYPICAL PIN 1 INDICATORS



TLV2450, TLV2451, TLV2452, TLV2453, TLV2454, TLV2455, TLV245xA FAMILY OF 23- μ A 220-kHz RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	
Differential input voltage, V _{ID}	
Continuous total power dissipation	
Operating free-air temperature range, T _A : C suffix	0°C to 70°C
I suffix	–40°C to 125°C
Maximum junction temperature, T _J	
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE: All voltage values, except differential voltages, are with respect to GND.

DISSIPATION RATING TABLE

PACKAGE	θJC (°C/W)	θJA (°C/W)	T _A ≤ 25°C POWER RATING				
D (8)	38.3	176	710 mW				
D (14)	26.9	122.3	1022 mW				
D (16)	25.7	114.7	1090 mW				
DBV (5)	55	324.1	385 mW				
DBV (6)	55	294.3	425 mW				
DGK (8)	54.2	259.9	481 mW				
DGS (10)	54.1	257.7	485 mW				
N (14, 16)	32	78	1600 mW				
P (8)	41	104	1200 mW				
PW (14)	29.3	173.6	720 mW				
PW (16)	28.7	161.4	774 mW				

recommended operating conditions

			MIN	MAX	UNIT
	Single supply		2.7	6	
Supply voltage, V _{DD}	Split supply	Split supply		±3	V
Common-mode input voltage range, V _{ICR}	node input voltage range, V _{ICR}				V
Operating free-air temperature, T _A	C-suffix	C-suffix			°C
	I-suffix	I-suffix			•C
	VIH	VIH			V
Shutdown on/off voltage level‡	.,	$V_{DD} = 5V$		0.8	V
	VIL	$V_{DD} = 3V$		0.5	V

[‡] Relative to voltage on the GND terminal of the device.



TLV2450, TLV2451, TLV2452, TLV2453, TLV2454, TLV2455, TLV245xA FAMILY OF 23-µA 220-kHz RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

electrical characteristics at specified free-air temperature, V_{DD} = 3 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	T _A †	MIN	TYP	MAX	UNIT	
		TI \ /0.45			25°C		300	1500		
.,		TLV245x			Full range			2000	.,	
VIO	Input offset voltage	TI \ (0.45 A]		25°C		300	1000	μV	
		TLV245xA			Full range			1300		
αΝΙΟ	Temperature coefficient offset voltage	ent of input	$V_{DD} = \pm 1.5 \text{ V}$ $V_{IC} = 0$,	$V_{O} = 0$, R _S = 50 Ω			0.3		μV/°C	
			1		25°C		0.3	4.5		
IIO	Input offset current				Full range			5.5	nA	
]		25°C		0.9	5		
IB	Input bias current				Full range			7	nA	
					25°C	2.85	2.95		.,	
VOH	High-level output vol	tage	$V_{IC} = 1.5 V,$	$I_{OH} = -500 \mu\text{A}$	Full range	2.83			V	
	Lave laved autout valt		V 45V	I 500 A	25°C		0.09	0.16		
V _{OL}	Low-level output volt	age	$V_{IC} = 1.5 V,$	$I_{OL} = 500 \mu\text{A}$	Full range			0.2	V	
			Sourcing		25°C	4	12			
los	0	Short-circuit output current			Full range	3			A	
	Short-circuit output c				25°C	2	7		mA	
					Full range	1				
IO	Output current		$V_O = 0.5 \text{ V from rail}$		25°C		±4		mA	
	Large-signal differen	tial voltage			25°C	96	110		15	
A_{VD}	amplification		$V_{O(PP)} = 1 V$	$R_L = 10 \text{ k}\Omega$	Full range	91			dB	
ri(d)	Differential input resi	stance			25°C		10 ⁹		Ω	
C _{IC}	Common-mode input	t	f = 10 kHz		25°C		4.5		pF	
z ₀	Closed-loop output in	npedance	f = 10 kHz,	A _V = 10	25°C		80		Ω	
OMBB	0	t'a a aat'a	$V_{IC} = 0 \text{ to } 3 \text{ V},$	_	25°C	70	80		dB	
CMRR	Common-mode reject	tion ratio	$R_S = 50 \Omega$	TLV245xC	Full range	66			dB	
			$V_{DD} = 2.7 \text{ V to 6 V},$	$V_{IC} = V_{DD}/2$,	25°C	76	89			
1.	Supply voltage reject	tion ratio	No load		Full range	74			.ID	
ksvr	$(\Delta V_{DD} / \Delta V_{IO})$		$V_{DD} = 3 \text{ V to 5 V},$	$V_{IC} = V_{DD}/2$,	25°C	88	106		dB	
			No load		Full range	84				
					25°C		23	35	35 40 μA	
I _{DD}	Supply current (per o	hannel)	V _O = 1.5 V, No load	TLV245xC	Full range			40		
				TLV245xI	Full range			45	<u></u>	
	Supply current in shu	ıtdown			25°C		12	65		
I _{DD(SHDN)}	mode (TLV2450, TL\		$\overline{SHDN} = -V_{DD}$	TLV245xC	Full range			70	nA	
()	TLV2455) (per chann	el)		TLV245xI	Full range			80	-	

[†]Full range is 0°C to 70°C for C suffix and –40°C to 125°C for I suffix.

TLV2450, TLV2451, TLV2452, TLV2453, TLV2454, TLV2455, TLV245xA FAMILY OF 23-µA 220-kHz RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

operating characteristics at specified free-air temperature, $V_{DD} = 3 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST COM	NDITIONS	T _A †	MIN	TYP	MAX	UNIT
SR	Slow rate at unity gain		C _L = 150 pF,	25°C	0.05	0.11		Mus
SK	Slew rate at unity gain	R _L = 10 kΩ		Full range	0.02			V/μs
V	Equivalent input paige valtage	f = 100 Hz		25°C		49		nV/√ Hz
V _n	Equivalent input noise voltage	f = 1 kHz		25°C		51		IIV/∀⊓Z
In	Equivalent input noise current	f = 1 kHz		25°C		3.5		pA/√ Hz
		$V_{O(PP)} = 1.5 \text{ V},$	A _V = 1			0.04%		
THD + N	Total harmonic distortion plus noise	$R_L = 10 \text{ k}\Omega$, f = 1 kHz	A _V = 10	25°C		0.3%		
			A _V = 100			1.5%		
t(on)	Amplifier turnon time	Ay = 5,	R _L = OPEN,	25°C		59		μs
t(off)	Amplifier turnoff time	Measured at 50% po	pint	25°C		836		ns
	Gain-bandwidth product	f = 10 kHz,	$R_L = 10 \text{ k}\Omega$	25°C		200		kHz
		V(STEP)PP = 2 V, $A_V = -1,$	0.1%			26		
	Outlinedia	$C_L = 10 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%	0500		31		
t _S	Settling time	V(STEP)PP = 2 V, AV = -1,	0.1%	25°C		26		μs
		$C_L = 56 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%			31		
φm	Phase margin	$R_L = 10 \text{ k}\Omega$,	C _L = 1000 pF	25°C		56°		
	Gain margin	$R_L = 10 \text{ k}\Omega$,	C _L = 1000 pF	25°C		7		dB

[†] Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix.



TLV2450, TLV2451, TLV2452, TLV2453, TLV2454, TLV2455, TLV245xA FAMILY OF 23-µA 220-kHz RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

electrical characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER		TEST CONI	DITIONS	T _A †	MIN	TYP	MAX	UNIT
		T1) /0 /5			25°C		300	1500	
	Input offset voltage	TLV245x			Full range			2000	.,
VIO		T1) (0.45A]		25°C		300	1000	μV
		TLV245xA			Full range			1300	
αΛΙΟ	Temperature coefficient offset voltage	t of input	$V_{DD} = \pm 2.5 \text{ V}$ $V_{IC} = 0,$	$V_{O} = 0$, R _S = 50 Ω			0.3		μV/°C
	land effect comment		1		25°C		0.3	4.5	A
lio	Input offset current				Full range			5.5	nA
	Lancet Ideas account		1		25°C		0.5	5	А
lВ	Input bias current				Full range			7	nA
.,	I Pak I and and and and		V 05V		25°C	4.87	4.97		.,
VOH	High-level output voltag	ge	$V_{IC} = 2.5 V,$	$I_{OH} = -500 \mu\text{A}$	Full range	4.85			V
			.,		25°C		0.07	0.15	
VOL	Low-level output voltag	е	$V_{IC} = 2.5 \text{ V},$	$I_{OL} = 500 \mu\text{A}$	Full range	Full range 0.16	V		
					25°C	20	32		
IOS			Sourcing		Full range	18			
	Short-circuit output cur	Short-circuit output current			25°C	12	18		mA
			Sinking		Full range	10			
IO	Output current		$V_O = 0.5 \text{ V from rail}$		25°C		±10		mA
	Large-signal differentia	l voltage	., .,		25°C	96	103		
A _{VD}	amplification	Ū	$V_{O(PP)} = 3 V$	$R_L = 10 \text{ k}\Omega$	Full range	91			dB
r _{i(d)}	Differential input resista	ance			25°C		10 ⁹		Ω
CIC	Common-mode input c	apacitance	f = 10 kHz		25°C		4.5		pF
z ₀	Closed-loop output imp	edance	f = 10 kHz,	A _V = 10	25°C		45		Ω
			$V_{IC} = 0 \text{ to 5 V},$		25°C	70	80		
CMRR	Common-mode rejection	n ratio	$R_S = 50 \Omega$	TLV245xC	Full range	68			dB
			$V_{DD} = 2.7 \text{ V to 6 V},$	$V_{IC} = V_{DD}/2$	25°C	76	89		
	Supply voltage rejection	n ratio	No load	10 22 7	Full range	74			
^k SVR	(ΔV _{DD} /ΔV _{IO})		$V_{DD} = 3 \text{ V to 5 V},$	$V_{IC} = V_{DD}/2$	25°C	88	106		dB
			No load	10 00 7	Full range	84			
					25°C		23	42	
lDD	Supply current (per cha	annel)	V _O = 2.5 V, No load	TLV245xC	Full range			44 μA	
		,		TLV245xI	Full range			46	
	Supply current in shutd	own mode		•	25°C		16	70	
I _{DD(SHDN)}	(TLV2450, TLV2453, TI		SHDN = -VDD	TLV245xC	Full range			70	nA
20(011014)	channel)	, ,,		TLV245xI	Full range			80	

[†] Full range is 0°C to 70°C for C suffix and –40°C to 125°C for I suffix.



TLV2450, TLV2451, TLV2452, TLV2453, TLV2454, TLV2455, TLV245xA FAMILY OF 23-µA 220-kHz RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	T _A †	MIN	TYP	MAX	UNIT	
SR	Clause rate at units sain	V _{O(PP)} = 2 V,	C _L = 150 pF,	25°C	0.05	0.11		1//	
SK	Slew rate at unity gain	$R_L = 10 \text{ k}\Omega$		Full range	0.02			V/μs	
.,	Equivalent input noise voltage	f = 100 Hz		25°C		49		nV/√Hz	
V _n	Equivalent input noise voltage	f = 1 kHz		25°C		52		IIV/VIIZ	
In	Equivalent input noise current	f = 1 kHz		25°C		3.5		pA/√Hz	
		V _{O(PP)} = 3 V,	A _V = 1			0.02%			
THD + N Total harmonic distort	Total harmonic distortion plus noise	$R_L = 10 \text{ k}\Omega$,	A _V = 10	25°C		0.18%			
		f = 1 kHz	A _V = 100			0.9%			
t(on)	Amplifier turnon time	A _V = 5,	R _L = OPEN,	25°C		59		μs	
t(off)	Amplifier turnoff time	Measured at 50% po	pint	25°C		836		ns	
	Gain-bandwidth product	f = 10 kHz,	$R_L = 10 \text{ k}\Omega$	25°C		220		kHz	
		V(STEP)PP = 2 V, $A_V = -1,$	0.1%			24			
	Calling time	$C_L = 10 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%	2500		30		μs	
t _S	Settling time	V(STEP)PP = 2 V, AV = -1,	0.1%	25°C		25			
		$C_L = 56 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%			30			
φm	Phase margin	$R_L = 10 \text{ k}\Omega,$	C _L = 1000 pF	25°C		56°			
	Gain margin	R _L = 10 kΩ,	C _L = 1000 pF	25°C		7		dB	

[†] Full range is 0°C to 70°C for C suffix and –40°C to 125°C for I suffix.

TLV2450, TLV2451, TLV2452, TLV2453, TLV2454, TLV2455, TLV245xA FAMILY OF 23-µA 220-kHz RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

TYPICAL CHARACTERISTICS


Table of Graphs


			FIGURE
V _{IO}	Input offset voltage	vs Common-mode input voltage	1, 2
lio	Input offset current	vs Common-mode input voltage	3, 4
10	input onset current	vs Free-air temperature	7, 8
I _{IB}	Input bias current	vs Common-mode input voltage	5, 6
	Dwc.l. is	vs Free-air temperature	7, 8
A _{VD}	Differential voltage amplification	vs Frequency	9, 10
	Phase	vs Frequency	9, 10
VOL	Low-level output voltage	vs Low-level output current	11, 13
VOH	High-level output voltage	vs High-level output current	12, 14
Z _O	Output impedance	vs Frequency	15, 16
CMRR	Common-mode rejection ratio	vs Frequency	17
PSRR	Power supply rejection ratio	vs Frequency	18
I_{DD}	Supply current	vs Supply voltage	19
I_{DD}	Supply current	vs Free-air temperature	20
V _n	Equivalent input noise voltage	vs Frequency	21
THD + N	Total harmonic distortion plus noise	vs Frequency	22, 23
φm	Phase margin	vs Load capacitance	24
	Gain-bandwidth product	vs Supply voltage	25
SR	Slew rate	vs Supply voltage vs Free-air temperature	26 27
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	28
	Crosstalk	vs Frequency	29, 30
	Small-signal follower pulse response	vs Time	31, 33
	Large-signal follower pulse response	vs Time	32, 34
	Shutdown on supply current	vs Time	35
	Shutdown off supply current	vs Time	36
	Shutdown supply current	vs Free-air temperature	37
	Shutdown supply current	vs Time	38 – 41
	Shutdown pulse	vs Time	38 – 41
	Shutdown off pulse response	vs Time	42, 43
	Shutdown on pulse response	vs Time	44, 45
	Shutdown reverse isolation	vs Frequency	46
	Shutdown forward isolation	vs Frequency	47


TLV2450, TLV2451, TLV2452, TLV2453, TLV2454, TLV2455, TLV245xA FAMILY OF 23-μA 220-kHz RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN


SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005


TYPICAL CHARACTERISTICS













INPUT OFFSET CURRENT AND INPUT BIAS CURRENT



TOMMON-MODE INPUT VOLTAGE 3 VDD = 5 V TA = 25°C 1 1 -2 -3 -4 -0.5 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 VIC - Common-Mode Input Voltage - V

INPUT OFFSET CURRENT AND INPUT BIAS CURRENT vs FREE-AIR TEMPERATURE

Figure 6



DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE




Figure 9

DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE






Figure 10







LOW-LEVEL OUTPUT VOLTAGE
vs




HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT



HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT





COMMON-MODE REJECTION RATIO




Figure 17

SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

TYPICAL CHARACTERISTICS






Figure 18





FREQUENCY

100

100

VDD = 3 V or 5 V

TA = 25°C

100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

10 100

Figure 21

TLV2450, TLV2451, TLV2452, TLV2453, TLV2454, TLV2455, TLV245xA FAMILY OF 23-μA 220-kHz RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

TYPICAL CHARACTERISTICS

TOTAL HARMONIC DISTORTION PLUS NOISE vs **FREQUENCY** 100% $V_{DD} = 3 V$ THD+N - Total harmonic Distortion + Noise $V_{O(PP)} = 1.5 V$ $R_L = 10 \text{ k}\Omega$ 10% $T_A = 25^{\circ}C$ 100 1% 0.1% ----0.01% 0.001% 1k 10k 10 100 100k f - Frequency - MHz

Figure 22







Figure 23







MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE





Figure 28



SMALL-SIGNAL FOLLOWER PULSE RESPONSE




Figure 31



SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

TYPICAL CHARACTERISTICS

LARGE-SIGNAL FOLLOWER PULSE RESPONSE




Figure 32

SMALL-SIGNAL FOLLOWER PULSE RESPONSE




Figure 33

LARGE-SIGNAL FOLLOWER PULSE RESPONSE




Figure 34

SHUTDOWN ON SUPPLY CURRENT




Figure 35



SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

TYPICAL CHARACTERISTICS

SHUTDOWN OFF SUPPLY CURRENT




Figure 36

SHUTDOWN SUPPLY CURRENT

FREE-AIR TEMPERATURE




Figure 37



SHUTDOWN SUPPLY CURRENT AND SHUTDOWN PULSE




Figure 38

SHUTDOWN SUPPLY CURRENT AND SHUTDOWN PULSE




Figure 39

SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

TYPICAL CHARACTERISTICS

SHUTDOWN SUPPLY CURRENT AND SHUTDOWN PULSE




Figure 40

SHUTDOWN SUPPLY CURRENT AND SHUTDOWN PULSE

vs TIME




Figure 41

TLV2450, TLV2451, TLV2452, TLV2453, TLV2454, TLV2455, TLV245xA FAMILY OF 23-μA 220-kHz RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

TYPICAL CHARACTERISTICS


SHUTDOWN OFF PULSE RESPONSE vs TIME SD Pulse 3 $V_{DD} = 3 V$ Vo - Output Voltage - V $A_V = 1$ $V_1 = 2.5 \text{ V}$ 2 $R_L = 10 \text{ k}\Omega$ $C_L = 160 \text{ pF}$ and 8 pF $T_A = 25^{\circ}C$ 0 Vo Channel 1 -10 10 30 70 90 110 130 150 t – Time – μ s

Figure 42


SHUTDOWN OFF PULSE RESPONSE vs TIME SD Pulse 5 Vo - Output Voltage - V Vo Channel 1 3 2 V_{DD} = 5 V $A_V = 1$ V_I = 4 V $R_L = 10 \text{ k}\Omega$ 0 $C_L = 160 pF and 8 pF$ $T_A = 25^{\circ}C$ 0 20 40 60 80 100 120 140 -20 t - Time - μs

Figure 43

SHUTDOWN ON PULSE RESPONSE





SHUTDOWN ON PULSE RESPONSE



SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

TYPICAL CHARACTERISTICS





PARAMETER MEASUREMENT INFORMATION




Figure 48

TLV2450, TLV2451, TLV2452, TLV2453, TLV2454, TLV2455, TLV245xA FAMILY OF 23-µA 220-kHz RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

APPLICATION INFORMATION

shutdown function

Three members of the TLV245x family (TLV2450/3/5) have a shutdown terminal for conserving battery life in portable applications. When the shutdown terminal is pulled to the voltage level on the GND terminal of the device, the supply current is reduced to 16 nA/channel, the amplifier is disabled, and the outputs are placed in a high impedance mode. To enable the amplifier, the shutdown terminal must be pulled high. The shutdown terminal should never be left floating. The shutdown terminal threshold is always referenced to the GND terminal of the device. Therefore, when operating the device with split supply voltages (e.g. ± 2.5 V), the shutdown terminal needs to be pulled to V_{DD} – (not system ground) to disable the operational amplifier.

The amplifier's output with a shutdown pulse is shown in Figures 42, 43, 44, and 45. The amplifier is powered with a single 5-V supply and configured as a noninverting configuration with a gain of 5. The amplifier turnon and turnoff times are measured from the 50% point of the shutdown pulse to the 50% point of the output waveform. The times for the single, dual, and quad are listed in the data tables.

Figures 46 and 47 show the amplifier's forward and reverse isolation in shutdown. The operational amplifier is powered by ± 1.35 -V supplies and configured as a voltage follower ($A_V = 1$). The isolation performance is plotted across frequency using 0.1-V_{PP}, 1.5-V_{PP}, and 2.5-V_{PP} input signals. During normal operation, the amplifier would not be able to handle a 2.5-V_{PP} input signal with a supply voltage of ± 1.35 V since it exceeds the common-mode input voltage range (V_{ICR}). However, this curve illustrates that the amplifier remains in shutdown even under a worst case scenario.

driving a capacitive load

When the amplifier is configured in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series (R_{NULL}) with the output of the amplifier, as shown in Figure 49. A minimum value of 20 Ω should work well for most applications.




Figure 49. Driving a Capacitive Load



SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

APPLICATION INFORMATION

offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 50. Output Offset Voltage Model

general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 51).




Figure 51. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 52. 2-Pole Low-Pass Sallen-Key Filter



APPLICATION INFORMATION

general power dissipation considerations

For a given θ_{JA} , the maximum power dissipation is shown in Figure 53 and is calculated by the following formula:

$$P_{D} = \left(\frac{T_{MAX}^{-T}A}{\theta_{JA}}\right)$$

Where:

 P_D = Maximum power dissipation of TLV245x IC (watts)

T_{MAX} = Absolute maximum junction temperature (150°C)

 T_A = Free-ambient air temperature (°C)


 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 θ_{JC} = Thermal coefficient from junction to case

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)

MAXIMUM POWER DISSIPATION

vs FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 53. Maximum Power Dissipation vs Free-Air Temperature

TLV2450, TLV2451, TLV2452, TLV2453, TLV2454, TLV2455, TLV245xA FAMILY OF 23-µA 220-kHz RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 1) and subcircuit in Figure 54 are generated using the TLV245x typical electrical and operating characteristics at $T_A = 25^{\circ}C$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 1: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).

PSpice and Parts are trademarks of MicroSim Corporation.



TLV2450, TLV2451, TLV2452, TLV2453, TLV2454, TLV2455, TLV245xA FAMILY OF 23-μA 220-kHz RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS218F - DECEMBER 1998 - REVISED JANUARY 2005

APPLICATION INFORMATION




Figure 54. Boyle Macromodel and Subcircuit





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
TLV2450AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2450AI	Sample
TLV2450AIP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2450AI	Sample
TLV2450CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	2450C	Sample
TLV2450CDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	VAQC	Sample
TLV2450CDBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	VAQC	Sample
TLV2450CDBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	VAQC	Sample
TLV2450CP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	TLV2450C	Sample
TLV2450ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	24501	Sample
TLV2450IDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VAQI	Sample
TLV2450IDBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VAQI	Sample
TLV2451AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2451AI	Sample
TLV2451AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2451AI	Sample
TLV2451AIP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2451AI	Sample
TLV2451CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	2451C	Sample
TLV2451CDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	VARC	Sample
TLV2451CDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	VARC	Sample
TLV2451CDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	VARC	Sample



www.ti.com

6-Feb-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2451CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	2451C	Samples
TLV2451CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	2451C	Samples
TLV2451CP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	TLV2451C	Samples
TLV2451ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	24511	Samples
TLV2451IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VARI	Samples
TLV2451IDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VARI	Samples
TLV2451IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	24511	Samples
TLV2451IP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2451I	Samples
TLV2452AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2452AI	Samples
TLV2452AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2452AI	Samples
TLV2452AIP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2452AI	Samples
TLV2452CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	2452C	Samples
TLV2452CDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	ABI	Samples
TLV2452CDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	ABI	Samples
TLV2452CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	2452C	Samples
TLV2452ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	24521	Samples
TLV2452IDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ABJ	Samples
TLV2452IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ABJ	Samples



www.ti.com

6-Feb-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2452IDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ABJ	Samples
TLV2452IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	24521	Samples
TLV2452IP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2452IP	Samples
TLV2453CD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV2453C	Samples
TLV2453CDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	ABK	Samples
TLV2453CDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV2453C	Samples
TLV2453IDGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ABL	Samples
TLV2453IDGSG4	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ABL	Samples
TLV2453IDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ABL	Samples
TLV2453IN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2453IN	Samples
TLV2454AID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2454AI	Samples
TLV2454AIDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2454AI	Samples
TLV2454AIN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2454AI	Samples
TLV2454AIPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM		TY2454A	Samples
TLV2454AIPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY2454A	Samples
TLV2454CD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	2454C	Samples
TLV2454CN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	TLV2454C	Samples
TLV2454CPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV2454	Samples





www.ti.com

6-Feb-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2454CPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV2454	Samples
TLV2454CPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV2454	Samples
TLV2454ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	24541	Samples
TLV2454IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	24541	Samples
TLV2454IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	24541	Samples
TLV2454IN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2454I	Samples
TLV2454IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY2454	Samples
TLV2454IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY2454	Samples
TLV2455AID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2455AI	Samples
TLV2455AIDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2455AI	Samples
TLV2455AIN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2455AI	Samples
TLV2455AIPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY2455A	Samples
TLV2455AIPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY2455A	Samples
TLV2455CD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV2455C	Samples
TLV2455ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2455I	Samples
TLV2455IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	el-1-260C-UNLIM -40 to 125 TLV2455I		Samples
TLV2455IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY2455	Samples

⁽¹⁾ The marketing status values are defined as follows:



PACKAGE OPTION ADDENDUM

6-Feb-2020

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Apr-2020


TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2450AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2450CDBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2450CDBVT	SOT-23	DBV	6	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2450IDBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2450IDBVT	SOT-23	DBV	6	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2451AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2451CDBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2451CDBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2451CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2451IDBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2451IDBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2451IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2452AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2452CDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2452CDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2452CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2452IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2452IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Apr-2020

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2452IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2453CDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2453CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2453IDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2454AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2454AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV2454CPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV2454IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2454IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV2455AIDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TLV2455AIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV2455IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2450AIDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2450CDBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TLV2450CDBVT	SOT-23	DBV	6	250	182.0	182.0	20.0
TLV2450IDBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TLV2450IDBVT	SOT-23	DBV	6	250	182.0	182.0	20.0



PACKAGE MATERIALS INFORMATION

www.ti.com 17-Apr-2020

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2451AIDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2451CDBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TLV2451CDBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TLV2451CDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2451IDBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TLV2451IDBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TLV2451IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2452AIDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2452CDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TLV2452CDGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
TLV2452CDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2452IDGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
TLV2452IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TLV2452IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2453CDGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0
TLV2453CDR	SOIC	D	14	2500	350.0	350.0	43.0
TLV2453IDGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0
TLV2454AIDR	SOIC	D	14	2500	350.0	350.0	43.0
TLV2454AIPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TLV2454CPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TLV2454IDR	SOIC	D	14	2500	350.0	350.0	43.0
TLV2454IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TLV2455AIDR	SOIC	D	16	2500	350.0	350.0	43.0
TLV2455AIPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
TLV2455IDR	SOIC	D	16	2500	350.0	350.0	43.0

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.





- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.







^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated