

# GD54/74LS164


## 8-BIT PARALLEL OUTPUT SERIAL SHIFT REGISTER

### Feature

- Gated (Enable/Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Asynchronous Clear

### Description

This 8-bit shift register features gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either (or both) input(s) inhibits entry of the new data and resets the first flip flop to the low level at the next clock pulse. A high level input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup requirements will be entered clocking occurs or the low-to-high level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.




### Function Table

INPUTS			OUTPUTS		
CLEAR	CLOCK	A B	QA	QB ... QH	
L	X	X X	L	L ... L	
H	L	X X	QAO	QBO ... QHO	
H	↑	H H	H	QGn ... QGn	
H	↑	L X	L	QAn ... QGn	
H	↑	X L	L	QAn ... QGn	


H=high level (steady state), L=low level (steady state)  
X=irrelevant (any input, including transitions)  
↑=transition from low-to-high-level  
QAO, QBO, QHO=the level of QA, QB or QH respectively, before the indicated steady-state input conditions were established.  
QAn, QGn=the level of QA or QG before the most recent ↑ transition of the clock; indicates a one-bit shift.

### Schematics of Inputs and Outputs


EQUIVALENT OF EACH INPUT




TYPICAL OF ALL OUTPUTS



## Typical Clear, Shift, and Clear Sequences



## Function Block Diagram



**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
f <sub>clock</sub>	Clock frequency		0	25		MHz
t <sub>w</sub>	Width of clock or clear input pulse		20			ns
t <sub>su</sub>	Data set up time		15			ns
t <sub>h</sub>	Data hold time		5			ns
T <sub>A</sub>	Operating free-air temperature	54	−55	125		°C
		74	0	70		

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54		0.7		V
			74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC}=\text{Min}, I_I=-18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC}=\text{Min}$ $V_{IL}=\text{Max}$	54	2.5	3.4		V
		$I_{OH}=\text{Max}$ $V_{IH}=\text{Min}$	74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC}=\text{Min}$ $I_{OL}=4\text{mA}$	54,74		0.25	0.4	V
		$V_{IL}=\text{Max}$ $I_{OL}=8\text{mA}$	74		0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC}=\text{Max}, V_I=7\text{V}$				0.1	mA
$I_{IH}$	High-level input current	$V_{CC}=\text{Max}, V_I=2.7\text{V}$				20	mA
$I_{IL}$	Low-level input current	$V_{CC}=\text{Max}, V_I=0.4\text{V}$				-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC}=\text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC}=5.25\text{V}$ (Note 3)			16	27	mA

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.


Note 3:  $I_{CC}$  is measured with outputs open, serial inputs grounded, the clock input at 2.4V, and a momentary ground, then 4.5V applied.

**Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$** 


SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$f_{max}$	Maximum clock frequency		25	36		MHz
$t_{PHL}$	Propagation delay time, high-to-low-level Q outputs from clear input	$C_L = 15pF$ , $R_L = 2k\Omega$ See Figure 1		24	36	ns
$t_{PLH}$	Propagation delay time, low-to-high-level Q outputs from clock input			17	27	ns
$t_{PHL}$	Propagation delay time, high-to-low-level Q outputs from clock input			21	32	ns

#For load circuit and voltage waveforms, see page 3-11.

## Parameter Measurement Information



TEST CIRCUIT



VOLTAGE WAVEFORMS

Note A: The pulse generators have the following characteristics: duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50\Omega$ ,  $t_r \leq 15\text{ns}$ ,  $t_f \leq 6\text{ns}$ .

Note B:  $C_L$  includes probe and jig capacitance.

Note C: All diodes are 1N3064 or 1N916

Note D:  $Q_A$  output is illustrated. Relationship of serial input A and B data to other Q outputs is illustrated in the typical shift sequence.

Note E: Outputs are set to the high level prior to the measurement of  $t_{PHL}$  from the clear input.

Note F:  $V_{ref} = 1.3\text{V}$

Figure 1 Switching Times